-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "03/02/2017 02:52:46"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MIPS IS
    PORT (
	outs : OUT std_logic_vector(31 DOWNTO 0);
	clk : IN std_logic;
	rst : IN std_logic
	);
END MIPS;

-- Design Ports Information
-- outs[0]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[1]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[2]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[3]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[4]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[5]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[6]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[7]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[8]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[9]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[10]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[11]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[12]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[13]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[14]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[15]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[16]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[17]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[18]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[19]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[20]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[21]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[22]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[23]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[24]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[25]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[26]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[27]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[28]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[29]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[30]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[31]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF MIPS IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_outs : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \rst~inputCLKENA0_outclk\ : std_logic;
SIGNAL \PCP4|Add0~13_sumout\ : std_logic;
SIGNAL \inPC|Add0~13_sumout\ : std_logic;
SIGNAL \PIPE3|Temp[72]~feeder_combout\ : std_logic;
SIGNAL \segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\ : std_logic;
SIGNAL \controle|Mux6~0_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|flip1|Temp~q\ : std_logic;
SIGNAL \controle|controle_de_beq|table|flip2|Temp~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE_depois_pipe1|Temp~q\ : std_logic;
SIGNAL \segundo_mux_depois_da_or|X~0_combout\ : std_logic;
SIGNAL \PIPE_AUX_BIT_SUJO1|Temp~q\ : std_logic;
SIGNAL \controle|controle_de_beq|table|mux_seta_primeiro_op|X[5]~3_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|flip2|Temp~q\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~34_cout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~21_sumout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|mux_seta_primeiro_op|X[0]~5_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~22\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~25_sumout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|mux_seta_primeiro_op|X[1]~6_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~26\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~29_sumout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|mux_seta_primeiro_op|X[2]~7_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~30\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~5_sumout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|mux_seta_primeiro_op|X[3]~1_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~6\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~9_sumout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|mux_seta_primeiro_op|X[4]~2_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~10\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~13_sumout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|mux_seta_primeiro_op|X[7]~0_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~14\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~17_sumout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|mux_seta_primeiro_op|X[6]~4_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~18\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~1_sumout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|LessThan0~0_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|LessThan0~1_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|ehbeqadiantado~q\ : std_logic;
SIGNAL \PIPE_EH_beq_adiantado|Temp~q\ : std_logic;
SIGNAL \PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ : std_logic;
SIGNAL \MUX_CONTROLA_PC|X[0]~10_combout\ : std_logic;
SIGNAL \MUX_CONTROLA_PC|X[0]~11_combout\ : std_logic;
SIGNAL \PIPE_EHBEQ_adiantado2|Temp~q\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~46_cout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~42_cout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~13_sumout\ : std_logic;
SIGNAL \MUX_CONTROLA_PC|X[2]~3_combout\ : std_logic;
SIGNAL \PCP4|Add0~14\ : std_logic;
SIGNAL \PCP4|Add0~25_sumout\ : std_logic;
SIGNAL \inPC|Add0~14\ : std_logic;
SIGNAL \inPC|Add0~25_sumout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~14\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~25_sumout\ : std_logic;
SIGNAL \MUX_CONTROLA_PC|X[3]~6_combout\ : std_logic;
SIGNAL \PCP4|Add0~26\ : std_logic;
SIGNAL \PCP4|Add0~33_sumout\ : std_logic;
SIGNAL \PIPE1|Temp[36]~feeder_combout\ : std_logic;
SIGNAL \PCP4|Add0~30\ : std_logic;
SIGNAL \PCP4|Add0~37_sumout\ : std_logic;
SIGNAL \memI|Mux25~0_combout\ : std_logic;
SIGNAL \PCP4|Add0~10\ : std_logic;
SIGNAL \PCP4|Add0~21_sumout\ : std_logic;
SIGNAL \inPC|Add0~26\ : std_logic;
SIGNAL \inPC|Add0~34\ : std_logic;
SIGNAL \inPC|Add0~10\ : std_logic;
SIGNAL \inPC|Add0~21_sumout\ : std_logic;
SIGNAL \PRIMEIRO_PIPE_recovery|Temp[6]~feeder_combout\ : std_logic;
SIGNAL \SEGUNDO_PIPE_recovery|Temp[6]~feeder_combout\ : std_logic;
SIGNAL \PRIMEIRO_PIPE_recovery|Temp[4]~feeder_combout\ : std_logic;
SIGNAL \PIPE1|Temp[36]~DUPLICATE_q\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~26\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~34\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~10\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~21_sumout\ : std_logic;
SIGNAL \MUX_CONTROLA_PC|X[6]~5_combout\ : std_logic;
SIGNAL \PC1|Temp[7]~DUPLICATE_q\ : std_logic;
SIGNAL \memI|Mux25~1_combout\ : std_logic;
SIGNAL \memI|Mux25~2_combout\ : std_logic;
SIGNAL \PIPE2|Temp[16]~DUPLICATE_q\ : std_logic;
SIGNAL \PCP4|Add0~22\ : std_logic;
SIGNAL \PCP4|Add0~17_sumout\ : std_logic;
SIGNAL \inPC|Add0~22\ : std_logic;
SIGNAL \inPC|Add0~18\ : std_logic;
SIGNAL \inPC|Add0~30\ : std_logic;
SIGNAL \inPC|Add0~37_sumout\ : std_logic;
SIGNAL \PRIMEIRO_PIPE_recovery|Temp[8]~feeder_combout\ : std_logic;
SIGNAL \SEGUNDO_PIPE_recovery|Temp[8]~feeder_combout\ : std_logic;
SIGNAL \PIPE1|Temp[40]~DUPLICATE_q\ : std_logic;
SIGNAL \PRIMEIRO_PIPE_recovery|Temp[7]~feeder_combout\ : std_logic;
SIGNAL \SEGUNDO_PIPE_recovery|Temp[7]~feeder_combout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~22\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~18\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~30\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~37_sumout\ : std_logic;
SIGNAL \MUX_CONTROLA_PC|X[9]~9_combout\ : std_logic;
SIGNAL \memI|Mux2~3_combout\ : std_logic;
SIGNAL \memI|Mux15~1_combout\ : std_logic;
SIGNAL \memI|Mux15~0_combout\ : std_logic;
SIGNAL \memI|Mux15~2_combout\ : std_logic;
SIGNAL \PIPE1|Temp[16]~DUPLICATE_q\ : std_logic;
SIGNAL \inPC|Add0~17_sumout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~17_sumout\ : std_logic;
SIGNAL \MUX_CONTROLA_PC|X[7]~4_combout\ : std_logic;
SIGNAL \PCP4|Add0~18\ : std_logic;
SIGNAL \PCP4|Add0~29_sumout\ : std_logic;
SIGNAL \inPC|Add0~29_sumout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~29_sumout\ : std_logic;
SIGNAL \MUX_CONTROLA_PC|X[8]~7_combout\ : std_logic;
SIGNAL \memI|Mux29~0_combout\ : std_logic;
SIGNAL \memI|Mux31~0_combout\ : std_logic;
SIGNAL \memI|Mux29~1_combout\ : std_logic;
SIGNAL \memI|Mux29~2_combout\ : std_logic;
SIGNAL \inPC|Add0~33_sumout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~33_sumout\ : std_logic;
SIGNAL \MUX_CONTROLA_PC|X[4]~8_combout\ : std_logic;
SIGNAL \PCP4|Add0~34\ : std_logic;
SIGNAL \PCP4|Add0~9_sumout\ : std_logic;
SIGNAL \inPC|Add0~9_sumout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~9_sumout\ : std_logic;
SIGNAL \MUX_CONTROLA_PC|X[5]~2_combout\ : std_logic;
SIGNAL \memI|Mux2~0_combout\ : std_logic;
SIGNAL \memI|Mux3~0_combout\ : std_logic;
SIGNAL \memI|Mux3~1_combout\ : std_logic;
SIGNAL \memI|Mux3~2_combout\ : std_logic;
SIGNAL \memI|Mux3~3_combout\ : std_logic;
SIGNAL \dinamic_controle~0_combout\ : std_logic;
SIGNAL \PCP4|Add0~38\ : std_logic;
SIGNAL \PCP4|Add0~5_sumout\ : std_logic;
SIGNAL \inPC|Add0~38\ : std_logic;
SIGNAL \inPC|Add0~5_sumout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~38\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~5_sumout\ : std_logic;
SIGNAL \MUX_CONTROLA_PC|X[10]~1_combout\ : std_logic;
SIGNAL \memI|Mux2~2_combout\ : std_logic;
SIGNAL \memI|Mux2~1_combout\ : std_logic;
SIGNAL \memI|Mux2~4_combout\ : std_logic;
SIGNAL \PIPE2|Temp[14]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|Temp[10]~DUPLICATE_q\ : std_logic;
SIGNAL \operaULA|Mux2~0_combout\ : std_logic;
SIGNAL \operaULA|Mux3~0_combout\ : std_logic;
SIGNAL \operaULA|Mux7~0_combout\ : std_logic;
SIGNAL \ULA1|Mux28~15_combout\ : std_logic;
SIGNAL \ULA1|Mux28~1_combout\ : std_logic;
SIGNAL \ULA1|Mux28~14_combout\ : std_logic;
SIGNAL \ULA1|Mux14~5_combout\ : std_logic;
SIGNAL \ULA1|Mux14~4_combout\ : std_logic;
SIGNAL \PIPE2|Temp[12]~DUPLICATE_q\ : std_logic;
SIGNAL \operaULA|Mux1~0_combout\ : std_logic;
SIGNAL \controle|igualitario|flip|Temp~feeder_combout\ : std_logic;
SIGNAL \controle|igualitario|flip|Temp~q\ : std_logic;
SIGNAL \memI|Mux14~0_combout\ : std_logic;
SIGNAL \memI|Mux14~1_combout\ : std_logic;
SIGNAL \controle|mux_register_destino|X[1]~1_combout\ : std_logic;
SIGNAL \controle|mux_register_destino|X[0]~0_combout\ : std_logic;
SIGNAL \controle|igualitario|Equal0~0_combout\ : std_logic;
SIGNAL \PIPE1|Temp[28]~DUPLICATE_q\ : std_logic;
SIGNAL \controle|igualitario|Equal2~0_combout\ : std_logic;
SIGNAL \controle|gerador|AdiantaA[0]~0_combout\ : std_logic;
SIGNAL \PIPEAUX|Temp[2]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ : std_logic;
SIGNAL \PIPE_AUX_BIT_SUJO2|Temp~q\ : std_logic;
SIGNAL \PIPE_3_bit_sujo|Temp~q\ : std_logic;
SIGNAL \controle|Mux5~0_combout\ : std_logic;
SIGNAL \muxEscReg|X[1]~0_combout\ : std_logic;
SIGNAL \muxEscReg|X[0]~1_combout\ : std_logic;
SIGNAL \registradores|decWrite|Mux31~3_combout\ : std_logic;
SIGNAL \PIPE2|Temp[92]~feeder_combout\ : std_logic;
SIGNAL \registradores|decWrite|Mux31~6_combout\ : std_logic;
SIGNAL \controle|gerador|AdiantaA[1]~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux16~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux13~0_combout\ : std_logic;
SIGNAL \ULA1|sig_output~10_combout\ : std_logic;
SIGNAL \registradores|G2:28:regb|Temp[31]~feeder_combout\ : std_logic;
SIGNAL \registradores|decWrite|Mux31~0_combout\ : std_logic;
SIGNAL \registradores|G2:30:regb|Temp[31]~feeder_combout\ : std_logic;
SIGNAL \registradores|decWrite|Mux31~2_combout\ : std_logic;
SIGNAL \registradores|decWrite|Mux31~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux0~0_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[31]~feeder_combout\ : std_logic;
SIGNAL \registradores|decWrite|Mux31~7_combout\ : std_logic;
SIGNAL \registradores|G2:2:regb|Temp[31]~feeder_combout\ : std_logic;
SIGNAL \registradores|decWrite|Mux31~4_combout\ : std_logic;
SIGNAL \registradores|decWrite|Mux31~5_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux0~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux0~2_combout\ : std_logic;
SIGNAL \controle|igualitario|Equal1~0_combout\ : std_logic;
SIGNAL \controle|gerador|AdiantaB[1]~2_combout\ : std_logic;
SIGNAL \muxcontroler_adiantaB|X[1]~1_combout\ : std_logic;
SIGNAL \controle|gerador|AdiantaB[0]~0_combout\ : std_logic;
SIGNAL \controle|gerador|AdiantaB[0]~1_combout\ : std_logic;
SIGNAL \muxcontroler_adiantaB|X[0]~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux0~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~124_combout\ : std_logic;
SIGNAL \ULA1|Mux28~0_combout\ : std_logic;
SIGNAL \PIPE2|Temp[75]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux16~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux16~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux30~0_combout\ : std_logic;
SIGNAL \PIPE4|Temp[5]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPEAUX|Temp[1]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:30:regb|Temp[0]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:31:regb|Temp[0]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux31~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux31~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux31~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux31~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux31~0_combout\ : std_logic;
SIGNAL \PIPE2|Temp[74]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux31~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~134_cout\ : std_logic;
SIGNAL \ULA1|Add0~2\ : std_logic;
SIGNAL \ULA1|Add0~5_sumout\ : std_logic;
SIGNAL \PIPE2|Temp[77]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[3]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux28~0_combout\ : std_logic;
SIGNAL \registradores|G2:31:regb|Temp[2]~feeder_combout\ : std_logic;
SIGNAL \PIPE2|Temp[76]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[2]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|Temp[7]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux29~0_combout\ : std_logic;
SIGNAL \ULA1|Add2~6\ : std_logic;
SIGNAL \ULA1|Add2~2\ : std_logic;
SIGNAL \ULA1|Add2~14\ : std_logic;
SIGNAL \ULA1|Add2~9_sumout\ : std_logic;
SIGNAL \ULA1|Add2~1_sumout\ : std_logic;
SIGNAL \ULA1|Mux28~3_combout\ : std_logic;
SIGNAL \ULA1|Add2~5_sumout\ : std_logic;
SIGNAL \ULA1|Mux28~2_combout\ : std_logic;
SIGNAL \ULA1|Mux17~1_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[4]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:2:regb|Temp[4]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[4]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux27~1_combout\ : std_logic;
SIGNAL \registradores|G2:28:regb|Temp[4]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:30:regb|Temp[4]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux27~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux27~2_combout\ : std_logic;
SIGNAL \PIPE4|Temp[9]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPEAUX|Temp[0]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE3|Temp[41]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux27~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux27~0_combout\ : std_logic;
SIGNAL \ULA1|Mux17~0_combout\ : std_logic;
SIGNAL \ULA1|Add2~10\ : std_logic;
SIGNAL \ULA1|Add2~17_sumout\ : std_logic;
SIGNAL \ULA1|Mux17~4_combout\ : std_logic;
SIGNAL \ULA1|Mux15~3_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[17]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux14~1_combout\ : std_logic;
SIGNAL \registradores|G2:31:regb|Temp[17]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:31:regb|Temp[17]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|outData2|Mux14~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux14~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux14~0_combout\ : std_logic;
SIGNAL \PIPE4|Temp[21]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:2:regb|Temp[16]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[16]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[16]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux15~1_combout\ : std_logic;
SIGNAL \registradores|G2:30:regb|Temp[16]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux15~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux15~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux15~0_combout\ : std_logic;
SIGNAL \registradores|G2:28:regb|Temp[15]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux16~0_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[15]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux16~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux16~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux16~0_combout\ : std_logic;
SIGNAL \ULA1|sig_output~7_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux17~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux17~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux17~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux17~0_combout\ : std_logic;
SIGNAL \registradores|G2:31:regb|Temp[13]~feeder_combout\ : std_logic;
SIGNAL \PIPE2|Temp[87]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[13]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux18~0_combout\ : std_logic;
SIGNAL \ULA1|Mux14~2_combout\ : std_logic;
SIGNAL \ULA1|Mux14~3_combout\ : std_logic;
SIGNAL \rtl~150_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[19]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[19]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:2:regb|Temp[19]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux12~1_combout\ : std_logic;
SIGNAL \registradores|G2:31:regb|Temp[19]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:30:regb|Temp[19]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux12~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux12~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux12~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~70\ : std_logic;
SIGNAL \ULA1|Add0~74\ : std_logic;
SIGNAL \ULA1|Add0~77_sumout\ : std_logic;
SIGNAL \PIPE4|Temp[28]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:28:regb|Temp[23]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:31:regb|Temp[23]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:31:regb|Temp[23]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:30:regb|Temp[23]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux8~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux8~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux8~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux8~0_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[22]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|outData2|Mux9~1_combout\ : std_logic;
SIGNAL \registradores|G2:28:regb|Temp[22]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux9~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux9~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux9~0_combout\ : std_logic;
SIGNAL \registradores|G2:2:regb|Temp[21]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux10~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux10~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux10~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux10~0_combout\ : std_logic;
SIGNAL \PIPE4|Temp[25]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:28:regb|Temp[20]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux11~0_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[20]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[20]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:2:regb|Temp[20]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux11~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux11~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux11~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~78\ : std_logic;
SIGNAL \ULA1|Add0~81_sumout\ : std_logic;
SIGNAL \ULA1|Mux11~2_combout\ : std_logic;
SIGNAL \rtl~78_combout\ : std_logic;
SIGNAL \ULA1|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \rtl~174_combout\ : std_logic;
SIGNAL \PIPE3|Temp[63]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|outData2|Mux5~0_combout\ : std_logic;
SIGNAL \registradores|G2:2:regb|Temp[26]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux5~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux5~2_combout\ : std_logic;
SIGNAL \PIPE4|Temp[31]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux5~0_combout\ : std_logic;
SIGNAL \registradores|G2:30:regb|Temp[25]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux6~0_combout\ : std_logic;
SIGNAL \registradores|G2:2:regb|Temp[25]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[25]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux6~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux6~2_combout\ : std_logic;
SIGNAL \PIPE4|Temp[30]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux6~0_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[24]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux7~1_combout\ : std_logic;
SIGNAL \registradores|G2:30:regb|Temp[24]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux7~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux7~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux7~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~94\ : std_logic;
SIGNAL \ULA1|Add0~97_sumout\ : std_logic;
SIGNAL \ULA1|Mux7~2_combout\ : std_logic;
SIGNAL \PIPE4|Temp[35]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|Temp[104]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux1~0_combout\ : std_logic;
SIGNAL \ULA1|Mux1~5_combout\ : std_logic;
SIGNAL \ULA1|Mux1~1_combout\ : std_logic;
SIGNAL \ULA1|Mux1~6_combout\ : std_logic;
SIGNAL \ULA1|Mux1~7_combout\ : std_logic;
SIGNAL \registradores|G2:28:regb|Temp[29]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:30:regb|Temp[29]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux2~0_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[29]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:2:regb|Temp[29]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux2~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux2~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux2~0_combout\ : std_logic;
SIGNAL \rtl~169_combout\ : std_logic;
SIGNAL \ULA1|Mux1~9_combout\ : std_logic;
SIGNAL \ULA1|Mux2~4_combout\ : std_logic;
SIGNAL \ULA1|Mux1~8_combout\ : std_logic;
SIGNAL \ULA1|Mux2~0_combout\ : std_logic;
SIGNAL \ULA1|Mux3~3_combout\ : std_logic;
SIGNAL \ULA1|Mux28~7_combout\ : std_logic;
SIGNAL \ULA1|Mux19~0_combout\ : std_logic;
SIGNAL \rtl~41_combout\ : std_logic;
SIGNAL \rtl~33_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux20~1_combout\ : std_logic;
SIGNAL \registradores|G2:30:regb|Temp[11]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:28:regb|Temp[11]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux20~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux20~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux20~0_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[5]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:2:regb|Temp[5]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[5]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[5]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux26~1_combout\ : std_logic;
SIGNAL \registradores|G2:31:regb|Temp[5]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:28:regb|Temp[5]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux26~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux26~2_combout\ : std_logic;
SIGNAL \PIPE4|Temp[10]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux26~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux26~1_combout\ : std_logic;
SIGNAL \ULA1|Add2~18\ : std_logic;
SIGNAL \ULA1|Add2~65_sumout\ : std_logic;
SIGNAL \rtl~15_combout\ : std_logic;
SIGNAL \rtl~17_combout\ : std_logic;
SIGNAL \rtl~13_combout\ : std_logic;
SIGNAL \registradores|G2:31:regb|Temp[8]~feeder_combout\ : std_logic;
SIGNAL \PIPE2|Temp[82]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux23~0_combout\ : std_logic;
SIGNAL \PIPE4|Temp[33]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:31:regb|Temp[28]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:30:regb|Temp[28]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux3~0_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[28]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux3~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux3~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux3~0_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[12]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:2:regb|Temp[12]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux19~1_combout\ : std_logic;
SIGNAL \registradores|G2:30:regb|Temp[12]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:28:regb|Temp[12]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux19~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux19~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux19~0_combout\ : std_logic;
SIGNAL \registradores|G2:31:regb|Temp[10]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux21~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux21~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux21~2_combout\ : std_logic;
SIGNAL \PIPE4|Temp[15]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux21~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux22~1_combout\ : std_logic;
SIGNAL \registradores|G2:28:regb|Temp[9]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux22~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux22~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux22~0_combout\ : std_logic;
SIGNAL \rtl~52_combout\ : std_logic;
SIGNAL \PIPE4|Temp[11]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:31:regb|Temp[6]~feeder_combout\ : std_logic;
SIGNAL \PIPE2|Temp[80]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[6]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux25~0_combout\ : std_logic;
SIGNAL \PIPE2|Temp[81]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[7]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux24~0_combout\ : std_logic;
SIGNAL \rtl~53_combout\ : std_logic;
SIGNAL \rtl~54_combout\ : std_logic;
SIGNAL \rtl~46_combout\ : std_logic;
SIGNAL \ULA1|Mux25~0_combout\ : std_logic;
SIGNAL \ULA1|Mux17~3_combout\ : std_logic;
SIGNAL \ULA1|Add2~93_sumout\ : std_logic;
SIGNAL \ULA1|Add2~101_sumout\ : std_logic;
SIGNAL \ULA1|Add2~89_sumout\ : std_logic;
SIGNAL \ULA1|Add2~97_sumout\ : std_logic;
SIGNAL \ULA1|Add2~113_sumout\ : std_logic;
SIGNAL \ULA1|Add2~109_sumout\ : std_logic;
SIGNAL \ULA1|Add2~121_sumout\ : std_logic;
SIGNAL \ULA1|Add2~125_sumout\ : std_logic;
SIGNAL \ULA1|Add2~129_sumout\ : std_logic;
SIGNAL \ULA1|Add2~117_sumout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~3_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~4_combout\ : std_logic;
SIGNAL \ULA1|Mux17~8_combout\ : std_logic;
SIGNAL \ULA1|Mux25~1_combout\ : std_logic;
SIGNAL \rtl~172_combout\ : std_logic;
SIGNAL \PIPE2|Temp[101]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux4~0_combout\ : std_logic;
SIGNAL \rtl~47_combout\ : std_logic;
SIGNAL \rtl~48_combout\ : std_logic;
SIGNAL \rtl~177_combout\ : std_logic;
SIGNAL \rtl~94_combout\ : std_logic;
SIGNAL \rtl~171_combout\ : std_logic;
SIGNAL \rtl~178_combout\ : std_logic;
SIGNAL \ULA1|Mux19~1_combout\ : std_logic;
SIGNAL \rtl~57_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight2~1_combout\ : std_logic;
SIGNAL \rtl~56_combout\ : std_logic;
SIGNAL \rtl~93_combout\ : std_logic;
SIGNAL \rtl~59_combout\ : std_logic;
SIGNAL \rtl~55_combout\ : std_logic;
SIGNAL \rtl~60_combout\ : std_logic;
SIGNAL \rtl~61_combout\ : std_logic;
SIGNAL \ULA1|Mux25~2_combout\ : std_logic;
SIGNAL \ULA1|Mux19~3_combout\ : std_logic;
SIGNAL \ULA1|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \ULA1|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \ULA1|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \ULA1|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \ULA1|Mux17~5_combout\ : std_logic;
SIGNAL \ULA1|Mux19~4_combout\ : std_logic;
SIGNAL \ULA1|Mux17~6_combout\ : std_logic;
SIGNAL \ULA1|Add0~6\ : std_logic;
SIGNAL \ULA1|Add0~10\ : std_logic;
SIGNAL \ULA1|Add0~14\ : std_logic;
SIGNAL \ULA1|Add0~18\ : std_logic;
SIGNAL \ULA1|Add0~22\ : std_logic;
SIGNAL \ULA1|Add0~25_sumout\ : std_logic;
SIGNAL \ULA1|Mux25~3_combout\ : std_logic;
SIGNAL \ULA1|Mux25~4_combout\ : std_logic;
SIGNAL \ULA1|Mux25~5_combout\ : std_logic;
SIGNAL \ULA1|Mux25~6_combout\ : std_logic;
SIGNAL \PIPE3|Temp[43]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:28:regb|Temp[6]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux25~0_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[6]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux25~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux25~2_combout\ : std_logic;
SIGNAL \PIPE2|Temp[48]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux25~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux25~1_combout\ : std_logic;
SIGNAL \ULA1|Add2~66\ : std_logic;
SIGNAL \ULA1|Add2~70\ : std_logic;
SIGNAL \ULA1|Add2~74\ : std_logic;
SIGNAL \ULA1|Add2~78\ : std_logic;
SIGNAL \ULA1|Add2~82\ : std_logic;
SIGNAL \ULA1|Add2~86\ : std_logic;
SIGNAL \ULA1|Add2~110\ : std_logic;
SIGNAL \ULA1|Add2~114\ : std_logic;
SIGNAL \ULA1|Add2~118\ : std_logic;
SIGNAL \ULA1|Add2~122\ : std_logic;
SIGNAL \ULA1|Add2~126\ : std_logic;
SIGNAL \ULA1|Add2~46\ : std_logic;
SIGNAL \ULA1|Add2~50\ : std_logic;
SIGNAL \ULA1|Add2~54\ : std_logic;
SIGNAL \ULA1|Add2~58\ : std_logic;
SIGNAL \ULA1|Add2~130\ : std_logic;
SIGNAL \ULA1|Add2~62\ : std_logic;
SIGNAL \ULA1|Add2~90\ : std_logic;
SIGNAL \ULA1|Add2~94\ : std_logic;
SIGNAL \ULA1|Add2~98\ : std_logic;
SIGNAL \ULA1|Add2~102\ : std_logic;
SIGNAL \ULA1|Add2~26\ : std_logic;
SIGNAL \ULA1|Add2~30\ : std_logic;
SIGNAL \ULA1|Add2~34\ : std_logic;
SIGNAL \ULA1|Add2~38\ : std_logic;
SIGNAL \ULA1|Add2~105_sumout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~11_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~12_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~13_combout\ : std_logic;
SIGNAL \ULA1|Mux19~2_combout\ : std_logic;
SIGNAL \rtl~170_combout\ : std_logic;
SIGNAL \rtl~34_combout\ : std_logic;
SIGNAL \rtl~187_combout\ : std_logic;
SIGNAL \rtl~35_combout\ : std_logic;
SIGNAL \ULA1|Mux22~3_combout\ : std_logic;
SIGNAL \ULA1|Add0~26\ : std_logic;
SIGNAL \ULA1|Add0~30\ : std_logic;
SIGNAL \ULA1|Add0~34\ : std_logic;
SIGNAL \ULA1|Add0~37_sumout\ : std_logic;
SIGNAL \ULA1|Mux22~4_combout\ : std_logic;
SIGNAL \ULA1|Mux22~5_combout\ : std_logic;
SIGNAL \ULA1|Add2~41_sumout\ : std_logic;
SIGNAL \ULA1|Add2~37_sumout\ : std_logic;
SIGNAL \ULA1|Add2~69_sumout\ : std_logic;
SIGNAL \ULA1|Add2~73_sumout\ : std_logic;
SIGNAL \ULA1|Add2~85_sumout\ : std_logic;
SIGNAL \ULA1|Add2~81_sumout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~14_combout\ : std_logic;
SIGNAL \ULA1|Add2~61_sumout\ : std_logic;
SIGNAL \ULA1|Add2~25_sumout\ : std_logic;
SIGNAL \ULA1|Add2~33_sumout\ : std_logic;
SIGNAL \ULA1|Add2~49_sumout\ : std_logic;
SIGNAL \ULA1|Add2~45_sumout\ : std_logic;
SIGNAL \ULA1|Add2~53_sumout\ : std_logic;
SIGNAL \ULA1|Add2~57_sumout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~15_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~5_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~6_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~7_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~8_combout\ : std_logic;
SIGNAL \rtl~23_combout\ : std_logic;
SIGNAL \rtl~185_combout\ : std_logic;
SIGNAL \rtl~121_combout\ : std_logic;
SIGNAL \rtl~168_combout\ : std_logic;
SIGNAL \rtl~186_combout\ : std_logic;
SIGNAL \ULA1|Mux22~2_combout\ : std_logic;
SIGNAL \ULA1|Mux17~2_combout\ : std_logic;
SIGNAL \rtl~24_combout\ : std_logic;
SIGNAL \rtl~22_combout\ : std_logic;
SIGNAL \rtl~30_combout\ : std_logic;
SIGNAL \rtl~32_combout\ : std_logic;
SIGNAL \ULA1|Mux22~0_combout\ : std_logic;
SIGNAL \ULA1|Mux22~1_combout\ : std_logic;
SIGNAL \ULA1|Mux22~6_combout\ : std_logic;
SIGNAL \PIPE2|Temp[83]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux22~0_combout\ : std_logic;
SIGNAL \rtl~11_combout\ : std_logic;
SIGNAL \ULA1|Mux23~3_combout\ : std_logic;
SIGNAL \ULA1|Add0~33_sumout\ : std_logic;
SIGNAL \ULA1|Mux23~4_combout\ : std_logic;
SIGNAL \ULA1|Mux23~5_combout\ : std_logic;
SIGNAL \rtl~6_combout\ : std_logic;
SIGNAL \rtl~182_combout\ : std_logic;
SIGNAL \rtl~112_combout\ : std_logic;
SIGNAL \rtl~183_combout\ : std_logic;
SIGNAL \ULA1|Mux23~2_combout\ : std_logic;
SIGNAL \rtl~3_combout\ : std_logic;
SIGNAL \rtl~7_combout\ : std_logic;
SIGNAL \rtl~1_combout\ : std_logic;
SIGNAL \rtl~5_combout\ : std_logic;
SIGNAL \ULA1|Mux23~0_combout\ : std_logic;
SIGNAL \ULA1|Mux23~1_combout\ : std_logic;
SIGNAL \ULA1|Mux23~6_combout\ : std_logic;
SIGNAL \PIPE4|Temp[13]~feeder_combout\ : std_logic;
SIGNAL \PIPE4|Temp[13]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|outData2|Mux23~0_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[8]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux23~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux23~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux23~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux23~0_combout\ : std_logic;
SIGNAL \ULA1|Add2~77_sumout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~16_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~17_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~9_combout\ : std_logic;
SIGNAL \ULA1|Mux21~7_combout\ : std_logic;
SIGNAL \ULA1|Mux21~8_combout\ : std_logic;
SIGNAL \ULA1|Mux21~0_combout\ : std_logic;
SIGNAL \ULA1|Mux21~1_combout\ : std_logic;
SIGNAL \rtl~188_combout\ : std_logic;
SIGNAL \rtl~130_combout\ : std_logic;
SIGNAL \rtl~189_combout\ : std_logic;
SIGNAL \ULA1|Mux21~2_combout\ : std_logic;
SIGNAL \rtl~190_combout\ : std_logic;
SIGNAL \ULA1|Mux21~3_combout\ : std_logic;
SIGNAL \ULA1|Add0~38\ : std_logic;
SIGNAL \ULA1|Add0~41_sumout\ : std_logic;
SIGNAL \ULA1|Mux21~4_combout\ : std_logic;
SIGNAL \ULA1|Mux21~5_combout\ : std_logic;
SIGNAL \ULA1|Mux21~6_combout\ : std_logic;
SIGNAL \PIPE2|Temp[84]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux21~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~42\ : std_logic;
SIGNAL \ULA1|Add0~45_sumout\ : std_logic;
SIGNAL \ULA1|Mux20~3_combout\ : std_logic;
SIGNAL \rtl~74_combout\ : std_logic;
SIGNAL \rtl~70_combout\ : std_logic;
SIGNAL \rtl~76_combout\ : std_logic;
SIGNAL \ULA1|Mux20~4_combout\ : std_logic;
SIGNAL \rtl~71_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight2~2_combout\ : std_logic;
SIGNAL \ULA1|Mux20~5_combout\ : std_logic;
SIGNAL \ULA1|Mux20~6_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~10_combout\ : std_logic;
SIGNAL \rtl~64_combout\ : std_logic;
SIGNAL \rtl~191_combout\ : std_logic;
SIGNAL \rtl~137_combout\ : std_logic;
SIGNAL \rtl~62_combout\ : std_logic;
SIGNAL \rtl~103_combout\ : std_logic;
SIGNAL \rtl~192_combout\ : std_logic;
SIGNAL \ULA1|Mux20~2_combout\ : std_logic;
SIGNAL \rtl~67_combout\ : std_logic;
SIGNAL \rtl~65_combout\ : std_logic;
SIGNAL \rtl~69_combout\ : std_logic;
SIGNAL \rtl~63_combout\ : std_logic;
SIGNAL \ULA1|Mux20~0_combout\ : std_logic;
SIGNAL \ULA1|Mux20~1_combout\ : std_logic;
SIGNAL \ULA1|Mux20~7_combout\ : std_logic;
SIGNAL \PIPE4|Temp[16]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|Temp[85]~feeder_combout\ : std_logic;
SIGNAL \PIPE3|Temp[48]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux20~0_combout\ : std_logic;
SIGNAL \rtl~39_combout\ : std_logic;
SIGNAL \rtl~40_combout\ : std_logic;
SIGNAL \ULA1|Mux26~3_combout\ : std_logic;
SIGNAL \rtl~85_combout\ : std_logic;
SIGNAL \ULA1|Add0~21_sumout\ : std_logic;
SIGNAL \ULA1|Mux26~4_combout\ : std_logic;
SIGNAL \ULA1|Mux26~5_combout\ : std_logic;
SIGNAL \rtl~175_combout\ : std_logic;
SIGNAL \rtl~176_combout\ : std_logic;
SIGNAL \ULA1|Mux26~2_combout\ : std_logic;
SIGNAL \rtl~31_combout\ : std_logic;
SIGNAL \ULA1|Mux26~0_combout\ : std_logic;
SIGNAL \ULA1|Mux26~1_combout\ : std_logic;
SIGNAL \ULA1|Mux26~6_combout\ : std_logic;
SIGNAL \PIPE3|Temp[42]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|Temp[79]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[5]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux26~0_combout\ : std_logic;
SIGNAL \rtl~86_combout\ : std_logic;
SIGNAL \rtl~146_combout\ : std_logic;
SIGNAL \rtl~147_combout\ : std_logic;
SIGNAL \rtl~155_combout\ : std_logic;
SIGNAL \ULA1|Mux28~8_combout\ : std_logic;
SIGNAL \ULA1|Mux1~2_combout\ : std_logic;
SIGNAL \ULA1|Mux1~3_combout\ : std_logic;
SIGNAL \rtl~159_combout\ : std_logic;
SIGNAL \ULA1|Mux2~2_combout\ : std_logic;
SIGNAL \rtl~163_combout\ : std_logic;
SIGNAL \ULA1|Mux2~3_combout\ : std_logic;
SIGNAL \ULA1|Mux1~4_combout\ : std_logic;
SIGNAL \ULA1|Mux3~5_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight2~3_combout\ : std_logic;
SIGNAL \ULA1|Mux2~1_combout\ : std_logic;
SIGNAL \ULA1|Mux2~5_combout\ : std_logic;
SIGNAL \ULA1|Add0~106\ : std_logic;
SIGNAL \ULA1|Add0~110\ : std_logic;
SIGNAL \ULA1|Add0~114\ : std_logic;
SIGNAL \ULA1|Add0~117_sumout\ : std_logic;
SIGNAL \ULA1|Mux2~6_combout\ : std_logic;
SIGNAL \ULA1|Mux2~7_combout\ : std_logic;
SIGNAL \PIPE4|Temp[34]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|Temp[103]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux2~0_combout\ : std_logic;
SIGNAL \rtl~18_combout\ : std_logic;
SIGNAL \rtl~16_combout\ : std_logic;
SIGNAL \rtl~184_combout\ : std_logic;
SIGNAL \ULA1|Mux7~4_combout\ : std_logic;
SIGNAL \rtl~144_combout\ : std_logic;
SIGNAL \rtl~154_combout\ : std_logic;
SIGNAL \rtl~162_combout\ : std_logic;
SIGNAL \rtl~158_combout\ : std_logic;
SIGNAL \ULA1|Mux7~0_combout\ : std_logic;
SIGNAL \ULA1|Mux7~5_combout\ : std_logic;
SIGNAL \ULA1|Mux14~0_combout\ : std_logic;
SIGNAL \ULA1|Mux14~1_combout\ : std_logic;
SIGNAL \ULA1|Mux7~1_combout\ : std_logic;
SIGNAL \ULA1|Mux7~3_combout\ : std_logic;
SIGNAL \PIPE2|Temp[98]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[24]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux7~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~98\ : std_logic;
SIGNAL \ULA1|Add0~101_sumout\ : std_logic;
SIGNAL \ULA1|Mux6~3_combout\ : std_logic;
SIGNAL \ULA1|Mux6~0_combout\ : std_logic;
SIGNAL \ULA1|Mux6~4_combout\ : std_logic;
SIGNAL \ULA1|Mux6~1_combout\ : std_logic;
SIGNAL \ULA1|Mux6~2_combout\ : std_logic;
SIGNAL \PIPE3|Temp[62]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|Temp[99]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux6~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~102\ : std_logic;
SIGNAL \ULA1|Add0~105_sumout\ : std_logic;
SIGNAL \ULA1|Mux5~3_combout\ : std_logic;
SIGNAL \rtl~164_combout\ : std_logic;
SIGNAL \rtl~160_combout\ : std_logic;
SIGNAL \rtl~148_combout\ : std_logic;
SIGNAL \ULA1|Mux5~0_combout\ : std_logic;
SIGNAL \ULA1|Mux5~4_combout\ : std_logic;
SIGNAL \ULA1|Mux5~1_combout\ : std_logic;
SIGNAL \ULA1|Mux5~2_combout\ : std_logic;
SIGNAL \PIPE2|Temp[100]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux5~0_combout\ : std_logic;
SIGNAL \ULA1|Mux3~1_combout\ : std_logic;
SIGNAL \rtl~145_combout\ : std_logic;
SIGNAL \ULA1|Mux3~2_combout\ : std_logic;
SIGNAL \ULA1|Mux3~4_combout\ : std_logic;
SIGNAL \ULA1|Mux3~0_combout\ : std_logic;
SIGNAL \ULA1|Mux3~6_combout\ : std_logic;
SIGNAL \ULA1|Add0~113_sumout\ : std_logic;
SIGNAL \ULA1|Mux3~7_combout\ : std_logic;
SIGNAL \ULA1|Mux3~8_combout\ : std_logic;
SIGNAL \PIPE2|Temp[102]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux3~0_combout\ : std_logic;
SIGNAL \rtl~8_combout\ : std_logic;
SIGNAL \rtl~173_combout\ : std_logic;
SIGNAL \ULA1|Mux11~0_combout\ : std_logic;
SIGNAL \ULA1|Mux11~5_combout\ : std_logic;
SIGNAL \rtl~77_combout\ : std_logic;
SIGNAL \ULA1|Mux11~4_combout\ : std_logic;
SIGNAL \ULA1|Mux11~1_combout\ : std_logic;
SIGNAL \ULA1|Mux11~3_combout\ : std_logic;
SIGNAL \PIPE2|Temp[94]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux11~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~82\ : std_logic;
SIGNAL \ULA1|Add0~85_sumout\ : std_logic;
SIGNAL \ULA1|Mux10~2_combout\ : std_logic;
SIGNAL \ULA1|Mux10~0_combout\ : std_logic;
SIGNAL \ULA1|Mux10~5_combout\ : std_logic;
SIGNAL \ULA1|Mux10~4_combout\ : std_logic;
SIGNAL \ULA1|Mux10~1_combout\ : std_logic;
SIGNAL \ULA1|Mux10~3_combout\ : std_logic;
SIGNAL \PIPE4|Temp[26]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|Temp[95]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux10~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~86\ : std_logic;
SIGNAL \ULA1|Add0~89_sumout\ : std_logic;
SIGNAL \ULA1|Mux9~2_combout\ : std_logic;
SIGNAL \ULA1|Mux9~0_combout\ : std_logic;
SIGNAL \ULA1|Mux9~5_combout\ : std_logic;
SIGNAL \ULA1|Mux9~4_combout\ : std_logic;
SIGNAL \ULA1|Mux9~1_combout\ : std_logic;
SIGNAL \ULA1|Mux9~3_combout\ : std_logic;
SIGNAL \PIPE4|Temp[27]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|Temp[96]~feeder_combout\ : std_logic;
SIGNAL \PIPE3|Temp[59]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux9~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~90\ : std_logic;
SIGNAL \ULA1|Add0~93_sumout\ : std_logic;
SIGNAL \ULA1|Mux8~2_combout\ : std_logic;
SIGNAL \rtl~181_combout\ : std_logic;
SIGNAL \ULA1|Mux8~4_combout\ : std_logic;
SIGNAL \rtl~161_combout\ : std_logic;
SIGNAL \ULA1|Mux8~0_combout\ : std_logic;
SIGNAL \rtl~180_combout\ : std_logic;
SIGNAL \rtl~179_combout\ : std_logic;
SIGNAL \ULA1|Mux8~5_combout\ : std_logic;
SIGNAL \ULA1|Mux8~1_combout\ : std_logic;
SIGNAL \ULA1|Mux8~3_combout\ : std_logic;
SIGNAL \PIPE2|Temp[97]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux8~0_combout\ : std_logic;
SIGNAL \rtl~72_combout\ : std_logic;
SIGNAL \rtl~73_combout\ : std_logic;
SIGNAL \ULA1|sig_output~11_combout\ : std_logic;
SIGNAL \ULA1|Mux12~0_combout\ : std_logic;
SIGNAL \rtl~66_combout\ : std_logic;
SIGNAL \ULA1|Mux14~15_combout\ : std_logic;
SIGNAL \ULA1|Mux14~11_combout\ : std_logic;
SIGNAL \ULA1|Mux12~1_combout\ : std_logic;
SIGNAL \ULA1|Mux12~2_combout\ : std_logic;
SIGNAL \ULA1|Mux12~3_combout\ : std_logic;
SIGNAL \PIPE2|Temp[93]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux12~0_combout\ : std_logic;
SIGNAL \rtl~157_combout\ : std_logic;
SIGNAL \rtl~165_combout\ : std_logic;
SIGNAL \ULA1|Mux4~0_combout\ : std_logic;
SIGNAL \ULA1|Mux4~5_combout\ : std_logic;
SIGNAL \ULA1|Mux4~4_combout\ : std_logic;
SIGNAL \ULA1|Mux4~1_combout\ : std_logic;
SIGNAL \ULA1|Add0~109_sumout\ : std_logic;
SIGNAL \ULA1|Mux4~2_combout\ : std_logic;
SIGNAL \ULA1|Mux4~3_combout\ : std_logic;
SIGNAL \PIPE4|Temp[32]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE3|Temp[64]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:30:regb|Temp[27]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:31:regb|Temp[27]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|outData2|Mux4~0_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[27]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux4~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux4~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux4~0_combout\ : std_logic;
SIGNAL \ULA1|Add2~29_sumout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~0_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~1_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~2_combout\ : std_logic;
SIGNAL \ULA1|Mux19~6_combout\ : std_logic;
SIGNAL \ULA1|Mux19~14_combout\ : std_logic;
SIGNAL \ULA1|Mux19~5_combout\ : std_logic;
SIGNAL \ULA1|Mux19~11_combout\ : std_logic;
SIGNAL \ULA1|Add0~46\ : std_logic;
SIGNAL \ULA1|Add0~49_sumout\ : std_logic;
SIGNAL \ULA1|Mux19~9_combout\ : std_logic;
SIGNAL \ULA1|Mux19~10_combout\ : std_logic;
SIGNAL \ULA1|Mux19~12_combout\ : std_logic;
SIGNAL \ULA1|Mux19~8_combout\ : std_logic;
SIGNAL \ULA1|Mux19~13_combout\ : std_logic;
SIGNAL \PIPE2|Temp[86]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux19~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~50\ : std_logic;
SIGNAL \ULA1|Add0~53_sumout\ : std_logic;
SIGNAL \ULA1|Mux18~3_combout\ : std_logic;
SIGNAL \ULA1|Mux18~4_combout\ : std_logic;
SIGNAL \ULA1|Mux18~5_combout\ : std_logic;
SIGNAL \ULA1|Mux18~6_combout\ : std_logic;
SIGNAL \ULA1|Mux18~0_combout\ : std_logic;
SIGNAL \ULA1|Mux18~1_combout\ : std_logic;
SIGNAL \ULA1|Mux18~2_combout\ : std_logic;
SIGNAL \ULA1|Mux18~7_combout\ : std_logic;
SIGNAL \PIPE3|Temp[50]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:28:regb|Temp[13]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:31:regb|Temp[13]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|outData2|Mux18~0_combout\ : std_logic;
SIGNAL \registradores|G2:2:regb|Temp[13]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux18~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux18~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux18~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~54\ : std_logic;
SIGNAL \ULA1|Add0~57_sumout\ : std_logic;
SIGNAL \ULA1|Mux17~12_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight2~4_combout\ : std_logic;
SIGNAL \ULA1|Mux17~13_combout\ : std_logic;
SIGNAL \ULA1|Mux17~14_combout\ : std_logic;
SIGNAL \ULA1|Mux17~15_combout\ : std_logic;
SIGNAL \ULA1|Mux17~9_combout\ : std_logic;
SIGNAL \ULA1|Mux17~10_combout\ : std_logic;
SIGNAL \rtl~149_combout\ : std_logic;
SIGNAL \ULA1|Mux17~11_combout\ : std_logic;
SIGNAL \ULA1|Mux17~16_combout\ : std_logic;
SIGNAL \registradores|G2:31:regb|Temp[14]~feeder_combout\ : std_logic;
SIGNAL \PIPE2|Temp[88]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux17~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~58\ : std_logic;
SIGNAL \ULA1|Add0~61_sumout\ : std_logic;
SIGNAL \rtl~153_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight2~5_combout\ : std_logic;
SIGNAL \rtl~151_combout\ : std_logic;
SIGNAL \ULA1|sig_output~4_combout\ : std_logic;
SIGNAL \rtl~152_combout\ : std_logic;
SIGNAL \ULA1|sig_output~5_combout\ : std_logic;
SIGNAL \ULA1|sig_output~6_combout\ : std_logic;
SIGNAL \ULA1|Mux16~0_combout\ : std_logic;
SIGNAL \ULA1|Mux16~1_combout\ : std_logic;
SIGNAL \ULA1|Mux16~2_combout\ : std_logic;
SIGNAL \PIPE4|Temp[20]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|Temp[89]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux16~3_combout\ : std_logic;
SIGNAL \ULA1|Add0~62\ : std_logic;
SIGNAL \ULA1|Add0~65_sumout\ : std_logic;
SIGNAL \ULA1|Mux15~4_combout\ : std_logic;
SIGNAL \ULA1|sig_output~8_combout\ : std_logic;
SIGNAL \rtl~19_combout\ : std_logic;
SIGNAL \rtl~9_combout\ : std_logic;
SIGNAL \ULA1|Mux15~0_combout\ : std_logic;
SIGNAL \ULA1|Mux15~6_combout\ : std_logic;
SIGNAL \ULA1|Mux15~7_combout\ : std_logic;
SIGNAL \ULA1|Mux15~1_combout\ : std_logic;
SIGNAL \ULA1|Mux15~2_combout\ : std_logic;
SIGNAL \ULA1|Mux15~5_combout\ : std_logic;
SIGNAL \registradores|G2:31:regb|Temp[16]~feeder_combout\ : std_logic;
SIGNAL \PIPE2|Temp[90]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux15~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~66\ : std_logic;
SIGNAL \ULA1|Add0~69_sumout\ : std_logic;
SIGNAL \ULA1|Mux14~9_combout\ : std_logic;
SIGNAL \ULA1|sig_output~9_combout\ : std_logic;
SIGNAL \rtl~38_combout\ : std_logic;
SIGNAL \ULA1|Mux14~6_combout\ : std_logic;
SIGNAL \rtl~29_combout\ : std_logic;
SIGNAL \ULA1|Mux14~7_combout\ : std_logic;
SIGNAL \ULA1|Mux14~8_combout\ : std_logic;
SIGNAL \ULA1|Mux14~10_combout\ : std_logic;
SIGNAL \PIPE2|Temp[91]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux14~0_combout\ : std_logic;
SIGNAL \rtl~156_combout\ : std_logic;
SIGNAL \ULA1|Mux1~10_combout\ : std_logic;
SIGNAL \ULA1|Mux1~11_combout\ : std_logic;
SIGNAL \ULA1|Mux1~12_combout\ : std_logic;
SIGNAL \ULA1|Mux1~13_combout\ : std_logic;
SIGNAL \ULA1|Add0~118\ : std_logic;
SIGNAL \ULA1|Add0~121_sumout\ : std_logic;
SIGNAL \ULA1|Mux1~14_combout\ : std_logic;
SIGNAL \ULA1|Mux1~15_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[30]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:2:regb|Temp[30]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux1~1_combout\ : std_logic;
SIGNAL \registradores|G2:28:regb|Temp[30]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux1~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux1~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux1~0_combout\ : std_logic;
SIGNAL \ULA1|Add2~106\ : std_logic;
SIGNAL \ULA1|Add2~42\ : std_logic;
SIGNAL \ULA1|Add2~21_sumout\ : std_logic;
SIGNAL \ULA1|Mux17~7_combout\ : std_logic;
SIGNAL \rtl~68_combout\ : std_logic;
SIGNAL \ULA1|Mux24~0_combout\ : std_logic;
SIGNAL \ULA1|Mux24~1_combout\ : std_logic;
SIGNAL \rtl~75_combout\ : std_logic;
SIGNAL \ULA1|Mux24~2_combout\ : std_logic;
SIGNAL \ULA1|Add0~29_sumout\ : std_logic;
SIGNAL \ULA1|Mux24~3_combout\ : std_logic;
SIGNAL \ULA1|Mux24~4_combout\ : std_logic;
SIGNAL \ULA1|Mux24~5_combout\ : std_logic;
SIGNAL \ULA1|Mux24~6_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[7]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:2:regb|Temp[7]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux24~1_combout\ : std_logic;
SIGNAL \registradores|G2:30:regb|Temp[7]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux24~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux24~2_combout\ : std_logic;
SIGNAL \PIPE4|Temp[12]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux24~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux24~0_combout\ : std_logic;
SIGNAL \ULA1|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \ULA1|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \ULA1|Mux27~2_combout\ : std_logic;
SIGNAL \rtl~12_combout\ : std_logic;
SIGNAL \ULA1|Mux27~4_combout\ : std_logic;
SIGNAL \ULA1|Add0~17_sumout\ : std_logic;
SIGNAL \ULA1|Mux27~5_combout\ : std_logic;
SIGNAL \ULA1|Mux27~6_combout\ : std_logic;
SIGNAL \ULA1|Mux27~3_combout\ : std_logic;
SIGNAL \rtl~2_combout\ : std_logic;
SIGNAL \ULA1|Mux27~0_combout\ : std_logic;
SIGNAL \ULA1|Mux27~1_combout\ : std_logic;
SIGNAL \ULA1|Mux27~7_combout\ : std_logic;
SIGNAL \PIPE2|Temp[78]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux27~0_combout\ : std_logic;
SIGNAL \ULA1|Mux30~0_combout\ : std_logic;
SIGNAL \ULA1|Mux30~4_combout\ : std_logic;
SIGNAL \ULA1|Mux28~12_combout\ : std_logic;
SIGNAL \ULA1|Mux30~1_combout\ : std_logic;
SIGNAL \ULA1|Mux28~4_combout\ : std_logic;
SIGNAL \ULA1|Mux28~5_combout\ : std_logic;
SIGNAL \ULA1|Mux28~6_combout\ : std_logic;
SIGNAL \ULA1|Mux30~7_combout\ : std_logic;
SIGNAL \ULA1|Mux30~2_combout\ : std_logic;
SIGNAL \ULA1|Mux30~3_combout\ : std_logic;
SIGNAL \ULA1|Mux28~11_combout\ : std_logic;
SIGNAL \ULA1|Mux30~5_combout\ : std_logic;
SIGNAL \ULA1|Mux30~6_combout\ : std_logic;
SIGNAL \PIPE3|Temp[38]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|Temp[6]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[1]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[1]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[1]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux30~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux30~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux30~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux30~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux30~0_combout\ : std_logic;
SIGNAL \ULA1|Mux28~26_combout\ : std_logic;
SIGNAL \ULA1|Mux28~13_combout\ : std_logic;
SIGNAL \ULA1|Mux28~16_combout\ : std_logic;
SIGNAL \ULA1|Add0~13_sumout\ : std_logic;
SIGNAL \ULA1|Mux28~22_combout\ : std_logic;
SIGNAL \ULA1|Mux28~19_combout\ : std_logic;
SIGNAL \ULA1|Mux28~25_combout\ : std_logic;
SIGNAL \ULA1|Mux28~20_combout\ : std_logic;
SIGNAL \ULA1|Mux28~21_combout\ : std_logic;
SIGNAL \ULA1|Mux28~23_combout\ : std_logic;
SIGNAL \ULA1|Mux28~24_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux28~0_combout\ : std_logic;
SIGNAL \registradores|G2:2:regb|Temp[3]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux28~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux28~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux28~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux28~1_combout\ : std_logic;
SIGNAL \ULA1|Mux1~0_combout\ : std_logic;
SIGNAL \ULA1|Mux28~9_combout\ : std_logic;
SIGNAL \ULA1|Mux28~10_combout\ : std_logic;
SIGNAL \ULA1|Mux28~17_combout\ : std_logic;
SIGNAL \ULA1|Mux28~18_combout\ : std_logic;
SIGNAL \ULA1|Add0~9_sumout\ : std_logic;
SIGNAL \ULA1|Mux29~0_combout\ : std_logic;
SIGNAL \rtl~58_combout\ : std_logic;
SIGNAL \ULA1|Mux29~3_combout\ : std_logic;
SIGNAL \rtl~51_combout\ : std_logic;
SIGNAL \ULA1|Mux29~6_combout\ : std_logic;
SIGNAL \ULA1|Mux29~1_combout\ : std_logic;
SIGNAL \ULA1|Mux29~2_combout\ : std_logic;
SIGNAL \ULA1|Mux29~4_combout\ : std_logic;
SIGNAL \ULA1|Mux29~5_combout\ : std_logic;
SIGNAL \registradores|G2:30:regb|Temp[2]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:28:regb|Temp[2]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux29~0_combout\ : std_logic;
SIGNAL \registradores|G2:2:regb|Temp[2]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux29~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux29~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux29~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux29~1_combout\ : std_logic;
SIGNAL \ULA1|Add2~13_sumout\ : std_logic;
SIGNAL \ULA1|Mux19~7_combout\ : std_logic;
SIGNAL \ULA1|Add0~129_combout\ : std_logic;
SIGNAL \rtl~166_combout\ : std_logic;
SIGNAL \rtl~167_combout\ : std_logic;
SIGNAL \ULA1|Add0~130_combout\ : std_logic;
SIGNAL \ULA1|Add0~131_combout\ : std_logic;
SIGNAL \ULA1|Add0~136_combout\ : std_logic;
SIGNAL \ULA1|Add0~122\ : std_logic;
SIGNAL \ULA1|Add0~126_sumout\ : std_logic;
SIGNAL \ULA1|Mux0~0_combout\ : std_logic;
SIGNAL \PIPE2|Temp[105]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux0~0_combout\ : std_logic;
SIGNAL \ULA1|Mux13~0_combout\ : std_logic;
SIGNAL \ULA1|Mux13~1_combout\ : std_logic;
SIGNAL \ULA1|Mux13~2_combout\ : std_logic;
SIGNAL \ULA1|Mux13~4_combout\ : std_logic;
SIGNAL \registradores|G2:30:regb|Temp[18]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux13~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux13~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux13~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux13~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~73_sumout\ : std_logic;
SIGNAL \ULA1|Mux13~3_combout\ : std_logic;
SIGNAL \ULA1|Equal0~4_combout\ : std_logic;
SIGNAL \ULA1|Equal0~0_combout\ : std_logic;
SIGNAL \ULA1|Mux31~2_combout\ : std_logic;
SIGNAL \ULA1|Add0~1_sumout\ : std_logic;
SIGNAL \ULA1|Mux31~4_combout\ : std_logic;
SIGNAL \ULA1|Mux31~3_combout\ : std_logic;
SIGNAL \ULA1|Mux31~1_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~19_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~20_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~21_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~17_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~18_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~22_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~23_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~24_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~12_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~15_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~16_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~10_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~6_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~7_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~13_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~11_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~8_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~9_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~3_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~4_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~0_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~1_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~2_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~5_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~14_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~25_combout\ : std_logic;
SIGNAL \ULA1|Mux31~5_combout\ : std_logic;
SIGNAL \ULA1|sig_output~3_combout\ : std_logic;
SIGNAL \ULA1|sig_output~0_combout\ : std_logic;
SIGNAL \rtl~0_combout\ : std_logic;
SIGNAL \rtl~4_combout\ : std_logic;
SIGNAL \ULA1|sig_output~1_combout\ : std_logic;
SIGNAL \ULA1|sig_output~2_combout\ : std_logic;
SIGNAL \rtl~10_combout\ : std_logic;
SIGNAL \rtl~14_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight2~0_combout\ : std_logic;
SIGNAL \ULA1|Mux31~0_combout\ : std_logic;
SIGNAL \ULA1|Equal0~1_combout\ : std_logic;
SIGNAL \ULA1|Equal0~2_combout\ : std_logic;
SIGNAL \ULA1|Equal0~3_combout\ : std_logic;
SIGNAL \ULA1|Equal0~7_combout\ : std_logic;
SIGNAL \ULA1|Equal0~6_combout\ : std_logic;
SIGNAL \ULA1|Equal0~8_combout\ : std_logic;
SIGNAL \ULA1|Equal0~13_combout\ : std_logic;
SIGNAL \ULA1|Equal0~12_combout\ : std_logic;
SIGNAL \ULA1|Equal0~9_combout\ : std_logic;
SIGNAL \ULA1|Equal0~10_combout\ : std_logic;
SIGNAL \ULA1|Equal0~5_combout\ : std_logic;
SIGNAL \ULA1|Equal0~11_combout\ : std_logic;
SIGNAL \PIPE3|Temp[69]~DUPLICATE_q\ : std_logic;
SIGNAL \sig_control_first_muxs~combout\ : std_logic;
SIGNAL \PC1|Temp[28]~0_combout\ : std_logic;
SIGNAL \PCP4|Add0~6\ : std_logic;
SIGNAL \PCP4|Add0~1_sumout\ : std_logic;
SIGNAL \inPC|Add0~6\ : std_logic;
SIGNAL \inPC|Add0~1_sumout\ : std_logic;
SIGNAL \PRIMEIRO_PIPE_recovery|Temp[11]~feeder_combout\ : std_logic;
SIGNAL \SEGUNDO_PIPE_recovery|Temp[11]~feeder_combout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~6\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~1_sumout\ : std_logic;
SIGNAL \MUX_CONTROLA_PC|X[11]~0_combout\ : std_logic;
SIGNAL \memI|Mux31~1_combout\ : std_logic;
SIGNAL \memI|Mux31~2_combout\ : std_logic;
SIGNAL \controle|Mux0~0_combout\ : std_logic;
SIGNAL \operaULA|Mux5~0_combout\ : std_logic;
SIGNAL \ULA1|Mux31~6_combout\ : std_logic;
SIGNAL \PRIMEIRO_PIPE_recovery|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \SEGUNDO_PIPE_recovery|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \controle|controle_de_beq|table|PIPE_unico|Temp\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \controle|igualitario|Flip2|Temp\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \registradores|G2:0:regb|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:3:regb|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:2:regb|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PIPEAUX|Temp\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PIPE2|Temp\ : std_logic_vector(145 DOWNTO 0);
SIGNAL \registradores|G2:1:regb|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PIPE3|Temp\ : std_logic_vector(106 DOWNTO 0);
SIGNAL \PIPEOPCODE_EXTEND_ESTAGE|Temp\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \TERCEIRO_PIPE_recovery|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:28:regb|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PC1|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \controle|igualitario|Flip1|Temp\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \registradores|G2:29:regb|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:30:regb|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PIPE4|Temp\ : std_logic_vector(70 DOWNTO 0);
SIGNAL \registradores|G2:31:regb|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PIPE1|Temp\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \ALT_INV_rst~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_rst~input_o\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~13_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~12_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux15~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~7_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~17_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~16_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~15_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~14_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~25_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~7_combout\ : std_logic;
SIGNAL \MUX_CONTROLA_PC|ALT_INV_X[0]~10_combout\ : std_logic;
SIGNAL \PRIMEIRO_PIPE_recovery|ALT_INV_Temp\ : std_logic_vector(11 DOWNTO 6);
SIGNAL \PC1|ALT_INV_Temp\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \PIPE2|ALT_INV_Temp\ : std_logic_vector(145 DOWNTO 6);
SIGNAL \PIPE3|ALT_INV_Temp\ : std_logic_vector(81 DOWNTO 37);
SIGNAL \PIPE1|ALT_INV_Temp\ : std_logic_vector(43 DOWNTO 0);
SIGNAL \controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[2]~7_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|PIPE_unico|ALT_INV_Temp\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[1]~6_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[0]~5_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[6]~4_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[5]~3_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[4]~2_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[3]~1_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[7]~0_combout\ : std_logic;
SIGNAL \TERCEIRO_PIPE_recovery|ALT_INV_Temp\ : std_logic_vector(11 DOWNTO 2);
SIGNAL \controle|controle_de_beq|table|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ALT_INV_dinamic_controle~0_combout\ : std_logic;
SIGNAL \PC1|ALT_INV_Temp[28]~0_combout\ : std_logic;
SIGNAL \ALT_INV_sig_control_first_muxs~combout\ : std_logic;
SIGNAL \memI|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \memI|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|ALT_INV_ehbeqadiantado~q\ : std_logic;
SIGNAL \memI|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp\ : std_logic_vector(69 DOWNTO 0);
SIGNAL \PIPE_3_bit_sujo|ALT_INV_Temp~q\ : std_logic;
SIGNAL \memI|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \memI|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \memI|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \memI|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \memI|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \memI|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \memI|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \memI|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \memI|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \memI|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \memI|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \memI|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \memI|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~136_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|ALT_INV_Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:0:regb|ALT_INV_Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:3:regb|ALT_INV_Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:2:regb|ALT_INV_Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|outData2|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \registradores|G2:31:regb|ALT_INV_Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:30:regb|ALT_INV_Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:29:regb|ALT_INV_Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:28:regb|ALT_INV_Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|outData2|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \controle|gerador|ALT_INV_AdiantaB[0]~0_combout\ : std_logic;
SIGNAL \controle|igualitario|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \controle|igualitario|Flip2|ALT_INV_Temp\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \controle|igualitario|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \controle|igualitario|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \controle|igualitario|Flip1|ALT_INV_Temp\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \controle|igualitario|flip|ALT_INV_Temp~q\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \controle|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \controle|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~131_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~130_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~167_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~166_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~129_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~124_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~15_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~14_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~13_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~12_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~11_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~165_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~164_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~163_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~162_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~161_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~160_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~159_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~158_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~11_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~157_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~156_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~155_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~154_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight2~5_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~153_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~5_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~152_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~4_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~151_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~150_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~15_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~14_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~13_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight2~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~12_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~11_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~149_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~148_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux18~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux18~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight2~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~147_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~146_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~13_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~12_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~11_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~145_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~144_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux20~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux20~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight2~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~192_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~137_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~191_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~190_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~189_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~130_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~188_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux22~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~187_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~186_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~121_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~185_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux23~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~184_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~183_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~112_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~182_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux24~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~181_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~180_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~103_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~179_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux25~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~93_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~178_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~94_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~177_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux26~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux26~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~85_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~176_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~86_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~175_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~77_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~13_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~12_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~11_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~174_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~78_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftLeft0~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~173_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~24_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~23_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~22_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~76_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~75_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~74_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~73_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~72_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~71_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~70_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~21_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~20_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~69_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~68_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~67_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~66_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~10_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~65_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~64_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~63_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~62_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~19_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~61_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~60_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~59_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~58_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight2~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~57_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~56_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~55_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~54_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~53_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~52_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~51_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~172_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~48_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~47_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~46_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~171_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~18_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~17_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~16_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~15_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~14_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~13_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~12_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~11_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~7_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~41_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~40_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~39_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~38_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~170_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~35_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~34_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~33_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~5_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~32_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~31_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~30_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~29_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~169_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~24_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~23_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~22_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~168_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~25_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~24_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~23_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~22_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~21_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~20_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~19_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~18_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~17_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~16_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~15_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~14_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~13_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~12_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~11_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \operaULA|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \operaULA|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \operaULA|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight2~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~14_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~13_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~12_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~11_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~10_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~19_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~18_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~17_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~16_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~15_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~4_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~3_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~9_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~8_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~7_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~6_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~5_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftLeft0~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftLeft0~4_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftLeft0~3_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftLeft0~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftLeft0~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftLeft0~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \segundo_mux_depois_da_or|ALT_INV_X~0_combout\ : std_logic;
SIGNAL \segundo_mux_controlasefazosistemadenaosalvamentodedados|ALT_INV_X~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\ : std_logic;
SIGNAL \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\ : std_logic;
SIGNAL \PIPEOPCODE_EXTEND_ESTAGE|ALT_INV_Temp\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|ALT_INV_X~0_combout\ : std_logic;
SIGNAL \PIPE_EHBEQ_adiantado2|ALT_INV_Temp~q\ : std_logic;
SIGNAL \PIPE_depois_pipe1|ALT_INV_Temp~q\ : std_logic;
SIGNAL \controle|controle_de_beq|table|flip2|ALT_INV_Temp~q\ : std_logic;
SIGNAL \PIPE_AUX_BIT_SUJO1|ALT_INV_Temp~q\ : std_logic;
SIGNAL \operaULA|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \operaULA|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~26_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~14_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux15~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~15_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~11_combout\ : std_logic;
SIGNAL \inPC|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \PCP4|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \PCP4|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \PCP4|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \PCP4|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \PCP4|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \PCP4|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \PCP4|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \PCP4|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \PCP4|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \PCP4|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~126_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~129_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~125_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~121_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~117_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~113_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~109_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~105_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~101_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~97_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~93_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~89_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~85_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~81_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~77_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~69_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \PIPEAUX|ALT_INV_Temp\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PIPE1|ALT_INV_Temp[36]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE1|ALT_INV_Temp[40]~DUPLICATE_q\ : std_logic;
SIGNAL \PC1|ALT_INV_Temp[7]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:31:regb|ALT_INV_Temp[13]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:0:regb|ALT_INV_Temp[22]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:0:regb|ALT_INV_Temp[19]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:31:regb|ALT_INV_Temp[19]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:31:regb|ALT_INV_Temp[17]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:31:regb|ALT_INV_Temp[27]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:31:regb|ALT_INV_Temp[23]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE1|ALT_INV_Temp[28]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|ALT_INV_Temp[16]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|ALT_INV_Temp[48]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE_EHBEQ_adiantado2|ALT_INV_Temp~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE3|ALT_INV_Temp[69]~DUPLICATE_q\ : std_logic;
SIGNAL \controle|controle_de_beq|table|flip2|ALT_INV_Temp~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|ALT_INV_Temp[12]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|ALT_INV_Temp[14]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE3|ALT_INV_Temp[64]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE3|ALT_INV_Temp[63]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE3|ALT_INV_Temp[62]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE3|ALT_INV_Temp[59]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE3|ALT_INV_Temp[50]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE3|ALT_INV_Temp[48]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE3|ALT_INV_Temp[43]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE3|ALT_INV_Temp[42]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE3|ALT_INV_Temp[41]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE3|ALT_INV_Temp[38]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[35]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[34]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[33]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[32]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[31]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[30]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[28]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[27]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[26]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[25]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[21]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[20]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[16]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[15]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[13]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[12]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[11]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[10]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[9]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[7]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[6]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[5]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPEAUX|ALT_INV_Temp[2]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPEAUX|ALT_INV_Temp[1]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPEAUX|ALT_INV_Temp[0]~DUPLICATE_q\ : std_logic;

BEGIN

outs <= ww_outs;
ww_clk <= clk;
ww_rst <= rst;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\ALT_INV_rst~inputCLKENA0_outclk\ <= NOT \rst~inputCLKENA0_outclk\;
\ALT_INV_clk~inputCLKENA0_outclk\ <= NOT \clk~inputCLKENA0_outclk\;
\ALT_INV_rst~input_o\ <= NOT \rst~input_o\;
\ULA1|ALT_INV_Equal0~13_combout\ <= NOT \ULA1|Equal0~13_combout\;
\ULA1|ALT_INV_Equal0~12_combout\ <= NOT \ULA1|Equal0~12_combout\;
\ULA1|ALT_INV_Mux15~6_combout\ <= NOT \ULA1|Mux15~6_combout\;
\ULA1|ALT_INV_Mux21~8_combout\ <= NOT \ULA1|Mux21~8_combout\;
\ULA1|ALT_INV_Mux21~7_combout\ <= NOT \ULA1|Mux21~7_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux23~1_combout\ <= NOT \mux_IN_ULA_4_2|Mux23~1_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux24~1_combout\ <= NOT \mux_IN_ULA_4_2|Mux24~1_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux25~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux25~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux26~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux26~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux28~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux29~0_combout\;
\ULA1|ALT_INV_Mux4~5_combout\ <= NOT \ULA1|Mux4~5_combout\;
\ULA1|ALT_INV_Mux4~4_combout\ <= NOT \ULA1|Mux4~4_combout\;
\ULA1|ALT_INV_Mux5~4_combout\ <= NOT \ULA1|Mux5~4_combout\;
\ULA1|ALT_INV_Mux5~3_combout\ <= NOT \ULA1|Mux5~3_combout\;
\ULA1|ALT_INV_Mux6~4_combout\ <= NOT \ULA1|Mux6~4_combout\;
\ULA1|ALT_INV_Mux6~3_combout\ <= NOT \ULA1|Mux6~3_combout\;
\ULA1|ALT_INV_Mux7~5_combout\ <= NOT \ULA1|Mux7~5_combout\;
\ULA1|ALT_INV_Mux7~4_combout\ <= NOT \ULA1|Mux7~4_combout\;
\ULA1|ALT_INV_Mux8~5_combout\ <= NOT \ULA1|Mux8~5_combout\;
\ULA1|ALT_INV_Mux8~4_combout\ <= NOT \ULA1|Mux8~4_combout\;
\ULA1|ALT_INV_Mux9~5_combout\ <= NOT \ULA1|Mux9~5_combout\;
\ULA1|ALT_INV_Mux9~4_combout\ <= NOT \ULA1|Mux9~4_combout\;
\ULA1|ALT_INV_Mux10~5_combout\ <= NOT \ULA1|Mux10~5_combout\;
\ULA1|ALT_INV_Mux10~4_combout\ <= NOT \ULA1|Mux10~4_combout\;
\ULA1|ALT_INV_Mux11~5_combout\ <= NOT \ULA1|Mux11~5_combout\;
\ULA1|ALT_INV_Mux11~4_combout\ <= NOT \ULA1|Mux11~4_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux27~1_combout\ <= NOT \mux_IN_ULA_4_2|Mux27~1_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux30~1_combout\ <= NOT \mux_IN_ULA_4_2|Mux30~1_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux31~1_combout\ <= NOT \mux_IN_ULA_4_2|Mux31~1_combout\;
\ULA1|ALT_INV_ShiftRight0~17_combout\ <= NOT \ULA1|ShiftRight0~17_combout\;
\ULA1|ALT_INV_ShiftRight0~16_combout\ <= NOT \ULA1|ShiftRight0~16_combout\;
\ULA1|ALT_INV_ShiftRight0~15_combout\ <= NOT \ULA1|ShiftRight0~15_combout\;
\ULA1|ALT_INV_ShiftRight0~14_combout\ <= NOT \ULA1|ShiftRight0~14_combout\;
\ULA1|ALT_INV_Mux28~25_combout\ <= NOT \ULA1|Mux28~25_combout\;
\ULA1|ALT_INV_Mux29~6_combout\ <= NOT \ULA1|Mux29~6_combout\;
\ULA1|ALT_INV_Mux30~7_combout\ <= NOT \ULA1|Mux30~7_combout\;
\MUX_CONTROLA_PC|ALT_INV_X[0]~10_combout\ <= NOT \MUX_CONTROLA_PC|X[0]~10_combout\;
\PRIMEIRO_PIPE_recovery|ALT_INV_Temp\(8) <= NOT \PRIMEIRO_PIPE_recovery|Temp\(8);
\PRIMEIRO_PIPE_recovery|ALT_INV_Temp\(6) <= NOT \PRIMEIRO_PIPE_recovery|Temp\(6);
\PRIMEIRO_PIPE_recovery|ALT_INV_Temp\(7) <= NOT \PRIMEIRO_PIPE_recovery|Temp\(7);
\PC1|ALT_INV_Temp\(0) <= NOT \PC1|Temp\(0);
\PRIMEIRO_PIPE_recovery|ALT_INV_Temp\(11) <= NOT \PRIMEIRO_PIPE_recovery|Temp\(11);
\PIPE2|ALT_INV_Temp\(115) <= NOT \PIPE2|Temp\(115);
\PIPE2|ALT_INV_Temp\(110) <= NOT \PIPE2|Temp\(110);
\PIPE2|ALT_INV_Temp\(114) <= NOT \PIPE2|Temp\(114);
\PIPE2|ALT_INV_Temp\(109) <= NOT \PIPE2|Temp\(109);
\PIPE2|ALT_INV_Temp\(112) <= NOT \PIPE2|Temp\(112);
\PIPE2|ALT_INV_Temp\(113) <= NOT \PIPE2|Temp\(113);
\PIPE2|ALT_INV_Temp\(108) <= NOT \PIPE2|Temp\(108);
\PIPE3|ALT_INV_Temp\(70) <= NOT \PIPE3|Temp\(70);
\PIPE1|ALT_INV_Temp\(32) <= NOT \PIPE1|Temp\(32);
\PIPE2|ALT_INV_Temp\(111) <= NOT \PIPE2|Temp\(111);
\PIPE2|ALT_INV_Temp\(116) <= NOT \PIPE2|Temp\(116);
\PIPE2|ALT_INV_Temp\(117) <= NOT \PIPE2|Temp\(117);
\controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[2]~7_combout\ <= NOT \controle|controle_de_beq|table|mux_seta_primeiro_op|X[2]~7_combout\;
\controle|controle_de_beq|table|PIPE_unico|ALT_INV_Temp\(2) <= NOT \controle|controle_de_beq|table|PIPE_unico|Temp\(2);
\controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[1]~6_combout\ <= NOT \controle|controle_de_beq|table|mux_seta_primeiro_op|X[1]~6_combout\;
\controle|controle_de_beq|table|PIPE_unico|ALT_INV_Temp\(1) <= NOT \controle|controle_de_beq|table|PIPE_unico|Temp\(1);
\controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[0]~5_combout\ <= NOT \controle|controle_de_beq|table|mux_seta_primeiro_op|X[0]~5_combout\;
\controle|controle_de_beq|table|PIPE_unico|ALT_INV_Temp\(0) <= NOT \controle|controle_de_beq|table|PIPE_unico|Temp\(0);
\controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[6]~4_combout\ <= NOT \controle|controle_de_beq|table|mux_seta_primeiro_op|X[6]~4_combout\;
\controle|controle_de_beq|table|PIPE_unico|ALT_INV_Temp\(6) <= NOT \controle|controle_de_beq|table|PIPE_unico|Temp\(6);
\controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[5]~3_combout\ <= NOT \controle|controle_de_beq|table|mux_seta_primeiro_op|X[5]~3_combout\;
\controle|controle_de_beq|table|PIPE_unico|ALT_INV_Temp\(5) <= NOT \controle|controle_de_beq|table|PIPE_unico|Temp\(5);
\controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[4]~2_combout\ <= NOT \controle|controle_de_beq|table|mux_seta_primeiro_op|X[4]~2_combout\;
\controle|controle_de_beq|table|PIPE_unico|ALT_INV_Temp\(4) <= NOT \controle|controle_de_beq|table|PIPE_unico|Temp\(4);
\controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[3]~1_combout\ <= NOT \controle|controle_de_beq|table|mux_seta_primeiro_op|X[3]~1_combout\;
\controle|controle_de_beq|table|PIPE_unico|ALT_INV_Temp\(3) <= NOT \controle|controle_de_beq|table|PIPE_unico|Temp\(3);
\controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[7]~0_combout\ <= NOT \controle|controle_de_beq|table|mux_seta_primeiro_op|X[7]~0_combout\;
\controle|controle_de_beq|table|PIPE_unico|ALT_INV_Temp\(7) <= NOT \controle|controle_de_beq|table|PIPE_unico|Temp\(7);
\PIPE2|ALT_INV_Temp\(6) <= NOT \PIPE2|Temp\(6);
\TERCEIRO_PIPE_recovery|ALT_INV_Temp\(9) <= NOT \TERCEIRO_PIPE_recovery|Temp\(9);
\PIPE1|ALT_INV_Temp\(41) <= NOT \PIPE1|Temp\(41);
\TERCEIRO_PIPE_recovery|ALT_INV_Temp\(4) <= NOT \TERCEIRO_PIPE_recovery|Temp\(4);
\TERCEIRO_PIPE_recovery|ALT_INV_Temp\(8) <= NOT \TERCEIRO_PIPE_recovery|Temp\(8);
\TERCEIRO_PIPE_recovery|ALT_INV_Temp\(3) <= NOT \TERCEIRO_PIPE_recovery|Temp\(3);
\PIPE1|ALT_INV_Temp\(35) <= NOT \PIPE1|Temp\(35);
\TERCEIRO_PIPE_recovery|ALT_INV_Temp\(6) <= NOT \TERCEIRO_PIPE_recovery|Temp\(6);
\PIPE1|ALT_INV_Temp\(38) <= NOT \PIPE1|Temp\(38);
\TERCEIRO_PIPE_recovery|ALT_INV_Temp\(7) <= NOT \TERCEIRO_PIPE_recovery|Temp\(7);
\PIPE1|ALT_INV_Temp\(39) <= NOT \PIPE1|Temp\(39);
\TERCEIRO_PIPE_recovery|ALT_INV_Temp\(2) <= NOT \TERCEIRO_PIPE_recovery|Temp\(2);
\PIPE1|ALT_INV_Temp\(34) <= NOT \PIPE1|Temp\(34);
\TERCEIRO_PIPE_recovery|ALT_INV_Temp\(5) <= NOT \TERCEIRO_PIPE_recovery|Temp\(5);
\PIPE1|ALT_INV_Temp\(37) <= NOT \PIPE1|Temp\(37);
\TERCEIRO_PIPE_recovery|ALT_INV_Temp\(10) <= NOT \TERCEIRO_PIPE_recovery|Temp\(10);
\PIPE1|ALT_INV_Temp\(42) <= NOT \PIPE1|Temp\(42);
\TERCEIRO_PIPE_recovery|ALT_INV_Temp\(11) <= NOT \TERCEIRO_PIPE_recovery|Temp\(11);
\PIPE1|ALT_INV_Temp\(43) <= NOT \PIPE1|Temp\(43);
\controle|controle_de_beq|table|ALT_INV_LessThan0~0_combout\ <= NOT \controle|controle_de_beq|table|LessThan0~0_combout\;
\PIPE3|ALT_INV_Temp\(79) <= NOT \PIPE3|Temp\(79);
\PIPE3|ALT_INV_Temp\(74) <= NOT \PIPE3|Temp\(74);
\PIPE3|ALT_INV_Temp\(78) <= NOT \PIPE3|Temp\(78);
\PIPE3|ALT_INV_Temp\(73) <= NOT \PIPE3|Temp\(73);
\PIPE3|ALT_INV_Temp\(76) <= NOT \PIPE3|Temp\(76);
\PIPE3|ALT_INV_Temp\(77) <= NOT \PIPE3|Temp\(77);
\PIPE3|ALT_INV_Temp\(72) <= NOT \PIPE3|Temp\(72);
\PIPE3|ALT_INV_Temp\(75) <= NOT \PIPE3|Temp\(75);
\PIPE3|ALT_INV_Temp\(80) <= NOT \PIPE3|Temp\(80);
\PIPE3|ALT_INV_Temp\(81) <= NOT \PIPE3|Temp\(81);
\ALT_INV_dinamic_controle~0_combout\ <= NOT \dinamic_controle~0_combout\;
\PC1|ALT_INV_Temp[28]~0_combout\ <= NOT \PC1|Temp[28]~0_combout\;
\ALT_INV_sig_control_first_muxs~combout\ <= NOT \sig_control_first_muxs~combout\;
\memI|ALT_INV_Mux25~1_combout\ <= NOT \memI|Mux25~1_combout\;
\memI|ALT_INV_Mux25~0_combout\ <= NOT \memI|Mux25~0_combout\;
\controle|controle_de_beq|table|ALT_INV_ehbeqadiantado~q\ <= NOT \controle|controle_de_beq|table|ehbeqadiantado~q\;
\memI|ALT_INV_Mux14~0_combout\ <= NOT \memI|Mux14~0_combout\;
\PIPE4|ALT_INV_Temp\(2) <= NOT \PIPE4|Temp\(2);
\PIPE4|ALT_INV_Temp\(69) <= NOT \PIPE4|Temp\(69);
\PIPE_3_bit_sujo|ALT_INV_Temp~q\ <= NOT \PIPE_3_bit_sujo|Temp~q\;
\PIPE4|ALT_INV_Temp\(0) <= NOT \PIPE4|Temp\(0);
\PIPE4|ALT_INV_Temp\(1) <= NOT \PIPE4|Temp\(1);
\memI|ALT_INV_Mux29~1_combout\ <= NOT \memI|Mux29~1_combout\;
\memI|ALT_INV_Mux29~0_combout\ <= NOT \memI|Mux29~0_combout\;
\memI|ALT_INV_Mux15~1_combout\ <= NOT \memI|Mux15~1_combout\;
\memI|ALT_INV_Mux15~0_combout\ <= NOT \memI|Mux15~0_combout\;
\memI|ALT_INV_Mux31~1_combout\ <= NOT \memI|Mux31~1_combout\;
\memI|ALT_INV_Mux31~0_combout\ <= NOT \memI|Mux31~0_combout\;
\memI|ALT_INV_Mux2~3_combout\ <= NOT \memI|Mux2~3_combout\;
\memI|ALT_INV_Mux2~2_combout\ <= NOT \memI|Mux2~2_combout\;
\memI|ALT_INV_Mux2~1_combout\ <= NOT \memI|Mux2~1_combout\;
\memI|ALT_INV_Mux3~2_combout\ <= NOT \memI|Mux3~2_combout\;
\PC1|ALT_INV_Temp\(9) <= NOT \PC1|Temp\(9);
\memI|ALT_INV_Mux3~1_combout\ <= NOT \memI|Mux3~1_combout\;
\PC1|ALT_INV_Temp\(4) <= NOT \PC1|Temp\(4);
\memI|ALT_INV_Mux3~0_combout\ <= NOT \memI|Mux3~0_combout\;
\PC1|ALT_INV_Temp\(8) <= NOT \PC1|Temp\(8);
\PC1|ALT_INV_Temp\(3) <= NOT \PC1|Temp\(3);
\memI|ALT_INV_Mux2~0_combout\ <= NOT \memI|Mux2~0_combout\;
\PC1|ALT_INV_Temp\(6) <= NOT \PC1|Temp\(6);
\PC1|ALT_INV_Temp\(7) <= NOT \PC1|Temp\(7);
\PC1|ALT_INV_Temp\(2) <= NOT \PC1|Temp\(2);
\PC1|ALT_INV_Temp\(5) <= NOT \PC1|Temp\(5);
\PC1|ALT_INV_Temp\(10) <= NOT \PC1|Temp\(10);
\PC1|ALT_INV_Temp\(11) <= NOT \PC1|Temp\(11);
\ULA1|ALT_INV_Add0~136_combout\ <= NOT \ULA1|Add0~136_combout\;
\registradores|outData2|ALT_INV_Mux27~1_combout\ <= NOT \registradores|outData2|Mux27~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(4) <= NOT \registradores|G2:1:regb|Temp\(4);
\registradores|G2:0:regb|ALT_INV_Temp\(4) <= NOT \registradores|G2:0:regb|Temp\(4);
\registradores|G2:3:regb|ALT_INV_Temp\(4) <= NOT \registradores|G2:3:regb|Temp\(4);
\registradores|G2:2:regb|ALT_INV_Temp\(4) <= NOT \registradores|G2:2:regb|Temp\(4);
\registradores|outData2|ALT_INV_Mux27~0_combout\ <= NOT \registradores|outData2|Mux27~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(4) <= NOT \registradores|G2:31:regb|Temp\(4);
\registradores|G2:30:regb|ALT_INV_Temp\(4) <= NOT \registradores|G2:30:regb|Temp\(4);
\registradores|G2:29:regb|ALT_INV_Temp\(4) <= NOT \registradores|G2:29:regb|Temp\(4);
\registradores|G2:28:regb|ALT_INV_Temp\(4) <= NOT \registradores|G2:28:regb|Temp\(4);
\registradores|outData2|ALT_INV_Mux15~1_combout\ <= NOT \registradores|outData2|Mux15~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(16) <= NOT \registradores|G2:1:regb|Temp\(16);
\registradores|G2:0:regb|ALT_INV_Temp\(16) <= NOT \registradores|G2:0:regb|Temp\(16);
\registradores|G2:3:regb|ALT_INV_Temp\(16) <= NOT \registradores|G2:3:regb|Temp\(16);
\registradores|G2:2:regb|ALT_INV_Temp\(16) <= NOT \registradores|G2:2:regb|Temp\(16);
\registradores|outData2|ALT_INV_Mux15~0_combout\ <= NOT \registradores|outData2|Mux15~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(16) <= NOT \registradores|G2:31:regb|Temp\(16);
\registradores|G2:30:regb|ALT_INV_Temp\(16) <= NOT \registradores|G2:30:regb|Temp\(16);
\registradores|G2:29:regb|ALT_INV_Temp\(16) <= NOT \registradores|G2:29:regb|Temp\(16);
\registradores|G2:28:regb|ALT_INV_Temp\(16) <= NOT \registradores|G2:28:regb|Temp\(16);
\registradores|outData2|ALT_INV_Mux16~1_combout\ <= NOT \registradores|outData2|Mux16~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(15) <= NOT \registradores|G2:1:regb|Temp\(15);
\registradores|G2:0:regb|ALT_INV_Temp\(15) <= NOT \registradores|G2:0:regb|Temp\(15);
\registradores|G2:3:regb|ALT_INV_Temp\(15) <= NOT \registradores|G2:3:regb|Temp\(15);
\registradores|G2:2:regb|ALT_INV_Temp\(15) <= NOT \registradores|G2:2:regb|Temp\(15);
\registradores|outData2|ALT_INV_Mux16~0_combout\ <= NOT \registradores|outData2|Mux16~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(15) <= NOT \registradores|G2:31:regb|Temp\(15);
\registradores|G2:30:regb|ALT_INV_Temp\(15) <= NOT \registradores|G2:30:regb|Temp\(15);
\registradores|G2:29:regb|ALT_INV_Temp\(15) <= NOT \registradores|G2:29:regb|Temp\(15);
\registradores|G2:28:regb|ALT_INV_Temp\(15) <= NOT \registradores|G2:28:regb|Temp\(15);
\registradores|outData2|ALT_INV_Mux17~1_combout\ <= NOT \registradores|outData2|Mux17~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(14) <= NOT \registradores|G2:1:regb|Temp\(14);
\registradores|G2:0:regb|ALT_INV_Temp\(14) <= NOT \registradores|G2:0:regb|Temp\(14);
\registradores|G2:3:regb|ALT_INV_Temp\(14) <= NOT \registradores|G2:3:regb|Temp\(14);
\registradores|G2:2:regb|ALT_INV_Temp\(14) <= NOT \registradores|G2:2:regb|Temp\(14);
\registradores|outData2|ALT_INV_Mux17~0_combout\ <= NOT \registradores|outData2|Mux17~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(14) <= NOT \registradores|G2:31:regb|Temp\(14);
\registradores|G2:30:regb|ALT_INV_Temp\(14) <= NOT \registradores|G2:30:regb|Temp\(14);
\registradores|G2:29:regb|ALT_INV_Temp\(14) <= NOT \registradores|G2:29:regb|Temp\(14);
\registradores|G2:28:regb|ALT_INV_Temp\(14) <= NOT \registradores|G2:28:regb|Temp\(14);
\registradores|outData2|ALT_INV_Mux18~1_combout\ <= NOT \registradores|outData2|Mux18~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(13) <= NOT \registradores|G2:1:regb|Temp\(13);
\registradores|G2:0:regb|ALT_INV_Temp\(13) <= NOT \registradores|G2:0:regb|Temp\(13);
\registradores|G2:3:regb|ALT_INV_Temp\(13) <= NOT \registradores|G2:3:regb|Temp\(13);
\registradores|G2:2:regb|ALT_INV_Temp\(13) <= NOT \registradores|G2:2:regb|Temp\(13);
\registradores|outData2|ALT_INV_Mux18~0_combout\ <= NOT \registradores|outData2|Mux18~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(13) <= NOT \registradores|G2:31:regb|Temp\(13);
\registradores|G2:30:regb|ALT_INV_Temp\(13) <= NOT \registradores|G2:30:regb|Temp\(13);
\registradores|G2:29:regb|ALT_INV_Temp\(13) <= NOT \registradores|G2:29:regb|Temp\(13);
\registradores|G2:28:regb|ALT_INV_Temp\(13) <= NOT \registradores|G2:28:regb|Temp\(13);
\registradores|outData2|ALT_INV_Mux19~1_combout\ <= NOT \registradores|outData2|Mux19~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(12) <= NOT \registradores|G2:1:regb|Temp\(12);
\registradores|G2:0:regb|ALT_INV_Temp\(12) <= NOT \registradores|G2:0:regb|Temp\(12);
\registradores|G2:3:regb|ALT_INV_Temp\(12) <= NOT \registradores|G2:3:regb|Temp\(12);
\registradores|G2:2:regb|ALT_INV_Temp\(12) <= NOT \registradores|G2:2:regb|Temp\(12);
\registradores|outData2|ALT_INV_Mux19~0_combout\ <= NOT \registradores|outData2|Mux19~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(12) <= NOT \registradores|G2:31:regb|Temp\(12);
\registradores|G2:30:regb|ALT_INV_Temp\(12) <= NOT \registradores|G2:30:regb|Temp\(12);
\registradores|G2:29:regb|ALT_INV_Temp\(12) <= NOT \registradores|G2:29:regb|Temp\(12);
\registradores|G2:28:regb|ALT_INV_Temp\(12) <= NOT \registradores|G2:28:regb|Temp\(12);
\registradores|outData2|ALT_INV_Mux20~1_combout\ <= NOT \registradores|outData2|Mux20~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(11) <= NOT \registradores|G2:1:regb|Temp\(11);
\registradores|G2:0:regb|ALT_INV_Temp\(11) <= NOT \registradores|G2:0:regb|Temp\(11);
\registradores|G2:3:regb|ALT_INV_Temp\(11) <= NOT \registradores|G2:3:regb|Temp\(11);
\registradores|G2:2:regb|ALT_INV_Temp\(11) <= NOT \registradores|G2:2:regb|Temp\(11);
\registradores|outData2|ALT_INV_Mux20~0_combout\ <= NOT \registradores|outData2|Mux20~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(11) <= NOT \registradores|G2:31:regb|Temp\(11);
\registradores|G2:30:regb|ALT_INV_Temp\(11) <= NOT \registradores|G2:30:regb|Temp\(11);
\registradores|G2:29:regb|ALT_INV_Temp\(11) <= NOT \registradores|G2:29:regb|Temp\(11);
\registradores|G2:28:regb|ALT_INV_Temp\(11) <= NOT \registradores|G2:28:regb|Temp\(11);
\registradores|outData2|ALT_INV_Mux21~1_combout\ <= NOT \registradores|outData2|Mux21~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(10) <= NOT \registradores|G2:1:regb|Temp\(10);
\registradores|G2:0:regb|ALT_INV_Temp\(10) <= NOT \registradores|G2:0:regb|Temp\(10);
\registradores|G2:3:regb|ALT_INV_Temp\(10) <= NOT \registradores|G2:3:regb|Temp\(10);
\registradores|G2:2:regb|ALT_INV_Temp\(10) <= NOT \registradores|G2:2:regb|Temp\(10);
\registradores|outData2|ALT_INV_Mux21~0_combout\ <= NOT \registradores|outData2|Mux21~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(10) <= NOT \registradores|G2:31:regb|Temp\(10);
\registradores|G2:30:regb|ALT_INV_Temp\(10) <= NOT \registradores|G2:30:regb|Temp\(10);
\registradores|G2:29:regb|ALT_INV_Temp\(10) <= NOT \registradores|G2:29:regb|Temp\(10);
\registradores|G2:28:regb|ALT_INV_Temp\(10) <= NOT \registradores|G2:28:regb|Temp\(10);
\registradores|outData2|ALT_INV_Mux22~1_combout\ <= NOT \registradores|outData2|Mux22~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(9) <= NOT \registradores|G2:1:regb|Temp\(9);
\registradores|G2:0:regb|ALT_INV_Temp\(9) <= NOT \registradores|G2:0:regb|Temp\(9);
\registradores|G2:3:regb|ALT_INV_Temp\(9) <= NOT \registradores|G2:3:regb|Temp\(9);
\registradores|G2:2:regb|ALT_INV_Temp\(9) <= NOT \registradores|G2:2:regb|Temp\(9);
\registradores|outData2|ALT_INV_Mux22~0_combout\ <= NOT \registradores|outData2|Mux22~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(9) <= NOT \registradores|G2:31:regb|Temp\(9);
\registradores|G2:30:regb|ALT_INV_Temp\(9) <= NOT \registradores|G2:30:regb|Temp\(9);
\registradores|G2:29:regb|ALT_INV_Temp\(9) <= NOT \registradores|G2:29:regb|Temp\(9);
\registradores|G2:28:regb|ALT_INV_Temp\(9) <= NOT \registradores|G2:28:regb|Temp\(9);
\registradores|outData2|ALT_INV_Mux23~1_combout\ <= NOT \registradores|outData2|Mux23~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(8) <= NOT \registradores|G2:1:regb|Temp\(8);
\registradores|G2:0:regb|ALT_INV_Temp\(8) <= NOT \registradores|G2:0:regb|Temp\(8);
\registradores|G2:3:regb|ALT_INV_Temp\(8) <= NOT \registradores|G2:3:regb|Temp\(8);
\registradores|G2:2:regb|ALT_INV_Temp\(8) <= NOT \registradores|G2:2:regb|Temp\(8);
\registradores|outData2|ALT_INV_Mux23~0_combout\ <= NOT \registradores|outData2|Mux23~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(8) <= NOT \registradores|G2:31:regb|Temp\(8);
\registradores|G2:30:regb|ALT_INV_Temp\(8) <= NOT \registradores|G2:30:regb|Temp\(8);
\registradores|G2:29:regb|ALT_INV_Temp\(8) <= NOT \registradores|G2:29:regb|Temp\(8);
\registradores|G2:28:regb|ALT_INV_Temp\(8) <= NOT \registradores|G2:28:regb|Temp\(8);
\registradores|outData2|ALT_INV_Mux24~1_combout\ <= NOT \registradores|outData2|Mux24~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(7) <= NOT \registradores|G2:1:regb|Temp\(7);
\registradores|G2:0:regb|ALT_INV_Temp\(7) <= NOT \registradores|G2:0:regb|Temp\(7);
\registradores|G2:3:regb|ALT_INV_Temp\(7) <= NOT \registradores|G2:3:regb|Temp\(7);
\registradores|G2:2:regb|ALT_INV_Temp\(7) <= NOT \registradores|G2:2:regb|Temp\(7);
\registradores|outData2|ALT_INV_Mux24~0_combout\ <= NOT \registradores|outData2|Mux24~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(7) <= NOT \registradores|G2:31:regb|Temp\(7);
\registradores|G2:30:regb|ALT_INV_Temp\(7) <= NOT \registradores|G2:30:regb|Temp\(7);
\registradores|G2:29:regb|ALT_INV_Temp\(7) <= NOT \registradores|G2:29:regb|Temp\(7);
\registradores|G2:28:regb|ALT_INV_Temp\(7) <= NOT \registradores|G2:28:regb|Temp\(7);
\PIPE1|ALT_INV_Temp\(6) <= NOT \PIPE1|Temp\(6);
\registradores|outData2|ALT_INV_Mux25~1_combout\ <= NOT \registradores|outData2|Mux25~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(6) <= NOT \registradores|G2:1:regb|Temp\(6);
\registradores|G2:0:regb|ALT_INV_Temp\(6) <= NOT \registradores|G2:0:regb|Temp\(6);
\registradores|G2:3:regb|ALT_INV_Temp\(6) <= NOT \registradores|G2:3:regb|Temp\(6);
\registradores|G2:2:regb|ALT_INV_Temp\(6) <= NOT \registradores|G2:2:regb|Temp\(6);
\registradores|outData2|ALT_INV_Mux25~0_combout\ <= NOT \registradores|outData2|Mux25~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(6) <= NOT \registradores|G2:31:regb|Temp\(6);
\registradores|G2:30:regb|ALT_INV_Temp\(6) <= NOT \registradores|G2:30:regb|Temp\(6);
\registradores|G2:29:regb|ALT_INV_Temp\(6) <= NOT \registradores|G2:29:regb|Temp\(6);
\registradores|G2:28:regb|ALT_INV_Temp\(6) <= NOT \registradores|G2:28:regb|Temp\(6);
\registradores|outData2|ALT_INV_Mux26~1_combout\ <= NOT \registradores|outData2|Mux26~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(5) <= NOT \registradores|G2:1:regb|Temp\(5);
\registradores|G2:0:regb|ALT_INV_Temp\(5) <= NOT \registradores|G2:0:regb|Temp\(5);
\registradores|G2:3:regb|ALT_INV_Temp\(5) <= NOT \registradores|G2:3:regb|Temp\(5);
\registradores|G2:2:regb|ALT_INV_Temp\(5) <= NOT \registradores|G2:2:regb|Temp\(5);
\registradores|outData2|ALT_INV_Mux26~0_combout\ <= NOT \registradores|outData2|Mux26~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(5) <= NOT \registradores|G2:31:regb|Temp\(5);
\registradores|G2:30:regb|ALT_INV_Temp\(5) <= NOT \registradores|G2:30:regb|Temp\(5);
\registradores|G2:29:regb|ALT_INV_Temp\(5) <= NOT \registradores|G2:29:regb|Temp\(5);
\registradores|G2:28:regb|ALT_INV_Temp\(5) <= NOT \registradores|G2:28:regb|Temp\(5);
\registradores|outData2|ALT_INV_Mux9~1_combout\ <= NOT \registradores|outData2|Mux9~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(22) <= NOT \registradores|G2:1:regb|Temp\(22);
\registradores|G2:3:regb|ALT_INV_Temp\(22) <= NOT \registradores|G2:3:regb|Temp\(22);
\registradores|G2:2:regb|ALT_INV_Temp\(22) <= NOT \registradores|G2:2:regb|Temp\(22);
\registradores|outData2|ALT_INV_Mux9~0_combout\ <= NOT \registradores|outData2|Mux9~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(22) <= NOT \registradores|G2:31:regb|Temp\(22);
\registradores|G2:30:regb|ALT_INV_Temp\(22) <= NOT \registradores|G2:30:regb|Temp\(22);
\registradores|G2:29:regb|ALT_INV_Temp\(22) <= NOT \registradores|G2:29:regb|Temp\(22);
\registradores|G2:28:regb|ALT_INV_Temp\(22) <= NOT \registradores|G2:28:regb|Temp\(22);
\registradores|outData2|ALT_INV_Mux10~1_combout\ <= NOT \registradores|outData2|Mux10~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(21) <= NOT \registradores|G2:1:regb|Temp\(21);
\registradores|G2:0:regb|ALT_INV_Temp\(21) <= NOT \registradores|G2:0:regb|Temp\(21);
\registradores|G2:3:regb|ALT_INV_Temp\(21) <= NOT \registradores|G2:3:regb|Temp\(21);
\registradores|G2:2:regb|ALT_INV_Temp\(21) <= NOT \registradores|G2:2:regb|Temp\(21);
\registradores|outData2|ALT_INV_Mux10~0_combout\ <= NOT \registradores|outData2|Mux10~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(21) <= NOT \registradores|G2:31:regb|Temp\(21);
\registradores|G2:30:regb|ALT_INV_Temp\(21) <= NOT \registradores|G2:30:regb|Temp\(21);
\registradores|G2:29:regb|ALT_INV_Temp\(21) <= NOT \registradores|G2:29:regb|Temp\(21);
\registradores|G2:28:regb|ALT_INV_Temp\(21) <= NOT \registradores|G2:28:regb|Temp\(21);
\registradores|outData2|ALT_INV_Mux11~1_combout\ <= NOT \registradores|outData2|Mux11~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(20) <= NOT \registradores|G2:1:regb|Temp\(20);
\registradores|G2:0:regb|ALT_INV_Temp\(20) <= NOT \registradores|G2:0:regb|Temp\(20);
\registradores|G2:3:regb|ALT_INV_Temp\(20) <= NOT \registradores|G2:3:regb|Temp\(20);
\registradores|G2:2:regb|ALT_INV_Temp\(20) <= NOT \registradores|G2:2:regb|Temp\(20);
\registradores|outData2|ALT_INV_Mux11~0_combout\ <= NOT \registradores|outData2|Mux11~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(20) <= NOT \registradores|G2:31:regb|Temp\(20);
\registradores|G2:30:regb|ALT_INV_Temp\(20) <= NOT \registradores|G2:30:regb|Temp\(20);
\registradores|G2:29:regb|ALT_INV_Temp\(20) <= NOT \registradores|G2:29:regb|Temp\(20);
\registradores|G2:28:regb|ALT_INV_Temp\(20) <= NOT \registradores|G2:28:regb|Temp\(20);
\registradores|outData2|ALT_INV_Mux12~1_combout\ <= NOT \registradores|outData2|Mux12~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(19) <= NOT \registradores|G2:1:regb|Temp\(19);
\registradores|G2:3:regb|ALT_INV_Temp\(19) <= NOT \registradores|G2:3:regb|Temp\(19);
\registradores|G2:2:regb|ALT_INV_Temp\(19) <= NOT \registradores|G2:2:regb|Temp\(19);
\registradores|outData2|ALT_INV_Mux12~0_combout\ <= NOT \registradores|outData2|Mux12~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(19) <= NOT \registradores|G2:31:regb|Temp\(19);
\registradores|G2:30:regb|ALT_INV_Temp\(19) <= NOT \registradores|G2:30:regb|Temp\(19);
\registradores|G2:29:regb|ALT_INV_Temp\(19) <= NOT \registradores|G2:29:regb|Temp\(19);
\registradores|G2:28:regb|ALT_INV_Temp\(19) <= NOT \registradores|G2:28:regb|Temp\(19);
\registradores|outData2|ALT_INV_Mux13~1_combout\ <= NOT \registradores|outData2|Mux13~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(18) <= NOT \registradores|G2:1:regb|Temp\(18);
\registradores|G2:0:regb|ALT_INV_Temp\(18) <= NOT \registradores|G2:0:regb|Temp\(18);
\registradores|G2:3:regb|ALT_INV_Temp\(18) <= NOT \registradores|G2:3:regb|Temp\(18);
\registradores|G2:2:regb|ALT_INV_Temp\(18) <= NOT \registradores|G2:2:regb|Temp\(18);
\registradores|outData2|ALT_INV_Mux13~0_combout\ <= NOT \registradores|outData2|Mux13~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(18) <= NOT \registradores|G2:31:regb|Temp\(18);
\registradores|G2:30:regb|ALT_INV_Temp\(18) <= NOT \registradores|G2:30:regb|Temp\(18);
\registradores|G2:29:regb|ALT_INV_Temp\(18) <= NOT \registradores|G2:29:regb|Temp\(18);
\registradores|G2:28:regb|ALT_INV_Temp\(18) <= NOT \registradores|G2:28:regb|Temp\(18);
\registradores|outData2|ALT_INV_Mux14~1_combout\ <= NOT \registradores|outData2|Mux14~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(17) <= NOT \registradores|G2:1:regb|Temp\(17);
\registradores|G2:0:regb|ALT_INV_Temp\(17) <= NOT \registradores|G2:0:regb|Temp\(17);
\registradores|G2:3:regb|ALT_INV_Temp\(17) <= NOT \registradores|G2:3:regb|Temp\(17);
\registradores|G2:2:regb|ALT_INV_Temp\(17) <= NOT \registradores|G2:2:regb|Temp\(17);
\registradores|outData2|ALT_INV_Mux14~0_combout\ <= NOT \registradores|outData2|Mux14~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(17) <= NOT \registradores|G2:31:regb|Temp\(17);
\registradores|G2:30:regb|ALT_INV_Temp\(17) <= NOT \registradores|G2:30:regb|Temp\(17);
\registradores|G2:29:regb|ALT_INV_Temp\(17) <= NOT \registradores|G2:29:regb|Temp\(17);
\registradores|G2:28:regb|ALT_INV_Temp\(17) <= NOT \registradores|G2:28:regb|Temp\(17);
\registradores|outData2|ALT_INV_Mux3~1_combout\ <= NOT \registradores|outData2|Mux3~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(28) <= NOT \registradores|G2:1:regb|Temp\(28);
\registradores|G2:0:regb|ALT_INV_Temp\(28) <= NOT \registradores|G2:0:regb|Temp\(28);
\registradores|G2:3:regb|ALT_INV_Temp\(28) <= NOT \registradores|G2:3:regb|Temp\(28);
\registradores|G2:2:regb|ALT_INV_Temp\(28) <= NOT \registradores|G2:2:regb|Temp\(28);
\registradores|outData2|ALT_INV_Mux3~0_combout\ <= NOT \registradores|outData2|Mux3~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(28) <= NOT \registradores|G2:31:regb|Temp\(28);
\registradores|G2:30:regb|ALT_INV_Temp\(28) <= NOT \registradores|G2:30:regb|Temp\(28);
\registradores|G2:29:regb|ALT_INV_Temp\(28) <= NOT \registradores|G2:29:regb|Temp\(28);
\registradores|G2:28:regb|ALT_INV_Temp\(28) <= NOT \registradores|G2:28:regb|Temp\(28);
\registradores|outData2|ALT_INV_Mux4~1_combout\ <= NOT \registradores|outData2|Mux4~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(27) <= NOT \registradores|G2:1:regb|Temp\(27);
\registradores|G2:0:regb|ALT_INV_Temp\(27) <= NOT \registradores|G2:0:regb|Temp\(27);
\registradores|G2:3:regb|ALT_INV_Temp\(27) <= NOT \registradores|G2:3:regb|Temp\(27);
\registradores|G2:2:regb|ALT_INV_Temp\(27) <= NOT \registradores|G2:2:regb|Temp\(27);
\registradores|outData2|ALT_INV_Mux4~0_combout\ <= NOT \registradores|outData2|Mux4~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(27) <= NOT \registradores|G2:31:regb|Temp\(27);
\registradores|G2:30:regb|ALT_INV_Temp\(27) <= NOT \registradores|G2:30:regb|Temp\(27);
\registradores|G2:29:regb|ALT_INV_Temp\(27) <= NOT \registradores|G2:29:regb|Temp\(27);
\registradores|G2:28:regb|ALT_INV_Temp\(27) <= NOT \registradores|G2:28:regb|Temp\(27);
\registradores|outData2|ALT_INV_Mux5~1_combout\ <= NOT \registradores|outData2|Mux5~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(26) <= NOT \registradores|G2:1:regb|Temp\(26);
\registradores|G2:0:regb|ALT_INV_Temp\(26) <= NOT \registradores|G2:0:regb|Temp\(26);
\registradores|G2:3:regb|ALT_INV_Temp\(26) <= NOT \registradores|G2:3:regb|Temp\(26);
\registradores|G2:2:regb|ALT_INV_Temp\(26) <= NOT \registradores|G2:2:regb|Temp\(26);
\registradores|outData2|ALT_INV_Mux5~0_combout\ <= NOT \registradores|outData2|Mux5~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(26) <= NOT \registradores|G2:31:regb|Temp\(26);
\registradores|G2:30:regb|ALT_INV_Temp\(26) <= NOT \registradores|G2:30:regb|Temp\(26);
\registradores|G2:29:regb|ALT_INV_Temp\(26) <= NOT \registradores|G2:29:regb|Temp\(26);
\registradores|G2:28:regb|ALT_INV_Temp\(26) <= NOT \registradores|G2:28:regb|Temp\(26);
\registradores|outData2|ALT_INV_Mux6~1_combout\ <= NOT \registradores|outData2|Mux6~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(25) <= NOT \registradores|G2:1:regb|Temp\(25);
\registradores|G2:0:regb|ALT_INV_Temp\(25) <= NOT \registradores|G2:0:regb|Temp\(25);
\registradores|G2:3:regb|ALT_INV_Temp\(25) <= NOT \registradores|G2:3:regb|Temp\(25);
\registradores|G2:2:regb|ALT_INV_Temp\(25) <= NOT \registradores|G2:2:regb|Temp\(25);
\registradores|outData2|ALT_INV_Mux6~0_combout\ <= NOT \registradores|outData2|Mux6~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(25) <= NOT \registradores|G2:31:regb|Temp\(25);
\registradores|G2:30:regb|ALT_INV_Temp\(25) <= NOT \registradores|G2:30:regb|Temp\(25);
\registradores|G2:29:regb|ALT_INV_Temp\(25) <= NOT \registradores|G2:29:regb|Temp\(25);
\registradores|G2:28:regb|ALT_INV_Temp\(25) <= NOT \registradores|G2:28:regb|Temp\(25);
\registradores|outData2|ALT_INV_Mux7~1_combout\ <= NOT \registradores|outData2|Mux7~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(24) <= NOT \registradores|G2:1:regb|Temp\(24);
\registradores|G2:0:regb|ALT_INV_Temp\(24) <= NOT \registradores|G2:0:regb|Temp\(24);
\registradores|G2:3:regb|ALT_INV_Temp\(24) <= NOT \registradores|G2:3:regb|Temp\(24);
\registradores|G2:2:regb|ALT_INV_Temp\(24) <= NOT \registradores|G2:2:regb|Temp\(24);
\registradores|outData2|ALT_INV_Mux7~0_combout\ <= NOT \registradores|outData2|Mux7~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(24) <= NOT \registradores|G2:31:regb|Temp\(24);
\registradores|G2:30:regb|ALT_INV_Temp\(24) <= NOT \registradores|G2:30:regb|Temp\(24);
\registradores|G2:29:regb|ALT_INV_Temp\(24) <= NOT \registradores|G2:29:regb|Temp\(24);
\registradores|G2:28:regb|ALT_INV_Temp\(24) <= NOT \registradores|G2:28:regb|Temp\(24);
\registradores|outData2|ALT_INV_Mux8~1_combout\ <= NOT \registradores|outData2|Mux8~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(23) <= NOT \registradores|G2:1:regb|Temp\(23);
\registradores|G2:0:regb|ALT_INV_Temp\(23) <= NOT \registradores|G2:0:regb|Temp\(23);
\registradores|G2:3:regb|ALT_INV_Temp\(23) <= NOT \registradores|G2:3:regb|Temp\(23);
\registradores|G2:2:regb|ALT_INV_Temp\(23) <= NOT \registradores|G2:2:regb|Temp\(23);
\registradores|outData2|ALT_INV_Mux8~0_combout\ <= NOT \registradores|outData2|Mux8~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(23) <= NOT \registradores|G2:31:regb|Temp\(23);
\registradores|G2:30:regb|ALT_INV_Temp\(23) <= NOT \registradores|G2:30:regb|Temp\(23);
\registradores|G2:29:regb|ALT_INV_Temp\(23) <= NOT \registradores|G2:29:regb|Temp\(23);
\registradores|G2:28:regb|ALT_INV_Temp\(23) <= NOT \registradores|G2:28:regb|Temp\(23);
\registradores|outData2|ALT_INV_Mux1~1_combout\ <= NOT \registradores|outData2|Mux1~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(30) <= NOT \registradores|G2:1:regb|Temp\(30);
\registradores|G2:0:regb|ALT_INV_Temp\(30) <= NOT \registradores|G2:0:regb|Temp\(30);
\registradores|G2:3:regb|ALT_INV_Temp\(30) <= NOT \registradores|G2:3:regb|Temp\(30);
\registradores|G2:2:regb|ALT_INV_Temp\(30) <= NOT \registradores|G2:2:regb|Temp\(30);
\registradores|outData2|ALT_INV_Mux1~0_combout\ <= NOT \registradores|outData2|Mux1~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(30) <= NOT \registradores|G2:31:regb|Temp\(30);
\registradores|G2:30:regb|ALT_INV_Temp\(30) <= NOT \registradores|G2:30:regb|Temp\(30);
\registradores|G2:29:regb|ALT_INV_Temp\(30) <= NOT \registradores|G2:29:regb|Temp\(30);
\registradores|G2:28:regb|ALT_INV_Temp\(30) <= NOT \registradores|G2:28:regb|Temp\(30);
\registradores|outData2|ALT_INV_Mux2~1_combout\ <= NOT \registradores|outData2|Mux2~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(29) <= NOT \registradores|G2:1:regb|Temp\(29);
\registradores|G2:0:regb|ALT_INV_Temp\(29) <= NOT \registradores|G2:0:regb|Temp\(29);
\registradores|G2:3:regb|ALT_INV_Temp\(29) <= NOT \registradores|G2:3:regb|Temp\(29);
\registradores|G2:2:regb|ALT_INV_Temp\(29) <= NOT \registradores|G2:2:regb|Temp\(29);
\registradores|outData2|ALT_INV_Mux2~0_combout\ <= NOT \registradores|outData2|Mux2~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(29) <= NOT \registradores|G2:31:regb|Temp\(29);
\registradores|G2:30:regb|ALT_INV_Temp\(29) <= NOT \registradores|G2:30:regb|Temp\(29);
\registradores|G2:29:regb|ALT_INV_Temp\(29) <= NOT \registradores|G2:29:regb|Temp\(29);
\registradores|G2:28:regb|ALT_INV_Temp\(29) <= NOT \registradores|G2:28:regb|Temp\(29);
\registradores|outData2|ALT_INV_Mux28~1_combout\ <= NOT \registradores|outData2|Mux28~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(3) <= NOT \registradores|G2:1:regb|Temp\(3);
\registradores|G2:0:regb|ALT_INV_Temp\(3) <= NOT \registradores|G2:0:regb|Temp\(3);
\registradores|G2:3:regb|ALT_INV_Temp\(3) <= NOT \registradores|G2:3:regb|Temp\(3);
\registradores|G2:2:regb|ALT_INV_Temp\(3) <= NOT \registradores|G2:2:regb|Temp\(3);
\registradores|outData2|ALT_INV_Mux28~0_combout\ <= NOT \registradores|outData2|Mux28~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(3) <= NOT \registradores|G2:31:regb|Temp\(3);
\registradores|G2:30:regb|ALT_INV_Temp\(3) <= NOT \registradores|G2:30:regb|Temp\(3);
\registradores|G2:29:regb|ALT_INV_Temp\(3) <= NOT \registradores|G2:29:regb|Temp\(3);
\registradores|G2:28:regb|ALT_INV_Temp\(3) <= NOT \registradores|G2:28:regb|Temp\(3);
\registradores|outData2|ALT_INV_Mux29~1_combout\ <= NOT \registradores|outData2|Mux29~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(2) <= NOT \registradores|G2:1:regb|Temp\(2);
\registradores|G2:0:regb|ALT_INV_Temp\(2) <= NOT \registradores|G2:0:regb|Temp\(2);
\registradores|G2:3:regb|ALT_INV_Temp\(2) <= NOT \registradores|G2:3:regb|Temp\(2);
\registradores|G2:2:regb|ALT_INV_Temp\(2) <= NOT \registradores|G2:2:regb|Temp\(2);
\registradores|outData2|ALT_INV_Mux29~0_combout\ <= NOT \registradores|outData2|Mux29~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(2) <= NOT \registradores|G2:31:regb|Temp\(2);
\registradores|G2:30:regb|ALT_INV_Temp\(2) <= NOT \registradores|G2:30:regb|Temp\(2);
\registradores|G2:29:regb|ALT_INV_Temp\(2) <= NOT \registradores|G2:29:regb|Temp\(2);
\registradores|G2:28:regb|ALT_INV_Temp\(2) <= NOT \registradores|G2:28:regb|Temp\(2);
\registradores|outData2|ALT_INV_Mux30~1_combout\ <= NOT \registradores|outData2|Mux30~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(1) <= NOT \registradores|G2:1:regb|Temp\(1);
\registradores|G2:0:regb|ALT_INV_Temp\(1) <= NOT \registradores|G2:0:regb|Temp\(1);
\registradores|G2:3:regb|ALT_INV_Temp\(1) <= NOT \registradores|G2:3:regb|Temp\(1);
\registradores|G2:2:regb|ALT_INV_Temp\(1) <= NOT \registradores|G2:2:regb|Temp\(1);
\registradores|outData2|ALT_INV_Mux30~0_combout\ <= NOT \registradores|outData2|Mux30~0_combout\;
\registradores|G2:31:regb|ALT_INV_Temp\(1) <= NOT \registradores|G2:31:regb|Temp\(1);
\registradores|G2:30:regb|ALT_INV_Temp\(1) <= NOT \registradores|G2:30:regb|Temp\(1);
\registradores|G2:29:regb|ALT_INV_Temp\(1) <= NOT \registradores|G2:29:regb|Temp\(1);
\registradores|G2:28:regb|ALT_INV_Temp\(1) <= NOT \registradores|G2:28:regb|Temp\(1);
\registradores|outData2|ALT_INV_Mux31~1_combout\ <= NOT \registradores|outData2|Mux31~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(0) <= NOT \registradores|G2:1:regb|Temp\(0);
\registradores|G2:3:regb|ALT_INV_Temp\(0) <= NOT \registradores|G2:3:regb|Temp\(0);
\registradores|G2:2:regb|ALT_INV_Temp\(0) <= NOT \registradores|G2:2:regb|Temp\(0);
\registradores|outData2|ALT_INV_Mux31~0_combout\ <= NOT \registradores|outData2|Mux31~0_combout\;
\registradores|G2:30:regb|ALT_INV_Temp\(0) <= NOT \registradores|G2:30:regb|Temp\(0);
\registradores|G2:29:regb|ALT_INV_Temp\(0) <= NOT \registradores|G2:29:regb|Temp\(0);
\registradores|G2:28:regb|ALT_INV_Temp\(0) <= NOT \registradores|G2:28:regb|Temp\(0);
\registradores|G2:0:regb|ALT_INV_Temp\(0) <= NOT \registradores|G2:0:regb|Temp\(0);
\registradores|G2:31:regb|ALT_INV_Temp\(0) <= NOT \registradores|G2:31:regb|Temp\(0);
\controle|gerador|ALT_INV_AdiantaB[0]~0_combout\ <= NOT \controle|gerador|AdiantaB[0]~0_combout\;
\controle|igualitario|ALT_INV_Equal2~0_combout\ <= NOT \controle|igualitario|Equal2~0_combout\;
\controle|igualitario|Flip2|ALT_INV_Temp\(2) <= NOT \controle|igualitario|Flip2|Temp\(2);
\controle|igualitario|Flip2|ALT_INV_Temp\(1) <= NOT \controle|igualitario|Flip2|Temp\(1);
\controle|igualitario|Flip2|ALT_INV_Temp\(0) <= NOT \controle|igualitario|Flip2|Temp\(0);
\controle|igualitario|ALT_INV_Equal1~0_combout\ <= NOT \controle|igualitario|Equal1~0_combout\;
\controle|igualitario|ALT_INV_Equal0~0_combout\ <= NOT \controle|igualitario|Equal0~0_combout\;
\controle|igualitario|Flip1|ALT_INV_Temp\(1) <= NOT \controle|igualitario|Flip1|Temp\(1);
\controle|igualitario|Flip1|ALT_INV_Temp\(0) <= NOT \controle|igualitario|Flip1|Temp\(0);
\controle|igualitario|flip|ALT_INV_Temp~q\ <= NOT \controle|igualitario|flip|Temp~q\;
\ULA1|ALT_INV_Equal0~10_combout\ <= NOT \ULA1|Equal0~10_combout\;
\ULA1|ALT_INV_Equal0~9_combout\ <= NOT \ULA1|Equal0~9_combout\;
\ULA1|ALT_INV_Equal0~8_combout\ <= NOT \ULA1|Equal0~8_combout\;
\ULA1|ALT_INV_Equal0~7_combout\ <= NOT \ULA1|Equal0~7_combout\;
\ULA1|ALT_INV_Equal0~6_combout\ <= NOT \ULA1|Equal0~6_combout\;
\ULA1|ALT_INV_Equal0~5_combout\ <= NOT \ULA1|Equal0~5_combout\;
\ULA1|ALT_INV_Equal0~4_combout\ <= NOT \ULA1|Equal0~4_combout\;
\ULA1|ALT_INV_Equal0~3_combout\ <= NOT \ULA1|Equal0~3_combout\;
\ULA1|ALT_INV_Equal0~2_combout\ <= NOT \ULA1|Equal0~2_combout\;
\ULA1|ALT_INV_Equal0~1_combout\ <= NOT \ULA1|Equal0~1_combout\;
\ULA1|ALT_INV_Equal0~0_combout\ <= NOT \ULA1|Equal0~0_combout\;
\registradores|outData2|ALT_INV_Mux0~1_combout\ <= NOT \registradores|outData2|Mux0~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(31) <= NOT \registradores|G2:1:regb|Temp\(31);
\registradores|G2:0:regb|ALT_INV_Temp\(31) <= NOT \registradores|G2:0:regb|Temp\(31);
\registradores|G2:3:regb|ALT_INV_Temp\(31) <= NOT \registradores|G2:3:regb|Temp\(31);
\registradores|G2:2:regb|ALT_INV_Temp\(31) <= NOT \registradores|G2:2:regb|Temp\(31);
\registradores|outData2|ALT_INV_Mux0~0_combout\ <= NOT \registradores|outData2|Mux0~0_combout\;
\PIPE1|ALT_INV_Temp\(17) <= NOT \PIPE1|Temp\(17);
\registradores|G2:31:regb|ALT_INV_Temp\(31) <= NOT \registradores|G2:31:regb|Temp\(31);
\registradores|G2:30:regb|ALT_INV_Temp\(31) <= NOT \registradores|G2:30:regb|Temp\(31);
\registradores|G2:29:regb|ALT_INV_Temp\(31) <= NOT \registradores|G2:29:regb|Temp\(31);
\registradores|G2:28:regb|ALT_INV_Temp\(31) <= NOT \registradores|G2:28:regb|Temp\(31);
\PIPE1|ALT_INV_Temp\(2) <= NOT \PIPE1|Temp\(2);
\PIPE1|ALT_INV_Temp\(16) <= NOT \PIPE1|Temp\(16);
\controle|ALT_INV_Mux0~0_combout\ <= NOT \controle|Mux0~0_combout\;
\controle|ALT_INV_Mux6~0_combout\ <= NOT \controle|Mux6~0_combout\;
\PIPE1|ALT_INV_Temp\(0) <= NOT \PIPE1|Temp\(0);
\PIPE1|ALT_INV_Temp\(29) <= NOT \PIPE1|Temp\(29);
\PIPE1|ALT_INV_Temp\(28) <= NOT \PIPE1|Temp\(28);
\ULA1|ALT_INV_Mux0~0_combout\ <= NOT \ULA1|Mux0~0_combout\;
\ULA1|ALT_INV_Add0~131_combout\ <= NOT \ULA1|Add0~131_combout\;
\ULA1|ALT_INV_Add0~130_combout\ <= NOT \ULA1|Add0~130_combout\;
\ALT_INV_rtl~167_combout\ <= NOT \rtl~167_combout\;
\ALT_INV_rtl~166_combout\ <= NOT \rtl~166_combout\;
\ULA1|ALT_INV_Add0~129_combout\ <= NOT \ULA1|Add0~129_combout\;
\ULA1|ALT_INV_Add0~124_combout\ <= NOT \ULA1|Add0~124_combout\;
\ULA1|ALT_INV_Mux1~15_combout\ <= NOT \ULA1|Mux1~15_combout\;
\ULA1|ALT_INV_Mux1~14_combout\ <= NOT \ULA1|Mux1~14_combout\;
\ULA1|ALT_INV_Mux1~13_combout\ <= NOT \ULA1|Mux1~13_combout\;
\ULA1|ALT_INV_Mux1~12_combout\ <= NOT \ULA1|Mux1~12_combout\;
\ULA1|ALT_INV_Mux1~11_combout\ <= NOT \ULA1|Mux1~11_combout\;
\ULA1|ALT_INV_Mux1~10_combout\ <= NOT \ULA1|Mux1~10_combout\;
\ULA1|ALT_INV_Mux2~7_combout\ <= NOT \ULA1|Mux2~7_combout\;
\ULA1|ALT_INV_Mux2~6_combout\ <= NOT \ULA1|Mux2~6_combout\;
\ULA1|ALT_INV_Mux2~5_combout\ <= NOT \ULA1|Mux2~5_combout\;
\ULA1|ALT_INV_Mux2~4_combout\ <= NOT \ULA1|Mux2~4_combout\;
\ULA1|ALT_INV_Mux2~3_combout\ <= NOT \ULA1|Mux2~3_combout\;
\ULA1|ALT_INV_Mux2~2_combout\ <= NOT \ULA1|Mux2~2_combout\;
\ULA1|ALT_INV_Mux3~8_combout\ <= NOT \ULA1|Mux3~8_combout\;
\ULA1|ALT_INV_Mux3~7_combout\ <= NOT \ULA1|Mux3~7_combout\;
\ULA1|ALT_INV_Mux3~6_combout\ <= NOT \ULA1|Mux3~6_combout\;
\ULA1|ALT_INV_Mux2~1_combout\ <= NOT \ULA1|Mux2~1_combout\;
\ULA1|ALT_INV_Mux3~5_combout\ <= NOT \ULA1|Mux3~5_combout\;
\ULA1|ALT_INV_Mux2~0_combout\ <= NOT \ULA1|Mux2~0_combout\;
\ULA1|ALT_INV_Mux3~4_combout\ <= NOT \ULA1|Mux3~4_combout\;
\ULA1|ALT_INV_Mux3~3_combout\ <= NOT \ULA1|Mux3~3_combout\;
\ULA1|ALT_INV_Mux1~9_combout\ <= NOT \ULA1|Mux1~9_combout\;
\ULA1|ALT_INV_Mux1~8_combout\ <= NOT \ULA1|Mux1~8_combout\;
\ULA1|ALT_INV_Mux1~7_combout\ <= NOT \ULA1|Mux1~7_combout\;
\ULA1|ALT_INV_Mux1~6_combout\ <= NOT \ULA1|Mux1~6_combout\;
\ULA1|ALT_INV_Mux1~5_combout\ <= NOT \ULA1|Mux1~5_combout\;
\ULA1|ALT_INV_Mux1~4_combout\ <= NOT \ULA1|Mux1~4_combout\;
\ULA1|ALT_INV_Mux3~2_combout\ <= NOT \ULA1|Mux3~2_combout\;
\ULA1|ALT_INV_Mux3~1_combout\ <= NOT \ULA1|Mux3~1_combout\;
\ULA1|ALT_INV_Mux1~3_combout\ <= NOT \ULA1|Mux1~3_combout\;
\ULA1|ALT_INV_Mux1~2_combout\ <= NOT \ULA1|Mux1~2_combout\;
\ULA1|ALT_INV_Mux4~2_combout\ <= NOT \ULA1|Mux4~2_combout\;
\ULA1|ALT_INV_Mux4~1_combout\ <= NOT \ULA1|Mux4~1_combout\;
\ULA1|ALT_INV_Mux4~0_combout\ <= NOT \ULA1|Mux4~0_combout\;
\ALT_INV_rtl~165_combout\ <= NOT \rtl~165_combout\;
\ULA1|ALT_INV_Mux5~2_combout\ <= NOT \ULA1|Mux5~2_combout\;
\ULA1|ALT_INV_Mux5~1_combout\ <= NOT \ULA1|Mux5~1_combout\;
\ULA1|ALT_INV_Mux5~0_combout\ <= NOT \ULA1|Mux5~0_combout\;
\ALT_INV_rtl~164_combout\ <= NOT \rtl~164_combout\;
\ULA1|ALT_INV_Mux6~2_combout\ <= NOT \ULA1|Mux6~2_combout\;
\ULA1|ALT_INV_Mux6~1_combout\ <= NOT \ULA1|Mux6~1_combout\;
\ULA1|ALT_INV_Mux6~0_combout\ <= NOT \ULA1|Mux6~0_combout\;
\ALT_INV_rtl~163_combout\ <= NOT \rtl~163_combout\;
\ULA1|ALT_INV_Mux7~2_combout\ <= NOT \ULA1|Mux7~2_combout\;
\ULA1|ALT_INV_Mux7~1_combout\ <= NOT \ULA1|Mux7~1_combout\;
\ULA1|ALT_INV_Mux7~0_combout\ <= NOT \ULA1|Mux7~0_combout\;
\ALT_INV_rtl~162_combout\ <= NOT \rtl~162_combout\;
\ULA1|ALT_INV_Mux8~2_combout\ <= NOT \ULA1|Mux8~2_combout\;
\ULA1|ALT_INV_Mux8~1_combout\ <= NOT \ULA1|Mux8~1_combout\;
\ULA1|ALT_INV_Mux8~0_combout\ <= NOT \ULA1|Mux8~0_combout\;
\ALT_INV_rtl~161_combout\ <= NOT \rtl~161_combout\;
\ULA1|ALT_INV_Mux9~2_combout\ <= NOT \ULA1|Mux9~2_combout\;
\ULA1|ALT_INV_Mux9~1_combout\ <= NOT \ULA1|Mux9~1_combout\;
\ULA1|ALT_INV_Mux9~0_combout\ <= NOT \ULA1|Mux9~0_combout\;
\ALT_INV_rtl~160_combout\ <= NOT \rtl~160_combout\;
\ULA1|ALT_INV_Mux10~2_combout\ <= NOT \ULA1|Mux10~2_combout\;
\ULA1|ALT_INV_Mux10~1_combout\ <= NOT \ULA1|Mux10~1_combout\;
\ULA1|ALT_INV_Mux10~0_combout\ <= NOT \ULA1|Mux10~0_combout\;
\ALT_INV_rtl~159_combout\ <= NOT \rtl~159_combout\;
\ULA1|ALT_INV_Mux11~2_combout\ <= NOT \ULA1|Mux11~2_combout\;
\ULA1|ALT_INV_Mux11~1_combout\ <= NOT \ULA1|Mux11~1_combout\;
\ULA1|ALT_INV_Mux11~0_combout\ <= NOT \ULA1|Mux11~0_combout\;
\ALT_INV_rtl~158_combout\ <= NOT \rtl~158_combout\;
\ULA1|ALT_INV_Mux12~3_combout\ <= NOT \ULA1|Mux12~3_combout\;
\ULA1|ALT_INV_Mux12~2_combout\ <= NOT \ULA1|Mux12~2_combout\;
\ULA1|ALT_INV_sig_output~11_combout\ <= NOT \ULA1|sig_output~11_combout\;
\ULA1|ALT_INV_Mux12~1_combout\ <= NOT \ULA1|Mux12~1_combout\;
\ULA1|ALT_INV_Mux12~0_combout\ <= NOT \ULA1|Mux12~0_combout\;
\ALT_INV_rtl~157_combout\ <= NOT \rtl~157_combout\;
\ULA1|ALT_INV_Mux13~3_combout\ <= NOT \ULA1|Mux13~3_combout\;
\ULA1|ALT_INV_Mux13~2_combout\ <= NOT \ULA1|Mux13~2_combout\;
\ULA1|ALT_INV_sig_output~10_combout\ <= NOT \ULA1|sig_output~10_combout\;
\ULA1|ALT_INV_Mux13~1_combout\ <= NOT \ULA1|Mux13~1_combout\;
\ULA1|ALT_INV_Mux13~0_combout\ <= NOT \ULA1|Mux13~0_combout\;
\ALT_INV_rtl~156_combout\ <= NOT \rtl~156_combout\;
\ULA1|ALT_INV_Mux14~9_combout\ <= NOT \ULA1|Mux14~9_combout\;
\ULA1|ALT_INV_Mux14~8_combout\ <= NOT \ULA1|Mux14~8_combout\;
\ULA1|ALT_INV_sig_output~9_combout\ <= NOT \ULA1|sig_output~9_combout\;
\ULA1|ALT_INV_Mux14~7_combout\ <= NOT \ULA1|Mux14~7_combout\;
\ULA1|ALT_INV_Mux14~6_combout\ <= NOT \ULA1|Mux14~6_combout\;
\ALT_INV_rtl~155_combout\ <= NOT \rtl~155_combout\;
\ULA1|ALT_INV_Mux15~4_combout\ <= NOT \ULA1|Mux15~4_combout\;
\ULA1|ALT_INV_Mux15~3_combout\ <= NOT \ULA1|Mux15~3_combout\;
\ULA1|ALT_INV_Mux14~5_combout\ <= NOT \ULA1|Mux14~5_combout\;
\ULA1|ALT_INV_Mux14~4_combout\ <= NOT \ULA1|Mux14~4_combout\;
\ULA1|ALT_INV_Mux15~2_combout\ <= NOT \ULA1|Mux15~2_combout\;
\ULA1|ALT_INV_Mux14~3_combout\ <= NOT \ULA1|Mux14~3_combout\;
\ULA1|ALT_INV_Mux14~2_combout\ <= NOT \ULA1|Mux14~2_combout\;
\ULA1|ALT_INV_sig_output~8_combout\ <= NOT \ULA1|sig_output~8_combout\;
\ULA1|ALT_INV_Mux15~1_combout\ <= NOT \ULA1|Mux15~1_combout\;
\ULA1|ALT_INV_Mux14~1_combout\ <= NOT \ULA1|Mux14~1_combout\;
\ULA1|ALT_INV_Mux14~0_combout\ <= NOT \ULA1|Mux14~0_combout\;
\ULA1|ALT_INV_Mux15~0_combout\ <= NOT \ULA1|Mux15~0_combout\;
\ALT_INV_rtl~154_combout\ <= NOT \rtl~154_combout\;
\ULA1|ALT_INV_Mux16~1_combout\ <= NOT \ULA1|Mux16~1_combout\;
\ULA1|ALT_INV_Mux16~0_combout\ <= NOT \ULA1|Mux16~0_combout\;
\ULA1|ALT_INV_ShiftRight2~5_combout\ <= NOT \ULA1|ShiftRight2~5_combout\;
\ALT_INV_rtl~153_combout\ <= NOT \rtl~153_combout\;
\ULA1|ALT_INV_sig_output~7_combout\ <= NOT \ULA1|sig_output~7_combout\;
\ULA1|ALT_INV_sig_output~6_combout\ <= NOT \ULA1|sig_output~6_combout\;
\ULA1|ALT_INV_sig_output~5_combout\ <= NOT \ULA1|sig_output~5_combout\;
\ALT_INV_rtl~152_combout\ <= NOT \rtl~152_combout\;
\ULA1|ALT_INV_sig_output~4_combout\ <= NOT \ULA1|sig_output~4_combout\;
\ALT_INV_rtl~151_combout\ <= NOT \rtl~151_combout\;
\ALT_INV_rtl~150_combout\ <= NOT \rtl~150_combout\;
\ULA1|ALT_INV_Mux17~15_combout\ <= NOT \ULA1|Mux17~15_combout\;
\ULA1|ALT_INV_Mux17~14_combout\ <= NOT \ULA1|Mux17~14_combout\;
\ULA1|ALT_INV_Mux17~13_combout\ <= NOT \ULA1|Mux17~13_combout\;
\ULA1|ALT_INV_ShiftRight2~4_combout\ <= NOT \ULA1|ShiftRight2~4_combout\;
\ULA1|ALT_INV_Mux17~12_combout\ <= NOT \ULA1|Mux17~12_combout\;
\ULA1|ALT_INV_Mux17~11_combout\ <= NOT \ULA1|Mux17~11_combout\;
\ALT_INV_rtl~149_combout\ <= NOT \rtl~149_combout\;
\ALT_INV_rtl~148_combout\ <= NOT \rtl~148_combout\;
\ULA1|ALT_INV_Mux17~10_combout\ <= NOT \ULA1|Mux17~10_combout\;
\ULA1|ALT_INV_Mux17~9_combout\ <= NOT \ULA1|Mux17~9_combout\;
\ULA1|ALT_INV_Mux18~6_combout\ <= NOT \ULA1|Mux18~6_combout\;
\ULA1|ALT_INV_Mux18~5_combout\ <= NOT \ULA1|Mux18~5_combout\;
\ULA1|ALT_INV_Mux18~4_combout\ <= NOT \ULA1|Mux18~4_combout\;
\ULA1|ALT_INV_ShiftRight2~3_combout\ <= NOT \ULA1|ShiftRight2~3_combout\;
\ULA1|ALT_INV_Mux18~3_combout\ <= NOT \ULA1|Mux18~3_combout\;
\ULA1|ALT_INV_Mux18~2_combout\ <= NOT \ULA1|Mux18~2_combout\;
\ALT_INV_rtl~147_combout\ <= NOT \rtl~147_combout\;
\ALT_INV_rtl~146_combout\ <= NOT \rtl~146_combout\;
\ULA1|ALT_INV_Mux18~1_combout\ <= NOT \ULA1|Mux18~1_combout\;
\ULA1|ALT_INV_Mux18~0_combout\ <= NOT \ULA1|Mux18~0_combout\;
\ULA1|ALT_INV_Mux19~13_combout\ <= NOT \ULA1|Mux19~13_combout\;
\ULA1|ALT_INV_Mux19~12_combout\ <= NOT \ULA1|Mux19~12_combout\;
\ULA1|ALT_INV_Mux19~11_combout\ <= NOT \ULA1|Mux19~11_combout\;
\ULA1|ALT_INV_Mux19~10_combout\ <= NOT \ULA1|Mux19~10_combout\;
\ULA1|ALT_INV_Mux3~0_combout\ <= NOT \ULA1|Mux3~0_combout\;
\ULA1|ALT_INV_Mux19~9_combout\ <= NOT \ULA1|Mux19~9_combout\;
\ULA1|ALT_INV_Mux19~8_combout\ <= NOT \ULA1|Mux19~8_combout\;
\ULA1|ALT_INV_Mux19~7_combout\ <= NOT \ULA1|Mux19~7_combout\;
\ULA1|ALT_INV_Mux19~6_combout\ <= NOT \ULA1|Mux19~6_combout\;
\ALT_INV_rtl~145_combout\ <= NOT \rtl~145_combout\;
\ALT_INV_rtl~144_combout\ <= NOT \rtl~144_combout\;
\ULA1|ALT_INV_Mux19~5_combout\ <= NOT \ULA1|Mux19~5_combout\;
\ULA1|ALT_INV_Mux20~6_combout\ <= NOT \ULA1|Mux20~6_combout\;
\ULA1|ALT_INV_Mux20~5_combout\ <= NOT \ULA1|Mux20~5_combout\;
\ULA1|ALT_INV_Mux20~4_combout\ <= NOT \ULA1|Mux20~4_combout\;
\ULA1|ALT_INV_ShiftRight2~2_combout\ <= NOT \ULA1|ShiftRight2~2_combout\;
\ULA1|ALT_INV_Mux20~3_combout\ <= NOT \ULA1|Mux20~3_combout\;
\ULA1|ALT_INV_Mux20~2_combout\ <= NOT \ULA1|Mux20~2_combout\;
\ALT_INV_rtl~192_combout\ <= NOT \rtl~192_combout\;
\ALT_INV_rtl~137_combout\ <= NOT \rtl~137_combout\;
\ALT_INV_rtl~191_combout\ <= NOT \rtl~191_combout\;
\ULA1|ALT_INV_Mux20~1_combout\ <= NOT \ULA1|Mux20~1_combout\;
\ULA1|ALT_INV_Mux20~0_combout\ <= NOT \ULA1|Mux20~0_combout\;
\ULA1|ALT_INV_Mux21~5_combout\ <= NOT \ULA1|Mux21~5_combout\;
\ULA1|ALT_INV_Mux21~4_combout\ <= NOT \ULA1|Mux21~4_combout\;
\ULA1|ALT_INV_Mux21~3_combout\ <= NOT \ULA1|Mux21~3_combout\;
\ALT_INV_rtl~190_combout\ <= NOT \rtl~190_combout\;
\ULA1|ALT_INV_Mux21~2_combout\ <= NOT \ULA1|Mux21~2_combout\;
\ALT_INV_rtl~189_combout\ <= NOT \rtl~189_combout\;
\ALT_INV_rtl~130_combout\ <= NOT \rtl~130_combout\;
\ALT_INV_rtl~188_combout\ <= NOT \rtl~188_combout\;
\ULA1|ALT_INV_Mux21~1_combout\ <= NOT \ULA1|Mux21~1_combout\;
\ULA1|ALT_INV_Mux21~0_combout\ <= NOT \ULA1|Mux21~0_combout\;
\ULA1|ALT_INV_Mux22~6_combout\ <= NOT \ULA1|Mux22~6_combout\;
\ULA1|ALT_INV_Mux22~5_combout\ <= NOT \ULA1|Mux22~5_combout\;
\ULA1|ALT_INV_Mux22~4_combout\ <= NOT \ULA1|Mux22~4_combout\;
\ULA1|ALT_INV_Mux22~3_combout\ <= NOT \ULA1|Mux22~3_combout\;
\ALT_INV_rtl~187_combout\ <= NOT \rtl~187_combout\;
\ULA1|ALT_INV_Mux22~2_combout\ <= NOT \ULA1|Mux22~2_combout\;
\ALT_INV_rtl~186_combout\ <= NOT \rtl~186_combout\;
\ALT_INV_rtl~121_combout\ <= NOT \rtl~121_combout\;
\ALT_INV_rtl~185_combout\ <= NOT \rtl~185_combout\;
\ULA1|ALT_INV_Mux22~1_combout\ <= NOT \ULA1|Mux22~1_combout\;
\ULA1|ALT_INV_Mux22~0_combout\ <= NOT \ULA1|Mux22~0_combout\;
\ULA1|ALT_INV_Mux23~6_combout\ <= NOT \ULA1|Mux23~6_combout\;
\ULA1|ALT_INV_Mux23~5_combout\ <= NOT \ULA1|Mux23~5_combout\;
\ULA1|ALT_INV_Mux23~4_combout\ <= NOT \ULA1|Mux23~4_combout\;
\ULA1|ALT_INV_Mux23~3_combout\ <= NOT \ULA1|Mux23~3_combout\;
\ALT_INV_rtl~184_combout\ <= NOT \rtl~184_combout\;
\ULA1|ALT_INV_Mux23~2_combout\ <= NOT \ULA1|Mux23~2_combout\;
\ALT_INV_rtl~183_combout\ <= NOT \rtl~183_combout\;
\ALT_INV_rtl~112_combout\ <= NOT \rtl~112_combout\;
\ALT_INV_rtl~182_combout\ <= NOT \rtl~182_combout\;
\ULA1|ALT_INV_Mux23~1_combout\ <= NOT \ULA1|Mux23~1_combout\;
\ULA1|ALT_INV_Mux23~0_combout\ <= NOT \ULA1|Mux23~0_combout\;
\ULA1|ALT_INV_Mux24~5_combout\ <= NOT \ULA1|Mux24~5_combout\;
\ULA1|ALT_INV_Mux24~4_combout\ <= NOT \ULA1|Mux24~4_combout\;
\ULA1|ALT_INV_Mux24~3_combout\ <= NOT \ULA1|Mux24~3_combout\;
\ULA1|ALT_INV_Mux24~2_combout\ <= NOT \ULA1|Mux24~2_combout\;
\ALT_INV_rtl~181_combout\ <= NOT \rtl~181_combout\;
\ALT_INV_rtl~180_combout\ <= NOT \rtl~180_combout\;
\ALT_INV_rtl~103_combout\ <= NOT \rtl~103_combout\;
\ALT_INV_rtl~179_combout\ <= NOT \rtl~179_combout\;
\ULA1|ALT_INV_Mux24~1_combout\ <= NOT \ULA1|Mux24~1_combout\;
\ULA1|ALT_INV_Mux24~0_combout\ <= NOT \ULA1|Mux24~0_combout\;
\ULA1|ALT_INV_Mux25~5_combout\ <= NOT \ULA1|Mux25~5_combout\;
\ULA1|ALT_INV_Mux25~4_combout\ <= NOT \ULA1|Mux25~4_combout\;
\ULA1|ALT_INV_Mux25~3_combout\ <= NOT \ULA1|Mux25~3_combout\;
\ULA1|ALT_INV_Mux25~2_combout\ <= NOT \ULA1|Mux25~2_combout\;
\ALT_INV_rtl~93_combout\ <= NOT \rtl~93_combout\;
\ALT_INV_rtl~178_combout\ <= NOT \rtl~178_combout\;
\ALT_INV_rtl~94_combout\ <= NOT \rtl~94_combout\;
\ALT_INV_rtl~177_combout\ <= NOT \rtl~177_combout\;
\ULA1|ALT_INV_Mux25~1_combout\ <= NOT \ULA1|Mux25~1_combout\;
\ULA1|ALT_INV_Mux25~0_combout\ <= NOT \ULA1|Mux25~0_combout\;
\ULA1|ALT_INV_Mux17~8_combout\ <= NOT \ULA1|Mux17~8_combout\;
\ULA1|ALT_INV_Mux17~7_combout\ <= NOT \ULA1|Mux17~7_combout\;
\ULA1|ALT_INV_Mux26~6_combout\ <= NOT \ULA1|Mux26~6_combout\;
\ULA1|ALT_INV_Mux26~5_combout\ <= NOT \ULA1|Mux26~5_combout\;
\ULA1|ALT_INV_Mux26~4_combout\ <= NOT \ULA1|Mux26~4_combout\;
\ULA1|ALT_INV_Mux26~3_combout\ <= NOT \ULA1|Mux26~3_combout\;
\ALT_INV_rtl~85_combout\ <= NOT \rtl~85_combout\;
\ULA1|ALT_INV_Mux26~2_combout\ <= NOT \ULA1|Mux26~2_combout\;
\ALT_INV_rtl~176_combout\ <= NOT \rtl~176_combout\;
\ALT_INV_rtl~86_combout\ <= NOT \rtl~86_combout\;
\ALT_INV_rtl~175_combout\ <= NOT \rtl~175_combout\;
\ULA1|ALT_INV_Mux26~1_combout\ <= NOT \ULA1|Mux26~1_combout\;
\ULA1|ALT_INV_Mux26~0_combout\ <= NOT \ULA1|Mux26~0_combout\;
\ULA1|ALT_INV_Mux27~7_combout\ <= NOT \ULA1|Mux27~7_combout\;
\ULA1|ALT_INV_Mux27~6_combout\ <= NOT \ULA1|Mux27~6_combout\;
\ULA1|ALT_INV_Mux27~5_combout\ <= NOT \ULA1|Mux27~5_combout\;
\ULA1|ALT_INV_Mux19~4_combout\ <= NOT \ULA1|Mux19~4_combout\;
\ULA1|ALT_INV_Mux17~6_combout\ <= NOT \ULA1|Mux17~6_combout\;
\ULA1|ALT_INV_Mux17~5_combout\ <= NOT \ULA1|Mux17~5_combout\;
\ULA1|ALT_INV_Mux19~3_combout\ <= NOT \ULA1|Mux19~3_combout\;
\ULA1|ALT_INV_Mux27~4_combout\ <= NOT \ULA1|Mux27~4_combout\;
\ALT_INV_rtl~77_combout\ <= NOT \rtl~77_combout\;
\ULA1|ALT_INV_Mux19~2_combout\ <= NOT \ULA1|Mux19~2_combout\;
\ULA1|ALT_INV_Mux19~1_combout\ <= NOT \ULA1|Mux19~1_combout\;
\ULA1|ALT_INV_Mux17~4_combout\ <= NOT \ULA1|Mux17~4_combout\;
\ULA1|ALT_INV_ShiftRight0~13_combout\ <= NOT \ULA1|ShiftRight0~13_combout\;
\ULA1|ALT_INV_ShiftRight0~12_combout\ <= NOT \ULA1|ShiftRight0~12_combout\;
\ULA1|ALT_INV_ShiftRight0~11_combout\ <= NOT \ULA1|ShiftRight0~11_combout\;
\ULA1|ALT_INV_Mux27~3_combout\ <= NOT \ULA1|Mux27~3_combout\;
\ALT_INV_rtl~174_combout\ <= NOT \rtl~174_combout\;
\ALT_INV_rtl~78_combout\ <= NOT \rtl~78_combout\;
\ULA1|ALT_INV_ShiftLeft0~6_combout\ <= NOT \ULA1|ShiftLeft0~6_combout\;
\ALT_INV_rtl~173_combout\ <= NOT \rtl~173_combout\;
\ULA1|ALT_INV_Mux17~3_combout\ <= NOT \ULA1|Mux17~3_combout\;
\ULA1|ALT_INV_Mux19~0_combout\ <= NOT \ULA1|Mux19~0_combout\;
\ULA1|ALT_INV_Mux27~2_combout\ <= NOT \ULA1|Mux27~2_combout\;
\ULA1|ALT_INV_Mux27~1_combout\ <= NOT \ULA1|Mux27~1_combout\;
\ULA1|ALT_INV_Mux17~2_combout\ <= NOT \ULA1|Mux17~2_combout\;
\ULA1|ALT_INV_Mux17~1_combout\ <= NOT \ULA1|Mux17~1_combout\;
\ULA1|ALT_INV_Mux17~0_combout\ <= NOT \ULA1|Mux17~0_combout\;
\ULA1|ALT_INV_Mux27~0_combout\ <= NOT \ULA1|Mux27~0_combout\;
\ULA1|ALT_INV_Mux28~24_combout\ <= NOT \ULA1|Mux28~24_combout\;
\ULA1|ALT_INV_Mux28~23_combout\ <= NOT \ULA1|Mux28~23_combout\;
\ULA1|ALT_INV_Mux28~22_combout\ <= NOT \ULA1|Mux28~22_combout\;
\ALT_INV_rtl~76_combout\ <= NOT \rtl~76_combout\;
\ALT_INV_rtl~75_combout\ <= NOT \rtl~75_combout\;
\ALT_INV_rtl~74_combout\ <= NOT \rtl~74_combout\;
\ALT_INV_rtl~73_combout\ <= NOT \rtl~73_combout\;
\ALT_INV_rtl~72_combout\ <= NOT \rtl~72_combout\;
\ALT_INV_rtl~71_combout\ <= NOT \rtl~71_combout\;
\ALT_INV_rtl~70_combout\ <= NOT \rtl~70_combout\;
\ULA1|ALT_INV_Mux28~21_combout\ <= NOT \ULA1|Mux28~21_combout\;
\ULA1|ALT_INV_Mux28~20_combout\ <= NOT \ULA1|Mux28~20_combout\;
\ALT_INV_rtl~69_combout\ <= NOT \rtl~69_combout\;
\ALT_INV_rtl~68_combout\ <= NOT \rtl~68_combout\;
\ALT_INV_rtl~67_combout\ <= NOT \rtl~67_combout\;
\ALT_INV_rtl~66_combout\ <= NOT \rtl~66_combout\;
\ULA1|ALT_INV_ShiftRight0~10_combout\ <= NOT \ULA1|ShiftRight0~10_combout\;
\ALT_INV_rtl~65_combout\ <= NOT \rtl~65_combout\;
\ALT_INV_rtl~64_combout\ <= NOT \rtl~64_combout\;
\ALT_INV_rtl~63_combout\ <= NOT \rtl~63_combout\;
\ALT_INV_rtl~62_combout\ <= NOT \rtl~62_combout\;
\ULA1|ALT_INV_Mux28~19_combout\ <= NOT \ULA1|Mux28~19_combout\;
\ULA1|ALT_INV_Mux29~5_combout\ <= NOT \ULA1|Mux29~5_combout\;
\ULA1|ALT_INV_Mux29~4_combout\ <= NOT \ULA1|Mux29~4_combout\;
\ULA1|ALT_INV_Mux29~3_combout\ <= NOT \ULA1|Mux29~3_combout\;
\ALT_INV_rtl~61_combout\ <= NOT \rtl~61_combout\;
\ALT_INV_rtl~60_combout\ <= NOT \rtl~60_combout\;
\ALT_INV_rtl~59_combout\ <= NOT \rtl~59_combout\;
\ALT_INV_rtl~58_combout\ <= NOT \rtl~58_combout\;
\ULA1|ALT_INV_ShiftRight2~1_combout\ <= NOT \ULA1|ShiftRight2~1_combout\;
\ALT_INV_rtl~57_combout\ <= NOT \rtl~57_combout\;
\ALT_INV_rtl~56_combout\ <= NOT \rtl~56_combout\;
\ALT_INV_rtl~55_combout\ <= NOT \rtl~55_combout\;
\ULA1|ALT_INV_Mux29~2_combout\ <= NOT \ULA1|Mux29~2_combout\;
\ULA1|ALT_INV_Mux29~1_combout\ <= NOT \ULA1|Mux29~1_combout\;
\ALT_INV_rtl~54_combout\ <= NOT \rtl~54_combout\;
\ALT_INV_rtl~53_combout\ <= NOT \rtl~53_combout\;
\ALT_INV_rtl~52_combout\ <= NOT \rtl~52_combout\;
\ALT_INV_rtl~51_combout\ <= NOT \rtl~51_combout\;
\ALT_INV_rtl~172_combout\ <= NOT \rtl~172_combout\;
\ALT_INV_rtl~48_combout\ <= NOT \rtl~48_combout\;
\ALT_INV_rtl~47_combout\ <= NOT \rtl~47_combout\;
\ALT_INV_rtl~46_combout\ <= NOT \rtl~46_combout\;
\ALT_INV_rtl~171_combout\ <= NOT \rtl~171_combout\;
\ULA1|ALT_INV_Mux29~0_combout\ <= NOT \ULA1|Mux29~0_combout\;
\ULA1|ALT_INV_Mux30~6_combout\ <= NOT \ULA1|Mux30~6_combout\;
\ULA1|ALT_INV_Mux28~18_combout\ <= NOT \ULA1|Mux28~18_combout\;
\ULA1|ALT_INV_Mux28~17_combout\ <= NOT \ULA1|Mux28~17_combout\;
\ULA1|ALT_INV_Mux28~16_combout\ <= NOT \ULA1|Mux28~16_combout\;
\ULA1|ALT_INV_Mux28~15_combout\ <= NOT \ULA1|Mux28~15_combout\;
\ULA1|ALT_INV_Mux28~14_combout\ <= NOT \ULA1|Mux28~14_combout\;
\ULA1|ALT_INV_Mux28~13_combout\ <= NOT \ULA1|Mux28~13_combout\;
\ULA1|ALT_INV_Mux30~5_combout\ <= NOT \ULA1|Mux30~5_combout\;
\ULA1|ALT_INV_Mux28~12_combout\ <= NOT \ULA1|Mux28~12_combout\;
\ULA1|ALT_INV_ShiftRight0~9_combout\ <= NOT \ULA1|ShiftRight0~9_combout\;
\ULA1|ALT_INV_Mux28~11_combout\ <= NOT \ULA1|Mux28~11_combout\;
\ULA1|ALT_INV_Mux28~10_combout\ <= NOT \ULA1|Mux28~10_combout\;
\ULA1|ALT_INV_Mux28~9_combout\ <= NOT \ULA1|Mux28~9_combout\;
\ULA1|ALT_INV_Mux30~4_combout\ <= NOT \ULA1|Mux30~4_combout\;
\ULA1|ALT_INV_Mux28~8_combout\ <= NOT \ULA1|Mux28~8_combout\;
\ULA1|ALT_INV_Mux28~7_combout\ <= NOT \ULA1|Mux28~7_combout\;
\ALT_INV_rtl~41_combout\ <= NOT \rtl~41_combout\;
\ALT_INV_rtl~40_combout\ <= NOT \rtl~40_combout\;
\ALT_INV_rtl~39_combout\ <= NOT \rtl~39_combout\;
\ALT_INV_rtl~38_combout\ <= NOT \rtl~38_combout\;
\ALT_INV_rtl~170_combout\ <= NOT \rtl~170_combout\;
\ALT_INV_rtl~35_combout\ <= NOT \rtl~35_combout\;
\ALT_INV_rtl~34_combout\ <= NOT \rtl~34_combout\;
\ALT_INV_rtl~33_combout\ <= NOT \rtl~33_combout\;
\ULA1|ALT_INV_Mux30~3_combout\ <= NOT \ULA1|Mux30~3_combout\;
\ULA1|ALT_INV_Mux30~2_combout\ <= NOT \ULA1|Mux30~2_combout\;
\ULA1|ALT_INV_Mux28~6_combout\ <= NOT \ULA1|Mux28~6_combout\;
\ULA1|ALT_INV_Mux28~5_combout\ <= NOT \ULA1|Mux28~5_combout\;
\ALT_INV_rtl~32_combout\ <= NOT \rtl~32_combout\;
\ALT_INV_rtl~31_combout\ <= NOT \rtl~31_combout\;
\ALT_INV_rtl~30_combout\ <= NOT \rtl~30_combout\;
\ALT_INV_rtl~29_combout\ <= NOT \rtl~29_combout\;
\ALT_INV_rtl~169_combout\ <= NOT \rtl~169_combout\;
\ALT_INV_rtl~24_combout\ <= NOT \rtl~24_combout\;
\ALT_INV_rtl~23_combout\ <= NOT \rtl~23_combout\;
\ALT_INV_rtl~22_combout\ <= NOT \rtl~22_combout\;
\ULA1|ALT_INV_Mux28~4_combout\ <= NOT \ULA1|Mux28~4_combout\;
\ULA1|ALT_INV_Mux30~1_combout\ <= NOT \ULA1|Mux30~1_combout\;
\ALT_INV_rtl~168_combout\ <= NOT \rtl~168_combout\;
\ULA1|ALT_INV_ShiftRight0~8_combout\ <= NOT \ULA1|ShiftRight0~8_combout\;
\ULA1|ALT_INV_ShiftRight0~7_combout\ <= NOT \ULA1|ShiftRight0~7_combout\;
\ULA1|ALT_INV_ShiftRight0~6_combout\ <= NOT \ULA1|ShiftRight0~6_combout\;
\ULA1|ALT_INV_ShiftRight0~5_combout\ <= NOT \ULA1|ShiftRight0~5_combout\;
\ULA1|ALT_INV_Mux30~0_combout\ <= NOT \ULA1|Mux30~0_combout\;
\ULA1|ALT_INV_Mux28~3_combout\ <= NOT \ULA1|Mux28~3_combout\;
\ULA1|ALT_INV_Mux28~2_combout\ <= NOT \ULA1|Mux28~2_combout\;
\ULA1|ALT_INV_Mux31~5_combout\ <= NOT \ULA1|Mux31~5_combout\;
\ULA1|ALT_INV_Mux31~4_combout\ <= NOT \ULA1|Mux31~4_combout\;
\ULA1|ALT_INV_Mux31~3_combout\ <= NOT \ULA1|Mux31~3_combout\;
\ULA1|ALT_INV_Mux31~2_combout\ <= NOT \ULA1|Mux31~2_combout\;
\ULA1|ALT_INV_Mux31~1_combout\ <= NOT \ULA1|Mux31~1_combout\;
\ULA1|ALT_INV_LessThan0~25_combout\ <= NOT \ULA1|LessThan0~25_combout\;
\ULA1|ALT_INV_LessThan0~24_combout\ <= NOT \ULA1|LessThan0~24_combout\;
\ULA1|ALT_INV_LessThan0~23_combout\ <= NOT \ULA1|LessThan0~23_combout\;
\ULA1|ALT_INV_LessThan0~22_combout\ <= NOT \ULA1|LessThan0~22_combout\;
\ULA1|ALT_INV_LessThan0~21_combout\ <= NOT \ULA1|LessThan0~21_combout\;
\ULA1|ALT_INV_LessThan0~20_combout\ <= NOT \ULA1|LessThan0~20_combout\;
\ULA1|ALT_INV_LessThan0~19_combout\ <= NOT \ULA1|LessThan0~19_combout\;
\ULA1|ALT_INV_LessThan0~18_combout\ <= NOT \ULA1|LessThan0~18_combout\;
\ULA1|ALT_INV_LessThan0~17_combout\ <= NOT \ULA1|LessThan0~17_combout\;
\ULA1|ALT_INV_LessThan0~16_combout\ <= NOT \ULA1|LessThan0~16_combout\;
\ULA1|ALT_INV_LessThan0~15_combout\ <= NOT \ULA1|LessThan0~15_combout\;
\ULA1|ALT_INV_LessThan0~14_combout\ <= NOT \ULA1|LessThan0~14_combout\;
\ULA1|ALT_INV_LessThan0~13_combout\ <= NOT \ULA1|LessThan0~13_combout\;
\ULA1|ALT_INV_LessThan0~12_combout\ <= NOT \ULA1|LessThan0~12_combout\;
\ULA1|ALT_INV_LessThan0~11_combout\ <= NOT \ULA1|LessThan0~11_combout\;
\ULA1|ALT_INV_LessThan0~10_combout\ <= NOT \ULA1|LessThan0~10_combout\;
\ULA1|ALT_INV_LessThan0~9_combout\ <= NOT \ULA1|LessThan0~9_combout\;
\ULA1|ALT_INV_LessThan0~8_combout\ <= NOT \ULA1|LessThan0~8_combout\;
\ULA1|ALT_INV_LessThan0~7_combout\ <= NOT \ULA1|LessThan0~7_combout\;
\ULA1|ALT_INV_LessThan0~6_combout\ <= NOT \ULA1|LessThan0~6_combout\;
\ULA1|ALT_INV_LessThan0~5_combout\ <= NOT \ULA1|LessThan0~5_combout\;
\ULA1|ALT_INV_LessThan0~4_combout\ <= NOT \ULA1|LessThan0~4_combout\;
\ULA1|ALT_INV_LessThan0~3_combout\ <= NOT \ULA1|LessThan0~3_combout\;
\ULA1|ALT_INV_LessThan0~2_combout\ <= NOT \ULA1|LessThan0~2_combout\;
\ULA1|ALT_INV_LessThan0~1_combout\ <= NOT \ULA1|LessThan0~1_combout\;
\ULA1|ALT_INV_LessThan0~0_combout\ <= NOT \ULA1|LessThan0~0_combout\;
\ULA1|ALT_INV_Mux31~0_combout\ <= NOT \ULA1|Mux31~0_combout\;
\ULA1|ALT_INV_Mux28~1_combout\ <= NOT \ULA1|Mux28~1_combout\;
\operaULA|ALT_INV_Mux2~0_combout\ <= NOT \operaULA|Mux2~0_combout\;
\ULA1|ALT_INV_Mux28~0_combout\ <= NOT \ULA1|Mux28~0_combout\;
\operaULA|ALT_INV_Mux7~0_combout\ <= NOT \operaULA|Mux7~0_combout\;
\operaULA|ALT_INV_Mux3~0_combout\ <= NOT \operaULA|Mux3~0_combout\;
\ULA1|ALT_INV_ShiftRight2~0_combout\ <= NOT \ULA1|ShiftRight2~0_combout\;
\ALT_INV_rtl~14_combout\ <= NOT \rtl~14_combout\;
\ALT_INV_rtl~13_combout\ <= NOT \rtl~13_combout\;
\ALT_INV_rtl~12_combout\ <= NOT \rtl~12_combout\;
\ALT_INV_rtl~11_combout\ <= NOT \rtl~11_combout\;
\ALT_INV_rtl~10_combout\ <= NOT \rtl~10_combout\;
\ALT_INV_rtl~19_combout\ <= NOT \rtl~19_combout\;
\ALT_INV_rtl~18_combout\ <= NOT \rtl~18_combout\;
\ALT_INV_rtl~17_combout\ <= NOT \rtl~17_combout\;
\ALT_INV_rtl~16_combout\ <= NOT \rtl~16_combout\;
\ALT_INV_rtl~15_combout\ <= NOT \rtl~15_combout\;
\ULA1|ALT_INV_sig_output~3_combout\ <= NOT \ULA1|sig_output~3_combout\;
\ULA1|ALT_INV_sig_output~2_combout\ <= NOT \ULA1|sig_output~2_combout\;
\ULA1|ALT_INV_ShiftRight0~4_combout\ <= NOT \ULA1|ShiftRight0~4_combout\;
\ULA1|ALT_INV_ShiftRight0~3_combout\ <= NOT \ULA1|ShiftRight0~3_combout\;
\ULA1|ALT_INV_ShiftRight0~2_combout\ <= NOT \ULA1|ShiftRight0~2_combout\;
\ULA1|ALT_INV_ShiftRight0~1_combout\ <= NOT \ULA1|ShiftRight0~1_combout\;
\ULA1|ALT_INV_ShiftRight0~0_combout\ <= NOT \ULA1|ShiftRight0~0_combout\;
\ULA1|ALT_INV_sig_output~1_combout\ <= NOT \ULA1|sig_output~1_combout\;
\ALT_INV_rtl~4_combout\ <= NOT \rtl~4_combout\;
\ALT_INV_rtl~3_combout\ <= NOT \rtl~3_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\ <= NOT \mux_IN_ULA_4_1|Mux16~3_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux18~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux17~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux19~0_combout\;
\ALT_INV_rtl~2_combout\ <= NOT \rtl~2_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux24~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux26~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux25~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux27~0_combout\;
\ALT_INV_rtl~1_combout\ <= NOT \rtl~1_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux20~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux22~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux21~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux23~0_combout\;
\ALT_INV_rtl~0_combout\ <= NOT \rtl~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux28~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux30~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux29~0_combout\;
\ALT_INV_rtl~9_combout\ <= NOT \rtl~9_combout\;
\ALT_INV_rtl~8_combout\ <= NOT \rtl~8_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux0~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux2~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux1~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux3~0_combout\;
\ALT_INV_rtl~7_combout\ <= NOT \rtl~7_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux8~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux10~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux9~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux11~0_combout\;
\ALT_INV_rtl~6_combout\ <= NOT \rtl~6_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux4~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux6~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux5~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux7~0_combout\;
\ALT_INV_rtl~5_combout\ <= NOT \rtl~5_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux12~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux14~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux13~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux15~0_combout\;
\ULA1|ALT_INV_sig_output~0_combout\ <= NOT \ULA1|sig_output~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux27~0_combout\;
\PIPE2|ALT_INV_Temp\(46) <= NOT \PIPE2|Temp\(46);
\ULA1|ALT_INV_ShiftLeft0~5_combout\ <= NOT \ULA1|ShiftLeft0~5_combout\;
\ULA1|ALT_INV_ShiftLeft0~4_combout\ <= NOT \ULA1|ShiftLeft0~4_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux15~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux15~0_combout\;
\PIPE2|ALT_INV_Temp\(58) <= NOT \PIPE2|Temp\(58);
\mux_IN_ULA_4_2|ALT_INV_Mux16~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux16~0_combout\;
\PIPE2|ALT_INV_Temp\(57) <= NOT \PIPE2|Temp\(57);
\mux_IN_ULA_4_2|ALT_INV_Mux17~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux17~0_combout\;
\PIPE2|ALT_INV_Temp\(56) <= NOT \PIPE2|Temp\(56);
\mux_IN_ULA_4_2|ALT_INV_Mux18~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux18~0_combout\;
\PIPE2|ALT_INV_Temp\(55) <= NOT \PIPE2|Temp\(55);
\mux_IN_ULA_4_2|ALT_INV_Mux19~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux19~0_combout\;
\PIPE2|ALT_INV_Temp\(54) <= NOT \PIPE2|Temp\(54);
\mux_IN_ULA_4_2|ALT_INV_Mux20~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux20~0_combout\;
\PIPE2|ALT_INV_Temp\(53) <= NOT \PIPE2|Temp\(53);
\ULA1|ALT_INV_ShiftLeft0~3_combout\ <= NOT \ULA1|ShiftLeft0~3_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux21~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux21~0_combout\;
\PIPE2|ALT_INV_Temp\(52) <= NOT \PIPE2|Temp\(52);
\mux_IN_ULA_4_2|ALT_INV_Mux22~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux22~0_combout\;
\PIPE2|ALT_INV_Temp\(51) <= NOT \PIPE2|Temp\(51);
\mux_IN_ULA_4_2|ALT_INV_Mux23~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux23~0_combout\;
\PIPE2|ALT_INV_Temp\(50) <= NOT \PIPE2|Temp\(50);
\mux_IN_ULA_4_2|ALT_INV_Mux24~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux24~0_combout\;
\PIPE2|ALT_INV_Temp\(49) <= NOT \PIPE2|Temp\(49);
\PIPE2|ALT_INV_Temp\(16) <= NOT \PIPE2|Temp\(16);
\PIPE2|ALT_INV_Temp\(48) <= NOT \PIPE2|Temp\(48);
\PIPE2|ALT_INV_Temp\(47) <= NOT \PIPE2|Temp\(47);
\ULA1|ALT_INV_ShiftLeft0~2_combout\ <= NOT \ULA1|ShiftLeft0~2_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux9~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux9~0_combout\;
\PIPE2|ALT_INV_Temp\(64) <= NOT \PIPE2|Temp\(64);
\mux_IN_ULA_4_2|ALT_INV_Mux10~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux10~0_combout\;
\PIPE2|ALT_INV_Temp\(63) <= NOT \PIPE2|Temp\(63);
\mux_IN_ULA_4_2|ALT_INV_Mux11~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux11~0_combout\;
\PIPE2|ALT_INV_Temp\(62) <= NOT \PIPE2|Temp\(62);
\mux_IN_ULA_4_2|ALT_INV_Mux12~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux12~0_combout\;
\PIPE2|ALT_INV_Temp\(61) <= NOT \PIPE2|Temp\(61);
\mux_IN_ULA_4_2|ALT_INV_Mux13~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux13~0_combout\;
\PIPE2|ALT_INV_Temp\(60) <= NOT \PIPE2|Temp\(60);
\mux_IN_ULA_4_2|ALT_INV_Mux14~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux14~0_combout\;
\PIPE2|ALT_INV_Temp\(59) <= NOT \PIPE2|Temp\(59);
\ULA1|ALT_INV_ShiftLeft0~1_combout\ <= NOT \ULA1|ShiftLeft0~1_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux3~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux3~0_combout\;
\PIPE2|ALT_INV_Temp\(70) <= NOT \PIPE2|Temp\(70);
\mux_IN_ULA_4_2|ALT_INV_Mux4~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux4~0_combout\;
\PIPE2|ALT_INV_Temp\(69) <= NOT \PIPE2|Temp\(69);
\mux_IN_ULA_4_2|ALT_INV_Mux5~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux5~0_combout\;
\PIPE2|ALT_INV_Temp\(68) <= NOT \PIPE2|Temp\(68);
\mux_IN_ULA_4_2|ALT_INV_Mux6~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux6~0_combout\;
\PIPE2|ALT_INV_Temp\(67) <= NOT \PIPE2|Temp\(67);
\mux_IN_ULA_4_2|ALT_INV_Mux7~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux7~0_combout\;
\PIPE2|ALT_INV_Temp\(66) <= NOT \PIPE2|Temp\(66);
\mux_IN_ULA_4_2|ALT_INV_Mux8~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux8~0_combout\;
\PIPE2|ALT_INV_Temp\(65) <= NOT \PIPE2|Temp\(65);
\ULA1|ALT_INV_ShiftLeft0~0_combout\ <= NOT \ULA1|ShiftLeft0~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux1~0_combout\;
\PIPE2|ALT_INV_Temp\(72) <= NOT \PIPE2|Temp\(72);
\mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux2~0_combout\;
\PIPE2|ALT_INV_Temp\(71) <= NOT \PIPE2|Temp\(71);
\ULA1|ALT_INV_Mux1~1_combout\ <= NOT \ULA1|Mux1~1_combout\;
\ULA1|ALT_INV_Mux1~0_combout\ <= NOT \ULA1|Mux1~0_combout\;
\PIPE2|ALT_INV_Temp\(45) <= NOT \PIPE2|Temp\(45);
\PIPE2|ALT_INV_Temp\(44) <= NOT \PIPE2|Temp\(44);
\mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux30~0_combout\;
\PIPE2|ALT_INV_Temp\(43) <= NOT \PIPE2|Temp\(43);
\mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux31~0_combout\;
\PIPE2|ALT_INV_Temp\(42) <= NOT \PIPE2|Temp\(42);
\mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux31~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux16~2_combout\ <= NOT \mux_IN_ULA_4_1|Mux16~2_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux16~1_combout\ <= NOT \mux_IN_ULA_4_1|Mux16~1_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux16~0_combout\;
\segundo_mux_depois_da_or|ALT_INV_X~0_combout\ <= NOT \segundo_mux_depois_da_or|X~0_combout\;
\segundo_mux_controlasefazosistemadenaosalvamentodedados|ALT_INV_X~0_combout\ <= NOT \segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux0~0_combout\;
\muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\ <= NOT \muxcontroler_adiantaB|X[1]~1_combout\;
\muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\ <= NOT \muxcontroler_adiantaB|X[0]~0_combout\;
\PIPEOPCODE_EXTEND_ESTAGE|ALT_INV_Temp\(2) <= NOT \PIPEOPCODE_EXTEND_ESTAGE|Temp\(2);
\mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|ALT_INV_X~0_combout\ <= NOT \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\;
\PIPE_EHBEQ_adiantado2|ALT_INV_Temp~q\ <= NOT \PIPE_EHBEQ_adiantado2|Temp~q\;
\PIPE3|ALT_INV_Temp\(69) <= NOT \PIPE3|Temp\(69);
\PIPE_depois_pipe1|ALT_INV_Temp~q\ <= NOT \PIPE_depois_pipe1|Temp~q\;
\controle|controle_de_beq|table|flip2|ALT_INV_Temp~q\ <= NOT \controle|controle_de_beq|table|flip2|Temp~q\;
\PIPE_AUX_BIT_SUJO1|ALT_INV_Temp~q\ <= NOT \PIPE_AUX_BIT_SUJO1|Temp~q\;
\PIPE2|ALT_INV_Temp\(73) <= NOT \PIPE2|Temp\(73);
\operaULA|ALT_INV_Mux5~0_combout\ <= NOT \operaULA|Mux5~0_combout\;
\operaULA|ALT_INV_Mux1~0_combout\ <= NOT \operaULA|Mux1~0_combout\;
\PIPE2|ALT_INV_Temp\(10) <= NOT \PIPE2|Temp\(10);
\PIPE2|ALT_INV_Temp\(12) <= NOT \PIPE2|Temp\(12);
\PIPE2|ALT_INV_Temp\(13) <= NOT \PIPE2|Temp\(13);
\PIPE2|ALT_INV_Temp\(14) <= NOT \PIPE2|Temp\(14);
\PIPE2|ALT_INV_Temp\(145) <= NOT \PIPE2|Temp\(145);
\controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\ <= NOT \controle|controle_de_beq|table|flip1|Temp~q\;
\PIPE3|ALT_INV_Temp\(68) <= NOT \PIPE3|Temp\(68);
\PIPE3|ALT_INV_Temp\(67) <= NOT \PIPE3|Temp\(67);
\PIPE3|ALT_INV_Temp\(66) <= NOT \PIPE3|Temp\(66);
\PIPE3|ALT_INV_Temp\(65) <= NOT \PIPE3|Temp\(65);
\PIPE3|ALT_INV_Temp\(64) <= NOT \PIPE3|Temp\(64);
\PIPE3|ALT_INV_Temp\(63) <= NOT \PIPE3|Temp\(63);
\PIPE3|ALT_INV_Temp\(62) <= NOT \PIPE3|Temp\(62);
\PIPE3|ALT_INV_Temp\(61) <= NOT \PIPE3|Temp\(61);
\PIPE3|ALT_INV_Temp\(60) <= NOT \PIPE3|Temp\(60);
\PIPE3|ALT_INV_Temp\(59) <= NOT \PIPE3|Temp\(59);
\PIPE3|ALT_INV_Temp\(58) <= NOT \PIPE3|Temp\(58);
\PIPE3|ALT_INV_Temp\(57) <= NOT \PIPE3|Temp\(57);
\PIPE3|ALT_INV_Temp\(56) <= NOT \PIPE3|Temp\(56);
\PIPE3|ALT_INV_Temp\(55) <= NOT \PIPE3|Temp\(55);
\PIPE3|ALT_INV_Temp\(54) <= NOT \PIPE3|Temp\(54);
\PIPE3|ALT_INV_Temp\(53) <= NOT \PIPE3|Temp\(53);
\PIPE3|ALT_INV_Temp\(52) <= NOT \PIPE3|Temp\(52);
\PIPE3|ALT_INV_Temp\(51) <= NOT \PIPE3|Temp\(51);
\PIPE3|ALT_INV_Temp\(50) <= NOT \PIPE3|Temp\(50);
\PIPE3|ALT_INV_Temp\(49) <= NOT \PIPE3|Temp\(49);
\PIPE3|ALT_INV_Temp\(48) <= NOT \PIPE3|Temp\(48);
\PIPE3|ALT_INV_Temp\(47) <= NOT \PIPE3|Temp\(47);
\PIPE3|ALT_INV_Temp\(46) <= NOT \PIPE3|Temp\(46);
\PIPE3|ALT_INV_Temp\(45) <= NOT \PIPE3|Temp\(45);
\PIPE3|ALT_INV_Temp\(44) <= NOT \PIPE3|Temp\(44);
\PIPE3|ALT_INV_Temp\(43) <= NOT \PIPE3|Temp\(43);
\PIPE3|ALT_INV_Temp\(42) <= NOT \PIPE3|Temp\(42);
\PIPE3|ALT_INV_Temp\(40) <= NOT \PIPE3|Temp\(40);
\PIPE3|ALT_INV_Temp\(39) <= NOT \PIPE3|Temp\(39);
\PIPE3|ALT_INV_Temp\(38) <= NOT \PIPE3|Temp\(38);
\PIPE3|ALT_INV_Temp\(37) <= NOT \PIPE3|Temp\(37);
\PIPE4|ALT_INV_Temp\(36) <= NOT \PIPE4|Temp\(36);
\PIPE4|ALT_INV_Temp\(35) <= NOT \PIPE4|Temp\(35);
\PIPE4|ALT_INV_Temp\(34) <= NOT \PIPE4|Temp\(34);
\PIPE4|ALT_INV_Temp\(33) <= NOT \PIPE4|Temp\(33);
\PIPE4|ALT_INV_Temp\(32) <= NOT \PIPE4|Temp\(32);
\PIPE4|ALT_INV_Temp\(31) <= NOT \PIPE4|Temp\(31);
\PIPE4|ALT_INV_Temp\(30) <= NOT \PIPE4|Temp\(30);
\PIPE4|ALT_INV_Temp\(29) <= NOT \PIPE4|Temp\(29);
\PIPE4|ALT_INV_Temp\(28) <= NOT \PIPE4|Temp\(28);
\PIPE4|ALT_INV_Temp\(26) <= NOT \PIPE4|Temp\(26);
\PIPE4|ALT_INV_Temp\(25) <= NOT \PIPE4|Temp\(25);
\PIPE4|ALT_INV_Temp\(24) <= NOT \PIPE4|Temp\(24);
\PIPE4|ALT_INV_Temp\(23) <= NOT \PIPE4|Temp\(23);
\PIPE4|ALT_INV_Temp\(22) <= NOT \PIPE4|Temp\(22);
\PIPE4|ALT_INV_Temp\(21) <= NOT \PIPE4|Temp\(21);
\PIPE4|ALT_INV_Temp\(20) <= NOT \PIPE4|Temp\(20);
\PIPE4|ALT_INV_Temp\(19) <= NOT \PIPE4|Temp\(19);
\PIPE4|ALT_INV_Temp\(18) <= NOT \PIPE4|Temp\(18);
\PIPE4|ALT_INV_Temp\(17) <= NOT \PIPE4|Temp\(17);
\PIPE4|ALT_INV_Temp\(16) <= NOT \PIPE4|Temp\(16);
\PIPE4|ALT_INV_Temp\(15) <= NOT \PIPE4|Temp\(15);
\PIPE4|ALT_INV_Temp\(14) <= NOT \PIPE4|Temp\(14);
\PIPE4|ALT_INV_Temp\(13) <= NOT \PIPE4|Temp\(13);
\PIPE4|ALT_INV_Temp\(12) <= NOT \PIPE4|Temp\(12);
\PIPE4|ALT_INV_Temp\(11) <= NOT \PIPE4|Temp\(11);
\PIPE4|ALT_INV_Temp\(10) <= NOT \PIPE4|Temp\(10);
\PIPE4|ALT_INV_Temp\(9) <= NOT \PIPE4|Temp\(9);
\PIPE4|ALT_INV_Temp\(8) <= NOT \PIPE4|Temp\(8);
\PIPE4|ALT_INV_Temp\(7) <= NOT \PIPE4|Temp\(7);
\PIPE4|ALT_INV_Temp\(6) <= NOT \PIPE4|Temp\(6);
\PIPE4|ALT_INV_Temp\(5) <= NOT \PIPE4|Temp\(5);
\mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\ <= NOT \mux_IN_ULA_4_2|Mux29~1_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\ <= NOT \mux_IN_ULA_4_2|Mux28~1_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux26~1_combout\ <= NOT \mux_IN_ULA_4_2|Mux26~1_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux25~1_combout\ <= NOT \mux_IN_ULA_4_2|Mux25~1_combout\;
\ULA1|ALT_INV_Mux28~26_combout\ <= NOT \ULA1|Mux28~26_combout\;
\ULA1|ALT_INV_Mux19~14_combout\ <= NOT \ULA1|Mux19~14_combout\;
\ULA1|ALT_INV_Mux15~7_combout\ <= NOT \ULA1|Mux15~7_combout\;
\ULA1|ALT_INV_Mux14~15_combout\ <= NOT \ULA1|Mux14~15_combout\;
\ULA1|ALT_INV_Mux14~11_combout\ <= NOT \ULA1|Mux14~11_combout\;
\inPC|ALT_INV_Add0~13_sumout\ <= NOT \inPC|Add0~13_sumout\;
\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~29_sumout\ <= NOT \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~29_sumout\;
\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~25_sumout\ <= NOT \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~25_sumout\;
\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~21_sumout\ <= NOT \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~21_sumout\;
\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~17_sumout\ <= NOT \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~17_sumout\;
\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~13_sumout\ <= NOT \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~13_sumout\;
\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~9_sumout\ <= NOT \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~9_sumout\;
\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~5_sumout\ <= NOT \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~5_sumout\;
\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~1_sumout\ <= NOT \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~1_sumout\;
\PCP4|ALT_INV_Add0~37_sumout\ <= NOT \PCP4|Add0~37_sumout\;
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~37_sumout\ <= NOT \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~37_sumout\;
\PCP4|ALT_INV_Add0~33_sumout\ <= NOT \PCP4|Add0~33_sumout\;
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~33_sumout\ <= NOT \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~33_sumout\;
\PCP4|ALT_INV_Add0~29_sumout\ <= NOT \PCP4|Add0~29_sumout\;
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~29_sumout\ <= NOT \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~29_sumout\;
\PCP4|ALT_INV_Add0~25_sumout\ <= NOT \PCP4|Add0~25_sumout\;
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~25_sumout\ <= NOT \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~25_sumout\;
\PCP4|ALT_INV_Add0~21_sumout\ <= NOT \PCP4|Add0~21_sumout\;
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~21_sumout\ <= NOT \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~21_sumout\;
\PCP4|ALT_INV_Add0~17_sumout\ <= NOT \PCP4|Add0~17_sumout\;
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~17_sumout\ <= NOT \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~17_sumout\;
\PCP4|ALT_INV_Add0~13_sumout\ <= NOT \PCP4|Add0~13_sumout\;
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~13_sumout\ <= NOT \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~13_sumout\;
\PCP4|ALT_INV_Add0~9_sumout\ <= NOT \PCP4|Add0~9_sumout\;
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~9_sumout\ <= NOT \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~9_sumout\;
\PCP4|ALT_INV_Add0~5_sumout\ <= NOT \PCP4|Add0~5_sumout\;
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~5_sumout\ <= NOT \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~5_sumout\;
\PCP4|ALT_INV_Add0~1_sumout\ <= NOT \PCP4|Add0~1_sumout\;
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~1_sumout\ <= NOT \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~1_sumout\;
\ULA1|ALT_INV_Add0~126_sumout\ <= NOT \ULA1|Add0~126_sumout\;
\ULA1|ALT_INV_Add0~121_sumout\ <= NOT \ULA1|Add0~121_sumout\;
\ULA1|ALT_INV_Add0~117_sumout\ <= NOT \ULA1|Add0~117_sumout\;
\ULA1|ALT_INV_Add0~113_sumout\ <= NOT \ULA1|Add0~113_sumout\;
\ULA1|ALT_INV_Add0~109_sumout\ <= NOT \ULA1|Add0~109_sumout\;
\ULA1|ALT_INV_Add0~105_sumout\ <= NOT \ULA1|Add0~105_sumout\;
\ULA1|ALT_INV_Add0~101_sumout\ <= NOT \ULA1|Add0~101_sumout\;
\ULA1|ALT_INV_Add0~97_sumout\ <= NOT \ULA1|Add0~97_sumout\;
\ULA1|ALT_INV_Add0~93_sumout\ <= NOT \ULA1|Add0~93_sumout\;
\ULA1|ALT_INV_Add0~89_sumout\ <= NOT \ULA1|Add0~89_sumout\;
\ULA1|ALT_INV_Add0~85_sumout\ <= NOT \ULA1|Add0~85_sumout\;
\ULA1|ALT_INV_Add0~81_sumout\ <= NOT \ULA1|Add0~81_sumout\;
\ULA1|ALT_INV_Add0~77_sumout\ <= NOT \ULA1|Add0~77_sumout\;
\ULA1|ALT_INV_Add0~73_sumout\ <= NOT \ULA1|Add0~73_sumout\;
\ULA1|ALT_INV_Add0~69_sumout\ <= NOT \ULA1|Add0~69_sumout\;
\ULA1|ALT_INV_Add0~65_sumout\ <= NOT \ULA1|Add0~65_sumout\;
\ULA1|ALT_INV_Add0~61_sumout\ <= NOT \ULA1|Add0~61_sumout\;
\ULA1|ALT_INV_Add0~57_sumout\ <= NOT \ULA1|Add0~57_sumout\;
\ULA1|ALT_INV_Add0~53_sumout\ <= NOT \ULA1|Add0~53_sumout\;
\ULA1|ALT_INV_Add0~49_sumout\ <= NOT \ULA1|Add0~49_sumout\;
\ULA1|ALT_INV_Add0~45_sumout\ <= NOT \ULA1|Add0~45_sumout\;
\ULA1|ALT_INV_Add0~41_sumout\ <= NOT \ULA1|Add0~41_sumout\;
\ULA1|ALT_INV_Add0~37_sumout\ <= NOT \ULA1|Add0~37_sumout\;
\ULA1|ALT_INV_Add0~33_sumout\ <= NOT \ULA1|Add0~33_sumout\;
\ULA1|ALT_INV_Add0~29_sumout\ <= NOT \ULA1|Add0~29_sumout\;
\ULA1|ALT_INV_Add0~25_sumout\ <= NOT \ULA1|Add0~25_sumout\;
\ULA1|ALT_INV_Add0~21_sumout\ <= NOT \ULA1|Add0~21_sumout\;
\ULA1|ALT_INV_Add0~17_sumout\ <= NOT \ULA1|Add0~17_sumout\;
\ULA1|ALT_INV_Add0~13_sumout\ <= NOT \ULA1|Add0~13_sumout\;
\ULA1|ALT_INV_Add0~9_sumout\ <= NOT \ULA1|Add0~9_sumout\;
\ULA1|ALT_INV_Add0~5_sumout\ <= NOT \ULA1|Add0~5_sumout\;
\ULA1|ALT_INV_Add0~1_sumout\ <= NOT \ULA1|Add0~1_sumout\;
\ULA1|ALT_INV_Add2~129_sumout\ <= NOT \ULA1|Add2~129_sumout\;
\ULA1|ALT_INV_Add2~125_sumout\ <= NOT \ULA1|Add2~125_sumout\;
\ULA1|ALT_INV_Add2~121_sumout\ <= NOT \ULA1|Add2~121_sumout\;
\ULA1|ALT_INV_Add2~117_sumout\ <= NOT \ULA1|Add2~117_sumout\;
\ULA1|ALT_INV_Add2~113_sumout\ <= NOT \ULA1|Add2~113_sumout\;
\ULA1|ALT_INV_Add2~109_sumout\ <= NOT \ULA1|Add2~109_sumout\;
\ULA1|ALT_INV_Add2~105_sumout\ <= NOT \ULA1|Add2~105_sumout\;
\ULA1|ALT_INV_Add2~101_sumout\ <= NOT \ULA1|Add2~101_sumout\;
\ULA1|ALT_INV_Add2~97_sumout\ <= NOT \ULA1|Add2~97_sumout\;
\ULA1|ALT_INV_Add2~93_sumout\ <= NOT \ULA1|Add2~93_sumout\;
\ULA1|ALT_INV_Add2~89_sumout\ <= NOT \ULA1|Add2~89_sumout\;
\ULA1|ALT_INV_Add2~85_sumout\ <= NOT \ULA1|Add2~85_sumout\;
\ULA1|ALT_INV_Add2~81_sumout\ <= NOT \ULA1|Add2~81_sumout\;
\ULA1|ALT_INV_Add2~77_sumout\ <= NOT \ULA1|Add2~77_sumout\;
\ULA1|ALT_INV_Add2~73_sumout\ <= NOT \ULA1|Add2~73_sumout\;
\ULA1|ALT_INV_Add2~69_sumout\ <= NOT \ULA1|Add2~69_sumout\;
\ULA1|ALT_INV_Add2~65_sumout\ <= NOT \ULA1|Add2~65_sumout\;
\ULA1|ALT_INV_Add2~61_sumout\ <= NOT \ULA1|Add2~61_sumout\;
\ULA1|ALT_INV_Add2~57_sumout\ <= NOT \ULA1|Add2~57_sumout\;
\ULA1|ALT_INV_Add2~53_sumout\ <= NOT \ULA1|Add2~53_sumout\;
\ULA1|ALT_INV_Add2~49_sumout\ <= NOT \ULA1|Add2~49_sumout\;
\ULA1|ALT_INV_Add2~45_sumout\ <= NOT \ULA1|Add2~45_sumout\;
\ULA1|ALT_INV_Add2~41_sumout\ <= NOT \ULA1|Add2~41_sumout\;
\ULA1|ALT_INV_Add2~37_sumout\ <= NOT \ULA1|Add2~37_sumout\;
\ULA1|ALT_INV_Add2~33_sumout\ <= NOT \ULA1|Add2~33_sumout\;
\ULA1|ALT_INV_Add2~29_sumout\ <= NOT \ULA1|Add2~29_sumout\;
\ULA1|ALT_INV_Add2~25_sumout\ <= NOT \ULA1|Add2~25_sumout\;
\ULA1|ALT_INV_Add2~21_sumout\ <= NOT \ULA1|Add2~21_sumout\;
\PIPE2|ALT_INV_Temp\(89) <= NOT \PIPE2|Temp\(89);
\PIPE2|ALT_INV_Temp\(87) <= NOT \PIPE2|Temp\(87);
\PIPE2|ALT_INV_Temp\(88) <= NOT \PIPE2|Temp\(88);
\PIPE2|ALT_INV_Temp\(86) <= NOT \PIPE2|Temp\(86);
\PIPE2|ALT_INV_Temp\(81) <= NOT \PIPE2|Temp\(81);
\PIPE2|ALT_INV_Temp\(79) <= NOT \PIPE2|Temp\(79);
\PIPE2|ALT_INV_Temp\(80) <= NOT \PIPE2|Temp\(80);
\PIPE2|ALT_INV_Temp\(78) <= NOT \PIPE2|Temp\(78);
\PIPE2|ALT_INV_Temp\(85) <= NOT \PIPE2|Temp\(85);
\PIPE2|ALT_INV_Temp\(83) <= NOT \PIPE2|Temp\(83);
\PIPE2|ALT_INV_Temp\(84) <= NOT \PIPE2|Temp\(84);
\PIPE2|ALT_INV_Temp\(82) <= NOT \PIPE2|Temp\(82);
\PIPE2|ALT_INV_Temp\(77) <= NOT \PIPE2|Temp\(77);
\PIPE2|ALT_INV_Temp\(75) <= NOT \PIPE2|Temp\(75);
\PIPE2|ALT_INV_Temp\(76) <= NOT \PIPE2|Temp\(76);
\ULA1|ALT_INV_Add2~17_sumout\ <= NOT \ULA1|Add2~17_sumout\;
\ULA1|ALT_INV_Add2~13_sumout\ <= NOT \ULA1|Add2~13_sumout\;
\ULA1|ALT_INV_Add2~9_sumout\ <= NOT \ULA1|Add2~9_sumout\;
\PIPE2|ALT_INV_Temp\(105) <= NOT \PIPE2|Temp\(105);
\PIPE2|ALT_INV_Temp\(103) <= NOT \PIPE2|Temp\(103);
\PIPE2|ALT_INV_Temp\(104) <= NOT \PIPE2|Temp\(104);
\PIPE2|ALT_INV_Temp\(102) <= NOT \PIPE2|Temp\(102);
\PIPE2|ALT_INV_Temp\(97) <= NOT \PIPE2|Temp\(97);
\PIPE2|ALT_INV_Temp\(95) <= NOT \PIPE2|Temp\(95);
\PIPE2|ALT_INV_Temp\(96) <= NOT \PIPE2|Temp\(96);
\PIPE2|ALT_INV_Temp\(94) <= NOT \PIPE2|Temp\(94);
\PIPE2|ALT_INV_Temp\(101) <= NOT \PIPE2|Temp\(101);
\PIPE2|ALT_INV_Temp\(99) <= NOT \PIPE2|Temp\(99);
\PIPE2|ALT_INV_Temp\(100) <= NOT \PIPE2|Temp\(100);
\PIPE2|ALT_INV_Temp\(98) <= NOT \PIPE2|Temp\(98);
\ULA1|ALT_INV_Add2~5_sumout\ <= NOT \ULA1|Add2~5_sumout\;
\ULA1|ALT_INV_Add2~1_sumout\ <= NOT \ULA1|Add2~1_sumout\;
\PIPE2|ALT_INV_Temp\(93) <= NOT \PIPE2|Temp\(93);
\PIPE2|ALT_INV_Temp\(91) <= NOT \PIPE2|Temp\(91);
\PIPE2|ALT_INV_Temp\(92) <= NOT \PIPE2|Temp\(92);
\PIPE2|ALT_INV_Temp\(90) <= NOT \PIPE2|Temp\(90);
\PIPEAUX|ALT_INV_Temp\(3) <= NOT \PIPEAUX|Temp\(3);
\PIPEAUX|ALT_INV_Temp\(2) <= NOT \PIPEAUX|Temp\(2);
\PIPE2|ALT_INV_Temp\(74) <= NOT \PIPE2|Temp\(74);
\PIPEAUX|ALT_INV_Temp\(1) <= NOT \PIPEAUX|Temp\(1);
\PIPEAUX|ALT_INV_Temp\(0) <= NOT \PIPEAUX|Temp\(0);
\PIPE1|ALT_INV_Temp[36]~DUPLICATE_q\ <= NOT \PIPE1|Temp[36]~DUPLICATE_q\;
\PIPE1|ALT_INV_Temp[40]~DUPLICATE_q\ <= NOT \PIPE1|Temp[40]~DUPLICATE_q\;
\PC1|ALT_INV_Temp[7]~DUPLICATE_q\ <= NOT \PC1|Temp[7]~DUPLICATE_q\;
\registradores|G2:31:regb|ALT_INV_Temp[13]~DUPLICATE_q\ <= NOT \registradores|G2:31:regb|Temp[13]~DUPLICATE_q\;
\registradores|G2:0:regb|ALT_INV_Temp[22]~DUPLICATE_q\ <= NOT \registradores|G2:0:regb|Temp[22]~DUPLICATE_q\;
\registradores|G2:0:regb|ALT_INV_Temp[19]~DUPLICATE_q\ <= NOT \registradores|G2:0:regb|Temp[19]~DUPLICATE_q\;
\registradores|G2:31:regb|ALT_INV_Temp[19]~DUPLICATE_q\ <= NOT \registradores|G2:31:regb|Temp[19]~DUPLICATE_q\;
\registradores|G2:31:regb|ALT_INV_Temp[17]~DUPLICATE_q\ <= NOT \registradores|G2:31:regb|Temp[17]~DUPLICATE_q\;
\registradores|G2:31:regb|ALT_INV_Temp[27]~DUPLICATE_q\ <= NOT \registradores|G2:31:regb|Temp[27]~DUPLICATE_q\;
\registradores|G2:31:regb|ALT_INV_Temp[23]~DUPLICATE_q\ <= NOT \registradores|G2:31:regb|Temp[23]~DUPLICATE_q\;
\PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\ <= NOT \PIPE1|Temp[16]~DUPLICATE_q\;
\PIPE1|ALT_INV_Temp[28]~DUPLICATE_q\ <= NOT \PIPE1|Temp[28]~DUPLICATE_q\;
\PIPE2|ALT_INV_Temp[16]~DUPLICATE_q\ <= NOT \PIPE2|Temp[16]~DUPLICATE_q\;
\PIPE2|ALT_INV_Temp[48]~DUPLICATE_q\ <= NOT \PIPE2|Temp[48]~DUPLICATE_q\;
\PIPE_EHBEQ_adiantado2|ALT_INV_Temp~DUPLICATE_q\ <= NOT \PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\;
\PIPE3|ALT_INV_Temp[69]~DUPLICATE_q\ <= NOT \PIPE3|Temp[69]~DUPLICATE_q\;
\controle|controle_de_beq|table|flip2|ALT_INV_Temp~DUPLICATE_q\ <= NOT \controle|controle_de_beq|table|flip2|Temp~DUPLICATE_q\;
\PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\ <= NOT \PIPE2|Temp[10]~DUPLICATE_q\;
\PIPE2|ALT_INV_Temp[12]~DUPLICATE_q\ <= NOT \PIPE2|Temp[12]~DUPLICATE_q\;
\PIPE2|ALT_INV_Temp[14]~DUPLICATE_q\ <= NOT \PIPE2|Temp[14]~DUPLICATE_q\;
\PIPE3|ALT_INV_Temp[64]~DUPLICATE_q\ <= NOT \PIPE3|Temp[64]~DUPLICATE_q\;
\PIPE3|ALT_INV_Temp[63]~DUPLICATE_q\ <= NOT \PIPE3|Temp[63]~DUPLICATE_q\;
\PIPE3|ALT_INV_Temp[62]~DUPLICATE_q\ <= NOT \PIPE3|Temp[62]~DUPLICATE_q\;
\PIPE3|ALT_INV_Temp[59]~DUPLICATE_q\ <= NOT \PIPE3|Temp[59]~DUPLICATE_q\;
\PIPE3|ALT_INV_Temp[50]~DUPLICATE_q\ <= NOT \PIPE3|Temp[50]~DUPLICATE_q\;
\PIPE3|ALT_INV_Temp[48]~DUPLICATE_q\ <= NOT \PIPE3|Temp[48]~DUPLICATE_q\;
\PIPE3|ALT_INV_Temp[43]~DUPLICATE_q\ <= NOT \PIPE3|Temp[43]~DUPLICATE_q\;
\PIPE3|ALT_INV_Temp[42]~DUPLICATE_q\ <= NOT \PIPE3|Temp[42]~DUPLICATE_q\;
\PIPE3|ALT_INV_Temp[41]~DUPLICATE_q\ <= NOT \PIPE3|Temp[41]~DUPLICATE_q\;
\PIPE3|ALT_INV_Temp[38]~DUPLICATE_q\ <= NOT \PIPE3|Temp[38]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[35]~DUPLICATE_q\ <= NOT \PIPE4|Temp[35]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[34]~DUPLICATE_q\ <= NOT \PIPE4|Temp[34]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[33]~DUPLICATE_q\ <= NOT \PIPE4|Temp[33]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[32]~DUPLICATE_q\ <= NOT \PIPE4|Temp[32]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[31]~DUPLICATE_q\ <= NOT \PIPE4|Temp[31]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[30]~DUPLICATE_q\ <= NOT \PIPE4|Temp[30]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[28]~DUPLICATE_q\ <= NOT \PIPE4|Temp[28]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[27]~DUPLICATE_q\ <= NOT \PIPE4|Temp[27]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[26]~DUPLICATE_q\ <= NOT \PIPE4|Temp[26]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[25]~DUPLICATE_q\ <= NOT \PIPE4|Temp[25]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[21]~DUPLICATE_q\ <= NOT \PIPE4|Temp[21]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[20]~DUPLICATE_q\ <= NOT \PIPE4|Temp[20]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[16]~DUPLICATE_q\ <= NOT \PIPE4|Temp[16]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[15]~DUPLICATE_q\ <= NOT \PIPE4|Temp[15]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[13]~DUPLICATE_q\ <= NOT \PIPE4|Temp[13]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[12]~DUPLICATE_q\ <= NOT \PIPE4|Temp[12]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[11]~DUPLICATE_q\ <= NOT \PIPE4|Temp[11]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[10]~DUPLICATE_q\ <= NOT \PIPE4|Temp[10]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[9]~DUPLICATE_q\ <= NOT \PIPE4|Temp[9]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[7]~DUPLICATE_q\ <= NOT \PIPE4|Temp[7]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[6]~DUPLICATE_q\ <= NOT \PIPE4|Temp[6]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[5]~DUPLICATE_q\ <= NOT \PIPE4|Temp[5]~DUPLICATE_q\;
\PIPEAUX|ALT_INV_Temp[2]~DUPLICATE_q\ <= NOT \PIPEAUX|Temp[2]~DUPLICATE_q\;
\PIPEAUX|ALT_INV_Temp[1]~DUPLICATE_q\ <= NOT \PIPEAUX|Temp[1]~DUPLICATE_q\;
\PIPEAUX|ALT_INV_Temp[0]~DUPLICATE_q\ <= NOT \PIPEAUX|Temp[0]~DUPLICATE_q\;

-- Location: IOOBUF_X89_Y37_N39
\outs[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(5),
	devoe => ww_devoe,
	o => ww_outs(0));

-- Location: IOOBUF_X78_Y81_N53
\outs[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp[6]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_outs(1));

-- Location: IOOBUF_X89_Y37_N56
\outs[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(7),
	devoe => ww_devoe,
	o => ww_outs(2));

-- Location: IOOBUF_X89_Y9_N22
\outs[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(8),
	devoe => ww_devoe,
	o => ww_outs(3));

-- Location: IOOBUF_X80_Y81_N36
\outs[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(9),
	devoe => ww_devoe,
	o => ww_outs(4));

-- Location: IOOBUF_X89_Y38_N22
\outs[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(10),
	devoe => ww_devoe,
	o => ww_outs(5));

-- Location: IOOBUF_X89_Y9_N5
\outs[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(11),
	devoe => ww_devoe,
	o => ww_outs(6));

-- Location: IOOBUF_X89_Y6_N39
\outs[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(12),
	devoe => ww_devoe,
	o => ww_outs(7));

-- Location: IOOBUF_X89_Y38_N56
\outs[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp[13]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_outs(8));

-- Location: IOOBUF_X89_Y9_N56
\outs[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(14),
	devoe => ww_devoe,
	o => ww_outs(9));

-- Location: IOOBUF_X89_Y38_N39
\outs[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(15),
	devoe => ww_devoe,
	o => ww_outs(10));

-- Location: IOOBUF_X89_Y36_N5
\outs[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp[16]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_outs(11));

-- Location: IOOBUF_X89_Y37_N22
\outs[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(17),
	devoe => ww_devoe,
	o => ww_outs(12));

-- Location: IOOBUF_X89_Y4_N62
\outs[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(18),
	devoe => ww_devoe,
	o => ww_outs(13));

-- Location: IOOBUF_X89_Y36_N56
\outs[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(19),
	devoe => ww_devoe,
	o => ww_outs(14));

-- Location: IOOBUF_X89_Y37_N5
\outs[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp[20]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_outs(15));

-- Location: IOOBUF_X89_Y6_N22
\outs[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(21),
	devoe => ww_devoe,
	o => ww_outs(16));

-- Location: IOOBUF_X89_Y38_N5
\outs[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(22),
	devoe => ww_devoe,
	o => ww_outs(17));

-- Location: IOOBUF_X89_Y9_N39
\outs[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(23),
	devoe => ww_devoe,
	o => ww_outs(18));

-- Location: IOOBUF_X89_Y8_N5
\outs[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(24),
	devoe => ww_devoe,
	o => ww_outs(19));

-- Location: IOOBUF_X89_Y8_N56
\outs[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp[25]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_outs(20));

-- Location: IOOBUF_X89_Y36_N39
\outs[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp[26]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_outs(21));

-- Location: IOOBUF_X89_Y35_N79
\outs[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp[27]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_outs(22));

-- Location: IOOBUF_X89_Y4_N96
\outs[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp[28]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_outs(23));

-- Location: IOOBUF_X89_Y8_N39
\outs[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(29),
	devoe => ww_devoe,
	o => ww_outs(24));

-- Location: IOOBUF_X89_Y6_N5
\outs[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(30),
	devoe => ww_devoe,
	o => ww_outs(25));

-- Location: IOOBUF_X89_Y6_N56
\outs[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(31),
	devoe => ww_devoe,
	o => ww_outs(26));

-- Location: IOOBUF_X89_Y35_N96
\outs[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(32),
	devoe => ww_devoe,
	o => ww_outs(27));

-- Location: IOOBUF_X89_Y36_N22
\outs[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp[33]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_outs(28));

-- Location: IOOBUF_X89_Y8_N22
\outs[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(34),
	devoe => ww_devoe,
	o => ww_outs(29));

-- Location: IOOBUF_X89_Y4_N79
\outs[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp[35]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_outs(30));

-- Location: IOOBUF_X89_Y4_N45
\outs[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PIPE4|Temp\(36),
	devoe => ww_devoe,
	o => ww_outs(31));

-- Location: IOIBUF_X89_Y35_N44
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G10
\clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	outclk => \clk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X89_Y35_N61
\rst~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: CLKCTRL_G8
\rst~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \rst~input_o\,
	outclk => \rst~inputCLKENA0_outclk\);

-- Location: FF_X80_Y40_N11
\PIPE2|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(0),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(10));

-- Location: LABCELL_X74_Y37_N30
\PCP4|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~13_sumout\ = SUM(( \PC1|Temp\(2) ) + ( VCC ) + ( !VCC ))
-- \PCP4|Add0~14\ = CARRY(( \PC1|Temp\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC1|ALT_INV_Temp\(2),
	cin => GND,
	sumout => \PCP4|Add0~13_sumout\,
	cout => \PCP4|Add0~14\);

-- Location: FF_X74_Y37_N50
\PIPE1|Temp[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PCP4|Add0~13_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(34));

-- Location: FF_X75_Y37_N23
\PIPE2|Temp[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(34),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(108));

-- Location: LABCELL_X75_Y37_N30
\inPC|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~13_sumout\ = SUM(( \PIPE2|Temp\(10) ) + ( \PIPE2|Temp\(108) ) + ( !VCC ))
-- \inPC|Add0~14\ = CARRY(( \PIPE2|Temp\(10) ) + ( \PIPE2|Temp\(108) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE2|ALT_INV_Temp\(10),
	datac => \PIPE2|ALT_INV_Temp\(108),
	cin => GND,
	sumout => \inPC|Add0~13_sumout\,
	cout => \inPC|Add0~14\);

-- Location: MLABCELL_X72_Y37_N54
\PIPE3|Temp[72]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE3|Temp[72]~feeder_combout\ = ( \inPC|Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inPC|ALT_INV_Add0~13_sumout\,
	combout => \PIPE3|Temp[72]~feeder_combout\);

-- Location: FF_X72_Y37_N56
\PIPE3|Temp[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE3|Temp[72]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(72));

-- Location: LABCELL_X75_Y40_N42
\segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\ = ( \PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ( !\PIPE3|Temp[69]~DUPLICATE_q\ ) ) # ( !\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ( \PIPE3|Temp[69]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PIPE3|ALT_INV_Temp[69]~DUPLICATE_q\,
	dataf => \PIPE_EHBEQ_adiantado2|ALT_INV_Temp~DUPLICATE_q\,
	combout => \segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\);

-- Location: LABCELL_X71_Y38_N33
\controle|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|Mux6~0_combout\ = ( !\PIPE1|Temp\(29) & ( (!\PIPE1|Temp\(0) & \PIPE1|Temp\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(0),
	datad => \PIPE1|ALT_INV_Temp\(28),
	dataf => \PIPE1|ALT_INV_Temp\(29),
	combout => \controle|Mux6~0_combout\);

-- Location: FF_X72_Y41_N40
\controle|controle_de_beq|table|flip1|Temp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \controle|Mux6~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|controle_de_beq|table|flip1|Temp~q\);

-- Location: FF_X75_Y40_N41
\controle|controle_de_beq|table|flip2|Temp~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \controle|controle_de_beq|table|flip1|Temp~q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|controle_de_beq|table|flip2|Temp~DUPLICATE_q\);

-- Location: FF_X79_Y40_N47
\PIPE_depois_pipe1|Temp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE_AUX_BIT_SUJO1|Temp~q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_depois_pipe1|Temp~q\);

-- Location: LABCELL_X75_Y40_N57
\segundo_mux_depois_da_or|X~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \segundo_mux_depois_da_or|X~0_combout\ = ( !\PIPE_AUX_BIT_SUJO1|Temp~q\ & ( \segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\ & ( (\controle|controle_de_beq|table|flip2|Temp~DUPLICATE_q\ & !\PIPE_depois_pipe1|Temp~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \controle|controle_de_beq|table|flip2|ALT_INV_Temp~DUPLICATE_q\,
	datad => \PIPE_depois_pipe1|ALT_INV_Temp~q\,
	datae => \PIPE_AUX_BIT_SUJO1|ALT_INV_Temp~q\,
	dataf => \segundo_mux_controlasefazosistemadenaosalvamentodedados|ALT_INV_X~0_combout\,
	combout => \segundo_mux_depois_da_or|X~0_combout\);

-- Location: FF_X75_Y40_N59
\PIPE_AUX_BIT_SUJO1|Temp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \segundo_mux_depois_da_or|X~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_AUX_BIT_SUJO1|Temp~q\);

-- Location: FF_X85_Y38_N19
\controle|controle_de_beq|table|PIPE_unico|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~13_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|controle_de_beq|table|PIPE_unico|Temp\(5));

-- Location: LABCELL_X85_Y38_N54
\controle|controle_de_beq|table|mux_seta_primeiro_op|X[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|mux_seta_primeiro_op|X[5]~3_combout\ = ( \controle|controle_de_beq|table|PIPE_unico|Temp\(5) & ( !\rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst~input_o\,
	dataf => \controle|controle_de_beq|table|PIPE_unico|ALT_INV_Temp\(5),
	combout => \controle|controle_de_beq|table|mux_seta_primeiro_op|X[5]~3_combout\);

-- Location: FF_X75_Y40_N40
\controle|controle_de_beq|table|flip2|Temp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \controle|controle_de_beq|table|flip1|Temp~q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|controle_de_beq|table|flip2|Temp~q\);

-- Location: LABCELL_X85_Y38_N0
\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~34_cout\ = CARRY(( (!\controle|controle_de_beq|table|flip2|Temp~q\) # (((!\segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\) # (\PIPE_depois_pipe1|Temp~q\)) # 
-- (\PIPE_AUX_BIT_SUJO1|Temp~q\)) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controle_de_beq|table|flip2|ALT_INV_Temp~q\,
	datab => \PIPE_AUX_BIT_SUJO1|ALT_INV_Temp~q\,
	datac => \segundo_mux_controlasefazosistemadenaosalvamentodedados|ALT_INV_X~0_combout\,
	datad => \PIPE_depois_pipe1|ALT_INV_Temp~q\,
	cin => GND,
	cout => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~34_cout\);

-- Location: LABCELL_X85_Y38_N3
\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~21_sumout\ = SUM(( (!\controle|controle_de_beq|table|flip2|Temp~q\) # ((!\PIPE_AUX_BIT_SUJO1|Temp~q\ & (\segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\ & 
-- !\PIPE_depois_pipe1|Temp~q\))) ) + ( \controle|controle_de_beq|table|mux_seta_primeiro_op|X[0]~5_combout\ ) + ( \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~34_cout\ ))
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~22\ = CARRY(( (!\controle|controle_de_beq|table|flip2|Temp~q\) # ((!\PIPE_AUX_BIT_SUJO1|Temp~q\ & (\segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\ & 
-- !\PIPE_depois_pipe1|Temp~q\))) ) + ( \controle|controle_de_beq|table|mux_seta_primeiro_op|X[0]~5_combout\ ) + ( \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010111010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controle_de_beq|table|flip2|ALT_INV_Temp~q\,
	datab => \PIPE_AUX_BIT_SUJO1|ALT_INV_Temp~q\,
	datac => \segundo_mux_controlasefazosistemadenaosalvamentodedados|ALT_INV_X~0_combout\,
	datad => \PIPE_depois_pipe1|ALT_INV_Temp~q\,
	dataf => \controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[0]~5_combout\,
	cin => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~34_cout\,
	sumout => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~21_sumout\,
	cout => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~22\);

-- Location: FF_X85_Y38_N4
\controle|controle_de_beq|table|PIPE_unico|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~21_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|controle_de_beq|table|PIPE_unico|Temp\(0));

-- Location: MLABCELL_X87_Y38_N30
\controle|controle_de_beq|table|mux_seta_primeiro_op|X[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|mux_seta_primeiro_op|X[0]~5_combout\ = (!\rst~input_o\ & \controle|controle_de_beq|table|PIPE_unico|Temp\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rst~input_o\,
	datad => \controle|controle_de_beq|table|PIPE_unico|ALT_INV_Temp\(0),
	combout => \controle|controle_de_beq|table|mux_seta_primeiro_op|X[0]~5_combout\);

-- Location: LABCELL_X85_Y38_N6
\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~25_sumout\ = SUM(( \controle|controle_de_beq|table|mux_seta_primeiro_op|X[1]~6_combout\ ) + ( (!\segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\) # 
-- (((!\controle|controle_de_beq|table|flip2|Temp~q\) # (\PIPE_AUX_BIT_SUJO1|Temp~q\)) # (\PIPE_depois_pipe1|Temp~q\)) ) + ( \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~22\ ))
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~26\ = CARRY(( \controle|controle_de_beq|table|mux_seta_primeiro_op|X[1]~6_combout\ ) + ( (!\segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\) # 
-- (((!\controle|controle_de_beq|table|flip2|Temp~q\) # (\PIPE_AUX_BIT_SUJO1|Temp~q\)) # (\PIPE_depois_pipe1|Temp~q\)) ) + ( \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \segundo_mux_controlasefazosistemadenaosalvamentodedados|ALT_INV_X~0_combout\,
	datab => \PIPE_depois_pipe1|ALT_INV_Temp~q\,
	datac => \PIPE_AUX_BIT_SUJO1|ALT_INV_Temp~q\,
	datad => \controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[1]~6_combout\,
	dataf => \controle|controle_de_beq|table|flip2|ALT_INV_Temp~q\,
	cin => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~22\,
	sumout => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~25_sumout\,
	cout => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~26\);

-- Location: FF_X85_Y38_N7
\controle|controle_de_beq|table|PIPE_unico|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~25_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|controle_de_beq|table|PIPE_unico|Temp\(1));

-- Location: LABCELL_X85_Y38_N51
\controle|controle_de_beq|table|mux_seta_primeiro_op|X[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|mux_seta_primeiro_op|X[1]~6_combout\ = ( \controle|controle_de_beq|table|PIPE_unico|Temp\(1) & ( !\rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rst~input_o\,
	dataf => \controle|controle_de_beq|table|PIPE_unico|ALT_INV_Temp\(1),
	combout => \controle|controle_de_beq|table|mux_seta_primeiro_op|X[1]~6_combout\);

-- Location: LABCELL_X85_Y38_N9
\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~29_sumout\ = SUM(( \controle|controle_de_beq|table|mux_seta_primeiro_op|X[2]~7_combout\ ) + ( (!\segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\) # 
-- (((!\controle|controle_de_beq|table|flip2|Temp~q\) # (\PIPE_AUX_BIT_SUJO1|Temp~q\)) # (\PIPE_depois_pipe1|Temp~q\)) ) + ( \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~26\ ))
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~30\ = CARRY(( \controle|controle_de_beq|table|mux_seta_primeiro_op|X[2]~7_combout\ ) + ( (!\segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\) # 
-- (((!\controle|controle_de_beq|table|flip2|Temp~q\) # (\PIPE_AUX_BIT_SUJO1|Temp~q\)) # (\PIPE_depois_pipe1|Temp~q\)) ) + ( \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \segundo_mux_controlasefazosistemadenaosalvamentodedados|ALT_INV_X~0_combout\,
	datab => \PIPE_depois_pipe1|ALT_INV_Temp~q\,
	datac => \PIPE_AUX_BIT_SUJO1|ALT_INV_Temp~q\,
	datad => \controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[2]~7_combout\,
	dataf => \controle|controle_de_beq|table|flip2|ALT_INV_Temp~q\,
	cin => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~26\,
	sumout => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~29_sumout\,
	cout => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~30\);

-- Location: FF_X85_Y38_N10
\controle|controle_de_beq|table|PIPE_unico|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~29_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|controle_de_beq|table|PIPE_unico|Temp\(2));

-- Location: LABCELL_X85_Y38_N36
\controle|controle_de_beq|table|mux_seta_primeiro_op|X[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|mux_seta_primeiro_op|X[2]~7_combout\ = ( \controle|controle_de_beq|table|PIPE_unico|Temp\(2) & ( !\rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst~input_o\,
	datae => \controle|controle_de_beq|table|PIPE_unico|ALT_INV_Temp\(2),
	combout => \controle|controle_de_beq|table|mux_seta_primeiro_op|X[2]~7_combout\);

-- Location: LABCELL_X85_Y38_N12
\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~5_sumout\ = SUM(( \controle|controle_de_beq|table|mux_seta_primeiro_op|X[3]~1_combout\ ) + ( (!\segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\) # 
-- (((!\controle|controle_de_beq|table|flip2|Temp~q\) # (\PIPE_AUX_BIT_SUJO1|Temp~q\)) # (\PIPE_depois_pipe1|Temp~q\)) ) + ( \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~30\ ))
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~6\ = CARRY(( \controle|controle_de_beq|table|mux_seta_primeiro_op|X[3]~1_combout\ ) + ( (!\segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\) # 
-- (((!\controle|controle_de_beq|table|flip2|Temp~q\) # (\PIPE_AUX_BIT_SUJO1|Temp~q\)) # (\PIPE_depois_pipe1|Temp~q\)) ) + ( \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \segundo_mux_controlasefazosistemadenaosalvamentodedados|ALT_INV_X~0_combout\,
	datab => \PIPE_depois_pipe1|ALT_INV_Temp~q\,
	datac => \PIPE_AUX_BIT_SUJO1|ALT_INV_Temp~q\,
	datad => \controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[3]~1_combout\,
	dataf => \controle|controle_de_beq|table|flip2|ALT_INV_Temp~q\,
	cin => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~30\,
	sumout => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~5_sumout\,
	cout => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~6\);

-- Location: FF_X85_Y38_N13
\controle|controle_de_beq|table|PIPE_unico|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~5_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|controle_de_beq|table|PIPE_unico|Temp\(3));

-- Location: LABCELL_X85_Y38_N30
\controle|controle_de_beq|table|mux_seta_primeiro_op|X[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|mux_seta_primeiro_op|X[3]~1_combout\ = ( \controle|controle_de_beq|table|PIPE_unico|Temp\(3) & ( !\rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst~input_o\,
	dataf => \controle|controle_de_beq|table|PIPE_unico|ALT_INV_Temp\(3),
	combout => \controle|controle_de_beq|table|mux_seta_primeiro_op|X[3]~1_combout\);

-- Location: LABCELL_X85_Y38_N15
\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~9_sumout\ = SUM(( \controle|controle_de_beq|table|mux_seta_primeiro_op|X[4]~2_combout\ ) + ( (!\segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\) # 
-- (((!\controle|controle_de_beq|table|flip2|Temp~q\) # (\PIPE_AUX_BIT_SUJO1|Temp~q\)) # (\PIPE_depois_pipe1|Temp~q\)) ) + ( \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~6\ ))
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~10\ = CARRY(( \controle|controle_de_beq|table|mux_seta_primeiro_op|X[4]~2_combout\ ) + ( (!\segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\) # 
-- (((!\controle|controle_de_beq|table|flip2|Temp~q\) # (\PIPE_AUX_BIT_SUJO1|Temp~q\)) # (\PIPE_depois_pipe1|Temp~q\)) ) + ( \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \segundo_mux_controlasefazosistemadenaosalvamentodedados|ALT_INV_X~0_combout\,
	datab => \PIPE_depois_pipe1|ALT_INV_Temp~q\,
	datac => \PIPE_AUX_BIT_SUJO1|ALT_INV_Temp~q\,
	datad => \controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[4]~2_combout\,
	dataf => \controle|controle_de_beq|table|flip2|ALT_INV_Temp~q\,
	cin => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~6\,
	sumout => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~9_sumout\,
	cout => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~10\);

-- Location: FF_X85_Y38_N16
\controle|controle_de_beq|table|PIPE_unico|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~9_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|controle_de_beq|table|PIPE_unico|Temp\(4));

-- Location: LABCELL_X85_Y38_N57
\controle|controle_de_beq|table|mux_seta_primeiro_op|X[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|mux_seta_primeiro_op|X[4]~2_combout\ = ( \controle|controle_de_beq|table|PIPE_unico|Temp\(4) & ( !\rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst~input_o\,
	dataf => \controle|controle_de_beq|table|PIPE_unico|ALT_INV_Temp\(4),
	combout => \controle|controle_de_beq|table|mux_seta_primeiro_op|X[4]~2_combout\);

-- Location: LABCELL_X85_Y38_N18
\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~13_sumout\ = SUM(( \controle|controle_de_beq|table|mux_seta_primeiro_op|X[5]~3_combout\ ) + ( (!\segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\) # 
-- (((!\controle|controle_de_beq|table|flip2|Temp~q\) # (\PIPE_depois_pipe1|Temp~q\)) # (\PIPE_AUX_BIT_SUJO1|Temp~q\)) ) + ( \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~10\ ))
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~14\ = CARRY(( \controle|controle_de_beq|table|mux_seta_primeiro_op|X[5]~3_combout\ ) + ( (!\segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\) # 
-- (((!\controle|controle_de_beq|table|flip2|Temp~q\) # (\PIPE_depois_pipe1|Temp~q\)) # (\PIPE_AUX_BIT_SUJO1|Temp~q\)) ) + ( \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \segundo_mux_controlasefazosistemadenaosalvamentodedados|ALT_INV_X~0_combout\,
	datab => \PIPE_AUX_BIT_SUJO1|ALT_INV_Temp~q\,
	datac => \PIPE_depois_pipe1|ALT_INV_Temp~q\,
	datad => \controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[5]~3_combout\,
	dataf => \controle|controle_de_beq|table|flip2|ALT_INV_Temp~q\,
	cin => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~10\,
	sumout => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~13_sumout\,
	cout => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~14\);

-- Location: FF_X85_Y38_N25
\controle|controle_de_beq|table|PIPE_unico|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~1_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|controle_de_beq|table|PIPE_unico|Temp\(7));

-- Location: LABCELL_X85_Y38_N33
\controle|controle_de_beq|table|mux_seta_primeiro_op|X[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|mux_seta_primeiro_op|X[7]~0_combout\ = ( \controle|controle_de_beq|table|PIPE_unico|Temp\(7) ) # ( !\controle|controle_de_beq|table|PIPE_unico|Temp\(7) & ( \rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst~input_o\,
	dataf => \controle|controle_de_beq|table|PIPE_unico|ALT_INV_Temp\(7),
	combout => \controle|controle_de_beq|table|mux_seta_primeiro_op|X[7]~0_combout\);

-- Location: LABCELL_X85_Y38_N21
\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~17_sumout\ = SUM(( \controle|controle_de_beq|table|mux_seta_primeiro_op|X[6]~4_combout\ ) + ( (!\segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\) # 
-- (((!\controle|controle_de_beq|table|flip2|Temp~q\) # (\PIPE_depois_pipe1|Temp~q\)) # (\PIPE_AUX_BIT_SUJO1|Temp~q\)) ) + ( \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~14\ ))
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~18\ = CARRY(( \controle|controle_de_beq|table|mux_seta_primeiro_op|X[6]~4_combout\ ) + ( (!\segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\) # 
-- (((!\controle|controle_de_beq|table|flip2|Temp~q\) # (\PIPE_depois_pipe1|Temp~q\)) # (\PIPE_AUX_BIT_SUJO1|Temp~q\)) ) + ( \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \segundo_mux_controlasefazosistemadenaosalvamentodedados|ALT_INV_X~0_combout\,
	datab => \PIPE_AUX_BIT_SUJO1|ALT_INV_Temp~q\,
	datac => \PIPE_depois_pipe1|ALT_INV_Temp~q\,
	datad => \controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[6]~4_combout\,
	dataf => \controle|controle_de_beq|table|flip2|ALT_INV_Temp~q\,
	cin => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~14\,
	sumout => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~17_sumout\,
	cout => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~18\);

-- Location: FF_X85_Y38_N22
\controle|controle_de_beq|table|PIPE_unico|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~17_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|controle_de_beq|table|PIPE_unico|Temp\(6));

-- Location: MLABCELL_X84_Y38_N3
\controle|controle_de_beq|table|mux_seta_primeiro_op|X[6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|mux_seta_primeiro_op|X[6]~4_combout\ = (!\rst~input_o\ & \controle|controle_de_beq|table|PIPE_unico|Temp\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst~input_o\,
	datad => \controle|controle_de_beq|table|PIPE_unico|ALT_INV_Temp\(6),
	combout => \controle|controle_de_beq|table|mux_seta_primeiro_op|X[6]~4_combout\);

-- Location: LABCELL_X85_Y38_N24
\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~1_sumout\ = SUM(( \controle|controle_de_beq|table|mux_seta_primeiro_op|X[7]~0_combout\ ) + ( (!\controle|controle_de_beq|table|flip2|Temp~q\) # 
-- (((!\segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0_combout\) # (\PIPE_depois_pipe1|Temp~q\)) # (\PIPE_AUX_BIT_SUJO1|Temp~q\)) ) + ( \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controle_de_beq|table|flip2|ALT_INV_Temp~q\,
	datab => \PIPE_AUX_BIT_SUJO1|ALT_INV_Temp~q\,
	datac => \segundo_mux_controlasefazosistemadenaosalvamentodedados|ALT_INV_X~0_combout\,
	datad => \controle|controle_de_beq|table|mux_seta_primeiro_op|ALT_INV_X[7]~0_combout\,
	dataf => \PIPE_depois_pipe1|ALT_INV_Temp~q\,
	cin => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~18\,
	sumout => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~1_sumout\);

-- Location: LABCELL_X85_Y38_N48
\controle|controle_de_beq|table|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|LessThan0~0_combout\ = ( !\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~25_sumout\ & ( (!\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~29_sumout\ & 
-- !\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~21_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~29_sumout\,
	datac => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~21_sumout\,
	dataf => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~25_sumout\,
	combout => \controle|controle_de_beq|table|LessThan0~0_combout\);

-- Location: LABCELL_X85_Y38_N42
\controle|controle_de_beq|table|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|controle_de_beq|table|LessThan0~1_combout\ = ( \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~17_sumout\ & ( \controle|controle_de_beq|table|LessThan0~0_combout\ & ( 
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~1_sumout\ ) ) ) # ( !\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~17_sumout\ & ( \controle|controle_de_beq|table|LessThan0~0_combout\ & ( 
-- (\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~1_sumout\ & (((\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~5_sumout\) # (\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~9_sumout\)) # 
-- (\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~13_sumout\))) ) ) ) # ( \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~17_sumout\ & ( !\controle|controle_de_beq|table|LessThan0~0_combout\ & ( 
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~1_sumout\ ) ) ) # ( !\controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~17_sumout\ & ( !\controle|controle_de_beq|table|LessThan0~0_combout\ & ( 
-- \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~13_sumout\,
	datab => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~9_sumout\,
	datac => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~1_sumout\,
	datad => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~5_sumout\,
	datae => \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|ALT_INV_Add0~17_sumout\,
	dataf => \controle|controle_de_beq|table|ALT_INV_LessThan0~0_combout\,
	combout => \controle|controle_de_beq|table|LessThan0~1_combout\);

-- Location: FF_X85_Y38_N44
\controle|controle_de_beq|table|ehbeqadiantado\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|controle_de_beq|table|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|controle_de_beq|table|ehbeqadiantado~q\);

-- Location: FF_X71_Y38_N22
\PIPE_EH_beq_adiantado|Temp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \controle|controle_de_beq|table|ehbeqadiantado~q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EH_beq_adiantado|Temp~q\);

-- Location: FF_X75_Y40_N53
\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE_EH_beq_adiantado|Temp~q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\);

-- Location: FF_X72_Y38_N37
\PRIMEIRO_PIPE_recovery|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PC1|Temp\(2),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PRIMEIRO_PIPE_recovery|Temp\(2));

-- Location: FF_X75_Y40_N2
\SEGUNDO_PIPE_recovery|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PRIMEIRO_PIPE_recovery|Temp\(2),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SEGUNDO_PIPE_recovery|Temp\(2));

-- Location: FF_X75_Y40_N50
\TERCEIRO_PIPE_recovery|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \SEGUNDO_PIPE_recovery|Temp\(2),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TERCEIRO_PIPE_recovery|Temp\(2));

-- Location: FF_X73_Y39_N23
\SEGUNDO_PIPE_recovery|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(32),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SEGUNDO_PIPE_recovery|Temp\(0));

-- Location: FF_X73_Y39_N59
\PIPE3|Temp[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \SEGUNDO_PIPE_recovery|Temp\(0),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(70));

-- Location: LABCELL_X71_Y38_N51
\MUX_CONTROLA_PC|X[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_CONTROLA_PC|X[0]~10_combout\ = ( \PIPE1|Temp\(32) & ( \PIPE3|Temp\(70) ) ) # ( !\PIPE1|Temp\(32) & ( \PIPE3|Temp\(70) & ( (!\PIPE1|Temp\(28)) # (((!\controle|controle_de_beq|table|ehbeqadiantado~q\) # (\PIPE1|Temp\(0))) # (\PIPE1|Temp\(29))) ) ) ) # 
-- ( \PIPE1|Temp\(32) & ( !\PIPE3|Temp\(70) & ( (\PIPE1|Temp\(28) & (!\PIPE1|Temp\(29) & (!\PIPE1|Temp\(0) & \controle|controle_de_beq|table|ehbeqadiantado~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000011111111101111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(28),
	datab => \PIPE1|ALT_INV_Temp\(29),
	datac => \PIPE1|ALT_INV_Temp\(0),
	datad => \controle|controle_de_beq|table|ALT_INV_ehbeqadiantado~q\,
	datae => \PIPE1|ALT_INV_Temp\(32),
	dataf => \PIPE3|ALT_INV_Temp\(70),
	combout => \MUX_CONTROLA_PC|X[0]~10_combout\);

-- Location: LABCELL_X71_Y38_N36
\MUX_CONTROLA_PC|X[0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_CONTROLA_PC|X[0]~11_combout\ = ( \PC1|Temp\(0) & ( \PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ( (!\sig_control_first_muxs~combout\ & ((!\dinamic_controle~0_combout\) # ((\MUX_CONTROLA_PC|X[0]~10_combout\)))) # (\sig_control_first_muxs~combout\ & 
-- (((\PIPE3|Temp\(70))))) ) ) ) # ( !\PC1|Temp\(0) & ( \PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ( (!\sig_control_first_muxs~combout\ & (\dinamic_controle~0_combout\ & (\MUX_CONTROLA_PC|X[0]~10_combout\))) # (\sig_control_first_muxs~combout\ & 
-- (((\PIPE3|Temp\(70))))) ) ) ) # ( \PC1|Temp\(0) & ( !\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ( (!\dinamic_controle~0_combout\) # (\MUX_CONTROLA_PC|X[0]~10_combout\) ) ) ) # ( !\PC1|Temp\(0) & ( !\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ( 
-- (\dinamic_controle~0_combout\ & \MUX_CONTROLA_PC|X[0]~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000100001101111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_dinamic_controle~0_combout\,
	datab => \ALT_INV_sig_control_first_muxs~combout\,
	datac => \MUX_CONTROLA_PC|ALT_INV_X[0]~10_combout\,
	datad => \PIPE3|ALT_INV_Temp\(70),
	datae => \PC1|ALT_INV_Temp\(0),
	dataf => \PIPE_EHBEQ_adiantado2|ALT_INV_Temp~DUPLICATE_q\,
	combout => \MUX_CONTROLA_PC|X[0]~11_combout\);

-- Location: FF_X71_Y38_N37
\PC1|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \MUX_CONTROLA_PC|X[0]~11_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(0));

-- Location: FF_X75_Y40_N56
\PIPE1|Temp[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PC1|Temp\(0),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(32));

-- Location: FF_X75_Y40_N52
\PIPE_EHBEQ_adiantado2|Temp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE_EH_beq_adiantado|Temp~q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_EHBEQ_adiantado2|Temp~q\);

-- Location: LABCELL_X75_Y40_N0
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~46_cout\ = CARRY(( GND ) + ( GND ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~46_cout\);

-- Location: LABCELL_X75_Y40_N3
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~42_cout\ = CARRY(( (!\PIPE_EHBEQ_adiantado2|Temp~q\ & (\PIPE1|Temp\(32))) # (\PIPE_EHBEQ_adiantado2|Temp~q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(32))) # (\sig_control_first_muxs~combout\ & 
-- ((\PIPE3|Temp\(70)))))) ) + ( GND ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(32),
	datab => \PIPE_EHBEQ_adiantado2|ALT_INV_Temp~q\,
	datac => \PIPE3|ALT_INV_Temp\(70),
	datad => \ALT_INV_sig_control_first_muxs~combout\,
	cin => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~46_cout\,
	cout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~42_cout\);

-- Location: LABCELL_X75_Y40_N6
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~13_sumout\ = SUM(( ((\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & \sig_control_first_muxs~combout\)) # (\PIPE1|Temp\(34)) ) + ( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(0))))) # 
-- (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(0))) # (\sig_control_first_muxs~combout\ & ((\TERCEIRO_PIPE_recovery|Temp\(2)))))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~42_cout\ ))
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~14\ = CARRY(( ((\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & \sig_control_first_muxs~combout\)) # (\PIPE1|Temp\(34)) ) + ( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(0))))) # 
-- (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(0))) # (\sig_control_first_muxs~combout\ & ((\TERCEIRO_PIPE_recovery|Temp\(2)))))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100011110000000000000000000000001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EHBEQ_adiantado2|ALT_INV_Temp~DUPLICATE_q\,
	datab => \ALT_INV_sig_control_first_muxs~combout\,
	datac => \PIPE1|ALT_INV_Temp\(0),
	datad => \PIPE1|ALT_INV_Temp\(34),
	dataf => \TERCEIRO_PIPE_recovery|ALT_INV_Temp\(2),
	cin => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~42_cout\,
	sumout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~13_sumout\,
	cout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~14\);

-- Location: MLABCELL_X72_Y37_N27
\MUX_CONTROLA_PC|X[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_CONTROLA_PC|X[2]~3_combout\ = ( \PC1|Temp[28]~0_combout\ & ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~13_sumout\ ) ) # ( !\PC1|Temp[28]~0_combout\ & ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~13_sumout\ & ( (!\dinamic_controle~0_combout\ & 
-- ((\PCP4|Add0~13_sumout\))) # (\dinamic_controle~0_combout\ & (\PIPE3|Temp\(72))) ) ) ) # ( !\PC1|Temp[28]~0_combout\ & ( !\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~13_sumout\ & ( (!\dinamic_controle~0_combout\ & ((\PCP4|Add0~13_sumout\))) # 
-- (\dinamic_controle~0_combout\ & (\PIPE3|Temp\(72))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000000000000001111010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(72),
	datac => \PCP4|ALT_INV_Add0~13_sumout\,
	datad => \ALT_INV_dinamic_controle~0_combout\,
	datae => \PC1|ALT_INV_Temp[28]~0_combout\,
	dataf => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~13_sumout\,
	combout => \MUX_CONTROLA_PC|X[2]~3_combout\);

-- Location: FF_X72_Y37_N28
\PC1|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \MUX_CONTROLA_PC|X[2]~3_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(2));

-- Location: LABCELL_X74_Y37_N33
\PCP4|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~25_sumout\ = SUM(( \PC1|Temp\(3) ) + ( GND ) + ( \PCP4|Add0~14\ ))
-- \PCP4|Add0~26\ = CARRY(( \PC1|Temp\(3) ) + ( GND ) + ( \PCP4|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC1|ALT_INV_Temp\(3),
	cin => \PCP4|Add0~14\,
	sumout => \PCP4|Add0~25_sumout\,
	cout => \PCP4|Add0~26\);

-- Location: FF_X75_Y37_N11
\PIPE1|Temp[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PCP4|Add0~25_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(35));

-- Location: FF_X75_Y37_N20
\PIPE2|Temp[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(35),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(109));

-- Location: LABCELL_X75_Y37_N33
\inPC|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~25_sumout\ = SUM(( \PIPE2|Temp\(10) ) + ( \PIPE2|Temp\(109) ) + ( \inPC|Add0~14\ ))
-- \inPC|Add0~26\ = CARRY(( \PIPE2|Temp\(10) ) + ( \PIPE2|Temp\(109) ) + ( \inPC|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(109),
	datab => \PIPE2|ALT_INV_Temp\(10),
	cin => \inPC|Add0~14\,
	sumout => \inPC|Add0~25_sumout\,
	cout => \inPC|Add0~26\);

-- Location: FF_X75_Y37_N34
\PIPE3|Temp[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~25_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(73));

-- Location: FF_X75_Y40_N5
\PRIMEIRO_PIPE_recovery|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PC1|Temp\(3),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PRIMEIRO_PIPE_recovery|Temp\(3));

-- Location: FF_X75_Y40_N47
\SEGUNDO_PIPE_recovery|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PRIMEIRO_PIPE_recovery|Temp\(3),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SEGUNDO_PIPE_recovery|Temp\(3));

-- Location: FF_X75_Y40_N11
\TERCEIRO_PIPE_recovery|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \SEGUNDO_PIPE_recovery|Temp\(3),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TERCEIRO_PIPE_recovery|Temp\(3));

-- Location: LABCELL_X75_Y40_N9
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~25_sumout\ = SUM(( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(0))))) # (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(0))) # 
-- (\sig_control_first_muxs~combout\ & ((\TERCEIRO_PIPE_recovery|Temp\(3)))))) ) + ( (\PIPE1|Temp\(35) & ((!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\) # (!\sig_control_first_muxs~combout\))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~14\ ))
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~26\ = CARRY(( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(0))))) # (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(0))) # (\sig_control_first_muxs~combout\ 
-- & ((\TERCEIRO_PIPE_recovery|Temp\(3)))))) ) + ( (\PIPE1|Temp\(35) & ((!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\) # (!\sig_control_first_muxs~combout\))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110001000100000000000000000000111000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EHBEQ_adiantado2|ALT_INV_Temp~DUPLICATE_q\,
	datab => \ALT_INV_sig_control_first_muxs~combout\,
	datac => \PIPE1|ALT_INV_Temp\(0),
	datad => \TERCEIRO_PIPE_recovery|ALT_INV_Temp\(3),
	dataf => \PIPE1|ALT_INV_Temp\(35),
	cin => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~14\,
	sumout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~25_sumout\,
	cout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~26\);

-- Location: LABCELL_X74_Y37_N15
\MUX_CONTROLA_PC|X[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_CONTROLA_PC|X[3]~6_combout\ = ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~25_sumout\ & ( ((!\dinamic_controle~0_combout\ & ((\PCP4|Add0~25_sumout\))) # (\dinamic_controle~0_combout\ & (\PIPE3|Temp\(73)))) # (\PC1|Temp[28]~0_combout\) ) ) # ( 
-- !\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~25_sumout\ & ( (!\PC1|Temp[28]~0_combout\ & ((!\dinamic_controle~0_combout\ & ((\PCP4|Add0~25_sumout\))) # (\dinamic_controle~0_combout\ & (\PIPE3|Temp\(73))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_dinamic_controle~0_combout\,
	datab => \PC1|ALT_INV_Temp[28]~0_combout\,
	datac => \PIPE3|ALT_INV_Temp\(73),
	datad => \PCP4|ALT_INV_Add0~25_sumout\,
	dataf => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~25_sumout\,
	combout => \MUX_CONTROLA_PC|X[3]~6_combout\);

-- Location: FF_X74_Y37_N17
\PC1|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \MUX_CONTROLA_PC|X[3]~6_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(3));

-- Location: LABCELL_X74_Y37_N36
\PCP4|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~33_sumout\ = SUM(( \PC1|Temp\(4) ) + ( GND ) + ( \PCP4|Add0~26\ ))
-- \PCP4|Add0~34\ = CARRY(( \PC1|Temp\(4) ) + ( GND ) + ( \PCP4|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC1|ALT_INV_Temp\(4),
	cin => \PCP4|Add0~26\,
	sumout => \PCP4|Add0~33_sumout\,
	cout => \PCP4|Add0~34\);

-- Location: LABCELL_X70_Y37_N42
\PIPE1|Temp[36]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE1|Temp[36]~feeder_combout\ = ( \PCP4|Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PCP4|ALT_INV_Add0~33_sumout\,
	combout => \PIPE1|Temp[36]~feeder_combout\);

-- Location: FF_X70_Y37_N44
\PIPE1|Temp[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE1|Temp[36]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(36));

-- Location: FF_X70_Y37_N34
\PIPE2|Temp[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(36),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(110));

-- Location: LABCELL_X74_Y37_N48
\PCP4|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~29_sumout\ = SUM(( \PC1|Temp\(8) ) + ( GND ) + ( \PCP4|Add0~18\ ))
-- \PCP4|Add0~30\ = CARRY(( \PC1|Temp\(8) ) + ( GND ) + ( \PCP4|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC1|ALT_INV_Temp\(8),
	cin => \PCP4|Add0~18\,
	sumout => \PCP4|Add0~29_sumout\,
	cout => \PCP4|Add0~30\);

-- Location: LABCELL_X74_Y37_N51
\PCP4|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~37_sumout\ = SUM(( \PC1|Temp\(9) ) + ( GND ) + ( \PCP4|Add0~30\ ))
-- \PCP4|Add0~38\ = CARRY(( \PC1|Temp\(9) ) + ( GND ) + ( \PCP4|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC1|ALT_INV_Temp\(9),
	cin => \PCP4|Add0~30\,
	sumout => \PCP4|Add0~37_sumout\,
	cout => \PCP4|Add0~38\);

-- Location: FF_X74_Y37_N53
\PIPE1|Temp[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PCP4|Add0~37_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(41));

-- Location: FF_X74_Y37_N31
\PIPE2|Temp[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(41),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(115));

-- Location: FF_X75_Y37_N5
\PIPE1|Temp[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PCP4|Add0~29_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(40));

-- Location: FF_X75_Y37_N32
\PIPE2|Temp[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(40),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(114));

-- Location: LABCELL_X70_Y38_N9
\memI|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux25~0_combout\ = ( \PC1|Temp\(4) & ( (\PC1|Temp\(5) & (\PC1|Temp\(8) & !\PC1|Temp\(2))) ) ) # ( !\PC1|Temp\(4) & ( (!\PC1|Temp\(5) & (!\PC1|Temp\(8) & !\PC1|Temp\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(5),
	datab => \PC1|ALT_INV_Temp\(8),
	datac => \PC1|ALT_INV_Temp\(2),
	dataf => \PC1|ALT_INV_Temp\(4),
	combout => \memI|Mux25~0_combout\);

-- Location: LABCELL_X74_Y37_N39
\PCP4|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~9_sumout\ = SUM(( \PC1|Temp\(5) ) + ( GND ) + ( \PCP4|Add0~34\ ))
-- \PCP4|Add0~10\ = CARRY(( \PC1|Temp\(5) ) + ( GND ) + ( \PCP4|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC1|ALT_INV_Temp\(5),
	cin => \PCP4|Add0~34\,
	sumout => \PCP4|Add0~9_sumout\,
	cout => \PCP4|Add0~10\);

-- Location: LABCELL_X74_Y37_N42
\PCP4|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~21_sumout\ = SUM(( \PC1|Temp\(6) ) + ( GND ) + ( \PCP4|Add0~10\ ))
-- \PCP4|Add0~22\ = CARRY(( \PC1|Temp\(6) ) + ( GND ) + ( \PCP4|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC1|ALT_INV_Temp\(6),
	cin => \PCP4|Add0~10\,
	sumout => \PCP4|Add0~21_sumout\,
	cout => \PCP4|Add0~22\);

-- Location: FF_X79_Y40_N37
\PIPE2|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(29),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(14));

-- Location: FF_X74_Y37_N44
\PIPE1|Temp[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PCP4|Add0~21_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(38));

-- Location: FF_X75_Y37_N16
\PIPE2|Temp[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(38),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(112));

-- Location: FF_X74_Y37_N41
\PIPE1|Temp[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PCP4|Add0~9_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(37));

-- Location: FF_X74_Y37_N37
\PIPE2|Temp[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(37),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(111));

-- Location: LABCELL_X75_Y37_N36
\inPC|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~33_sumout\ = SUM(( \PIPE2|Temp\(12) ) + ( \PIPE2|Temp\(110) ) + ( \inPC|Add0~26\ ))
-- \inPC|Add0~34\ = CARRY(( \PIPE2|Temp\(12) ) + ( \PIPE2|Temp\(110) ) + ( \inPC|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE2|ALT_INV_Temp\(110),
	datac => \PIPE2|ALT_INV_Temp\(12),
	cin => \inPC|Add0~26\,
	sumout => \inPC|Add0~33_sumout\,
	cout => \inPC|Add0~34\);

-- Location: LABCELL_X75_Y37_N39
\inPC|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~9_sumout\ = SUM(( \PIPE2|Temp\(13) ) + ( \PIPE2|Temp\(111) ) + ( \inPC|Add0~34\ ))
-- \inPC|Add0~10\ = CARRY(( \PIPE2|Temp\(13) ) + ( \PIPE2|Temp\(111) ) + ( \inPC|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(111),
	datac => \PIPE2|ALT_INV_Temp\(13),
	cin => \inPC|Add0~34\,
	sumout => \inPC|Add0~9_sumout\,
	cout => \inPC|Add0~10\);

-- Location: LABCELL_X75_Y37_N42
\inPC|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~21_sumout\ = SUM(( \PIPE2|Temp\(14) ) + ( \PIPE2|Temp\(112) ) + ( \inPC|Add0~10\ ))
-- \inPC|Add0~22\ = CARRY(( \PIPE2|Temp\(14) ) + ( \PIPE2|Temp\(112) ) + ( \inPC|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE2|ALT_INV_Temp\(14),
	dataf => \PIPE2|ALT_INV_Temp\(112),
	cin => \inPC|Add0~10\,
	sumout => \inPC|Add0~21_sumout\,
	cout => \inPC|Add0~22\);

-- Location: FF_X75_Y37_N43
\PIPE3|Temp[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~21_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(76));

-- Location: LABCELL_X71_Y38_N6
\PRIMEIRO_PIPE_recovery|Temp[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PRIMEIRO_PIPE_recovery|Temp[6]~feeder_combout\ = ( \PC1|Temp\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC1|ALT_INV_Temp\(6),
	combout => \PRIMEIRO_PIPE_recovery|Temp[6]~feeder_combout\);

-- Location: FF_X71_Y38_N8
\PRIMEIRO_PIPE_recovery|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PRIMEIRO_PIPE_recovery|Temp[6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PRIMEIRO_PIPE_recovery|Temp\(6));

-- Location: LABCELL_X71_Y38_N9
\SEGUNDO_PIPE_recovery|Temp[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SEGUNDO_PIPE_recovery|Temp[6]~feeder_combout\ = \PRIMEIRO_PIPE_recovery|Temp\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PRIMEIRO_PIPE_recovery|ALT_INV_Temp\(6),
	combout => \SEGUNDO_PIPE_recovery|Temp[6]~feeder_combout\);

-- Location: FF_X71_Y38_N10
\SEGUNDO_PIPE_recovery|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \SEGUNDO_PIPE_recovery|Temp[6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SEGUNDO_PIPE_recovery|Temp\(6));

-- Location: FF_X75_Y40_N20
\TERCEIRO_PIPE_recovery|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \SEGUNDO_PIPE_recovery|Temp\(6),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TERCEIRO_PIPE_recovery|Temp\(6));

-- Location: FF_X70_Y38_N17
\PIPE1|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux15~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(16));

-- Location: FF_X78_Y37_N40
\PRIMEIRO_PIPE_recovery|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PC1|Temp\(5),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PRIMEIRO_PIPE_recovery|Temp\(5));

-- Location: FF_X78_Y37_N46
\SEGUNDO_PIPE_recovery|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PRIMEIRO_PIPE_recovery|Temp\(5),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SEGUNDO_PIPE_recovery|Temp\(5));

-- Location: FF_X75_Y40_N17
\TERCEIRO_PIPE_recovery|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \SEGUNDO_PIPE_recovery|Temp\(5),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TERCEIRO_PIPE_recovery|Temp\(5));

-- Location: MLABCELL_X72_Y37_N6
\PRIMEIRO_PIPE_recovery|Temp[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PRIMEIRO_PIPE_recovery|Temp[4]~feeder_combout\ = ( \PC1|Temp\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC1|ALT_INV_Temp\(4),
	combout => \PRIMEIRO_PIPE_recovery|Temp[4]~feeder_combout\);

-- Location: FF_X72_Y37_N8
\PRIMEIRO_PIPE_recovery|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PRIMEIRO_PIPE_recovery|Temp[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PRIMEIRO_PIPE_recovery|Temp\(4));

-- Location: FF_X72_Y37_N40
\SEGUNDO_PIPE_recovery|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PRIMEIRO_PIPE_recovery|Temp\(4),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SEGUNDO_PIPE_recovery|Temp\(4));

-- Location: FF_X75_Y40_N14
\TERCEIRO_PIPE_recovery|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \SEGUNDO_PIPE_recovery|Temp\(4),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TERCEIRO_PIPE_recovery|Temp\(4));

-- Location: FF_X70_Y37_N43
\PIPE1|Temp[36]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE1|Temp[36]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp[36]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y40_N12
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~33_sumout\ = SUM(( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(2))))) # (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(2))) # 
-- (\sig_control_first_muxs~combout\ & ((\TERCEIRO_PIPE_recovery|Temp\(4)))))) ) + ( (\PIPE1|Temp[36]~DUPLICATE_q\ & ((!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\) # (!\sig_control_first_muxs~combout\))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~26\ ))
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~34\ = CARRY(( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(2))))) # (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(2))) # (\sig_control_first_muxs~combout\ 
-- & ((\TERCEIRO_PIPE_recovery|Temp\(4)))))) ) + ( (\PIPE1|Temp[36]~DUPLICATE_q\ & ((!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\) # (!\sig_control_first_muxs~combout\))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110001000100000000000000000000111000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EHBEQ_adiantado2|ALT_INV_Temp~DUPLICATE_q\,
	datab => \ALT_INV_sig_control_first_muxs~combout\,
	datac => \PIPE1|ALT_INV_Temp\(2),
	datad => \TERCEIRO_PIPE_recovery|ALT_INV_Temp\(4),
	dataf => \PIPE1|ALT_INV_Temp[36]~DUPLICATE_q\,
	cin => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~26\,
	sumout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~33_sumout\,
	cout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~34\);

-- Location: LABCELL_X75_Y40_N15
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~9_sumout\ = SUM(( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(16))))) # (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(16))) # 
-- (\sig_control_first_muxs~combout\ & ((\TERCEIRO_PIPE_recovery|Temp\(5)))))) ) + ( (\PIPE1|Temp\(37) & ((!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\) # (!\sig_control_first_muxs~combout\))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~34\ ))
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~10\ = CARRY(( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(16))))) # (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(16))) # 
-- (\sig_control_first_muxs~combout\ & ((\TERCEIRO_PIPE_recovery|Temp\(5)))))) ) + ( (\PIPE1|Temp\(37) & ((!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\) # (!\sig_control_first_muxs~combout\))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110001000100000000000000000000111000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EHBEQ_adiantado2|ALT_INV_Temp~DUPLICATE_q\,
	datab => \ALT_INV_sig_control_first_muxs~combout\,
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \TERCEIRO_PIPE_recovery|ALT_INV_Temp\(5),
	dataf => \PIPE1|ALT_INV_Temp\(37),
	cin => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~34\,
	sumout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~9_sumout\,
	cout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~10\);

-- Location: LABCELL_X75_Y40_N18
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~21_sumout\ = SUM(( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(29))))) # (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(29))) # 
-- (\sig_control_first_muxs~combout\ & ((\TERCEIRO_PIPE_recovery|Temp\(6)))))) ) + ( (\PIPE1|Temp\(38) & ((!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\) # (!\sig_control_first_muxs~combout\))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~10\ ))
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~22\ = CARRY(( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(29))))) # (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(29))) # 
-- (\sig_control_first_muxs~combout\ & ((\TERCEIRO_PIPE_recovery|Temp\(6)))))) ) + ( (\PIPE1|Temp\(38) & ((!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\) # (!\sig_control_first_muxs~combout\))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110001000100000000000000000000111000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EHBEQ_adiantado2|ALT_INV_Temp~DUPLICATE_q\,
	datab => \ALT_INV_sig_control_first_muxs~combout\,
	datac => \PIPE1|ALT_INV_Temp\(29),
	datad => \TERCEIRO_PIPE_recovery|ALT_INV_Temp\(6),
	dataf => \PIPE1|ALT_INV_Temp\(38),
	cin => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~10\,
	sumout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~21_sumout\,
	cout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~22\);

-- Location: LABCELL_X74_Y37_N21
\MUX_CONTROLA_PC|X[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_CONTROLA_PC|X[6]~5_combout\ = ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~21_sumout\ & ( ((!\dinamic_controle~0_combout\ & (\PCP4|Add0~21_sumout\)) # (\dinamic_controle~0_combout\ & ((\PIPE3|Temp\(76))))) # (\PC1|Temp[28]~0_combout\) ) ) # ( 
-- !\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~21_sumout\ & ( (!\PC1|Temp[28]~0_combout\ & ((!\dinamic_controle~0_combout\ & (\PCP4|Add0~21_sumout\)) # (\dinamic_controle~0_combout\ & ((\PIPE3|Temp\(76)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_dinamic_controle~0_combout\,
	datab => \PC1|ALT_INV_Temp[28]~0_combout\,
	datac => \PCP4|ALT_INV_Add0~21_sumout\,
	datad => \PIPE3|ALT_INV_Temp\(76),
	dataf => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~21_sumout\,
	combout => \MUX_CONTROLA_PC|X[6]~5_combout\);

-- Location: FF_X74_Y37_N23
\PC1|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \MUX_CONTROLA_PC|X[6]~5_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(6));

-- Location: FF_X74_Y37_N19
\PC1|Temp[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \MUX_CONTROLA_PC|X[7]~4_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp[7]~DUPLICATE_q\);

-- Location: LABCELL_X70_Y38_N24
\memI|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux25~1_combout\ = ( !\PC1|Temp[7]~DUPLICATE_q\ & ( (!\PC1|Temp\(3) & (!\PC1|Temp\(9) & !\PC1|Temp\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(3),
	datab => \PC1|ALT_INV_Temp\(9),
	datac => \PC1|ALT_INV_Temp\(6),
	dataf => \PC1|ALT_INV_Temp[7]~DUPLICATE_q\,
	combout => \memI|Mux25~1_combout\);

-- Location: LABCELL_X70_Y38_N33
\memI|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux25~2_combout\ = ( \memI|Mux25~0_combout\ & ( \memI|Mux25~1_combout\ & ( (!\PC1|Temp\(10) & (((\PC1|Temp\(11))))) # (\PC1|Temp\(10) & ((!\memI|Mux2~3_combout\) # ((!\PC1|Temp\(11)) # (!\memI|Mux2~0_combout\)))) ) ) ) # ( !\memI|Mux25~0_combout\ & 
-- ( \memI|Mux25~1_combout\ & ( (!\PC1|Temp\(10)) # ((!\memI|Mux2~3_combout\) # ((!\PC1|Temp\(11)) # (!\memI|Mux2~0_combout\))) ) ) ) # ( \memI|Mux25~0_combout\ & ( !\memI|Mux25~1_combout\ & ( (!\PC1|Temp\(10)) # ((!\memI|Mux2~3_combout\) # 
-- ((!\PC1|Temp\(11)) # (!\memI|Mux2~0_combout\))) ) ) ) # ( !\memI|Mux25~0_combout\ & ( !\memI|Mux25~1_combout\ & ( (!\PC1|Temp\(10)) # ((!\memI|Mux2~3_combout\) # ((!\PC1|Temp\(11)) # (!\memI|Mux2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111111111111111011111111111111100101111101011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(10),
	datab => \memI|ALT_INV_Mux2~3_combout\,
	datac => \PC1|ALT_INV_Temp\(11),
	datad => \memI|ALT_INV_Mux2~0_combout\,
	datae => \memI|ALT_INV_Mux25~0_combout\,
	dataf => \memI|ALT_INV_Mux25~1_combout\,
	combout => \memI|Mux25~2_combout\);

-- Location: FF_X70_Y38_N35
\PIPE1|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux25~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(6));

-- Location: FF_X74_Y41_N37
\PIPE2|Temp[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(6),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp[16]~DUPLICATE_q\);

-- Location: LABCELL_X74_Y37_N45
\PCP4|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~17_sumout\ = SUM(( \PC1|Temp\(7) ) + ( GND ) + ( \PCP4|Add0~22\ ))
-- \PCP4|Add0~18\ = CARRY(( \PC1|Temp\(7) ) + ( GND ) + ( \PCP4|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(7),
	cin => \PCP4|Add0~22\,
	sumout => \PCP4|Add0~17_sumout\,
	cout => \PCP4|Add0~18\);

-- Location: FF_X74_Y37_N47
\PIPE1|Temp[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PCP4|Add0~17_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(39));

-- Location: FF_X74_Y37_N58
\PIPE2|Temp[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(39),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(113));

-- Location: LABCELL_X75_Y37_N45
\inPC|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~17_sumout\ = SUM(( \PIPE2|Temp\(13) ) + ( \PIPE2|Temp\(113) ) + ( \inPC|Add0~22\ ))
-- \inPC|Add0~18\ = CARRY(( \PIPE2|Temp\(13) ) + ( \PIPE2|Temp\(113) ) + ( \inPC|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE2|ALT_INV_Temp\(13),
	datac => \PIPE2|ALT_INV_Temp\(113),
	cin => \inPC|Add0~22\,
	sumout => \inPC|Add0~17_sumout\,
	cout => \inPC|Add0~18\);

-- Location: LABCELL_X75_Y37_N48
\inPC|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~29_sumout\ = SUM(( \PIPE2|Temp[16]~DUPLICATE_q\ ) + ( \PIPE2|Temp\(114) ) + ( \inPC|Add0~18\ ))
-- \inPC|Add0~30\ = CARRY(( \PIPE2|Temp[16]~DUPLICATE_q\ ) + ( \PIPE2|Temp\(114) ) + ( \inPC|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE2|ALT_INV_Temp\(114),
	datac => \PIPE2|ALT_INV_Temp[16]~DUPLICATE_q\,
	cin => \inPC|Add0~18\,
	sumout => \inPC|Add0~29_sumout\,
	cout => \inPC|Add0~30\);

-- Location: LABCELL_X75_Y37_N51
\inPC|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~37_sumout\ = SUM(( \PIPE2|Temp\(10) ) + ( \PIPE2|Temp\(115) ) + ( \inPC|Add0~30\ ))
-- \inPC|Add0~38\ = CARRY(( \PIPE2|Temp\(10) ) + ( \PIPE2|Temp\(115) ) + ( \inPC|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE2|ALT_INV_Temp\(10),
	dataf => \PIPE2|ALT_INV_Temp\(115),
	cin => \inPC|Add0~30\,
	sumout => \inPC|Add0~37_sumout\,
	cout => \inPC|Add0~38\);

-- Location: FF_X75_Y37_N53
\PIPE3|Temp[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~37_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(79));

-- Location: FF_X75_Y41_N23
\PRIMEIRO_PIPE_recovery|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PC1|Temp\(9),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PRIMEIRO_PIPE_recovery|Temp\(9));

-- Location: FF_X75_Y41_N4
\SEGUNDO_PIPE_recovery|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PRIMEIRO_PIPE_recovery|Temp\(9),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SEGUNDO_PIPE_recovery|Temp\(9));

-- Location: FF_X75_Y40_N29
\TERCEIRO_PIPE_recovery|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \SEGUNDO_PIPE_recovery|Temp\(9),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TERCEIRO_PIPE_recovery|Temp\(9));

-- Location: LABCELL_X71_Y39_N39
\PRIMEIRO_PIPE_recovery|Temp[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PRIMEIRO_PIPE_recovery|Temp[8]~feeder_combout\ = ( \PC1|Temp\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC1|ALT_INV_Temp\(8),
	combout => \PRIMEIRO_PIPE_recovery|Temp[8]~feeder_combout\);

-- Location: FF_X71_Y39_N41
\PRIMEIRO_PIPE_recovery|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PRIMEIRO_PIPE_recovery|Temp[8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PRIMEIRO_PIPE_recovery|Temp\(8));

-- Location: LABCELL_X71_Y39_N36
\SEGUNDO_PIPE_recovery|Temp[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SEGUNDO_PIPE_recovery|Temp[8]~feeder_combout\ = \PRIMEIRO_PIPE_recovery|Temp\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PRIMEIRO_PIPE_recovery|ALT_INV_Temp\(8),
	combout => \SEGUNDO_PIPE_recovery|Temp[8]~feeder_combout\);

-- Location: FF_X71_Y39_N37
\SEGUNDO_PIPE_recovery|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \SEGUNDO_PIPE_recovery|Temp[8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SEGUNDO_PIPE_recovery|Temp\(8));

-- Location: FF_X75_Y40_N26
\TERCEIRO_PIPE_recovery|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \SEGUNDO_PIPE_recovery|Temp\(8),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TERCEIRO_PIPE_recovery|Temp\(8));

-- Location: FF_X75_Y37_N4
\PIPE1|Temp[40]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PCP4|Add0~29_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp[40]~DUPLICATE_q\);

-- Location: LABCELL_X71_Y38_N15
\PRIMEIRO_PIPE_recovery|Temp[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PRIMEIRO_PIPE_recovery|Temp[7]~feeder_combout\ = ( \PC1|Temp[7]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC1|ALT_INV_Temp[7]~DUPLICATE_q\,
	combout => \PRIMEIRO_PIPE_recovery|Temp[7]~feeder_combout\);

-- Location: FF_X71_Y38_N17
\PRIMEIRO_PIPE_recovery|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PRIMEIRO_PIPE_recovery|Temp[7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PRIMEIRO_PIPE_recovery|Temp\(7));

-- Location: LABCELL_X71_Y38_N12
\SEGUNDO_PIPE_recovery|Temp[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SEGUNDO_PIPE_recovery|Temp[7]~feeder_combout\ = \PRIMEIRO_PIPE_recovery|Temp\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PRIMEIRO_PIPE_recovery|ALT_INV_Temp\(7),
	combout => \SEGUNDO_PIPE_recovery|Temp[7]~feeder_combout\);

-- Location: FF_X71_Y38_N13
\SEGUNDO_PIPE_recovery|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \SEGUNDO_PIPE_recovery|Temp[7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SEGUNDO_PIPE_recovery|Temp\(7));

-- Location: FF_X75_Y40_N23
\TERCEIRO_PIPE_recovery|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \SEGUNDO_PIPE_recovery|Temp\(7),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TERCEIRO_PIPE_recovery|Temp\(7));

-- Location: LABCELL_X75_Y40_N21
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~17_sumout\ = SUM(( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(16))))) # (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(16))) # 
-- (\sig_control_first_muxs~combout\ & ((\TERCEIRO_PIPE_recovery|Temp\(7)))))) ) + ( (\PIPE1|Temp\(39) & ((!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\) # (!\sig_control_first_muxs~combout\))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~22\ ))
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~18\ = CARRY(( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(16))))) # (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(16))) # 
-- (\sig_control_first_muxs~combout\ & ((\TERCEIRO_PIPE_recovery|Temp\(7)))))) ) + ( (\PIPE1|Temp\(39) & ((!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\) # (!\sig_control_first_muxs~combout\))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110001000100000000000000000000111000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EHBEQ_adiantado2|ALT_INV_Temp~DUPLICATE_q\,
	datab => \ALT_INV_sig_control_first_muxs~combout\,
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \TERCEIRO_PIPE_recovery|ALT_INV_Temp\(7),
	dataf => \PIPE1|ALT_INV_Temp\(39),
	cin => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~22\,
	sumout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~17_sumout\,
	cout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~18\);

-- Location: LABCELL_X75_Y40_N24
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~29_sumout\ = SUM(( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(6))))) # (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(6))) # 
-- (\sig_control_first_muxs~combout\ & ((\TERCEIRO_PIPE_recovery|Temp\(8)))))) ) + ( (\PIPE1|Temp[40]~DUPLICATE_q\ & ((!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\) # (!\sig_control_first_muxs~combout\))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~18\ ))
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~30\ = CARRY(( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(6))))) # (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(6))) # (\sig_control_first_muxs~combout\ 
-- & ((\TERCEIRO_PIPE_recovery|Temp\(8)))))) ) + ( (\PIPE1|Temp[40]~DUPLICATE_q\ & ((!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\) # (!\sig_control_first_muxs~combout\))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110001000100000000000000000000111000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EHBEQ_adiantado2|ALT_INV_Temp~DUPLICATE_q\,
	datab => \ALT_INV_sig_control_first_muxs~combout\,
	datac => \PIPE1|ALT_INV_Temp\(6),
	datad => \TERCEIRO_PIPE_recovery|ALT_INV_Temp\(8),
	dataf => \PIPE1|ALT_INV_Temp[40]~DUPLICATE_q\,
	cin => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~18\,
	sumout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~29_sumout\,
	cout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~30\);

-- Location: LABCELL_X75_Y40_N27
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~37_sumout\ = SUM(( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(0))))) # (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(0))) # 
-- (\sig_control_first_muxs~combout\ & ((\TERCEIRO_PIPE_recovery|Temp\(9)))))) ) + ( (\PIPE1|Temp\(41) & ((!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\) # (!\sig_control_first_muxs~combout\))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~30\ ))
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~38\ = CARRY(( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(0))))) # (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(0))) # (\sig_control_first_muxs~combout\ 
-- & ((\TERCEIRO_PIPE_recovery|Temp\(9)))))) ) + ( (\PIPE1|Temp\(41) & ((!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\) # (!\sig_control_first_muxs~combout\))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110001000100000000000000000000111000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EHBEQ_adiantado2|ALT_INV_Temp~DUPLICATE_q\,
	datab => \ALT_INV_sig_control_first_muxs~combout\,
	datac => \PIPE1|ALT_INV_Temp\(0),
	datad => \TERCEIRO_PIPE_recovery|ALT_INV_Temp\(9),
	dataf => \PIPE1|ALT_INV_Temp\(41),
	cin => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~30\,
	sumout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~37_sumout\,
	cout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~38\);

-- Location: LABCELL_X74_Y37_N6
\MUX_CONTROLA_PC|X[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_CONTROLA_PC|X[9]~9_combout\ = ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~37_sumout\ & ( ((!\dinamic_controle~0_combout\ & (\PCP4|Add0~37_sumout\)) # (\dinamic_controle~0_combout\ & ((\PIPE3|Temp\(79))))) # (\PC1|Temp[28]~0_combout\) ) ) # ( 
-- !\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~37_sumout\ & ( (!\PC1|Temp[28]~0_combout\ & ((!\dinamic_controle~0_combout\ & (\PCP4|Add0~37_sumout\)) # (\dinamic_controle~0_combout\ & ((\PIPE3|Temp\(79)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_dinamic_controle~0_combout\,
	datab => \PC1|ALT_INV_Temp[28]~0_combout\,
	datac => \PCP4|ALT_INV_Add0~37_sumout\,
	datad => \PIPE3|ALT_INV_Temp\(79),
	dataf => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~37_sumout\,
	combout => \MUX_CONTROLA_PC|X[9]~9_combout\);

-- Location: FF_X74_Y37_N7
\PC1|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \MUX_CONTROLA_PC|X[9]~9_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(9));

-- Location: LABCELL_X70_Y38_N27
\memI|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux2~3_combout\ = ( \PC1|Temp\(8) & ( (\PC1|Temp\(9) & (\PC1|Temp\(4) & \PC1|Temp\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC1|ALT_INV_Temp\(9),
	datac => \PC1|ALT_INV_Temp\(4),
	datad => \PC1|ALT_INV_Temp\(3),
	dataf => \PC1|ALT_INV_Temp\(8),
	combout => \memI|Mux2~3_combout\);

-- Location: LABCELL_X70_Y38_N3
\memI|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux15~1_combout\ = ( !\PC1|Temp\(6) & ( (!\PC1|Temp\(2) & (!\PC1|Temp[7]~DUPLICATE_q\ & !\PC1|Temp\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC1|ALT_INV_Temp\(2),
	datac => \PC1|ALT_INV_Temp[7]~DUPLICATE_q\,
	datad => \PC1|ALT_INV_Temp\(9),
	dataf => \PC1|ALT_INV_Temp\(6),
	combout => \memI|Mux15~1_combout\);

-- Location: LABCELL_X70_Y38_N45
\memI|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux15~0_combout\ = ( \PC1|Temp\(5) & ( (!\PC1|Temp\(3) & (\PC1|Temp\(4) & \PC1|Temp\(8))) # (\PC1|Temp\(3) & (!\PC1|Temp\(4) & !\PC1|Temp\(8))) ) ) # ( !\PC1|Temp\(5) & ( (!\PC1|Temp\(3) & (!\PC1|Temp\(4) & !\PC1|Temp\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000001000010010000100100001001000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(3),
	datab => \PC1|ALT_INV_Temp\(4),
	datac => \PC1|ALT_INV_Temp\(8),
	dataf => \PC1|ALT_INV_Temp\(5),
	combout => \memI|Mux15~0_combout\);

-- Location: LABCELL_X70_Y38_N15
\memI|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux15~2_combout\ = ( \PC1|Temp\(10) & ( \PC1|Temp\(11) & ( (!\memI|Mux2~3_combout\) # (!\memI|Mux2~0_combout\) ) ) ) # ( !\PC1|Temp\(10) & ( \PC1|Temp\(11) ) ) # ( \PC1|Temp\(10) & ( !\PC1|Temp\(11) ) ) # ( !\PC1|Temp\(10) & ( !\PC1|Temp\(11) & ( 
-- (!\memI|Mux15~1_combout\) # (!\memI|Mux15~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111111111111111111111111111111111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memI|ALT_INV_Mux2~3_combout\,
	datab => \memI|ALT_INV_Mux15~1_combout\,
	datac => \memI|ALT_INV_Mux15~0_combout\,
	datad => \memI|ALT_INV_Mux2~0_combout\,
	datae => \PC1|ALT_INV_Temp\(10),
	dataf => \PC1|ALT_INV_Temp\(11),
	combout => \memI|Mux15~2_combout\);

-- Location: FF_X70_Y38_N16
\PIPE1|Temp[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux15~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp[16]~DUPLICATE_q\);

-- Location: FF_X80_Y40_N44
\PIPE2|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp[16]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(13));

-- Location: FF_X75_Y37_N47
\PIPE3|Temp[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~17_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(77));

-- Location: LABCELL_X74_Y37_N18
\MUX_CONTROLA_PC|X[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_CONTROLA_PC|X[7]~4_combout\ = ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~17_sumout\ & ( ((!\dinamic_controle~0_combout\ & ((\PCP4|Add0~17_sumout\))) # (\dinamic_controle~0_combout\ & (\PIPE3|Temp\(77)))) # (\PC1|Temp[28]~0_combout\) ) ) # ( 
-- !\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~17_sumout\ & ( (!\PC1|Temp[28]~0_combout\ & ((!\dinamic_controle~0_combout\ & ((\PCP4|Add0~17_sumout\))) # (\dinamic_controle~0_combout\ & (\PIPE3|Temp\(77))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_dinamic_controle~0_combout\,
	datab => \PC1|ALT_INV_Temp[28]~0_combout\,
	datac => \PIPE3|ALT_INV_Temp\(77),
	datad => \PCP4|ALT_INV_Add0~17_sumout\,
	dataf => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~17_sumout\,
	combout => \MUX_CONTROLA_PC|X[7]~4_combout\);

-- Location: FF_X74_Y37_N20
\PC1|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \MUX_CONTROLA_PC|X[7]~4_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(7));

-- Location: FF_X75_Y37_N49
\PIPE3|Temp[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~29_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(78));

-- Location: LABCELL_X74_Y37_N0
\MUX_CONTROLA_PC|X[8]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_CONTROLA_PC|X[8]~7_combout\ = ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~29_sumout\ & ( ((!\dinamic_controle~0_combout\ & (\PCP4|Add0~29_sumout\)) # (\dinamic_controle~0_combout\ & ((\PIPE3|Temp\(78))))) # (\PC1|Temp[28]~0_combout\) ) ) # ( 
-- !\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~29_sumout\ & ( (!\PC1|Temp[28]~0_combout\ & ((!\dinamic_controle~0_combout\ & (\PCP4|Add0~29_sumout\)) # (\dinamic_controle~0_combout\ & ((\PIPE3|Temp\(78)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_dinamic_controle~0_combout\,
	datab => \PC1|ALT_INV_Temp[28]~0_combout\,
	datac => \PCP4|ALT_INV_Add0~29_sumout\,
	datad => \PIPE3|ALT_INV_Temp\(78),
	dataf => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~29_sumout\,
	combout => \MUX_CONTROLA_PC|X[8]~7_combout\);

-- Location: FF_X74_Y37_N2
\PC1|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \MUX_CONTROLA_PC|X[8]~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(8));

-- Location: LABCELL_X70_Y38_N21
\memI|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux29~0_combout\ = ( \PC1|Temp\(8) & ( (\PC1|Temp\(5) & (!\PC1|Temp\(2) & (\PC1|Temp\(4) & !\PC1|Temp\(3)))) ) ) # ( !\PC1|Temp\(8) & ( (!\PC1|Temp\(5) & (\PC1|Temp\(2) & (\PC1|Temp\(4) & !\PC1|Temp\(3)))) # (\PC1|Temp\(5) & (!\PC1|Temp\(2) & 
-- (!\PC1|Temp\(4) & \PC1|Temp\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000000000000100100000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(5),
	datab => \PC1|ALT_INV_Temp\(2),
	datac => \PC1|ALT_INV_Temp\(4),
	datad => \PC1|ALT_INV_Temp\(3),
	dataf => \PC1|ALT_INV_Temp\(8),
	combout => \memI|Mux29~0_combout\);

-- Location: LABCELL_X70_Y38_N39
\memI|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux31~0_combout\ = ( !\PC1|Temp\(6) & ( (!\PC1|Temp[7]~DUPLICATE_q\ & !\PC1|Temp\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC1|ALT_INV_Temp[7]~DUPLICATE_q\,
	datad => \PC1|ALT_INV_Temp\(9),
	dataf => \PC1|ALT_INV_Temp\(6),
	combout => \memI|Mux31~0_combout\);

-- Location: LABCELL_X70_Y38_N54
\memI|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux29~1_combout\ = ( \PC1|Temp\(11) & ( (!\memI|Mux2~0_combout\) # (!\memI|Mux2~3_combout\) ) ) # ( !\PC1|Temp\(11) & ( (!\PC1|Temp\(5) & (!\PC1|Temp\(2) & ((!\memI|Mux2~0_combout\) # (!\memI|Mux2~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000100010001000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(5),
	datab => \PC1|ALT_INV_Temp\(2),
	datac => \memI|ALT_INV_Mux2~0_combout\,
	datad => \memI|ALT_INV_Mux2~3_combout\,
	dataf => \PC1|ALT_INV_Temp\(11),
	combout => \memI|Mux29~1_combout\);

-- Location: LABCELL_X70_Y38_N36
\memI|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux29~2_combout\ = ( \PC1|Temp\(11) & ( (!\PC1|Temp\(10)) # (\memI|Mux29~1_combout\) ) ) # ( !\PC1|Temp\(11) & ( (!\memI|Mux29~0_combout\) # ((!\memI|Mux31~0_combout\) # ((\PC1|Temp\(10)) # (\memI|Mux29~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111111111111011111111111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memI|ALT_INV_Mux29~0_combout\,
	datab => \memI|ALT_INV_Mux31~0_combout\,
	datac => \memI|ALT_INV_Mux29~1_combout\,
	datad => \PC1|ALT_INV_Temp\(10),
	dataf => \PC1|ALT_INV_Temp\(11),
	combout => \memI|Mux29~2_combout\);

-- Location: FF_X70_Y38_N37
\PIPE1|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux29~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(2));

-- Location: FF_X83_Y40_N34
\PIPE2|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(2),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(12));

-- Location: FF_X75_Y37_N38
\PIPE3|Temp[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~33_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(74));

-- Location: LABCELL_X74_Y37_N12
\MUX_CONTROLA_PC|X[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_CONTROLA_PC|X[4]~8_combout\ = ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~33_sumout\ & ( ((!\dinamic_controle~0_combout\ & (\PCP4|Add0~33_sumout\)) # (\dinamic_controle~0_combout\ & ((\PIPE3|Temp\(74))))) # (\PC1|Temp[28]~0_combout\) ) ) # ( 
-- !\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~33_sumout\ & ( (!\PC1|Temp[28]~0_combout\ & ((!\dinamic_controle~0_combout\ & (\PCP4|Add0~33_sumout\)) # (\dinamic_controle~0_combout\ & ((\PIPE3|Temp\(74)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_dinamic_controle~0_combout\,
	datab => \PC1|ALT_INV_Temp[28]~0_combout\,
	datac => \PCP4|ALT_INV_Add0~33_sumout\,
	datad => \PIPE3|ALT_INV_Temp\(74),
	dataf => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~33_sumout\,
	combout => \MUX_CONTROLA_PC|X[4]~8_combout\);

-- Location: FF_X74_Y37_N14
\PC1|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \MUX_CONTROLA_PC|X[4]~8_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(4));

-- Location: FF_X75_Y37_N40
\PIPE3|Temp[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~9_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(75));

-- Location: LABCELL_X74_Y37_N3
\MUX_CONTROLA_PC|X[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_CONTROLA_PC|X[5]~2_combout\ = ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~9_sumout\ & ( ((!\dinamic_controle~0_combout\ & (\PCP4|Add0~9_sumout\)) # (\dinamic_controle~0_combout\ & ((\PIPE3|Temp\(75))))) # (\PC1|Temp[28]~0_combout\) ) ) # ( 
-- !\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~9_sumout\ & ( (!\PC1|Temp[28]~0_combout\ & ((!\dinamic_controle~0_combout\ & (\PCP4|Add0~9_sumout\)) # (\dinamic_controle~0_combout\ & ((\PIPE3|Temp\(75)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_dinamic_controle~0_combout\,
	datab => \PC1|ALT_INV_Temp[28]~0_combout\,
	datac => \PCP4|ALT_INV_Add0~9_sumout\,
	datad => \PIPE3|ALT_INV_Temp\(75),
	dataf => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~9_sumout\,
	combout => \MUX_CONTROLA_PC|X[5]~2_combout\);

-- Location: FF_X74_Y37_N5
\PC1|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \MUX_CONTROLA_PC|X[5]~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(5));

-- Location: LABCELL_X70_Y38_N18
\memI|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux2~0_combout\ = ( \PC1|Temp[7]~DUPLICATE_q\ & ( (\PC1|Temp\(5) & (\PC1|Temp\(2) & \PC1|Temp\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(5),
	datab => \PC1|ALT_INV_Temp\(2),
	datac => \PC1|ALT_INV_Temp\(6),
	dataf => \PC1|ALT_INV_Temp[7]~DUPLICATE_q\,
	combout => \memI|Mux2~0_combout\);

-- Location: LABCELL_X71_Y38_N30
\memI|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux3~0_combout\ = ( \PC1|Temp[7]~DUPLICATE_q\ & ( !\PC1|Temp\(3) ) ) # ( !\PC1|Temp[7]~DUPLICATE_q\ & ( (!\PC1|Temp\(3) & (((\PC1|Temp\(2) & \PC1|Temp\(8))) # (\PC1|Temp\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000101010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(3),
	datab => \PC1|ALT_INV_Temp\(2),
	datac => \PC1|ALT_INV_Temp\(6),
	datad => \PC1|ALT_INV_Temp\(8),
	dataf => \PC1|ALT_INV_Temp[7]~DUPLICATE_q\,
	combout => \memI|Mux3~0_combout\);

-- Location: LABCELL_X70_Y38_N0
\memI|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux3~1_combout\ = ( \PC1|Temp\(8) & ( (\PC1|Temp\(4) & ((\PC1|Temp\(5)) # (\PC1|Temp\(2)))) ) ) # ( !\PC1|Temp\(8) & ( (\PC1|Temp\(2) & (!\PC1|Temp\(5) & \PC1|Temp\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC1|ALT_INV_Temp\(2),
	datac => \PC1|ALT_INV_Temp\(5),
	datad => \PC1|ALT_INV_Temp\(4),
	dataf => \PC1|ALT_INV_Temp\(8),
	combout => \memI|Mux3~1_combout\);

-- Location: LABCELL_X71_Y38_N18
\memI|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux3~2_combout\ = ( \PC1|Temp\(11) & ( (\PC1|Temp\(3) & !\PC1|Temp\(9)) ) ) # ( !\PC1|Temp\(11) & ( (\PC1|Temp\(9)) # (\PC1|Temp\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010100000101000001011111010111110101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(3),
	datac => \PC1|ALT_INV_Temp\(9),
	datae => \PC1|ALT_INV_Temp\(11),
	combout => \memI|Mux3~2_combout\);

-- Location: LABCELL_X71_Y38_N27
\memI|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux3~3_combout\ = ( \memI|Mux3~1_combout\ & ( \memI|Mux3~2_combout\ ) ) # ( !\memI|Mux3~1_combout\ & ( \memI|Mux3~2_combout\ ) ) # ( \memI|Mux3~1_combout\ & ( !\memI|Mux3~2_combout\ & ( ((!\PC1|Temp\(10) & (\PC1|Temp\(11))) # (\PC1|Temp\(10) & 
-- ((!\memI|Mux2~0_combout\)))) # (\memI|Mux3~0_combout\) ) ) ) # ( !\memI|Mux3~1_combout\ & ( !\memI|Mux3~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010111111100111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(11),
	datab => \memI|ALT_INV_Mux2~0_combout\,
	datac => \memI|ALT_INV_Mux3~0_combout\,
	datad => \PC1|ALT_INV_Temp\(10),
	datae => \memI|ALT_INV_Mux3~1_combout\,
	dataf => \memI|ALT_INV_Mux3~2_combout\,
	combout => \memI|Mux3~3_combout\);

-- Location: FF_X71_Y38_N29
\PIPE1|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux3~3_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(28));

-- Location: LABCELL_X71_Y38_N3
\dinamic_controle~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dinamic_controle~0_combout\ = ( \controle|controle_de_beq|table|flip2|Temp~q\ & ( \controle|controle_de_beq|table|ehbeqadiantado~q\ & ( (\PIPE1|Temp\(28) & (!\PIPE1|Temp\(29) & !\PIPE1|Temp\(0))) ) ) ) # ( !\controle|controle_de_beq|table|flip2|Temp~q\ & 
-- ( \controle|controle_de_beq|table|ehbeqadiantado~q\ & ( (\PIPE1|Temp\(28) & (!\PIPE1|Temp\(29) & !\PIPE1|Temp\(0))) ) ) ) # ( \controle|controle_de_beq|table|flip2|Temp~q\ & ( !\controle|controle_de_beq|table|ehbeqadiantado~q\ & ( 
-- \PIPE3|Temp[69]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111101000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(28),
	datab => \PIPE1|ALT_INV_Temp\(29),
	datac => \PIPE1|ALT_INV_Temp\(0),
	datad => \PIPE3|ALT_INV_Temp[69]~DUPLICATE_q\,
	datae => \controle|controle_de_beq|table|flip2|ALT_INV_Temp~q\,
	dataf => \controle|controle_de_beq|table|ALT_INV_ehbeqadiantado~q\,
	combout => \dinamic_controle~0_combout\);

-- Location: LABCELL_X74_Y37_N54
\PCP4|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~5_sumout\ = SUM(( \PC1|Temp\(10) ) + ( GND ) + ( \PCP4|Add0~38\ ))
-- \PCP4|Add0~6\ = CARRY(( \PC1|Temp\(10) ) + ( GND ) + ( \PCP4|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC1|ALT_INV_Temp\(10),
	cin => \PCP4|Add0~38\,
	sumout => \PCP4|Add0~5_sumout\,
	cout => \PCP4|Add0~6\);

-- Location: FF_X74_Y37_N56
\PIPE1|Temp[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PCP4|Add0~5_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(42));

-- Location: FF_X74_Y40_N34
\PIPE2|Temp[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(42),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(116));

-- Location: LABCELL_X75_Y37_N54
\inPC|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~5_sumout\ = SUM(( \PIPE2|Temp\(10) ) + ( \PIPE2|Temp\(116) ) + ( \inPC|Add0~38\ ))
-- \inPC|Add0~6\ = CARRY(( \PIPE2|Temp\(10) ) + ( \PIPE2|Temp\(116) ) + ( \inPC|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE2|ALT_INV_Temp\(10),
	datac => \PIPE2|ALT_INV_Temp\(116),
	cin => \inPC|Add0~38\,
	sumout => \inPC|Add0~5_sumout\,
	cout => \inPC|Add0~6\);

-- Location: FF_X75_Y37_N56
\PIPE3|Temp[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~5_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(80));

-- Location: FF_X77_Y37_N44
\PRIMEIRO_PIPE_recovery|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PC1|Temp\(10),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PRIMEIRO_PIPE_recovery|Temp\(10));

-- Location: FF_X77_Y37_N46
\SEGUNDO_PIPE_recovery|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PRIMEIRO_PIPE_recovery|Temp\(10),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SEGUNDO_PIPE_recovery|Temp\(10));

-- Location: FF_X75_Y40_N32
\TERCEIRO_PIPE_recovery|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \SEGUNDO_PIPE_recovery|Temp\(10),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TERCEIRO_PIPE_recovery|Temp\(10));

-- Location: LABCELL_X75_Y40_N30
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~5_sumout\ = SUM(( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(0))))) # (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(0))) # 
-- (\sig_control_first_muxs~combout\ & ((\TERCEIRO_PIPE_recovery|Temp\(10)))))) ) + ( (\PIPE1|Temp\(42) & ((!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\) # (!\sig_control_first_muxs~combout\))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~38\ ))
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~6\ = CARRY(( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(0))))) # (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(0))) # (\sig_control_first_muxs~combout\ 
-- & ((\TERCEIRO_PIPE_recovery|Temp\(10)))))) ) + ( (\PIPE1|Temp\(42) & ((!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\) # (!\sig_control_first_muxs~combout\))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110001000100000000000000000000111000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EHBEQ_adiantado2|ALT_INV_Temp~DUPLICATE_q\,
	datab => \ALT_INV_sig_control_first_muxs~combout\,
	datac => \PIPE1|ALT_INV_Temp\(0),
	datad => \TERCEIRO_PIPE_recovery|ALT_INV_Temp\(10),
	dataf => \PIPE1|ALT_INV_Temp\(42),
	cin => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~38\,
	sumout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~5_sumout\,
	cout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~6\);

-- Location: LABCELL_X74_Y37_N9
\MUX_CONTROLA_PC|X[10]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_CONTROLA_PC|X[10]~1_combout\ = ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~5_sumout\ & ( ((!\dinamic_controle~0_combout\ & ((\PCP4|Add0~5_sumout\))) # (\dinamic_controle~0_combout\ & (\PIPE3|Temp\(80)))) # (\PC1|Temp[28]~0_combout\) ) ) # ( 
-- !\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~5_sumout\ & ( (!\PC1|Temp[28]~0_combout\ & ((!\dinamic_controle~0_combout\ & ((\PCP4|Add0~5_sumout\))) # (\dinamic_controle~0_combout\ & (\PIPE3|Temp\(80))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_dinamic_controle~0_combout\,
	datab => \PC1|ALT_INV_Temp[28]~0_combout\,
	datac => \PIPE3|ALT_INV_Temp\(80),
	datad => \PCP4|ALT_INV_Add0~5_sumout\,
	dataf => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~5_sumout\,
	combout => \MUX_CONTROLA_PC|X[10]~1_combout\);

-- Location: FF_X74_Y37_N11
\PC1|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \MUX_CONTROLA_PC|X[10]~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(10));

-- Location: LABCELL_X71_Y38_N57
\memI|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux2~2_combout\ = ( !\PC1|Temp\(6) & ( (!\PC1|Temp\(9) & (!\PC1|Temp[7]~DUPLICATE_q\ & !\PC1|Temp\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(9),
	datac => \PC1|ALT_INV_Temp[7]~DUPLICATE_q\,
	datad => \PC1|ALT_INV_Temp\(8),
	dataf => \PC1|ALT_INV_Temp\(6),
	combout => \memI|Mux2~2_combout\);

-- Location: LABCELL_X70_Y38_N57
\memI|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux2~1_combout\ = ( !\PC1|Temp\(4) & ( (!\PC1|Temp\(2) & (!\PC1|Temp\(5) $ (\PC1|Temp\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010010000100100001001000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(5),
	datab => \PC1|ALT_INV_Temp\(2),
	datac => \PC1|ALT_INV_Temp\(3),
	dataf => \PC1|ALT_INV_Temp\(4),
	combout => \memI|Mux2~1_combout\);

-- Location: LABCELL_X71_Y38_N42
\memI|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux2~4_combout\ = ( \memI|Mux2~2_combout\ & ( \memI|Mux2~1_combout\ & ( (!\PC1|Temp\(11) & (\PC1|Temp\(10))) # (\PC1|Temp\(11) & ((!\PC1|Temp\(10)) # ((!\memI|Mux2~3_combout\) # (!\memI|Mux2~0_combout\)))) ) ) ) # ( !\memI|Mux2~2_combout\ & ( 
-- \memI|Mux2~1_combout\ & ( (!\PC1|Temp\(11)) # ((!\PC1|Temp\(10)) # ((!\memI|Mux2~3_combout\) # (!\memI|Mux2~0_combout\))) ) ) ) # ( \memI|Mux2~2_combout\ & ( !\memI|Mux2~1_combout\ & ( (!\PC1|Temp\(11)) # ((!\PC1|Temp\(10)) # ((!\memI|Mux2~3_combout\) # 
-- (!\memI|Mux2~0_combout\))) ) ) ) # ( !\memI|Mux2~2_combout\ & ( !\memI|Mux2~1_combout\ & ( (!\PC1|Temp\(11)) # ((!\PC1|Temp\(10)) # ((!\memI|Mux2~3_combout\) # (!\memI|Mux2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111111111111111011111111111111100111011101110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(11),
	datab => \PC1|ALT_INV_Temp\(10),
	datac => \memI|ALT_INV_Mux2~3_combout\,
	datad => \memI|ALT_INV_Mux2~0_combout\,
	datae => \memI|ALT_INV_Mux2~2_combout\,
	dataf => \memI|ALT_INV_Mux2~1_combout\,
	combout => \memI|Mux2~4_combout\);

-- Location: FF_X71_Y38_N44
\PIPE1|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux2~4_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(29));

-- Location: FF_X79_Y40_N38
\PIPE2|Temp[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(29),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp[14]~DUPLICATE_q\);

-- Location: FF_X80_Y40_N10
\PIPE2|Temp[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(0),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp[10]~DUPLICATE_q\);

-- Location: LABCELL_X77_Y42_N45
\operaULA|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \operaULA|Mux2~0_combout\ = ( !\PIPE2|Temp\(12) & ( (!\PIPE2|Temp[14]~DUPLICATE_q\ & (!\PIPE2|Temp[10]~DUPLICATE_q\ $ (\PIPE2|Temp\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE2|ALT_INV_Temp[14]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datad => \PIPE2|ALT_INV_Temp\(13),
	dataf => \PIPE2|ALT_INV_Temp\(12),
	combout => \operaULA|Mux2~0_combout\);

-- Location: LABCELL_X77_Y42_N12
\operaULA|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \operaULA|Mux3~0_combout\ = ( \PIPE2|Temp[10]~DUPLICATE_q\ & ( (!\PIPE2|Temp[14]~DUPLICATE_q\ & !\PIPE2|Temp\(12)) ) ) # ( !\PIPE2|Temp[10]~DUPLICATE_q\ & ( (!\PIPE2|Temp[14]~DUPLICATE_q\ & (!\PIPE2|Temp\(12) & !\PIPE2|Temp\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE2|ALT_INV_Temp[14]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(12),
	datad => \PIPE2|ALT_INV_Temp\(13),
	dataf => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	combout => \operaULA|Mux3~0_combout\);

-- Location: LABCELL_X77_Y42_N51
\operaULA|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \operaULA|Mux7~0_combout\ = ( !\controle|controle_de_beq|table|flip1|Temp~q\ & ( \PIPE2|Temp\(145) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	dataf => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	combout => \operaULA|Mux7~0_combout\);

-- Location: LABCELL_X74_Y42_N24
\ULA1|Mux28~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~15_combout\ = ( \operaULA|Mux3~0_combout\ & ( \operaULA|Mux7~0_combout\ ) ) # ( !\operaULA|Mux3~0_combout\ & ( \operaULA|Mux7~0_combout\ & ( \operaULA|Mux2~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \operaULA|ALT_INV_Mux2~0_combout\,
	datae => \operaULA|ALT_INV_Mux3~0_combout\,
	dataf => \operaULA|ALT_INV_Mux7~0_combout\,
	combout => \ULA1|Mux28~15_combout\);

-- Location: LABCELL_X77_Y42_N15
\ULA1|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~1_combout\ = ( \operaULA|Mux7~0_combout\ & ( \operaULA|Mux2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \operaULA|ALT_INV_Mux2~0_combout\,
	dataf => \operaULA|ALT_INV_Mux7~0_combout\,
	combout => \ULA1|Mux28~1_combout\);

-- Location: LABCELL_X77_Y42_N3
\ULA1|Mux28~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~14_combout\ = ( \ULA1|Mux28~1_combout\ & ( \operaULA|Mux3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \operaULA|ALT_INV_Mux3~0_combout\,
	dataf => \ULA1|ALT_INV_Mux28~1_combout\,
	combout => \ULA1|Mux28~14_combout\);

-- Location: LABCELL_X73_Y42_N12
\ULA1|Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~5_combout\ = ( \operaULA|Mux5~0_combout\ & ( \ULA1|Mux28~14_combout\ & ( \ULA1|Mux28~15_combout\ ) ) ) # ( !\operaULA|Mux5~0_combout\ & ( \ULA1|Mux28~14_combout\ & ( \ULA1|Mux28~15_combout\ ) ) ) # ( !\operaULA|Mux5~0_combout\ & ( 
-- !\ULA1|Mux28~14_combout\ & ( \ULA1|Mux28~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux28~15_combout\,
	datae => \operaULA|ALT_INV_Mux5~0_combout\,
	dataf => \ULA1|ALT_INV_Mux28~14_combout\,
	combout => \ULA1|Mux14~5_combout\);

-- Location: LABCELL_X73_Y42_N57
\ULA1|Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~4_combout\ = ( \operaULA|Mux5~0_combout\ & ( \ULA1|Mux28~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux28~15_combout\,
	datae => \operaULA|ALT_INV_Mux5~0_combout\,
	combout => \ULA1|Mux14~4_combout\);

-- Location: FF_X83_Y40_N35
\PIPE2|Temp[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(2),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp[12]~DUPLICATE_q\);

-- Location: LABCELL_X83_Y40_N21
\operaULA|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \operaULA|Mux1~0_combout\ = ( !\PIPE2|Temp[12]~DUPLICATE_q\ & ( (\PIPE2|Temp\(13) & (!\PIPE2|Temp[14]~DUPLICATE_q\ & \PIPE2|Temp[10]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE2|ALT_INV_Temp\(13),
	datac => \PIPE2|ALT_INV_Temp[14]~DUPLICATE_q\,
	datad => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	dataf => \PIPE2|ALT_INV_Temp[12]~DUPLICATE_q\,
	combout => \operaULA|Mux1~0_combout\);

-- Location: MLABCELL_X84_Y40_N36
\controle|igualitario|flip|Temp~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|igualitario|flip|Temp~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \controle|igualitario|flip|Temp~feeder_combout\);

-- Location: FF_X84_Y40_N37
\controle|igualitario|flip|Temp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|igualitario|flip|Temp~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|igualitario|flip|Temp~q\);

-- Location: LABCELL_X70_Y38_N42
\memI|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux14~0_combout\ = ( \PC1|Temp\(2) & ( (!\PC1|Temp\(3) & (\PC1|Temp\(4) & !\PC1|Temp\(5))) ) ) # ( !\PC1|Temp\(2) & ( (!\PC1|Temp\(4) & (!\PC1|Temp\(3) $ (\PC1|Temp\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010010000100100001001000010000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(3),
	datab => \PC1|ALT_INV_Temp\(4),
	datac => \PC1|ALT_INV_Temp\(5),
	dataf => \PC1|ALT_INV_Temp\(2),
	combout => \memI|Mux14~0_combout\);

-- Location: LABCELL_X70_Y38_N30
\memI|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux14~1_combout\ = ( \memI|Mux2~2_combout\ & ( \memI|Mux14~0_combout\ & ( (!\PC1|Temp\(10) & (((\PC1|Temp\(11))))) # (\PC1|Temp\(10) & ((!\memI|Mux2~3_combout\) # ((!\memI|Mux2~0_combout\) # (!\PC1|Temp\(11))))) ) ) ) # ( !\memI|Mux2~2_combout\ & ( 
-- \memI|Mux14~0_combout\ & ( (!\PC1|Temp\(10)) # ((!\memI|Mux2~3_combout\) # ((!\memI|Mux2~0_combout\) # (!\PC1|Temp\(11)))) ) ) ) # ( \memI|Mux2~2_combout\ & ( !\memI|Mux14~0_combout\ & ( (!\PC1|Temp\(10)) # ((!\memI|Mux2~3_combout\) # 
-- ((!\memI|Mux2~0_combout\) # (!\PC1|Temp\(11)))) ) ) ) # ( !\memI|Mux2~2_combout\ & ( !\memI|Mux14~0_combout\ & ( (!\PC1|Temp\(10)) # ((!\memI|Mux2~3_combout\) # ((!\memI|Mux2~0_combout\) # (!\PC1|Temp\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111111111111111011111111111111100101010111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(10),
	datab => \memI|ALT_INV_Mux2~3_combout\,
	datac => \memI|ALT_INV_Mux2~0_combout\,
	datad => \PC1|ALT_INV_Temp\(11),
	datae => \memI|ALT_INV_Mux2~2_combout\,
	dataf => \memI|ALT_INV_Mux14~0_combout\,
	combout => \memI|Mux14~1_combout\);

-- Location: FF_X70_Y38_N31
\PIPE1|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux14~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(17));

-- Location: MLABCELL_X82_Y39_N54
\controle|mux_register_destino|X[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|mux_register_destino|X[1]~1_combout\ = ( \PIPE1|Temp\(17) & ( !\controle|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \PIPE1|ALT_INV_Temp\(17),
	dataf => \controle|ALT_INV_Mux0~0_combout\,
	combout => \controle|mux_register_destino|X[1]~1_combout\);

-- Location: FF_X82_Y39_N56
\controle|igualitario|Flip1|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|mux_register_destino|X[1]~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|igualitario|Flip1|Temp\(1));

-- Location: MLABCELL_X84_Y40_N18
\controle|mux_register_destino|X[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|mux_register_destino|X[0]~0_combout\ = ( \PIPE1|Temp[16]~DUPLICATE_q\ & ( !\controle|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \controle|ALT_INV_Mux0~0_combout\,
	datae => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	combout => \controle|mux_register_destino|X[0]~0_combout\);

-- Location: FF_X84_Y40_N19
\controle|igualitario|Flip1|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|mux_register_destino|X[0]~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|igualitario|Flip1|Temp\(0));

-- Location: MLABCELL_X82_Y39_N48
\controle|igualitario|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|igualitario|Equal0~0_combout\ = ( \controle|igualitario|Flip1|Temp\(0) & ( (\PIPE1|Temp\(0) & (\PIPE2|Temp[10]~DUPLICATE_q\ & \controle|igualitario|Flip1|Temp\(1))) ) ) # ( !\controle|igualitario|Flip1|Temp\(0) & ( (!\PIPE1|Temp\(0) & 
-- (!\PIPE2|Temp[10]~DUPLICATE_q\ & !\controle|igualitario|Flip1|Temp\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(0),
	datab => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datad => \controle|igualitario|Flip1|ALT_INV_Temp\(1),
	dataf => \controle|igualitario|Flip1|ALT_INV_Temp\(0),
	combout => \controle|igualitario|Equal0~0_combout\);

-- Location: FF_X71_Y38_N28
\PIPE1|Temp[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux3~3_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp[28]~DUPLICATE_q\);

-- Location: FF_X82_Y39_N11
\controle|igualitario|Flip2|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp[10]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|igualitario|Flip2|Temp\(2));

-- Location: FF_X82_Y39_N52
\controle|igualitario|Flip2|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \controle|igualitario|Flip1|Temp\(1),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|igualitario|Flip2|Temp\(1));

-- Location: FF_X82_Y39_N38
\controle|igualitario|Flip2|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \controle|igualitario|Flip1|Temp\(0),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|igualitario|Flip2|Temp\(0));

-- Location: MLABCELL_X82_Y39_N51
\controle|igualitario|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|igualitario|Equal2~0_combout\ = ( \controle|igualitario|Flip2|Temp\(0) & ( (\PIPE1|Temp\(0) & (\controle|igualitario|Flip2|Temp\(2) & \controle|igualitario|Flip2|Temp\(1))) ) ) # ( !\controle|igualitario|Flip2|Temp\(0) & ( (!\PIPE1|Temp\(0) & 
-- (!\controle|igualitario|Flip2|Temp\(2) & !\controle|igualitario|Flip2|Temp\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(0),
	datac => \controle|igualitario|Flip2|ALT_INV_Temp\(2),
	datad => \controle|igualitario|Flip2|ALT_INV_Temp\(1),
	dataf => \controle|igualitario|Flip2|ALT_INV_Temp\(0),
	combout => \controle|igualitario|Equal2~0_combout\);

-- Location: MLABCELL_X82_Y39_N0
\controle|gerador|AdiantaA[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|gerador|AdiantaA[0]~0_combout\ = ( \controle|igualitario|Equal2~0_combout\ & ( (\controle|igualitario|flip|Temp~q\ & (!\controle|igualitario|Equal0~0_combout\ & ((!\PIPE1|Temp\(29)) # (!\PIPE1|Temp[28]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001000000011000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(29),
	datab => \controle|igualitario|flip|ALT_INV_Temp~q\,
	datac => \controle|igualitario|ALT_INV_Equal0~0_combout\,
	datad => \PIPE1|ALT_INV_Temp[28]~DUPLICATE_q\,
	dataf => \controle|igualitario|ALT_INV_Equal2~0_combout\,
	combout => \controle|gerador|AdiantaA[0]~0_combout\);

-- Location: FF_X81_Y39_N13
\PIPEAUX|Temp[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \controle|gerador|AdiantaA[0]~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sclr => \PIPE1|Temp\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPEAUX|Temp[2]~DUPLICATE_q\);

-- Location: FF_X75_Y40_N37
\PIPE3|Temp[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Equal0~11_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(69));

-- Location: LABCELL_X79_Y40_N24
\mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ = ( \PIPE_EHBEQ_adiantado2|Temp~q\ & ( ((!\PIPE3|Temp\(69) & (!\PIPE_depois_pipe1|Temp~q\ & \controle|controle_de_beq|table|flip2|Temp~q\))) # (\PIPE_AUX_BIT_SUJO1|Temp~q\) ) ) # ( 
-- !\PIPE_EHBEQ_adiantado2|Temp~q\ & ( ((\PIPE3|Temp\(69) & (!\PIPE_depois_pipe1|Temp~q\ & \controle|controle_de_beq|table|flip2|Temp~q\))) # (\PIPE_AUX_BIT_SUJO1|Temp~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101001111000011110100111100001111100011110000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(69),
	datab => \PIPE_depois_pipe1|ALT_INV_Temp~q\,
	datac => \PIPE_AUX_BIT_SUJO1|ALT_INV_Temp~q\,
	datad => \controle|controle_de_beq|table|flip2|ALT_INV_Temp~q\,
	dataf => \PIPE_EHBEQ_adiantado2|ALT_INV_Temp~q\,
	combout => \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\);

-- Location: FF_X83_Y39_N41
\PIPE_AUX_BIT_SUJO2|Temp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_AUX_BIT_SUJO2|Temp~q\);

-- Location: FF_X83_Y39_N38
\PIPE_3_bit_sujo|Temp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE_AUX_BIT_SUJO2|Temp~q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE_3_bit_sujo|Temp~q\);

-- Location: LABCELL_X83_Y39_N9
\controle|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|Mux5~0_combout\ = (!\PIPE1|Temp[28]~DUPLICATE_q\ & !\PIPE1|Temp\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp[28]~DUPLICATE_q\,
	datad => \PIPE1|ALT_INV_Temp\(0),
	combout => \controle|Mux5~0_combout\);

-- Location: FF_X83_Y39_N11
\PIPE2|Temp[138]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|Mux5~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(138));

-- Location: FF_X83_Y39_N16
\PIPE3|Temp[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(138),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(102));

-- Location: FF_X83_Y39_N23
\PIPE4|Temp[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(102),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(69));

-- Location: FF_X82_Y39_N25
\PIPE2|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(17),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(6));

-- Location: MLABCELL_X82_Y39_N15
\muxEscReg|X[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg|X[1]~0_combout\ = ( \PIPE2|Temp\(6) & ( (!\PIPE2|Temp\(145)) # (\PIPE2|Temp[10]~DUPLICATE_q\) ) ) # ( !\PIPE2|Temp\(6) & ( (\PIPE2|Temp\(145) & \PIPE2|Temp[10]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE2|ALT_INV_Temp\(145),
	datac => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	dataf => \PIPE2|ALT_INV_Temp\(6),
	combout => \muxEscReg|X[1]~0_combout\);

-- Location: FF_X82_Y39_N17
\PIPE3|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \muxEscReg|X[1]~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(1));

-- Location: FF_X83_Y39_N25
\PIPE4|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(1),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(1));

-- Location: LABCELL_X83_Y40_N18
\muxEscReg|X[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg|X[0]~1_combout\ = ( \PIPE2|Temp\(145) & ( \PIPE2|Temp[10]~DUPLICATE_q\ ) ) # ( !\PIPE2|Temp\(145) & ( \PIPE2|Temp\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE2|ALT_INV_Temp\(13),
	datad => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	dataf => \PIPE2|ALT_INV_Temp\(145),
	combout => \muxEscReg|X[0]~1_combout\);

-- Location: FF_X83_Y40_N19
\PIPE3|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \muxEscReg|X[0]~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(0));

-- Location: FF_X83_Y39_N56
\PIPE4|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(0),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(0));

-- Location: FF_X83_Y39_N50
\PIPE4|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \controle|igualitario|Flip2|Temp\(2),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(2));

-- Location: LABCELL_X83_Y39_N15
\registradores|decWrite|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|decWrite|Mux31~3_combout\ = ( \PIPE4|Temp\(2) & ( (!\PIPE_3_bit_sujo|Temp~q\ & (\PIPE4|Temp\(69) & (\PIPE4|Temp\(1) & \PIPE4|Temp\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_3_bit_sujo|ALT_INV_Temp~q\,
	datab => \PIPE4|ALT_INV_Temp\(69),
	datac => \PIPE4|ALT_INV_Temp\(1),
	datad => \PIPE4|ALT_INV_Temp\(0),
	dataf => \PIPE4|ALT_INV_Temp\(2),
	combout => \registradores|decWrite|Mux31~3_combout\);

-- Location: FF_X79_Y36_N55
\registradores|G2:31:regb|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(23),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(18));

-- Location: LABCELL_X81_Y36_N36
\PIPE2|Temp[92]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[92]~feeder_combout\ = ( \registradores|G2:31:regb|Temp\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(18),
	combout => \PIPE2|Temp[92]~feeder_combout\);

-- Location: LABCELL_X83_Y39_N51
\registradores|decWrite|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|decWrite|Mux31~6_combout\ = ( !\PIPE_3_bit_sujo|Temp~q\ & ( !\PIPE4|Temp\(2) & ( (!\PIPE4|Temp\(0) & (!\PIPE4|Temp\(1) & \PIPE4|Temp\(69))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(0),
	datab => \PIPE4|ALT_INV_Temp\(1),
	datad => \PIPE4|ALT_INV_Temp\(69),
	datae => \PIPE_3_bit_sujo|ALT_INV_Temp~q\,
	dataf => \PIPE4|ALT_INV_Temp\(2),
	combout => \registradores|decWrite|Mux31~6_combout\);

-- Location: FF_X79_Y36_N49
\registradores|G2:0:regb|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(23),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(18));

-- Location: FF_X81_Y36_N37
\PIPE2|Temp[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[92]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(18),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(92));

-- Location: MLABCELL_X82_Y39_N3
\controle|gerador|AdiantaA[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|gerador|AdiantaA[1]~1_combout\ = ( \controle|igualitario|Equal0~0_combout\ & ( (\controle|igualitario|flip|Temp~q\ & ((!\PIPE1|Temp\(29)) # (!\PIPE1|Temp[28]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000010100000111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(29),
	datac => \controle|igualitario|flip|ALT_INV_Temp~q\,
	datad => \PIPE1|ALT_INV_Temp[28]~DUPLICATE_q\,
	dataf => \controle|igualitario|ALT_INV_Equal0~0_combout\,
	combout => \controle|gerador|AdiantaA[1]~1_combout\);

-- Location: FF_X82_Y39_N5
\PIPEAUX|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|gerador|AdiantaA[1]~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sclr => \PIPE1|Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPEAUX|Temp\(3));

-- Location: LABCELL_X81_Y40_N51
\mux_IN_ULA_4_1|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux16~0_combout\ = ( !\segundo_mux_depois_da_or|X~0_combout\ & ( !\PIPE_AUX_BIT_SUJO1|Temp~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE_AUX_BIT_SUJO1|ALT_INV_Temp~q\,
	dataf => \segundo_mux_depois_da_or|ALT_INV_X~0_combout\,
	combout => \mux_IN_ULA_4_1|Mux16~0_combout\);

-- Location: MLABCELL_X82_Y39_N27
\mux_IN_ULA_4_1|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux13~0_combout\ = ( \PIPEAUX|Temp\(3) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (\PIPE3|Temp\(55) & !\PIPEAUX|Temp[2]~DUPLICATE_q\) ) ) ) # ( !\PIPEAUX|Temp\(3) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp[2]~DUPLICATE_q\ & 
-- (\PIPE2|Temp\(92))) # (\PIPEAUX|Temp[2]~DUPLICATE_q\ & ((\PIPE4|Temp\(23)))) ) ) ) # ( \PIPEAUX|Temp\(3) & ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(92) ) ) ) # ( !\PIPEAUX|Temp\(3) & ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(92) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100001111110100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(55),
	datab => \PIPEAUX|ALT_INV_Temp[2]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(92),
	datad => \PIPE4|ALT_INV_Temp\(23),
	datae => \PIPEAUX|ALT_INV_Temp\(3),
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	combout => \mux_IN_ULA_4_1|Mux13~0_combout\);

-- Location: LABCELL_X81_Y37_N21
\ULA1|sig_output~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~10_combout\ = ( \mux_IN_ULA_4_1|Mux13~0_combout\ & ( \mux_IN_ULA_4_2|Mux13~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux13~0_combout\,
	combout => \ULA1|sig_output~10_combout\);

-- Location: MLABCELL_X87_Y38_N24
\registradores|G2:28:regb|Temp[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:28:regb|Temp[31]~feeder_combout\ = ( \PIPE4|Temp\(36) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(36),
	combout => \registradores|G2:28:regb|Temp[31]~feeder_combout\);

-- Location: LABCELL_X83_Y39_N6
\registradores|decWrite|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|decWrite|Mux31~0_combout\ = ( \PIPE4|Temp\(2) & ( (\PIPE4|Temp\(69) & (!\PIPE4|Temp\(1) & (!\PIPE_3_bit_sujo|Temp~q\ & !\PIPE4|Temp\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(69),
	datab => \PIPE4|ALT_INV_Temp\(1),
	datac => \PIPE_3_bit_sujo|ALT_INV_Temp~q\,
	datad => \PIPE4|ALT_INV_Temp\(0),
	dataf => \PIPE4|ALT_INV_Temp\(2),
	combout => \registradores|decWrite|Mux31~0_combout\);

-- Location: FF_X87_Y38_N26
\registradores|G2:28:regb|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:28:regb|Temp[31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(31));

-- Location: LABCELL_X88_Y38_N51
\registradores|G2:30:regb|Temp[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:30:regb|Temp[31]~feeder_combout\ = ( \PIPE4|Temp\(36) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(36),
	combout => \registradores|G2:30:regb|Temp[31]~feeder_combout\);

-- Location: LABCELL_X83_Y39_N54
\registradores|decWrite|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|decWrite|Mux31~2_combout\ = ( !\PIPE4|Temp\(0) & ( \PIPE4|Temp\(2) & ( (\PIPE4|Temp\(69) & (\PIPE4|Temp\(1) & !\PIPE_3_bit_sujo|Temp~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(69),
	datab => \PIPE4|ALT_INV_Temp\(1),
	datac => \PIPE_3_bit_sujo|ALT_INV_Temp~q\,
	datae => \PIPE4|ALT_INV_Temp\(0),
	dataf => \PIPE4|ALT_INV_Temp\(2),
	combout => \registradores|decWrite|Mux31~2_combout\);

-- Location: FF_X88_Y38_N53
\registradores|G2:30:regb|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:30:regb|Temp[31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(31));

-- Location: LABCELL_X83_Y39_N27
\registradores|decWrite|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|decWrite|Mux31~1_combout\ = ( !\PIPE_3_bit_sujo|Temp~q\ & ( \PIPE4|Temp\(2) & ( (\PIPE4|Temp\(0) & (!\PIPE4|Temp\(1) & \PIPE4|Temp\(69))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(0),
	datab => \PIPE4|ALT_INV_Temp\(1),
	datad => \PIPE4|ALT_INV_Temp\(69),
	datae => \PIPE_3_bit_sujo|ALT_INV_Temp~q\,
	dataf => \PIPE4|ALT_INV_Temp\(2),
	combout => \registradores|decWrite|Mux31~1_combout\);

-- Location: FF_X87_Y38_N8
\registradores|G2:29:regb|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(36),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(31));

-- Location: FF_X83_Y38_N43
\registradores|G2:31:regb|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(36),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(31));

-- Location: MLABCELL_X87_Y38_N6
\registradores|outData2|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux0~0_combout\ = ( \registradores|G2:29:regb|Temp\(31) & ( \registradores|G2:31:regb|Temp\(31) & ( ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(31))) # (\PIPE1|Temp\(17) & ((\registradores|G2:30:regb|Temp\(31))))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:29:regb|Temp\(31) & ( \registradores|G2:31:regb|Temp\(31) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(31))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:30:regb|Temp\(31)))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(31) & ( !\registradores|G2:31:regb|Temp\(31) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & 
-- (\registradores|G2:28:regb|Temp\(31))) # (\PIPE1|Temp\(17) & ((\registradores|G2:30:regb|Temp\(31)))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(31) & ( !\registradores|G2:31:regb|Temp\(31) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(31))) # (\PIPE1|Temp\(17) & ((\registradores|G2:30:regb|Temp\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:28:regb|ALT_INV_Temp\(31),
	datab => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datac => \registradores|G2:30:regb|ALT_INV_Temp\(31),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(31),
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(31),
	combout => \registradores|outData2|Mux0~0_combout\);

-- Location: LABCELL_X88_Y38_N15
\registradores|G2:1:regb|Temp[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[31]~feeder_combout\ = ( \PIPE4|Temp\(36) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(36),
	combout => \registradores|G2:1:regb|Temp[31]~feeder_combout\);

-- Location: LABCELL_X83_Y39_N21
\registradores|decWrite|Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|decWrite|Mux31~7_combout\ = ( !\PIPE4|Temp\(2) & ( (\PIPE4|Temp\(0) & (!\PIPE4|Temp\(1) & (!\PIPE_3_bit_sujo|Temp~q\ & \PIPE4|Temp\(69)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(0),
	datab => \PIPE4|ALT_INV_Temp\(1),
	datac => \PIPE_3_bit_sujo|ALT_INV_Temp~q\,
	datad => \PIPE4|ALT_INV_Temp\(69),
	dataf => \PIPE4|ALT_INV_Temp\(2),
	combout => \registradores|decWrite|Mux31~7_combout\);

-- Location: FF_X88_Y38_N17
\registradores|G2:1:regb|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(31));

-- Location: LABCELL_X88_Y38_N18
\registradores|G2:2:regb|Temp[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:2:regb|Temp[31]~feeder_combout\ = ( \PIPE4|Temp\(36) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(36),
	combout => \registradores|G2:2:regb|Temp[31]~feeder_combout\);

-- Location: LABCELL_X83_Y39_N18
\registradores|decWrite|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|decWrite|Mux31~4_combout\ = ( !\PIPE4|Temp\(2) & ( (!\PIPE4|Temp\(0) & (\PIPE4|Temp\(1) & (\PIPE4|Temp\(69) & !\PIPE_3_bit_sujo|Temp~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(0),
	datab => \PIPE4|ALT_INV_Temp\(1),
	datac => \PIPE4|ALT_INV_Temp\(69),
	datad => \PIPE_3_bit_sujo|ALT_INV_Temp~q\,
	dataf => \PIPE4|ALT_INV_Temp\(2),
	combout => \registradores|decWrite|Mux31~4_combout\);

-- Location: FF_X88_Y38_N20
\registradores|G2:2:regb|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:2:regb|Temp[31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(31));

-- Location: LABCELL_X83_Y39_N36
\registradores|decWrite|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|decWrite|Mux31~5_combout\ = ( !\PIPE_3_bit_sujo|Temp~q\ & ( !\PIPE4|Temp\(2) & ( (\PIPE4|Temp\(0) & (\PIPE4|Temp\(1) & \PIPE4|Temp\(69))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(0),
	datab => \PIPE4|ALT_INV_Temp\(1),
	datac => \PIPE4|ALT_INV_Temp\(69),
	datae => \PIPE_3_bit_sujo|ALT_INV_Temp~q\,
	dataf => \PIPE4|ALT_INV_Temp\(2),
	combout => \registradores|decWrite|Mux31~5_combout\);

-- Location: FF_X87_Y38_N14
\registradores|G2:3:regb|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(36),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(31));

-- Location: FF_X80_Y38_N40
\registradores|G2:0:regb|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(36),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(31));

-- Location: MLABCELL_X87_Y38_N12
\registradores|outData2|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux0~1_combout\ = ( \registradores|G2:3:regb|Temp\(31) & ( \registradores|G2:0:regb|Temp\(31) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\)) # (\registradores|G2:1:regb|Temp\(31)))) # (\PIPE1|Temp\(17) & 
-- (((\registradores|G2:2:regb|Temp\(31)) # (\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(31) & ( \registradores|G2:0:regb|Temp\(31) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\)) # 
-- (\registradores|G2:1:regb|Temp\(31)))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:2:regb|Temp\(31))))) ) ) ) # ( \registradores|G2:3:regb|Temp\(31) & ( !\registradores|G2:0:regb|Temp\(31) & ( (!\PIPE1|Temp\(17) & 
-- (\registradores|G2:1:regb|Temp\(31) & (\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & (((\registradores|G2:2:regb|Temp\(31)) # (\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(31) & ( !\registradores|G2:0:regb|Temp\(31) & 
-- ( (!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(31) & (\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:2:regb|Temp\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:1:regb|ALT_INV_Temp\(31),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \registradores|G2:2:regb|ALT_INV_Temp\(31),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(31),
	dataf => \registradores|G2:0:regb|ALT_INV_Temp\(31),
	combout => \registradores|outData2|Mux0~1_combout\);

-- Location: LABCELL_X79_Y42_N6
\registradores|outData2|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux0~2_combout\ = ( \registradores|outData2|Mux0~0_combout\ & ( \registradores|outData2|Mux0~1_combout\ ) ) # ( !\registradores|outData2|Mux0~0_combout\ & ( \registradores|outData2|Mux0~1_combout\ & ( !\PIPE1|Temp\(0) ) ) ) # ( 
-- \registradores|outData2|Mux0~0_combout\ & ( !\registradores|outData2|Mux0~1_combout\ & ( \PIPE1|Temp\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(0),
	datae => \registradores|outData2|ALT_INV_Mux0~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux0~1_combout\,
	combout => \registradores|outData2|Mux0~2_combout\);

-- Location: FF_X79_Y42_N8
\PIPE2|Temp[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux0~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(73));

-- Location: FF_X79_Y40_N29
\PIPEOPCODE_EXTEND_ESTAGE|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp[28]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPEOPCODE_EXTEND_ESTAGE|Temp\(2));

-- Location: MLABCELL_X82_Y39_N33
\controle|igualitario|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|igualitario|Equal1~0_combout\ = ( \PIPE1|Temp\(17) & ( \PIPE1|Temp\(0) & ( (\controle|igualitario|Flip1|Temp\(1) & (\PIPE2|Temp[10]~DUPLICATE_q\ & (!\controle|igualitario|Flip1|Temp\(0) $ (\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\PIPE1|Temp\(17) & ( \PIPE1|Temp\(0) & ( (!\controle|igualitario|Flip1|Temp\(1) & (\PIPE2|Temp[10]~DUPLICATE_q\ & (!\controle|igualitario|Flip1|Temp\(0) $ (\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( \PIPE1|Temp\(17) & ( !\PIPE1|Temp\(0) & ( 
-- (\controle|igualitario|Flip1|Temp\(1) & (!\PIPE2|Temp[10]~DUPLICATE_q\ & (!\controle|igualitario|Flip1|Temp\(0) $ (\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( !\PIPE1|Temp\(17) & ( !\PIPE1|Temp\(0) & ( (!\controle|igualitario|Flip1|Temp\(1) & 
-- (!\PIPE2|Temp[10]~DUPLICATE_q\ & (!\controle|igualitario|Flip1|Temp\(0) $ (\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000001000000001000000001000000001000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|igualitario|Flip1|ALT_INV_Temp\(0),
	datab => \controle|igualitario|Flip1|ALT_INV_Temp\(1),
	datac => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datad => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datae => \PIPE1|ALT_INV_Temp\(17),
	dataf => \PIPE1|ALT_INV_Temp\(0),
	combout => \controle|igualitario|Equal1~0_combout\);

-- Location: LABCELL_X79_Y40_N18
\controle|gerador|AdiantaB[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|gerador|AdiantaB[1]~2_combout\ = ( \controle|igualitario|flip|Temp~q\ & ( (!\PIPE1|Temp\(29) & (\controle|igualitario|Equal1~0_combout\)) # (\PIPE1|Temp\(29) & ((!\PIPE1|Temp[28]~DUPLICATE_q\))) ) ) # ( !\controle|igualitario|flip|Temp~q\ & ( 
-- (!\PIPE1|Temp[28]~DUPLICATE_q\ & \PIPE1|Temp\(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000110011111100000011001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \controle|igualitario|ALT_INV_Equal1~0_combout\,
	datac => \PIPE1|ALT_INV_Temp[28]~DUPLICATE_q\,
	datad => \PIPE1|ALT_INV_Temp\(29),
	dataf => \controle|igualitario|flip|ALT_INV_Temp~q\,
	combout => \controle|gerador|AdiantaB[1]~2_combout\);

-- Location: FF_X79_Y40_N20
\PIPEAUX|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|gerador|AdiantaB[1]~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sclr => \PIPE1|Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPEAUX|Temp\(1));

-- Location: LABCELL_X79_Y40_N30
\muxcontroler_adiantaB|X[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxcontroler_adiantaB|X[1]~1_combout\ = ( \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( (!\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2) & (!\PIPE2|Temp[10]~DUPLICATE_q\ & \PIPE2|Temp[14]~DUPLICATE_q\)) ) ) # ( 
-- !\mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( \PIPEAUX|Temp\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEOPCODE_EXTEND_ESTAGE|ALT_INV_Temp\(2),
	datab => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datac => \PIPEAUX|ALT_INV_Temp\(1),
	datad => \PIPE2|ALT_INV_Temp[14]~DUPLICATE_q\,
	dataf => \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|ALT_INV_X~0_combout\,
	combout => \muxcontroler_adiantaB|X[1]~1_combout\);

-- Location: MLABCELL_X82_Y39_N36
\controle|gerador|AdiantaB[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|gerador|AdiantaB[0]~0_combout\ = ( \controle|igualitario|Flip2|Temp\(0) & ( \PIPE1|Temp\(0) & ( (\PIPE1|Temp[16]~DUPLICATE_q\ & (\controle|igualitario|Flip2|Temp\(2) & (!\controle|igualitario|Flip2|Temp\(1) $ (\PIPE1|Temp\(17))))) ) ) ) # ( 
-- !\controle|igualitario|Flip2|Temp\(0) & ( \PIPE1|Temp\(0) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\controle|igualitario|Flip2|Temp\(2) & (!\controle|igualitario|Flip2|Temp\(1) $ (\PIPE1|Temp\(17))))) ) ) ) # ( \controle|igualitario|Flip2|Temp\(0) & ( 
-- !\PIPE1|Temp\(0) & ( (\PIPE1|Temp[16]~DUPLICATE_q\ & (!\controle|igualitario|Flip2|Temp\(2) & (!\controle|igualitario|Flip2|Temp\(1) $ (\PIPE1|Temp\(17))))) ) ) ) # ( !\controle|igualitario|Flip2|Temp\(0) & ( !\PIPE1|Temp\(0) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & (!\controle|igualitario|Flip2|Temp\(2) & (!\controle|igualitario|Flip2|Temp\(1) $ (\PIPE1|Temp\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000010000010000000000000000100000100000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \controle|igualitario|Flip2|ALT_INV_Temp\(1),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \controle|igualitario|Flip2|ALT_INV_Temp\(2),
	datae => \controle|igualitario|Flip2|ALT_INV_Temp\(0),
	dataf => \PIPE1|ALT_INV_Temp\(0),
	combout => \controle|gerador|AdiantaB[0]~0_combout\);

-- Location: LABCELL_X80_Y40_N15
\controle|gerador|AdiantaB[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|gerador|AdiantaB[0]~1_combout\ = ( \PIPE1|Temp\(29) & ( !\PIPE1|Temp[28]~DUPLICATE_q\ ) ) # ( !\PIPE1|Temp\(29) & ( (\controle|gerador|AdiantaB[0]~0_combout\ & (\controle|igualitario|flip|Temp~q\ & !\controle|igualitario|Equal1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|gerador|ALT_INV_AdiantaB[0]~0_combout\,
	datab => \controle|igualitario|flip|ALT_INV_Temp~q\,
	datac => \controle|igualitario|ALT_INV_Equal1~0_combout\,
	datad => \PIPE1|ALT_INV_Temp[28]~DUPLICATE_q\,
	dataf => \PIPE1|ALT_INV_Temp\(29),
	combout => \controle|gerador|AdiantaB[0]~1_combout\);

-- Location: FF_X80_Y40_N17
\PIPEAUX|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|gerador|AdiantaB[0]~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sclr => \PIPE1|Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPEAUX|Temp\(0));

-- Location: LABCELL_X79_Y40_N33
\muxcontroler_adiantaB|X[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxcontroler_adiantaB|X[0]~0_combout\ = ( \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( (!\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2) & (!\PIPE2|Temp[10]~DUPLICATE_q\ & \PIPE2|Temp[14]~DUPLICATE_q\)) ) ) # ( 
-- !\mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( \PIPEAUX|Temp\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEOPCODE_EXTEND_ESTAGE|ALT_INV_Temp\(2),
	datab => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp[14]~DUPLICATE_q\,
	datad => \PIPEAUX|ALT_INV_Temp\(0),
	dataf => \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|ALT_INV_X~0_combout\,
	combout => \muxcontroler_adiantaB|X[0]~0_combout\);

-- Location: LABCELL_X79_Y42_N12
\mux_IN_ULA_4_2|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux0~0_combout\ = ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE2|Temp[10]~DUPLICATE_q\ ) ) ) # ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( 
-- \PIPE4|Temp\(36) ) ) ) # ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE3|Temp\(68) ) ) ) # ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE2|Temp\(73) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datab => \PIPE2|ALT_INV_Temp\(73),
	datac => \PIPE3|ALT_INV_Temp\(68),
	datad => \PIPE4|ALT_INV_Temp\(36),
	datae => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	dataf => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	combout => \mux_IN_ULA_4_2|Mux0~0_combout\);

-- Location: LABCELL_X77_Y42_N33
\ULA1|Add0~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~124_combout\ = ( !\mux_IN_ULA_4_2|Mux0~0_combout\ & ( !\operaULA|Mux5~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \operaULA|ALT_INV_Mux5~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	combout => \ULA1|Add0~124_combout\);

-- Location: LABCELL_X77_Y42_N42
\ULA1|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~0_combout\ = ( \operaULA|Mux3~0_combout\ & ( \operaULA|Mux7~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \operaULA|ALT_INV_Mux7~0_combout\,
	dataf => \operaULA|ALT_INV_Mux3~0_combout\,
	combout => \ULA1|Mux28~0_combout\);

-- Location: FF_X85_Y41_N7
\registradores|G2:31:regb|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[6]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(1));

-- Location: MLABCELL_X84_Y41_N15
\PIPE2|Temp[75]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[75]~feeder_combout\ = ( \registradores|G2:31:regb|Temp\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(1),
	combout => \PIPE2|Temp[75]~feeder_combout\);

-- Location: FF_X84_Y41_N16
\PIPE2|Temp[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[75]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(1),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(75));

-- Location: FF_X77_Y40_N22
\PIPE3|Temp[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux30~6_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(38));

-- Location: LABCELL_X81_Y40_N42
\mux_IN_ULA_4_1|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux16~1_combout\ = ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPEAUX|Temp[2]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PIPEAUX|ALT_INV_Temp[2]~DUPLICATE_q\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	combout => \mux_IN_ULA_4_1|Mux16~1_combout\);

-- Location: LABCELL_X81_Y40_N27
\mux_IN_ULA_4_1|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux16~2_combout\ = ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( !\PIPEAUX|Temp\(3) $ (!\PIPEAUX|Temp[2]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPEAUX|ALT_INV_Temp\(3),
	datad => \PIPEAUX|ALT_INV_Temp[2]~DUPLICATE_q\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	combout => \mux_IN_ULA_4_1|Mux16~2_combout\);

-- Location: MLABCELL_X78_Y42_N18
\mux_IN_ULA_4_1|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux30~0_combout\ = ( \mux_IN_ULA_4_1|Mux16~1_combout\ & ( \mux_IN_ULA_4_1|Mux16~2_combout\ & ( \PIPE4|Temp[6]~DUPLICATE_q\ ) ) ) # ( !\mux_IN_ULA_4_1|Mux16~1_combout\ & ( \mux_IN_ULA_4_1|Mux16~2_combout\ & ( \PIPE3|Temp\(38) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux16~1_combout\ & ( !\mux_IN_ULA_4_1|Mux16~2_combout\ & ( \PIPE2|Temp\(75) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE4|ALT_INV_Temp[6]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(75),
	datad => \PIPE3|ALT_INV_Temp\(38),
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux16~1_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~2_combout\,
	combout => \mux_IN_ULA_4_1|Mux30~0_combout\);

-- Location: FF_X80_Y40_N50
\PIPE4|Temp[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(37),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[5]~DUPLICATE_q\);

-- Location: FF_X79_Y40_N19
\PIPEAUX|Temp[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|gerador|AdiantaB[1]~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sclr => \PIPE1|Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPEAUX|Temp[1]~DUPLICATE_q\);

-- Location: LABCELL_X81_Y37_N36
\registradores|G2:30:regb|Temp[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:30:regb|Temp[0]~feeder_combout\ = ( \PIPE4|Temp\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(5),
	combout => \registradores|G2:30:regb|Temp[0]~feeder_combout\);

-- Location: FF_X81_Y37_N37
\registradores|G2:30:regb|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:30:regb|Temp[0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(0));

-- Location: FF_X81_Y37_N28
\registradores|G2:28:regb|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(5),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(0));

-- Location: FF_X82_Y37_N50
\registradores|G2:29:regb|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(5),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(0));

-- Location: MLABCELL_X82_Y37_N21
\registradores|G2:31:regb|Temp[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:31:regb|Temp[0]~feeder_combout\ = ( \PIPE4|Temp\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(5),
	combout => \registradores|G2:31:regb|Temp[0]~feeder_combout\);

-- Location: FF_X82_Y37_N22
\registradores|G2:31:regb|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:31:regb|Temp[0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(0));

-- Location: MLABCELL_X82_Y37_N48
\registradores|outData2|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux31~0_combout\ = ( \registradores|G2:29:regb|Temp\(0) & ( \registradores|G2:31:regb|Temp\(0) & ( ((!\PIPE1|Temp\(17) & ((\registradores|G2:28:regb|Temp\(0)))) # (\PIPE1|Temp\(17) & (\registradores|G2:30:regb|Temp\(0)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:29:regb|Temp\(0) & ( \registradores|G2:31:regb|Temp\(0) & ( (!\PIPE1|Temp\(17) & (((\registradores|G2:28:regb|Temp\(0) & !\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & 
-- (((\PIPE1|Temp[16]~DUPLICATE_q\)) # (\registradores|G2:30:regb|Temp\(0)))) ) ) ) # ( \registradores|G2:29:regb|Temp\(0) & ( !\registradores|G2:31:regb|Temp\(0) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\) # 
-- (\registradores|G2:28:regb|Temp\(0))))) # (\PIPE1|Temp\(17) & (\registradores|G2:30:regb|Temp\(0) & ((!\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(0) & ( !\registradores|G2:31:regb|Temp\(0) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & ((\registradores|G2:28:regb|Temp\(0)))) # (\PIPE1|Temp\(17) & (\registradores|G2:30:regb|Temp\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:30:regb|ALT_INV_Temp\(0),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:28:regb|ALT_INV_Temp\(0),
	datad => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(0),
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(0),
	combout => \registradores|outData2|Mux31~0_combout\);

-- Location: FF_X82_Y40_N22
\registradores|G2:0:regb|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[5]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(0));

-- Location: FF_X84_Y40_N2
\registradores|G2:3:regb|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(5),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(0));

-- Location: FF_X85_Y40_N47
\registradores|G2:2:regb|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(5),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(0));

-- Location: FF_X82_Y40_N40
\registradores|G2:1:regb|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[5]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(0));

-- Location: LABCELL_X85_Y40_N45
\registradores|outData2|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux31~1_combout\ = ( \registradores|G2:2:regb|Temp\(0) & ( \registradores|G2:1:regb|Temp\(0) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\)) # (\registradores|G2:0:regb|Temp\(0)))) # (\PIPE1|Temp\(17) & 
-- (((!\PIPE1|Temp[16]~DUPLICATE_q\) # (\registradores|G2:3:regb|Temp\(0))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(0) & ( \registradores|G2:1:regb|Temp\(0) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\)) # 
-- (\registradores|G2:0:regb|Temp\(0)))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:3:regb|Temp\(0))))) ) ) ) # ( \registradores|G2:2:regb|Temp\(0) & ( !\registradores|G2:1:regb|Temp\(0) & ( (!\PIPE1|Temp\(17) & 
-- (\registradores|G2:0:regb|Temp\(0) & (!\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\) # (\registradores|G2:3:regb|Temp\(0))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(0) & ( !\registradores|G2:1:regb|Temp\(0) & ( 
-- (!\PIPE1|Temp\(17) & (\registradores|G2:0:regb|Temp\(0) & (!\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:3:regb|Temp\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:0:regb|ALT_INV_Temp\(0),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \registradores|G2:3:regb|ALT_INV_Temp\(0),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(0),
	dataf => \registradores|G2:1:regb|ALT_INV_Temp\(0),
	combout => \registradores|outData2|Mux31~1_combout\);

-- Location: LABCELL_X80_Y40_N0
\registradores|outData2|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux31~2_combout\ = ( \registradores|outData2|Mux31~1_combout\ & ( (!\PIPE1|Temp\(0)) # (\registradores|outData2|Mux31~0_combout\) ) ) # ( !\registradores|outData2|Mux31~1_combout\ & ( (\PIPE1|Temp\(0) & 
-- \registradores|outData2|Mux31~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE1|ALT_INV_Temp\(0),
	datac => \registradores|outData2|ALT_INV_Mux31~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux31~1_combout\,
	combout => \registradores|outData2|Mux31~2_combout\);

-- Location: FF_X80_Y40_N2
\PIPE2|Temp[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux31~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(42));

-- Location: LABCELL_X80_Y40_N33
\mux_IN_ULA_4_2|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux31~1_combout\ = ( \PIPE2|Temp\(42) & ( \PIPE3|Temp\(37) & ( (!\PIPEAUX|Temp\(0)) # ((!\PIPEAUX|Temp[1]~DUPLICATE_q\ & (\PIPE4|Temp[5]~DUPLICATE_q\)) # (\PIPEAUX|Temp[1]~DUPLICATE_q\ & ((\PIPE2|Temp[10]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\PIPE2|Temp\(42) & ( \PIPE3|Temp\(37) & ( (!\PIPEAUX|Temp\(0) & (((\PIPEAUX|Temp[1]~DUPLICATE_q\)))) # (\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp[1]~DUPLICATE_q\ & (\PIPE4|Temp[5]~DUPLICATE_q\)) # (\PIPEAUX|Temp[1]~DUPLICATE_q\ & 
-- ((\PIPE2|Temp[10]~DUPLICATE_q\))))) ) ) ) # ( \PIPE2|Temp\(42) & ( !\PIPE3|Temp\(37) & ( (!\PIPEAUX|Temp\(0) & (((!\PIPEAUX|Temp[1]~DUPLICATE_q\)))) # (\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp[1]~DUPLICATE_q\ & (\PIPE4|Temp[5]~DUPLICATE_q\)) # 
-- (\PIPEAUX|Temp[1]~DUPLICATE_q\ & ((\PIPE2|Temp[10]~DUPLICATE_q\))))) ) ) ) # ( !\PIPE2|Temp\(42) & ( !\PIPE3|Temp\(37) & ( (\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp[1]~DUPLICATE_q\ & (\PIPE4|Temp[5]~DUPLICATE_q\)) # (\PIPEAUX|Temp[1]~DUPLICATE_q\ & 
-- ((\PIPE2|Temp[10]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp[5]~DUPLICATE_q\,
	datab => \PIPEAUX|ALT_INV_Temp\(0),
	datac => \PIPEAUX|ALT_INV_Temp[1]~DUPLICATE_q\,
	datad => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datae => \PIPE2|ALT_INV_Temp\(42),
	dataf => \PIPE3|ALT_INV_Temp\(37),
	combout => \mux_IN_ULA_4_2|Mux31~1_combout\);

-- Location: LABCELL_X80_Y40_N45
\mux_IN_ULA_4_2|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux31~0_combout\ = ( \PIPE2|Temp\(42) & ( \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( ((!\PIPE2|Temp[14]~DUPLICATE_q\) # (\PIPE2|Temp\(10))) # (\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2)) ) ) ) # ( \PIPE2|Temp\(42) & ( 
-- !\mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~1_combout\ ) ) ) # ( !\PIPE2|Temp\(42) & ( !\mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEOPCODE_EXTEND_ESTAGE|ALT_INV_Temp\(2),
	datab => \PIPE2|ALT_INV_Temp\(10),
	datac => \PIPE2|ALT_INV_Temp[14]~DUPLICATE_q\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~1_combout\,
	datae => \PIPE2|ALT_INV_Temp\(42),
	dataf => \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|ALT_INV_X~0_combout\,
	combout => \mux_IN_ULA_4_2|Mux31~0_combout\);

-- Location: MLABCELL_X82_Y37_N12
\PIPE2|Temp[74]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[74]~feeder_combout\ = ( \registradores|G2:31:regb|Temp\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(0),
	combout => \PIPE2|Temp[74]~feeder_combout\);

-- Location: FF_X82_Y37_N13
\PIPE2|Temp[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[74]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(0),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(74));

-- Location: LABCELL_X81_Y40_N9
\mux_IN_ULA_4_1|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux31~0_combout\ = ( \mux_IN_ULA_4_1|Mux16~2_combout\ & ( \mux_IN_ULA_4_1|Mux16~1_combout\ & ( \PIPE4|Temp[5]~DUPLICATE_q\ ) ) ) # ( \mux_IN_ULA_4_1|Mux16~2_combout\ & ( !\mux_IN_ULA_4_1|Mux16~1_combout\ & ( \PIPE3|Temp\(37) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux16~2_combout\ & ( !\mux_IN_ULA_4_1|Mux16~1_combout\ & ( \PIPE2|Temp\(74) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp[5]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(74),
	datad => \PIPE3|ALT_INV_Temp\(37),
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux16~2_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~1_combout\,
	combout => \mux_IN_ULA_4_1|Mux31~0_combout\);

-- Location: MLABCELL_X72_Y40_N0
\ULA1|Add0~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~134_cout\ = CARRY(( (!\PIPE2|Temp\(145) & (\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\ & \operaULA|Mux1~0_combout\)) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011000100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	cin => GND,
	cout => \ULA1|Add0~134_cout\);

-- Location: MLABCELL_X72_Y40_N3
\ULA1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~1_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux31~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux31~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~134_cout\ ))
-- \ULA1|Add0~2\ = CARRY(( \mux_IN_ULA_4_1|Mux31~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux31~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~134_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100101001011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	dataf => \operaULA|ALT_INV_Mux1~0_combout\,
	cin => \ULA1|Add0~134_cout\,
	sumout => \ULA1|Add0~1_sumout\,
	cout => \ULA1|Add0~2\);

-- Location: MLABCELL_X72_Y40_N6
\ULA1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~5_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux30~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux30~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~2\ ))
-- \ULA1|Add0~6\ = CARRY(( \mux_IN_ULA_4_1|Mux30~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux30~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100101001011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	dataf => \operaULA|ALT_INV_Mux1~0_combout\,
	cin => \ULA1|Add0~2\,
	sumout => \ULA1|Add0~5_sumout\,
	cout => \ULA1|Add0~6\);

-- Location: FF_X85_Y41_N50
\registradores|G2:31:regb|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(8),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(3));

-- Location: LABCELL_X85_Y41_N3
\PIPE2|Temp[77]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[77]~feeder_combout\ = \registradores|G2:31:regb|Temp\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:31:regb|ALT_INV_Temp\(3),
	combout => \PIPE2|Temp[77]~feeder_combout\);

-- Location: LABCELL_X88_Y40_N45
\registradores|G2:0:regb|Temp[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[3]~feeder_combout\ = ( \PIPE4|Temp\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(8),
	combout => \registradores|G2:0:regb|Temp[3]~feeder_combout\);

-- Location: FF_X88_Y40_N46
\registradores|G2:0:regb|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(3));

-- Location: FF_X85_Y41_N4
\PIPE2|Temp[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[77]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(3),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(77));

-- Location: FF_X81_Y39_N14
\PIPEAUX|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \controle|gerador|AdiantaA[0]~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sclr => \PIPE1|Temp\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPEAUX|Temp\(2));

-- Location: MLABCELL_X82_Y41_N18
\mux_IN_ULA_4_1|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux28~0_combout\ = ( \PIPE4|Temp\(8) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp\(3) & (((\PIPEAUX|Temp\(2))) # (\PIPE2|Temp\(77)))) # (\PIPEAUX|Temp\(3) & (((\PIPE3|Temp\(40) & !\PIPEAUX|Temp\(2))))) ) ) ) # ( 
-- !\PIPE4|Temp\(8) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & (\PIPE2|Temp\(77))) # (\PIPEAUX|Temp\(3) & ((\PIPE3|Temp\(40)))))) ) ) ) # ( \PIPE4|Temp\(8) & ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(77) 
-- ) ) ) # ( !\PIPE4|Temp\(8) & ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(77) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101000111000000000100011111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(77),
	datab => \PIPEAUX|ALT_INV_Temp\(3),
	datac => \PIPE3|ALT_INV_Temp\(40),
	datad => \PIPEAUX|ALT_INV_Temp\(2),
	datae => \PIPE4|ALT_INV_Temp\(8),
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	combout => \mux_IN_ULA_4_1|Mux28~0_combout\);

-- Location: MLABCELL_X87_Y39_N36
\registradores|G2:31:regb|Temp[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:31:regb|Temp[2]~feeder_combout\ = ( \PIPE4|Temp\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(7),
	combout => \registradores|G2:31:regb|Temp[2]~feeder_combout\);

-- Location: FF_X87_Y39_N37
\registradores|G2:31:regb|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:31:regb|Temp[2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(2));

-- Location: MLABCELL_X84_Y40_N12
\PIPE2|Temp[76]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[76]~feeder_combout\ = \registradores|G2:31:regb|Temp\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:31:regb|ALT_INV_Temp\(2),
	combout => \PIPE2|Temp[76]~feeder_combout\);

-- Location: FF_X85_Y39_N31
\registradores|G2:0:regb|Temp[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(7),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp[2]~DUPLICATE_q\);

-- Location: FF_X84_Y40_N14
\PIPE2|Temp[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[76]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp[2]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(76));

-- Location: FF_X83_Y40_N59
\PIPE4|Temp[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(39),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[7]~DUPLICATE_q\);

-- Location: LABCELL_X83_Y40_N45
\mux_IN_ULA_4_1|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux29~0_combout\ = ( \PIPEAUX|Temp\(3) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp\(2) & \PIPE3|Temp\(39)) ) ) ) # ( !\PIPEAUX|Temp\(3) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp\(2) & (\PIPE2|Temp\(76))) # 
-- (\PIPEAUX|Temp\(2) & ((\PIPE4|Temp[7]~DUPLICATE_q\))) ) ) ) # ( \PIPEAUX|Temp\(3) & ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(76) ) ) ) # ( !\PIPEAUX|Temp\(3) & ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(76) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100111001001110000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(2),
	datab => \PIPE2|ALT_INV_Temp\(76),
	datac => \PIPE4|ALT_INV_Temp[7]~DUPLICATE_q\,
	datad => \PIPE3|ALT_INV_Temp\(39),
	datae => \PIPEAUX|ALT_INV_Temp\(3),
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	combout => \mux_IN_ULA_4_1|Mux29~0_combout\);

-- Location: MLABCELL_X78_Y40_N0
\ULA1|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~5_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux31~0_combout\ ) + ( VCC ) + ( !VCC ))
-- \ULA1|Add2~6\ = CARRY(( !\mux_IN_ULA_4_2|Mux31~0_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	cin => GND,
	sumout => \ULA1|Add2~5_sumout\,
	cout => \ULA1|Add2~6\);

-- Location: MLABCELL_X78_Y40_N3
\ULA1|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~1_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux30~0_combout\ ) + ( GND ) + ( \ULA1|Add2~6\ ))
-- \ULA1|Add2~2\ = CARRY(( !\mux_IN_ULA_4_2|Mux30~0_combout\ ) + ( GND ) + ( \ULA1|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	cin => \ULA1|Add2~6\,
	sumout => \ULA1|Add2~1_sumout\,
	cout => \ULA1|Add2~2\);

-- Location: MLABCELL_X78_Y40_N6
\ULA1|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~13_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux29~1_combout\ ) + ( GND ) + ( \ULA1|Add2~2\ ))
-- \ULA1|Add2~14\ = CARRY(( !\mux_IN_ULA_4_2|Mux29~1_combout\ ) + ( GND ) + ( \ULA1|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	cin => \ULA1|Add2~2\,
	sumout => \ULA1|Add2~13_sumout\,
	cout => \ULA1|Add2~14\);

-- Location: MLABCELL_X78_Y40_N9
\ULA1|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~9_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux28~1_combout\ ) + ( GND ) + ( \ULA1|Add2~14\ ))
-- \ULA1|Add2~10\ = CARRY(( !\mux_IN_ULA_4_2|Mux28~1_combout\ ) + ( GND ) + ( \ULA1|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	cin => \ULA1|Add2~14\,
	sumout => \ULA1|Add2~9_sumout\,
	cout => \ULA1|Add2~10\);

-- Location: LABCELL_X73_Y41_N6
\ULA1|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~3_combout\ = ( \ULA1|Add2~9_sumout\ & ( \ULA1|Add2~1_sumout\ & ( (!\ULA1|Mux28~1_combout\ & (!\mux_IN_ULA_4_2|Mux28~1_combout\ & \mux_IN_ULA_4_2|Mux30~0_combout\)) ) ) ) # ( !\ULA1|Add2~9_sumout\ & ( \ULA1|Add2~1_sumout\ & ( 
-- ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & \mux_IN_ULA_4_2|Mux30~0_combout\)) # (\ULA1|Mux28~1_combout\) ) ) ) # ( \ULA1|Add2~9_sumout\ & ( !\ULA1|Add2~1_sumout\ & ( (!\ULA1|Mux28~1_combout\ & (!\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- \mux_IN_ULA_4_2|Mux30~0_combout\)) ) ) ) # ( !\ULA1|Add2~9_sumout\ & ( !\ULA1|Add2~1_sumout\ & ( (!\ULA1|Mux28~1_combout\ & (!\mux_IN_ULA_4_2|Mux28~1_combout\ & \mux_IN_ULA_4_2|Mux30~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001011101010111010000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datae => \ULA1|ALT_INV_Add2~9_sumout\,
	dataf => \ULA1|ALT_INV_Add2~1_sumout\,
	combout => \ULA1|Mux28~3_combout\);

-- Location: LABCELL_X80_Y41_N33
\ULA1|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~2_combout\ = ( \ULA1|Add2~5_sumout\ & ( (!\ULA1|Mux28~1_combout\ & (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\)))) # (\ULA1|Mux28~1_combout\ & (((!\ULA1|Add2~9_sumout\)))) ) ) # ( !\ULA1|Add2~5_sumout\ & ( 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (!\ULA1|Mux28~1_combout\ & !\mux_IN_ULA_4_2|Mux28~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001110100001100000111010000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \ULA1|ALT_INV_Mux28~1_combout\,
	datac => \ULA1|ALT_INV_Add2~9_sumout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	dataf => \ULA1|ALT_INV_Add2~5_sumout\,
	combout => \ULA1|Mux28~2_combout\);

-- Location: MLABCELL_X78_Y38_N9
\ULA1|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~1_combout\ = ( \ULA1|Mux28~0_combout\ & ( \mux_IN_ULA_4_2|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_Mux28~0_combout\,
	combout => \ULA1|Mux17~1_combout\);

-- Location: LABCELL_X88_Y40_N57
\registradores|G2:1:regb|Temp[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[4]~feeder_combout\ = ( \PIPE4|Temp\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(9),
	combout => \registradores|G2:1:regb|Temp[4]~feeder_combout\);

-- Location: FF_X88_Y40_N59
\registradores|G2:1:regb|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(4));

-- Location: LABCELL_X88_Y40_N9
\registradores|G2:2:regb|Temp[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:2:regb|Temp[4]~feeder_combout\ = ( \PIPE4|Temp\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(9),
	combout => \registradores|G2:2:regb|Temp[4]~feeder_combout\);

-- Location: FF_X88_Y40_N11
\registradores|G2:2:regb|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:2:regb|Temp[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(4));

-- Location: FF_X87_Y40_N8
\registradores|G2:3:regb|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(9),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(4));

-- Location: LABCELL_X88_Y40_N51
\registradores|G2:0:regb|Temp[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[4]~feeder_combout\ = ( \PIPE4|Temp\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(9),
	combout => \registradores|G2:0:regb|Temp[4]~feeder_combout\);

-- Location: FF_X88_Y40_N53
\registradores|G2:0:regb|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(4));

-- Location: MLABCELL_X87_Y40_N6
\registradores|outData2|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux27~1_combout\ = ( \registradores|G2:3:regb|Temp\(4) & ( \registradores|G2:0:regb|Temp\(4) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17)) # (\registradores|G2:2:regb|Temp\(4))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (((\PIPE1|Temp\(17))) # (\registradores|G2:1:regb|Temp\(4)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(4) & ( \registradores|G2:0:regb|Temp\(4) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17)) # (\registradores|G2:2:regb|Temp\(4))))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:1:regb|Temp\(4) & ((!\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:3:regb|Temp\(4) & ( !\registradores|G2:0:regb|Temp\(4) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:2:regb|Temp\(4) & 
-- \PIPE1|Temp\(17))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))) # (\registradores|G2:1:regb|Temp\(4)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(4) & ( !\registradores|G2:0:regb|Temp\(4) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (((\registradores|G2:2:regb|Temp\(4) & \PIPE1|Temp\(17))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:1:regb|Temp\(4) & ((!\PIPE1|Temp\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \registradores|G2:1:regb|ALT_INV_Temp\(4),
	datac => \registradores|G2:2:regb|ALT_INV_Temp\(4),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(4),
	dataf => \registradores|G2:0:regb|ALT_INV_Temp\(4),
	combout => \registradores|outData2|Mux27~1_combout\);

-- Location: MLABCELL_X87_Y40_N18
\registradores|G2:28:regb|Temp[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:28:regb|Temp[4]~feeder_combout\ = ( \PIPE4|Temp\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(9),
	combout => \registradores|G2:28:regb|Temp[4]~feeder_combout\);

-- Location: FF_X87_Y40_N20
\registradores|G2:28:regb|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:28:regb|Temp[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(4));

-- Location: MLABCELL_X87_Y41_N33
\registradores|G2:30:regb|Temp[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:30:regb|Temp[4]~feeder_combout\ = \PIPE4|Temp\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(9),
	combout => \registradores|G2:30:regb|Temp[4]~feeder_combout\);

-- Location: FF_X87_Y41_N34
\registradores|G2:30:regb|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:30:regb|Temp[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(4));

-- Location: FF_X87_Y40_N26
\registradores|G2:29:regb|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(9),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(4));

-- Location: FF_X80_Y41_N10
\registradores|G2:31:regb|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(9),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(4));

-- Location: MLABCELL_X87_Y40_N24
\registradores|outData2|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux27~0_combout\ = ( \registradores|G2:29:regb|Temp\(4) & ( \registradores|G2:31:regb|Temp\(4) & ( ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(4))) # (\PIPE1|Temp\(17) & ((\registradores|G2:30:regb|Temp\(4))))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:29:regb|Temp\(4) & ( \registradores|G2:31:regb|Temp\(4) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(4) & (!\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & 
-- (((\registradores|G2:30:regb|Temp\(4)) # (\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( \registradores|G2:29:regb|Temp\(4) & ( !\registradores|G2:31:regb|Temp\(4) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\)) # 
-- (\registradores|G2:28:regb|Temp\(4)))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:30:regb|Temp\(4))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(4) & ( !\registradores|G2:31:regb|Temp\(4) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ 
-- & ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(4))) # (\PIPE1|Temp\(17) & ((\registradores|G2:30:regb|Temp\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:28:regb|ALT_INV_Temp\(4),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \registradores|G2:30:regb|ALT_INV_Temp\(4),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(4),
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(4),
	combout => \registradores|outData2|Mux27~0_combout\);

-- Location: LABCELL_X79_Y40_N21
\registradores|outData2|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux27~2_combout\ = ( \registradores|outData2|Mux27~0_combout\ & ( (\PIPE1|Temp\(0)) # (\registradores|outData2|Mux27~1_combout\) ) ) # ( !\registradores|outData2|Mux27~0_combout\ & ( (\registradores|outData2|Mux27~1_combout\ & 
-- !\PIPE1|Temp\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|outData2|ALT_INV_Mux27~1_combout\,
	datad => \PIPE1|ALT_INV_Temp\(0),
	dataf => \registradores|outData2|ALT_INV_Mux27~0_combout\,
	combout => \registradores|outData2|Mux27~2_combout\);

-- Location: FF_X79_Y40_N23
\PIPE2|Temp[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux27~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(46));

-- Location: FF_X79_Y40_N14
\PIPE4|Temp[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(41),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[9]~DUPLICATE_q\);

-- Location: FF_X80_Y40_N16
\PIPEAUX|Temp[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|gerador|AdiantaB[0]~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sclr => \PIPE1|Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPEAUX|Temp[0]~DUPLICATE_q\);

-- Location: FF_X78_Y42_N46
\PIPE3|Temp[41]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux27~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp[41]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y40_N39
\mux_IN_ULA_4_2|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux27~1_combout\ = ( \PIPEAUX|Temp\(1) & ( \PIPE3|Temp[41]~DUPLICATE_q\ & ( (!\PIPEAUX|Temp[0]~DUPLICATE_q\) # (\PIPE2|Temp[14]~DUPLICATE_q\) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( \PIPE3|Temp[41]~DUPLICATE_q\ & ( (!\PIPEAUX|Temp[0]~DUPLICATE_q\ 
-- & (\PIPE2|Temp\(46))) # (\PIPEAUX|Temp[0]~DUPLICATE_q\ & ((\PIPE4|Temp[9]~DUPLICATE_q\))) ) ) ) # ( \PIPEAUX|Temp\(1) & ( !\PIPE3|Temp[41]~DUPLICATE_q\ & ( (\PIPEAUX|Temp[0]~DUPLICATE_q\ & \PIPE2|Temp[14]~DUPLICATE_q\) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( 
-- !\PIPE3|Temp[41]~DUPLICATE_q\ & ( (!\PIPEAUX|Temp[0]~DUPLICATE_q\ & (\PIPE2|Temp\(46))) # (\PIPEAUX|Temp[0]~DUPLICATE_q\ & ((\PIPE4|Temp[9]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(46),
	datab => \PIPE4|ALT_INV_Temp[9]~DUPLICATE_q\,
	datac => \PIPEAUX|ALT_INV_Temp[0]~DUPLICATE_q\,
	datad => \PIPE2|ALT_INV_Temp[14]~DUPLICATE_q\,
	datae => \PIPEAUX|ALT_INV_Temp\(1),
	dataf => \PIPE3|ALT_INV_Temp[41]~DUPLICATE_q\,
	combout => \mux_IN_ULA_4_2|Mux27~1_combout\);

-- Location: LABCELL_X79_Y40_N54
\mux_IN_ULA_4_2|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux27~0_combout\ = ( \PIPE2|Temp[14]~DUPLICATE_q\ & ( \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( ((!\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2) & !\PIPE2|Temp[10]~DUPLICATE_q\)) # (\PIPE2|Temp\(46)) ) ) ) # ( !\PIPE2|Temp[14]~DUPLICATE_q\ 
-- & ( \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( \PIPE2|Temp\(46) ) ) ) # ( \PIPE2|Temp[14]~DUPLICATE_q\ & ( !\mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( \mux_IN_ULA_4_2|Mux27~1_combout\ ) ) ) # ( !\PIPE2|Temp[14]~DUPLICATE_q\ & ( 
-- !\mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( \mux_IN_ULA_4_2|Mux27~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011111000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEOPCODE_EXTEND_ESTAGE|ALT_INV_Temp\(2),
	datab => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(46),
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux27~1_combout\,
	datae => \PIPE2|ALT_INV_Temp[14]~DUPLICATE_q\,
	dataf => \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|ALT_INV_X~0_combout\,
	combout => \mux_IN_ULA_4_2|Mux27~0_combout\);

-- Location: LABCELL_X79_Y39_N15
\ULA1|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~0_combout\ = ( \ULA1|ShiftLeft0~5_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (\mux_IN_ULA_4_2|Mux27~0_combout\ & \ULA1|Mux28~0_combout\)) ) ) # ( !\ULA1|ShiftLeft0~5_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & 
-- \ULA1|Mux28~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datad => \ULA1|ALT_INV_Mux28~0_combout\,
	dataf => \ULA1|ALT_INV_ShiftLeft0~5_combout\,
	combout => \ULA1|Mux17~0_combout\);

-- Location: MLABCELL_X78_Y40_N12
\ULA1|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~17_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux27~0_combout\ ) + ( GND ) + ( \ULA1|Add2~10\ ))
-- \ULA1|Add2~18\ = CARRY(( !\mux_IN_ULA_4_2|Mux27~0_combout\ ) + ( GND ) + ( \ULA1|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	cin => \ULA1|Add2~10\,
	sumout => \ULA1|Add2~17_sumout\,
	cout => \ULA1|Add2~18\);

-- Location: LABCELL_X77_Y39_N36
\ULA1|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~4_combout\ = ( !\ULA1|Add2~17_sumout\ & ( \mux_IN_ULA_4_2|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~17_sumout\,
	combout => \ULA1|Mux17~4_combout\);

-- Location: LABCELL_X73_Y40_N18
\ULA1|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux15~3_combout\ = ( \ULA1|Mux14~5_combout\ & ( !\ULA1|Mux14~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux14~4_combout\,
	datae => \ULA1|ALT_INV_Mux14~5_combout\,
	combout => \ULA1|Mux15~3_combout\);

-- Location: FF_X79_Y38_N44
\PIPE4|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(54),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(22));

-- Location: FF_X85_Y39_N46
\registradores|G2:0:regb|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(22),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(17));

-- Location: MLABCELL_X84_Y39_N36
\registradores|G2:3:regb|Temp[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[17]~feeder_combout\ = ( \PIPE4|Temp\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(22),
	combout => \registradores|G2:3:regb|Temp[17]~feeder_combout\);

-- Location: FF_X84_Y39_N38
\registradores|G2:3:regb|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(17));

-- Location: FF_X84_Y39_N23
\registradores|G2:2:regb|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(22),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(17));

-- Location: FF_X85_Y39_N53
\registradores|G2:1:regb|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(22),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(17));

-- Location: MLABCELL_X84_Y39_N21
\registradores|outData2|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux14~1_combout\ = ( \registradores|G2:2:regb|Temp\(17) & ( \registradores|G2:1:regb|Temp\(17) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))) # (\registradores|G2:0:regb|Temp\(17)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (((!\PIPE1|Temp\(17)) # (\registradores|G2:3:regb|Temp\(17))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(17) & ( \registradores|G2:1:regb|Temp\(17) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(17) & (!\PIPE1|Temp\(17)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17)) # (\registradores|G2:3:regb|Temp\(17))))) ) ) ) # ( \registradores|G2:2:regb|Temp\(17) & ( !\registradores|G2:1:regb|Temp\(17) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))) # 
-- (\registradores|G2:0:regb|Temp\(17)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17) & \registradores|G2:3:regb|Temp\(17))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(17) & ( !\registradores|G2:1:regb|Temp\(17) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ 
-- & (\registradores|G2:0:regb|Temp\(17) & (!\PIPE1|Temp\(17)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17) & \registradores|G2:3:regb|Temp\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \registradores|G2:0:regb|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \registradores|G2:3:regb|ALT_INV_Temp\(17),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(17),
	dataf => \registradores|G2:1:regb|ALT_INV_Temp\(17),
	combout => \registradores|outData2|Mux14~1_combout\);

-- Location: FF_X83_Y39_N4
\registradores|G2:28:regb|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(22),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(17));

-- Location: FF_X81_Y39_N25
\registradores|G2:30:regb|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(22),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(17));

-- Location: FF_X82_Y39_N47
\registradores|G2:29:regb|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(22),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(17));

-- Location: MLABCELL_X84_Y38_N42
\registradores|G2:31:regb|Temp[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:31:regb|Temp[17]~feeder_combout\ = ( \PIPE4|Temp\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(22),
	combout => \registradores|G2:31:regb|Temp[17]~feeder_combout\);

-- Location: FF_X84_Y38_N43
\registradores|G2:31:regb|Temp[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:31:regb|Temp[17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp[17]~DUPLICATE_q\);

-- Location: MLABCELL_X82_Y39_N45
\registradores|outData2|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux14~0_combout\ = ( \registradores|G2:29:regb|Temp\(17) & ( \registradores|G2:31:regb|Temp[17]~DUPLICATE_q\ & ( ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(17))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:30:regb|Temp\(17))))) # (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:29:regb|Temp\(17) & ( \registradores|G2:31:regb|Temp[17]~DUPLICATE_q\ & ( (!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(17) & 
-- ((!\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\) # (\registradores|G2:30:regb|Temp\(17))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(17) & ( !\registradores|G2:31:regb|Temp[17]~DUPLICATE_q\ & ( (!\PIPE1|Temp\(17) 
-- & (((\PIPE1|Temp[16]~DUPLICATE_q\)) # (\registradores|G2:28:regb|Temp\(17)))) # (\PIPE1|Temp\(17) & (((\registradores|G2:30:regb|Temp\(17) & !\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(17) & ( 
-- !\registradores|G2:31:regb|Temp[17]~DUPLICATE_q\ & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(17))) # (\PIPE1|Temp\(17) & ((\registradores|G2:30:regb|Temp\(17)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:28:regb|ALT_INV_Temp\(17),
	datac => \registradores|G2:30:regb|ALT_INV_Temp\(17),
	datad => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(17),
	dataf => \registradores|G2:31:regb|ALT_INV_Temp[17]~DUPLICATE_q\,
	combout => \registradores|outData2|Mux14~0_combout\);

-- Location: LABCELL_X79_Y38_N24
\registradores|outData2|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux14~2_combout\ = ( \PIPE1|Temp\(0) & ( \registradores|outData2|Mux14~0_combout\ ) ) # ( !\PIPE1|Temp\(0) & ( \registradores|outData2|Mux14~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|outData2|ALT_INV_Mux14~1_combout\,
	datad => \registradores|outData2|ALT_INV_Mux14~0_combout\,
	dataf => \PIPE1|ALT_INV_Temp\(0),
	combout => \registradores|outData2|Mux14~2_combout\);

-- Location: FF_X79_Y38_N26
\PIPE2|Temp[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux14~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(59));

-- Location: LABCELL_X79_Y38_N45
\mux_IN_ULA_4_2|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux14~0_combout\ = ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(10) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE3|Temp\(54) ) 
-- ) ) # ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE4|Temp\(22) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(59) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(10),
	datab => \PIPE4|ALT_INV_Temp\(22),
	datac => \PIPE3|ALT_INV_Temp\(54),
	datad => \PIPE2|ALT_INV_Temp\(59),
	datae => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	dataf => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	combout => \mux_IN_ULA_4_2|Mux14~0_combout\);

-- Location: FF_X79_Y40_N59
\PIPE4|Temp[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(53),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[21]~DUPLICATE_q\);

-- Location: LABCELL_X88_Y40_N6
\registradores|G2:2:regb|Temp[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:2:regb|Temp[16]~feeder_combout\ = ( \PIPE4|Temp\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(21),
	combout => \registradores|G2:2:regb|Temp[16]~feeder_combout\);

-- Location: FF_X88_Y40_N8
\registradores|G2:2:regb|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:2:regb|Temp[16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(16));

-- Location: FF_X87_Y40_N14
\registradores|G2:3:regb|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(21),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(16));

-- Location: LABCELL_X88_Y40_N54
\registradores|G2:1:regb|Temp[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[16]~feeder_combout\ = ( \PIPE4|Temp\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(21),
	combout => \registradores|G2:1:regb|Temp[16]~feeder_combout\);

-- Location: FF_X88_Y40_N56
\registradores|G2:1:regb|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(16));

-- Location: LABCELL_X88_Y40_N48
\registradores|G2:0:regb|Temp[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[16]~feeder_combout\ = ( \PIPE4|Temp\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(21),
	combout => \registradores|G2:0:regb|Temp[16]~feeder_combout\);

-- Location: FF_X88_Y40_N50
\registradores|G2:0:regb|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(16));

-- Location: MLABCELL_X87_Y40_N0
\registradores|outData2|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux15~1_combout\ = ( \registradores|G2:1:regb|Temp\(16) & ( \registradores|G2:0:regb|Temp\(16) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:2:regb|Temp\(16))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- ((\registradores|G2:3:regb|Temp\(16))))) ) ) ) # ( !\registradores|G2:1:regb|Temp\(16) & ( \registradores|G2:0:regb|Temp\(16) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17))) # (\registradores|G2:2:regb|Temp\(16)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:3:regb|Temp\(16) & \PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:1:regb|Temp\(16) & ( !\registradores|G2:0:regb|Temp\(16) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:2:regb|Temp\(16) & 
-- ((\PIPE1|Temp\(17))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17)) # (\registradores|G2:3:regb|Temp\(16))))) ) ) ) # ( !\registradores|G2:1:regb|Temp\(16) & ( !\registradores|G2:0:regb|Temp\(16) & ( (\PIPE1|Temp\(17) & 
-- ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:2:regb|Temp\(16))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:3:regb|Temp\(16)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:2:regb|ALT_INV_Temp\(16),
	datab => \registradores|G2:3:regb|ALT_INV_Temp\(16),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:1:regb|ALT_INV_Temp\(16),
	dataf => \registradores|G2:0:regb|ALT_INV_Temp\(16),
	combout => \registradores|outData2|Mux15~1_combout\);

-- Location: FF_X87_Y40_N59
\registradores|G2:28:regb|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(21),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(16));

-- Location: MLABCELL_X84_Y38_N54
\registradores|G2:30:regb|Temp[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:30:regb|Temp[16]~feeder_combout\ = ( \PIPE4|Temp\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(21),
	combout => \registradores|G2:30:regb|Temp[16]~feeder_combout\);

-- Location: FF_X84_Y38_N55
\registradores|G2:30:regb|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:30:regb|Temp[16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(16));

-- Location: FF_X87_Y40_N44
\registradores|G2:29:regb|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(21),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(16));

-- Location: MLABCELL_X87_Y40_N42
\registradores|outData2|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux15~0_combout\ = ( \registradores|G2:29:regb|Temp\(16) & ( \registradores|G2:31:regb|Temp\(16) & ( ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(16))) # (\PIPE1|Temp\(17) & ((\registradores|G2:30:regb|Temp\(16))))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:29:regb|Temp\(16) & ( \registradores|G2:31:regb|Temp\(16) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(16) & (!\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & 
-- (((\registradores|G2:30:regb|Temp\(16)) # (\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( \registradores|G2:29:regb|Temp\(16) & ( !\registradores|G2:31:regb|Temp\(16) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\)) # 
-- (\registradores|G2:28:regb|Temp\(16)))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:30:regb|Temp\(16))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(16) & ( !\registradores|G2:31:regb|Temp\(16) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(16))) # (\PIPE1|Temp\(17) & ((\registradores|G2:30:regb|Temp\(16)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:28:regb|ALT_INV_Temp\(16),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \registradores|G2:30:regb|ALT_INV_Temp\(16),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(16),
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(16),
	combout => \registradores|outData2|Mux15~0_combout\);

-- Location: LABCELL_X85_Y40_N33
\registradores|outData2|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux15~2_combout\ = ( \registradores|outData2|Mux15~1_combout\ & ( \registradores|outData2|Mux15~0_combout\ ) ) # ( !\registradores|outData2|Mux15~1_combout\ & ( \registradores|outData2|Mux15~0_combout\ & ( \PIPE1|Temp\(0) ) ) ) # ( 
-- \registradores|outData2|Mux15~1_combout\ & ( !\registradores|outData2|Mux15~0_combout\ & ( !\PIPE1|Temp\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(0),
	datae => \registradores|outData2|ALT_INV_Mux15~1_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux15~0_combout\,
	combout => \registradores|outData2|Mux15~2_combout\);

-- Location: FF_X79_Y40_N44
\PIPE2|Temp[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \registradores|outData2|Mux15~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(58));

-- Location: LABCELL_X79_Y40_N42
\mux_IN_ULA_4_2|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux15~0_combout\ = ( \PIPE2|Temp\(58) & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( (!\muxcontroler_adiantaB|X[0]~0_combout\ & ((\PIPE3|Temp\(53)))) # (\muxcontroler_adiantaB|X[0]~0_combout\ & (\PIPE2|Temp\(10))) ) ) ) # ( 
-- !\PIPE2|Temp\(58) & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( (!\muxcontroler_adiantaB|X[0]~0_combout\ & ((\PIPE3|Temp\(53)))) # (\muxcontroler_adiantaB|X[0]~0_combout\ & (\PIPE2|Temp\(10))) ) ) ) # ( \PIPE2|Temp\(58) & ( 
-- !\muxcontroler_adiantaB|X[1]~1_combout\ & ( (!\muxcontroler_adiantaB|X[0]~0_combout\) # (\PIPE4|Temp[21]~DUPLICATE_q\) ) ) ) # ( !\PIPE2|Temp\(58) & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( (\PIPE4|Temp[21]~DUPLICATE_q\ & 
-- \muxcontroler_adiantaB|X[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(10),
	datab => \PIPE4|ALT_INV_Temp[21]~DUPLICATE_q\,
	datac => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	datad => \PIPE3|ALT_INV_Temp\(53),
	datae => \PIPE2|ALT_INV_Temp\(58),
	dataf => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	combout => \mux_IN_ULA_4_2|Mux15~0_combout\);

-- Location: FF_X80_Y40_N20
\PIPE4|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(52),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(20));

-- Location: MLABCELL_X87_Y37_N18
\registradores|G2:28:regb|Temp[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:28:regb|Temp[15]~feeder_combout\ = ( \PIPE4|Temp[20]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[20]~DUPLICATE_q\,
	combout => \registradores|G2:28:regb|Temp[15]~feeder_combout\);

-- Location: FF_X87_Y37_N19
\registradores|G2:28:regb|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:28:regb|Temp[15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(15));

-- Location: FF_X84_Y38_N10
\registradores|G2:30:regb|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[20]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(15));

-- Location: FF_X84_Y37_N44
\registradores|G2:29:regb|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[20]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(15));

-- Location: FF_X84_Y38_N13
\registradores|G2:31:regb|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[20]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(15));

-- Location: MLABCELL_X84_Y37_N42
\registradores|outData2|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux16~0_combout\ = ( \registradores|G2:29:regb|Temp\(15) & ( \registradores|G2:31:regb|Temp\(15) & ( ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(15))) # (\PIPE1|Temp\(17) & ((\registradores|G2:30:regb|Temp\(15))))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:29:regb|Temp\(15) & ( \registradores|G2:31:regb|Temp\(15) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(15) & (!\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & 
-- (((\registradores|G2:30:regb|Temp\(15)) # (\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( \registradores|G2:29:regb|Temp\(15) & ( !\registradores|G2:31:regb|Temp\(15) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\)) # 
-- (\registradores|G2:28:regb|Temp\(15)))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:30:regb|Temp\(15))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(15) & ( !\registradores|G2:31:regb|Temp\(15) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(15))) # (\PIPE1|Temp\(17) & ((\registradores|G2:30:regb|Temp\(15)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:28:regb|ALT_INV_Temp\(15),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \registradores|G2:30:regb|ALT_INV_Temp\(15),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(15),
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(15),
	combout => \registradores|outData2|Mux16~0_combout\);

-- Location: FF_X85_Y37_N11
\registradores|G2:2:regb|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[20]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(15));

-- Location: FF_X85_Y37_N44
\registradores|G2:0:regb|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[20]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(15));

-- Location: FF_X85_Y37_N38
\registradores|G2:3:regb|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[20]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(15));

-- Location: MLABCELL_X87_Y37_N39
\registradores|G2:1:regb|Temp[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[15]~feeder_combout\ = ( \PIPE4|Temp[20]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[20]~DUPLICATE_q\,
	combout => \registradores|G2:1:regb|Temp[15]~feeder_combout\);

-- Location: FF_X87_Y37_N40
\registradores|G2:1:regb|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(15));

-- Location: LABCELL_X85_Y37_N36
\registradores|outData2|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux16~1_combout\ = ( \registradores|G2:3:regb|Temp\(15) & ( \registradores|G2:1:regb|Temp\(15) & ( ((!\PIPE1|Temp\(17) & ((\registradores|G2:0:regb|Temp\(15)))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(15)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:3:regb|Temp\(15) & ( \registradores|G2:1:regb|Temp\(15) & ( (!\PIPE1|Temp\(17) & (((\registradores|G2:0:regb|Temp\(15)) # (\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:2:regb|Temp\(15) & (!\PIPE1|Temp[16]~DUPLICATE_q\))) ) ) ) # ( \registradores|G2:3:regb|Temp\(15) & ( !\registradores|G2:1:regb|Temp\(15) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:0:regb|Temp\(15))))) 
-- # (\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\)) # (\registradores|G2:2:regb|Temp\(15)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(15) & ( !\registradores|G2:1:regb|Temp\(15) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & 
-- ((\registradores|G2:0:regb|Temp\(15)))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:2:regb|ALT_INV_Temp\(15),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \registradores|G2:0:regb|ALT_INV_Temp\(15),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(15),
	dataf => \registradores|G2:1:regb|ALT_INV_Temp\(15),
	combout => \registradores|outData2|Mux16~1_combout\);

-- Location: MLABCELL_X84_Y40_N30
\registradores|outData2|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux16~2_combout\ = ( \registradores|outData2|Mux16~0_combout\ & ( \registradores|outData2|Mux16~1_combout\ ) ) # ( !\registradores|outData2|Mux16~0_combout\ & ( \registradores|outData2|Mux16~1_combout\ & ( !\PIPE1|Temp\(0) ) ) ) # 
-- ( \registradores|outData2|Mux16~0_combout\ & ( !\registradores|outData2|Mux16~1_combout\ & ( \PIPE1|Temp\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(0),
	datae => \registradores|outData2|ALT_INV_Mux16~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux16~1_combout\,
	combout => \registradores|outData2|Mux16~2_combout\);

-- Location: FF_X84_Y40_N32
\PIPE2|Temp[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux16~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(57));

-- Location: LABCELL_X80_Y40_N39
\mux_IN_ULA_4_2|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux16~0_combout\ = ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE2|Temp\(57) & ( (!\muxcontroler_adiantaB|X[1]~1_combout\ & ((\PIPE4|Temp\(20)))) # (\muxcontroler_adiantaB|X[1]~1_combout\ & (\PIPE2|Temp[10]~DUPLICATE_q\)) ) ) ) # ( 
-- !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE2|Temp\(57) & ( (!\muxcontroler_adiantaB|X[1]~1_combout\) # (\PIPE3|Temp\(52)) ) ) ) # ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( !\PIPE2|Temp\(57) & ( (!\muxcontroler_adiantaB|X[1]~1_combout\ & 
-- ((\PIPE4|Temp\(20)))) # (\muxcontroler_adiantaB|X[1]~1_combout\ & (\PIPE2|Temp[10]~DUPLICATE_q\)) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( !\PIPE2|Temp\(57) & ( (\PIPE3|Temp\(52) & \muxcontroler_adiantaB|X[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datab => \PIPE3|ALT_INV_Temp\(52),
	datac => \PIPE4|ALT_INV_Temp\(20),
	datad => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	datae => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	dataf => \PIPE2|ALT_INV_Temp\(57),
	combout => \mux_IN_ULA_4_2|Mux16~0_combout\);

-- Location: LABCELL_X81_Y39_N42
\ULA1|sig_output~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~7_combout\ = ( \mux_IN_ULA_4_2|Mux16~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux16~0_combout\,
	combout => \ULA1|sig_output~7_combout\);

-- Location: FF_X82_Y36_N20
\registradores|G2:30:regb|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(19),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(14));

-- Location: FF_X81_Y36_N53
\registradores|G2:29:regb|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(19),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(14));

-- Location: FF_X82_Y36_N26
\registradores|G2:28:regb|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(19),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(14));

-- Location: LABCELL_X81_Y36_N51
\registradores|outData2|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux17~0_combout\ = ( \registradores|G2:29:regb|Temp\(14) & ( \registradores|G2:28:regb|Temp\(14) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:30:regb|Temp\(14))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- ((\registradores|G2:31:regb|Temp\(14))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(14) & ( \registradores|G2:28:regb|Temp\(14) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:30:regb|Temp\(14))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:31:regb|Temp\(14)))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(14) & ( !\registradores|G2:28:regb|Temp\(14) & ( (!\PIPE1|Temp\(17) & 
-- (((\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:30:regb|Temp\(14))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:31:regb|Temp\(14)))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(14) 
-- & ( !\registradores|G2:28:regb|Temp\(14) & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:30:regb|Temp\(14))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:31:regb|Temp\(14)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:30:regb|ALT_INV_Temp\(14),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \registradores|G2:31:regb|ALT_INV_Temp\(14),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(14),
	dataf => \registradores|G2:28:regb|ALT_INV_Temp\(14),
	combout => \registradores|outData2|Mux17~0_combout\);

-- Location: FF_X82_Y36_N52
\registradores|G2:0:regb|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(19),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(14));

-- Location: FF_X84_Y37_N52
\registradores|G2:1:regb|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(19),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(14));

-- Location: FF_X81_Y36_N44
\registradores|G2:3:regb|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(19),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(14));

-- Location: FF_X85_Y37_N52
\registradores|G2:2:regb|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(19),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(14));

-- Location: LABCELL_X81_Y36_N42
\registradores|outData2|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux17~1_combout\ = ( \registradores|G2:3:regb|Temp\(14) & ( \registradores|G2:2:regb|Temp\(14) & ( ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(14))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- ((\registradores|G2:1:regb|Temp\(14))))) # (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(14) & ( \registradores|G2:2:regb|Temp\(14) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))) # (\registradores|G2:0:regb|Temp\(14)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:1:regb|Temp\(14) & !\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:3:regb|Temp\(14) & ( !\registradores|G2:2:regb|Temp\(14) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(14) & 
-- ((!\PIPE1|Temp\(17))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17)) # (\registradores|G2:1:regb|Temp\(14))))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(14) & ( !\registradores|G2:2:regb|Temp\(14) & ( (!\PIPE1|Temp\(17) & 
-- ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(14))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:1:regb|Temp\(14)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:0:regb|ALT_INV_Temp\(14),
	datab => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datac => \registradores|G2:1:regb|ALT_INV_Temp\(14),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(14),
	dataf => \registradores|G2:2:regb|ALT_INV_Temp\(14),
	combout => \registradores|outData2|Mux17~1_combout\);

-- Location: LABCELL_X79_Y38_N3
\registradores|outData2|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux17~2_combout\ = ( \registradores|outData2|Mux17~1_combout\ & ( (!\PIPE1|Temp\(0)) # (\registradores|outData2|Mux17~0_combout\) ) ) # ( !\registradores|outData2|Mux17~1_combout\ & ( (\registradores|outData2|Mux17~0_combout\ & 
-- \PIPE1|Temp\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|outData2|ALT_INV_Mux17~0_combout\,
	datab => \PIPE1|ALT_INV_Temp\(0),
	dataf => \registradores|outData2|ALT_INV_Mux17~1_combout\,
	combout => \registradores|outData2|Mux17~2_combout\);

-- Location: FF_X79_Y38_N5
\PIPE2|Temp[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux17~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(56));

-- Location: LABCELL_X79_Y38_N9
\mux_IN_ULA_4_2|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux17~0_combout\ = ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE2|Temp[10]~DUPLICATE_q\ ) ) ) # ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( 
-- \PIPE4|Temp\(19) ) ) ) # ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE3|Temp\(51) ) ) ) # ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE2|Temp\(56) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(56),
	datab => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datac => \PIPE4|ALT_INV_Temp\(19),
	datad => \PIPE3|ALT_INV_Temp\(51),
	datae => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	dataf => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	combout => \mux_IN_ULA_4_2|Mux17~0_combout\);

-- Location: MLABCELL_X84_Y38_N33
\registradores|G2:31:regb|Temp[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:31:regb|Temp[13]~feeder_combout\ = ( \PIPE4|Temp\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(18),
	combout => \registradores|G2:31:regb|Temp[13]~feeder_combout\);

-- Location: FF_X84_Y38_N35
\registradores|G2:31:regb|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:31:regb|Temp[13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(13));

-- Location: MLABCELL_X84_Y38_N51
\PIPE2|Temp[87]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[87]~feeder_combout\ = \registradores|G2:31:regb|Temp\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:31:regb|ALT_INV_Temp\(13),
	combout => \PIPE2|Temp[87]~feeder_combout\);

-- Location: LABCELL_X85_Y37_N27
\registradores|G2:0:regb|Temp[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[13]~feeder_combout\ = ( \PIPE4|Temp\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(18),
	combout => \registradores|G2:0:regb|Temp[13]~feeder_combout\);

-- Location: FF_X85_Y37_N28
\registradores|G2:0:regb|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(13));

-- Location: FF_X84_Y38_N53
\PIPE2|Temp[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[87]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(13),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(87));

-- Location: FF_X75_Y41_N29
\PIPE3|Temp[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux18~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(50));

-- Location: LABCELL_X81_Y40_N15
\mux_IN_ULA_4_1|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux18~0_combout\ = ( \PIPE3|Temp\(50) & ( (!\mux_IN_ULA_4_1|Mux16~2_combout\ & (!\mux_IN_ULA_4_1|Mux16~1_combout\ & (\PIPE2|Temp\(87)))) # (\mux_IN_ULA_4_1|Mux16~2_combout\ & ((!\mux_IN_ULA_4_1|Mux16~1_combout\) # ((\PIPE4|Temp\(18))))) ) 
-- ) # ( !\PIPE3|Temp\(50) & ( (!\mux_IN_ULA_4_1|Mux16~2_combout\ & (!\mux_IN_ULA_4_1|Mux16~1_combout\ & (\PIPE2|Temp\(87)))) # (\mux_IN_ULA_4_1|Mux16~2_combout\ & (\mux_IN_ULA_4_1|Mux16~1_combout\ & ((\PIPE4|Temp\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001000010000001100101001100010111010100110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux16~2_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux16~1_combout\,
	datac => \PIPE2|ALT_INV_Temp\(87),
	datad => \PIPE4|ALT_INV_Temp\(18),
	dataf => \PIPE3|ALT_INV_Temp\(50),
	combout => \mux_IN_ULA_4_1|Mux18~0_combout\);

-- Location: LABCELL_X75_Y39_N18
\ULA1|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~2_combout\ = ( \ULA1|ShiftLeft0~5_combout\ & ( (!\ULA1|Mux28~1_combout\ & \mux_IN_ULA_4_2|Mux27~0_combout\) ) ) # ( !\ULA1|ShiftLeft0~5_combout\ & ( !\ULA1|Mux28~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux28~1_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	dataf => \ULA1|ALT_INV_ShiftLeft0~5_combout\,
	combout => \ULA1|Mux14~2_combout\);

-- Location: LABCELL_X75_Y39_N45
\ULA1|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~3_combout\ = ( !\ULA1|Mux14~2_combout\ & ( (!\ULA1|Mux28~1_combout\) # (\operaULA|Mux3~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \operaULA|ALT_INV_Mux3~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~1_combout\,
	dataf => \ULA1|ALT_INV_Mux14~2_combout\,
	combout => \ULA1|Mux14~3_combout\);

-- Location: LABCELL_X81_Y40_N39
\rtl~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~150_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~3_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux17~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux19~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~3_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux18~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux16~3_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux17~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux19~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux16~3_combout\ & ( 
-- (\mux_IN_ULA_4_1|Mux18~0_combout\ & \mux_IN_ULA_4_2|Mux30~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\,
	combout => \rtl~150_combout\);

-- Location: FF_X74_Y40_N8
\PIPE4|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(56),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(24));

-- Location: FF_X80_Y37_N19
\registradores|G2:0:regb|Temp[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(24),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp[19]~DUPLICATE_q\);

-- Location: MLABCELL_X84_Y37_N48
\registradores|G2:1:regb|Temp[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[19]~feeder_combout\ = ( \PIPE4|Temp\(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(24),
	combout => \registradores|G2:1:regb|Temp[19]~feeder_combout\);

-- Location: FF_X84_Y37_N50
\registradores|G2:1:regb|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(19));

-- Location: FF_X84_Y37_N8
\registradores|G2:3:regb|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(24),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(19));

-- Location: LABCELL_X88_Y37_N15
\registradores|G2:2:regb|Temp[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:2:regb|Temp[19]~feeder_combout\ = ( \PIPE4|Temp\(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(24),
	combout => \registradores|G2:2:regb|Temp[19]~feeder_combout\);

-- Location: FF_X88_Y37_N16
\registradores|G2:2:regb|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:2:regb|Temp[19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(19));

-- Location: MLABCELL_X84_Y37_N6
\registradores|outData2|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux12~1_combout\ = ( \registradores|G2:3:regb|Temp\(19) & ( \registradores|G2:2:regb|Temp\(19) & ( ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp[19]~DUPLICATE_q\)) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- ((\registradores|G2:1:regb|Temp\(19))))) # (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(19) & ( \registradores|G2:2:regb|Temp\(19) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))) # 
-- (\registradores|G2:0:regb|Temp[19]~DUPLICATE_q\))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:1:regb|Temp\(19) & !\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:3:regb|Temp\(19) & ( !\registradores|G2:2:regb|Temp\(19) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp[19]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17)) # (\registradores|G2:1:regb|Temp\(19))))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(19) & ( 
-- !\registradores|G2:2:regb|Temp\(19) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp[19]~DUPLICATE_q\)) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:1:regb|Temp\(19)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \registradores|G2:0:regb|ALT_INV_Temp[19]~DUPLICATE_q\,
	datac => \registradores|G2:1:regb|ALT_INV_Temp\(19),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(19),
	dataf => \registradores|G2:2:regb|ALT_INV_Temp\(19),
	combout => \registradores|outData2|Mux12~1_combout\);

-- Location: FF_X83_Y37_N50
\registradores|G2:28:regb|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(24),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(19));

-- Location: FF_X80_Y37_N28
\registradores|G2:31:regb|Temp[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(24),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp[19]~DUPLICATE_q\);

-- Location: FF_X83_Y37_N44
\registradores|G2:29:regb|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(24),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(19));

-- Location: LABCELL_X88_Y37_N33
\registradores|G2:30:regb|Temp[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:30:regb|Temp[19]~feeder_combout\ = ( \PIPE4|Temp\(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(24),
	combout => \registradores|G2:30:regb|Temp[19]~feeder_combout\);

-- Location: FF_X88_Y37_N34
\registradores|G2:30:regb|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:30:regb|Temp[19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(19));

-- Location: LABCELL_X83_Y37_N42
\registradores|outData2|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux12~0_combout\ = ( \registradores|G2:29:regb|Temp\(19) & ( \registradores|G2:30:regb|Temp\(19) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))) # (\registradores|G2:28:regb|Temp\(19)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (((!\PIPE1|Temp\(17)) # (\registradores|G2:31:regb|Temp[19]~DUPLICATE_q\)))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(19) & ( \registradores|G2:30:regb|Temp\(19) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))) # 
-- (\registradores|G2:28:regb|Temp\(19)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:31:regb|Temp[19]~DUPLICATE_q\ & \PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(19) & ( !\registradores|G2:30:regb|Temp\(19) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:28:regb|Temp\(19) & ((!\PIPE1|Temp\(17))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17)) # (\registradores|G2:31:regb|Temp[19]~DUPLICATE_q\)))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(19) & 
-- ( !\registradores|G2:30:regb|Temp\(19) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:28:regb|Temp\(19) & ((!\PIPE1|Temp\(17))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:31:regb|Temp[19]~DUPLICATE_q\ & \PIPE1|Temp\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:28:regb|ALT_INV_Temp\(19),
	datab => \registradores|G2:31:regb|ALT_INV_Temp[19]~DUPLICATE_q\,
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(19),
	dataf => \registradores|G2:30:regb|ALT_INV_Temp\(19),
	combout => \registradores|outData2|Mux12~0_combout\);

-- Location: LABCELL_X73_Y40_N12
\registradores|outData2|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux12~2_combout\ = ( \registradores|outData2|Mux12~1_combout\ & ( \registradores|outData2|Mux12~0_combout\ ) ) # ( !\registradores|outData2|Mux12~1_combout\ & ( \registradores|outData2|Mux12~0_combout\ & ( \PIPE1|Temp\(0) ) ) ) # ( 
-- \registradores|outData2|Mux12~1_combout\ & ( !\registradores|outData2|Mux12~0_combout\ & ( !\PIPE1|Temp\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(0),
	datae => \registradores|outData2|ALT_INV_Mux12~1_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux12~0_combout\,
	combout => \registradores|outData2|Mux12~2_combout\);

-- Location: FF_X73_Y40_N13
\PIPE2|Temp[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux12~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(61));

-- Location: LABCELL_X74_Y40_N30
\mux_IN_ULA_4_2|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux12~0_combout\ = ( \PIPE3|Temp\(56) & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( (!\muxcontroler_adiantaB|X[0]~0_combout\) # (\PIPE2|Temp\(10)) ) ) ) # ( !\PIPE3|Temp\(56) & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( 
-- (\PIPE2|Temp\(10) & \muxcontroler_adiantaB|X[0]~0_combout\) ) ) ) # ( \PIPE3|Temp\(56) & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( (!\muxcontroler_adiantaB|X[0]~0_combout\ & (\PIPE2|Temp\(61))) # (\muxcontroler_adiantaB|X[0]~0_combout\ & 
-- ((\PIPE4|Temp\(24)))) ) ) ) # ( !\PIPE3|Temp\(56) & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( (!\muxcontroler_adiantaB|X[0]~0_combout\ & (\PIPE2|Temp\(61))) # (\muxcontroler_adiantaB|X[0]~0_combout\ & ((\PIPE4|Temp\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(61),
	datab => \PIPE2|ALT_INV_Temp\(10),
	datac => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	datad => \PIPE4|ALT_INV_Temp\(24),
	datae => \PIPE3|ALT_INV_Temp\(56),
	dataf => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	combout => \mux_IN_ULA_4_2|Mux12~0_combout\);

-- Location: MLABCELL_X72_Y40_N54
\ULA1|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~69_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux14~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux14~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~66\ ))
-- \ULA1|Add0~70\ = CARRY(( \mux_IN_ULA_4_1|Mux14~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux14~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110010010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux14~0_combout\,
	cin => \ULA1|Add0~66\,
	sumout => \ULA1|Add0~69_sumout\,
	cout => \ULA1|Add0~70\);

-- Location: MLABCELL_X72_Y40_N57
\ULA1|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~73_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux13~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( 
-- \mux_IN_ULA_4_1|Mux13~0_combout\ ) + ( \ULA1|Add0~70\ ))
-- \ULA1|Add0~74\ = CARRY(( !\mux_IN_ULA_4_2|Mux13~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( 
-- \mux_IN_ULA_4_1|Mux13~0_combout\ ) + ( \ULA1|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010011011011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux13~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	cin => \ULA1|Add0~70\,
	sumout => \ULA1|Add0~73_sumout\,
	cout => \ULA1|Add0~74\);

-- Location: MLABCELL_X72_Y39_N0
\ULA1|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~77_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux12~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux12~0_combout\ $ (((!\controle|controle_de_beq|table|flip1|Temp~q\ & ((!\PIPE2|Temp\(145)) # (!\operaULA|Mux1~0_combout\))) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\ & (\PIPE2|Temp\(145))))) ) + ( \ULA1|Add0~74\ ))
-- \ULA1|Add0~78\ = CARRY(( \mux_IN_ULA_4_1|Mux12~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux12~0_combout\ $ (((!\controle|controle_de_beq|table|flip1|Temp~q\ & ((!\PIPE2|Temp\(145)) # (!\operaULA|Mux1~0_combout\))) # (\controle|controle_de_beq|table|flip1|Temp~q\ 
-- & (\PIPE2|Temp\(145))))) ) + ( \ULA1|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110010100011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datab => \PIPE2|ALT_INV_Temp\(145),
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux12~0_combout\,
	cin => \ULA1|Add0~74\,
	sumout => \ULA1|Add0~77_sumout\,
	cout => \ULA1|Add0~78\);

-- Location: FF_X81_Y39_N55
\PIPE4|Temp[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(60),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[28]~DUPLICATE_q\);

-- Location: MLABCELL_X87_Y38_N21
\registradores|G2:28:regb|Temp[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:28:regb|Temp[23]~feeder_combout\ = ( \PIPE4|Temp[28]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[28]~DUPLICATE_q\,
	combout => \registradores|G2:28:regb|Temp[23]~feeder_combout\);

-- Location: FF_X87_Y38_N23
\registradores|G2:28:regb|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:28:regb|Temp[23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(23));

-- Location: MLABCELL_X84_Y38_N27
\registradores|G2:31:regb|Temp[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:31:regb|Temp[23]~feeder_combout\ = ( \PIPE4|Temp[28]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[28]~DUPLICATE_q\,
	combout => \registradores|G2:31:regb|Temp[23]~feeder_combout\);

-- Location: FF_X84_Y38_N28
\registradores|G2:31:regb|Temp[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:31:regb|Temp[23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp[23]~DUPLICATE_q\);

-- Location: FF_X87_Y38_N38
\registradores|G2:29:regb|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[28]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(23));

-- Location: MLABCELL_X84_Y38_N57
\registradores|G2:30:regb|Temp[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:30:regb|Temp[23]~feeder_combout\ = ( \PIPE4|Temp[28]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[28]~DUPLICATE_q\,
	combout => \registradores|G2:30:regb|Temp[23]~feeder_combout\);

-- Location: FF_X84_Y38_N58
\registradores|G2:30:regb|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:30:regb|Temp[23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(23));

-- Location: MLABCELL_X87_Y38_N36
\registradores|outData2|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux8~0_combout\ = ( \registradores|G2:29:regb|Temp\(23) & ( \registradores|G2:30:regb|Temp\(23) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\)) # (\registradores|G2:28:regb|Temp\(23)))) # (\PIPE1|Temp\(17) & 
-- (((!\PIPE1|Temp[16]~DUPLICATE_q\) # (\registradores|G2:31:regb|Temp[23]~DUPLICATE_q\)))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(23) & ( \registradores|G2:30:regb|Temp\(23) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(23) & 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\) # (\registradores|G2:31:regb|Temp[23]~DUPLICATE_q\)))) ) ) ) # ( \registradores|G2:29:regb|Temp\(23) & ( !\registradores|G2:30:regb|Temp\(23) & ( (!\PIPE1|Temp\(17) 
-- & (((\PIPE1|Temp[16]~DUPLICATE_q\)) # (\registradores|G2:28:regb|Temp\(23)))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:31:regb|Temp[23]~DUPLICATE_q\)))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(23) & ( 
-- !\registradores|G2:30:regb|Temp\(23) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(23) & (!\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:31:regb|Temp[23]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:28:regb|ALT_INV_Temp\(23),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \registradores|G2:31:regb|ALT_INV_Temp[23]~DUPLICATE_q\,
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(23),
	dataf => \registradores|G2:30:regb|ALT_INV_Temp\(23),
	combout => \registradores|outData2|Mux8~0_combout\);

-- Location: FF_X88_Y40_N4
\registradores|G2:1:regb|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[28]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(23));

-- Location: FF_X88_Y40_N31
\registradores|G2:0:regb|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[28]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(23));

-- Location: FF_X84_Y40_N44
\registradores|G2:3:regb|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[28]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(23));

-- Location: FF_X88_Y40_N26
\registradores|G2:2:regb|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[28]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(23));

-- Location: MLABCELL_X84_Y40_N42
\registradores|outData2|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux8~1_combout\ = ( \registradores|G2:3:regb|Temp\(23) & ( \registradores|G2:2:regb|Temp\(23) & ( ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:0:regb|Temp\(23)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:1:regb|Temp\(23)))) # (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(23) & ( \registradores|G2:2:regb|Temp\(23) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:0:regb|Temp\(23))) # (\PIPE1|Temp\(17)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(23)))) ) ) ) # ( \registradores|G2:3:regb|Temp\(23) & ( !\registradores|G2:2:regb|Temp\(23) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (!\PIPE1|Temp\(17) & 
-- ((\registradores|G2:0:regb|Temp\(23))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:1:regb|Temp\(23))) # (\PIPE1|Temp\(17)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(23) & ( !\registradores|G2:2:regb|Temp\(23) & ( (!\PIPE1|Temp\(17) & 
-- ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:0:regb|Temp\(23)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:1:regb|Temp\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:1:regb|ALT_INV_Temp\(23),
	datad => \registradores|G2:0:regb|ALT_INV_Temp\(23),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(23),
	dataf => \registradores|G2:2:regb|ALT_INV_Temp\(23),
	combout => \registradores|outData2|Mux8~1_combout\);

-- Location: MLABCELL_X82_Y39_N21
\registradores|outData2|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux8~2_combout\ = ( \registradores|outData2|Mux8~0_combout\ & ( \registradores|outData2|Mux8~1_combout\ ) ) # ( !\registradores|outData2|Mux8~0_combout\ & ( \registradores|outData2|Mux8~1_combout\ & ( !\PIPE1|Temp\(0) ) ) ) # ( 
-- \registradores|outData2|Mux8~0_combout\ & ( !\registradores|outData2|Mux8~1_combout\ & ( \PIPE1|Temp\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(0),
	datae => \registradores|outData2|ALT_INV_Mux8~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux8~1_combout\,
	combout => \registradores|outData2|Mux8~2_combout\);

-- Location: FF_X82_Y39_N22
\PIPE2|Temp[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux8~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(65));

-- Location: LABCELL_X81_Y39_N57
\mux_IN_ULA_4_2|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux8~0_combout\ = ( \PIPE3|Temp\(60) & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( (!\muxcontroler_adiantaB|X[0]~0_combout\) # (\PIPE2|Temp[10]~DUPLICATE_q\) ) ) ) # ( !\PIPE3|Temp\(60) & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( 
-- (\muxcontroler_adiantaB|X[0]~0_combout\ & \PIPE2|Temp[10]~DUPLICATE_q\) ) ) ) # ( \PIPE3|Temp\(60) & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( (!\muxcontroler_adiantaB|X[0]~0_combout\ & ((\PIPE2|Temp\(65)))) # (\muxcontroler_adiantaB|X[0]~0_combout\ & 
-- (\PIPE4|Temp[28]~DUPLICATE_q\)) ) ) ) # ( !\PIPE3|Temp\(60) & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( (!\muxcontroler_adiantaB|X[0]~0_combout\ & ((\PIPE2|Temp\(65)))) # (\muxcontroler_adiantaB|X[0]~0_combout\ & (\PIPE4|Temp[28]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	datab => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datac => \PIPE4|ALT_INV_Temp[28]~DUPLICATE_q\,
	datad => \PIPE2|ALT_INV_Temp\(65),
	datae => \PIPE3|ALT_INV_Temp\(60),
	dataf => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	combout => \mux_IN_ULA_4_2|Mux8~0_combout\);

-- Location: FF_X79_Y39_N7
\PIPE4|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(59),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(27));

-- Location: FF_X84_Y39_N59
\registradores|G2:2:regb|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(27),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(22));

-- Location: FF_X81_Y39_N1
\registradores|G2:0:regb|Temp[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[27]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp[22]~DUPLICATE_q\);

-- Location: FF_X84_Y39_N17
\registradores|G2:3:regb|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(27),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(22));

-- Location: FF_X85_Y39_N10
\registradores|G2:1:regb|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(27),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(22));

-- Location: MLABCELL_X84_Y39_N15
\registradores|outData2|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux9~1_combout\ = ( \registradores|G2:3:regb|Temp\(22) & ( \registradores|G2:1:regb|Temp\(22) & ( ((!\PIPE1|Temp\(17) & ((\registradores|G2:0:regb|Temp[22]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:2:regb|Temp\(22)))) # (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:3:regb|Temp\(22) & ( \registradores|G2:1:regb|Temp\(22) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & 
-- ((\registradores|G2:0:regb|Temp[22]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(22))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (!\PIPE1|Temp\(17))) ) ) ) # ( \registradores|G2:3:regb|Temp\(22) & ( !\registradores|G2:1:regb|Temp\(22) & 
-- ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & ((\registradores|G2:0:regb|Temp[22]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(22))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\PIPE1|Temp\(17))) ) ) ) # ( 
-- !\registradores|G2:3:regb|Temp\(22) & ( !\registradores|G2:1:regb|Temp\(22) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & ((\registradores|G2:0:regb|Temp[22]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:2:regb|ALT_INV_Temp\(22),
	datad => \registradores|G2:0:regb|ALT_INV_Temp[22]~DUPLICATE_q\,
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(22),
	dataf => \registradores|G2:1:regb|ALT_INV_Temp\(22),
	combout => \registradores|outData2|Mux9~1_combout\);

-- Location: LABCELL_X83_Y36_N9
\registradores|G2:28:regb|Temp[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:28:regb|Temp[22]~feeder_combout\ = ( \PIPE4|Temp[27]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[27]~DUPLICATE_q\,
	combout => \registradores|G2:28:regb|Temp[22]~feeder_combout\);

-- Location: FF_X83_Y36_N10
\registradores|G2:28:regb|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:28:regb|Temp[22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(22));

-- Location: FF_X84_Y36_N14
\registradores|G2:29:regb|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[27]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(22));

-- Location: FF_X84_Y36_N8
\registradores|G2:30:regb|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[27]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(22));

-- Location: MLABCELL_X84_Y36_N12
\registradores|outData2|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux9~0_combout\ = ( \registradores|G2:29:regb|Temp\(22) & ( \registradores|G2:30:regb|Temp\(22) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:28:regb|Temp\(22))) # (\PIPE1|Temp\(17)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- ((!\PIPE1|Temp\(17)) # ((\registradores|G2:31:regb|Temp\(22))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(22) & ( \registradores|G2:30:regb|Temp\(22) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:28:regb|Temp\(22))) # (\PIPE1|Temp\(17)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (\PIPE1|Temp\(17) & (\registradores|G2:31:regb|Temp\(22)))) ) ) ) # ( \registradores|G2:29:regb|Temp\(22) & ( !\registradores|G2:30:regb|Temp\(22) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (!\PIPE1|Temp\(17) & 
-- ((\registradores|G2:28:regb|Temp\(22))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17)) # ((\registradores|G2:31:regb|Temp\(22))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(22) & ( !\registradores|G2:30:regb|Temp\(22) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & (!\PIPE1|Temp\(17) & ((\registradores|G2:28:regb|Temp\(22))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\PIPE1|Temp\(17) & (\registradores|G2:31:regb|Temp\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:31:regb|ALT_INV_Temp\(22),
	datad => \registradores|G2:28:regb|ALT_INV_Temp\(22),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(22),
	dataf => \registradores|G2:30:regb|ALT_INV_Temp\(22),
	combout => \registradores|outData2|Mux9~0_combout\);

-- Location: LABCELL_X79_Y39_N27
\registradores|outData2|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux9~2_combout\ = ( \registradores|outData2|Mux9~0_combout\ & ( (\PIPE1|Temp\(0)) # (\registradores|outData2|Mux9~1_combout\) ) ) # ( !\registradores|outData2|Mux9~0_combout\ & ( (\registradores|outData2|Mux9~1_combout\ & 
-- !\PIPE1|Temp\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|outData2|ALT_INV_Mux9~1_combout\,
	datad => \PIPE1|ALT_INV_Temp\(0),
	dataf => \registradores|outData2|ALT_INV_Mux9~0_combout\,
	combout => \registradores|outData2|Mux9~2_combout\);

-- Location: FF_X79_Y39_N29
\PIPE2|Temp[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux9~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(64));

-- Location: LABCELL_X79_Y39_N9
\mux_IN_ULA_4_2|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux9~0_combout\ = ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE3|Temp\(59) & ( (!\muxcontroler_adiantaB|X[1]~1_combout\ & (\PIPE4|Temp[27]~DUPLICATE_q\)) # (\muxcontroler_adiantaB|X[1]~1_combout\ & ((\PIPE2|Temp\(10)))) ) ) ) # ( 
-- !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE3|Temp\(59) & ( (\muxcontroler_adiantaB|X[1]~1_combout\) # (\PIPE2|Temp\(64)) ) ) ) # ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( !\PIPE3|Temp\(59) & ( (!\muxcontroler_adiantaB|X[1]~1_combout\ & 
-- (\PIPE4|Temp[27]~DUPLICATE_q\)) # (\muxcontroler_adiantaB|X[1]~1_combout\ & ((\PIPE2|Temp\(10)))) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( !\PIPE3|Temp\(59) & ( (\PIPE2|Temp\(64) & !\muxcontroler_adiantaB|X[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(64),
	datab => \PIPE4|ALT_INV_Temp[27]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(10),
	datad => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	datae => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	dataf => \PIPE3|ALT_INV_Temp\(59),
	combout => \mux_IN_ULA_4_2|Mux9~0_combout\);

-- Location: FF_X85_Y39_N8
\registradores|G2:1:regb|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[26]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(21));

-- Location: MLABCELL_X84_Y39_N42
\registradores|G2:2:regb|Temp[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:2:regb|Temp[21]~feeder_combout\ = ( \PIPE4|Temp[26]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[26]~DUPLICATE_q\,
	combout => \registradores|G2:2:regb|Temp[21]~feeder_combout\);

-- Location: FF_X84_Y39_N44
\registradores|G2:2:regb|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:2:regb|Temp[21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(21));

-- Location: FF_X84_Y39_N29
\registradores|G2:3:regb|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[26]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(21));

-- Location: FF_X83_Y39_N46
\registradores|G2:0:regb|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[26]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(21));

-- Location: MLABCELL_X84_Y39_N27
\registradores|outData2|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux10~1_combout\ = ( \registradores|G2:3:regb|Temp\(21) & ( \registradores|G2:0:regb|Temp\(21) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\)) # (\registradores|G2:1:regb|Temp\(21)))) # (\PIPE1|Temp\(17) & 
-- (((\PIPE1|Temp[16]~DUPLICATE_q\) # (\registradores|G2:2:regb|Temp\(21))))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(21) & ( \registradores|G2:0:regb|Temp\(21) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\)) # 
-- (\registradores|G2:1:regb|Temp\(21)))) # (\PIPE1|Temp\(17) & (((\registradores|G2:2:regb|Temp\(21) & !\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( \registradores|G2:3:regb|Temp\(21) & ( !\registradores|G2:0:regb|Temp\(21) & ( (!\PIPE1|Temp\(17) & 
-- (\registradores|G2:1:regb|Temp\(21) & ((\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\) # (\registradores|G2:2:regb|Temp\(21))))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(21) & ( !\registradores|G2:0:regb|Temp\(21) 
-- & ( (!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(21) & ((\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & (((\registradores|G2:2:regb|Temp\(21) & !\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:1:regb|ALT_INV_Temp\(21),
	datab => \registradores|G2:2:regb|ALT_INV_Temp\(21),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(21),
	dataf => \registradores|G2:0:regb|ALT_INV_Temp\(21),
	combout => \registradores|outData2|Mux10~1_combout\);

-- Location: FF_X84_Y36_N29
\registradores|G2:30:regb|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[26]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(21));

-- Location: FF_X84_Y36_N32
\registradores|G2:29:regb|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[26]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(21));

-- Location: FF_X79_Y39_N53
\registradores|G2:28:regb|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[26]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(21));

-- Location: MLABCELL_X84_Y36_N30
\registradores|outData2|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux10~0_combout\ = ( \registradores|G2:29:regb|Temp\(21) & ( \registradores|G2:28:regb|Temp\(21) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:30:regb|Temp\(21))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- ((\registradores|G2:31:regb|Temp\(21))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(21) & ( \registradores|G2:28:regb|Temp\(21) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:30:regb|Temp\(21))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:31:regb|Temp\(21)))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(21) & ( !\registradores|G2:28:regb|Temp\(21) & ( (!\PIPE1|Temp\(17) & 
-- (((\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:30:regb|Temp\(21))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:31:regb|Temp\(21)))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(21) 
-- & ( !\registradores|G2:28:regb|Temp\(21) & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:30:regb|Temp\(21))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:31:regb|Temp\(21)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:30:regb|ALT_INV_Temp\(21),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \registradores|G2:31:regb|ALT_INV_Temp\(21),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(21),
	dataf => \registradores|G2:28:regb|ALT_INV_Temp\(21),
	combout => \registradores|outData2|Mux10~0_combout\);

-- Location: LABCELL_X80_Y39_N48
\registradores|outData2|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux10~2_combout\ = ( \registradores|outData2|Mux10~0_combout\ & ( (\PIPE1|Temp\(0)) # (\registradores|outData2|Mux10~1_combout\) ) ) # ( !\registradores|outData2|Mux10~0_combout\ & ( (\registradores|outData2|Mux10~1_combout\ & 
-- !\PIPE1|Temp\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|outData2|ALT_INV_Mux10~1_combout\,
	datad => \PIPE1|ALT_INV_Temp\(0),
	dataf => \registradores|outData2|ALT_INV_Mux10~0_combout\,
	combout => \registradores|outData2|Mux10~2_combout\);

-- Location: FF_X80_Y39_N50
\PIPE2|Temp[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux10~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(63));

-- Location: FF_X80_Y39_N47
\PIPE4|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(58),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(26));

-- Location: LABCELL_X79_Y39_N36
\mux_IN_ULA_4_2|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux10~0_combout\ = ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(10) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE3|Temp\(58) ) 
-- ) ) # ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE4|Temp\(26) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(63) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(58),
	datab => \PIPE2|ALT_INV_Temp\(63),
	datac => \PIPE4|ALT_INV_Temp\(26),
	datad => \PIPE2|ALT_INV_Temp\(10),
	datae => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	dataf => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	combout => \mux_IN_ULA_4_2|Mux10~0_combout\);

-- Location: FF_X79_Y39_N20
\PIPE4|Temp[25]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(57),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[25]~DUPLICATE_q\);

-- Location: FF_X84_Y36_N53
\registradores|G2:31:regb|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[25]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(20));

-- Location: FF_X84_Y36_N59
\registradores|G2:30:regb|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[25]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(20));

-- Location: FF_X84_Y36_N38
\registradores|G2:29:regb|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[25]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(20));

-- Location: LABCELL_X83_Y36_N15
\registradores|G2:28:regb|Temp[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:28:regb|Temp[20]~feeder_combout\ = ( \PIPE4|Temp[25]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[25]~DUPLICATE_q\,
	combout => \registradores|G2:28:regb|Temp[20]~feeder_combout\);

-- Location: FF_X83_Y36_N16
\registradores|G2:28:regb|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:28:regb|Temp[20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(20));

-- Location: MLABCELL_X84_Y36_N36
\registradores|outData2|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux11~0_combout\ = ( \registradores|G2:29:regb|Temp\(20) & ( \registradores|G2:28:regb|Temp\(20) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:30:regb|Temp\(20)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:31:regb|Temp\(20)))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(20) & ( \registradores|G2:28:regb|Temp\(20) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- ((\registradores|G2:30:regb|Temp\(20)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:31:regb|Temp\(20))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(20) & ( !\registradores|G2:28:regb|Temp\(20) & ( (!\PIPE1|Temp\(17) & 
-- (((\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:30:regb|Temp\(20)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:31:regb|Temp\(20))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(20) 
-- & ( !\registradores|G2:28:regb|Temp\(20) & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:30:regb|Temp\(20)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:31:regb|Temp\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:31:regb|ALT_INV_Temp\(20),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \registradores|G2:30:regb|ALT_INV_Temp\(20),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(20),
	dataf => \registradores|G2:28:regb|ALT_INV_Temp\(20),
	combout => \registradores|outData2|Mux11~0_combout\);

-- Location: LABCELL_X85_Y37_N24
\registradores|G2:0:regb|Temp[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[20]~feeder_combout\ = ( \PIPE4|Temp[25]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[25]~DUPLICATE_q\,
	combout => \registradores|G2:0:regb|Temp[20]~feeder_combout\);

-- Location: FF_X85_Y37_N25
\registradores|G2:0:regb|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(20));

-- Location: MLABCELL_X87_Y37_N33
\registradores|G2:1:regb|Temp[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[20]~feeder_combout\ = ( \PIPE4|Temp[25]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[25]~DUPLICATE_q\,
	combout => \registradores|G2:1:regb|Temp[20]~feeder_combout\);

-- Location: FF_X87_Y37_N34
\registradores|G2:1:regb|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(20));

-- Location: FF_X85_Y37_N32
\registradores|G2:3:regb|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[25]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(20));

-- Location: LABCELL_X85_Y37_N12
\registradores|G2:2:regb|Temp[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:2:regb|Temp[20]~feeder_combout\ = ( \PIPE4|Temp[25]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[25]~DUPLICATE_q\,
	combout => \registradores|G2:2:regb|Temp[20]~feeder_combout\);

-- Location: FF_X85_Y37_N14
\registradores|G2:2:regb|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:2:regb|Temp[20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(20));

-- Location: LABCELL_X85_Y37_N30
\registradores|outData2|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux11~1_combout\ = ( \registradores|G2:3:regb|Temp\(20) & ( \registradores|G2:2:regb|Temp\(20) & ( ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(20))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- ((\registradores|G2:1:regb|Temp\(20))))) # (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(20) & ( \registradores|G2:2:regb|Temp\(20) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))) # (\registradores|G2:0:regb|Temp\(20)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17) & \registradores|G2:1:regb|Temp\(20))))) ) ) ) # ( \registradores|G2:3:regb|Temp\(20) & ( !\registradores|G2:2:regb|Temp\(20) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(20) & 
-- (!\PIPE1|Temp\(17)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:1:regb|Temp\(20)) # (\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(20) & ( !\registradores|G2:2:regb|Temp\(20) & ( (!\PIPE1|Temp\(17) & 
-- ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(20))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:1:regb|Temp\(20)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \registradores|G2:0:regb|ALT_INV_Temp\(20),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \registradores|G2:1:regb|ALT_INV_Temp\(20),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(20),
	dataf => \registradores|G2:2:regb|ALT_INV_Temp\(20),
	combout => \registradores|outData2|Mux11~1_combout\);

-- Location: LABCELL_X80_Y39_N30
\registradores|outData2|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux11~2_combout\ = ( \PIPE1|Temp\(0) & ( \registradores|outData2|Mux11~1_combout\ & ( \registradores|outData2|Mux11~0_combout\ ) ) ) # ( !\PIPE1|Temp\(0) & ( \registradores|outData2|Mux11~1_combout\ ) ) # ( \PIPE1|Temp\(0) & ( 
-- !\registradores|outData2|Mux11~1_combout\ & ( \registradores|outData2|Mux11~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \registradores|outData2|ALT_INV_Mux11~0_combout\,
	datae => \PIPE1|ALT_INV_Temp\(0),
	dataf => \registradores|outData2|ALT_INV_Mux11~1_combout\,
	combout => \registradores|outData2|Mux11~2_combout\);

-- Location: FF_X80_Y39_N32
\PIPE2|Temp[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux11~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(62));

-- Location: LABCELL_X79_Y39_N21
\mux_IN_ULA_4_2|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux11~0_combout\ = ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE3|Temp\(57) & ( (!\muxcontroler_adiantaB|X[1]~1_combout\ & (\PIPE4|Temp\(25))) # (\muxcontroler_adiantaB|X[1]~1_combout\ & ((\PIPE2|Temp[10]~DUPLICATE_q\))) ) ) ) # ( 
-- !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE3|Temp\(57) & ( (\muxcontroler_adiantaB|X[1]~1_combout\) # (\PIPE2|Temp\(62)) ) ) ) # ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( !\PIPE3|Temp\(57) & ( (!\muxcontroler_adiantaB|X[1]~1_combout\ & 
-- (\PIPE4|Temp\(25))) # (\muxcontroler_adiantaB|X[1]~1_combout\ & ((\PIPE2|Temp[10]~DUPLICATE_q\))) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( !\PIPE3|Temp\(57) & ( (\PIPE2|Temp\(62) & !\muxcontroler_adiantaB|X[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(62),
	datab => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	datac => \PIPE4|ALT_INV_Temp\(25),
	datad => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datae => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	dataf => \PIPE3|ALT_INV_Temp\(57),
	combout => \mux_IN_ULA_4_2|Mux11~0_combout\);

-- Location: MLABCELL_X72_Y39_N3
\ULA1|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~81_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux11~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux11~0_combout\ $ (((!\controle|controle_de_beq|table|flip1|Temp~q\ & ((!\PIPE2|Temp\(145)) # (!\operaULA|Mux1~0_combout\))) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\ & (\PIPE2|Temp\(145))))) ) + ( \ULA1|Add0~78\ ))
-- \ULA1|Add0~82\ = CARRY(( \mux_IN_ULA_4_1|Mux11~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux11~0_combout\ $ (((!\controle|controle_de_beq|table|flip1|Temp~q\ & ((!\PIPE2|Temp\(145)) # (!\operaULA|Mux1~0_combout\))) # (\controle|controle_de_beq|table|flip1|Temp~q\ 
-- & (\PIPE2|Temp\(145))))) ) + ( \ULA1|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110010100011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datab => \PIPE2|ALT_INV_Temp\(145),
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux11~0_combout\,
	cin => \ULA1|Add0~78\,
	sumout => \ULA1|Add0~81_sumout\,
	cout => \ULA1|Add0~82\);

-- Location: LABCELL_X73_Y39_N15
\ULA1|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux11~2_combout\ = ( \ULA1|Add0~81_sumout\ & ( (!\ULA1|Mux14~5_combout\ & ((!\ULA1|Mux14~4_combout\) # (\mux_IN_ULA_4_1|Mux11~0_combout\))) ) ) # ( !\ULA1|Add0~81_sumout\ & ( (!\ULA1|Mux14~5_combout\ & (\ULA1|Mux14~4_combout\ & 
-- \mux_IN_ULA_4_1|Mux11~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~5_combout\,
	datac => \ULA1|ALT_INV_Mux14~4_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~81_sumout\,
	combout => \ULA1|Mux11~2_combout\);

-- Location: LABCELL_X83_Y40_N6
\rtl~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~78_combout\ = ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux27~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux27~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( !\mux_IN_ULA_4_1|Mux30~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux27~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( !\mux_IN_ULA_4_1|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux27~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	combout => \rtl~78_combout\);

-- Location: MLABCELL_X82_Y41_N6
\ULA1|ShiftLeft0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftLeft0~6_combout\ = ( \mux_IN_ULA_4_1|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	combout => \ULA1|ShiftLeft0~6_combout\);

-- Location: MLABCELL_X82_Y38_N42
\rtl~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~174_combout\ = ( \rtl~78_combout\ & ( \ULA1|ShiftLeft0~6_combout\ & ( !\mux_IN_ULA_4_2|Mux28~1_combout\ ) ) ) # ( !\rtl~78_combout\ & ( \ULA1|ShiftLeft0~6_combout\ & ( (\mux_IN_ULA_4_2|Mux29~1_combout\ & !\mux_IN_ULA_4_2|Mux28~1_combout\) ) ) ) # ( 
-- \rtl~78_combout\ & ( !\ULA1|ShiftLeft0~6_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & !\mux_IN_ULA_4_2|Mux28~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000110000001100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datae => \ALT_INV_rtl~78_combout\,
	dataf => \ULA1|ALT_INV_ShiftLeft0~6_combout\,
	combout => \rtl~174_combout\);

-- Location: FF_X75_Y38_N47
\PIPE3|Temp[63]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux5~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp[63]~DUPLICATE_q\);

-- Location: FF_X75_Y38_N37
\PIPE4|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp[63]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(31));

-- Location: FF_X81_Y37_N1
\registradores|G2:30:regb|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(31),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(26));

-- Location: FF_X80_Y37_N10
\registradores|G2:31:regb|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(31),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(26));

-- Location: FF_X84_Y37_N20
\registradores|G2:29:regb|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(31),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(26));

-- Location: FF_X81_Y37_N46
\registradores|G2:28:regb|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(31),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(26));

-- Location: MLABCELL_X84_Y37_N18
\registradores|outData2|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux5~0_combout\ = ( \registradores|G2:29:regb|Temp\(26) & ( \registradores|G2:28:regb|Temp\(26) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:30:regb|Temp\(26))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- ((\registradores|G2:31:regb|Temp\(26))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(26) & ( \registradores|G2:28:regb|Temp\(26) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17))) # (\registradores|G2:30:regb|Temp\(26)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:31:regb|Temp\(26) & \PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(26) & ( !\registradores|G2:28:regb|Temp\(26) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:30:regb|Temp\(26) 
-- & ((\PIPE1|Temp\(17))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17)) # (\registradores|G2:31:regb|Temp\(26))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(26) & ( !\registradores|G2:28:regb|Temp\(26) & ( (\PIPE1|Temp\(17) & 
-- ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:30:regb|Temp\(26))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:31:regb|Temp\(26)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:30:regb|ALT_INV_Temp\(26),
	datab => \registradores|G2:31:regb|ALT_INV_Temp\(26),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(26),
	dataf => \registradores|G2:28:regb|ALT_INV_Temp\(26),
	combout => \registradores|outData2|Mux5~0_combout\);

-- Location: FF_X84_Y37_N29
\registradores|G2:1:regb|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(31),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(26));

-- Location: FF_X80_Y37_N58
\registradores|G2:0:regb|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(31),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(26));

-- Location: FF_X84_Y37_N38
\registradores|G2:3:regb|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(31),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(26));

-- Location: LABCELL_X85_Y37_N3
\registradores|G2:2:regb|Temp[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:2:regb|Temp[26]~feeder_combout\ = ( \PIPE4|Temp\(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(31),
	combout => \registradores|G2:2:regb|Temp[26]~feeder_combout\);

-- Location: FF_X85_Y37_N4
\registradores|G2:2:regb|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:2:regb|Temp[26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(26));

-- Location: MLABCELL_X84_Y37_N36
\registradores|outData2|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux5~1_combout\ = ( \registradores|G2:3:regb|Temp\(26) & ( \registradores|G2:2:regb|Temp\(26) & ( ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:0:regb|Temp\(26)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:1:regb|Temp\(26)))) # (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(26) & ( \registradores|G2:2:regb|Temp\(26) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:0:regb|Temp\(26))) # (\PIPE1|Temp\(17)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(26)))) ) ) ) # ( \registradores|G2:3:regb|Temp\(26) & ( !\registradores|G2:2:regb|Temp\(26) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (!\PIPE1|Temp\(17) & 
-- ((\registradores|G2:0:regb|Temp\(26))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:1:regb|Temp\(26))) # (\PIPE1|Temp\(17)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(26) & ( !\registradores|G2:2:regb|Temp\(26) & ( (!\PIPE1|Temp\(17) & 
-- ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:0:regb|Temp\(26)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:1:regb|Temp\(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:1:regb|ALT_INV_Temp\(26),
	datad => \registradores|G2:0:regb|ALT_INV_Temp\(26),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(26),
	dataf => \registradores|G2:2:regb|ALT_INV_Temp\(26),
	combout => \registradores|outData2|Mux5~1_combout\);

-- Location: LABCELL_X75_Y38_N24
\registradores|outData2|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux5~2_combout\ = ( \registradores|outData2|Mux5~1_combout\ & ( (!\PIPE1|Temp\(0)) # (\registradores|outData2|Mux5~0_combout\) ) ) # ( !\registradores|outData2|Mux5~1_combout\ & ( (\PIPE1|Temp\(0) & 
-- \registradores|outData2|Mux5~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(0),
	datad => \registradores|outData2|ALT_INV_Mux5~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux5~1_combout\,
	combout => \registradores|outData2|Mux5~2_combout\);

-- Location: FF_X75_Y38_N26
\PIPE2|Temp[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux5~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(68));

-- Location: FF_X75_Y38_N38
\PIPE4|Temp[31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp[63]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[31]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y38_N39
\mux_IN_ULA_4_2|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux5~0_combout\ = ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE2|Temp\(10) ) ) ) # ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( 
-- \PIPE4|Temp[31]~DUPLICATE_q\ ) ) ) # ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE3|Temp[63]~DUPLICATE_q\ ) ) ) # ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( 
-- \PIPE2|Temp\(68) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(68),
	datab => \PIPE3|ALT_INV_Temp[63]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(10),
	datad => \PIPE4|ALT_INV_Temp[31]~DUPLICATE_q\,
	datae => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	dataf => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	combout => \mux_IN_ULA_4_2|Mux5~0_combout\);

-- Location: FF_X87_Y38_N20
\registradores|G2:28:regb|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(30),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(25));

-- Location: LABCELL_X88_Y38_N45
\registradores|G2:30:regb|Temp[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:30:regb|Temp[25]~feeder_combout\ = ( \PIPE4|Temp\(30) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(30),
	combout => \registradores|G2:30:regb|Temp[25]~feeder_combout\);

-- Location: FF_X88_Y38_N46
\registradores|G2:30:regb|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:30:regb|Temp[25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(25));

-- Location: FF_X87_Y38_N44
\registradores|G2:29:regb|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(30),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(25));

-- Location: FF_X80_Y38_N22
\registradores|G2:31:regb|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(30),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(25));

-- Location: MLABCELL_X87_Y38_N42
\registradores|outData2|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux6~0_combout\ = ( \registradores|G2:29:regb|Temp\(25) & ( \registradores|G2:31:regb|Temp\(25) & ( ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(25))) # (\PIPE1|Temp\(17) & ((\registradores|G2:30:regb|Temp\(25))))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:29:regb|Temp\(25) & ( \registradores|G2:31:regb|Temp\(25) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(25) & (!\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & 
-- (((\registradores|G2:30:regb|Temp\(25)) # (\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( \registradores|G2:29:regb|Temp\(25) & ( !\registradores|G2:31:regb|Temp\(25) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\)) # 
-- (\registradores|G2:28:regb|Temp\(25)))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:30:regb|Temp\(25))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(25) & ( !\registradores|G2:31:regb|Temp\(25) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(25))) # (\PIPE1|Temp\(17) & ((\registradores|G2:30:regb|Temp\(25)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:28:regb|ALT_INV_Temp\(25),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \registradores|G2:30:regb|ALT_INV_Temp\(25),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(25),
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(25),
	combout => \registradores|outData2|Mux6~0_combout\);

-- Location: FF_X80_Y38_N16
\registradores|G2:0:regb|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(30),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(25));

-- Location: LABCELL_X88_Y38_N0
\registradores|G2:2:regb|Temp[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:2:regb|Temp[25]~feeder_combout\ = ( \PIPE4|Temp\(30) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(30),
	combout => \registradores|G2:2:regb|Temp[25]~feeder_combout\);

-- Location: FF_X88_Y38_N1
\registradores|G2:2:regb|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:2:regb|Temp[25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(25));

-- Location: FF_X87_Y38_N2
\registradores|G2:3:regb|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(30),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(25));

-- Location: LABCELL_X88_Y38_N30
\registradores|G2:1:regb|Temp[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[25]~feeder_combout\ = ( \PIPE4|Temp\(30) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(30),
	combout => \registradores|G2:1:regb|Temp[25]~feeder_combout\);

-- Location: FF_X88_Y38_N31
\registradores|G2:1:regb|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(25));

-- Location: MLABCELL_X87_Y38_N0
\registradores|outData2|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux6~1_combout\ = ( \registradores|G2:3:regb|Temp\(25) & ( \registradores|G2:1:regb|Temp\(25) & ( ((!\PIPE1|Temp\(17) & (\registradores|G2:0:regb|Temp\(25))) # (\PIPE1|Temp\(17) & ((\registradores|G2:2:regb|Temp\(25))))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:3:regb|Temp\(25) & ( \registradores|G2:1:regb|Temp\(25) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & (\registradores|G2:0:regb|Temp\(25))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:2:regb|Temp\(25)))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (!\PIPE1|Temp\(17))) ) ) ) # ( \registradores|G2:3:regb|Temp\(25) & ( !\registradores|G2:1:regb|Temp\(25) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & 
-- (\registradores|G2:0:regb|Temp\(25))) # (\PIPE1|Temp\(17) & ((\registradores|G2:2:regb|Temp\(25)))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\PIPE1|Temp\(17))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(25) & ( !\registradores|G2:1:regb|Temp\(25) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & (\registradores|G2:0:regb|Temp\(25))) # (\PIPE1|Temp\(17) & ((\registradores|G2:2:regb|Temp\(25)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:0:regb|ALT_INV_Temp\(25),
	datad => \registradores|G2:2:regb|ALT_INV_Temp\(25),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(25),
	dataf => \registradores|G2:1:regb|ALT_INV_Temp\(25),
	combout => \registradores|outData2|Mux6~1_combout\);

-- Location: LABCELL_X75_Y38_N54
\registradores|outData2|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux6~2_combout\ = ( \registradores|outData2|Mux6~1_combout\ & ( (!\PIPE1|Temp\(0)) # (\registradores|outData2|Mux6~0_combout\) ) ) # ( !\registradores|outData2|Mux6~1_combout\ & ( (\registradores|outData2|Mux6~0_combout\ & 
-- \PIPE1|Temp\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|outData2|ALT_INV_Mux6~0_combout\,
	datad => \PIPE1|ALT_INV_Temp\(0),
	dataf => \registradores|outData2|ALT_INV_Mux6~1_combout\,
	combout => \registradores|outData2|Mux6~2_combout\);

-- Location: FF_X75_Y38_N56
\PIPE2|Temp[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux6~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(67));

-- Location: FF_X75_Y38_N14
\PIPE4|Temp[30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp[62]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[30]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y38_N15
\mux_IN_ULA_4_2|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux6~0_combout\ = ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE2|Temp\(10) ) ) ) # ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( 
-- \PIPE4|Temp[30]~DUPLICATE_q\ ) ) ) # ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE3|Temp[62]~DUPLICATE_q\ ) ) ) # ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( 
-- \PIPE2|Temp\(67) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(67),
	datab => \PIPE2|ALT_INV_Temp\(10),
	datac => \PIPE4|ALT_INV_Temp[30]~DUPLICATE_q\,
	datad => \PIPE3|ALT_INV_Temp[62]~DUPLICATE_q\,
	datae => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	dataf => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	combout => \mux_IN_ULA_4_2|Mux6~0_combout\);

-- Location: FF_X73_Y40_N58
\registradores|G2:0:regb|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(29),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(24));

-- Location: FF_X88_Y39_N22
\registradores|G2:2:regb|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(29),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(24));

-- Location: FF_X87_Y40_N32
\registradores|G2:3:regb|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(29),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(24));

-- Location: MLABCELL_X87_Y39_N0
\registradores|G2:1:regb|Temp[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[24]~feeder_combout\ = ( \PIPE4|Temp\(29) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(29),
	combout => \registradores|G2:1:regb|Temp[24]~feeder_combout\);

-- Location: FF_X87_Y39_N1
\registradores|G2:1:regb|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(24));

-- Location: MLABCELL_X87_Y40_N30
\registradores|outData2|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux7~1_combout\ = ( \registradores|G2:3:regb|Temp\(24) & ( \registradores|G2:1:regb|Temp\(24) & ( ((!\PIPE1|Temp\(17) & (\registradores|G2:0:regb|Temp\(24))) # (\PIPE1|Temp\(17) & ((\registradores|G2:2:regb|Temp\(24))))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:3:regb|Temp\(24) & ( \registradores|G2:1:regb|Temp\(24) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & (\registradores|G2:0:regb|Temp\(24))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:2:regb|Temp\(24)))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (!\PIPE1|Temp\(17))) ) ) ) # ( \registradores|G2:3:regb|Temp\(24) & ( !\registradores|G2:1:regb|Temp\(24) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & 
-- (\registradores|G2:0:regb|Temp\(24))) # (\PIPE1|Temp\(17) & ((\registradores|G2:2:regb|Temp\(24)))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\PIPE1|Temp\(17))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(24) & ( !\registradores|G2:1:regb|Temp\(24) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & (\registradores|G2:0:regb|Temp\(24))) # (\PIPE1|Temp\(17) & ((\registradores|G2:2:regb|Temp\(24)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:0:regb|ALT_INV_Temp\(24),
	datad => \registradores|G2:2:regb|ALT_INV_Temp\(24),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(24),
	dataf => \registradores|G2:1:regb|ALT_INV_Temp\(24),
	combout => \registradores|outData2|Mux7~1_combout\);

-- Location: FF_X87_Y40_N5
\registradores|G2:28:regb|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(29),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(24));

-- Location: FF_X73_Y40_N53
\registradores|G2:31:regb|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(29),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(24));

-- Location: FF_X70_Y40_N29
\registradores|G2:29:regb|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(29),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(24));

-- Location: MLABCELL_X87_Y39_N33
\registradores|G2:30:regb|Temp[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:30:regb|Temp[24]~feeder_combout\ = ( \PIPE4|Temp\(29) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(29),
	combout => \registradores|G2:30:regb|Temp[24]~feeder_combout\);

-- Location: FF_X87_Y39_N34
\registradores|G2:30:regb|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:30:regb|Temp[24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(24));

-- Location: LABCELL_X70_Y40_N27
\registradores|outData2|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux7~0_combout\ = ( \registradores|G2:29:regb|Temp\(24) & ( \registradores|G2:30:regb|Temp\(24) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\)) # (\registradores|G2:28:regb|Temp\(24)))) # (\PIPE1|Temp\(17) & 
-- (((!\PIPE1|Temp[16]~DUPLICATE_q\) # (\registradores|G2:31:regb|Temp\(24))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(24) & ( \registradores|G2:30:regb|Temp\(24) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(24) & 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\) # (\registradores|G2:31:regb|Temp\(24))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(24) & ( !\registradores|G2:30:regb|Temp\(24) & ( (!\PIPE1|Temp\(17) & 
-- (((\PIPE1|Temp[16]~DUPLICATE_q\)) # (\registradores|G2:28:regb|Temp\(24)))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:31:regb|Temp\(24))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(24) & ( 
-- !\registradores|G2:30:regb|Temp\(24) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(24) & (!\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:31:regb|Temp\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:28:regb|ALT_INV_Temp\(24),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \registradores|G2:31:regb|ALT_INV_Temp\(24),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(24),
	dataf => \registradores|G2:30:regb|ALT_INV_Temp\(24),
	combout => \registradores|outData2|Mux7~0_combout\);

-- Location: LABCELL_X73_Y40_N42
\registradores|outData2|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux7~2_combout\ = ( \registradores|outData2|Mux7~0_combout\ & ( (\registradores|outData2|Mux7~1_combout\) # (\PIPE1|Temp\(0)) ) ) # ( !\registradores|outData2|Mux7~0_combout\ & ( (!\PIPE1|Temp\(0) & 
-- \registradores|outData2|Mux7~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(0),
	datad => \registradores|outData2|ALT_INV_Mux7~1_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux7~0_combout\,
	combout => \registradores|outData2|Mux7~2_combout\);

-- Location: FF_X73_Y40_N44
\PIPE2|Temp[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux7~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(66));

-- Location: LABCELL_X73_Y40_N39
\mux_IN_ULA_4_2|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux7~0_combout\ = ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(10) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE3|Temp\(61) ) 
-- ) ) # ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE4|Temp\(29) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(66) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(10),
	datab => \PIPE2|ALT_INV_Temp\(66),
	datac => \PIPE3|ALT_INV_Temp\(61),
	datad => \PIPE4|ALT_INV_Temp\(29),
	datae => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	dataf => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	combout => \mux_IN_ULA_4_2|Mux7~0_combout\);

-- Location: MLABCELL_X72_Y39_N12
\ULA1|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~93_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux8~0_combout\ $ (((!\PIPE2|Temp\(145) & ((!\controle|controle_de_beq|table|flip1|Temp~q\))) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( 
-- \mux_IN_ULA_4_1|Mux8~0_combout\ ) + ( \ULA1|Add0~90\ ))
-- \ULA1|Add0~94\ = CARRY(( !\mux_IN_ULA_4_2|Mux8~0_combout\ $ (((!\PIPE2|Temp\(145) & ((!\controle|controle_de_beq|table|flip1|Temp~q\))) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( 
-- \mux_IN_ULA_4_1|Mux8~0_combout\ ) + ( \ULA1|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001110011100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux1~0_combout\,
	datab => \PIPE2|ALT_INV_Temp\(145),
	datac => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux8~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	cin => \ULA1|Add0~90\,
	sumout => \ULA1|Add0~93_sumout\,
	cout => \ULA1|Add0~94\);

-- Location: MLABCELL_X72_Y39_N15
\ULA1|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~97_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux7~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux7~0_combout\ $ (((!\PIPE2|Temp\(145) & ((!\controle|controle_de_beq|table|flip1|Temp~q\))) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~94\ ))
-- \ULA1|Add0~98\ = CARRY(( \mux_IN_ULA_4_1|Mux7~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux7~0_combout\ $ (((!\PIPE2|Temp\(145) & ((!\controle|controle_de_beq|table|flip1|Temp~q\))) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000110001110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux1~0_combout\,
	datab => \PIPE2|ALT_INV_Temp\(145),
	datac => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux7~0_combout\,
	cin => \ULA1|Add0~94\,
	sumout => \ULA1|Add0~97_sumout\,
	cout => \ULA1|Add0~98\);

-- Location: MLABCELL_X72_Y39_N45
\ULA1|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~2_combout\ = ( !\ULA1|Mux14~5_combout\ & ( \ULA1|Add0~97_sumout\ & ( (!\ULA1|Mux14~4_combout\) # (\mux_IN_ULA_4_1|Mux7~0_combout\) ) ) ) # ( !\ULA1|Mux14~5_combout\ & ( !\ULA1|Add0~97_sumout\ & ( (\ULA1|Mux14~4_combout\ & 
-- \mux_IN_ULA_4_1|Mux7~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000010101111101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~4_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datae => \ULA1|ALT_INV_Mux14~5_combout\,
	dataf => \ULA1|ALT_INV_Add0~97_sumout\,
	combout => \ULA1|Mux7~2_combout\);

-- Location: FF_X79_Y37_N37
\PIPE4|Temp[35]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(67),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[35]~DUPLICATE_q\);

-- Location: FF_X79_Y37_N47
\registradores|G2:31:regb|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(35),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(30));

-- Location: LABCELL_X79_Y37_N15
\PIPE2|Temp[104]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[104]~feeder_combout\ = \registradores|G2:31:regb|Temp\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:31:regb|ALT_INV_Temp\(30),
	combout => \PIPE2|Temp[104]~feeder_combout\);

-- Location: FF_X80_Y37_N4
\registradores|G2:0:regb|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[35]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(30));

-- Location: FF_X79_Y37_N16
\PIPE2|Temp[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[104]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(30),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(104));

-- Location: LABCELL_X80_Y37_N12
\mux_IN_ULA_4_1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux1~0_combout\ = ( \PIPEAUX|Temp[2]~DUPLICATE_q\ & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (\PIPE4|Temp[35]~DUPLICATE_q\ & !\PIPEAUX|Temp\(3)) ) ) ) # ( !\PIPEAUX|Temp[2]~DUPLICATE_q\ & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( 
-- (!\PIPEAUX|Temp\(3) & ((\PIPE2|Temp\(104)))) # (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(67))) ) ) ) # ( \PIPEAUX|Temp[2]~DUPLICATE_q\ & ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(104) ) ) ) # ( !\PIPEAUX|Temp[2]~DUPLICATE_q\ & ( 
-- !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(104) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111001100110101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp[35]~DUPLICATE_q\,
	datab => \PIPE3|ALT_INV_Temp\(67),
	datac => \PIPE2|ALT_INV_Temp\(104),
	datad => \PIPEAUX|ALT_INV_Temp\(3),
	datae => \PIPEAUX|ALT_INV_Temp[2]~DUPLICATE_q\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	combout => \mux_IN_ULA_4_1|Mux1~0_combout\);

-- Location: LABCELL_X71_Y39_N15
\ULA1|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~5_combout\ = ( \operaULA|Mux5~0_combout\ & ( !\ULA1|Mux28~0_combout\ $ (!\ULA1|Mux28~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~1_combout\,
	datae => \operaULA|ALT_INV_Mux5~0_combout\,
	combout => \ULA1|Mux1~5_combout\);

-- Location: LABCELL_X75_Y41_N30
\ULA1|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~1_combout\ = ( \ULA1|Mux1~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \ULA1|ALT_INV_Mux1~0_combout\,
	combout => \ULA1|Mux1~1_combout\);

-- Location: LABCELL_X71_Y39_N6
\ULA1|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~6_combout\ = ( !\operaULA|Mux5~0_combout\ & ( (\ULA1|Mux28~1_combout\ & \ULA1|Mux28~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000000000000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux28~1_combout\,
	datac => \ULA1|ALT_INV_Mux28~0_combout\,
	datae => \operaULA|ALT_INV_Mux5~0_combout\,
	combout => \ULA1|Mux1~6_combout\);

-- Location: LABCELL_X75_Y39_N6
\ULA1|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~7_combout\ = ( \ULA1|Mux1~6_combout\ & ( \ULA1|ShiftLeft0~5_combout\ & ( (!\ULA1|Mux1~5_combout\ & ((!\ULA1|Mux1~1_combout\) # ((\mux_IN_ULA_4_2|Mux0~0_combout\) # (\mux_IN_ULA_4_2|Mux27~0_combout\)))) ) ) ) # ( !\ULA1|Mux1~6_combout\ & ( 
-- \ULA1|ShiftLeft0~5_combout\ & ( !\ULA1|Mux1~5_combout\ ) ) ) # ( \ULA1|Mux1~6_combout\ & ( !\ULA1|ShiftLeft0~5_combout\ & ( !\ULA1|Mux1~5_combout\ ) ) ) # ( !\ULA1|Mux1~6_combout\ & ( !\ULA1|ShiftLeft0~5_combout\ & ( !\ULA1|Mux1~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux1~5_combout\,
	datab => \ULA1|ALT_INV_Mux1~1_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_Mux1~6_combout\,
	dataf => \ULA1|ALT_INV_ShiftLeft0~5_combout\,
	combout => \ULA1|Mux1~7_combout\);

-- Location: FF_X79_Y37_N19
\PIPE4|Temp[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(66),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(34));

-- Location: LABCELL_X83_Y37_N12
\registradores|G2:28:regb|Temp[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:28:regb|Temp[29]~feeder_combout\ = ( \PIPE4|Temp\(34) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(34),
	combout => \registradores|G2:28:regb|Temp[29]~feeder_combout\);

-- Location: FF_X83_Y37_N13
\registradores|G2:28:regb|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:28:regb|Temp[29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(29));

-- Location: FF_X80_Y37_N52
\registradores|G2:31:regb|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(34),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(29));

-- Location: FF_X84_Y37_N2
\registradores|G2:29:regb|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(34),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(29));

-- Location: MLABCELL_X82_Y36_N15
\registradores|G2:30:regb|Temp[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:30:regb|Temp[29]~feeder_combout\ = ( \PIPE4|Temp\(34) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(34),
	combout => \registradores|G2:30:regb|Temp[29]~feeder_combout\);

-- Location: FF_X82_Y36_N16
\registradores|G2:30:regb|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:30:regb|Temp[29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(29));

-- Location: MLABCELL_X84_Y37_N0
\registradores|outData2|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux2~0_combout\ = ( \registradores|G2:29:regb|Temp\(29) & ( \registradores|G2:30:regb|Temp\(29) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\)) # (\registradores|G2:28:regb|Temp\(29)))) # (\PIPE1|Temp\(17) & 
-- (((!\PIPE1|Temp[16]~DUPLICATE_q\) # (\registradores|G2:31:regb|Temp\(29))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(29) & ( \registradores|G2:30:regb|Temp\(29) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(29) & 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\) # (\registradores|G2:31:regb|Temp\(29))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(29) & ( !\registradores|G2:30:regb|Temp\(29) & ( (!\PIPE1|Temp\(17) & 
-- (((\PIPE1|Temp[16]~DUPLICATE_q\)) # (\registradores|G2:28:regb|Temp\(29)))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:31:regb|Temp\(29))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(29) & ( 
-- !\registradores|G2:30:regb|Temp\(29) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(29) & (!\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:31:regb|Temp\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:28:regb|ALT_INV_Temp\(29),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \registradores|G2:31:regb|ALT_INV_Temp\(29),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(29),
	dataf => \registradores|G2:30:regb|ALT_INV_Temp\(29),
	combout => \registradores|outData2|Mux2~0_combout\);

-- Location: MLABCELL_X84_Y37_N24
\registradores|G2:1:regb|Temp[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[29]~feeder_combout\ = ( \PIPE4|Temp\(34) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(34),
	combout => \registradores|G2:1:regb|Temp[29]~feeder_combout\);

-- Location: FF_X84_Y37_N26
\registradores|G2:1:regb|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(29));

-- Location: LABCELL_X88_Y37_N51
\registradores|G2:2:regb|Temp[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:2:regb|Temp[29]~feeder_combout\ = ( \PIPE4|Temp\(34) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(34),
	combout => \registradores|G2:2:regb|Temp[29]~feeder_combout\);

-- Location: FF_X88_Y37_N52
\registradores|G2:2:regb|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:2:regb|Temp[29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(29));

-- Location: FF_X84_Y37_N56
\registradores|G2:3:regb|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(34),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(29));

-- Location: FF_X80_Y37_N23
\registradores|G2:0:regb|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(34),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(29));

-- Location: MLABCELL_X84_Y37_N54
\registradores|outData2|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux2~1_combout\ = ( \registradores|G2:3:regb|Temp\(29) & ( \registradores|G2:0:regb|Temp\(29) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17)) # ((\registradores|G2:2:regb|Temp\(29))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (((\registradores|G2:1:regb|Temp\(29))) # (\PIPE1|Temp\(17)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(29) & ( \registradores|G2:0:regb|Temp\(29) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17)) # ((\registradores|G2:2:regb|Temp\(29))))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(29)))) ) ) ) # ( \registradores|G2:3:regb|Temp\(29) & ( !\registradores|G2:0:regb|Temp\(29) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:2:regb|Temp\(29))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:1:regb|Temp\(29))) # (\PIPE1|Temp\(17)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(29) & ( !\registradores|G2:0:regb|Temp\(29) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\PIPE1|Temp\(17) & ((\registradores|G2:2:regb|Temp\(29))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:1:regb|ALT_INV_Temp\(29),
	datad => \registradores|G2:2:regb|ALT_INV_Temp\(29),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(29),
	dataf => \registradores|G2:0:regb|ALT_INV_Temp\(29),
	combout => \registradores|outData2|Mux2~1_combout\);

-- Location: LABCELL_X79_Y37_N54
\registradores|outData2|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux2~2_combout\ = ( \registradores|outData2|Mux2~1_combout\ & ( (!\PIPE1|Temp\(0)) # (\registradores|outData2|Mux2~0_combout\) ) ) # ( !\registradores|outData2|Mux2~1_combout\ & ( (\PIPE1|Temp\(0) & 
-- \registradores|outData2|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE1|ALT_INV_Temp\(0),
	datac => \registradores|outData2|ALT_INV_Mux2~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux2~1_combout\,
	combout => \registradores|outData2|Mux2~2_combout\);

-- Location: FF_X79_Y37_N55
\PIPE2|Temp[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux2~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(71));

-- Location: LABCELL_X79_Y37_N21
\mux_IN_ULA_4_2|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux2~0_combout\ = ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(10) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE3|Temp\(66) ) 
-- ) ) # ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE4|Temp[34]~DUPLICATE_q\ ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(71) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp[34]~DUPLICATE_q\,
	datab => \PIPE2|ALT_INV_Temp\(71),
	datac => \PIPE3|ALT_INV_Temp\(66),
	datad => \PIPE2|ALT_INV_Temp\(10),
	datae => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	dataf => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	combout => \mux_IN_ULA_4_2|Mux2~0_combout\);

-- Location: LABCELL_X80_Y38_N0
\rtl~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~169_combout\ = ( \mux_IN_ULA_4_1|Mux1~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & ((!\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux2~0_combout\))) # (\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)))) # (\ULA1|Add2~5_sumout\ & 
-- (((!\ULA1|Add2~1_sumout\)))) ) ) # ( !\mux_IN_ULA_4_1|Mux1~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & ((!\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux2~0_combout\))) # (\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000100010000111111010001000011111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datab => \ULA1|ALT_INV_Add2~5_sumout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datad => \ULA1|ALT_INV_Add2~1_sumout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	combout => \rtl~169_combout\);

-- Location: LABCELL_X79_Y39_N12
\ULA1|Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~9_combout\ = ( \ULA1|ShiftLeft0~5_combout\ & ( (\ULA1|Mux28~0_combout\ & \mux_IN_ULA_4_2|Mux0~0_combout\) ) ) # ( !\ULA1|ShiftLeft0~5_combout\ & ( \ULA1|Mux28~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux28~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_ShiftLeft0~5_combout\,
	combout => \ULA1|Mux1~9_combout\);

-- Location: LABCELL_X73_Y41_N24
\ULA1|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux2~4_combout\ = ( \rtl~169_combout\ & ( \ULA1|Mux1~9_combout\ & ( (\ULA1|Mux1~7_combout\ & \ULA1|Mux19~7_combout\) ) ) ) # ( \rtl~169_combout\ & ( !\ULA1|Mux1~9_combout\ & ( (\mux_IN_ULA_4_1|Mux2~0_combout\ & \mux_IN_ULA_4_2|Mux2~0_combout\) ) ) ) 
-- # ( !\rtl~169_combout\ & ( !\ULA1|Mux1~9_combout\ & ( (\mux_IN_ULA_4_1|Mux2~0_combout\ & \mux_IN_ULA_4_2|Mux2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux1~7_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datac => \ULA1|ALT_INV_Mux19~7_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\,
	datae => \ALT_INV_rtl~169_combout\,
	dataf => \ULA1|ALT_INV_Mux1~9_combout\,
	combout => \ULA1|Mux2~4_combout\);

-- Location: LABCELL_X77_Y42_N30
\ULA1|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~8_combout\ = ( \operaULA|Mux3~0_combout\ & ( (\operaULA|Mux7~0_combout\ & ((!\operaULA|Mux5~0_combout\) # (\operaULA|Mux2~0_combout\))) ) ) # ( !\operaULA|Mux3~0_combout\ & ( (\operaULA|Mux7~0_combout\ & \operaULA|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \operaULA|ALT_INV_Mux5~0_combout\,
	datac => \operaULA|ALT_INV_Mux7~0_combout\,
	datad => \operaULA|ALT_INV_Mux2~0_combout\,
	dataf => \operaULA|ALT_INV_Mux3~0_combout\,
	combout => \ULA1|Mux1~8_combout\);

-- Location: LABCELL_X75_Y39_N21
\ULA1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux2~0_combout\ = ( !\operaULA|Mux5~0_combout\ & ( (!\ULA1|Mux14~2_combout\ & (\ULA1|Mux28~1_combout\ & \ULA1|Mux1~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~2_combout\,
	datab => \ULA1|ALT_INV_Mux28~1_combout\,
	datac => \ULA1|ALT_INV_Mux1~8_combout\,
	dataf => \operaULA|ALT_INV_Mux5~0_combout\,
	combout => \ULA1|Mux2~0_combout\);

-- Location: LABCELL_X75_Y39_N24
\ULA1|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~3_combout\ = ( \ULA1|Mux28~1_combout\ & ( !\ULA1|Mux14~2_combout\ & ( (\ULA1|Mux1~8_combout\ & (\ULA1|Mux1~7_combout\ & (!\operaULA|Mux5~0_combout\ & !\ULA1|Mux1~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux1~8_combout\,
	datab => \ULA1|ALT_INV_Mux1~7_combout\,
	datac => \operaULA|ALT_INV_Mux5~0_combout\,
	datad => \ULA1|ALT_INV_Mux1~9_combout\,
	datae => \ULA1|ALT_INV_Mux28~1_combout\,
	dataf => \ULA1|ALT_INV_Mux14~2_combout\,
	combout => \ULA1|Mux3~3_combout\);

-- Location: LABCELL_X79_Y42_N48
\ULA1|Mux28~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~7_combout\ = ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( !\mux_IN_ULA_4_2|Mux27~0_combout\ & ( \mux_IN_ULA_4_2|Mux28~1_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( !\mux_IN_ULA_4_2|Mux27~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	combout => \ULA1|Mux28~7_combout\);

-- Location: LABCELL_X77_Y42_N0
\ULA1|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~0_combout\ = ( !\operaULA|Mux5~0_combout\ & ( (\operaULA|Mux3~0_combout\ & \operaULA|Mux7~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \operaULA|ALT_INV_Mux3~0_combout\,
	datac => \operaULA|ALT_INV_Mux7~0_combout\,
	dataf => \operaULA|ALT_INV_Mux5~0_combout\,
	combout => \ULA1|Mux19~0_combout\);

-- Location: LABCELL_X81_Y41_N39
\rtl~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~41_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~3_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~41_combout\);

-- Location: LABCELL_X80_Y37_N6
\rtl~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~33_combout\ = ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( \mux_IN_ULA_4_1|Mux11~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux14~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( \mux_IN_ULA_4_1|Mux11~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux14~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( !\mux_IN_ULA_4_1|Mux11~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux14~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( !\mux_IN_ULA_4_1|Mux11~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux14~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	combout => \rtl~33_combout\);

-- Location: FF_X85_Y40_N32
\registradores|G2:2:regb|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[16]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(11));

-- Location: FF_X82_Y40_N5
\registradores|G2:1:regb|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[16]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(11));

-- Location: FF_X84_Y40_N56
\registradores|G2:3:regb|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[16]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(11));

-- Location: FF_X82_Y40_N46
\registradores|G2:0:regb|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[16]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(11));

-- Location: MLABCELL_X84_Y40_N54
\registradores|outData2|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux20~1_combout\ = ( \registradores|G2:3:regb|Temp\(11) & ( \registradores|G2:0:regb|Temp\(11) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\) # (\registradores|G2:1:regb|Temp\(11))))) # (\PIPE1|Temp\(17) & 
-- (((\PIPE1|Temp[16]~DUPLICATE_q\)) # (\registradores|G2:2:regb|Temp\(11)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(11) & ( \registradores|G2:0:regb|Temp\(11) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\) # 
-- (\registradores|G2:1:regb|Temp\(11))))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(11) & (!\PIPE1|Temp[16]~DUPLICATE_q\))) ) ) ) # ( \registradores|G2:3:regb|Temp\(11) & ( !\registradores|G2:0:regb|Temp\(11) & ( (!\PIPE1|Temp\(17) & 
-- (((\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:1:regb|Temp\(11))))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\)) # (\registradores|G2:2:regb|Temp\(11)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(11) & ( !\registradores|G2:0:regb|Temp\(11) 
-- & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:1:regb|Temp\(11))))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(11) & (!\PIPE1|Temp[16]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:2:regb|ALT_INV_Temp\(11),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \registradores|G2:1:regb|ALT_INV_Temp\(11),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(11),
	dataf => \registradores|G2:0:regb|ALT_INV_Temp\(11),
	combout => \registradores|outData2|Mux20~1_combout\);

-- Location: MLABCELL_X84_Y38_N6
\registradores|G2:30:regb|Temp[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:30:regb|Temp[11]~feeder_combout\ = ( \PIPE4|Temp[16]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[16]~DUPLICATE_q\,
	combout => \registradores|G2:30:regb|Temp[11]~feeder_combout\);

-- Location: FF_X84_Y38_N7
\registradores|G2:30:regb|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:30:regb|Temp[11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(11));

-- Location: FF_X84_Y40_N50
\registradores|G2:29:regb|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[16]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(11));

-- Location: MLABCELL_X87_Y37_N12
\registradores|G2:28:regb|Temp[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:28:regb|Temp[11]~feeder_combout\ = ( \PIPE4|Temp[16]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[16]~DUPLICATE_q\,
	combout => \registradores|G2:28:regb|Temp[11]~feeder_combout\);

-- Location: FF_X87_Y37_N13
\registradores|G2:28:regb|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:28:regb|Temp[11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(11));

-- Location: MLABCELL_X84_Y40_N48
\registradores|outData2|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux20~0_combout\ = ( \registradores|G2:29:regb|Temp\(11) & ( \registradores|G2:28:regb|Temp\(11) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:30:regb|Temp\(11)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:31:regb|Temp\(11)))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(11) & ( \registradores|G2:28:regb|Temp\(11) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17)) # ((\registradores|G2:30:regb|Temp\(11))))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (\PIPE1|Temp\(17) & (\registradores|G2:31:regb|Temp\(11)))) ) ) ) # ( \registradores|G2:29:regb|Temp\(11) & ( !\registradores|G2:28:regb|Temp\(11) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:30:regb|Temp\(11))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17)) # ((\registradores|G2:31:regb|Temp\(11))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(11) & ( !\registradores|G2:28:regb|Temp\(11) & ( (\PIPE1|Temp\(17) & 
-- ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:30:regb|Temp\(11)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:31:regb|Temp\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:31:regb|ALT_INV_Temp\(11),
	datad => \registradores|G2:30:regb|ALT_INV_Temp\(11),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(11),
	dataf => \registradores|G2:28:regb|ALT_INV_Temp\(11),
	combout => \registradores|outData2|Mux20~0_combout\);

-- Location: LABCELL_X74_Y40_N54
\registradores|outData2|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux20~2_combout\ = ( \registradores|outData2|Mux20~0_combout\ & ( (\PIPE1|Temp\(0)) # (\registradores|outData2|Mux20~1_combout\) ) ) # ( !\registradores|outData2|Mux20~0_combout\ & ( (\registradores|outData2|Mux20~1_combout\ & 
-- !\PIPE1|Temp\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|outData2|ALT_INV_Mux20~1_combout\,
	datad => \PIPE1|ALT_INV_Temp\(0),
	dataf => \registradores|outData2|ALT_INV_Mux20~0_combout\,
	combout => \registradores|outData2|Mux20~2_combout\);

-- Location: FF_X74_Y40_N56
\PIPE2|Temp[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux20~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(53));

-- Location: FF_X74_Y40_N2
\PIPE4|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(48),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(16));

-- Location: LABCELL_X74_Y40_N3
\mux_IN_ULA_4_2|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux20~0_combout\ = ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE2|Temp\(10) ) ) ) # ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE4|Temp\(16) ) 
-- ) ) # ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE3|Temp\(48) ) ) ) # ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE2|Temp\(53) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(53),
	datab => \PIPE3|ALT_INV_Temp\(48),
	datac => \PIPE2|ALT_INV_Temp\(10),
	datad => \PIPE4|ALT_INV_Temp\(16),
	datae => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	dataf => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	combout => \mux_IN_ULA_4_2|Mux20~0_combout\);

-- Location: FF_X81_Y40_N1
\PIPE4|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp[42]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(10));

-- Location: LABCELL_X85_Y40_N0
\registradores|G2:3:regb|Temp[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[5]~feeder_combout\ = ( \PIPE4|Temp\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(10),
	combout => \registradores|G2:3:regb|Temp[5]~feeder_combout\);

-- Location: FF_X85_Y40_N2
\registradores|G2:3:regb|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(5));

-- Location: LABCELL_X85_Y40_N15
\registradores|G2:2:regb|Temp[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:2:regb|Temp[5]~feeder_combout\ = ( \PIPE4|Temp\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(10),
	combout => \registradores|G2:2:regb|Temp[5]~feeder_combout\);

-- Location: FF_X85_Y40_N17
\registradores|G2:2:regb|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:2:regb|Temp[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(5));

-- Location: LABCELL_X88_Y40_N36
\registradores|G2:1:regb|Temp[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[5]~feeder_combout\ = ( \PIPE4|Temp\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(10),
	combout => \registradores|G2:1:regb|Temp[5]~feeder_combout\);

-- Location: FF_X88_Y40_N37
\registradores|G2:1:regb|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(5));

-- Location: LABCELL_X88_Y40_N18
\registradores|G2:0:regb|Temp[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[5]~feeder_combout\ = ( \PIPE4|Temp\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(10),
	combout => \registradores|G2:0:regb|Temp[5]~feeder_combout\);

-- Location: FF_X88_Y40_N20
\registradores|G2:0:regb|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(5));

-- Location: LABCELL_X85_Y40_N18
\registradores|outData2|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux26~1_combout\ = ( \registradores|G2:1:regb|Temp\(5) & ( \registradores|G2:0:regb|Temp\(5) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:2:regb|Temp\(5)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:3:regb|Temp\(5)))) ) ) ) # ( !\registradores|G2:1:regb|Temp\(5) & ( \registradores|G2:0:regb|Temp\(5) & ( (!\PIPE1|Temp\(17) & (!\PIPE1|Temp[16]~DUPLICATE_q\)) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- ((\registradores|G2:2:regb|Temp\(5)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:3:regb|Temp\(5))))) ) ) ) # ( \registradores|G2:1:regb|Temp\(5) & ( !\registradores|G2:0:regb|Temp\(5) & ( (!\PIPE1|Temp\(17) & (\PIPE1|Temp[16]~DUPLICATE_q\)) # 
-- (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:2:regb|Temp\(5)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:3:regb|Temp\(5))))) ) ) ) # ( !\registradores|G2:1:regb|Temp\(5) & ( !\registradores|G2:0:regb|Temp\(5) & ( 
-- (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:2:regb|Temp\(5)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:3:regb|Temp\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datac => \registradores|G2:3:regb|ALT_INV_Temp\(5),
	datad => \registradores|G2:2:regb|ALT_INV_Temp\(5),
	datae => \registradores|G2:1:regb|ALT_INV_Temp\(5),
	dataf => \registradores|G2:0:regb|ALT_INV_Temp\(5),
	combout => \registradores|outData2|Mux26~1_combout\);

-- Location: LABCELL_X85_Y41_N36
\registradores|G2:31:regb|Temp[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:31:regb|Temp[5]~feeder_combout\ = ( \PIPE4|Temp\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(10),
	combout => \registradores|G2:31:regb|Temp[5]~feeder_combout\);

-- Location: FF_X85_Y41_N37
\registradores|G2:31:regb|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:31:regb|Temp[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(5));

-- Location: FF_X87_Y41_N32
\registradores|G2:30:regb|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(10),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(5));

-- Location: FF_X87_Y41_N38
\registradores|G2:29:regb|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(10),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(5));

-- Location: LABCELL_X85_Y41_N18
\registradores|G2:28:regb|Temp[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:28:regb|Temp[5]~feeder_combout\ = ( \PIPE4|Temp\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(10),
	combout => \registradores|G2:28:regb|Temp[5]~feeder_combout\);

-- Location: FF_X85_Y41_N19
\registradores|G2:28:regb|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:28:regb|Temp[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(5));

-- Location: MLABCELL_X87_Y41_N36
\registradores|outData2|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux26~0_combout\ = ( \registradores|G2:29:regb|Temp\(5) & ( \registradores|G2:28:regb|Temp\(5) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:30:regb|Temp\(5)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:31:regb|Temp\(5)))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(5) & ( \registradores|G2:28:regb|Temp\(5) & ( (!\PIPE1|Temp\(17) & (!\PIPE1|Temp[16]~DUPLICATE_q\)) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- ((\registradores|G2:30:regb|Temp\(5)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:31:regb|Temp\(5))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(5) & ( !\registradores|G2:28:regb|Temp\(5) & ( (!\PIPE1|Temp\(17) & (\PIPE1|Temp[16]~DUPLICATE_q\)) 
-- # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:30:regb|Temp\(5)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:31:regb|Temp\(5))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(5) & ( !\registradores|G2:28:regb|Temp\(5) 
-- & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:30:regb|Temp\(5)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:31:regb|Temp\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datac => \registradores|G2:31:regb|ALT_INV_Temp\(5),
	datad => \registradores|G2:30:regb|ALT_INV_Temp\(5),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(5),
	dataf => \registradores|G2:28:regb|ALT_INV_Temp\(5),
	combout => \registradores|outData2|Mux26~0_combout\);

-- Location: LABCELL_X80_Y41_N51
\registradores|outData2|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux26~2_combout\ = ( \registradores|outData2|Mux26~0_combout\ & ( (\registradores|outData2|Mux26~1_combout\) # (\PIPE1|Temp\(0)) ) ) # ( !\registradores|outData2|Mux26~0_combout\ & ( (!\PIPE1|Temp\(0) & 
-- \registradores|outData2|Mux26~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(0),
	datad => \registradores|outData2|ALT_INV_Mux26~1_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux26~0_combout\,
	combout => \registradores|outData2|Mux26~2_combout\);

-- Location: FF_X80_Y40_N26
\PIPE2|Temp[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \registradores|outData2|Mux26~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(47));

-- Location: FF_X81_Y40_N2
\PIPE4|Temp[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp[42]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[10]~DUPLICATE_q\);

-- Location: FF_X77_Y40_N1
\PIPE3|Temp[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux26~6_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(42));

-- Location: LABCELL_X80_Y40_N21
\mux_IN_ULA_4_2|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux26~0_combout\ = ( \PIPEAUX|Temp\(1) & ( \PIPE3|Temp\(42) & ( (!\PIPEAUX|Temp\(0)) # (\PIPE2|Temp\(13)) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( \PIPE3|Temp\(42) & ( (!\PIPEAUX|Temp\(0) & ((\PIPE2|Temp\(47)))) # (\PIPEAUX|Temp\(0) & 
-- (\PIPE4|Temp[10]~DUPLICATE_q\)) ) ) ) # ( \PIPEAUX|Temp\(1) & ( !\PIPE3|Temp\(42) & ( (\PIPE2|Temp\(13) & \PIPEAUX|Temp\(0)) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( !\PIPE3|Temp\(42) & ( (!\PIPEAUX|Temp\(0) & ((\PIPE2|Temp\(47)))) # (\PIPEAUX|Temp\(0) & 
-- (\PIPE4|Temp[10]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp[10]~DUPLICATE_q\,
	datab => \PIPE2|ALT_INV_Temp\(13),
	datac => \PIPEAUX|ALT_INV_Temp\(0),
	datad => \PIPE2|ALT_INV_Temp\(47),
	datae => \PIPEAUX|ALT_INV_Temp\(1),
	dataf => \PIPE3|ALT_INV_Temp\(42),
	combout => \mux_IN_ULA_4_2|Mux26~0_combout\);

-- Location: LABCELL_X79_Y40_N6
\mux_IN_ULA_4_2|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux26~1_combout\ = ( !\mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( (((\mux_IN_ULA_4_2|Mux26~0_combout\))) ) ) # ( \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( (!\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2) & 
-- ((!\PIPE2|Temp[14]~DUPLICATE_q\ & (((\PIPE2|Temp\(47))))) # (\PIPE2|Temp[14]~DUPLICATE_q\ & ((!\PIPE2|Temp\(10) & (\PIPE2|Temp\(13))) # (\PIPE2|Temp\(10) & ((\PIPE2|Temp\(47)))))))) # (\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2) & ((((\PIPE2|Temp\(47)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000000010000000001111000011111101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEOPCODE_EXTEND_ESTAGE|ALT_INV_Temp\(2),
	datab => \PIPE2|ALT_INV_Temp[14]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(10),
	datad => \PIPE2|ALT_INV_Temp\(13),
	datae => \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|ALT_INV_X~0_combout\,
	dataf => \PIPE2|ALT_INV_Temp\(47),
	datag => \mux_IN_ULA_4_2|ALT_INV_Mux26~0_combout\,
	combout => \mux_IN_ULA_4_2|Mux26~1_combout\);

-- Location: MLABCELL_X78_Y40_N15
\ULA1|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~65_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux26~1_combout\ ) + ( GND ) + ( \ULA1|Add2~18\ ))
-- \ULA1|Add2~66\ = CARRY(( !\mux_IN_ULA_4_2|Mux26~1_combout\ ) + ( GND ) + ( \ULA1|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux26~1_combout\,
	cin => \ULA1|Add2~18\,
	sumout => \ULA1|Add2~65_sumout\,
	cout => \ULA1|Add2~66\);

-- Location: LABCELL_X79_Y38_N33
\rtl~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~15_combout\ = ( \mux_IN_ULA_4_1|Mux13~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux15~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux14~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux13~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((!\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux15~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_1|Mux14~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux13~0_combout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (((\mux_IN_ULA_4_1|Mux15~0_combout\) # (\mux_IN_ULA_4_2|Mux30~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux14~0_combout\ & (!\mux_IN_ULA_4_2|Mux30~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux13~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux15~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux14~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	combout => \rtl~15_combout\);

-- Location: LABCELL_X81_Y39_N51
\rtl~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~17_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux8~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux10~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux9~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux11~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~17_combout\);

-- Location: LABCELL_X81_Y40_N54
\rtl~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~13_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~3_combout\ & ( (\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux18~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~3_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux19~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux17~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux16~3_combout\ & ( 
-- (\mux_IN_ULA_4_1|Mux18~0_combout\ & !\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux16~3_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux19~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux17~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\,
	combout => \rtl~13_combout\);

-- Location: MLABCELL_X87_Y39_N18
\registradores|G2:31:regb|Temp[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:31:regb|Temp[8]~feeder_combout\ = ( \PIPE4|Temp[13]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[13]~DUPLICATE_q\,
	combout => \registradores|G2:31:regb|Temp[8]~feeder_combout\);

-- Location: FF_X87_Y39_N19
\registradores|G2:31:regb|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:31:regb|Temp[8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(8));

-- Location: LABCELL_X83_Y41_N12
\PIPE2|Temp[82]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[82]~feeder_combout\ = ( \registradores|G2:31:regb|Temp\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(8),
	combout => \PIPE2|Temp[82]~feeder_combout\);

-- Location: FF_X79_Y42_N31
\PIPE4|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE4|Temp[13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(13));

-- Location: FF_X81_Y39_N22
\registradores|G2:0:regb|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(13),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(8));

-- Location: FF_X83_Y41_N13
\PIPE2|Temp[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[82]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(8),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(82));

-- Location: LABCELL_X81_Y40_N45
\mux_IN_ULA_4_1|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux23~0_combout\ = ( \mux_IN_ULA_4_1|Mux16~1_combout\ & ( (\PIPE4|Temp[13]~DUPLICATE_q\ & \mux_IN_ULA_4_1|Mux16~2_combout\) ) ) # ( !\mux_IN_ULA_4_1|Mux16~1_combout\ & ( (!\mux_IN_ULA_4_1|Mux16~2_combout\ & ((\PIPE2|Temp\(82)))) # 
-- (\mux_IN_ULA_4_1|Mux16~2_combout\ & (\PIPE3|Temp\(45))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(45),
	datab => \PIPE2|ALT_INV_Temp\(82),
	datac => \PIPE4|ALT_INV_Temp[13]~DUPLICATE_q\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux16~2_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~1_combout\,
	combout => \mux_IN_ULA_4_1|Mux23~0_combout\);

-- Location: FF_X79_Y39_N40
\PIPE4|Temp[33]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(65),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[33]~DUPLICATE_q\);

-- Location: FF_X75_Y39_N40
\registradores|G2:28:regb|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[33]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(28));

-- Location: MLABCELL_X87_Y39_N48
\registradores|G2:31:regb|Temp[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:31:regb|Temp[28]~feeder_combout\ = ( \PIPE4|Temp[33]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[33]~DUPLICATE_q\,
	combout => \registradores|G2:31:regb|Temp[28]~feeder_combout\);

-- Location: FF_X87_Y39_N49
\registradores|G2:31:regb|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:31:regb|Temp[28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(28));

-- Location: FF_X70_Y39_N44
\registradores|G2:29:regb|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[33]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(28));

-- Location: MLABCELL_X87_Y39_N54
\registradores|G2:30:regb|Temp[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:30:regb|Temp[28]~feeder_combout\ = ( \PIPE4|Temp[33]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[33]~DUPLICATE_q\,
	combout => \registradores|G2:30:regb|Temp[28]~feeder_combout\);

-- Location: FF_X87_Y39_N55
\registradores|G2:30:regb|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:30:regb|Temp[28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(28));

-- Location: LABCELL_X70_Y39_N42
\registradores|outData2|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux3~0_combout\ = ( \registradores|G2:29:regb|Temp\(28) & ( \registradores|G2:30:regb|Temp\(28) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))) # (\registradores|G2:28:regb|Temp\(28)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (((!\PIPE1|Temp\(17)) # (\registradores|G2:31:regb|Temp\(28))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(28) & ( \registradores|G2:30:regb|Temp\(28) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))) # (\registradores|G2:28:regb|Temp\(28)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:31:regb|Temp\(28) & \PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(28) & ( !\registradores|G2:30:regb|Temp\(28) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:28:regb|Temp\(28) 
-- & ((!\PIPE1|Temp\(17))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17)) # (\registradores|G2:31:regb|Temp\(28))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(28) & ( !\registradores|G2:30:regb|Temp\(28) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:28:regb|Temp\(28) & ((!\PIPE1|Temp\(17))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:31:regb|Temp\(28) & \PIPE1|Temp\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:28:regb|ALT_INV_Temp\(28),
	datab => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datac => \registradores|G2:31:regb|ALT_INV_Temp\(28),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(28),
	dataf => \registradores|G2:30:regb|ALT_INV_Temp\(28),
	combout => \registradores|outData2|Mux3~0_combout\);

-- Location: LABCELL_X85_Y39_N0
\registradores|G2:1:regb|Temp[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[28]~feeder_combout\ = ( \PIPE4|Temp[33]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[33]~DUPLICATE_q\,
	combout => \registradores|G2:1:regb|Temp[28]~feeder_combout\);

-- Location: FF_X85_Y39_N2
\registradores|G2:1:regb|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(28));

-- Location: FF_X85_Y40_N14
\registradores|G2:2:regb|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[33]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(28));

-- Location: FF_X85_Y40_N56
\registradores|G2:3:regb|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[33]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(28));

-- Location: FF_X80_Y38_N35
\registradores|G2:0:regb|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[33]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(28));

-- Location: LABCELL_X85_Y40_N54
\registradores|outData2|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux3~1_combout\ = ( \registradores|G2:3:regb|Temp\(28) & ( \registradores|G2:0:regb|Temp\(28) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\) # ((\registradores|G2:1:regb|Temp\(28))))) # (\PIPE1|Temp\(17) & 
-- (((\registradores|G2:2:regb|Temp\(28))) # (\PIPE1|Temp[16]~DUPLICATE_q\))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(28) & ( \registradores|G2:0:regb|Temp\(28) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\) # 
-- ((\registradores|G2:1:regb|Temp\(28))))) # (\PIPE1|Temp\(17) & (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:2:regb|Temp\(28))))) ) ) ) # ( \registradores|G2:3:regb|Temp\(28) & ( !\registradores|G2:0:regb|Temp\(28) & ( (!\PIPE1|Temp\(17) & 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:1:regb|Temp\(28)))) # (\PIPE1|Temp\(17) & (((\registradores|G2:2:regb|Temp\(28))) # (\PIPE1|Temp[16]~DUPLICATE_q\))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(28) & ( !\registradores|G2:0:regb|Temp\(28) & 
-- ( (!\PIPE1|Temp\(17) & (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:1:regb|Temp\(28)))) # (\PIPE1|Temp\(17) & (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:2:regb|Temp\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datac => \registradores|G2:1:regb|ALT_INV_Temp\(28),
	datad => \registradores|G2:2:regb|ALT_INV_Temp\(28),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(28),
	dataf => \registradores|G2:0:regb|ALT_INV_Temp\(28),
	combout => \registradores|outData2|Mux3~1_combout\);

-- Location: LABCELL_X70_Y39_N27
\registradores|outData2|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux3~2_combout\ = ( \registradores|outData2|Mux3~1_combout\ & ( (!\PIPE1|Temp\(0)) # (\registradores|outData2|Mux3~0_combout\) ) ) # ( !\registradores|outData2|Mux3~1_combout\ & ( (\PIPE1|Temp\(0) & 
-- \registradores|outData2|Mux3~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(0),
	datac => \registradores|outData2|ALT_INV_Mux3~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux3~1_combout\,
	combout => \registradores|outData2|Mux3~2_combout\);

-- Location: FF_X70_Y39_N28
\PIPE2|Temp[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux3~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(70));

-- Location: FF_X79_Y39_N41
\PIPE4|Temp[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(65),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(33));

-- Location: LABCELL_X79_Y39_N3
\mux_IN_ULA_4_2|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux3~0_combout\ = ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp[10]~DUPLICATE_q\ ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( 
-- \PIPE3|Temp\(65) ) ) ) # ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE4|Temp\(33) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(70) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datab => \PIPE2|ALT_INV_Temp\(70),
	datac => \PIPE4|ALT_INV_Temp\(33),
	datad => \PIPE3|ALT_INV_Temp\(65),
	datae => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	dataf => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	combout => \mux_IN_ULA_4_2|Mux3~0_combout\);

-- Location: MLABCELL_X84_Y37_N51
\registradores|G2:1:regb|Temp[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[12]~feeder_combout\ = \PIPE4|Temp\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(17),
	combout => \registradores|G2:1:regb|Temp[12]~feeder_combout\);

-- Location: FF_X84_Y37_N53
\registradores|G2:1:regb|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(12));

-- Location: FF_X85_Y39_N22
\registradores|G2:0:regb|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(17),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(12));

-- Location: FF_X84_Y37_N32
\registradores|G2:3:regb|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(17),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(12));

-- Location: LABCELL_X85_Y37_N48
\registradores|G2:2:regb|Temp[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:2:regb|Temp[12]~feeder_combout\ = ( \PIPE4|Temp\(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(17),
	combout => \registradores|G2:2:regb|Temp[12]~feeder_combout\);

-- Location: FF_X85_Y37_N49
\registradores|G2:2:regb|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:2:regb|Temp[12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(12));

-- Location: MLABCELL_X84_Y37_N30
\registradores|outData2|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux19~1_combout\ = ( \registradores|G2:3:regb|Temp\(12) & ( \registradores|G2:2:regb|Temp\(12) & ( ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:0:regb|Temp\(12)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:1:regb|Temp\(12)))) # (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(12) & ( \registradores|G2:2:regb|Temp\(12) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17)) # (\registradores|G2:0:regb|Temp\(12))))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:1:regb|Temp\(12) & ((!\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:3:regb|Temp\(12) & ( !\registradores|G2:2:regb|Temp\(12) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:0:regb|Temp\(12) & 
-- !\PIPE1|Temp\(17))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))) # (\registradores|G2:1:regb|Temp\(12)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(12) & ( !\registradores|G2:2:regb|Temp\(12) & ( (!\PIPE1|Temp\(17) & 
-- ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:0:regb|Temp\(12)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:1:regb|Temp\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:1:regb|ALT_INV_Temp\(12),
	datab => \registradores|G2:0:regb|ALT_INV_Temp\(12),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(12),
	dataf => \registradores|G2:2:regb|ALT_INV_Temp\(12),
	combout => \registradores|outData2|Mux19~1_combout\);

-- Location: LABCELL_X88_Y38_N36
\registradores|G2:30:regb|Temp[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:30:regb|Temp[12]~feeder_combout\ = ( \PIPE4|Temp\(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(17),
	combout => \registradores|G2:30:regb|Temp[12]~feeder_combout\);

-- Location: FF_X88_Y38_N37
\registradores|G2:30:regb|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:30:regb|Temp[12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(12));

-- Location: FF_X87_Y38_N56
\registradores|G2:29:regb|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(17),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(12));

-- Location: MLABCELL_X87_Y38_N33
\registradores|G2:28:regb|Temp[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:28:regb|Temp[12]~feeder_combout\ = \PIPE4|Temp\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(17),
	combout => \registradores|G2:28:regb|Temp[12]~feeder_combout\);

-- Location: FF_X87_Y38_N34
\registradores|G2:28:regb|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:28:regb|Temp[12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(12));

-- Location: MLABCELL_X87_Y38_N54
\registradores|outData2|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux19~0_combout\ = ( \registradores|G2:29:regb|Temp\(12) & ( \registradores|G2:28:regb|Temp\(12) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:30:regb|Temp\(12)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:31:regb|Temp\(12)))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(12) & ( \registradores|G2:28:regb|Temp\(12) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- ((\registradores|G2:30:regb|Temp\(12)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:31:regb|Temp\(12))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(12) & ( !\registradores|G2:28:regb|Temp\(12) & ( (!\PIPE1|Temp\(17) & 
-- (((\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:30:regb|Temp\(12)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:31:regb|Temp\(12))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(12) 
-- & ( !\registradores|G2:28:regb|Temp\(12) & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:30:regb|Temp\(12)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:31:regb|Temp\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:31:regb|ALT_INV_Temp\(12),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \registradores|G2:30:regb|ALT_INV_Temp\(12),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(12),
	dataf => \registradores|G2:28:regb|ALT_INV_Temp\(12),
	combout => \registradores|outData2|Mux19~0_combout\);

-- Location: LABCELL_X80_Y40_N12
\registradores|outData2|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux19~2_combout\ = ( \registradores|outData2|Mux19~0_combout\ & ( (\PIPE1|Temp\(0)) # (\registradores|outData2|Mux19~1_combout\) ) ) # ( !\registradores|outData2|Mux19~0_combout\ & ( (\registradores|outData2|Mux19~1_combout\ & 
-- !\PIPE1|Temp\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|outData2|ALT_INV_Mux19~1_combout\,
	datad => \PIPE1|ALT_INV_Temp\(0),
	dataf => \registradores|outData2|ALT_INV_Mux19~0_combout\,
	combout => \registradores|outData2|Mux19~2_combout\);

-- Location: FF_X80_Y40_N14
\PIPE2|Temp[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux19~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(54));

-- Location: LABCELL_X80_Y40_N27
\mux_IN_ULA_4_2|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux19~0_combout\ = ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp[10]~DUPLICATE_q\ ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( 
-- \PIPE3|Temp\(49) ) ) ) # ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE4|Temp\(17) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(54) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datab => \PIPE2|ALT_INV_Temp\(54),
	datac => \PIPE3|ALT_INV_Temp\(49),
	datad => \PIPE4|ALT_INV_Temp\(17),
	datae => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	dataf => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	combout => \mux_IN_ULA_4_2|Mux19~0_combout\);

-- Location: FF_X84_Y38_N8
\registradores|G2:30:regb|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(15),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(10));

-- Location: FF_X85_Y38_N35
\registradores|G2:29:regb|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(15),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(10));

-- Location: MLABCELL_X84_Y38_N45
\registradores|G2:31:regb|Temp[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:31:regb|Temp[10]~feeder_combout\ = ( \PIPE4|Temp\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(15),
	combout => \registradores|G2:31:regb|Temp[10]~feeder_combout\);

-- Location: FF_X84_Y38_N47
\registradores|G2:31:regb|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:31:regb|Temp[10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(10));

-- Location: FF_X87_Y38_N29
\registradores|G2:28:regb|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(15),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(10));

-- Location: MLABCELL_X84_Y38_N15
\registradores|outData2|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux21~0_combout\ = ( \registradores|G2:31:regb|Temp\(10) & ( \registradores|G2:28:regb|Temp\(10) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\) # ((\registradores|G2:29:regb|Temp\(10))))) # (\PIPE1|Temp\(17) & 
-- (((\registradores|G2:30:regb|Temp\(10))) # (\PIPE1|Temp[16]~DUPLICATE_q\))) ) ) ) # ( !\registradores|G2:31:regb|Temp\(10) & ( \registradores|G2:28:regb|Temp\(10) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\) # 
-- ((\registradores|G2:29:regb|Temp\(10))))) # (\PIPE1|Temp\(17) & (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:30:regb|Temp\(10)))) ) ) ) # ( \registradores|G2:31:regb|Temp\(10) & ( !\registradores|G2:28:regb|Temp\(10) & ( (!\PIPE1|Temp\(17) & 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:29:regb|Temp\(10))))) # (\PIPE1|Temp\(17) & (((\registradores|G2:30:regb|Temp\(10))) # (\PIPE1|Temp[16]~DUPLICATE_q\))) ) ) ) # ( !\registradores|G2:31:regb|Temp\(10) & ( 
-- !\registradores|G2:28:regb|Temp\(10) & ( (!\PIPE1|Temp\(17) & (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:29:regb|Temp\(10))))) # (\PIPE1|Temp\(17) & (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:30:regb|Temp\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datac => \registradores|G2:30:regb|ALT_INV_Temp\(10),
	datad => \registradores|G2:29:regb|ALT_INV_Temp\(10),
	datae => \registradores|G2:31:regb|ALT_INV_Temp\(10),
	dataf => \registradores|G2:28:regb|ALT_INV_Temp\(10),
	combout => \registradores|outData2|Mux21~0_combout\);

-- Location: FF_X85_Y37_N17
\registradores|G2:2:regb|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(15),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(10));

-- Location: FF_X85_Y38_N40
\registradores|G2:0:regb|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(15),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(10));

-- Location: FF_X85_Y37_N56
\registradores|G2:3:regb|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(15),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(10));

-- Location: FF_X82_Y40_N17
\registradores|G2:1:regb|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(15),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(10));

-- Location: LABCELL_X85_Y37_N54
\registradores|outData2|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux21~1_combout\ = ( \registradores|G2:3:regb|Temp\(10) & ( \registradores|G2:1:regb|Temp\(10) & ( ((!\PIPE1|Temp\(17) & ((\registradores|G2:0:regb|Temp\(10)))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(10)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:3:regb|Temp\(10) & ( \registradores|G2:1:regb|Temp\(10) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & ((\registradores|G2:0:regb|Temp\(10)))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:2:regb|Temp\(10))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:3:regb|Temp\(10) & ( !\registradores|G2:1:regb|Temp\(10) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & 
-- ((\registradores|G2:0:regb|Temp\(10)))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(10))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(10) & ( !\registradores|G2:1:regb|Temp\(10) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & ((\registradores|G2:0:regb|Temp\(10)))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \registradores|G2:2:regb|ALT_INV_Temp\(10),
	datac => \registradores|G2:0:regb|ALT_INV_Temp\(10),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(10),
	dataf => \registradores|G2:1:regb|ALT_INV_Temp\(10),
	combout => \registradores|outData2|Mux21~1_combout\);

-- Location: LABCELL_X85_Y39_N9
\registradores|outData2|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux21~2_combout\ = ( \registradores|outData2|Mux21~1_combout\ & ( (!\PIPE1|Temp\(0)) # (\registradores|outData2|Mux21~0_combout\) ) ) # ( !\registradores|outData2|Mux21~1_combout\ & ( (\PIPE1|Temp\(0) & 
-- \registradores|outData2|Mux21~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE1|ALT_INV_Temp\(0),
	datac => \registradores|outData2|ALT_INV_Mux21~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux21~1_combout\,
	combout => \registradores|outData2|Mux21~2_combout\);

-- Location: FF_X79_Y39_N2
\PIPE2|Temp[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \registradores|outData2|Mux21~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(52));

-- Location: FF_X79_Y39_N56
\PIPE4|Temp[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(47),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[15]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y39_N57
\mux_IN_ULA_4_2|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux21~0_combout\ = ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(10) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE3|Temp\(47) ) 
-- ) ) # ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE4|Temp[15]~DUPLICATE_q\ ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(52) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(52),
	datab => \PIPE3|ALT_INV_Temp\(47),
	datac => \PIPE2|ALT_INV_Temp\(10),
	datad => \PIPE4|ALT_INV_Temp[15]~DUPLICATE_q\,
	datae => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	dataf => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	combout => \mux_IN_ULA_4_2|Mux21~0_combout\);

-- Location: FF_X80_Y40_N8
\PIPE4|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(46),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(14));

-- Location: FF_X88_Y38_N8
\registradores|G2:1:regb|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(14),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(9));

-- Location: FF_X83_Y40_N1
\registradores|G2:0:regb|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(14),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(9));

-- Location: FF_X85_Y40_N26
\registradores|G2:3:regb|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(14),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(9));

-- Location: FF_X85_Y40_N20
\registradores|G2:2:regb|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(14),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(9));

-- Location: LABCELL_X85_Y40_N24
\registradores|outData2|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux22~1_combout\ = ( \registradores|G2:3:regb|Temp\(9) & ( \registradores|G2:2:regb|Temp\(9) & ( ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:0:regb|Temp\(9)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:1:regb|Temp\(9)))) # (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(9) & ( \registradores|G2:2:regb|Temp\(9) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:0:regb|Temp\(9)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:1:regb|Temp\(9))))) # (\PIPE1|Temp\(17) & (!\PIPE1|Temp[16]~DUPLICATE_q\)) ) ) ) # ( \registradores|G2:3:regb|Temp\(9) & ( !\registradores|G2:2:regb|Temp\(9) & ( (!\PIPE1|Temp\(17) & 
-- ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:0:regb|Temp\(9)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:1:regb|Temp\(9))))) # (\PIPE1|Temp\(17) & (\PIPE1|Temp[16]~DUPLICATE_q\)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(9) & ( 
-- !\registradores|G2:2:regb|Temp\(9) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:0:regb|Temp\(9)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:1:regb|Temp\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datac => \registradores|G2:1:regb|ALT_INV_Temp\(9),
	datad => \registradores|G2:0:regb|ALT_INV_Temp\(9),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(9),
	dataf => \registradores|G2:2:regb|ALT_INV_Temp\(9),
	combout => \registradores|outData2|Mux22~1_combout\);

-- Location: FF_X80_Y40_N55
\registradores|G2:30:regb|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(14),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(9));

-- Location: MLABCELL_X87_Y40_N54
\registradores|G2:28:regb|Temp[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:28:regb|Temp[9]~feeder_combout\ = ( \PIPE4|Temp\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(14),
	combout => \registradores|G2:28:regb|Temp[9]~feeder_combout\);

-- Location: FF_X87_Y40_N56
\registradores|G2:28:regb|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:28:regb|Temp[9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(9));

-- Location: FF_X87_Y40_N38
\registradores|G2:29:regb|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(14),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(9));

-- Location: FF_X70_Y40_N37
\registradores|G2:31:regb|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(14),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(9));

-- Location: MLABCELL_X87_Y40_N36
\registradores|outData2|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux22~0_combout\ = ( \registradores|G2:29:regb|Temp\(9) & ( \registradores|G2:31:regb|Temp\(9) & ( ((!\PIPE1|Temp\(17) & ((\registradores|G2:28:regb|Temp\(9)))) # (\PIPE1|Temp\(17) & (\registradores|G2:30:regb|Temp\(9)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:29:regb|Temp\(9) & ( \registradores|G2:31:regb|Temp\(9) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & ((\registradores|G2:28:regb|Temp\(9)))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:30:regb|Temp\(9))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(9) & ( !\registradores|G2:31:regb|Temp\(9) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & 
-- ((\registradores|G2:28:regb|Temp\(9)))) # (\PIPE1|Temp\(17) & (\registradores|G2:30:regb|Temp\(9))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(9) & ( !\registradores|G2:31:regb|Temp\(9) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & ((\registradores|G2:28:regb|Temp\(9)))) # (\PIPE1|Temp\(17) & (\registradores|G2:30:regb|Temp\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:30:regb|ALT_INV_Temp\(9),
	datab => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datac => \registradores|G2:28:regb|ALT_INV_Temp\(9),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(9),
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(9),
	combout => \registradores|outData2|Mux22~0_combout\);

-- Location: LABCELL_X80_Y40_N3
\registradores|outData2|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux22~2_combout\ = ( \registradores|outData2|Mux22~0_combout\ & ( (\registradores|outData2|Mux22~1_combout\) # (\PIPE1|Temp\(0)) ) ) # ( !\registradores|outData2|Mux22~0_combout\ & ( (!\PIPE1|Temp\(0) & 
-- \registradores|outData2|Mux22~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE1|ALT_INV_Temp\(0),
	datad => \registradores|outData2|ALT_INV_Mux22~1_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux22~0_combout\,
	combout => \registradores|outData2|Mux22~2_combout\);

-- Location: FF_X80_Y40_N5
\PIPE2|Temp[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux22~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(51));

-- Location: LABCELL_X80_Y40_N6
\mux_IN_ULA_4_2|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux22~0_combout\ = ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(10) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE3|Temp\(46) ) 
-- ) ) # ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE4|Temp\(14) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(51) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(46),
	datab => \PIPE2|ALT_INV_Temp\(10),
	datac => \PIPE2|ALT_INV_Temp\(51),
	datad => \PIPE4|ALT_INV_Temp\(14),
	datae => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	dataf => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	combout => \mux_IN_ULA_4_2|Mux22~0_combout\);

-- Location: MLABCELL_X82_Y40_N24
\rtl~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~52_combout\ = ( \mux_IN_ULA_4_1|Mux21~0_combout\ & ( \ULA1|Add2~5_sumout\ & ( (!\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux20~0_combout\)) # (\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux18~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux21~0_combout\ & ( 
-- \ULA1|Add2~5_sumout\ & ( (!\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux20~0_combout\)) # (\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux18~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux21~0_combout\ & ( !\ULA1|Add2~5_sumout\ & ( (!\ULA1|Add2~1_sumout\) # 
-- (\mux_IN_ULA_4_1|Mux19~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux21~0_combout\ & ( !\ULA1|Add2~5_sumout\ & ( (\mux_IN_ULA_4_1|Mux19~0_combout\ & \ULA1|Add2~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datac => \ULA1|ALT_INV_Add2~1_sumout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~5_sumout\,
	combout => \rtl~52_combout\);

-- Location: FF_X81_Y40_N59
\PIPE4|Temp[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp[43]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[11]~DUPLICATE_q\);

-- Location: LABCELL_X70_Y40_N42
\registradores|G2:31:regb|Temp[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:31:regb|Temp[6]~feeder_combout\ = ( \PIPE4|Temp\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(11),
	combout => \registradores|G2:31:regb|Temp[6]~feeder_combout\);

-- Location: FF_X70_Y40_N43
\registradores|G2:31:regb|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:31:regb|Temp[6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(6));

-- Location: LABCELL_X71_Y40_N39
\PIPE2|Temp[80]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[80]~feeder_combout\ = \registradores|G2:31:regb|Temp\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:31:regb|ALT_INV_Temp\(6),
	combout => \PIPE2|Temp[80]~feeder_combout\);

-- Location: LABCELL_X88_Y40_N33
\registradores|G2:0:regb|Temp[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[6]~feeder_combout\ = ( \PIPE4|Temp\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(11),
	combout => \registradores|G2:0:regb|Temp[6]~feeder_combout\);

-- Location: FF_X88_Y40_N34
\registradores|G2:0:regb|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(6));

-- Location: FF_X71_Y40_N40
\PIPE2|Temp[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[80]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(6),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(80));

-- Location: LABCELL_X81_Y40_N48
\mux_IN_ULA_4_1|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux25~0_combout\ = ( \mux_IN_ULA_4_1|Mux16~1_combout\ & ( (\PIPE4|Temp[11]~DUPLICATE_q\ & \mux_IN_ULA_4_1|Mux16~2_combout\) ) ) # ( !\mux_IN_ULA_4_1|Mux16~1_combout\ & ( (!\mux_IN_ULA_4_1|Mux16~2_combout\ & ((\PIPE2|Temp\(80)))) # 
-- (\mux_IN_ULA_4_1|Mux16~2_combout\ & (\PIPE3|Temp[43]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp[43]~DUPLICATE_q\,
	datab => \PIPE4|ALT_INV_Temp[11]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(80),
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux16~2_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~1_combout\,
	combout => \mux_IN_ULA_4_1|Mux25~0_combout\);

-- Location: FF_X84_Y41_N7
\registradores|G2:31:regb|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(12),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(7));

-- Location: MLABCELL_X84_Y40_N27
\PIPE2|Temp[81]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[81]~feeder_combout\ = \registradores|G2:31:regb|Temp\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:31:regb|ALT_INV_Temp\(7),
	combout => \PIPE2|Temp[81]~feeder_combout\);

-- Location: LABCELL_X88_Y40_N42
\registradores|G2:0:regb|Temp[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[7]~feeder_combout\ = ( \PIPE4|Temp\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(12),
	combout => \registradores|G2:0:regb|Temp[7]~feeder_combout\);

-- Location: FF_X88_Y40_N44
\registradores|G2:0:regb|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(7));

-- Location: FF_X84_Y40_N28
\PIPE2|Temp[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[81]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(7),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(81));

-- Location: LABCELL_X81_Y40_N12
\mux_IN_ULA_4_1|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux24~0_combout\ = ( \PIPE2|Temp\(81) & ( (!\mux_IN_ULA_4_1|Mux16~2_combout\ & (!\mux_IN_ULA_4_1|Mux16~1_combout\)) # (\mux_IN_ULA_4_1|Mux16~2_combout\ & ((!\mux_IN_ULA_4_1|Mux16~1_combout\ & (\PIPE3|Temp\(44))) # 
-- (\mux_IN_ULA_4_1|Mux16~1_combout\ & ((\PIPE4|Temp\(12)))))) ) ) # ( !\PIPE2|Temp\(81) & ( (\mux_IN_ULA_4_1|Mux16~2_combout\ & ((!\mux_IN_ULA_4_1|Mux16~1_combout\ & (\PIPE3|Temp\(44))) # (\mux_IN_ULA_4_1|Mux16~1_combout\ & ((\PIPE4|Temp\(12)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110001100100111011000110010011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux16~2_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux16~1_combout\,
	datac => \PIPE3|ALT_INV_Temp\(44),
	datad => \PIPE4|ALT_INV_Temp\(12),
	dataf => \PIPE2|ALT_INV_Temp\(81),
	combout => \mux_IN_ULA_4_1|Mux24~0_combout\);

-- Location: LABCELL_X80_Y41_N24
\rtl~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~53_combout\ = ( \ULA1|Add2~1_sumout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & (\mux_IN_ULA_4_1|Mux23~0_combout\)) # (\ULA1|Add2~5_sumout\ & ((\mux_IN_ULA_4_1|Mux22~0_combout\))) ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( 
-- \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (\mux_IN_ULA_4_1|Mux25~0_combout\) # (\ULA1|Add2~5_sumout\) ) ) ) # ( \ULA1|Add2~1_sumout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & (\mux_IN_ULA_4_1|Mux23~0_combout\)) # (\ULA1|Add2~5_sumout\ 
-- & ((\mux_IN_ULA_4_1|Mux22~0_combout\))) ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & \mux_IN_ULA_4_1|Mux25~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datab => \ULA1|ALT_INV_Add2~5_sumout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datae => \ULA1|ALT_INV_Add2~1_sumout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	combout => \rtl~53_combout\);

-- Location: LABCELL_X80_Y41_N54
\rtl~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~54_combout\ = ( \ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux14~0_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux16~3_combout\ ) ) ) # ( \ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ 
-- & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datae => \ULA1|ALT_INV_Add2~1_sumout\,
	dataf => \ULA1|ALT_INV_Add2~5_sumout\,
	combout => \rtl~54_combout\);

-- Location: MLABCELL_X72_Y38_N39
\rtl~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~46_combout\ = ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( \ULA1|Add2~5_sumout\ & ( (!\ULA1|Add2~1_sumout\) # (\mux_IN_ULA_4_1|Mux10~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( \ULA1|Add2~5_sumout\ & ( (\ULA1|Add2~1_sumout\ & 
-- \mux_IN_ULA_4_1|Mux10~0_combout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( !\ULA1|Add2~5_sumout\ & ( (!\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\)) # (\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( !\ULA1|Add2~5_sumout\ & ( (!\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\)) # (\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~1_sumout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~5_sumout\,
	combout => \rtl~46_combout\);

-- Location: LABCELL_X80_Y41_N36
\ULA1|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux25~0_combout\ = ( \rtl~54_combout\ & ( \rtl~46_combout\ & ( ((!\ULA1|Add2~13_sumout\ & ((\rtl~53_combout\))) # (\ULA1|Add2~13_sumout\ & (\rtl~52_combout\))) # (\ULA1|Add2~9_sumout\) ) ) ) # ( !\rtl~54_combout\ & ( \rtl~46_combout\ & ( 
-- (!\ULA1|Add2~9_sumout\ & ((!\ULA1|Add2~13_sumout\ & ((\rtl~53_combout\))) # (\ULA1|Add2~13_sumout\ & (\rtl~52_combout\)))) # (\ULA1|Add2~9_sumout\ & (((\ULA1|Add2~13_sumout\)))) ) ) ) # ( \rtl~54_combout\ & ( !\rtl~46_combout\ & ( (!\ULA1|Add2~9_sumout\ & 
-- ((!\ULA1|Add2~13_sumout\ & ((\rtl~53_combout\))) # (\ULA1|Add2~13_sumout\ & (\rtl~52_combout\)))) # (\ULA1|Add2~9_sumout\ & (((!\ULA1|Add2~13_sumout\)))) ) ) ) # ( !\rtl~54_combout\ & ( !\rtl~46_combout\ & ( (!\ULA1|Add2~9_sumout\ & 
-- ((!\ULA1|Add2~13_sumout\ & ((\rtl~53_combout\))) # (\ULA1|Add2~13_sumout\ & (\rtl~52_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~52_combout\,
	datab => \ULA1|ALT_INV_Add2~9_sumout\,
	datac => \ALT_INV_rtl~53_combout\,
	datad => \ULA1|ALT_INV_Add2~13_sumout\,
	datae => \ALT_INV_rtl~54_combout\,
	dataf => \ALT_INV_rtl~46_combout\,
	combout => \ULA1|Mux25~0_combout\);

-- Location: LABCELL_X77_Y38_N15
\ULA1|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~3_combout\ = ( \ULA1|Add2~17_sumout\ & ( \mux_IN_ULA_4_2|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~17_sumout\,
	combout => \ULA1|Mux17~3_combout\);

-- Location: MLABCELL_X78_Y39_N9
\ULA1|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~93_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux8~0_combout\ ) + ( GND ) + ( \ULA1|Add2~90\ ))
-- \ULA1|Add2~94\ = CARRY(( !\mux_IN_ULA_4_2|Mux8~0_combout\ ) + ( GND ) + ( \ULA1|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux8~0_combout\,
	cin => \ULA1|Add2~90\,
	sumout => \ULA1|Add2~93_sumout\,
	cout => \ULA1|Add2~94\);

-- Location: MLABCELL_X78_Y39_N15
\ULA1|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~101_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux6~0_combout\ ) + ( GND ) + ( \ULA1|Add2~98\ ))
-- \ULA1|Add2~102\ = CARRY(( !\mux_IN_ULA_4_2|Mux6~0_combout\ ) + ( GND ) + ( \ULA1|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux6~0_combout\,
	cin => \ULA1|Add2~98\,
	sumout => \ULA1|Add2~101_sumout\,
	cout => \ULA1|Add2~102\);

-- Location: MLABCELL_X78_Y39_N6
\ULA1|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~89_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux9~0_combout\ ) + ( GND ) + ( \ULA1|Add2~62\ ))
-- \ULA1|Add2~90\ = CARRY(( !\mux_IN_ULA_4_2|Mux9~0_combout\ ) + ( GND ) + ( \ULA1|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux9~0_combout\,
	cin => \ULA1|Add2~62\,
	sumout => \ULA1|Add2~89_sumout\,
	cout => \ULA1|Add2~90\);

-- Location: MLABCELL_X78_Y39_N12
\ULA1|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~97_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux7~0_combout\ ) + ( GND ) + ( \ULA1|Add2~94\ ))
-- \ULA1|Add2~98\ = CARRY(( !\mux_IN_ULA_4_2|Mux7~0_combout\ ) + ( GND ) + ( \ULA1|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux7~0_combout\,
	cin => \ULA1|Add2~94\,
	sumout => \ULA1|Add2~97_sumout\,
	cout => \ULA1|Add2~98\);

-- Location: MLABCELL_X78_Y40_N36
\ULA1|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~113_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux19~0_combout\ ) + ( GND ) + ( \ULA1|Add2~110\ ))
-- \ULA1|Add2~114\ = CARRY(( !\mux_IN_ULA_4_2|Mux19~0_combout\ ) + ( GND ) + ( \ULA1|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux19~0_combout\,
	cin => \ULA1|Add2~110\,
	sumout => \ULA1|Add2~113_sumout\,
	cout => \ULA1|Add2~114\);

-- Location: MLABCELL_X78_Y40_N33
\ULA1|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~109_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux20~0_combout\ ) + ( GND ) + ( \ULA1|Add2~86\ ))
-- \ULA1|Add2~110\ = CARRY(( !\mux_IN_ULA_4_2|Mux20~0_combout\ ) + ( GND ) + ( \ULA1|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux20~0_combout\,
	cin => \ULA1|Add2~86\,
	sumout => \ULA1|Add2~109_sumout\,
	cout => \ULA1|Add2~110\);

-- Location: MLABCELL_X78_Y40_N42
\ULA1|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~121_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux17~0_combout\ ) + ( GND ) + ( \ULA1|Add2~118\ ))
-- \ULA1|Add2~122\ = CARRY(( !\mux_IN_ULA_4_2|Mux17~0_combout\ ) + ( GND ) + ( \ULA1|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux17~0_combout\,
	cin => \ULA1|Add2~118\,
	sumout => \ULA1|Add2~121_sumout\,
	cout => \ULA1|Add2~122\);

-- Location: MLABCELL_X78_Y40_N45
\ULA1|Add2~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~125_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux16~0_combout\ ) + ( GND ) + ( \ULA1|Add2~122\ ))
-- \ULA1|Add2~126\ = CARRY(( !\mux_IN_ULA_4_2|Mux16~0_combout\ ) + ( GND ) + ( \ULA1|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux16~0_combout\,
	cin => \ULA1|Add2~122\,
	sumout => \ULA1|Add2~125_sumout\,
	cout => \ULA1|Add2~126\);

-- Location: MLABCELL_X78_Y39_N0
\ULA1|Add2~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~129_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux11~0_combout\ ) + ( GND ) + ( \ULA1|Add2~58\ ))
-- \ULA1|Add2~130\ = CARRY(( !\mux_IN_ULA_4_2|Mux11~0_combout\ ) + ( GND ) + ( \ULA1|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux11~0_combout\,
	cin => \ULA1|Add2~58\,
	sumout => \ULA1|Add2~129_sumout\,
	cout => \ULA1|Add2~130\);

-- Location: MLABCELL_X78_Y40_N39
\ULA1|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~117_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux18~0_combout\ ) + ( GND ) + ( \ULA1|Add2~114\ ))
-- \ULA1|Add2~118\ = CARRY(( !\mux_IN_ULA_4_2|Mux18~0_combout\ ) + ( GND ) + ( \ULA1|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux18~0_combout\,
	cin => \ULA1|Add2~114\,
	sumout => \ULA1|Add2~117_sumout\,
	cout => \ULA1|Add2~118\);

-- Location: MLABCELL_X78_Y39_N42
\ULA1|ShiftRight0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~3_combout\ = ( !\ULA1|Add2~129_sumout\ & ( !\ULA1|Add2~117_sumout\ & ( (!\ULA1|Add2~113_sumout\ & (!\ULA1|Add2~109_sumout\ & (!\ULA1|Add2~121_sumout\ & !\ULA1|Add2~125_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~113_sumout\,
	datab => \ULA1|ALT_INV_Add2~109_sumout\,
	datac => \ULA1|ALT_INV_Add2~121_sumout\,
	datad => \ULA1|ALT_INV_Add2~125_sumout\,
	datae => \ULA1|ALT_INV_Add2~129_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \ULA1|ShiftRight0~3_combout\);

-- Location: MLABCELL_X78_Y39_N54
\ULA1|ShiftRight0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~4_combout\ = ( !\ULA1|Add2~105_sumout\ & ( \ULA1|ShiftRight0~3_combout\ & ( (!\ULA1|Add2~93_sumout\ & (!\ULA1|Add2~101_sumout\ & (!\ULA1|Add2~89_sumout\ & !\ULA1|Add2~97_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~93_sumout\,
	datab => \ULA1|ALT_INV_Add2~101_sumout\,
	datac => \ULA1|ALT_INV_Add2~89_sumout\,
	datad => \ULA1|ALT_INV_Add2~97_sumout\,
	datae => \ULA1|ALT_INV_Add2~105_sumout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~3_combout\,
	combout => \ULA1|ShiftRight0~4_combout\);

-- Location: LABCELL_X77_Y39_N24
\ULA1|Mux17~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~8_combout\ = ( \ULA1|ShiftRight0~4_combout\ & ( \ULA1|ShiftRight0~2_combout\ & ( (!\ULA1|Mux17~0_combout\ & (!\ULA1|Mux17~3_combout\ & ((!\ULA1|Mux17~1_combout\) # (!\ULA1|Add2~21_sumout\)))) ) ) ) # ( !\ULA1|ShiftRight0~4_combout\ & ( 
-- \ULA1|ShiftRight0~2_combout\ & ( (!\ULA1|Mux17~0_combout\ & (!\ULA1|Mux17~1_combout\ & !\ULA1|Mux17~3_combout\)) ) ) ) # ( \ULA1|ShiftRight0~4_combout\ & ( !\ULA1|ShiftRight0~2_combout\ & ( (!\ULA1|Mux17~0_combout\ & (!\ULA1|Mux17~1_combout\ & 
-- !\ULA1|Mux17~3_combout\)) ) ) ) # ( !\ULA1|ShiftRight0~4_combout\ & ( !\ULA1|ShiftRight0~2_combout\ & ( (!\ULA1|Mux17~0_combout\ & (!\ULA1|Mux17~1_combout\ & !\ULA1|Mux17~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux17~0_combout\,
	datab => \ULA1|ALT_INV_Mux17~1_combout\,
	datac => \ULA1|ALT_INV_Mux17~3_combout\,
	datad => \ULA1|ALT_INV_Add2~21_sumout\,
	datae => \ULA1|ALT_INV_ShiftRight0~4_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~2_combout\,
	combout => \ULA1|Mux17~8_combout\);

-- Location: LABCELL_X80_Y41_N18
\ULA1|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux25~1_combout\ = ( \ULA1|Mux25~0_combout\ & ( \ULA1|Mux17~8_combout\ & ( (\ULA1|Mux19~0_combout\ & (((\ULA1|Mux28~14_combout\ & !\ULA1|Mux17~7_combout\)) # (\ULA1|Mux27~2_combout\))) ) ) ) # ( !\ULA1|Mux25~0_combout\ & ( \ULA1|Mux17~8_combout\ & ( 
-- (\ULA1|Mux27~2_combout\ & \ULA1|Mux19~0_combout\) ) ) ) # ( \ULA1|Mux25~0_combout\ & ( !\ULA1|Mux17~8_combout\ & ( (\ULA1|Mux27~2_combout\ & \ULA1|Mux19~0_combout\) ) ) ) # ( !\ULA1|Mux25~0_combout\ & ( !\ULA1|Mux17~8_combout\ & ( (\ULA1|Mux27~2_combout\ 
-- & \ULA1|Mux19~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000011100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~14_combout\,
	datab => \ULA1|ALT_INV_Mux27~2_combout\,
	datac => \ULA1|ALT_INV_Mux19~0_combout\,
	datad => \ULA1|ALT_INV_Mux17~7_combout\,
	datae => \ULA1|ALT_INV_Mux25~0_combout\,
	dataf => \ULA1|ALT_INV_Mux17~8_combout\,
	combout => \ULA1|Mux25~1_combout\);

-- Location: MLABCELL_X72_Y38_N42
\rtl~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~172_combout\ = ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( (!\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux1~0_combout\) # (\ULA1|Add2~5_sumout\))) ) ) # ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & (!\ULA1|Add2~1_sumout\ & 
-- \mux_IN_ULA_4_1|Mux1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Add2~5_sumout\,
	datac => \ULA1|ALT_INV_Add2~1_sumout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	combout => \rtl~172_combout\);

-- Location: FF_X79_Y37_N1
\PIPE4|Temp[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(64),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(32));

-- Location: FF_X80_Y38_N53
\registradores|G2:31:regb|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(32),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(27));

-- Location: LABCELL_X80_Y38_N3
\PIPE2|Temp[101]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[101]~feeder_combout\ = ( \registradores|G2:31:regb|Temp\(27) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(27),
	combout => \PIPE2|Temp[101]~feeder_combout\);

-- Location: FF_X80_Y38_N8
\registradores|G2:0:regb|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(32),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(27));

-- Location: FF_X80_Y38_N5
\PIPE2|Temp[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[101]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(27),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(101));

-- Location: LABCELL_X80_Y38_N36
\mux_IN_ULA_4_1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux4~0_combout\ = ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE4|Temp\(32) & ( (!\PIPEAUX|Temp\(3) & (((\PIPEAUX|Temp[2]~DUPLICATE_q\)) # (\PIPE2|Temp\(101)))) # (\PIPEAUX|Temp\(3) & (((\PIPE3|Temp\(64) & !\PIPEAUX|Temp[2]~DUPLICATE_q\)))) 
-- ) ) ) # ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE4|Temp\(32) & ( \PIPE2|Temp\(101) ) ) ) # ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( !\PIPE4|Temp\(32) & ( (!\PIPEAUX|Temp[2]~DUPLICATE_q\ & ((!\PIPEAUX|Temp\(3) & (\PIPE2|Temp\(101))) # (\PIPEAUX|Temp\(3) 
-- & ((\PIPE3|Temp\(64)))))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( !\PIPE4|Temp\(32) & ( \PIPE2|Temp\(101) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010001110000000001010101010101010100011111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(101),
	datab => \PIPEAUX|ALT_INV_Temp\(3),
	datac => \PIPE3|ALT_INV_Temp\(64),
	datad => \PIPEAUX|ALT_INV_Temp[2]~DUPLICATE_q\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	dataf => \PIPE4|ALT_INV_Temp\(32),
	combout => \mux_IN_ULA_4_1|Mux4~0_combout\);

-- Location: MLABCELL_X72_Y38_N6
\rtl~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~47_combout\ = ( \mux_IN_ULA_4_1|Mux2~0_combout\ & ( \mux_IN_ULA_4_1|Mux4~0_combout\ & ( ((!\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\)) # (\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux3~0_combout\)))) # (\ULA1|Add2~5_sumout\) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux2~0_combout\ & ( \mux_IN_ULA_4_1|Mux4~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & ((!\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\)) # (\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux3~0_combout\))))) # (\ULA1|Add2~5_sumout\ & 
-- (((!\ULA1|Add2~1_sumout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux2~0_combout\ & ( !\mux_IN_ULA_4_1|Mux4~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & ((!\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\)) # (\ULA1|Add2~1_sumout\ & 
-- ((\mux_IN_ULA_4_1|Mux3~0_combout\))))) # (\ULA1|Add2~5_sumout\ & (((\ULA1|Add2~1_sumout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux2~0_combout\ & ( !\mux_IN_ULA_4_1|Mux4~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & ((!\ULA1|Add2~1_sumout\ & 
-- (\mux_IN_ULA_4_1|Mux5~0_combout\)) # (\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux3~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~5_sumout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datac => \ULA1|ALT_INV_Add2~1_sumout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	combout => \rtl~47_combout\);

-- Location: MLABCELL_X72_Y38_N12
\rtl~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~48_combout\ = ( \mux_IN_ULA_4_1|Mux8~0_combout\ & ( \mux_IN_ULA_4_1|Mux9~0_combout\ & ( (!\ULA1|Add2~1_sumout\) # ((!\ULA1|Add2~5_sumout\ & (\mux_IN_ULA_4_1|Mux7~0_combout\)) # (\ULA1|Add2~5_sumout\ & ((\mux_IN_ULA_4_1|Mux6~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux8~0_combout\ & ( \mux_IN_ULA_4_1|Mux9~0_combout\ & ( (!\ULA1|Add2~1_sumout\ & (((!\ULA1|Add2~5_sumout\)))) # (\ULA1|Add2~1_sumout\ & ((!\ULA1|Add2~5_sumout\ & (\mux_IN_ULA_4_1|Mux7~0_combout\)) # (\ULA1|Add2~5_sumout\ & 
-- ((\mux_IN_ULA_4_1|Mux6~0_combout\))))) ) ) ) # ( \mux_IN_ULA_4_1|Mux8~0_combout\ & ( !\mux_IN_ULA_4_1|Mux9~0_combout\ & ( (!\ULA1|Add2~1_sumout\ & (((\ULA1|Add2~5_sumout\)))) # (\ULA1|Add2~1_sumout\ & ((!\ULA1|Add2~5_sumout\ & 
-- (\mux_IN_ULA_4_1|Mux7~0_combout\)) # (\ULA1|Add2~5_sumout\ & ((\mux_IN_ULA_4_1|Mux6~0_combout\))))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux8~0_combout\ & ( !\mux_IN_ULA_4_1|Mux9~0_combout\ & ( (\ULA1|Add2~1_sumout\ & ((!\ULA1|Add2~5_sumout\ & 
-- (\mux_IN_ULA_4_1|Mux7~0_combout\)) # (\ULA1|Add2~5_sumout\ & ((\mux_IN_ULA_4_1|Mux6~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~1_sumout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datac => \ULA1|ALT_INV_Add2~5_sumout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	combout => \rtl~48_combout\);

-- Location: MLABCELL_X72_Y38_N33
\rtl~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~177_combout\ = ( \rtl~48_combout\ & ( (!\ULA1|Add2~9_sumout\ & (((!\ULA1|Add2~13_sumout\) # (\rtl~47_combout\)))) # (\ULA1|Add2~9_sumout\ & (\rtl~172_combout\ & ((!\ULA1|Add2~13_sumout\)))) ) ) # ( !\rtl~48_combout\ & ( (!\ULA1|Add2~9_sumout\ & 
-- (((\rtl~47_combout\ & \ULA1|Add2~13_sumout\)))) # (\ULA1|Add2~9_sumout\ & (\rtl~172_combout\ & ((!\ULA1|Add2~13_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010000101010111011000010101011101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~9_sumout\,
	datab => \ALT_INV_rtl~172_combout\,
	datac => \ALT_INV_rtl~47_combout\,
	datad => \ULA1|ALT_INV_Add2~13_sumout\,
	dataf => \ALT_INV_rtl~48_combout\,
	combout => \rtl~177_combout\);

-- Location: LABCELL_X71_Y40_N24
\rtl~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~94_combout\ = ( \mux_IN_ULA_4_1|Mux27~0_combout\ & ( \mux_IN_ULA_4_1|Mux28~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux25~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux27~0_combout\ & ( \mux_IN_ULA_4_1|Mux28~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux25~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux27~0_combout\ & ( !\mux_IN_ULA_4_1|Mux28~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux25~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux27~0_combout\ & ( !\mux_IN_ULA_4_1|Mux28~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux25~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	combout => \rtl~94_combout\);

-- Location: LABCELL_X71_Y40_N18
\rtl~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~171_combout\ = ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux30~0_combout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux31~0_combout\) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( (\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux31~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~171_combout\);

-- Location: LABCELL_X71_Y40_N54
\rtl~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~178_combout\ = ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( \rtl~171_combout\ & ( !\mux_IN_ULA_4_2|Mux28~1_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( \rtl~171_combout\ & ( (\rtl~94_combout\ & !\mux_IN_ULA_4_2|Mux28~1_combout\) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( !\rtl~171_combout\ & ( (\rtl~94_combout\ & !\mux_IN_ULA_4_2|Mux28~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000000000000001000100010001001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~94_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	dataf => \ALT_INV_rtl~171_combout\,
	combout => \rtl~178_combout\);

-- Location: LABCELL_X75_Y37_N24
\ULA1|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~1_combout\ = ( \ULA1|Mux28~14_combout\ & ( \ULA1|Mux19~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux19~0_combout\,
	dataf => \ULA1|ALT_INV_Mux28~14_combout\,
	combout => \ULA1|Mux19~1_combout\);

-- Location: LABCELL_X80_Y42_N6
\rtl~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~57_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux6~0_combout\ & ( (\mux_IN_ULA_4_1|Mux8~0_combout\) # (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux6~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux9~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux7~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux6~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux8~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux6~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux9~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux7~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000010100000101000010001101110110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	combout => \rtl~57_combout\);

-- Location: LABCELL_X80_Y38_N45
\ULA1|ShiftRight2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight2~1_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux1~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \ULA1|ShiftRight2~1_combout\);

-- Location: LABCELL_X80_Y38_N12
\rtl~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~56_combout\ = ( \mux_IN_ULA_4_1|Mux4~0_combout\ & ( \mux_IN_ULA_4_1|Mux2~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux3~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux4~0_combout\ & ( \mux_IN_ULA_4_1|Mux2~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\ & (!\mux_IN_ULA_4_2|Mux31~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_1|Mux3~0_combout\) # (\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux4~0_combout\ & ( !\mux_IN_ULA_4_1|Mux2~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux5~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux3~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux4~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux2~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux3~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	combout => \rtl~56_combout\);

-- Location: LABCELL_X74_Y42_N6
\rtl~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~93_combout\ = ( \ULA1|ShiftRight2~1_combout\ & ( \rtl~56_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (((\mux_IN_ULA_4_2|Mux28~1_combout\)) # (\rtl~57_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (((!\mux_IN_ULA_4_2|Mux28~1_combout\) # 
-- (\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # ( !\ULA1|ShiftRight2~1_combout\ & ( \rtl~56_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~57_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\)))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux28~1_combout\) # (\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # ( \ULA1|ShiftRight2~1_combout\ & ( !\rtl~56_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (((\mux_IN_ULA_4_2|Mux28~1_combout\)) # (\rtl~57_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux29~1_combout\ & (((\mux_IN_ULA_4_1|Mux0~0_combout\ & \mux_IN_ULA_4_2|Mux28~1_combout\)))) ) ) ) # ( !\ULA1|ShiftRight2~1_combout\ & ( !\rtl~56_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~57_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux28~1_combout\)))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (((\mux_IN_ULA_4_1|Mux0~0_combout\ & \mux_IN_ULA_4_2|Mux28~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datab => \ALT_INV_rtl~57_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datae => \ULA1|ALT_INV_ShiftRight2~1_combout\,
	dataf => \ALT_INV_rtl~56_combout\,
	combout => \rtl~93_combout\);

-- Location: LABCELL_X75_Y42_N12
\rtl~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~59_combout\ = ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( \mux_IN_ULA_4_1|Mux20~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux21~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux19~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( \mux_IN_ULA_4_1|Mux20~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux21~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux19~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( !\mux_IN_ULA_4_1|Mux20~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((\mux_IN_ULA_4_1|Mux21~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux19~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux20~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux21~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux19~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	combout => \rtl~59_combout\);

-- Location: LABCELL_X80_Y42_N24
\rtl~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~55_combout\ = ( \mux_IN_ULA_4_1|Mux13~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\) # ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux11~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux10~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux13~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux11~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux10~0_combout\))))) ) ) ) # ( \mux_IN_ULA_4_1|Mux13~0_combout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux11~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux10~0_combout\))))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux13~0_combout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux11~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux10~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	combout => \rtl~55_combout\);

-- Location: LABCELL_X80_Y42_N33
\rtl~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~60_combout\ = ( \mux_IN_ULA_4_1|Mux23~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux25~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux22~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux23~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # 
-- (\mux_IN_ULA_4_1|Mux25~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_1|Mux22~0_combout\ & \mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux23~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux25~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux22~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux23~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux25~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((\mux_IN_ULA_4_1|Mux22~0_combout\ & \mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	combout => \rtl~60_combout\);

-- Location: LABCELL_X80_Y41_N57
\rtl~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~61_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux14~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~3_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~61_combout\);

-- Location: LABCELL_X74_Y42_N12
\ULA1|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux25~2_combout\ = ( \rtl~60_combout\ & ( \rtl~61_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\) # ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~59_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~55_combout\)))) ) ) ) # ( !\rtl~60_combout\ & 
-- ( \rtl~61_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (((\mux_IN_ULA_4_2|Mux28~1_combout\)))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~59_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- ((\rtl~55_combout\))))) ) ) ) # ( \rtl~60_combout\ & ( !\rtl~61_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (((!\mux_IN_ULA_4_2|Mux28~1_combout\)))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~59_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~55_combout\))))) ) ) ) # ( !\rtl~60_combout\ & ( !\rtl~61_combout\ & ( (\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~59_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- ((\rtl~55_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datab => \ALT_INV_rtl~59_combout\,
	datac => \ALT_INV_rtl~55_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datae => \ALT_INV_rtl~60_combout\,
	dataf => \ALT_INV_rtl~61_combout\,
	combout => \ULA1|Mux25~2_combout\);

-- Location: LABCELL_X77_Y37_N48
\ULA1|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~3_combout\ = ( !\ULA1|Mux28~14_combout\ & ( \ULA1|Mux19~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ULA1|ALT_INV_Mux28~14_combout\,
	dataf => \ULA1|ALT_INV_Mux19~0_combout\,
	combout => \ULA1|Mux19~3_combout\);

-- Location: LABCELL_X79_Y37_N51
\ULA1|ShiftLeft0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftLeft0~0_combout\ = ( !\mux_IN_ULA_4_2|Mux2~0_combout\ & ( !\mux_IN_ULA_4_2|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\,
	combout => \ULA1|ShiftLeft0~0_combout\);

-- Location: LABCELL_X80_Y39_N9
\ULA1|ShiftLeft0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftLeft0~4_combout\ = ( !\mux_IN_ULA_4_2|Mux19~0_combout\ & ( !\mux_IN_ULA_4_2|Mux20~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux16~0_combout\ & (!\mux_IN_ULA_4_2|Mux18~0_combout\ & (!\mux_IN_ULA_4_2|Mux15~0_combout\ & !\mux_IN_ULA_4_2|Mux17~0_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux16~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux18~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux15~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux17~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux19~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux20~0_combout\,
	combout => \ULA1|ShiftLeft0~4_combout\);

-- Location: LABCELL_X79_Y39_N42
\ULA1|ShiftLeft0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftLeft0~2_combout\ = ( !\mux_IN_ULA_4_2|Mux11~0_combout\ & ( !\mux_IN_ULA_4_2|Mux13~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux10~0_combout\ & (!\mux_IN_ULA_4_2|Mux9~0_combout\ & (!\mux_IN_ULA_4_2|Mux14~0_combout\ & !\mux_IN_ULA_4_2|Mux12~0_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux10~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux9~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux14~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux12~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux11~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux13~0_combout\,
	combout => \ULA1|ShiftLeft0~2_combout\);

-- Location: LABCELL_X80_Y39_N12
\ULA1|ShiftLeft0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftLeft0~1_combout\ = ( !\mux_IN_ULA_4_2|Mux6~0_combout\ & ( !\mux_IN_ULA_4_2|Mux4~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux5~0_combout\ & (!\mux_IN_ULA_4_2|Mux7~0_combout\ & (!\mux_IN_ULA_4_2|Mux8~0_combout\ & !\mux_IN_ULA_4_2|Mux3~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux5~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux7~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux8~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux3~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux6~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux4~0_combout\,
	combout => \ULA1|ShiftLeft0~1_combout\);

-- Location: LABCELL_X80_Y39_N18
\ULA1|Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~5_combout\ = ( \ULA1|ShiftLeft0~2_combout\ & ( \ULA1|ShiftLeft0~1_combout\ & ( (\ULA1|Mux19~3_combout\ & (\ULA1|ShiftLeft0~3_combout\ & (\ULA1|ShiftLeft0~0_combout\ & \ULA1|ShiftLeft0~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux19~3_combout\,
	datab => \ULA1|ALT_INV_ShiftLeft0~3_combout\,
	datac => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	datad => \ULA1|ALT_INV_ShiftLeft0~4_combout\,
	datae => \ULA1|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \ULA1|ALT_INV_ShiftLeft0~1_combout\,
	combout => \ULA1|Mux17~5_combout\);

-- Location: LABCELL_X73_Y42_N27
\ULA1|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~4_combout\ = ( \ULA1|Mux28~1_combout\ & ( !\operaULA|Mux3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ULA1|ALT_INV_Mux28~1_combout\,
	dataf => \operaULA|ALT_INV_Mux3~0_combout\,
	combout => \ULA1|Mux19~4_combout\);

-- Location: LABCELL_X77_Y42_N9
\ULA1|Mux17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~6_combout\ = ( \operaULA|Mux5~0_combout\ & ( (!\operaULA|Mux2~0_combout\) # (!\ULA1|Mux28~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \operaULA|ALT_INV_Mux2~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~0_combout\,
	dataf => \operaULA|ALT_INV_Mux5~0_combout\,
	combout => \ULA1|Mux17~6_combout\);

-- Location: MLABCELL_X72_Y40_N9
\ULA1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~9_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux29~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux29~1_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~6\ ))
-- \ULA1|Add0~10\ = CARRY(( \mux_IN_ULA_4_1|Mux29~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux29~1_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100101001011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	dataf => \operaULA|ALT_INV_Mux1~0_combout\,
	cin => \ULA1|Add0~6\,
	sumout => \ULA1|Add0~9_sumout\,
	cout => \ULA1|Add0~10\);

-- Location: MLABCELL_X72_Y40_N12
\ULA1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~13_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux28~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux28~1_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~10\ ))
-- \ULA1|Add0~14\ = CARRY(( \mux_IN_ULA_4_1|Mux28~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux28~1_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100101001011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	dataf => \operaULA|ALT_INV_Mux1~0_combout\,
	cin => \ULA1|Add0~10\,
	sumout => \ULA1|Add0~13_sumout\,
	cout => \ULA1|Add0~14\);

-- Location: MLABCELL_X72_Y40_N15
\ULA1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~17_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux27~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux27~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~14\ ))
-- \ULA1|Add0~18\ = CARRY(( \mux_IN_ULA_4_1|Mux27~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux27~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100101001011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	dataf => \operaULA|ALT_INV_Mux1~0_combout\,
	cin => \ULA1|Add0~14\,
	sumout => \ULA1|Add0~17_sumout\,
	cout => \ULA1|Add0~18\);

-- Location: MLABCELL_X72_Y40_N18
\ULA1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~21_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux26~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux26~1_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~18\ ))
-- \ULA1|Add0~22\ = CARRY(( \mux_IN_ULA_4_1|Mux26~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux26~1_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100101001011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux26~1_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	dataf => \operaULA|ALT_INV_Mux1~0_combout\,
	cin => \ULA1|Add0~18\,
	sumout => \ULA1|Add0~21_sumout\,
	cout => \ULA1|Add0~22\);

-- Location: MLABCELL_X72_Y40_N21
\ULA1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~25_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux25~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux25~1_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~22\ ))
-- \ULA1|Add0~26\ = CARRY(( \mux_IN_ULA_4_1|Mux25~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux25~1_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100101001011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux25~1_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	dataf => \operaULA|ALT_INV_Mux1~0_combout\,
	cin => \ULA1|Add0~22\,
	sumout => \ULA1|Add0~25_sumout\,
	cout => \ULA1|Add0~26\);

-- Location: LABCELL_X73_Y42_N45
\ULA1|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux25~3_combout\ = ( \mux_IN_ULA_4_2|Mux25~1_combout\ & ( \ULA1|Add0~25_sumout\ & ( (!\ULA1|Mux28~15_combout\) # ((\mux_IN_ULA_4_1|Mux25~0_combout\ & ((\ULA1|Mux17~6_combout\) # (\ULA1|Mux19~4_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux25~1_combout\ 
-- & ( \ULA1|Add0~25_sumout\ & ( (!\ULA1|Mux28~15_combout\) # ((\ULA1|Mux17~6_combout\ & \mux_IN_ULA_4_1|Mux25~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_2|Mux25~1_combout\ & ( !\ULA1|Add0~25_sumout\ & ( (\ULA1|Mux28~15_combout\ & (\mux_IN_ULA_4_1|Mux25~0_combout\ 
-- & ((\ULA1|Mux17~6_combout\) # (\ULA1|Mux19~4_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux25~1_combout\ & ( !\ULA1|Add0~25_sumout\ & ( (\ULA1|Mux28~15_combout\ & (\ULA1|Mux17~6_combout\ & \mux_IN_ULA_4_1|Mux25~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000001001111001100110011111100110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux19~4_combout\,
	datab => \ULA1|ALT_INV_Mux28~15_combout\,
	datac => \ULA1|ALT_INV_Mux17~6_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux25~1_combout\,
	dataf => \ULA1|ALT_INV_Add0~25_sumout\,
	combout => \ULA1|Mux25~3_combout\);

-- Location: LABCELL_X74_Y42_N45
\ULA1|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux25~4_combout\ = ( \mux_IN_ULA_4_2|Mux27~0_combout\ & ( !\ULA1|Mux25~3_combout\ & ( (!\rtl~93_combout\) # (!\ULA1|Mux17~5_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux27~0_combout\ & ( !\ULA1|Mux25~3_combout\ & ( (!\ULA1|Mux25~2_combout\) # 
-- (!\ULA1|Mux17~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rtl~93_combout\,
	datac => \ULA1|ALT_INV_Mux25~2_combout\,
	datad => \ULA1|ALT_INV_Mux17~5_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	dataf => \ULA1|ALT_INV_Mux25~3_combout\,
	combout => \ULA1|Mux25~4_combout\);

-- Location: LABCELL_X74_Y41_N30
\ULA1|Mux25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux25~5_combout\ = ( \ULA1|Mux25~4_combout\ & ( \ULA1|Mux17~7_combout\ & ( (!\ULA1|Mux19~1_combout\) # ((!\ULA1|Mux17~8_combout\ & (!\rtl~177_combout\)) # (\ULA1|Mux17~8_combout\ & ((!\rtl~178_combout\)))) ) ) ) # ( \ULA1|Mux25~4_combout\ & ( 
-- !\ULA1|Mux17~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111110101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~177_combout\,
	datab => \ALT_INV_rtl~178_combout\,
	datac => \ULA1|ALT_INV_Mux17~8_combout\,
	datad => \ULA1|ALT_INV_Mux19~1_combout\,
	datae => \ULA1|ALT_INV_Mux25~4_combout\,
	dataf => \ULA1|ALT_INV_Mux17~7_combout\,
	combout => \ULA1|Mux25~5_combout\);

-- Location: LABCELL_X74_Y41_N15
\ULA1|Mux25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux25~6_combout\ = ( \ULA1|Mux25~5_combout\ & ( \ULA1|Mux25~1_combout\ ) ) # ( !\ULA1|Mux25~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ULA1|ALT_INV_Mux25~1_combout\,
	dataf => \ULA1|ALT_INV_Mux25~5_combout\,
	combout => \ULA1|Mux25~6_combout\);

-- Location: FF_X74_Y41_N16
\PIPE3|Temp[43]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux25~6_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp[43]~DUPLICATE_q\);

-- Location: FF_X81_Y40_N58
\PIPE4|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp[43]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(11));

-- Location: LABCELL_X70_Y40_N6
\registradores|G2:28:regb|Temp[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:28:regb|Temp[6]~feeder_combout\ = ( \PIPE4|Temp\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(11),
	combout => \registradores|G2:28:regb|Temp[6]~feeder_combout\);

-- Location: FF_X70_Y40_N7
\registradores|G2:28:regb|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:28:regb|Temp[6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(6));

-- Location: FF_X70_Y40_N50
\registradores|G2:29:regb|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(11),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(6));

-- Location: FF_X84_Y38_N1
\registradores|G2:30:regb|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(11),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(6));

-- Location: LABCELL_X70_Y40_N48
\registradores|outData2|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux25~0_combout\ = ( \registradores|G2:29:regb|Temp\(6) & ( \registradores|G2:30:regb|Temp\(6) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))) # (\registradores|G2:28:regb|Temp\(6)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (((!\PIPE1|Temp\(17)) # (\registradores|G2:31:regb|Temp\(6))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(6) & ( \registradores|G2:30:regb|Temp\(6) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))) # (\registradores|G2:28:regb|Temp\(6)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17) & \registradores|G2:31:regb|Temp\(6))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(6) & ( !\registradores|G2:30:regb|Temp\(6) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:28:regb|Temp\(6) & 
-- (!\PIPE1|Temp\(17)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17)) # (\registradores|G2:31:regb|Temp\(6))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(6) & ( !\registradores|G2:30:regb|Temp\(6) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:28:regb|Temp\(6) & (!\PIPE1|Temp\(17)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17) & \registradores|G2:31:regb|Temp\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:28:regb|ALT_INV_Temp\(6),
	datab => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \registradores|G2:31:regb|ALT_INV_Temp\(6),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(6),
	dataf => \registradores|G2:30:regb|ALT_INV_Temp\(6),
	combout => \registradores|outData2|Mux25~0_combout\);

-- Location: FF_X85_Y40_N50
\registradores|G2:2:regb|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(11),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(6));

-- Location: FF_X85_Y40_N8
\registradores|G2:3:regb|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(11),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(6));

-- Location: LABCELL_X88_Y40_N39
\registradores|G2:1:regb|Temp[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[6]~feeder_combout\ = ( \PIPE4|Temp\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(11),
	combout => \registradores|G2:1:regb|Temp[6]~feeder_combout\);

-- Location: FF_X88_Y40_N40
\registradores|G2:1:regb|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(6));

-- Location: LABCELL_X85_Y40_N6
\registradores|outData2|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux25~1_combout\ = ( \registradores|G2:3:regb|Temp\(6) & ( \registradores|G2:1:regb|Temp\(6) & ( ((!\PIPE1|Temp\(17) & ((\registradores|G2:0:regb|Temp\(6)))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(6)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:3:regb|Temp\(6) & ( \registradores|G2:1:regb|Temp\(6) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & ((\registradores|G2:0:regb|Temp\(6)))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:2:regb|Temp\(6))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:3:regb|Temp\(6) & ( !\registradores|G2:1:regb|Temp\(6) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & 
-- ((\registradores|G2:0:regb|Temp\(6)))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(6))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(6) & ( !\registradores|G2:1:regb|Temp\(6) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & ((\registradores|G2:0:regb|Temp\(6)))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:2:regb|ALT_INV_Temp\(6),
	datab => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \registradores|G2:0:regb|ALT_INV_Temp\(6),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(6),
	dataf => \registradores|G2:1:regb|ALT_INV_Temp\(6),
	combout => \registradores|outData2|Mux25~1_combout\);

-- Location: LABCELL_X74_Y41_N12
\registradores|outData2|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux25~2_combout\ = ( \registradores|outData2|Mux25~1_combout\ & ( (!\PIPE1|Temp\(0)) # (\registradores|outData2|Mux25~0_combout\) ) ) # ( !\registradores|outData2|Mux25~1_combout\ & ( (\PIPE1|Temp\(0) & 
-- \registradores|outData2|Mux25~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(0),
	datac => \registradores|outData2|ALT_INV_Mux25~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux25~1_combout\,
	combout => \registradores|outData2|Mux25~2_combout\);

-- Location: FF_X74_Y41_N13
\PIPE2|Temp[48]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux25~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp[48]~DUPLICATE_q\);

-- Location: FF_X74_Y41_N38
\PIPE2|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(6),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(16));

-- Location: FF_X74_Y41_N14
\PIPE2|Temp[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux25~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(48));

-- Location: FF_X74_Y41_N17
\PIPE3|Temp[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux25~6_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(43));

-- Location: LABCELL_X74_Y41_N39
\mux_IN_ULA_4_2|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux25~0_combout\ = ( \PIPEAUX|Temp\(1) & ( \PIPE4|Temp[11]~DUPLICATE_q\ & ( (!\PIPEAUX|Temp[0]~DUPLICATE_q\ & ((\PIPE3|Temp\(43)))) # (\PIPEAUX|Temp[0]~DUPLICATE_q\ & (\PIPE2|Temp\(16))) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( 
-- \PIPE4|Temp[11]~DUPLICATE_q\ & ( (\PIPEAUX|Temp[0]~DUPLICATE_q\) # (\PIPE2|Temp\(48)) ) ) ) # ( \PIPEAUX|Temp\(1) & ( !\PIPE4|Temp[11]~DUPLICATE_q\ & ( (!\PIPEAUX|Temp[0]~DUPLICATE_q\ & ((\PIPE3|Temp\(43)))) # (\PIPEAUX|Temp[0]~DUPLICATE_q\ & 
-- (\PIPE2|Temp\(16))) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( !\PIPE4|Temp[11]~DUPLICATE_q\ & ( (\PIPE2|Temp\(48) & !\PIPEAUX|Temp[0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(16),
	datab => \PIPE2|ALT_INV_Temp\(48),
	datac => \PIPE3|ALT_INV_Temp\(43),
	datad => \PIPEAUX|ALT_INV_Temp[0]~DUPLICATE_q\,
	datae => \PIPEAUX|ALT_INV_Temp\(1),
	dataf => \PIPE4|ALT_INV_Temp[11]~DUPLICATE_q\,
	combout => \mux_IN_ULA_4_2|Mux25~0_combout\);

-- Location: LABCELL_X79_Y40_N0
\mux_IN_ULA_4_2|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux25~1_combout\ = ( !\mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( (((\mux_IN_ULA_4_2|Mux25~0_combout\))) ) ) # ( \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( (!\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2) & 
-- ((!\PIPE2|Temp[14]~DUPLICATE_q\ & (((\PIPE2|Temp[48]~DUPLICATE_q\)))) # (\PIPE2|Temp[14]~DUPLICATE_q\ & ((!\PIPE2|Temp\(10) & ((\PIPE2|Temp[16]~DUPLICATE_q\))) # (\PIPE2|Temp\(10) & (\PIPE2|Temp[48]~DUPLICATE_q\)))))) # (\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2) 
-- & ((((\PIPE2|Temp[48]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000001101111100001111000011110010000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEOPCODE_EXTEND_ESTAGE|ALT_INV_Temp\(2),
	datab => \PIPE2|ALT_INV_Temp[14]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(10),
	datad => \PIPE2|ALT_INV_Temp[48]~DUPLICATE_q\,
	datae => \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|ALT_INV_X~0_combout\,
	dataf => \PIPE2|ALT_INV_Temp[16]~DUPLICATE_q\,
	datag => \mux_IN_ULA_4_2|ALT_INV_Mux25~0_combout\,
	combout => \mux_IN_ULA_4_2|Mux25~1_combout\);

-- Location: MLABCELL_X78_Y40_N18
\ULA1|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~69_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux25~1_combout\ ) + ( GND ) + ( \ULA1|Add2~66\ ))
-- \ULA1|Add2~70\ = CARRY(( !\mux_IN_ULA_4_2|Mux25~1_combout\ ) + ( GND ) + ( \ULA1|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux25~1_combout\,
	cin => \ULA1|Add2~66\,
	sumout => \ULA1|Add2~69_sumout\,
	cout => \ULA1|Add2~70\);

-- Location: MLABCELL_X78_Y40_N21
\ULA1|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~73_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux24~0_combout\ ) + ( GND ) + ( \ULA1|Add2~70\ ))
-- \ULA1|Add2~74\ = CARRY(( !\mux_IN_ULA_4_2|Mux24~0_combout\ ) + ( GND ) + ( \ULA1|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux24~0_combout\,
	cin => \ULA1|Add2~70\,
	sumout => \ULA1|Add2~73_sumout\,
	cout => \ULA1|Add2~74\);

-- Location: MLABCELL_X78_Y40_N24
\ULA1|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~77_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux23~0_combout\ ) + ( GND ) + ( \ULA1|Add2~74\ ))
-- \ULA1|Add2~78\ = CARRY(( !\mux_IN_ULA_4_2|Mux23~0_combout\ ) + ( GND ) + ( \ULA1|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux23~0_combout\,
	cin => \ULA1|Add2~74\,
	sumout => \ULA1|Add2~77_sumout\,
	cout => \ULA1|Add2~78\);

-- Location: MLABCELL_X78_Y40_N27
\ULA1|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~81_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux22~0_combout\ ) + ( GND ) + ( \ULA1|Add2~78\ ))
-- \ULA1|Add2~82\ = CARRY(( !\mux_IN_ULA_4_2|Mux22~0_combout\ ) + ( GND ) + ( \ULA1|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux22~0_combout\,
	cin => \ULA1|Add2~78\,
	sumout => \ULA1|Add2~81_sumout\,
	cout => \ULA1|Add2~82\);

-- Location: MLABCELL_X78_Y40_N30
\ULA1|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~85_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux21~0_combout\ ) + ( GND ) + ( \ULA1|Add2~82\ ))
-- \ULA1|Add2~86\ = CARRY(( !\mux_IN_ULA_4_2|Mux21~0_combout\ ) + ( GND ) + ( \ULA1|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux21~0_combout\,
	cin => \ULA1|Add2~82\,
	sumout => \ULA1|Add2~85_sumout\,
	cout => \ULA1|Add2~86\);

-- Location: MLABCELL_X78_Y40_N48
\ULA1|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~45_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux15~0_combout\ ) + ( GND ) + ( \ULA1|Add2~126\ ))
-- \ULA1|Add2~46\ = CARRY(( !\mux_IN_ULA_4_2|Mux15~0_combout\ ) + ( GND ) + ( \ULA1|Add2~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux15~0_combout\,
	cin => \ULA1|Add2~126\,
	sumout => \ULA1|Add2~45_sumout\,
	cout => \ULA1|Add2~46\);

-- Location: MLABCELL_X78_Y40_N51
\ULA1|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~49_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux14~0_combout\ ) + ( GND ) + ( \ULA1|Add2~46\ ))
-- \ULA1|Add2~50\ = CARRY(( !\mux_IN_ULA_4_2|Mux14~0_combout\ ) + ( GND ) + ( \ULA1|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux14~0_combout\,
	cin => \ULA1|Add2~46\,
	sumout => \ULA1|Add2~49_sumout\,
	cout => \ULA1|Add2~50\);

-- Location: MLABCELL_X78_Y40_N54
\ULA1|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~53_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux13~0_combout\ ) + ( GND ) + ( \ULA1|Add2~50\ ))
-- \ULA1|Add2~54\ = CARRY(( !\mux_IN_ULA_4_2|Mux13~0_combout\ ) + ( GND ) + ( \ULA1|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux13~0_combout\,
	cin => \ULA1|Add2~50\,
	sumout => \ULA1|Add2~53_sumout\,
	cout => \ULA1|Add2~54\);

-- Location: MLABCELL_X78_Y40_N57
\ULA1|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~57_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux12~0_combout\ ) + ( GND ) + ( \ULA1|Add2~54\ ))
-- \ULA1|Add2~58\ = CARRY(( !\mux_IN_ULA_4_2|Mux12~0_combout\ ) + ( GND ) + ( \ULA1|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux12~0_combout\,
	cin => \ULA1|Add2~54\,
	sumout => \ULA1|Add2~57_sumout\,
	cout => \ULA1|Add2~58\);

-- Location: MLABCELL_X78_Y39_N3
\ULA1|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~61_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux10~0_combout\ ) + ( GND ) + ( \ULA1|Add2~130\ ))
-- \ULA1|Add2~62\ = CARRY(( !\mux_IN_ULA_4_2|Mux10~0_combout\ ) + ( GND ) + ( \ULA1|Add2~130\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux10~0_combout\,
	cin => \ULA1|Add2~130\,
	sumout => \ULA1|Add2~61_sumout\,
	cout => \ULA1|Add2~62\);

-- Location: MLABCELL_X78_Y39_N18
\ULA1|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~25_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux5~0_combout\ ) + ( GND ) + ( \ULA1|Add2~102\ ))
-- \ULA1|Add2~26\ = CARRY(( !\mux_IN_ULA_4_2|Mux5~0_combout\ ) + ( GND ) + ( \ULA1|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux5~0_combout\,
	cin => \ULA1|Add2~102\,
	sumout => \ULA1|Add2~25_sumout\,
	cout => \ULA1|Add2~26\);

-- Location: MLABCELL_X78_Y39_N21
\ULA1|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~29_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux4~0_combout\ ) + ( GND ) + ( \ULA1|Add2~26\ ))
-- \ULA1|Add2~30\ = CARRY(( !\mux_IN_ULA_4_2|Mux4~0_combout\ ) + ( GND ) + ( \ULA1|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux4~0_combout\,
	cin => \ULA1|Add2~26\,
	sumout => \ULA1|Add2~29_sumout\,
	cout => \ULA1|Add2~30\);

-- Location: MLABCELL_X78_Y39_N24
\ULA1|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~33_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux3~0_combout\ ) + ( GND ) + ( \ULA1|Add2~30\ ))
-- \ULA1|Add2~34\ = CARRY(( !\mux_IN_ULA_4_2|Mux3~0_combout\ ) + ( GND ) + ( \ULA1|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux3~0_combout\,
	cin => \ULA1|Add2~30\,
	sumout => \ULA1|Add2~33_sumout\,
	cout => \ULA1|Add2~34\);

-- Location: MLABCELL_X78_Y39_N27
\ULA1|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~37_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux2~0_combout\ ) + ( GND ) + ( \ULA1|Add2~34\ ))
-- \ULA1|Add2~38\ = CARRY(( !\mux_IN_ULA_4_2|Mux2~0_combout\ ) + ( GND ) + ( \ULA1|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\,
	cin => \ULA1|Add2~34\,
	sumout => \ULA1|Add2~37_sumout\,
	cout => \ULA1|Add2~38\);

-- Location: MLABCELL_X78_Y39_N30
\ULA1|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~105_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux1~0_combout\ ) + ( GND ) + ( \ULA1|Add2~38\ ))
-- \ULA1|Add2~106\ = CARRY(( !\mux_IN_ULA_4_2|Mux1~0_combout\ ) + ( GND ) + ( \ULA1|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\,
	cin => \ULA1|Add2~38\,
	sumout => \ULA1|Add2~105_sumout\,
	cout => \ULA1|Add2~106\);

-- Location: LABCELL_X77_Y39_N48
\ULA1|ShiftRight0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~11_combout\ = ( !\ULA1|Add2~109_sumout\ & ( !\ULA1|Add2~113_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~109_sumout\,
	combout => \ULA1|ShiftRight0~11_combout\);

-- Location: LABCELL_X77_Y39_N18
\ULA1|ShiftRight0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~12_combout\ = ( !\ULA1|Add2~89_sumout\ & ( \ULA1|ShiftRight0~11_combout\ & ( (!\ULA1|Add2~125_sumout\ & (!\ULA1|Add2~121_sumout\ & (!\ULA1|Add2~129_sumout\ & !\ULA1|Add2~117_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~125_sumout\,
	datab => \ULA1|ALT_INV_Add2~121_sumout\,
	datac => \ULA1|ALT_INV_Add2~129_sumout\,
	datad => \ULA1|ALT_INV_Add2~117_sumout\,
	datae => \ULA1|ALT_INV_Add2~89_sumout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~11_combout\,
	combout => \ULA1|ShiftRight0~12_combout\);

-- Location: LABCELL_X77_Y39_N0
\ULA1|ShiftRight0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~13_combout\ = ( !\ULA1|Add2~101_sumout\ & ( \ULA1|ShiftRight0~12_combout\ & ( (!\ULA1|Add2~105_sumout\ & (!\ULA1|Add2~21_sumout\ & (!\ULA1|Add2~93_sumout\ & !\ULA1|Add2~97_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~105_sumout\,
	datab => \ULA1|ALT_INV_Add2~21_sumout\,
	datac => \ULA1|ALT_INV_Add2~93_sumout\,
	datad => \ULA1|ALT_INV_Add2~97_sumout\,
	datae => \ULA1|ALT_INV_Add2~101_sumout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~12_combout\,
	combout => \ULA1|ShiftRight0~13_combout\);

-- Location: LABCELL_X77_Y39_N12
\ULA1|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~2_combout\ = ( !\ULA1|Mux17~4_combout\ & ( \ULA1|Mux19~1_combout\ & ( (!\ULA1|Mux17~0_combout\ & ((!\ULA1|Mux17~1_combout\) # ((\ULA1|ShiftRight0~13_combout\ & \ULA1|ShiftRight0~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux17~0_combout\,
	datab => \ULA1|ALT_INV_Mux17~1_combout\,
	datac => \ULA1|ALT_INV_ShiftRight0~13_combout\,
	datad => \ULA1|ALT_INV_ShiftRight0~2_combout\,
	datae => \ULA1|ALT_INV_Mux17~4_combout\,
	dataf => \ULA1|ALT_INV_Mux19~1_combout\,
	combout => \ULA1|Mux19~2_combout\);

-- Location: LABCELL_X77_Y37_N18
\rtl~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~170_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux2~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux1~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux2~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux0~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux2~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux1~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux2~0_combout\ & ( 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001001110010011110101111101011110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	combout => \rtl~170_combout\);

-- Location: LABCELL_X80_Y38_N27
\rtl~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~34_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux3~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux5~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux4~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux6~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~34_combout\);

-- Location: LABCELL_X77_Y37_N27
\rtl~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~187_combout\ = ( \rtl~34_combout\ & ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~170_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( !\rtl~34_combout\ & ( 
-- \mux_IN_ULA_4_2|Mux29~1_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~170_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( \rtl~34_combout\ & ( !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux28~1_combout\) # (\mux_IN_ULA_4_1|Mux0~0_combout\) ) ) ) # ( !\rtl~34_combout\ & ( !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( (\mux_IN_ULA_4_2|Mux28~1_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~170_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \ALT_INV_rtl~34_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	combout => \rtl~187_combout\);

-- Location: LABCELL_X79_Y37_N42
\rtl~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~35_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux10~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux7~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux10~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux8~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux10~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux7~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux10~0_combout\ & ( 
-- (\mux_IN_ULA_4_1|Mux8~0_combout\ & \mux_IN_ULA_4_2|Mux30~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	combout => \rtl~35_combout\);

-- Location: LABCELL_X80_Y37_N54
\ULA1|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux22~3_combout\ = ( \rtl~35_combout\ & ( \rtl~41_combout\ & ( ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~39_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~33_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\) ) ) ) # ( !\rtl~35_combout\ & 
-- ( \rtl~41_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux29~1_combout\) # (\rtl~39_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~33_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\)))) ) ) ) # ( \rtl~35_combout\ & ( 
-- !\rtl~41_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~39_combout\ & !\mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux29~1_combout\)) # (\rtl~33_combout\))) ) ) ) # ( !\rtl~35_combout\ & ( 
-- !\rtl~41_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~39_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~33_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datab => \ALT_INV_rtl~33_combout\,
	datac => \ALT_INV_rtl~39_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datae => \ALT_INV_rtl~35_combout\,
	dataf => \ALT_INV_rtl~41_combout\,
	combout => \ULA1|Mux22~3_combout\);

-- Location: MLABCELL_X72_Y40_N24
\ULA1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~29_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux24~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux24~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~26\ ))
-- \ULA1|Add0~30\ = CARRY(( \mux_IN_ULA_4_1|Mux24~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux24~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100101001011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux24~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	dataf => \operaULA|ALT_INV_Mux1~0_combout\,
	cin => \ULA1|Add0~26\,
	sumout => \ULA1|Add0~29_sumout\,
	cout => \ULA1|Add0~30\);

-- Location: MLABCELL_X72_Y40_N27
\ULA1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~33_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux23~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( 
-- \mux_IN_ULA_4_1|Mux23~0_combout\ ) + ( \ULA1|Add0~30\ ))
-- \ULA1|Add0~34\ = CARRY(( !\mux_IN_ULA_4_2|Mux23~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( 
-- \mux_IN_ULA_4_1|Mux23~0_combout\ ) + ( \ULA1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010110101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux23~0_combout\,
	datad => \operaULA|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	cin => \ULA1|Add0~30\,
	sumout => \ULA1|Add0~33_sumout\,
	cout => \ULA1|Add0~34\);

-- Location: MLABCELL_X72_Y40_N30
\ULA1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~37_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux22~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux22~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~34\ ))
-- \ULA1|Add0~38\ = CARRY(( \mux_IN_ULA_4_1|Mux22~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux22~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110010010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux22~0_combout\,
	cin => \ULA1|Add0~34\,
	sumout => \ULA1|Add0~37_sumout\,
	cout => \ULA1|Add0~38\);

-- Location: LABCELL_X80_Y37_N48
\ULA1|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux22~4_combout\ = ( \ULA1|Mux19~4_combout\ & ( \ULA1|Add0~37_sumout\ & ( (!\ULA1|Mux28~15_combout\) # ((\mux_IN_ULA_4_1|Mux22~0_combout\ & ((\mux_IN_ULA_4_2|Mux22~0_combout\) # (\ULA1|Mux17~6_combout\)))) ) ) ) # ( !\ULA1|Mux19~4_combout\ & ( 
-- \ULA1|Add0~37_sumout\ & ( (!\ULA1|Mux28~15_combout\) # ((\ULA1|Mux17~6_combout\ & \mux_IN_ULA_4_1|Mux22~0_combout\)) ) ) ) # ( \ULA1|Mux19~4_combout\ & ( !\ULA1|Add0~37_sumout\ & ( (\ULA1|Mux28~15_combout\ & (\mux_IN_ULA_4_1|Mux22~0_combout\ & 
-- ((\mux_IN_ULA_4_2|Mux22~0_combout\) # (\ULA1|Mux17~6_combout\)))) ) ) ) # ( !\ULA1|Mux19~4_combout\ & ( !\ULA1|Add0~37_sumout\ & ( (\ULA1|Mux28~15_combout\ & (\ULA1|Mux17~6_combout\ & \mux_IN_ULA_4_1|Mux22~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000010110101011101010111010101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~15_combout\,
	datab => \ULA1|ALT_INV_Mux17~6_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux22~0_combout\,
	datae => \ULA1|ALT_INV_Mux19~4_combout\,
	dataf => \ULA1|ALT_INV_Add0~37_sumout\,
	combout => \ULA1|Mux22~4_combout\);

-- Location: LABCELL_X80_Y37_N39
\ULA1|Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux22~5_combout\ = ( !\ULA1|Mux22~4_combout\ & ( (!\ULA1|Mux17~5_combout\) # ((!\mux_IN_ULA_4_2|Mux27~0_combout\ & ((!\ULA1|Mux22~3_combout\))) # (\mux_IN_ULA_4_2|Mux27~0_combout\ & (!\rtl~187_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011110100111111101111010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datab => \ALT_INV_rtl~187_combout\,
	datac => \ULA1|ALT_INV_Mux17~5_combout\,
	datad => \ULA1|ALT_INV_Mux22~3_combout\,
	dataf => \ULA1|ALT_INV_Mux22~4_combout\,
	combout => \ULA1|Mux22~5_combout\);

-- Location: MLABCELL_X78_Y39_N33
\ULA1|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~41_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux0~0_combout\ ) + ( GND ) + ( \ULA1|Add2~106\ ))
-- \ULA1|Add2~42\ = CARRY(( !\mux_IN_ULA_4_2|Mux0~0_combout\ ) + ( GND ) + ( \ULA1|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	cin => \ULA1|Add2~106\,
	sumout => \ULA1|Add2~41_sumout\,
	cout => \ULA1|Add2~42\);

-- Location: MLABCELL_X78_Y38_N51
\ULA1|ShiftRight0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~14_combout\ = ( !\ULA1|Add2~85_sumout\ & ( !\ULA1|Add2~81_sumout\ & ( (!\ULA1|Add2~65_sumout\ & (!\ULA1|Add2~77_sumout\ & (!\ULA1|Add2~69_sumout\ & !\ULA1|Add2~73_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~65_sumout\,
	datab => \ULA1|ALT_INV_Add2~77_sumout\,
	datac => \ULA1|ALT_INV_Add2~69_sumout\,
	datad => \ULA1|ALT_INV_Add2~73_sumout\,
	datae => \ULA1|ALT_INV_Add2~85_sumout\,
	dataf => \ULA1|ALT_INV_Add2~81_sumout\,
	combout => \ULA1|ShiftRight0~14_combout\);

-- Location: MLABCELL_X78_Y38_N57
\ULA1|ShiftRight0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~15_combout\ = ( !\ULA1|Add2~57_sumout\ & ( (!\ULA1|Add2~49_sumout\ & (!\ULA1|Add2~45_sumout\ & !\ULA1|Add2~53_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~49_sumout\,
	datac => \ULA1|ALT_INV_Add2~45_sumout\,
	datad => \ULA1|ALT_INV_Add2~53_sumout\,
	dataf => \ULA1|ALT_INV_Add2~57_sumout\,
	combout => \ULA1|ShiftRight0~15_combout\);

-- Location: LABCELL_X77_Y38_N0
\ULA1|ShiftRight0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~5_combout\ = ( \ULA1|ShiftRight0~15_combout\ & ( !\ULA1|Add2~29_sumout\ & ( (\ULA1|ShiftRight0~14_combout\ & (!\ULA1|Add2~61_sumout\ & (!\ULA1|Add2~25_sumout\ & !\ULA1|Add2~33_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftRight0~14_combout\,
	datab => \ULA1|ALT_INV_Add2~61_sumout\,
	datac => \ULA1|ALT_INV_Add2~25_sumout\,
	datad => \ULA1|ALT_INV_Add2~33_sumout\,
	datae => \ULA1|ALT_INV_ShiftRight0~15_combout\,
	dataf => \ULA1|ALT_INV_Add2~29_sumout\,
	combout => \ULA1|ShiftRight0~5_combout\);

-- Location: LABCELL_X77_Y39_N39
\ULA1|ShiftRight0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~6_combout\ = ( !\ULA1|Add2~125_sumout\ & ( (!\ULA1|Add2~121_sumout\ & (!\ULA1|Add2~109_sumout\ & (!\ULA1|Add2~117_sumout\ & !\ULA1|Add2~113_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~121_sumout\,
	datab => \ULA1|ALT_INV_Add2~109_sumout\,
	datac => \ULA1|ALT_INV_Add2~117_sumout\,
	datad => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~125_sumout\,
	combout => \ULA1|ShiftRight0~6_combout\);

-- Location: MLABCELL_X78_Y39_N57
\ULA1|ShiftRight0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~7_combout\ = ( !\ULA1|Add2~129_sumout\ & ( \ULA1|ShiftRight0~6_combout\ & ( (!\ULA1|Add2~93_sumout\ & (!\ULA1|Add2~101_sumout\ & (!\ULA1|Add2~97_sumout\ & !\ULA1|Add2~89_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~93_sumout\,
	datab => \ULA1|ALT_INV_Add2~101_sumout\,
	datac => \ULA1|ALT_INV_Add2~97_sumout\,
	datad => \ULA1|ALT_INV_Add2~89_sumout\,
	datae => \ULA1|ALT_INV_Add2~129_sumout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~6_combout\,
	combout => \ULA1|ShiftRight0~7_combout\);

-- Location: LABCELL_X77_Y38_N54
\ULA1|ShiftRight0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~8_combout\ = ( \ULA1|ShiftRight0~5_combout\ & ( \ULA1|ShiftRight0~7_combout\ & ( (!\ULA1|Add2~41_sumout\ & (!\ULA1|Add2~37_sumout\ & (!\ULA1|Add2~105_sumout\ & !\ULA1|Add2~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~41_sumout\,
	datab => \ULA1|ALT_INV_Add2~37_sumout\,
	datac => \ULA1|ALT_INV_Add2~105_sumout\,
	datad => \ULA1|ALT_INV_Add2~21_sumout\,
	datae => \ULA1|ALT_INV_ShiftRight0~5_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~7_combout\,
	combout => \ULA1|ShiftRight0~8_combout\);

-- Location: LABCELL_X80_Y38_N24
\rtl~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~23_combout\ = ( \ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux3~0_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux5~0_combout\ ) ) ) # ( \ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ & 
-- ( \mux_IN_ULA_4_1|Mux4~0_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux6~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datae => \ULA1|ALT_INV_Add2~1_sumout\,
	dataf => \ULA1|ALT_INV_Add2~5_sumout\,
	combout => \rtl~23_combout\);

-- Location: LABCELL_X73_Y38_N0
\rtl~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~185_combout\ = ( !\ULA1|Add2~9_sumout\ & ( (!\ULA1|Add2~13_sumout\ & (\rtl~23_combout\)) # (\ULA1|Add2~13_sumout\ & ((\rtl~169_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Add2~13_sumout\,
	datac => \ALT_INV_rtl~23_combout\,
	datad => \ALT_INV_rtl~169_combout\,
	dataf => \ULA1|ALT_INV_Add2~9_sumout\,
	combout => \rtl~185_combout\);

-- Location: MLABCELL_X72_Y41_N24
\rtl~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~121_combout\ = ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\) # ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux23~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux25~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux23~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux25~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (!\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux23~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux25~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux23~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux25~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	combout => \rtl~121_combout\);

-- Location: MLABCELL_X72_Y41_N21
\rtl~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~168_combout\ = ( \mux_IN_ULA_4_1|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux30~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_1|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- !\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux30~0_combout\ & ( (\mux_IN_ULA_4_2|Mux31~0_combout\ & !\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000011000000110000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	combout => \rtl~168_combout\);

-- Location: LABCELL_X73_Y38_N42
\rtl~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~186_combout\ = ( \rtl~168_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~121_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~86_combout\))))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux29~1_combout\)) ) ) # ( !\rtl~168_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~121_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~86_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datac => \ALT_INV_rtl~121_combout\,
	datad => \ALT_INV_rtl~86_combout\,
	dataf => \ALT_INV_rtl~168_combout\,
	combout => \rtl~186_combout\);

-- Location: LABCELL_X73_Y38_N36
\ULA1|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux22~2_combout\ = ( \rtl~185_combout\ & ( \rtl~186_combout\ ) ) # ( !\rtl~185_combout\ & ( \rtl~186_combout\ & ( (!\ULA1|Mux17~0_combout\ & (!\ULA1|Mux17~3_combout\ & ((!\ULA1|Mux17~1_combout\) # (\ULA1|ShiftRight0~8_combout\)))) ) ) ) # ( 
-- \rtl~185_combout\ & ( !\rtl~186_combout\ & ( (((\ULA1|Mux17~1_combout\ & !\ULA1|ShiftRight0~8_combout\)) # (\ULA1|Mux17~3_combout\)) # (\ULA1|Mux17~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101011111111110001010000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux17~0_combout\,
	datab => \ULA1|ALT_INV_Mux17~1_combout\,
	datac => \ULA1|ALT_INV_ShiftRight0~8_combout\,
	datad => \ULA1|ALT_INV_Mux17~3_combout\,
	datae => \ALT_INV_rtl~185_combout\,
	dataf => \ALT_INV_rtl~186_combout\,
	combout => \ULA1|Mux22~2_combout\);

-- Location: LABCELL_X77_Y41_N15
\ULA1|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~2_combout\ = ( \ULA1|ShiftRight0~7_combout\ & ( \ULA1|Mux17~1_combout\ & ( (((!\ULA1|ShiftRight0~9_combout\) # (\ULA1|Add2~41_sumout\)) # (\ULA1|Add2~105_sumout\)) # (\ULA1|Add2~21_sumout\) ) ) ) # ( !\ULA1|ShiftRight0~7_combout\ & ( 
-- \ULA1|Mux17~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~21_sumout\,
	datab => \ULA1|ALT_INV_Add2~105_sumout\,
	datac => \ULA1|ALT_INV_Add2~41_sumout\,
	datad => \ULA1|ALT_INV_ShiftRight0~9_combout\,
	datae => \ULA1|ALT_INV_ShiftRight0~7_combout\,
	dataf => \ULA1|ALT_INV_Mux17~1_combout\,
	combout => \ULA1|Mux17~2_combout\);

-- Location: LABCELL_X81_Y39_N6
\rtl~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~24_combout\ = ( \ULA1|Add2~1_sumout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( (\ULA1|Add2~5_sumout\) # (\mux_IN_ULA_4_1|Mux8~0_combout\) ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & 
-- (\mux_IN_ULA_4_1|Mux10~0_combout\)) # (\ULA1|Add2~5_sumout\ & ((\mux_IN_ULA_4_1|Mux9~0_combout\))) ) ) ) # ( \ULA1|Add2~1_sumout\ & ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( (\mux_IN_ULA_4_1|Mux8~0_combout\ & !\ULA1|Add2~5_sumout\) ) ) ) # ( 
-- !\ULA1|Add2~1_sumout\ & ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & (\mux_IN_ULA_4_1|Mux10~0_combout\)) # (\ULA1|Add2~5_sumout\ & ((\mux_IN_ULA_4_1|Mux9~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datad => \ULA1|ALT_INV_Add2~5_sumout\,
	datae => \ULA1|ALT_INV_Add2~1_sumout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	combout => \rtl~24_combout\);

-- Location: LABCELL_X81_Y41_N57
\rtl~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~22_combout\ = ( \mux_IN_ULA_4_1|Mux11~0_combout\ & ( \ULA1|Add2~5_sumout\ & ( (\mux_IN_ULA_4_1|Mux13~0_combout\) # (\ULA1|Add2~1_sumout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux11~0_combout\ & ( \ULA1|Add2~5_sumout\ & ( (!\ULA1|Add2~1_sumout\ & 
-- \mux_IN_ULA_4_1|Mux13~0_combout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux11~0_combout\ & ( !\ULA1|Add2~5_sumout\ & ( (!\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux14~0_combout\)) # (\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux12~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux11~0_combout\ & ( !\ULA1|Add2~5_sumout\ & ( (!\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux14~0_combout\)) # (\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux12~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~1_sumout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~5_sumout\,
	combout => \rtl~22_combout\);

-- Location: MLABCELL_X82_Y40_N48
\rtl~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~30_combout\ = ( \mux_IN_ULA_4_1|Mux21~0_combout\ & ( \ULA1|Add2~5_sumout\ & ( (!\ULA1|Add2~1_sumout\) # (\mux_IN_ULA_4_1|Mux19~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux21~0_combout\ & ( \ULA1|Add2~5_sumout\ & ( (\ULA1|Add2~1_sumout\ & 
-- \mux_IN_ULA_4_1|Mux19~0_combout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux21~0_combout\ & ( !\ULA1|Add2~5_sumout\ & ( (!\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux22~0_combout\)) # (\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux20~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux21~0_combout\ & ( !\ULA1|Add2~5_sumout\ & ( (!\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux22~0_combout\)) # (\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux20~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~1_sumout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~5_sumout\,
	combout => \rtl~30_combout\);

-- Location: LABCELL_X81_Y41_N36
\rtl~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~32_combout\ = ( \ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ ) ) ) # ( \ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ 
-- & ( \mux_IN_ULA_4_1|Mux16~3_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datae => \ULA1|ALT_INV_Add2~1_sumout\,
	dataf => \ULA1|ALT_INV_Add2~5_sumout\,
	combout => \rtl~32_combout\);

-- Location: LABCELL_X81_Y41_N30
\ULA1|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux22~0_combout\ = ( \rtl~32_combout\ & ( \ULA1|Add2~13_sumout\ & ( (!\ULA1|Add2~9_sumout\) # (\rtl~24_combout\) ) ) ) # ( !\rtl~32_combout\ & ( \ULA1|Add2~13_sumout\ & ( (\rtl~24_combout\ & \ULA1|Add2~9_sumout\) ) ) ) # ( \rtl~32_combout\ & ( 
-- !\ULA1|Add2~13_sumout\ & ( (!\ULA1|Add2~9_sumout\ & ((\rtl~30_combout\))) # (\ULA1|Add2~9_sumout\ & (\rtl~22_combout\)) ) ) ) # ( !\rtl~32_combout\ & ( !\ULA1|Add2~13_sumout\ & ( (!\ULA1|Add2~9_sumout\ & ((\rtl~30_combout\))) # (\ULA1|Add2~9_sumout\ & 
-- (\rtl~22_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~24_combout\,
	datab => \ALT_INV_rtl~22_combout\,
	datac => \ULA1|ALT_INV_Add2~9_sumout\,
	datad => \ALT_INV_rtl~30_combout\,
	datae => \ALT_INV_rtl~32_combout\,
	dataf => \ULA1|ALT_INV_Add2~13_sumout\,
	combout => \ULA1|Mux22~0_combout\);

-- Location: LABCELL_X77_Y41_N6
\ULA1|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux22~1_combout\ = ( \ULA1|Mux28~14_combout\ & ( \ULA1|Mux22~0_combout\ & ( (!\ULA1|Add2~17_sumout\ & (!\ULA1|Mux17~0_combout\ & (\mux_IN_ULA_4_2|Mux0~0_combout\ & !\ULA1|Mux17~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~17_sumout\,
	datab => \ULA1|ALT_INV_Mux17~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Mux17~2_combout\,
	datae => \ULA1|ALT_INV_Mux28~14_combout\,
	dataf => \ULA1|ALT_INV_Mux22~0_combout\,
	combout => \ULA1|Mux22~1_combout\);

-- Location: LABCELL_X74_Y39_N21
\ULA1|Mux22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux22~6_combout\ = ( \ULA1|Mux22~2_combout\ & ( \ULA1|Mux22~1_combout\ & ( ((!\ULA1|Mux22~5_combout\) # (\ULA1|Mux19~2_combout\)) # (\ULA1|Mux19~0_combout\) ) ) ) # ( !\ULA1|Mux22~2_combout\ & ( \ULA1|Mux22~1_combout\ & ( (!\ULA1|Mux22~5_combout\) # 
-- (\ULA1|Mux19~0_combout\) ) ) ) # ( \ULA1|Mux22~2_combout\ & ( !\ULA1|Mux22~1_combout\ & ( ((!\ULA1|Mux22~5_combout\) # ((\ULA1|Mux27~2_combout\ & \ULA1|Mux19~0_combout\))) # (\ULA1|Mux19~2_combout\) ) ) ) # ( !\ULA1|Mux22~2_combout\ & ( 
-- !\ULA1|Mux22~1_combout\ & ( (!\ULA1|Mux22~5_combout\) # ((\ULA1|Mux27~2_combout\ & \ULA1|Mux19~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100010001111111110001111111111111001100111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~2_combout\,
	datab => \ULA1|ALT_INV_Mux19~0_combout\,
	datac => \ULA1|ALT_INV_Mux19~2_combout\,
	datad => \ULA1|ALT_INV_Mux22~5_combout\,
	datae => \ULA1|ALT_INV_Mux22~2_combout\,
	dataf => \ULA1|ALT_INV_Mux22~1_combout\,
	combout => \ULA1|Mux22~6_combout\);

-- Location: FF_X74_Y39_N19
\PIPE3|Temp[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux22~6_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(46));

-- Location: LABCELL_X85_Y40_N36
\PIPE2|Temp[83]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[83]~feeder_combout\ = ( \registradores|G2:31:regb|Temp\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(9),
	combout => \PIPE2|Temp[83]~feeder_combout\);

-- Location: FF_X85_Y40_N37
\PIPE2|Temp[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[83]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(9),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(83));

-- Location: LABCELL_X81_Y40_N3
\mux_IN_ULA_4_1|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux22~0_combout\ = ( \mux_IN_ULA_4_1|Mux16~2_combout\ & ( \mux_IN_ULA_4_1|Mux16~1_combout\ & ( \PIPE4|Temp\(14) ) ) ) # ( \mux_IN_ULA_4_1|Mux16~2_combout\ & ( !\mux_IN_ULA_4_1|Mux16~1_combout\ & ( \PIPE3|Temp\(46) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux16~2_combout\ & ( !\mux_IN_ULA_4_1|Mux16~1_combout\ & ( \PIPE2|Temp\(83) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(46),
	datab => \PIPE4|ALT_INV_Temp\(14),
	datac => \PIPE2|ALT_INV_Temp\(83),
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux16~2_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~1_combout\,
	combout => \mux_IN_ULA_4_1|Mux22~0_combout\);

-- Location: MLABCELL_X82_Y40_N33
\rtl~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~11_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux20~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux21~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux23~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~11_combout\);

-- Location: LABCELL_X79_Y38_N18
\ULA1|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux23~3_combout\ = ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( \rtl~11_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~13_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~17_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( 
-- \rtl~11_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\) # (\rtl~15_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( !\rtl~11_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~13_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- (\rtl~17_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( !\rtl~11_combout\ & ( (\rtl~15_combout\ & \mux_IN_ULA_4_2|Mux28~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~15_combout\,
	datab => \ALT_INV_rtl~17_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datad => \ALT_INV_rtl~13_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	dataf => \ALT_INV_rtl~11_combout\,
	combout => \ULA1|Mux23~3_combout\);

-- Location: LABCELL_X73_Y39_N54
\ULA1|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux23~4_combout\ = ( \mux_IN_ULA_4_1|Mux23~0_combout\ & ( \ULA1|Add0~33_sumout\ & ( (!\ULA1|Mux28~15_combout\) # (((\mux_IN_ULA_4_2|Mux23~0_combout\ & \ULA1|Mux19~4_combout\)) # (\ULA1|Mux17~6_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux23~0_combout\ & 
-- ( \ULA1|Add0~33_sumout\ & ( !\ULA1|Mux28~15_combout\ ) ) ) # ( \mux_IN_ULA_4_1|Mux23~0_combout\ & ( !\ULA1|Add0~33_sumout\ & ( (\ULA1|Mux28~15_combout\ & (((\mux_IN_ULA_4_2|Mux23~0_combout\ & \ULA1|Mux19~4_combout\)) # (\ULA1|Mux17~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010101010110101010101010101010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~15_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux23~0_combout\,
	datac => \ULA1|ALT_INV_Mux19~4_combout\,
	datad => \ULA1|ALT_INV_Mux17~6_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~33_sumout\,
	combout => \ULA1|Mux23~4_combout\);

-- Location: LABCELL_X74_Y39_N45
\ULA1|Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux23~5_combout\ = ( !\ULA1|Mux23~4_combout\ & ( (!\ULA1|Mux17~5_combout\) # ((!\mux_IN_ULA_4_2|Mux27~0_combout\ & (!\ULA1|Mux23~3_combout\)) # (\mux_IN_ULA_4_2|Mux27~0_combout\ & ((!\rtl~184_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111100111110101111110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux23~3_combout\,
	datab => \ALT_INV_rtl~184_combout\,
	datac => \ULA1|ALT_INV_Mux17~5_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	dataf => \ULA1|ALT_INV_Mux23~4_combout\,
	combout => \ULA1|Mux23~5_combout\);

-- Location: LABCELL_X81_Y38_N36
\rtl~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~6_combout\ = ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( (!\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux6~0_combout\)) # (\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\))) ) ) ) # ( !\ULA1|Add2~5_sumout\ & ( 
-- \mux_IN_ULA_4_1|Mux7~0_combout\ & ( (!\ULA1|Add2~1_sumout\) # (\mux_IN_ULA_4_1|Mux5~0_combout\) ) ) ) # ( \ULA1|Add2~5_sumout\ & ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( (!\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux6~0_combout\)) # (\ULA1|Add2~1_sumout\ & 
-- ((\mux_IN_ULA_4_1|Mux4~0_combout\))) ) ) ) # ( !\ULA1|Add2~5_sumout\ & ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( (\mux_IN_ULA_4_1|Mux5~0_combout\ & \ULA1|Add2~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datad => \ULA1|ALT_INV_Add2~1_sumout\,
	datae => \ULA1|ALT_INV_Add2~5_sumout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	combout => \rtl~6_combout\);

-- Location: LABCELL_X81_Y38_N42
\rtl~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~182_combout\ = (!\ULA1|Add2~9_sumout\ & ((!\ULA1|Add2~13_sumout\ & (\rtl~6_combout\)) # (\ULA1|Add2~13_sumout\ & ((\rtl~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000001000010011000000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~13_sumout\,
	datab => \ULA1|ALT_INV_Add2~9_sumout\,
	datac => \ALT_INV_rtl~6_combout\,
	datad => \ALT_INV_rtl~8_combout\,
	combout => \rtl~182_combout\);

-- Location: MLABCELL_X82_Y38_N0
\rtl~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~112_combout\ = ( \mux_IN_ULA_4_1|Mux25~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux23~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_1|Mux26~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux25~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_1|Mux23~0_combout\ & 
-- !\mux_IN_ULA_4_2|Mux30~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((!\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_1|Mux26~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux25~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux23~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\ & ((\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux25~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_1|Mux23~0_combout\ & !\mux_IN_ULA_4_2|Mux30~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux26~0_combout\ & ((\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	combout => \rtl~112_combout\);

-- Location: LABCELL_X81_Y38_N48
\rtl~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~183_combout\ = ( \rtl~78_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~112_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\ULA1|ShiftLeft0~6_combout\))) ) ) # 
-- ( !\rtl~78_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~112_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\ULA1|ShiftLeft0~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datac => \ULA1|ALT_INV_ShiftLeft0~6_combout\,
	datad => \ALT_INV_rtl~112_combout\,
	dataf => \ALT_INV_rtl~78_combout\,
	combout => \rtl~183_combout\);

-- Location: LABCELL_X73_Y38_N21
\ULA1|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux23~2_combout\ = ( \rtl~183_combout\ & ( \ULA1|ShiftRight0~8_combout\ & ( ((!\ULA1|Mux17~0_combout\ & !\ULA1|Mux17~3_combout\)) # (\rtl~182_combout\) ) ) ) # ( !\rtl~183_combout\ & ( \ULA1|ShiftRight0~8_combout\ & ( (\rtl~182_combout\ & 
-- ((\ULA1|Mux17~3_combout\) # (\ULA1|Mux17~0_combout\))) ) ) ) # ( \rtl~183_combout\ & ( !\ULA1|ShiftRight0~8_combout\ & ( ((!\ULA1|Mux17~0_combout\ & (!\ULA1|Mux17~3_combout\ & !\ULA1|Mux17~1_combout\))) # (\rtl~182_combout\) ) ) ) # ( !\rtl~183_combout\ & 
-- ( !\ULA1|ShiftRight0~8_combout\ & ( (\rtl~182_combout\ & (((\ULA1|Mux17~1_combout\) # (\ULA1|Mux17~3_combout\)) # (\ULA1|Mux17~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111100000001111111100000000011101111000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux17~0_combout\,
	datab => \ULA1|ALT_INV_Mux17~3_combout\,
	datac => \ULA1|ALT_INV_Mux17~1_combout\,
	datad => \ALT_INV_rtl~182_combout\,
	datae => \ALT_INV_rtl~183_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~8_combout\,
	combout => \ULA1|Mux23~2_combout\);

-- Location: LABCELL_X81_Y41_N6
\rtl~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~3_combout\ = ( \mux_IN_ULA_4_1|Mux19~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ & ( (!\ULA1|Add2~5_sumout\) # ((!\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux18~0_combout\)) # (\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux16~3_combout\)))) ) ) ) # 
-- ( !\mux_IN_ULA_4_1|Mux19~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & (((\ULA1|Add2~1_sumout\)))) # (\ULA1|Add2~5_sumout\ & ((!\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux18~0_combout\)) # (\ULA1|Add2~1_sumout\ & 
-- ((\mux_IN_ULA_4_1|Mux16~3_combout\))))) ) ) ) # ( \mux_IN_ULA_4_1|Mux19~0_combout\ & ( !\mux_IN_ULA_4_1|Mux17~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & (((!\ULA1|Add2~1_sumout\)))) # (\ULA1|Add2~5_sumout\ & ((!\ULA1|Add2~1_sumout\ & 
-- (\mux_IN_ULA_4_1|Mux18~0_combout\)) # (\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux16~3_combout\))))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux19~0_combout\ & ( !\mux_IN_ULA_4_1|Mux17~0_combout\ & ( (\ULA1|Add2~5_sumout\ & ((!\ULA1|Add2~1_sumout\ & 
-- (\mux_IN_ULA_4_1|Mux18~0_combout\)) # (\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux16~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datab => \ULA1|ALT_INV_Add2~5_sumout\,
	datac => \ULA1|ALT_INV_Add2~1_sumout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	combout => \rtl~3_combout\);

-- Location: LABCELL_X81_Y39_N48
\rtl~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~7_combout\ = ( \ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux8~0_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux10~0_combout\ ) ) ) # ( \ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ & 
-- ( \mux_IN_ULA_4_1|Mux9~0_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux11~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datae => \ULA1|ALT_INV_Add2~1_sumout\,
	dataf => \ULA1|ALT_INV_Add2~5_sumout\,
	combout => \rtl~7_combout\);

-- Location: MLABCELL_X82_Y40_N30
\rtl~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~1_combout\ = ( \ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux20~0_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ ) ) ) # ( \ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ & 
-- ( \mux_IN_ULA_4_1|Mux21~0_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux23~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datae => \ULA1|ALT_INV_Add2~1_sumout\,
	dataf => \ULA1|ALT_INV_Add2~5_sumout\,
	combout => \rtl~1_combout\);

-- Location: MLABCELL_X82_Y38_N36
\rtl~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~5_combout\ = ( \mux_IN_ULA_4_1|Mux13~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( ((!\ULA1|Add2~5_sumout\ & ((\mux_IN_ULA_4_1|Mux15~0_combout\))) # (\ULA1|Add2~5_sumout\ & (\mux_IN_ULA_4_1|Mux14~0_combout\))) # (\ULA1|Add2~1_sumout\) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux13~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\ULA1|Add2~1_sumout\ & ((!\ULA1|Add2~5_sumout\ & ((\mux_IN_ULA_4_1|Mux15~0_combout\))) # (\ULA1|Add2~5_sumout\ & (\mux_IN_ULA_4_1|Mux14~0_combout\)))) # (\ULA1|Add2~1_sumout\ & 
-- (((\ULA1|Add2~5_sumout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux13~0_combout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\ULA1|Add2~1_sumout\ & ((!\ULA1|Add2~5_sumout\ & ((\mux_IN_ULA_4_1|Mux15~0_combout\))) # (\ULA1|Add2~5_sumout\ & 
-- (\mux_IN_ULA_4_1|Mux14~0_combout\)))) # (\ULA1|Add2~1_sumout\ & (((!\ULA1|Add2~5_sumout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux13~0_combout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\ULA1|Add2~1_sumout\ & ((!\ULA1|Add2~5_sumout\ & 
-- ((\mux_IN_ULA_4_1|Mux15~0_combout\))) # (\ULA1|Add2~5_sumout\ & (\mux_IN_ULA_4_1|Mux14~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datab => \ULA1|ALT_INV_Add2~1_sumout\,
	datac => \ULA1|ALT_INV_Add2~5_sumout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	combout => \rtl~5_combout\);

-- Location: LABCELL_X81_Y41_N15
\ULA1|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux23~0_combout\ = ( \rtl~1_combout\ & ( \rtl~5_combout\ & ( (!\ULA1|Add2~13_sumout\) # ((!\ULA1|Add2~9_sumout\ & (\rtl~3_combout\)) # (\ULA1|Add2~9_sumout\ & ((\rtl~7_combout\)))) ) ) ) # ( !\rtl~1_combout\ & ( \rtl~5_combout\ & ( 
-- (!\ULA1|Add2~13_sumout\ & (\ULA1|Add2~9_sumout\)) # (\ULA1|Add2~13_sumout\ & ((!\ULA1|Add2~9_sumout\ & (\rtl~3_combout\)) # (\ULA1|Add2~9_sumout\ & ((\rtl~7_combout\))))) ) ) ) # ( \rtl~1_combout\ & ( !\rtl~5_combout\ & ( (!\ULA1|Add2~13_sumout\ & 
-- (!\ULA1|Add2~9_sumout\)) # (\ULA1|Add2~13_sumout\ & ((!\ULA1|Add2~9_sumout\ & (\rtl~3_combout\)) # (\ULA1|Add2~9_sumout\ & ((\rtl~7_combout\))))) ) ) ) # ( !\rtl~1_combout\ & ( !\rtl~5_combout\ & ( (\ULA1|Add2~13_sumout\ & ((!\ULA1|Add2~9_sumout\ & 
-- (\rtl~3_combout\)) # (\ULA1|Add2~9_sumout\ & ((\rtl~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~13_sumout\,
	datab => \ULA1|ALT_INV_Add2~9_sumout\,
	datac => \ALT_INV_rtl~3_combout\,
	datad => \ALT_INV_rtl~7_combout\,
	datae => \ALT_INV_rtl~1_combout\,
	dataf => \ALT_INV_rtl~5_combout\,
	combout => \ULA1|Mux23~0_combout\);

-- Location: LABCELL_X77_Y41_N57
\ULA1|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux23~1_combout\ = ( \ULA1|Mux23~0_combout\ & ( \ULA1|Mux28~14_combout\ & ( (!\ULA1|Add2~17_sumout\ & (!\ULA1|Mux17~0_combout\ & (!\ULA1|Mux17~2_combout\ & \mux_IN_ULA_4_2|Mux0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~17_sumout\,
	datab => \ULA1|ALT_INV_Mux17~0_combout\,
	datac => \ULA1|ALT_INV_Mux17~2_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_Mux23~0_combout\,
	dataf => \ULA1|ALT_INV_Mux28~14_combout\,
	combout => \ULA1|Mux23~1_combout\);

-- Location: LABCELL_X74_Y39_N33
\ULA1|Mux23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux23~6_combout\ = ( \ULA1|Mux23~2_combout\ & ( \ULA1|Mux23~1_combout\ & ( ((!\ULA1|Mux23~5_combout\) # (\ULA1|Mux19~2_combout\)) # (\ULA1|Mux19~0_combout\) ) ) ) # ( !\ULA1|Mux23~2_combout\ & ( \ULA1|Mux23~1_combout\ & ( (!\ULA1|Mux23~5_combout\) # 
-- (\ULA1|Mux19~0_combout\) ) ) ) # ( \ULA1|Mux23~2_combout\ & ( !\ULA1|Mux23~1_combout\ & ( (!\ULA1|Mux23~5_combout\) # (((\ULA1|Mux27~2_combout\ & \ULA1|Mux19~0_combout\)) # (\ULA1|Mux19~2_combout\)) ) ) ) # ( !\ULA1|Mux23~2_combout\ & ( 
-- !\ULA1|Mux23~1_combout\ & ( (!\ULA1|Mux23~5_combout\) # ((\ULA1|Mux27~2_combout\ & \ULA1|Mux19~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111110001111100011111111111110011111100111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~2_combout\,
	datab => \ULA1|ALT_INV_Mux19~0_combout\,
	datac => \ULA1|ALT_INV_Mux23~5_combout\,
	datad => \ULA1|ALT_INV_Mux19~2_combout\,
	datae => \ULA1|ALT_INV_Mux23~2_combout\,
	dataf => \ULA1|ALT_INV_Mux23~1_combout\,
	combout => \ULA1|Mux23~6_combout\);

-- Location: FF_X74_Y39_N31
\PIPE3|Temp[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux23~6_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(45));

-- Location: LABCELL_X79_Y42_N30
\PIPE4|Temp[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE4|Temp[13]~feeder_combout\ = ( \PIPE3|Temp\(45) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE3|ALT_INV_Temp\(45),
	combout => \PIPE4|Temp[13]~feeder_combout\);

-- Location: FF_X79_Y42_N32
\PIPE4|Temp[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE4|Temp[13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[13]~DUPLICATE_q\);

-- Location: FF_X87_Y41_N35
\registradores|G2:30:regb|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[13]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(8));

-- Location: FF_X81_Y41_N13
\registradores|G2:28:regb|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(13),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(8));

-- Location: FF_X87_Y41_N8
\registradores|G2:29:regb|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[13]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(8));

-- Location: MLABCELL_X87_Y41_N6
\registradores|outData2|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux23~0_combout\ = ( \registradores|G2:29:regb|Temp\(8) & ( \registradores|G2:31:regb|Temp\(8) & ( ((!\PIPE1|Temp\(17) & ((\registradores|G2:28:regb|Temp\(8)))) # (\PIPE1|Temp\(17) & (\registradores|G2:30:regb|Temp\(8)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:29:regb|Temp\(8) & ( \registradores|G2:31:regb|Temp\(8) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & ((\registradores|G2:28:regb|Temp\(8)))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:30:regb|Temp\(8))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(8) & ( !\registradores|G2:31:regb|Temp\(8) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & 
-- ((\registradores|G2:28:regb|Temp\(8)))) # (\PIPE1|Temp\(17) & (\registradores|G2:30:regb|Temp\(8))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(8) & ( !\registradores|G2:31:regb|Temp\(8) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & ((\registradores|G2:28:regb|Temp\(8)))) # (\PIPE1|Temp\(17) & (\registradores|G2:30:regb|Temp\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:30:regb|ALT_INV_Temp\(8),
	datab => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datac => \registradores|G2:28:regb|ALT_INV_Temp\(8),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(8),
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(8),
	combout => \registradores|outData2|Mux23~0_combout\);

-- Location: LABCELL_X83_Y41_N42
\registradores|G2:3:regb|Temp[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[8]~feeder_combout\ = ( \PIPE4|Temp\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(13),
	combout => \registradores|G2:3:regb|Temp[8]~feeder_combout\);

-- Location: FF_X83_Y41_N44
\registradores|G2:3:regb|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(8));

-- Location: FF_X83_Y41_N38
\registradores|G2:1:regb|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(13),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(8));

-- Location: FF_X81_Y40_N7
\registradores|G2:2:regb|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[13]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(8));

-- Location: LABCELL_X83_Y41_N36
\registradores|outData2|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux23~1_combout\ = ( \registradores|G2:1:regb|Temp\(8) & ( \registradores|G2:2:regb|Temp\(8) & ( (!\PIPE1|Temp\(17) & (((\registradores|G2:0:regb|Temp\(8))) # (\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & 
-- ((!\PIPE1|Temp[16]~DUPLICATE_q\) # ((\registradores|G2:3:regb|Temp\(8))))) ) ) ) # ( !\registradores|G2:1:regb|Temp\(8) & ( \registradores|G2:2:regb|Temp\(8) & ( (!\PIPE1|Temp\(17) & (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(8)))) # 
-- (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\) # ((\registradores|G2:3:regb|Temp\(8))))) ) ) ) # ( \registradores|G2:1:regb|Temp\(8) & ( !\registradores|G2:2:regb|Temp\(8) & ( (!\PIPE1|Temp\(17) & (((\registradores|G2:0:regb|Temp\(8))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:3:regb|Temp\(8))))) ) ) ) # ( !\registradores|G2:1:regb|Temp\(8) & ( !\registradores|G2:2:regb|Temp\(8) & ( (!\PIPE1|Temp\(17) & 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(8)))) # (\PIPE1|Temp\(17) & (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:3:regb|Temp\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datac => \registradores|G2:0:regb|ALT_INV_Temp\(8),
	datad => \registradores|G2:3:regb|ALT_INV_Temp\(8),
	datae => \registradores|G2:1:regb|ALT_INV_Temp\(8),
	dataf => \registradores|G2:2:regb|ALT_INV_Temp\(8),
	combout => \registradores|outData2|Mux23~1_combout\);

-- Location: LABCELL_X79_Y42_N0
\registradores|outData2|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux23~2_combout\ = ( \registradores|outData2|Mux23~0_combout\ & ( \registradores|outData2|Mux23~1_combout\ ) ) # ( !\registradores|outData2|Mux23~0_combout\ & ( \registradores|outData2|Mux23~1_combout\ & ( !\PIPE1|Temp\(0) ) ) ) # 
-- ( \registradores|outData2|Mux23~0_combout\ & ( !\registradores|outData2|Mux23~1_combout\ & ( \PIPE1|Temp\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(0),
	datae => \registradores|outData2|ALT_INV_Mux23~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux23~1_combout\,
	combout => \registradores|outData2|Mux23~2_combout\);

-- Location: FF_X79_Y42_N2
\PIPE2|Temp[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux23~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(50));

-- Location: LABCELL_X79_Y42_N36
\mux_IN_ULA_4_2|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux23~1_combout\ = ( \PIPE2|Temp[10]~DUPLICATE_q\ & ( \PIPE3|Temp\(45) & ( ((!\PIPEAUX|Temp[0]~DUPLICATE_q\ & (\PIPE2|Temp\(50))) # (\PIPEAUX|Temp[0]~DUPLICATE_q\ & ((\PIPE4|Temp[13]~DUPLICATE_q\)))) # (\PIPEAUX|Temp\(1)) ) ) ) # ( 
-- !\PIPE2|Temp[10]~DUPLICATE_q\ & ( \PIPE3|Temp\(45) & ( (!\PIPEAUX|Temp[0]~DUPLICATE_q\ & (((\PIPEAUX|Temp\(1))) # (\PIPE2|Temp\(50)))) # (\PIPEAUX|Temp[0]~DUPLICATE_q\ & (((\PIPE4|Temp[13]~DUPLICATE_q\ & !\PIPEAUX|Temp\(1))))) ) ) ) # ( 
-- \PIPE2|Temp[10]~DUPLICATE_q\ & ( !\PIPE3|Temp\(45) & ( (!\PIPEAUX|Temp[0]~DUPLICATE_q\ & (\PIPE2|Temp\(50) & ((!\PIPEAUX|Temp\(1))))) # (\PIPEAUX|Temp[0]~DUPLICATE_q\ & (((\PIPEAUX|Temp\(1)) # (\PIPE4|Temp[13]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\PIPE2|Temp[10]~DUPLICATE_q\ & ( !\PIPE3|Temp\(45) & ( (!\PIPEAUX|Temp\(1) & ((!\PIPEAUX|Temp[0]~DUPLICATE_q\ & (\PIPE2|Temp\(50))) # (\PIPEAUX|Temp[0]~DUPLICATE_q\ & ((\PIPE4|Temp[13]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(50),
	datab => \PIPE4|ALT_INV_Temp[13]~DUPLICATE_q\,
	datac => \PIPEAUX|ALT_INV_Temp[0]~DUPLICATE_q\,
	datad => \PIPEAUX|ALT_INV_Temp\(1),
	datae => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	dataf => \PIPE3|ALT_INV_Temp\(45),
	combout => \mux_IN_ULA_4_2|Mux23~1_combout\);

-- Location: LABCELL_X79_Y42_N42
\mux_IN_ULA_4_2|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux23~0_combout\ = ( \mux_IN_ULA_4_2|Mux23~1_combout\ & ( \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( (\PIPE2|Temp\(50) & (((!\PIPE2|Temp[14]~DUPLICATE_q\) # (\PIPE2|Temp\(10))) # (\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux23~1_combout\ & ( \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( (\PIPE2|Temp\(50) & (((!\PIPE2|Temp[14]~DUPLICATE_q\) # (\PIPE2|Temp\(10))) # (\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2)))) ) ) ) # ( \mux_IN_ULA_4_2|Mux23~1_combout\ & ( 
-- !\mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010001010101010101000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(50),
	datab => \PIPEOPCODE_EXTEND_ESTAGE|ALT_INV_Temp\(2),
	datac => \PIPE2|ALT_INV_Temp[14]~DUPLICATE_q\,
	datad => \PIPE2|ALT_INV_Temp\(10),
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux23~1_combout\,
	dataf => \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|ALT_INV_X~0_combout\,
	combout => \mux_IN_ULA_4_2|Mux23~0_combout\);

-- Location: MLABCELL_X78_Y38_N48
\ULA1|ShiftRight0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~16_combout\ = ( !\ULA1|Add2~81_sumout\ & ( !\ULA1|Add2~45_sumout\ & ( (!\ULA1|Add2~65_sumout\ & (!\ULA1|Add2~77_sumout\ & (!\ULA1|Add2~73_sumout\ & !\ULA1|Add2~69_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~65_sumout\,
	datab => \ULA1|ALT_INV_Add2~77_sumout\,
	datac => \ULA1|ALT_INV_Add2~73_sumout\,
	datad => \ULA1|ALT_INV_Add2~69_sumout\,
	datae => \ULA1|ALT_INV_Add2~81_sumout\,
	dataf => \ULA1|ALT_INV_Add2~45_sumout\,
	combout => \ULA1|ShiftRight0~16_combout\);

-- Location: MLABCELL_X78_Y38_N54
\ULA1|ShiftRight0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~17_combout\ = ( !\ULA1|Add2~57_sumout\ & ( (!\ULA1|Add2~49_sumout\ & (!\ULA1|Add2~85_sumout\ & (!\ULA1|Add2~61_sumout\ & !\ULA1|Add2~53_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~49_sumout\,
	datab => \ULA1|ALT_INV_Add2~85_sumout\,
	datac => \ULA1|ALT_INV_Add2~61_sumout\,
	datad => \ULA1|ALT_INV_Add2~53_sumout\,
	dataf => \ULA1|ALT_INV_Add2~57_sumout\,
	combout => \ULA1|ShiftRight0~17_combout\);

-- Location: MLABCELL_X78_Y38_N30
\ULA1|ShiftRight0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~9_combout\ = ( \ULA1|ShiftRight0~17_combout\ & ( !\ULA1|Add2~37_sumout\ & ( (\ULA1|ShiftRight0~16_combout\ & (!\ULA1|Add2~33_sumout\ & (!\ULA1|Add2~25_sumout\ & !\ULA1|Add2~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftRight0~16_combout\,
	datab => \ULA1|ALT_INV_Add2~33_sumout\,
	datac => \ULA1|ALT_INV_Add2~25_sumout\,
	datad => \ULA1|ALT_INV_Add2~29_sumout\,
	datae => \ULA1|ALT_INV_ShiftRight0~17_combout\,
	dataf => \ULA1|ALT_INV_Add2~37_sumout\,
	combout => \ULA1|ShiftRight0~9_combout\);

-- Location: LABCELL_X77_Y42_N24
\ULA1|Mux21~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~7_combout\ = ( \ULA1|Add2~21_sumout\ & ( \ULA1|Add2~41_sumout\ & ( (\ULA1|Mux28~14_combout\ & (\mux_IN_ULA_4_2|Mux0~0_combout\ & (!\ULA1|Add2~17_sumout\ & !\ULA1|Mux17~1_combout\))) ) ) ) # ( !\ULA1|Add2~21_sumout\ & ( \ULA1|Add2~41_sumout\ & 
-- ( (\ULA1|Mux28~14_combout\ & (\mux_IN_ULA_4_2|Mux0~0_combout\ & (!\ULA1|Add2~17_sumout\ & !\ULA1|Mux17~1_combout\))) ) ) ) # ( \ULA1|Add2~21_sumout\ & ( !\ULA1|Add2~41_sumout\ & ( (\ULA1|Mux28~14_combout\ & (\mux_IN_ULA_4_2|Mux0~0_combout\ & 
-- (!\ULA1|Add2~17_sumout\ & !\ULA1|Mux17~1_combout\))) ) ) ) # ( !\ULA1|Add2~21_sumout\ & ( !\ULA1|Add2~41_sumout\ & ( (\ULA1|Mux28~14_combout\ & (\mux_IN_ULA_4_2|Mux0~0_combout\ & !\ULA1|Add2~17_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~14_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Add2~17_sumout\,
	datad => \ULA1|ALT_INV_Mux17~1_combout\,
	datae => \ULA1|ALT_INV_Add2~21_sumout\,
	dataf => \ULA1|ALT_INV_Add2~41_sumout\,
	combout => \ULA1|Mux21~7_combout\);

-- Location: MLABCELL_X78_Y38_N21
\ULA1|Mux21~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~8_combout\ = ( !\ULA1|Mux17~0_combout\ & ( (!\ULA1|Mux17~1_combout\) # (!\ULA1|Add2~105_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux17~1_combout\,
	datad => \ULA1|ALT_INV_Add2~105_sumout\,
	dataf => \ULA1|ALT_INV_Mux17~0_combout\,
	combout => \ULA1|Mux21~8_combout\);

-- Location: MLABCELL_X78_Y38_N24
\ULA1|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~0_combout\ = ( \rtl~54_combout\ & ( \rtl~48_combout\ & ( ((!\ULA1|Add2~9_sumout\ & ((\rtl~52_combout\))) # (\ULA1|Add2~9_sumout\ & (\rtl~46_combout\))) # (\ULA1|Add2~13_sumout\) ) ) ) # ( !\rtl~54_combout\ & ( \rtl~48_combout\ & ( 
-- (!\ULA1|Add2~9_sumout\ & (((\rtl~52_combout\ & !\ULA1|Add2~13_sumout\)))) # (\ULA1|Add2~9_sumout\ & (((\ULA1|Add2~13_sumout\)) # (\rtl~46_combout\))) ) ) ) # ( \rtl~54_combout\ & ( !\rtl~48_combout\ & ( (!\ULA1|Add2~9_sumout\ & (((\ULA1|Add2~13_sumout\) # 
-- (\rtl~52_combout\)))) # (\ULA1|Add2~9_sumout\ & (\rtl~46_combout\ & ((!\ULA1|Add2~13_sumout\)))) ) ) ) # ( !\rtl~54_combout\ & ( !\rtl~48_combout\ & ( (!\ULA1|Add2~13_sumout\ & ((!\ULA1|Add2~9_sumout\ & ((\rtl~52_combout\))) # (\ULA1|Add2~9_sumout\ & 
-- (\rtl~46_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~9_sumout\,
	datab => \ALT_INV_rtl~46_combout\,
	datac => \ALT_INV_rtl~52_combout\,
	datad => \ULA1|ALT_INV_Add2~13_sumout\,
	datae => \ALT_INV_rtl~54_combout\,
	dataf => \ALT_INV_rtl~48_combout\,
	combout => \ULA1|Mux21~0_combout\);

-- Location: MLABCELL_X78_Y38_N39
\ULA1|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~1_combout\ = ( \ULA1|Mux21~8_combout\ & ( \ULA1|Mux21~0_combout\ & ( (\ULA1|Mux21~7_combout\ & ((!\ULA1|Mux17~1_combout\) # ((\ULA1|ShiftRight0~9_combout\ & \ULA1|ShiftRight0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux17~1_combout\,
	datab => \ULA1|ALT_INV_ShiftRight0~9_combout\,
	datac => \ULA1|ALT_INV_ShiftRight0~7_combout\,
	datad => \ULA1|ALT_INV_Mux21~7_combout\,
	datae => \ULA1|ALT_INV_Mux21~8_combout\,
	dataf => \ULA1|ALT_INV_Mux21~0_combout\,
	combout => \ULA1|Mux21~1_combout\);

-- Location: MLABCELL_X72_Y38_N45
\rtl~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~188_combout\ = ( \rtl~47_combout\ & ( (!\ULA1|Add2~9_sumout\ & ((!\ULA1|Add2~13_sumout\) # (\rtl~172_combout\))) ) ) # ( !\rtl~47_combout\ & ( (!\ULA1|Add2~9_sumout\ & (\rtl~172_combout\ & \ULA1|Add2~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~9_sumout\,
	datac => \ALT_INV_rtl~172_combout\,
	datad => \ULA1|ALT_INV_Add2~13_sumout\,
	dataf => \ALT_INV_rtl~47_combout\,
	combout => \rtl~188_combout\);

-- Location: LABCELL_X71_Y40_N48
\rtl~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~130_combout\ = ( \mux_IN_ULA_4_1|Mux21~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux22~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux23~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux21~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux22~0_combout\ & 
-- ((\mux_IN_ULA_4_2|Mux31~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux23~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux21~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux22~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_1|Mux23~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux21~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux22~0_combout\ & ((\mux_IN_ULA_4_2|Mux31~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((\mux_IN_ULA_4_1|Mux23~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	combout => \rtl~130_combout\);

-- Location: LABCELL_X71_Y40_N45
\rtl~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~189_combout\ = ( \rtl~171_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (((\mux_IN_ULA_4_2|Mux28~1_combout\)) # (\rtl~130_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (((!\mux_IN_ULA_4_2|Mux28~1_combout\ & \rtl~94_combout\)))) ) ) # ( 
-- !\rtl~171_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~130_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~94_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000000111000001001100011111000100110001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~130_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datad => \ALT_INV_rtl~94_combout\,
	dataf => \ALT_INV_rtl~171_combout\,
	combout => \rtl~189_combout\);

-- Location: LABCELL_X77_Y38_N48
\ULA1|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~2_combout\ = ( \rtl~188_combout\ & ( \rtl~189_combout\ ) ) # ( !\rtl~188_combout\ & ( \rtl~189_combout\ & ( (!\ULA1|Mux17~3_combout\ & (!\ULA1|Mux17~0_combout\ & ((!\ULA1|Mux17~1_combout\) # (\ULA1|ShiftRight0~8_combout\)))) ) ) ) # ( 
-- \rtl~188_combout\ & ( !\rtl~189_combout\ & ( (((\ULA1|Mux17~1_combout\ & !\ULA1|ShiftRight0~8_combout\)) # (\ULA1|Mux17~0_combout\)) # (\ULA1|Mux17~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100111111111110001100000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux17~1_combout\,
	datab => \ULA1|ALT_INV_Mux17~3_combout\,
	datac => \ULA1|ALT_INV_ShiftRight0~8_combout\,
	datad => \ULA1|ALT_INV_Mux17~0_combout\,
	datae => \ALT_INV_rtl~188_combout\,
	dataf => \ALT_INV_rtl~189_combout\,
	combout => \ULA1|Mux21~2_combout\);

-- Location: LABCELL_X81_Y38_N51
\rtl~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~190_combout\ = ( \ULA1|ShiftRight2~1_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~56_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) # ( 
-- !\ULA1|ShiftRight2~1_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~56_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \ALT_INV_rtl~56_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight2~1_combout\,
	combout => \rtl~190_combout\);

-- Location: LABCELL_X74_Y42_N36
\ULA1|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~3_combout\ = ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( \rtl~61_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\) # (\rtl~57_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( \rtl~61_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- ((\rtl~59_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~55_combout\)) ) ) ) # ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( !\rtl~61_combout\ & ( (\mux_IN_ULA_4_2|Mux28~1_combout\ & \rtl~57_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( 
-- !\rtl~61_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~59_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~55_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~55_combout\,
	datab => \ALT_INV_rtl~59_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datad => \ALT_INV_rtl~57_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	dataf => \ALT_INV_rtl~61_combout\,
	combout => \ULA1|Mux21~3_combout\);

-- Location: MLABCELL_X72_Y40_N33
\ULA1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~41_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux21~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux21~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~38\ ))
-- \ULA1|Add0~42\ = CARRY(( \mux_IN_ULA_4_1|Mux21~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux21~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110010010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux21~0_combout\,
	cin => \ULA1|Add0~38\,
	sumout => \ULA1|Add0~41_sumout\,
	cout => \ULA1|Add0~42\);

-- Location: LABCELL_X73_Y42_N36
\ULA1|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~4_combout\ = ( \ULA1|Add0~41_sumout\ & ( \mux_IN_ULA_4_2|Mux21~0_combout\ & ( (!\ULA1|Mux28~15_combout\) # ((\mux_IN_ULA_4_1|Mux21~0_combout\ & ((\ULA1|Mux17~6_combout\) # (\ULA1|Mux19~4_combout\)))) ) ) ) # ( !\ULA1|Add0~41_sumout\ & ( 
-- \mux_IN_ULA_4_2|Mux21~0_combout\ & ( (\ULA1|Mux28~15_combout\ & (\mux_IN_ULA_4_1|Mux21~0_combout\ & ((\ULA1|Mux17~6_combout\) # (\ULA1|Mux19~4_combout\)))) ) ) ) # ( \ULA1|Add0~41_sumout\ & ( !\mux_IN_ULA_4_2|Mux21~0_combout\ & ( 
-- (!\ULA1|Mux28~15_combout\) # ((\mux_IN_ULA_4_1|Mux21~0_combout\ & \ULA1|Mux17~6_combout\)) ) ) ) # ( !\ULA1|Add0~41_sumout\ & ( !\mux_IN_ULA_4_2|Mux21~0_combout\ & ( (\ULA1|Mux28~15_combout\ & (\mux_IN_ULA_4_1|Mux21~0_combout\ & \ULA1|Mux17~6_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011110011001100111100000001000000111100110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux19~4_combout\,
	datab => \ULA1|ALT_INV_Mux28~15_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datad => \ULA1|ALT_INV_Mux17~6_combout\,
	datae => \ULA1|ALT_INV_Add0~41_sumout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux21~0_combout\,
	combout => \ULA1|Mux21~4_combout\);

-- Location: LABCELL_X74_Y42_N21
\ULA1|Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~5_combout\ = ( \ULA1|Mux17~5_combout\ & ( !\ULA1|Mux21~4_combout\ & ( (!\mux_IN_ULA_4_2|Mux27~0_combout\ & ((!\ULA1|Mux21~3_combout\))) # (\mux_IN_ULA_4_2|Mux27~0_combout\ & (!\rtl~190_combout\)) ) ) ) # ( !\ULA1|Mux17~5_combout\ & ( 
-- !\ULA1|Mux21~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \ALT_INV_rtl~190_combout\,
	datad => \ULA1|ALT_INV_Mux21~3_combout\,
	datae => \ULA1|ALT_INV_Mux17~5_combout\,
	dataf => \ULA1|ALT_INV_Mux21~4_combout\,
	combout => \ULA1|Mux21~5_combout\);

-- Location: LABCELL_X77_Y37_N36
\ULA1|Mux21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~6_combout\ = ( \ULA1|Mux19~2_combout\ & ( \ULA1|Mux21~5_combout\ & ( ((\ULA1|Mux19~0_combout\ & ((\ULA1|Mux21~1_combout\) # (\ULA1|Mux27~2_combout\)))) # (\ULA1|Mux21~2_combout\) ) ) ) # ( !\ULA1|Mux19~2_combout\ & ( \ULA1|Mux21~5_combout\ & ( 
-- (\ULA1|Mux19~0_combout\ & ((\ULA1|Mux21~1_combout\) # (\ULA1|Mux27~2_combout\))) ) ) ) # ( \ULA1|Mux19~2_combout\ & ( !\ULA1|Mux21~5_combout\ ) ) # ( !\ULA1|Mux19~2_combout\ & ( !\ULA1|Mux21~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000111000001110000011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~2_combout\,
	datab => \ULA1|ALT_INV_Mux21~1_combout\,
	datac => \ULA1|ALT_INV_Mux19~0_combout\,
	datad => \ULA1|ALT_INV_Mux21~2_combout\,
	datae => \ULA1|ALT_INV_Mux19~2_combout\,
	dataf => \ULA1|ALT_INV_Mux21~5_combout\,
	combout => \ULA1|Mux21~6_combout\);

-- Location: FF_X77_Y37_N38
\PIPE3|Temp[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux21~6_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(47));

-- Location: FF_X79_Y39_N55
\PIPE4|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(47),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(15));

-- Location: MLABCELL_X84_Y38_N39
\PIPE2|Temp[84]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[84]~feeder_combout\ = \registradores|G2:31:regb|Temp\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:31:regb|ALT_INV_Temp\(10),
	combout => \PIPE2|Temp[84]~feeder_combout\);

-- Location: FF_X84_Y38_N40
\PIPE2|Temp[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[84]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(10),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(84));

-- Location: MLABCELL_X82_Y40_N57
\mux_IN_ULA_4_1|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux21~0_combout\ = ( \PIPE2|Temp\(84) & ( (!\mux_IN_ULA_4_1|Mux16~2_combout\ & (!\mux_IN_ULA_4_1|Mux16~1_combout\)) # (\mux_IN_ULA_4_1|Mux16~2_combout\ & ((!\mux_IN_ULA_4_1|Mux16~1_combout\ & ((\PIPE3|Temp\(47)))) # 
-- (\mux_IN_ULA_4_1|Mux16~1_combout\ & (\PIPE4|Temp\(15))))) ) ) # ( !\PIPE2|Temp\(84) & ( (\mux_IN_ULA_4_1|Mux16~2_combout\ & ((!\mux_IN_ULA_4_1|Mux16~1_combout\ & ((\PIPE3|Temp\(47)))) # (\mux_IN_ULA_4_1|Mux16~1_combout\ & (\PIPE4|Temp\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110001001110011011000100111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux16~2_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux16~1_combout\,
	datac => \PIPE4|ALT_INV_Temp\(15),
	datad => \PIPE3|ALT_INV_Temp\(47),
	dataf => \PIPE2|ALT_INV_Temp\(84),
	combout => \mux_IN_ULA_4_1|Mux21~0_combout\);

-- Location: MLABCELL_X72_Y40_N36
\ULA1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~45_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux20~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux20~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~42\ ))
-- \ULA1|Add0~46\ = CARRY(( \mux_IN_ULA_4_1|Mux20~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux20~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110010010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux20~0_combout\,
	cin => \ULA1|Add0~42\,
	sumout => \ULA1|Add0~45_sumout\,
	cout => \ULA1|Add0~46\);

-- Location: LABCELL_X73_Y39_N3
\ULA1|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux20~3_combout\ = ( \ULA1|Mux19~4_combout\ & ( (!\ULA1|Mux17~6_combout\ & !\mux_IN_ULA_4_2|Mux20~0_combout\) ) ) # ( !\ULA1|Mux19~4_combout\ & ( !\ULA1|Mux17~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux17~6_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux20~0_combout\,
	dataf => \ULA1|ALT_INV_Mux19~4_combout\,
	combout => \ULA1|Mux20~3_combout\);

-- Location: MLABCELL_X78_Y37_N18
\rtl~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~74_combout\ = ( \mux_IN_ULA_4_1|Mux17~0_combout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux20~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux19~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux17~0_combout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux20~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux19~0_combout\))))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (!\mux_IN_ULA_4_2|Mux31~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_1|Mux17~0_combout\ & ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux20~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux19~0_combout\))))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux17~0_combout\ & ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux20~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux19~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	combout => \rtl~74_combout\);

-- Location: LABCELL_X81_Y39_N36
\rtl~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~70_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux10~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux9~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux11~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux10~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux9~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( 
-- (\mux_IN_ULA_4_1|Mux11~0_combout\ & \mux_IN_ULA_4_2|Mux31~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	combout => \rtl~70_combout\);

-- Location: MLABCELL_X78_Y37_N48
\rtl~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~76_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~3_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux15~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux13~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~3_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux14~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux16~3_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux15~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux13~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux16~3_combout\ & ( 
-- (\mux_IN_ULA_4_1|Mux14~0_combout\ & \mux_IN_ULA_4_2|Mux30~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\,
	combout => \rtl~76_combout\);

-- Location: MLABCELL_X78_Y37_N6
\ULA1|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux20~4_combout\ = ( \rtl~70_combout\ & ( \rtl~76_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~74_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\) # 
-- ((\rtl~72_combout\)))) ) ) ) # ( !\rtl~70_combout\ & ( \rtl~76_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~74_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- ((\rtl~72_combout\)))) ) ) ) # ( \rtl~70_combout\ & ( !\rtl~76_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~74_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\) # 
-- ((\rtl~72_combout\)))) ) ) ) # ( !\rtl~70_combout\ & ( !\rtl~76_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~74_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- ((\rtl~72_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datac => \ALT_INV_rtl~74_combout\,
	datad => \ALT_INV_rtl~72_combout\,
	datae => \ALT_INV_rtl~70_combout\,
	dataf => \ALT_INV_rtl~76_combout\,
	combout => \ULA1|Mux20~4_combout\);

-- Location: LABCELL_X79_Y41_N48
\rtl~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~71_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux1~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux3~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux2~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux4~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~71_combout\);

-- Location: MLABCELL_X78_Y37_N0
\ULA1|ShiftRight2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight2~2_combout\ = ( \rtl~71_combout\ & ( (\ULA1|Mux1~0_combout\) # (\mux_IN_ULA_4_1|Mux0~0_combout\) ) ) # ( !\rtl~71_combout\ & ( (\mux_IN_ULA_4_1|Mux0~0_combout\ & !\ULA1|Mux1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Mux1~0_combout\,
	dataf => \ALT_INV_rtl~71_combout\,
	combout => \ULA1|ShiftRight2~2_combout\);

-- Location: LABCELL_X73_Y39_N33
\ULA1|Mux20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux20~5_combout\ = ( \ULA1|ShiftRight2~2_combout\ & ( (\ULA1|Mux17~5_combout\ & ((\ULA1|Mux20~4_combout\) # (\mux_IN_ULA_4_2|Mux27~0_combout\))) ) ) # ( !\ULA1|ShiftRight2~2_combout\ & ( (\ULA1|Mux17~5_combout\ & (!\mux_IN_ULA_4_2|Mux27~0_combout\ & 
-- \ULA1|Mux20~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux17~5_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \ULA1|ALT_INV_Mux20~4_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight2~2_combout\,
	combout => \ULA1|Mux20~5_combout\);

-- Location: LABCELL_X73_Y39_N0
\ULA1|Mux20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux20~6_combout\ = ( !\ULA1|Mux20~5_combout\ & ( (!\ULA1|Mux28~15_combout\ & (((!\ULA1|Add0~45_sumout\)))) # (\ULA1|Mux28~15_combout\ & ((!\mux_IN_ULA_4_1|Mux20~0_combout\) # ((\ULA1|Mux20~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011110101111001001111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~15_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datac => \ULA1|ALT_INV_Add0~45_sumout\,
	datad => \ULA1|ALT_INV_Mux20~3_combout\,
	dataf => \ULA1|ALT_INV_Mux20~5_combout\,
	combout => \ULA1|Mux20~6_combout\);

-- Location: LABCELL_X79_Y41_N27
\ULA1|ShiftRight0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~10_combout\ = ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & !\ULA1|Add2~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Add2~5_sumout\,
	datad => \ULA1|ALT_INV_Add2~1_sumout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	combout => \ULA1|ShiftRight0~10_combout\);

-- Location: LABCELL_X79_Y41_N51
\rtl~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~64_combout\ = ( \ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux1~0_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux3~0_combout\ ) ) ) # ( \ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ & 
-- ( \mux_IN_ULA_4_1|Mux2~0_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux4~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datae => \ULA1|ALT_INV_Add2~1_sumout\,
	dataf => \ULA1|ALT_INV_Add2~5_sumout\,
	combout => \rtl~64_combout\);

-- Location: MLABCELL_X78_Y37_N3
\rtl~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~191_combout\ = ( \rtl~64_combout\ & ( (!\ULA1|Add2~9_sumout\ & ((!\ULA1|Add2~13_sumout\) # (\ULA1|ShiftRight0~10_combout\))) ) ) # ( !\rtl~64_combout\ & ( (\ULA1|Add2~13_sumout\ & (!\ULA1|Add2~9_sumout\ & \ULA1|ShiftRight0~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000010100000111100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~13_sumout\,
	datac => \ULA1|ALT_INV_Add2~9_sumout\,
	datad => \ULA1|ALT_INV_ShiftRight0~10_combout\,
	dataf => \ALT_INV_rtl~64_combout\,
	combout => \rtl~191_combout\);

-- Location: MLABCELL_X78_Y41_N54
\rtl~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~137_combout\ = ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( \mux_IN_ULA_4_1|Mux20~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\) # ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux21~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux23~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( \mux_IN_ULA_4_1|Mux20~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux21~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux23~0_combout\ & ((\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( !\mux_IN_ULA_4_1|Mux20~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((\mux_IN_ULA_4_1|Mux21~0_combout\ & \mux_IN_ULA_4_2|Mux31~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux23~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux20~0_combout\ & ( (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux21~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux23~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	combout => \rtl~137_combout\);

-- Location: LABCELL_X79_Y41_N0
\rtl~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~62_combout\ = ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( \mux_IN_ULA_4_1|Mux31~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux30~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( \mux_IN_ULA_4_1|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux30~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( !\mux_IN_ULA_4_1|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux28~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_1|Mux30~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux30~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	combout => \rtl~62_combout\);

-- Location: MLABCELL_X78_Y41_N30
\rtl~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~103_combout\ = ( \mux_IN_ULA_4_1|Mux27~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux25~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux26~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux27~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\) # 
-- (\mux_IN_ULA_4_1|Mux25~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux27~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_1|Mux25~0_combout\ & \mux_IN_ULA_4_2|Mux31~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux26~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux27~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_1|Mux25~0_combout\ & \mux_IN_ULA_4_2|Mux31~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux26~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	combout => \rtl~103_combout\);

-- Location: MLABCELL_X78_Y41_N0
\rtl~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~192_combout\ = ( \rtl~103_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~137_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~62_combout\))))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux28~1_combout\)) ) ) # ( !\rtl~103_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~137_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~62_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datac => \ALT_INV_rtl~137_combout\,
	datad => \ALT_INV_rtl~62_combout\,
	dataf => \ALT_INV_rtl~103_combout\,
	combout => \rtl~192_combout\);

-- Location: LABCELL_X73_Y38_N39
\ULA1|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux20~2_combout\ = ( \rtl~191_combout\ & ( \rtl~192_combout\ ) ) # ( !\rtl~191_combout\ & ( \rtl~192_combout\ & ( (!\ULA1|Mux17~0_combout\ & (!\ULA1|Mux17~3_combout\ & ((!\ULA1|Mux17~1_combout\) # (\ULA1|ShiftRight0~8_combout\)))) ) ) ) # ( 
-- \rtl~191_combout\ & ( !\rtl~192_combout\ & ( (((\ULA1|Mux17~1_combout\ & !\ULA1|ShiftRight0~8_combout\)) # (\ULA1|Mux17~3_combout\)) # (\ULA1|Mux17~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011111110101111110000000101000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux17~0_combout\,
	datab => \ULA1|ALT_INV_Mux17~1_combout\,
	datac => \ULA1|ALT_INV_Mux17~3_combout\,
	datad => \ULA1|ALT_INV_ShiftRight0~8_combout\,
	datae => \ALT_INV_rtl~191_combout\,
	dataf => \ALT_INV_rtl~192_combout\,
	combout => \ULA1|Mux20~2_combout\);

-- Location: LABCELL_X80_Y41_N6
\rtl~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~67_combout\ = ( \ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux19~0_combout\ ) ) ) # ( \ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ 
-- & ( \mux_IN_ULA_4_1|Mux18~0_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux20~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datae => \ULA1|ALT_INV_Add2~1_sumout\,
	dataf => \ULA1|ALT_INV_Add2~5_sumout\,
	combout => \rtl~67_combout\);

-- Location: LABCELL_X79_Y41_N30
\rtl~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~65_combout\ = ( \ULA1|Add2~1_sumout\ & ( \mux_IN_ULA_4_1|Mux6~0_combout\ & ( (!\ULA1|Add2~5_sumout\) # (\mux_IN_ULA_4_1|Mux5~0_combout\) ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( \mux_IN_ULA_4_1|Mux6~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & 
-- ((\mux_IN_ULA_4_1|Mux8~0_combout\))) # (\ULA1|Add2~5_sumout\ & (\mux_IN_ULA_4_1|Mux7~0_combout\)) ) ) ) # ( \ULA1|Add2~1_sumout\ & ( !\mux_IN_ULA_4_1|Mux6~0_combout\ & ( (\mux_IN_ULA_4_1|Mux5~0_combout\ & \ULA1|Add2~5_sumout\) ) ) ) # ( 
-- !\ULA1|Add2~1_sumout\ & ( !\mux_IN_ULA_4_1|Mux6~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & ((\mux_IN_ULA_4_1|Mux8~0_combout\))) # (\ULA1|Add2~5_sumout\ & (\mux_IN_ULA_4_1|Mux7~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datad => \ULA1|ALT_INV_Add2~5_sumout\,
	datae => \ULA1|ALT_INV_Add2~1_sumout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	combout => \rtl~65_combout\);

-- Location: LABCELL_X80_Y41_N42
\rtl~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~69_combout\ = ( \mux_IN_ULA_4_1|Mux16~3_combout\ & ( \ULA1|Add2~5_sumout\ & ( (!\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux15~0_combout\)) # (\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux13~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux16~3_combout\ & ( 
-- \ULA1|Add2~5_sumout\ & ( (!\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux15~0_combout\)) # (\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux13~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux16~3_combout\ & ( !\ULA1|Add2~5_sumout\ & ( (!\ULA1|Add2~1_sumout\) # 
-- (\mux_IN_ULA_4_1|Mux14~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux16~3_combout\ & ( !\ULA1|Add2~5_sumout\ & ( (\ULA1|Add2~1_sumout\ & \mux_IN_ULA_4_1|Mux14~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~1_sumout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\,
	dataf => \ULA1|ALT_INV_Add2~5_sumout\,
	combout => \rtl~69_combout\);

-- Location: LABCELL_X79_Y41_N42
\rtl~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~63_combout\ = ( \ULA1|Add2~1_sumout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & (\mux_IN_ULA_4_1|Mux10~0_combout\)) # (\ULA1|Add2~5_sumout\ & ((\mux_IN_ULA_4_1|Mux9~0_combout\))) ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( 
-- \mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\ULA1|Add2~5_sumout\) # (\mux_IN_ULA_4_1|Mux11~0_combout\) ) ) ) # ( \ULA1|Add2~1_sumout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & (\mux_IN_ULA_4_1|Mux10~0_combout\)) # (\ULA1|Add2~5_sumout\ 
-- & ((\mux_IN_ULA_4_1|Mux9~0_combout\))) ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( (\mux_IN_ULA_4_1|Mux11~0_combout\ & \ULA1|Add2~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datad => \ULA1|ALT_INV_Add2~5_sumout\,
	datae => \ULA1|ALT_INV_Add2~1_sumout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	combout => \rtl~63_combout\);

-- Location: LABCELL_X79_Y41_N54
\ULA1|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux20~0_combout\ = ( \rtl~69_combout\ & ( \rtl~63_combout\ & ( (!\ULA1|Add2~13_sumout\ & (((\ULA1|Add2~9_sumout\)) # (\rtl~67_combout\))) # (\ULA1|Add2~13_sumout\ & (((!\ULA1|Add2~9_sumout\) # (\rtl~65_combout\)))) ) ) ) # ( !\rtl~69_combout\ & ( 
-- \rtl~63_combout\ & ( (!\ULA1|Add2~13_sumout\ & (((\ULA1|Add2~9_sumout\)) # (\rtl~67_combout\))) # (\ULA1|Add2~13_sumout\ & (((\ULA1|Add2~9_sumout\ & \rtl~65_combout\)))) ) ) ) # ( \rtl~69_combout\ & ( !\rtl~63_combout\ & ( (!\ULA1|Add2~13_sumout\ & 
-- (\rtl~67_combout\ & (!\ULA1|Add2~9_sumout\))) # (\ULA1|Add2~13_sumout\ & (((!\ULA1|Add2~9_sumout\) # (\rtl~65_combout\)))) ) ) ) # ( !\rtl~69_combout\ & ( !\rtl~63_combout\ & ( (!\ULA1|Add2~13_sumout\ & (\rtl~67_combout\ & (!\ULA1|Add2~9_sumout\))) # 
-- (\ULA1|Add2~13_sumout\ & (((\ULA1|Add2~9_sumout\ & \rtl~65_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~67_combout\,
	datab => \ULA1|ALT_INV_Add2~13_sumout\,
	datac => \ULA1|ALT_INV_Add2~9_sumout\,
	datad => \ALT_INV_rtl~65_combout\,
	datae => \ALT_INV_rtl~69_combout\,
	dataf => \ALT_INV_rtl~63_combout\,
	combout => \ULA1|Mux20~0_combout\);

-- Location: MLABCELL_X78_Y38_N36
\ULA1|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux20~1_combout\ = ( \ULA1|Mux21~8_combout\ & ( \ULA1|Mux20~0_combout\ & ( (\ULA1|Mux21~7_combout\ & ((!\ULA1|Mux17~1_combout\) # ((\ULA1|ShiftRight0~9_combout\ & \ULA1|ShiftRight0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux17~1_combout\,
	datab => \ULA1|ALT_INV_ShiftRight0~9_combout\,
	datac => \ULA1|ALT_INV_Mux21~7_combout\,
	datad => \ULA1|ALT_INV_ShiftRight0~7_combout\,
	datae => \ULA1|ALT_INV_Mux21~8_combout\,
	dataf => \ULA1|ALT_INV_Mux20~0_combout\,
	combout => \ULA1|Mux20~1_combout\);

-- Location: LABCELL_X77_Y40_N30
\ULA1|Mux20~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux20~7_combout\ = ( \ULA1|Mux19~2_combout\ & ( \ULA1|Mux20~1_combout\ & ( ((!\ULA1|Mux20~6_combout\) # (\ULA1|Mux20~2_combout\)) # (\ULA1|Mux19~0_combout\) ) ) ) # ( !\ULA1|Mux19~2_combout\ & ( \ULA1|Mux20~1_combout\ & ( (!\ULA1|Mux20~6_combout\) # 
-- (\ULA1|Mux19~0_combout\) ) ) ) # ( \ULA1|Mux19~2_combout\ & ( !\ULA1|Mux20~1_combout\ & ( (!\ULA1|Mux20~6_combout\) # (((\ULA1|Mux19~0_combout\ & \ULA1|Mux27~2_combout\)) # (\ULA1|Mux20~2_combout\)) ) ) ) # ( !\ULA1|Mux19~2_combout\ & ( 
-- !\ULA1|Mux20~1_combout\ & ( (!\ULA1|Mux20~6_combout\) # ((\ULA1|Mux19~0_combout\ & \ULA1|Mux27~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111110001111100011111111111110101111101011111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux19~0_combout\,
	datab => \ULA1|ALT_INV_Mux27~2_combout\,
	datac => \ULA1|ALT_INV_Mux20~6_combout\,
	datad => \ULA1|ALT_INV_Mux20~2_combout\,
	datae => \ULA1|ALT_INV_Mux19~2_combout\,
	dataf => \ULA1|ALT_INV_Mux20~1_combout\,
	combout => \ULA1|Mux20~7_combout\);

-- Location: FF_X77_Y40_N32
\PIPE3|Temp[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux20~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(48));

-- Location: FF_X74_Y40_N1
\PIPE4|Temp[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(48),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[16]~DUPLICATE_q\);

-- Location: FF_X87_Y39_N16
\registradores|G2:31:regb|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[16]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(11));

-- Location: MLABCELL_X84_Y40_N6
\PIPE2|Temp[85]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[85]~feeder_combout\ = ( \registradores|G2:31:regb|Temp\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(11),
	combout => \PIPE2|Temp[85]~feeder_combout\);

-- Location: FF_X84_Y40_N7
\PIPE2|Temp[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[85]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(11),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(85));

-- Location: FF_X77_Y40_N31
\PIPE3|Temp[48]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux20~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp[48]~DUPLICATE_q\);

-- Location: MLABCELL_X82_Y40_N54
\mux_IN_ULA_4_1|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux20~0_combout\ = ( \PIPE3|Temp[48]~DUPLICATE_q\ & ( (!\mux_IN_ULA_4_1|Mux16~2_combout\ & (!\mux_IN_ULA_4_1|Mux16~1_combout\ & (\PIPE2|Temp\(85)))) # (\mux_IN_ULA_4_1|Mux16~2_combout\ & ((!\mux_IN_ULA_4_1|Mux16~1_combout\) # 
-- ((\PIPE4|Temp[16]~DUPLICATE_q\)))) ) ) # ( !\PIPE3|Temp[48]~DUPLICATE_q\ & ( (!\mux_IN_ULA_4_1|Mux16~2_combout\ & (!\mux_IN_ULA_4_1|Mux16~1_combout\ & (\PIPE2|Temp\(85)))) # (\mux_IN_ULA_4_1|Mux16~2_combout\ & (\mux_IN_ULA_4_1|Mux16~1_combout\ & 
-- ((\PIPE4|Temp[16]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001000010000001100101001100010111010100110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux16~2_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux16~1_combout\,
	datac => \PIPE2|ALT_INV_Temp\(85),
	datad => \PIPE4|ALT_INV_Temp[16]~DUPLICATE_q\,
	dataf => \PIPE3|ALT_INV_Temp[48]~DUPLICATE_q\,
	combout => \mux_IN_ULA_4_1|Mux20~0_combout\);

-- Location: LABCELL_X81_Y37_N30
\rtl~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~39_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux21~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux19~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux20~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux21~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux19~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux20~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	combout => \rtl~39_combout\);

-- Location: LABCELL_X81_Y41_N51
\rtl~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~40_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux23~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux25~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux26~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~40_combout\);

-- Location: LABCELL_X80_Y37_N24
\ULA1|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux26~3_combout\ = ( \mux_IN_ULA_4_2|Mux28~1_combout\ & ( \rtl~40_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~41_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~33_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~1_combout\ & ( 
-- \rtl~40_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\) # (\rtl~39_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux28~1_combout\ & ( !\rtl~40_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~41_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- ((\rtl~33_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~1_combout\ & ( !\rtl~40_combout\ & ( (\rtl~39_combout\ & \mux_IN_ULA_4_2|Mux29~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~41_combout\,
	datab => \ALT_INV_rtl~33_combout\,
	datac => \ALT_INV_rtl~39_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	dataf => \ALT_INV_rtl~40_combout\,
	combout => \ULA1|Mux26~3_combout\);

-- Location: LABCELL_X77_Y37_N54
\rtl~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~85_combout\ = ( \rtl~34_combout\ & ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\) # (\mux_IN_ULA_4_1|Mux0~0_combout\) ) ) ) # ( !\rtl~34_combout\ & ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( (\mux_IN_ULA_4_1|Mux0~0_combout\ & 
-- \mux_IN_ULA_4_2|Mux28~1_combout\) ) ) ) # ( \rtl~34_combout\ & ( !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~35_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~170_combout\))) ) ) ) # ( !\rtl~34_combout\ & ( 
-- !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~35_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~170_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datab => \ALT_INV_rtl~35_combout\,
	datac => \ALT_INV_rtl~170_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datae => \ALT_INV_rtl~34_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	combout => \rtl~85_combout\);

-- Location: LABCELL_X77_Y37_N12
\ULA1|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux26~4_combout\ = ( \mux_IN_ULA_4_1|Mux26~0_combout\ & ( \ULA1|Add0~21_sumout\ & ( (!\ULA1|Mux28~15_combout\) # (((\ULA1|Mux19~4_combout\ & \mux_IN_ULA_4_2|Mux26~1_combout\)) # (\ULA1|Mux17~6_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux26~0_combout\ & 
-- ( \ULA1|Add0~21_sumout\ & ( !\ULA1|Mux28~15_combout\ ) ) ) # ( \mux_IN_ULA_4_1|Mux26~0_combout\ & ( !\ULA1|Add0~21_sumout\ & ( (\ULA1|Mux28~15_combout\ & (((\ULA1|Mux19~4_combout\ & \mux_IN_ULA_4_2|Mux26~1_combout\)) # (\ULA1|Mux17~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010001010110101010101010101010111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~15_combout\,
	datab => \ULA1|ALT_INV_Mux19~4_combout\,
	datac => \ULA1|ALT_INV_Mux17~6_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux26~1_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~21_sumout\,
	combout => \ULA1|Mux26~4_combout\);

-- Location: LABCELL_X77_Y37_N33
\ULA1|Mux26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux26~5_combout\ = ( \ULA1|Mux17~5_combout\ & ( !\ULA1|Mux26~4_combout\ & ( (!\mux_IN_ULA_4_2|Mux27~0_combout\ & (!\ULA1|Mux26~3_combout\)) # (\mux_IN_ULA_4_2|Mux27~0_combout\ & ((!\rtl~85_combout\))) ) ) ) # ( !\ULA1|Mux17~5_combout\ & ( 
-- !\ULA1|Mux26~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111100111100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \ULA1|ALT_INV_Mux26~3_combout\,
	datad => \ALT_INV_rtl~85_combout\,
	datae => \ULA1|ALT_INV_Mux17~5_combout\,
	dataf => \ULA1|ALT_INV_Mux26~4_combout\,
	combout => \ULA1|Mux26~5_combout\);

-- Location: LABCELL_X81_Y39_N45
\rtl~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~175_combout\ = ( \rtl~169_combout\ & ( (!\ULA1|Add2~9_sumout\ & ((!\ULA1|Add2~13_sumout\ & (\rtl~24_combout\)) # (\ULA1|Add2~13_sumout\ & ((\rtl~23_combout\))))) # (\ULA1|Add2~9_sumout\ & (((!\ULA1|Add2~13_sumout\)))) ) ) # ( !\rtl~169_combout\ & ( 
-- (!\ULA1|Add2~9_sumout\ & ((!\ULA1|Add2~13_sumout\ & (\rtl~24_combout\)) # (\ULA1|Add2~13_sumout\ & ((\rtl~23_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100000101001110111000010100111011100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~9_sumout\,
	datab => \ALT_INV_rtl~24_combout\,
	datac => \ALT_INV_rtl~23_combout\,
	datad => \ULA1|ALT_INV_Add2~13_sumout\,
	dataf => \ALT_INV_rtl~169_combout\,
	combout => \rtl~175_combout\);

-- Location: LABCELL_X73_Y38_N3
\rtl~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~176_combout\ = ( \rtl~168_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\mux_IN_ULA_4_2|Mux29~1_combout\) # (\rtl~86_combout\))) ) ) # ( !\rtl~168_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~86_combout\ & 
-- !\mux_IN_ULA_4_2|Mux29~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datac => \ALT_INV_rtl~86_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	dataf => \ALT_INV_rtl~168_combout\,
	combout => \rtl~176_combout\);

-- Location: LABCELL_X77_Y38_N51
\ULA1|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux26~2_combout\ = ( \rtl~175_combout\ & ( \rtl~176_combout\ ) ) # ( !\rtl~175_combout\ & ( \rtl~176_combout\ & ( (!\ULA1|Mux17~3_combout\ & (!\ULA1|Mux17~0_combout\ & ((!\ULA1|Mux17~1_combout\) # (\ULA1|ShiftRight0~8_combout\)))) ) ) ) # ( 
-- \rtl~175_combout\ & ( !\rtl~176_combout\ & ( (((\ULA1|Mux17~1_combout\ & !\ULA1|ShiftRight0~8_combout\)) # (\ULA1|Mux17~0_combout\)) # (\ULA1|Mux17~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011111110011111110000000110000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux17~1_combout\,
	datab => \ULA1|ALT_INV_Mux17~3_combout\,
	datac => \ULA1|ALT_INV_Mux17~0_combout\,
	datad => \ULA1|ALT_INV_ShiftRight0~8_combout\,
	datae => \ALT_INV_rtl~175_combout\,
	dataf => \ALT_INV_rtl~176_combout\,
	combout => \ULA1|Mux26~2_combout\);

-- Location: LABCELL_X81_Y41_N48
\rtl~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~31_combout\ = ( \ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux23~0_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux25~0_combout\ ) ) ) # ( \ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ 
-- & ( \mux_IN_ULA_4_1|Mux24~0_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux26~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datae => \ULA1|ALT_INV_Add2~1_sumout\,
	dataf => \ULA1|ALT_INV_Add2~5_sumout\,
	combout => \rtl~31_combout\);

-- Location: LABCELL_X81_Y41_N3
\ULA1|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux26~0_combout\ = ( \rtl~22_combout\ & ( \rtl~31_combout\ & ( (!\ULA1|Add2~13_sumout\ & ((!\ULA1|Add2~9_sumout\) # ((\rtl~32_combout\)))) # (\ULA1|Add2~13_sumout\ & (((\rtl~30_combout\)) # (\ULA1|Add2~9_sumout\))) ) ) ) # ( !\rtl~22_combout\ & ( 
-- \rtl~31_combout\ & ( (!\ULA1|Add2~13_sumout\ & ((!\ULA1|Add2~9_sumout\) # ((\rtl~32_combout\)))) # (\ULA1|Add2~13_sumout\ & (!\ULA1|Add2~9_sumout\ & (\rtl~30_combout\))) ) ) ) # ( \rtl~22_combout\ & ( !\rtl~31_combout\ & ( (!\ULA1|Add2~13_sumout\ & 
-- (\ULA1|Add2~9_sumout\ & ((\rtl~32_combout\)))) # (\ULA1|Add2~13_sumout\ & (((\rtl~30_combout\)) # (\ULA1|Add2~9_sumout\))) ) ) ) # ( !\rtl~22_combout\ & ( !\rtl~31_combout\ & ( (!\ULA1|Add2~13_sumout\ & (\ULA1|Add2~9_sumout\ & ((\rtl~32_combout\)))) # 
-- (\ULA1|Add2~13_sumout\ & (!\ULA1|Add2~9_sumout\ & (\rtl~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~13_sumout\,
	datab => \ULA1|ALT_INV_Add2~9_sumout\,
	datac => \ALT_INV_rtl~30_combout\,
	datad => \ALT_INV_rtl~32_combout\,
	datae => \ALT_INV_rtl~22_combout\,
	dataf => \ALT_INV_rtl~31_combout\,
	combout => \ULA1|Mux26~0_combout\);

-- Location: LABCELL_X77_Y41_N9
\ULA1|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux26~1_combout\ = ( \ULA1|Mux28~14_combout\ & ( \ULA1|Mux26~0_combout\ & ( (!\ULA1|Add2~17_sumout\ & (!\ULA1|Mux17~0_combout\ & (!\ULA1|Mux17~2_combout\ & \mux_IN_ULA_4_2|Mux0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~17_sumout\,
	datab => \ULA1|ALT_INV_Mux17~0_combout\,
	datac => \ULA1|ALT_INV_Mux17~2_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_Mux28~14_combout\,
	dataf => \ULA1|ALT_INV_Mux26~0_combout\,
	combout => \ULA1|Mux26~1_combout\);

-- Location: LABCELL_X77_Y40_N3
\ULA1|Mux26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux26~6_combout\ = ( \ULA1|Mux26~2_combout\ & ( \ULA1|Mux26~1_combout\ & ( ((!\ULA1|Mux26~5_combout\) # (\ULA1|Mux19~2_combout\)) # (\ULA1|Mux19~0_combout\) ) ) ) # ( !\ULA1|Mux26~2_combout\ & ( \ULA1|Mux26~1_combout\ & ( (!\ULA1|Mux26~5_combout\) # 
-- (\ULA1|Mux19~0_combout\) ) ) ) # ( \ULA1|Mux26~2_combout\ & ( !\ULA1|Mux26~1_combout\ & ( (!\ULA1|Mux26~5_combout\) # (((\ULA1|Mux19~0_combout\ & \ULA1|Mux27~2_combout\)) # (\ULA1|Mux19~2_combout\)) ) ) ) # ( !\ULA1|Mux26~2_combout\ & ( 
-- !\ULA1|Mux26~1_combout\ & ( (!\ULA1|Mux26~5_combout\) # ((\ULA1|Mux19~0_combout\ & \ULA1|Mux27~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111110001111100011111111111110101111101011111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux19~0_combout\,
	datab => \ULA1|ALT_INV_Mux27~2_combout\,
	datac => \ULA1|ALT_INV_Mux26~5_combout\,
	datad => \ULA1|ALT_INV_Mux19~2_combout\,
	datae => \ULA1|ALT_INV_Mux26~2_combout\,
	dataf => \ULA1|ALT_INV_Mux26~1_combout\,
	combout => \ULA1|Mux26~6_combout\);

-- Location: FF_X77_Y40_N2
\PIPE3|Temp[42]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux26~6_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp[42]~DUPLICATE_q\);

-- Location: LABCELL_X85_Y41_N54
\PIPE2|Temp[79]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[79]~feeder_combout\ = \registradores|G2:31:regb|Temp\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registradores|G2:31:regb|ALT_INV_Temp\(5),
	combout => \PIPE2|Temp[79]~feeder_combout\);

-- Location: FF_X88_Y40_N19
\registradores|G2:0:regb|Temp[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp[5]~DUPLICATE_q\);

-- Location: FF_X85_Y41_N55
\PIPE2|Temp[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[79]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp[5]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(79));

-- Location: LABCELL_X81_Y40_N24
\mux_IN_ULA_4_1|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux26~0_combout\ = ( \mux_IN_ULA_4_1|Mux16~1_combout\ & ( (\PIPE4|Temp[10]~DUPLICATE_q\ & \mux_IN_ULA_4_1|Mux16~2_combout\) ) ) # ( !\mux_IN_ULA_4_1|Mux16~1_combout\ & ( (!\mux_IN_ULA_4_1|Mux16~2_combout\ & ((\PIPE2|Temp\(79)))) # 
-- (\mux_IN_ULA_4_1|Mux16~2_combout\ & (\PIPE3|Temp[42]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp[42]~DUPLICATE_q\,
	datab => \PIPE2|ALT_INV_Temp\(79),
	datac => \PIPE4|ALT_INV_Temp[10]~DUPLICATE_q\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux16~2_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~1_combout\,
	combout => \mux_IN_ULA_4_1|Mux26~0_combout\);

-- Location: LABCELL_X73_Y41_N54
\rtl~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~86_combout\ = ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( \mux_IN_ULA_4_1|Mux27~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux28~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( \mux_IN_ULA_4_1|Mux27~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux28~0_combout\))))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((!\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( !\mux_IN_ULA_4_1|Mux27~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux28~0_combout\))))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( !\mux_IN_ULA_4_1|Mux27~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux28~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	combout => \rtl~86_combout\);

-- Location: LABCELL_X73_Y41_N0
\rtl~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~146_combout\ = ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( \mux_IN_ULA_4_1|Mux20~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\) # ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux19~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux21~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( \mux_IN_ULA_4_1|Mux20~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux19~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\) # ((\mux_IN_ULA_4_1|Mux21~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( !\mux_IN_ULA_4_1|Mux20~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux31~0_combout\) # ((\mux_IN_ULA_4_1|Mux19~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux21~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux20~0_combout\ & ( (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux19~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux21~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	combout => \rtl~146_combout\);

-- Location: LABCELL_X73_Y41_N42
\rtl~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~147_combout\ = ( \rtl~146_combout\ & ( \rtl~121_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\) # ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~86_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~168_combout\)))) ) ) ) # ( !\rtl~146_combout\ & 
-- ( \rtl~121_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~86_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- ((\rtl~168_combout\))))) ) ) ) # ( \rtl~146_combout\ & ( !\rtl~121_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~86_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~168_combout\))))) ) ) ) # ( !\rtl~146_combout\ & ( !\rtl~121_combout\ & ( (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~86_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- ((\rtl~168_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~86_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datac => \ALT_INV_rtl~168_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datae => \ALT_INV_rtl~146_combout\,
	dataf => \ALT_INV_rtl~121_combout\,
	combout => \rtl~147_combout\);

-- Location: LABCELL_X73_Y41_N48
\rtl~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~155_combout\ = ( \mux_IN_ULA_4_1|Mux16~3_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux14~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux15~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux16~3_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux14~0_combout\ & (!\mux_IN_ULA_4_2|Mux30~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_1|Mux15~0_combout\) # (\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux16~3_combout\ & ( !\mux_IN_ULA_4_1|Mux17~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_1|Mux14~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((!\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux15~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux16~3_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux17~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux14~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux15~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	combout => \rtl~155_combout\);

-- Location: LABCELL_X73_Y39_N51
\ULA1|Mux28~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~8_combout\ = ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( !\mux_IN_ULA_4_2|Mux27~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	combout => \ULA1|Mux28~8_combout\);

-- Location: LABCELL_X83_Y40_N39
\ULA1|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~2_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & \mux_IN_ULA_4_2|Mux30~0_combout\) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_2|Mux28~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \ULA1|Mux1~2_combout\);

-- Location: LABCELL_X83_Y40_N30
\ULA1|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~3_combout\ = ( !\mux_IN_ULA_4_2|Mux28~1_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \ULA1|Mux1~3_combout\);

-- Location: LABCELL_X74_Y42_N0
\rtl~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~159_combout\ = ( \mux_IN_ULA_4_1|Mux13~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux10~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux11~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux13~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux10~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux11~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux13~0_combout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux10~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux11~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux13~0_combout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux10~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	combout => \rtl~159_combout\);

-- Location: MLABCELL_X72_Y41_N42
\ULA1|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux2~2_combout\ = ( \rtl~159_combout\ & ( \mux_IN_ULA_4_1|Mux3~0_combout\ & ( (!\ULA1|Mux1~2_combout\) # ((!\ULA1|Mux1~3_combout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\))) # (\ULA1|Mux1~3_combout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\))) ) ) ) # ( 
-- !\rtl~159_combout\ & ( \mux_IN_ULA_4_1|Mux3~0_combout\ & ( (!\ULA1|Mux1~2_combout\ & (((\ULA1|Mux1~3_combout\)))) # (\ULA1|Mux1~2_combout\ & ((!\ULA1|Mux1~3_combout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\))) # (\ULA1|Mux1~3_combout\ & 
-- (\mux_IN_ULA_4_1|Mux5~0_combout\)))) ) ) ) # ( \rtl~159_combout\ & ( !\mux_IN_ULA_4_1|Mux3~0_combout\ & ( (!\ULA1|Mux1~2_combout\ & (((!\ULA1|Mux1~3_combout\)))) # (\ULA1|Mux1~2_combout\ & ((!\ULA1|Mux1~3_combout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\))) # 
-- (\ULA1|Mux1~3_combout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\)))) ) ) ) # ( !\rtl~159_combout\ & ( !\mux_IN_ULA_4_1|Mux3~0_combout\ & ( (\ULA1|Mux1~2_combout\ & ((!\ULA1|Mux1~3_combout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\))) # (\ULA1|Mux1~3_combout\ & 
-- (\mux_IN_ULA_4_1|Mux5~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux1~2_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datac => \ULA1|ALT_INV_Mux1~3_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datae => \ALT_INV_rtl~159_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	combout => \ULA1|Mux2~2_combout\);

-- Location: LABCELL_X74_Y42_N30
\rtl~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~163_combout\ = ( \mux_IN_ULA_4_1|Mux9~0_combout\ & ( \mux_IN_ULA_4_1|Mux8~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux6~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux7~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux9~0_combout\ & ( \mux_IN_ULA_4_1|Mux8~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_1|Mux6~0_combout\) # (\mux_IN_ULA_4_2|Mux30~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux7~0_combout\ & (!\mux_IN_ULA_4_2|Mux30~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux9~0_combout\ & ( !\mux_IN_ULA_4_1|Mux8~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux6~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_1|Mux7~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux9~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux8~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux6~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux7~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	combout => \rtl~163_combout\);

-- Location: LABCELL_X73_Y41_N18
\ULA1|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux2~3_combout\ = ( \ULA1|Mux2~2_combout\ & ( \rtl~163_combout\ & ( (!\ULA1|Mux28~7_combout\ & (((\ULA1|Mux28~8_combout\)) # (\rtl~147_combout\))) # (\ULA1|Mux28~7_combout\ & (((!\ULA1|Mux28~8_combout\) # (\rtl~155_combout\)))) ) ) ) # ( 
-- !\ULA1|Mux2~2_combout\ & ( \rtl~163_combout\ & ( (!\ULA1|Mux28~7_combout\ & (((\ULA1|Mux28~8_combout\)) # (\rtl~147_combout\))) # (\ULA1|Mux28~7_combout\ & (((\rtl~155_combout\ & \ULA1|Mux28~8_combout\)))) ) ) ) # ( \ULA1|Mux2~2_combout\ & ( 
-- !\rtl~163_combout\ & ( (!\ULA1|Mux28~7_combout\ & (\rtl~147_combout\ & ((!\ULA1|Mux28~8_combout\)))) # (\ULA1|Mux28~7_combout\ & (((!\ULA1|Mux28~8_combout\) # (\rtl~155_combout\)))) ) ) ) # ( !\ULA1|Mux2~2_combout\ & ( !\rtl~163_combout\ & ( 
-- (!\ULA1|Mux28~7_combout\ & (\rtl~147_combout\ & ((!\ULA1|Mux28~8_combout\)))) # (\ULA1|Mux28~7_combout\ & (((\rtl~155_combout\ & \ULA1|Mux28~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~7_combout\,
	datab => \ALT_INV_rtl~147_combout\,
	datac => \ALT_INV_rtl~155_combout\,
	datad => \ULA1|ALT_INV_Mux28~8_combout\,
	datae => \ULA1|ALT_INV_Mux2~2_combout\,
	dataf => \ALT_INV_rtl~163_combout\,
	combout => \ULA1|Mux2~3_combout\);

-- Location: LABCELL_X75_Y39_N48
\ULA1|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~4_combout\ = ( \ULA1|Add2~17_sumout\ & ( \ULA1|ShiftRight0~2_combout\ & ( \ULA1|Mux28~0_combout\ ) ) ) # ( !\ULA1|Add2~17_sumout\ & ( \ULA1|ShiftRight0~2_combout\ & ( (\ULA1|Mux28~0_combout\ & ((!\ULA1|ShiftRight0~4_combout\) # 
-- ((!\mux_IN_ULA_4_2|Mux0~0_combout\) # (\ULA1|Add2~21_sumout\)))) ) ) ) # ( \ULA1|Add2~17_sumout\ & ( !\ULA1|ShiftRight0~2_combout\ & ( \ULA1|Mux28~0_combout\ ) ) ) # ( !\ULA1|Add2~17_sumout\ & ( !\ULA1|ShiftRight0~2_combout\ & ( \ULA1|Mux28~0_combout\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010100010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~0_combout\,
	datab => \ULA1|ALT_INV_ShiftRight0~4_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Add2~21_sumout\,
	datae => \ULA1|ALT_INV_Add2~17_sumout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~2_combout\,
	combout => \ULA1|Mux1~4_combout\);

-- Location: LABCELL_X75_Y39_N12
\ULA1|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~5_combout\ = ( \ULA1|Mux14~2_combout\ & ( (\ULA1|Mux1~7_combout\ & (\ULA1|Mux1~8_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux1~7_combout\,
	datac => \ULA1|ALT_INV_Mux1~8_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_Mux14~2_combout\,
	combout => \ULA1|Mux3~5_combout\);

-- Location: LABCELL_X75_Y41_N18
\ULA1|ShiftRight2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight2~3_combout\ = ( \mux_IN_ULA_4_1|Mux1~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( (((!\ULA1|Mux1~0_combout\) # (\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux2~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux1~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( ((!\ULA1|Mux1~0_combout\) # ((\mux_IN_ULA_4_1|Mux2~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux1~0_combout\ & 
-- ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\ULA1|Mux1~0_combout\ & ((\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux2~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux1~0_combout\ & ( !\mux_IN_ULA_4_1|Mux0~0_combout\ 
-- & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux2~0_combout\ & (!\mux_IN_ULA_4_2|Mux31~0_combout\ & \ULA1|Mux1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010101011111111011101011111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \ULA1|ALT_INV_Mux1~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	combout => \ULA1|ShiftRight2~3_combout\);

-- Location: LABCELL_X73_Y39_N39
\ULA1|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux2~1_combout\ = ( \ULA1|ShiftLeft0~5_combout\ & ( (!\mux_IN_ULA_4_2|Mux27~0_combout\ & (!\ULA1|Mux28~1_combout\ & \ULA1|Mux1~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~1_combout\,
	datad => \ULA1|ALT_INV_Mux1~8_combout\,
	dataf => \ULA1|ALT_INV_ShiftLeft0~5_combout\,
	combout => \ULA1|Mux2~1_combout\);

-- Location: LABCELL_X74_Y39_N24
\ULA1|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux2~5_combout\ = ( \ULA1|Mux1~7_combout\ & ( (\ULA1|ShiftRight2~3_combout\ & \ULA1|Mux2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftRight2~3_combout\,
	datac => \ULA1|ALT_INV_Mux2~1_combout\,
	datae => \ULA1|ALT_INV_Mux1~7_combout\,
	combout => \ULA1|Mux2~5_combout\);

-- Location: MLABCELL_X72_Y39_N21
\ULA1|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~105_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux5~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux5~0_combout\ $ (((!\controle|controle_de_beq|table|flip1|Temp~q\ & ((!\PIPE2|Temp\(145)) # (!\operaULA|Mux1~0_combout\))) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\ & (\PIPE2|Temp\(145))))) ) + ( \ULA1|Add0~102\ ))
-- \ULA1|Add0~106\ = CARRY(( \mux_IN_ULA_4_1|Mux5~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux5~0_combout\ $ (((!\controle|controle_de_beq|table|flip1|Temp~q\ & ((!\PIPE2|Temp\(145)) # (!\operaULA|Mux1~0_combout\))) # (\controle|controle_de_beq|table|flip1|Temp~q\ 
-- & (\PIPE2|Temp\(145))))) ) + ( \ULA1|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110010100011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datab => \PIPE2|ALT_INV_Temp\(145),
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux5~0_combout\,
	cin => \ULA1|Add0~102\,
	sumout => \ULA1|Add0~105_sumout\,
	cout => \ULA1|Add0~106\);

-- Location: MLABCELL_X72_Y39_N24
\ULA1|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~109_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux4~0_combout\ $ (((!\controle|controle_de_beq|table|flip1|Temp~q\ & ((!\PIPE2|Temp\(145)) # (!\operaULA|Mux1~0_combout\))) # (\controle|controle_de_beq|table|flip1|Temp~q\ & (\PIPE2|Temp\(145))))) ) + ( 
-- \mux_IN_ULA_4_1|Mux4~0_combout\ ) + ( \ULA1|Add0~106\ ))
-- \ULA1|Add0~110\ = CARRY(( !\mux_IN_ULA_4_2|Mux4~0_combout\ $ (((!\controle|controle_de_beq|table|flip1|Temp~q\ & ((!\PIPE2|Temp\(145)) # (!\operaULA|Mux1~0_combout\))) # (\controle|controle_de_beq|table|flip1|Temp~q\ & (\PIPE2|Temp\(145))))) ) + ( 
-- \mux_IN_ULA_4_1|Mux4~0_combout\ ) + ( \ULA1|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000100011010111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datab => \PIPE2|ALT_INV_Temp\(145),
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux4~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	cin => \ULA1|Add0~106\,
	sumout => \ULA1|Add0~109_sumout\,
	cout => \ULA1|Add0~110\);

-- Location: MLABCELL_X72_Y39_N27
\ULA1|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~113_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux3~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux3~0_combout\ $ (((!\controle|controle_de_beq|table|flip1|Temp~q\ & ((!\PIPE2|Temp\(145)) # (!\operaULA|Mux1~0_combout\))) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\ & (\PIPE2|Temp\(145))))) ) + ( \ULA1|Add0~110\ ))
-- \ULA1|Add0~114\ = CARRY(( \mux_IN_ULA_4_1|Mux3~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux3~0_combout\ $ (((!\controle|controle_de_beq|table|flip1|Temp~q\ & ((!\PIPE2|Temp\(145)) # (!\operaULA|Mux1~0_combout\))) # (\controle|controle_de_beq|table|flip1|Temp~q\ 
-- & (\PIPE2|Temp\(145))))) ) + ( \ULA1|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110010100011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datab => \PIPE2|ALT_INV_Temp\(145),
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux3~0_combout\,
	cin => \ULA1|Add0~110\,
	sumout => \ULA1|Add0~113_sumout\,
	cout => \ULA1|Add0~114\);

-- Location: MLABCELL_X72_Y39_N30
\ULA1|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~117_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux2~0_combout\ $ (((!\PIPE2|Temp\(145) & ((!\controle|controle_de_beq|table|flip1|Temp~q\))) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( 
-- \mux_IN_ULA_4_1|Mux2~0_combout\ ) + ( \ULA1|Add0~114\ ))
-- \ULA1|Add0~118\ = CARRY(( !\mux_IN_ULA_4_2|Mux2~0_combout\ $ (((!\PIPE2|Temp\(145) & ((!\controle|controle_de_beq|table|flip1|Temp~q\))) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( 
-- \mux_IN_ULA_4_1|Mux2~0_combout\ ) + ( \ULA1|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001110011100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux1~0_combout\,
	datab => \PIPE2|ALT_INV_Temp\(145),
	datac => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	cin => \ULA1|Add0~114\,
	sumout => \ULA1|Add0~117_sumout\,
	cout => \ULA1|Add0~118\);

-- Location: LABCELL_X74_Y41_N42
\ULA1|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux2~6_combout\ = ( !\ULA1|Mux2~5_combout\ & ( \ULA1|Add0~117_sumout\ & ( (!\ULA1|Mux3~5_combout\ & ((!\ULA1|Mux1~7_combout\ & ((!\mux_IN_ULA_4_1|Mux2~0_combout\))) # (\ULA1|Mux1~7_combout\ & (\ULA1|Mux1~8_combout\)))) ) ) ) # ( 
-- !\ULA1|Mux2~5_combout\ & ( !\ULA1|Add0~117_sumout\ & ( (!\ULA1|Mux3~5_combout\ & ((!\mux_IN_ULA_4_1|Mux2~0_combout\) # (\ULA1|Mux1~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100000000000000000000000011000101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux1~8_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datac => \ULA1|ALT_INV_Mux1~7_combout\,
	datad => \ULA1|ALT_INV_Mux3~5_combout\,
	datae => \ULA1|ALT_INV_Mux2~5_combout\,
	dataf => \ULA1|ALT_INV_Add0~117_sumout\,
	combout => \ULA1|Mux2~6_combout\);

-- Location: LABCELL_X74_Y41_N57
\ULA1|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux2~7_combout\ = ( \ULA1|Mux1~4_combout\ & ( \ULA1|Mux2~6_combout\ & ( (\ULA1|Mux3~3_combout\ & \ULA1|Mux2~3_combout\) ) ) ) # ( !\ULA1|Mux1~4_combout\ & ( \ULA1|Mux2~6_combout\ & ( (\ULA1|Mux2~4_combout\ & \ULA1|Mux2~0_combout\) ) ) ) # ( 
-- \ULA1|Mux1~4_combout\ & ( !\ULA1|Mux2~6_combout\ ) ) # ( !\ULA1|Mux1~4_combout\ & ( !\ULA1|Mux2~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010001000100010000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux2~4_combout\,
	datab => \ULA1|ALT_INV_Mux2~0_combout\,
	datac => \ULA1|ALT_INV_Mux3~3_combout\,
	datad => \ULA1|ALT_INV_Mux2~3_combout\,
	datae => \ULA1|ALT_INV_Mux1~4_combout\,
	dataf => \ULA1|ALT_INV_Mux2~6_combout\,
	combout => \ULA1|Mux2~7_combout\);

-- Location: FF_X74_Y41_N55
\PIPE3|Temp[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux2~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(66));

-- Location: FF_X79_Y37_N20
\PIPE4|Temp[34]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(66),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[34]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y37_N6
\PIPE2|Temp[103]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[103]~feeder_combout\ = ( \registradores|G2:31:regb|Temp\(29) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(29),
	combout => \PIPE2|Temp[103]~feeder_combout\);

-- Location: FF_X79_Y37_N8
\PIPE2|Temp[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[103]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(29),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(103));

-- Location: LABCELL_X79_Y37_N30
\mux_IN_ULA_4_1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux2~0_combout\ = ( \PIPE3|Temp\(66) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp[2]~DUPLICATE_q\ & (((\PIPEAUX|Temp\(3)) # (\PIPE2|Temp\(103))))) # (\PIPEAUX|Temp[2]~DUPLICATE_q\ & (\PIPE4|Temp[34]~DUPLICATE_q\ & 
-- ((!\PIPEAUX|Temp\(3))))) ) ) ) # ( !\PIPE3|Temp\(66) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp\(3) & ((!\PIPEAUX|Temp[2]~DUPLICATE_q\ & ((\PIPE2|Temp\(103)))) # (\PIPEAUX|Temp[2]~DUPLICATE_q\ & (\PIPE4|Temp[34]~DUPLICATE_q\)))) ) ) ) # ( 
-- \PIPE3|Temp\(66) & ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(103) ) ) ) # ( !\PIPE3|Temp\(66) & ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(103) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110101000000000011010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp[34]~DUPLICATE_q\,
	datab => \PIPE2|ALT_INV_Temp\(103),
	datac => \PIPEAUX|ALT_INV_Temp[2]~DUPLICATE_q\,
	datad => \PIPEAUX|ALT_INV_Temp\(3),
	datae => \PIPE3|ALT_INV_Temp\(66),
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	combout => \mux_IN_ULA_4_1|Mux2~0_combout\);

-- Location: LABCELL_X79_Y37_N24
\rtl~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~18_combout\ = ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( \mux_IN_ULA_4_1|Mux3~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux2~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux1~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( \mux_IN_ULA_4_1|Mux3~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\) # 
-- (\mux_IN_ULA_4_1|Mux2~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux1~0_combout\ & (!\mux_IN_ULA_4_2|Mux31~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( !\mux_IN_ULA_4_1|Mux3~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux2~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux1~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( !\mux_IN_ULA_4_1|Mux3~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux2~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux1~0_combout\ 
-- & (!\mux_IN_ULA_4_2|Mux31~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	combout => \rtl~18_combout\);

-- Location: LABCELL_X80_Y38_N18
\rtl~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~16_combout\ = ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux6~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux6~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\))) ) ) ) # ( 
-- \mux_IN_ULA_4_1|Mux7~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux5~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux5~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~16_combout\);

-- Location: LABCELL_X80_Y38_N42
\rtl~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~184_combout\ = ( \rtl~16_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\) # (\rtl~18_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) ) ) # ( !\rtl~16_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~18_combout\ & \mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101000000110101010111110011010101011111001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datab => \ALT_INV_rtl~18_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	dataf => \ALT_INV_rtl~16_combout\,
	combout => \rtl~184_combout\);

-- Location: LABCELL_X83_Y38_N39
\ULA1|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~4_combout\ = ( !\rtl~184_combout\ & ( \ULA1|Mux14~3_combout\ & ( !\ULA1|Mux28~1_combout\ ) ) ) # ( \rtl~184_combout\ & ( !\ULA1|Mux14~3_combout\ & ( (!\ULA1|Mux28~1_combout\ & (((!\mux_IN_ULA_4_1|Mux0~0_combout\)))) # (\ULA1|Mux28~1_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux7~0_combout\) # ((!\mux_IN_ULA_4_1|Mux7~0_combout\)))) ) ) ) # ( !\rtl~184_combout\ & ( !\ULA1|Mux14~3_combout\ & ( (!\ULA1|Mux28~1_combout\ & (((!\mux_IN_ULA_4_1|Mux0~0_combout\)))) # (\ULA1|Mux28~1_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux7~0_combout\) # ((!\mux_IN_ULA_4_1|Mux7~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001010110011111100101011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux7~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~1_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datae => \ALT_INV_rtl~184_combout\,
	dataf => \ULA1|ALT_INV_Mux14~3_combout\,
	combout => \ULA1|Mux7~4_combout\);

-- Location: MLABCELL_X82_Y40_N0
\rtl~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~144_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux19~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux21~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux22~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux19~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux20~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux19~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux21~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux22~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux19~0_combout\ & ( 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux20~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	combout => \rtl~144_combout\);

-- Location: MLABCELL_X82_Y40_N18
\rtl~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~154_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux17~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux18~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux16~3_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux15~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux17~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux18~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux15~0_combout\ & ( 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux16~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000010100101111110111011101110110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	combout => \rtl~154_combout\);

-- Location: LABCELL_X83_Y39_N33
\rtl~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~162_combout\ = ( \mux_IN_ULA_4_1|Mux8~0_combout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\) # ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux9~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux10~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux8~0_combout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux9~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux10~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux8~0_combout\ & ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux9~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux10~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux8~0_combout\ & ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux9~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux10~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	combout => \rtl~162_combout\);

-- Location: LABCELL_X83_Y40_N54
\rtl~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~158_combout\ = ( \mux_IN_ULA_4_1|Mux14~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux14~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (!\mux_IN_ULA_4_2|Mux30~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_1|Mux14~0_combout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux14~0_combout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	combout => \rtl~158_combout\);

-- Location: LABCELL_X81_Y38_N0
\ULA1|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~0_combout\ = ( \rtl~162_combout\ & ( \rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\) # ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~154_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~144_combout\))) ) ) ) # ( 
-- !\rtl~162_combout\ & ( \rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\mux_IN_ULA_4_2|Mux29~1_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~154_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- (\rtl~144_combout\)))) ) ) ) # ( \rtl~162_combout\ & ( !\rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (!\mux_IN_ULA_4_2|Mux29~1_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~154_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~144_combout\)))) ) ) ) # ( !\rtl~162_combout\ & ( !\rtl~158_combout\ & ( (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~154_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- (\rtl~144_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datac => \ALT_INV_rtl~144_combout\,
	datad => \ALT_INV_rtl~154_combout\,
	datae => \ALT_INV_rtl~162_combout\,
	dataf => \ALT_INV_rtl~158_combout\,
	combout => \ULA1|Mux7~0_combout\);

-- Location: LABCELL_X81_Y38_N18
\ULA1|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~5_combout\ = ( \rtl~182_combout\ & ( ((!\mux_IN_ULA_4_2|Mux27~0_combout\ & ((\ULA1|Mux7~0_combout\))) # (\mux_IN_ULA_4_2|Mux27~0_combout\ & (\rtl~183_combout\))) # (\mux_IN_ULA_4_2|Mux0~0_combout\) ) ) # ( !\rtl~182_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux0~0_combout\ & ((!\mux_IN_ULA_4_2|Mux27~0_combout\ & ((\ULA1|Mux7~0_combout\))) # (\mux_IN_ULA_4_2|Mux27~0_combout\ & (\rtl~183_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \ALT_INV_rtl~183_combout\,
	datad => \ULA1|ALT_INV_Mux7~0_combout\,
	dataf => \ALT_INV_rtl~182_combout\,
	combout => \ULA1|Mux7~5_combout\);

-- Location: LABCELL_X79_Y39_N33
\ULA1|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~0_combout\ = ( \ULA1|Add2~17_sumout\ & ( (\ULA1|Mux28~0_combout\ & ((!\ULA1|ShiftLeft0~5_combout\) # (\mux_IN_ULA_4_2|Mux0~0_combout\))) ) ) # ( !\ULA1|Add2~17_sumout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (!\ULA1|ShiftLeft0~5_combout\ & 
-- \ULA1|Mux28~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000111100110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_ShiftLeft0~5_combout\,
	datad => \ULA1|ALT_INV_Mux28~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~17_sumout\,
	combout => \ULA1|Mux14~0_combout\);

-- Location: MLABCELL_X78_Y39_N48
\ULA1|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~1_combout\ = ( \ULA1|ShiftRight0~4_combout\ & ( \ULA1|ShiftRight0~9_combout\ & ( (!\ULA1|Mux14~0_combout\ & ((!\ULA1|Mux17~1_combout\) # ((!\ULA1|Add2~21_sumout\ & !\ULA1|Add2~41_sumout\)))) ) ) ) # ( !\ULA1|ShiftRight0~4_combout\ & ( 
-- \ULA1|ShiftRight0~9_combout\ & ( (!\ULA1|Mux17~1_combout\ & !\ULA1|Mux14~0_combout\) ) ) ) # ( \ULA1|ShiftRight0~4_combout\ & ( !\ULA1|ShiftRight0~9_combout\ & ( (!\ULA1|Mux17~1_combout\ & !\ULA1|Mux14~0_combout\) ) ) ) # ( !\ULA1|ShiftRight0~4_combout\ & 
-- ( !\ULA1|ShiftRight0~9_combout\ & ( (!\ULA1|Mux17~1_combout\ & !\ULA1|Mux14~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100000000001110110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~21_sumout\,
	datab => \ULA1|ALT_INV_Mux17~1_combout\,
	datac => \ULA1|ALT_INV_Add2~41_sumout\,
	datad => \ULA1|ALT_INV_Mux14~0_combout\,
	datae => \ULA1|ALT_INV_ShiftRight0~4_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~9_combout\,
	combout => \ULA1|Mux14~1_combout\);

-- Location: LABCELL_X74_Y38_N33
\ULA1|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~1_combout\ = ( \ULA1|Mux14~1_combout\ & ( (!\ULA1|Mux28~1_combout\ & (((!\ULA1|Mux7~4_combout\)))) # (\ULA1|Mux28~1_combout\ & ((!\ULA1|Mux14~3_combout\ & (!\ULA1|Mux7~4_combout\)) # (\ULA1|Mux14~3_combout\ & ((\ULA1|Mux7~5_combout\))))) ) ) # 
-- ( !\ULA1|Mux14~1_combout\ & ( (!\ULA1|Mux7~4_combout\ & ((!\ULA1|Mux28~1_combout\) # (!\ULA1|Mux14~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111100011110000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~1_combout\,
	datab => \ULA1|ALT_INV_Mux14~3_combout\,
	datac => \ULA1|ALT_INV_Mux7~4_combout\,
	datad => \ULA1|ALT_INV_Mux7~5_combout\,
	dataf => \ULA1|ALT_INV_Mux14~1_combout\,
	combout => \ULA1|Mux7~1_combout\);

-- Location: LABCELL_X74_Y38_N57
\ULA1|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~3_combout\ = ( \ULA1|Mux7~1_combout\ & ( (\ULA1|Mux15~3_combout\) # (\ULA1|Mux7~2_combout\) ) ) # ( !\ULA1|Mux7~1_combout\ & ( \ULA1|Mux7~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux7~2_combout\,
	datac => \ULA1|ALT_INV_Mux15~3_combout\,
	dataf => \ULA1|ALT_INV_Mux7~1_combout\,
	combout => \ULA1|Mux7~3_combout\);

-- Location: FF_X74_Y38_N58
\PIPE3|Temp[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux7~3_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(61));

-- Location: FF_X73_Y40_N2
\PIPE4|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(61),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(29));

-- Location: LABCELL_X73_Y40_N45
\PIPE2|Temp[98]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[98]~feeder_combout\ = \registradores|G2:31:regb|Temp\(24)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:31:regb|ALT_INV_Temp\(24),
	combout => \PIPE2|Temp[98]~feeder_combout\);

-- Location: FF_X73_Y40_N59
\registradores|G2:0:regb|Temp[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(29),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp[24]~DUPLICATE_q\);

-- Location: FF_X73_Y40_N47
\PIPE2|Temp[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[98]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp[24]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(98));

-- Location: LABCELL_X73_Y40_N48
\mux_IN_ULA_4_1|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux7~0_combout\ = ( \PIPE3|Temp\(61) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp[2]~DUPLICATE_q\ & (((\PIPE2|Temp\(98))) # (\PIPEAUX|Temp\(3)))) # (\PIPEAUX|Temp[2]~DUPLICATE_q\ & (!\PIPEAUX|Temp\(3) & (\PIPE4|Temp\(29)))) ) ) 
-- ) # ( !\PIPE3|Temp\(61) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp\(3) & ((!\PIPEAUX|Temp[2]~DUPLICATE_q\ & ((\PIPE2|Temp\(98)))) # (\PIPEAUX|Temp[2]~DUPLICATE_q\ & (\PIPE4|Temp\(29))))) ) ) ) # ( \PIPE3|Temp\(61) & ( 
-- !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(98) ) ) ) # ( !\PIPE3|Temp\(61) & ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(98) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000100100011000010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp[2]~DUPLICATE_q\,
	datab => \PIPEAUX|ALT_INV_Temp\(3),
	datac => \PIPE4|ALT_INV_Temp\(29),
	datad => \PIPE2|ALT_INV_Temp\(98),
	datae => \PIPE3|ALT_INV_Temp\(61),
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	combout => \mux_IN_ULA_4_1|Mux7~0_combout\);

-- Location: MLABCELL_X72_Y39_N18
\ULA1|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~101_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux6~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux6~0_combout\ $ (((!\controle|controle_de_beq|table|flip1|Temp~q\ & ((!\PIPE2|Temp\(145)) # (!\operaULA|Mux1~0_combout\))) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\ & (\PIPE2|Temp\(145))))) ) + ( \ULA1|Add0~98\ ))
-- \ULA1|Add0~102\ = CARRY(( \mux_IN_ULA_4_1|Mux6~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux6~0_combout\ $ (((!\controle|controle_de_beq|table|flip1|Temp~q\ & ((!\PIPE2|Temp\(145)) # (!\operaULA|Mux1~0_combout\))) # (\controle|controle_de_beq|table|flip1|Temp~q\ 
-- & (\PIPE2|Temp\(145))))) ) + ( \ULA1|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110010100011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datab => \PIPE2|ALT_INV_Temp\(145),
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux6~0_combout\,
	cin => \ULA1|Add0~98\,
	sumout => \ULA1|Add0~101_sumout\,
	cout => \ULA1|Add0~102\);

-- Location: LABCELL_X75_Y38_N42
\ULA1|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux6~3_combout\ = ( !\rtl~187_combout\ & ( \ULA1|Mux14~3_combout\ & ( !\ULA1|Mux28~1_combout\ ) ) ) # ( \rtl~187_combout\ & ( !\ULA1|Mux14~3_combout\ & ( (!\ULA1|Mux28~1_combout\ & (((!\mux_IN_ULA_4_1|Mux0~0_combout\)))) # (\ULA1|Mux28~1_combout\ & 
-- ((!\mux_IN_ULA_4_1|Mux6~0_combout\) # ((!\mux_IN_ULA_4_2|Mux6~0_combout\)))) ) ) ) # ( !\rtl~187_combout\ & ( !\ULA1|Mux14~3_combout\ & ( (!\ULA1|Mux28~1_combout\ & (((!\mux_IN_ULA_4_1|Mux0~0_combout\)))) # (\ULA1|Mux28~1_combout\ & 
-- ((!\mux_IN_ULA_4_1|Mux6~0_combout\) # ((!\mux_IN_ULA_4_2|Mux6~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111100100111101011110010010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~1_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux6~0_combout\,
	datae => \ALT_INV_rtl~187_combout\,
	dataf => \ULA1|ALT_INV_Mux14~3_combout\,
	combout => \ULA1|Mux6~3_combout\);

-- Location: LABCELL_X74_Y42_N48
\ULA1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux6~0_combout\ = ( \rtl~159_combout\ & ( \rtl~155_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (((\mux_IN_ULA_4_2|Mux28~1_combout\)) # (\rtl~163_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (((!\mux_IN_ULA_4_2|Mux28~1_combout\) # 
-- (\rtl~146_combout\)))) ) ) ) # ( !\rtl~159_combout\ & ( \rtl~155_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (((\mux_IN_ULA_4_2|Mux28~1_combout\)) # (\rtl~163_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (((\rtl~146_combout\ & 
-- \mux_IN_ULA_4_2|Mux28~1_combout\)))) ) ) ) # ( \rtl~159_combout\ & ( !\rtl~155_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~163_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\)))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux28~1_combout\) # (\rtl~146_combout\)))) ) ) ) # ( !\rtl~159_combout\ & ( !\rtl~155_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~163_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\)))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- (((\rtl~146_combout\ & \mux_IN_ULA_4_2|Mux28~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datab => \ALT_INV_rtl~163_combout\,
	datac => \ALT_INV_rtl~146_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datae => \ALT_INV_rtl~159_combout\,
	dataf => \ALT_INV_rtl~155_combout\,
	combout => \ULA1|Mux6~0_combout\);

-- Location: LABCELL_X74_Y42_N54
\ULA1|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux6~4_combout\ = ( \rtl~186_combout\ & ( \rtl~185_combout\ & ( ((\ULA1|Mux6~0_combout\) # (\mux_IN_ULA_4_2|Mux27~0_combout\)) # (\mux_IN_ULA_4_2|Mux0~0_combout\) ) ) ) # ( !\rtl~186_combout\ & ( \rtl~185_combout\ & ( 
-- ((!\mux_IN_ULA_4_2|Mux27~0_combout\ & \ULA1|Mux6~0_combout\)) # (\mux_IN_ULA_4_2|Mux0~0_combout\) ) ) ) # ( \rtl~186_combout\ & ( !\rtl~185_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & ((\ULA1|Mux6~0_combout\) # (\mux_IN_ULA_4_2|Mux27~0_combout\))) ) 
-- ) ) # ( !\rtl~186_combout\ & ( !\rtl~185_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (!\mux_IN_ULA_4_2|Mux27~0_combout\ & \ULA1|Mux6~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000001010100010101001011101010111010111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \ULA1|ALT_INV_Mux6~0_combout\,
	datae => \ALT_INV_rtl~186_combout\,
	dataf => \ALT_INV_rtl~185_combout\,
	combout => \ULA1|Mux6~4_combout\);

-- Location: LABCELL_X75_Y38_N51
\ULA1|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux6~1_combout\ = ( \ULA1|Mux6~4_combout\ & ( (!\ULA1|Mux28~1_combout\ & (((!\ULA1|Mux6~3_combout\)))) # (\ULA1|Mux28~1_combout\ & ((!\ULA1|Mux14~3_combout\ & (!\ULA1|Mux6~3_combout\)) # (\ULA1|Mux14~3_combout\ & ((\ULA1|Mux14~1_combout\))))) ) ) # 
-- ( !\ULA1|Mux6~4_combout\ & ( (!\ULA1|Mux6~3_combout\ & ((!\ULA1|Mux28~1_combout\) # (!\ULA1|Mux14~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111100011110000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~1_combout\,
	datab => \ULA1|ALT_INV_Mux14~3_combout\,
	datac => \ULA1|ALT_INV_Mux6~3_combout\,
	datad => \ULA1|ALT_INV_Mux14~1_combout\,
	dataf => \ULA1|ALT_INV_Mux6~4_combout\,
	combout => \ULA1|Mux6~1_combout\);

-- Location: LABCELL_X75_Y38_N57
\ULA1|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux6~2_combout\ = ( \ULA1|Mux6~1_combout\ & ( (!\ULA1|Mux14~5_combout\ & ((!\ULA1|Mux14~4_combout\ & ((\ULA1|Add0~101_sumout\))) # (\ULA1|Mux14~4_combout\ & (\mux_IN_ULA_4_1|Mux6~0_combout\)))) # (\ULA1|Mux14~5_combout\ & (!\ULA1|Mux14~4_combout\)) 
-- ) ) # ( !\ULA1|Mux6~1_combout\ & ( (!\ULA1|Mux14~5_combout\ & ((!\ULA1|Mux14~4_combout\ & ((\ULA1|Add0~101_sumout\))) # (\ULA1|Mux14~4_combout\ & (\mux_IN_ULA_4_1|Mux6~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~5_combout\,
	datab => \ULA1|ALT_INV_Mux14~4_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datad => \ULA1|ALT_INV_Add0~101_sumout\,
	dataf => \ULA1|ALT_INV_Mux6~1_combout\,
	combout => \ULA1|Mux6~2_combout\);

-- Location: FF_X75_Y38_N23
\PIPE3|Temp[62]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux6~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp[62]~DUPLICATE_q\);

-- Location: FF_X75_Y38_N13
\PIPE4|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp[62]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(30));

-- Location: LABCELL_X83_Y38_N3
\PIPE2|Temp[99]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[99]~feeder_combout\ = ( \registradores|G2:31:regb|Temp\(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(25),
	combout => \PIPE2|Temp[99]~feeder_combout\);

-- Location: FF_X83_Y38_N4
\PIPE2|Temp[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[99]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(25),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(99));

-- Location: FF_X75_Y38_N22
\PIPE3|Temp[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux6~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(62));

-- Location: LABCELL_X80_Y38_N54
\mux_IN_ULA_4_1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux6~0_combout\ = ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE3|Temp\(62) & ( (!\PIPEAUX|Temp[2]~DUPLICATE_q\ & (((\PIPEAUX|Temp\(3)) # (\PIPE2|Temp\(99))))) # (\PIPEAUX|Temp[2]~DUPLICATE_q\ & (\PIPE4|Temp\(30) & ((!\PIPEAUX|Temp\(3))))) ) 
-- ) ) # ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE3|Temp\(62) & ( \PIPE2|Temp\(99) ) ) ) # ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( !\PIPE3|Temp\(62) & ( (!\PIPEAUX|Temp\(3) & ((!\PIPEAUX|Temp[2]~DUPLICATE_q\ & ((\PIPE2|Temp\(99)))) # 
-- (\PIPEAUX|Temp[2]~DUPLICATE_q\ & (\PIPE4|Temp\(30))))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( !\PIPE3|Temp\(62) & ( \PIPE2|Temp\(99) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001101010000000000110011001100110011010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(30),
	datab => \PIPE2|ALT_INV_Temp\(99),
	datac => \PIPEAUX|ALT_INV_Temp[2]~DUPLICATE_q\,
	datad => \PIPEAUX|ALT_INV_Temp\(3),
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	dataf => \PIPE3|ALT_INV_Temp\(62),
	combout => \mux_IN_ULA_4_1|Mux6~0_combout\);

-- Location: LABCELL_X75_Y38_N0
\ULA1|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux5~3_combout\ = ( !\rtl~190_combout\ & ( \ULA1|Mux14~3_combout\ & ( !\ULA1|Mux28~1_combout\ ) ) ) # ( \rtl~190_combout\ & ( !\ULA1|Mux14~3_combout\ & ( (!\ULA1|Mux28~1_combout\ & (!\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux28~1_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux5~0_combout\) # (!\mux_IN_ULA_4_1|Mux5~0_combout\)))) ) ) ) # ( !\rtl~190_combout\ & ( !\ULA1|Mux14~3_combout\ & ( (!\ULA1|Mux28~1_combout\ & (!\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux28~1_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux5~0_combout\) # (!\mux_IN_ULA_4_1|Mux5~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111100101010101111110011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux5~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datad => \ULA1|ALT_INV_Mux28~1_combout\,
	datae => \ALT_INV_rtl~190_combout\,
	dataf => \ULA1|ALT_INV_Mux14~3_combout\,
	combout => \ULA1|Mux5~3_combout\);

-- Location: LABCELL_X83_Y38_N48
\rtl~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~164_combout\ = ( \mux_IN_ULA_4_1|Mux8~0_combout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux5~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux6~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux8~0_combout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux5~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux6~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (!\mux_IN_ULA_4_2|Mux31~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_1|Mux8~0_combout\ & ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux5~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux6~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux8~0_combout\ & ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux5~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux6~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	combout => \rtl~164_combout\);

-- Location: MLABCELL_X82_Y38_N6
\rtl~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~160_combout\ = ( \mux_IN_ULA_4_1|Mux10~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux10~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux10~0_combout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux10~0_combout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	combout => \rtl~160_combout\);

-- Location: LABCELL_X71_Y40_N3
\rtl~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~148_combout\ = ( \mux_IN_ULA_4_1|Mux20~0_combout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux17~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux19~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux20~0_combout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux17~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux19~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((!\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux20~0_combout\ & ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux17~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux19~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux20~0_combout\ & ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux17~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux19~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	combout => \rtl~148_combout\);

-- Location: LABCELL_X79_Y38_N36
\ULA1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux5~0_combout\ = ( \rtl~160_combout\ & ( \rtl~148_combout\ & ( ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~164_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~156_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\) ) ) ) # ( 
-- !\rtl~160_combout\ & ( \rtl~148_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~164_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~156_combout\)))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux28~1_combout\)))) ) ) ) # ( \rtl~160_combout\ & ( !\rtl~148_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~164_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~156_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux29~1_combout\ & (((!\mux_IN_ULA_4_2|Mux28~1_combout\)))) ) ) ) # ( !\rtl~160_combout\ & ( !\rtl~148_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~164_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~156_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datab => \ALT_INV_rtl~156_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datad => \ALT_INV_rtl~164_combout\,
	datae => \ALT_INV_rtl~160_combout\,
	dataf => \ALT_INV_rtl~148_combout\,
	combout => \ULA1|Mux5~0_combout\);

-- Location: MLABCELL_X72_Y38_N21
\ULA1|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux5~4_combout\ = ( \ULA1|Mux5~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & ((!\mux_IN_ULA_4_2|Mux27~0_combout\) # ((\rtl~189_combout\)))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((\rtl~188_combout\)))) ) ) # ( !\ULA1|Mux5~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (\mux_IN_ULA_4_2|Mux27~0_combout\ & ((\rtl~189_combout\)))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((\rtl~188_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \ALT_INV_rtl~188_combout\,
	datad => \ALT_INV_rtl~189_combout\,
	dataf => \ULA1|ALT_INV_Mux5~0_combout\,
	combout => \ULA1|Mux5~4_combout\);

-- Location: LABCELL_X75_Y38_N48
\ULA1|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux5~1_combout\ = ( \ULA1|Mux14~1_combout\ & ( (!\ULA1|Mux28~1_combout\ & (((!\ULA1|Mux5~3_combout\)))) # (\ULA1|Mux28~1_combout\ & ((!\ULA1|Mux14~3_combout\ & (!\ULA1|Mux5~3_combout\)) # (\ULA1|Mux14~3_combout\ & ((\ULA1|Mux5~4_combout\))))) ) ) # 
-- ( !\ULA1|Mux14~1_combout\ & ( (!\ULA1|Mux5~3_combout\ & ((!\ULA1|Mux28~1_combout\) # (!\ULA1|Mux14~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111100011110000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~1_combout\,
	datab => \ULA1|ALT_INV_Mux14~3_combout\,
	datac => \ULA1|ALT_INV_Mux5~3_combout\,
	datad => \ULA1|ALT_INV_Mux5~4_combout\,
	dataf => \ULA1|ALT_INV_Mux14~1_combout\,
	combout => \ULA1|Mux5~1_combout\);

-- Location: LABCELL_X75_Y38_N27
\ULA1|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux5~2_combout\ = ( \ULA1|Mux5~1_combout\ & ( (!\ULA1|Mux14~4_combout\ & (((\ULA1|Mux14~5_combout\) # (\ULA1|Add0~105_sumout\)))) # (\ULA1|Mux14~4_combout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\ & ((!\ULA1|Mux14~5_combout\)))) ) ) # ( 
-- !\ULA1|Mux5~1_combout\ & ( (!\ULA1|Mux14~5_combout\ & ((!\ULA1|Mux14~4_combout\ & ((\ULA1|Add0~105_sumout\))) # (\ULA1|Mux14~4_combout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010000000000011101110011000001110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~4_combout\,
	datac => \ULA1|ALT_INV_Add0~105_sumout\,
	datad => \ULA1|ALT_INV_Mux14~5_combout\,
	dataf => \ULA1|ALT_INV_Mux5~1_combout\,
	combout => \ULA1|Mux5~2_combout\);

-- Location: FF_X75_Y38_N46
\PIPE3|Temp[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux5~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(63));

-- Location: LABCELL_X81_Y37_N51
\PIPE2|Temp[100]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[100]~feeder_combout\ = ( \registradores|G2:31:regb|Temp\(26) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(26),
	combout => \PIPE2|Temp[100]~feeder_combout\);

-- Location: FF_X81_Y37_N52
\PIPE2|Temp[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[100]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(26),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(100));

-- Location: LABCELL_X81_Y38_N33
\mux_IN_ULA_4_1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux5~0_combout\ = ( \PIPE2|Temp\(100) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp[2]~DUPLICATE_q\ & (((!\PIPEAUX|Temp\(3))) # (\PIPE3|Temp\(63)))) # (\PIPEAUX|Temp[2]~DUPLICATE_q\ & (((!\PIPEAUX|Temp\(3) & \PIPE4|Temp\(31))))) 
-- ) ) ) # ( !\PIPE2|Temp\(100) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp[2]~DUPLICATE_q\ & (\PIPE3|Temp\(63) & (\PIPEAUX|Temp\(3)))) # (\PIPEAUX|Temp[2]~DUPLICATE_q\ & (((!\PIPEAUX|Temp\(3) & \PIPE4|Temp\(31))))) ) ) ) # ( \PIPE2|Temp\(100) & 
-- ( !\mux_IN_ULA_4_1|Mux16~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000100001101001100010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(63),
	datab => \PIPEAUX|ALT_INV_Temp[2]~DUPLICATE_q\,
	datac => \PIPEAUX|ALT_INV_Temp\(3),
	datad => \PIPE4|ALT_INV_Temp\(31),
	datae => \PIPE2|ALT_INV_Temp\(100),
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	combout => \mux_IN_ULA_4_1|Mux5~0_combout\);

-- Location: LABCELL_X83_Y40_N12
\ULA1|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~1_combout\ = ( \rtl~158_combout\ & ( \mux_IN_ULA_4_1|Mux4~0_combout\ & ( (!\ULA1|Mux1~2_combout\) # ((!\ULA1|Mux1~3_combout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\)) # (\ULA1|Mux1~3_combout\ & ((\mux_IN_ULA_4_1|Mux6~0_combout\)))) ) ) ) # ( 
-- !\rtl~158_combout\ & ( \mux_IN_ULA_4_1|Mux4~0_combout\ & ( (!\ULA1|Mux1~3_combout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\ & ((\ULA1|Mux1~2_combout\)))) # (\ULA1|Mux1~3_combout\ & (((!\ULA1|Mux1~2_combout\) # (\mux_IN_ULA_4_1|Mux6~0_combout\)))) ) ) ) # ( 
-- \rtl~158_combout\ & ( !\mux_IN_ULA_4_1|Mux4~0_combout\ & ( (!\ULA1|Mux1~3_combout\ & (((!\ULA1|Mux1~2_combout\)) # (\mux_IN_ULA_4_1|Mux5~0_combout\))) # (\ULA1|Mux1~3_combout\ & (((\mux_IN_ULA_4_1|Mux6~0_combout\ & \ULA1|Mux1~2_combout\)))) ) ) ) # ( 
-- !\rtl~158_combout\ & ( !\mux_IN_ULA_4_1|Mux4~0_combout\ & ( (\ULA1|Mux1~2_combout\ & ((!\ULA1|Mux1~3_combout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\)) # (\ULA1|Mux1~3_combout\ & ((\mux_IN_ULA_4_1|Mux6~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datab => \ULA1|ALT_INV_Mux1~3_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datad => \ULA1|ALT_INV_Mux1~2_combout\,
	datae => \ALT_INV_rtl~158_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	combout => \ULA1|Mux3~1_combout\);

-- Location: LABCELL_X83_Y40_N48
\rtl~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~145_combout\ = ( \rtl~112_combout\ & ( \rtl~78_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~144_combout\) # (\mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\)) # 
-- (\ULA1|ShiftLeft0~6_combout\))) ) ) ) # ( !\rtl~112_combout\ & ( \rtl~78_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\ & \rtl~144_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux29~1_combout\)) # (\ULA1|ShiftLeft0~6_combout\))) ) ) ) # ( \rtl~112_combout\ & ( !\rtl~78_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~144_combout\) # (\mux_IN_ULA_4_2|Mux29~1_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\ULA1|ShiftLeft0~6_combout\ & (\mux_IN_ULA_4_2|Mux29~1_combout\))) ) ) ) # ( !\rtl~112_combout\ & ( !\rtl~78_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- \rtl~144_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\ULA1|ShiftLeft0~6_combout\ & (\mux_IN_ULA_4_2|Mux29~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datab => \ULA1|ALT_INV_ShiftLeft0~6_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datad => \ALT_INV_rtl~144_combout\,
	datae => \ALT_INV_rtl~112_combout\,
	dataf => \ALT_INV_rtl~78_combout\,
	combout => \rtl~145_combout\);

-- Location: MLABCELL_X82_Y39_N6
\ULA1|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~2_combout\ = ( \ULA1|Mux28~7_combout\ & ( \rtl~145_combout\ & ( (!\ULA1|Mux28~8_combout\ & (\ULA1|Mux3~1_combout\)) # (\ULA1|Mux28~8_combout\ & ((\rtl~154_combout\))) ) ) ) # ( !\ULA1|Mux28~7_combout\ & ( \rtl~145_combout\ & ( 
-- (!\ULA1|Mux28~8_combout\) # (\rtl~162_combout\) ) ) ) # ( \ULA1|Mux28~7_combout\ & ( !\rtl~145_combout\ & ( (!\ULA1|Mux28~8_combout\ & (\ULA1|Mux3~1_combout\)) # (\ULA1|Mux28~8_combout\ & ((\rtl~154_combout\))) ) ) ) # ( !\ULA1|Mux28~7_combout\ & ( 
-- !\rtl~145_combout\ & ( (\rtl~162_combout\ & \ULA1|Mux28~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux3~1_combout\,
	datab => \ALT_INV_rtl~154_combout\,
	datac => \ALT_INV_rtl~162_combout\,
	datad => \ULA1|ALT_INV_Mux28~8_combout\,
	datae => \ULA1|ALT_INV_Mux28~7_combout\,
	dataf => \ALT_INV_rtl~145_combout\,
	combout => \ULA1|Mux3~2_combout\);

-- Location: LABCELL_X75_Y42_N6
\ULA1|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~4_combout\ = ( \rtl~8_combout\ & ( \ULA1|Mux1~7_combout\ & ( (!\ULA1|Mux1~9_combout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\ & ((\mux_IN_ULA_4_2|Mux3~0_combout\)))) # (\ULA1|Mux1~9_combout\ & (((\ULA1|Mux19~7_combout\)))) ) ) ) # ( !\rtl~8_combout\ 
-- & ( \ULA1|Mux1~7_combout\ & ( (\mux_IN_ULA_4_1|Mux3~0_combout\ & (!\ULA1|Mux1~9_combout\ & \mux_IN_ULA_4_2|Mux3~0_combout\)) ) ) ) # ( \rtl~8_combout\ & ( !\ULA1|Mux1~7_combout\ & ( (\mux_IN_ULA_4_1|Mux3~0_combout\ & (!\ULA1|Mux1~9_combout\ & 
-- \mux_IN_ULA_4_2|Mux3~0_combout\)) ) ) ) # ( !\rtl~8_combout\ & ( !\ULA1|Mux1~7_combout\ & ( (\mux_IN_ULA_4_1|Mux3~0_combout\ & (!\ULA1|Mux1~9_combout\ & \mux_IN_ULA_4_2|Mux3~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000010100000000001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datab => \ULA1|ALT_INV_Mux19~7_combout\,
	datac => \ULA1|ALT_INV_Mux1~9_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux3~0_combout\,
	datae => \ALT_INV_rtl~8_combout\,
	dataf => \ULA1|ALT_INV_Mux1~7_combout\,
	combout => \ULA1|Mux3~4_combout\);

-- Location: LABCELL_X75_Y37_N27
\ULA1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~0_combout\ = ( \ULA1|Mux1~0_combout\ & ( \rtl~18_combout\ ) ) # ( !\ULA1|Mux1~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \ALT_INV_rtl~18_combout\,
	dataf => \ULA1|ALT_INV_Mux1~0_combout\,
	combout => \ULA1|Mux3~0_combout\);

-- Location: LABCELL_X75_Y39_N15
\ULA1|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~6_combout\ = ( \ULA1|Mux3~0_combout\ & ( (!\ULA1|Mux1~7_combout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\)) # (\ULA1|Mux1~7_combout\ & ((\ULA1|Mux2~1_combout\))) ) ) # ( !\ULA1|Mux3~0_combout\ & ( (!\ULA1|Mux1~7_combout\ & 
-- \mux_IN_ULA_4_1|Mux3~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux1~7_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datad => \ULA1|ALT_INV_Mux2~1_combout\,
	dataf => \ULA1|ALT_INV_Mux3~0_combout\,
	combout => \ULA1|Mux3~6_combout\);

-- Location: LABCELL_X75_Y39_N57
\ULA1|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~7_combout\ = ( \ULA1|Add0~113_sumout\ & ( (!\ULA1|Mux3~5_combout\ & (!\ULA1|Mux3~6_combout\ & ((!\ULA1|Mux1~7_combout\) # (\ULA1|Mux1~8_combout\)))) ) ) # ( !\ULA1|Add0~113_sumout\ & ( (!\ULA1|Mux3~5_combout\ & !\ULA1|Mux3~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011000100000000001100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux1~8_combout\,
	datab => \ULA1|ALT_INV_Mux3~5_combout\,
	datac => \ULA1|ALT_INV_Mux1~7_combout\,
	datad => \ULA1|ALT_INV_Mux3~6_combout\,
	dataf => \ULA1|ALT_INV_Add0~113_sumout\,
	combout => \ULA1|Mux3~7_combout\);

-- Location: LABCELL_X75_Y39_N3
\ULA1|Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~8_combout\ = ( \ULA1|Mux3~7_combout\ & ( \ULA1|Mux1~4_combout\ & ( (\ULA1|Mux3~2_combout\ & \ULA1|Mux3~3_combout\) ) ) ) # ( !\ULA1|Mux3~7_combout\ & ( \ULA1|Mux1~4_combout\ ) ) # ( \ULA1|Mux3~7_combout\ & ( !\ULA1|Mux1~4_combout\ & ( 
-- (\ULA1|Mux3~4_combout\ & \ULA1|Mux2~0_combout\) ) ) ) # ( !\ULA1|Mux3~7_combout\ & ( !\ULA1|Mux1~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000110000001111111111111111110000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux3~2_combout\,
	datab => \ULA1|ALT_INV_Mux3~4_combout\,
	datac => \ULA1|ALT_INV_Mux2~0_combout\,
	datad => \ULA1|ALT_INV_Mux3~3_combout\,
	datae => \ULA1|ALT_INV_Mux3~7_combout\,
	dataf => \ULA1|ALT_INV_Mux1~4_combout\,
	combout => \ULA1|Mux3~8_combout\);

-- Location: FF_X75_Y39_N1
\PIPE3|Temp[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux3~8_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(65));

-- Location: MLABCELL_X84_Y39_N3
\PIPE2|Temp[102]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[102]~feeder_combout\ = \registradores|G2:31:regb|Temp\(28)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:31:regb|ALT_INV_Temp\(28),
	combout => \PIPE2|Temp[102]~feeder_combout\);

-- Location: FF_X84_Y39_N5
\PIPE2|Temp[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[102]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(28),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(102));

-- Location: LABCELL_X80_Y38_N30
\mux_IN_ULA_4_1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux3~0_combout\ = ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE4|Temp[33]~DUPLICATE_q\ & ( (!\PIPEAUX|Temp[2]~DUPLICATE_q\ & ((!\PIPEAUX|Temp\(3) & ((\PIPE2|Temp\(102)))) # (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(65))))) # 
-- (\PIPEAUX|Temp[2]~DUPLICATE_q\ & (((!\PIPEAUX|Temp\(3))))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE4|Temp[33]~DUPLICATE_q\ & ( \PIPE2|Temp\(102) ) ) ) # ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( !\PIPE4|Temp[33]~DUPLICATE_q\ & ( 
-- (!\PIPEAUX|Temp[2]~DUPLICATE_q\ & ((!\PIPEAUX|Temp\(3) & ((\PIPE2|Temp\(102)))) # (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(65))))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( !\PIPE4|Temp[33]~DUPLICATE_q\ & ( \PIPE2|Temp\(102) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011000100010000001111000011110011111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(65),
	datab => \PIPEAUX|ALT_INV_Temp[2]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(102),
	datad => \PIPEAUX|ALT_INV_Temp\(3),
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	dataf => \PIPE4|ALT_INV_Temp[33]~DUPLICATE_q\,
	combout => \mux_IN_ULA_4_1|Mux3~0_combout\);

-- Location: LABCELL_X81_Y38_N57
\rtl~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~8_combout\ = ( \mux_IN_ULA_4_1|Mux1~0_combout\ & ( \ULA1|Add2~1_sumout\ & ( (!\ULA1|Add2~5_sumout\) # (\mux_IN_ULA_4_1|Mux0~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux1~0_combout\ & ( \ULA1|Add2~1_sumout\ & ( (\mux_IN_ULA_4_1|Mux0~0_combout\ & 
-- \ULA1|Add2~5_sumout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux1~0_combout\ & ( !\ULA1|Add2~1_sumout\ & ( (!\ULA1|Add2~5_sumout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\)) # (\ULA1|Add2~5_sumout\ & ((\mux_IN_ULA_4_1|Mux2~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux1~0_combout\ & ( !\ULA1|Add2~1_sumout\ & ( (!\ULA1|Add2~5_sumout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\)) # (\ULA1|Add2~5_sumout\ & ((\mux_IN_ULA_4_1|Mux2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datad => \ULA1|ALT_INV_Add2~5_sumout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~1_sumout\,
	combout => \rtl~8_combout\);

-- Location: LABCELL_X81_Y38_N45
\rtl~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~173_combout\ = ( \rtl~7_combout\ & ( (!\ULA1|Add2~13_sumout\ & ((!\ULA1|Add2~9_sumout\) # ((\rtl~8_combout\)))) # (\ULA1|Add2~13_sumout\ & (!\ULA1|Add2~9_sumout\ & ((\rtl~6_combout\)))) ) ) # ( !\rtl~7_combout\ & ( (!\ULA1|Add2~13_sumout\ & 
-- (\ULA1|Add2~9_sumout\ & (\rtl~8_combout\))) # (\ULA1|Add2~13_sumout\ & (!\ULA1|Add2~9_sumout\ & ((\rtl~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~13_sumout\,
	datab => \ULA1|ALT_INV_Add2~9_sumout\,
	datac => \ALT_INV_rtl~8_combout\,
	datad => \ALT_INV_rtl~6_combout\,
	dataf => \ALT_INV_rtl~7_combout\,
	combout => \rtl~173_combout\);

-- Location: LABCELL_X81_Y38_N6
\ULA1|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux11~0_combout\ = ( \rtl~112_combout\ & ( \rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\)) # (\rtl~154_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux29~1_combout\) # 
-- (\rtl~144_combout\)))) ) ) ) # ( !\rtl~112_combout\ & ( \rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\)) # (\rtl~154_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~144_combout\ & 
-- !\mux_IN_ULA_4_2|Mux29~1_combout\)))) ) ) ) # ( \rtl~112_combout\ & ( !\rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~154_combout\ & ((\mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux29~1_combout\) # (\rtl~144_combout\)))) ) ) ) # ( !\rtl~112_combout\ & ( !\rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~154_combout\ & ((\mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- (((\rtl~144_combout\ & !\mux_IN_ULA_4_2|Mux29~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datab => \ALT_INV_rtl~154_combout\,
	datac => \ALT_INV_rtl~144_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datae => \ALT_INV_rtl~112_combout\,
	dataf => \ALT_INV_rtl~158_combout\,
	combout => \ULA1|Mux11~0_combout\);

-- Location: LABCELL_X81_Y38_N21
\ULA1|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux11~5_combout\ = ( \ULA1|Mux11~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & ((!\mux_IN_ULA_4_2|Mux27~0_combout\) # ((\rtl~174_combout\)))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((\rtl~173_combout\)))) ) ) # ( !\ULA1|Mux11~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (\mux_IN_ULA_4_2|Mux27~0_combout\ & (\rtl~174_combout\))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((\rtl~173_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \ALT_INV_rtl~174_combout\,
	datad => \ALT_INV_rtl~173_combout\,
	dataf => \ULA1|ALT_INV_Mux11~0_combout\,
	combout => \ULA1|Mux11~5_combout\);

-- Location: LABCELL_X79_Y42_N24
\rtl~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~77_combout\ = ( \rtl~16_combout\ & ( \rtl~18_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (((\mux_IN_ULA_4_2|Mux28~1_combout\)) # (\rtl~17_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (((!\mux_IN_ULA_4_2|Mux28~1_combout\) # 
-- (\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # ( !\rtl~16_combout\ & ( \rtl~18_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (((\mux_IN_ULA_4_2|Mux28~1_combout\)) # (\rtl~17_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux28~1_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # ( \rtl~16_combout\ & ( !\rtl~18_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~17_combout\ & (!\mux_IN_ULA_4_2|Mux28~1_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux29~1_combout\ & (((!\mux_IN_ULA_4_2|Mux28~1_combout\) # (\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # ( !\rtl~16_combout\ & ( !\rtl~18_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~17_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux28~1_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (((\mux_IN_ULA_4_2|Mux28~1_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datab => \ALT_INV_rtl~17_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \ALT_INV_rtl~16_combout\,
	dataf => \ALT_INV_rtl~18_combout\,
	combout => \rtl~77_combout\);

-- Location: LABCELL_X79_Y42_N54
\ULA1|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux11~4_combout\ = ( !\ULA1|Mux28~1_combout\ & ( \ULA1|Mux14~3_combout\ & ( !\rtl~77_combout\ ) ) ) # ( \ULA1|Mux28~1_combout\ & ( !\ULA1|Mux14~3_combout\ & ( (!\mux_IN_ULA_4_1|Mux11~0_combout\) # (!\mux_IN_ULA_4_2|Mux11~0_combout\) ) ) ) # ( 
-- !\ULA1|Mux28~1_combout\ & ( !\ULA1|Mux14~3_combout\ & ( !\mux_IN_ULA_4_1|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111011101110111011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux11~0_combout\,
	datac => \ALT_INV_rtl~77_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_Mux28~1_combout\,
	dataf => \ULA1|ALT_INV_Mux14~3_combout\,
	combout => \ULA1|Mux11~4_combout\);

-- Location: LABCELL_X74_Y38_N12
\ULA1|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux11~1_combout\ = ( \ULA1|Mux11~4_combout\ & ( (\ULA1|Mux28~1_combout\ & (\ULA1|Mux14~3_combout\ & (\ULA1|Mux11~5_combout\ & \ULA1|Mux14~1_combout\))) ) ) # ( !\ULA1|Mux11~4_combout\ & ( (!\ULA1|Mux28~1_combout\) # ((!\ULA1|Mux14~3_combout\) # 
-- ((\ULA1|Mux11~5_combout\ & \ULA1|Mux14~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101111111011101110111100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~1_combout\,
	datab => \ULA1|ALT_INV_Mux14~3_combout\,
	datac => \ULA1|ALT_INV_Mux11~5_combout\,
	datad => \ULA1|ALT_INV_Mux14~1_combout\,
	dataf => \ULA1|ALT_INV_Mux11~4_combout\,
	combout => \ULA1|Mux11~1_combout\);

-- Location: LABCELL_X74_Y38_N21
\ULA1|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux11~3_combout\ = ( \ULA1|Mux11~1_combout\ & ( (\ULA1|Mux11~2_combout\) # (\ULA1|Mux15~3_combout\) ) ) # ( !\ULA1|Mux11~1_combout\ & ( \ULA1|Mux11~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux15~3_combout\,
	datad => \ULA1|ALT_INV_Mux11~2_combout\,
	dataf => \ULA1|ALT_INV_Mux11~1_combout\,
	combout => \ULA1|Mux11~3_combout\);

-- Location: FF_X74_Y38_N22
\PIPE3|Temp[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux11~3_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(57));

-- Location: FF_X79_Y39_N19
\PIPE4|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(57),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(25));

-- Location: MLABCELL_X84_Y38_N21
\PIPE2|Temp[94]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[94]~feeder_combout\ = \registradores|G2:31:regb|Temp\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:31:regb|ALT_INV_Temp\(20),
	combout => \PIPE2|Temp[94]~feeder_combout\);

-- Location: FF_X84_Y38_N22
\PIPE2|Temp[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[94]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(20),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(94));

-- Location: LABCELL_X81_Y39_N3
\mux_IN_ULA_4_1|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux11~0_combout\ = ( \PIPEAUX|Temp\(3) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp\(2) & \PIPE3|Temp\(57)) ) ) ) # ( !\PIPEAUX|Temp\(3) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp\(2) & ((\PIPE2|Temp\(94)))) # 
-- (\PIPEAUX|Temp\(2) & (\PIPE4|Temp\(25))) ) ) ) # ( \PIPEAUX|Temp\(3) & ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(94) ) ) ) # ( !\PIPEAUX|Temp\(3) & ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(94) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110101001101010000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(25),
	datab => \PIPE2|ALT_INV_Temp\(94),
	datac => \PIPEAUX|ALT_INV_Temp\(2),
	datad => \PIPE3|ALT_INV_Temp\(57),
	datae => \PIPEAUX|ALT_INV_Temp\(3),
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	combout => \mux_IN_ULA_4_1|Mux11~0_combout\);

-- Location: MLABCELL_X72_Y39_N6
\ULA1|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~85_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux10~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux10~0_combout\ $ (((!\controle|controle_de_beq|table|flip1|Temp~q\ & ((!\PIPE2|Temp\(145)) # (!\operaULA|Mux1~0_combout\))) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\ & (\PIPE2|Temp\(145))))) ) + ( \ULA1|Add0~82\ ))
-- \ULA1|Add0~86\ = CARRY(( \mux_IN_ULA_4_1|Mux10~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux10~0_combout\ $ (((!\controle|controle_de_beq|table|flip1|Temp~q\ & ((!\PIPE2|Temp\(145)) # (!\operaULA|Mux1~0_combout\))) # (\controle|controle_de_beq|table|flip1|Temp~q\ 
-- & (\PIPE2|Temp\(145))))) ) + ( \ULA1|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110010100011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datab => \PIPE2|ALT_INV_Temp\(145),
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux10~0_combout\,
	cin => \ULA1|Add0~82\,
	sumout => \ULA1|Add0~85_sumout\,
	cout => \ULA1|Add0~86\);

-- Location: MLABCELL_X72_Y39_N57
\ULA1|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux10~2_combout\ = ( !\ULA1|Mux14~5_combout\ & ( \ULA1|Add0~85_sumout\ & ( (!\ULA1|Mux14~4_combout\) # (\mux_IN_ULA_4_1|Mux10~0_combout\) ) ) ) # ( !\ULA1|Mux14~5_combout\ & ( !\ULA1|Add0~85_sumout\ & ( (\ULA1|Mux14~4_combout\ & 
-- \mux_IN_ULA_4_1|Mux10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000010101010111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~4_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datae => \ULA1|ALT_INV_Mux14~5_combout\,
	dataf => \ULA1|ALT_INV_Add0~85_sumout\,
	combout => \ULA1|Mux10~2_combout\);

-- Location: LABCELL_X73_Y38_N30
\ULA1|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux10~0_combout\ = ( \rtl~155_combout\ & ( \rtl~159_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\) # ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~146_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~121_combout\))) ) ) ) # ( 
-- !\rtl~155_combout\ & ( \rtl~159_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~146_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~121_combout\)))) ) ) ) # ( \rtl~155_combout\ & ( !\rtl~159_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~146_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~121_combout\)))) ) ) ) # ( !\rtl~155_combout\ & ( !\rtl~159_combout\ & ( (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- ((\rtl~146_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~121_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~121_combout\,
	datab => \ALT_INV_rtl~146_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datae => \ALT_INV_rtl~155_combout\,
	dataf => \ALT_INV_rtl~159_combout\,
	combout => \ULA1|Mux10~0_combout\);

-- Location: LABCELL_X73_Y38_N51
\ULA1|Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux10~5_combout\ = ( \rtl~175_combout\ & ( ((!\mux_IN_ULA_4_2|Mux27~0_combout\ & (\ULA1|Mux10~0_combout\)) # (\mux_IN_ULA_4_2|Mux27~0_combout\ & ((\rtl~176_combout\)))) # (\mux_IN_ULA_4_2|Mux0~0_combout\) ) ) # ( !\rtl~175_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux0~0_combout\ & ((!\mux_IN_ULA_4_2|Mux27~0_combout\ & (\ULA1|Mux10~0_combout\)) # (\mux_IN_ULA_4_2|Mux27~0_combout\ & ((\rtl~176_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001000000111000000101111011111110010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datab => \ULA1|ALT_INV_Mux10~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ALT_INV_rtl~176_combout\,
	dataf => \ALT_INV_rtl~175_combout\,
	combout => \ULA1|Mux10~5_combout\);

-- Location: LABCELL_X75_Y37_N18
\ULA1|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux10~4_combout\ = ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( \ULA1|Mux14~3_combout\ & ( (!\ULA1|Mux28~1_combout\ & !\rtl~85_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( \ULA1|Mux14~3_combout\ & ( (!\ULA1|Mux28~1_combout\ & !\rtl~85_combout\) 
-- ) ) ) # ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( !\ULA1|Mux14~3_combout\ & ( (\ULA1|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux10~0_combout\) # (!\mux_IN_ULA_4_1|Mux10~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( !\ULA1|Mux14~3_combout\ & ( 
-- (!\ULA1|Mux28~1_combout\) # ((!\mux_IN_ULA_4_2|Mux10~0_combout\) # (!\mux_IN_ULA_4_1|Mux10~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111110010101000101010010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux10~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datad => \ALT_INV_rtl~85_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_Mux14~3_combout\,
	combout => \ULA1|Mux10~4_combout\);

-- Location: LABCELL_X74_Y38_N30
\ULA1|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux10~1_combout\ = ( \ULA1|Mux14~1_combout\ & ( (!\ULA1|Mux28~1_combout\ & (((!\ULA1|Mux10~4_combout\)))) # (\ULA1|Mux28~1_combout\ & ((!\ULA1|Mux14~3_combout\ & ((!\ULA1|Mux10~4_combout\))) # (\ULA1|Mux14~3_combout\ & (\ULA1|Mux10~5_combout\)))) ) 
-- ) # ( !\ULA1|Mux14~1_combout\ & ( (!\ULA1|Mux10~4_combout\ & ((!\ULA1|Mux28~1_combout\) # (!\ULA1|Mux14~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111011100000000011101111000000011110111100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~1_combout\,
	datab => \ULA1|ALT_INV_Mux14~3_combout\,
	datac => \ULA1|ALT_INV_Mux10~5_combout\,
	datad => \ULA1|ALT_INV_Mux10~4_combout\,
	dataf => \ULA1|ALT_INV_Mux14~1_combout\,
	combout => \ULA1|Mux10~1_combout\);

-- Location: LABCELL_X75_Y38_N9
\ULA1|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux10~3_combout\ = ( \ULA1|Mux10~1_combout\ & ( (\ULA1|Mux10~2_combout\) # (\ULA1|Mux15~3_combout\) ) ) # ( !\ULA1|Mux10~1_combout\ & ( \ULA1|Mux10~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux15~3_combout\,
	datad => \ULA1|ALT_INV_Mux10~2_combout\,
	dataf => \ULA1|ALT_INV_Mux10~1_combout\,
	combout => \ULA1|Mux10~3_combout\);

-- Location: FF_X75_Y38_N10
\PIPE3|Temp[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux10~3_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(58));

-- Location: FF_X80_Y39_N46
\PIPE4|Temp[26]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(58),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[26]~DUPLICATE_q\);

-- Location: FF_X84_Y36_N19
\registradores|G2:31:regb|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[26]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(21));

-- Location: MLABCELL_X84_Y39_N51
\PIPE2|Temp[95]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[95]~feeder_combout\ = ( \registradores|G2:31:regb|Temp\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(21),
	combout => \PIPE2|Temp[95]~feeder_combout\);

-- Location: FF_X84_Y39_N52
\PIPE2|Temp[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[95]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(21),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(95));

-- Location: LABCELL_X81_Y39_N27
\mux_IN_ULA_4_1|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux10~0_combout\ = ( \PIPE3|Temp\(58) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp\(3) & ((!\PIPEAUX|Temp\(2) & (\PIPE2|Temp\(95))) # (\PIPEAUX|Temp\(2) & ((\PIPE4|Temp[26]~DUPLICATE_q\))))) # (\PIPEAUX|Temp\(3) & 
-- (((!\PIPEAUX|Temp\(2))))) ) ) ) # ( !\PIPE3|Temp\(58) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp\(3) & ((!\PIPEAUX|Temp\(2) & (\PIPE2|Temp\(95))) # (\PIPEAUX|Temp\(2) & ((\PIPE4|Temp[26]~DUPLICATE_q\))))) ) ) ) # ( \PIPE3|Temp\(58) & ( 
-- !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(95) ) ) ) # ( !\PIPE3|Temp\(58) & ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(95) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100000001010100111000001111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(3),
	datab => \PIPE2|ALT_INV_Temp\(95),
	datac => \PIPEAUX|ALT_INV_Temp\(2),
	datad => \PIPE4|ALT_INV_Temp[26]~DUPLICATE_q\,
	datae => \PIPE3|ALT_INV_Temp\(58),
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	combout => \mux_IN_ULA_4_1|Mux10~0_combout\);

-- Location: MLABCELL_X72_Y39_N9
\ULA1|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~89_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux9~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux9~0_combout\ $ (((!\controle|controle_de_beq|table|flip1|Temp~q\ & ((!\PIPE2|Temp\(145)) # (!\operaULA|Mux1~0_combout\))) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\ & (\PIPE2|Temp\(145))))) ) + ( \ULA1|Add0~86\ ))
-- \ULA1|Add0~90\ = CARRY(( \mux_IN_ULA_4_1|Mux9~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux9~0_combout\ $ (((!\controle|controle_de_beq|table|flip1|Temp~q\ & ((!\PIPE2|Temp\(145)) # (!\operaULA|Mux1~0_combout\))) # (\controle|controle_de_beq|table|flip1|Temp~q\ & 
-- (\PIPE2|Temp\(145))))) ) + ( \ULA1|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110010100011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datab => \PIPE2|ALT_INV_Temp\(145),
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux9~0_combout\,
	cin => \ULA1|Add0~86\,
	sumout => \ULA1|Add0~89_sumout\,
	cout => \ULA1|Add0~90\);

-- Location: MLABCELL_X72_Y39_N48
\ULA1|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux9~2_combout\ = ( \mux_IN_ULA_4_1|Mux9~0_combout\ & ( \ULA1|Add0~89_sumout\ & ( !\ULA1|Mux14~5_combout\ ) ) ) # ( !\mux_IN_ULA_4_1|Mux9~0_combout\ & ( \ULA1|Add0~89_sumout\ & ( (!\ULA1|Mux14~5_combout\ & !\ULA1|Mux14~4_combout\) ) ) ) # ( 
-- \mux_IN_ULA_4_1|Mux9~0_combout\ & ( !\ULA1|Add0~89_sumout\ & ( (!\ULA1|Mux14~5_combout\ & \ULA1|Mux14~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101010100000101000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~5_combout\,
	datac => \ULA1|ALT_INV_Mux14~4_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~89_sumout\,
	combout => \ULA1|Mux9~2_combout\);

-- Location: MLABCELL_X72_Y38_N54
\ULA1|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux9~0_combout\ = ( \rtl~156_combout\ & ( \rtl~130_combout\ & ( ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~160_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~148_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\) ) ) ) # ( 
-- !\rtl~156_combout\ & ( \rtl~130_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\ & \rtl~160_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux29~1_combout\)) # (\rtl~148_combout\))) ) ) ) # ( 
-- \rtl~156_combout\ & ( !\rtl~130_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~160_combout\) # (\mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~148_combout\ & (!\mux_IN_ULA_4_2|Mux29~1_combout\))) ) ) ) # ( 
-- !\rtl~156_combout\ & ( !\rtl~130_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~160_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~148_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datab => \ALT_INV_rtl~148_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datad => \ALT_INV_rtl~160_combout\,
	datae => \ALT_INV_rtl~156_combout\,
	dataf => \ALT_INV_rtl~130_combout\,
	combout => \ULA1|Mux9~0_combout\);

-- Location: MLABCELL_X72_Y38_N18
\ULA1|Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux9~5_combout\ = ( \rtl~178_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (((\ULA1|Mux9~0_combout\)) # (\mux_IN_ULA_4_2|Mux27~0_combout\))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((\rtl~177_combout\)))) ) ) # ( !\rtl~178_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (!\mux_IN_ULA_4_2|Mux27~0_combout\ & ((\ULA1|Mux9~0_combout\)))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((\rtl~177_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \ALT_INV_rtl~177_combout\,
	datad => \ULA1|ALT_INV_Mux9~0_combout\,
	dataf => \ALT_INV_rtl~178_combout\,
	combout => \ULA1|Mux9~5_combout\);

-- Location: MLABCELL_X72_Y38_N0
\ULA1|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux9~4_combout\ = ( !\ULA1|Mux14~3_combout\ & ( \rtl~93_combout\ & ( (!\ULA1|Mux28~1_combout\ & (!\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux28~1_combout\ & (((!\mux_IN_ULA_4_1|Mux9~0_combout\) # (!\mux_IN_ULA_4_2|Mux9~0_combout\)))) ) ) ) # ( 
-- \ULA1|Mux14~3_combout\ & ( !\rtl~93_combout\ & ( !\ULA1|Mux28~1_combout\ ) ) ) # ( !\ULA1|Mux14~3_combout\ & ( !\rtl~93_combout\ & ( (!\ULA1|Mux28~1_combout\ & (!\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux28~1_combout\ & 
-- (((!\mux_IN_ULA_4_1|Mux9~0_combout\) # (!\mux_IN_ULA_4_2|Mux9~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111000110011001100110010111011101110000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datab => \ULA1|ALT_INV_Mux28~1_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux9~0_combout\,
	datae => \ULA1|ALT_INV_Mux14~3_combout\,
	dataf => \ALT_INV_rtl~93_combout\,
	combout => \ULA1|Mux9~4_combout\);

-- Location: MLABCELL_X72_Y38_N24
\ULA1|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux9~1_combout\ = ( \ULA1|Mux14~1_combout\ & ( (!\ULA1|Mux28~1_combout\ & (((!\ULA1|Mux9~4_combout\)))) # (\ULA1|Mux28~1_combout\ & ((!\ULA1|Mux14~3_combout\ & ((!\ULA1|Mux9~4_combout\))) # (\ULA1|Mux14~3_combout\ & (\ULA1|Mux9~5_combout\)))) ) ) # 
-- ( !\ULA1|Mux14~1_combout\ & ( (!\ULA1|Mux9~4_combout\ & ((!\ULA1|Mux28~1_combout\) # (!\ULA1|Mux14~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000011110000110100011111000011010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux9~5_combout\,
	datab => \ULA1|ALT_INV_Mux28~1_combout\,
	datac => \ULA1|ALT_INV_Mux9~4_combout\,
	datad => \ULA1|ALT_INV_Mux14~3_combout\,
	dataf => \ULA1|ALT_INV_Mux14~1_combout\,
	combout => \ULA1|Mux9~1_combout\);

-- Location: LABCELL_X73_Y38_N45
\ULA1|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux9~3_combout\ = ( \ULA1|Mux9~1_combout\ & ( (\ULA1|Mux15~3_combout\) # (\ULA1|Mux9~2_combout\) ) ) # ( !\ULA1|Mux9~1_combout\ & ( \ULA1|Mux9~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux9~2_combout\,
	datad => \ULA1|ALT_INV_Mux15~3_combout\,
	dataf => \ULA1|ALT_INV_Mux9~1_combout\,
	combout => \ULA1|Mux9~3_combout\);

-- Location: FF_X73_Y38_N47
\PIPE3|Temp[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux9~3_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(59));

-- Location: FF_X79_Y39_N8
\PIPE4|Temp[27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(59),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[27]~DUPLICATE_q\);

-- Location: FF_X84_Y36_N5
\registradores|G2:31:regb|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[27]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(22));

-- Location: LABCELL_X80_Y39_N39
\PIPE2|Temp[96]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[96]~feeder_combout\ = ( \registradores|G2:31:regb|Temp\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(22),
	combout => \PIPE2|Temp[96]~feeder_combout\);

-- Location: FF_X81_Y39_N2
\registradores|G2:0:regb|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[27]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(22));

-- Location: FF_X80_Y39_N40
\PIPE2|Temp[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[96]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(22),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(96));

-- Location: FF_X73_Y38_N46
\PIPE3|Temp[59]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux9~3_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp[59]~DUPLICATE_q\);

-- Location: LABCELL_X81_Y39_N30
\mux_IN_ULA_4_1|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux9~0_combout\ = ( \PIPE4|Temp[27]~DUPLICATE_q\ & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & (\PIPE2|Temp\(96))) # (\PIPEAUX|Temp\(3) & ((\PIPE3|Temp[59]~DUPLICATE_q\))))) # (\PIPEAUX|Temp\(2) & 
-- (((!\PIPEAUX|Temp\(3))))) ) ) ) # ( !\PIPE4|Temp[27]~DUPLICATE_q\ & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & (\PIPE2|Temp\(96))) # (\PIPEAUX|Temp\(3) & ((\PIPE3|Temp[59]~DUPLICATE_q\))))) ) ) ) # ( 
-- \PIPE4|Temp[27]~DUPLICATE_q\ & ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(96) ) ) ) # ( !\PIPE4|Temp[27]~DUPLICATE_q\ & ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(96) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101000000010011000111000001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(96),
	datab => \PIPEAUX|ALT_INV_Temp\(2),
	datac => \PIPEAUX|ALT_INV_Temp\(3),
	datad => \PIPE3|ALT_INV_Temp[59]~DUPLICATE_q\,
	datae => \PIPE4|ALT_INV_Temp[27]~DUPLICATE_q\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	combout => \mux_IN_ULA_4_1|Mux9~0_combout\);

-- Location: LABCELL_X73_Y39_N48
\ULA1|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux8~2_combout\ = ( \ULA1|Add0~93_sumout\ & ( (!\ULA1|Mux14~5_combout\ & ((!\ULA1|Mux14~4_combout\) # (\mux_IN_ULA_4_1|Mux8~0_combout\))) ) ) # ( !\ULA1|Add0~93_sumout\ & ( (!\ULA1|Mux14~5_combout\ & (\mux_IN_ULA_4_1|Mux8~0_combout\ & 
-- \ULA1|Mux14~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~5_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datad => \ULA1|ALT_INV_Mux14~4_combout\,
	dataf => \ULA1|ALT_INV_Add0~93_sumout\,
	combout => \ULA1|Mux8~2_combout\);

-- Location: LABCELL_X73_Y39_N18
\rtl~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~181_combout\ = ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( \rtl~71_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\) # (\mux_IN_ULA_4_1|Mux0~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( \rtl~71_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ 
-- & (\rtl~72_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( !\rtl~71_combout\ & ( (\mux_IN_ULA_4_1|Mux0~0_combout\ & \mux_IN_ULA_4_2|Mux28~1_combout\) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( !\rtl~71_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~72_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000110000001101010011010100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~72_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	dataf => \ALT_INV_rtl~71_combout\,
	combout => \rtl~181_combout\);

-- Location: LABCELL_X73_Y39_N6
\ULA1|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux8~4_combout\ = ( !\ULA1|Mux28~1_combout\ & ( \ULA1|Mux14~3_combout\ & ( !\rtl~181_combout\ ) ) ) # ( \ULA1|Mux28~1_combout\ & ( !\ULA1|Mux14~3_combout\ & ( (!\mux_IN_ULA_4_2|Mux8~0_combout\) # (!\mux_IN_ULA_4_1|Mux8~0_combout\) ) ) ) # ( 
-- !\ULA1|Mux28~1_combout\ & ( !\ULA1|Mux14~3_combout\ & ( !\mux_IN_ULA_4_1|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111111000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~181_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux8~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datae => \ULA1|ALT_INV_Mux28~1_combout\,
	dataf => \ULA1|ALT_INV_Mux14~3_combout\,
	combout => \ULA1|Mux8~4_combout\);

-- Location: LABCELL_X81_Y39_N15
\rtl~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~161_combout\ = ( \mux_IN_ULA_4_1|Mux11~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( (\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux9~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux11~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( 
-- (\mux_IN_ULA_4_1|Mux9~0_combout\ & !\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux11~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux8~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux10~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux11~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux8~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux10~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~161_combout\);

-- Location: MLABCELL_X78_Y41_N18
\ULA1|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux8~0_combout\ = ( \rtl~137_combout\ & ( \rtl~157_combout\ & ( ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~161_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~150_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\) ) ) ) # ( 
-- !\rtl~137_combout\ & ( \rtl~157_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~161_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~150_combout\)))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux28~1_combout\)))) ) ) ) # ( \rtl~137_combout\ & ( !\rtl~157_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~161_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~150_combout\)))) 
-- # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (((\mux_IN_ULA_4_2|Mux28~1_combout\)))) ) ) ) # ( !\rtl~137_combout\ & ( !\rtl~157_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~161_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~150_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~150_combout\,
	datab => \ALT_INV_rtl~161_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datae => \ALT_INV_rtl~137_combout\,
	dataf => \ALT_INV_rtl~157_combout\,
	combout => \ULA1|Mux8~0_combout\);

-- Location: MLABCELL_X78_Y41_N3
\rtl~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~180_combout\ = ( \rtl~103_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\) # (\rtl~62_combout\))) ) ) # ( !\rtl~103_combout\ & ( (\mux_IN_ULA_4_2|Mux29~1_combout\ & (!\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- \rtl~62_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010010001000110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datad => \ALT_INV_rtl~62_combout\,
	dataf => \ALT_INV_rtl~103_combout\,
	combout => \rtl~180_combout\);

-- Location: LABCELL_X79_Y41_N24
\rtl~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~179_combout\ = ( \rtl~65_combout\ & ( (!\ULA1|Add2~9_sumout\ & ((!\ULA1|Add2~13_sumout\) # ((\rtl~64_combout\)))) # (\ULA1|Add2~9_sumout\ & (!\ULA1|Add2~13_sumout\ & ((\ULA1|ShiftRight0~10_combout\)))) ) ) # ( !\rtl~65_combout\ & ( 
-- (!\ULA1|Add2~9_sumout\ & (\ULA1|Add2~13_sumout\ & (\rtl~64_combout\))) # (\ULA1|Add2~9_sumout\ & (!\ULA1|Add2~13_sumout\ & ((\ULA1|ShiftRight0~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~9_sumout\,
	datab => \ULA1|ALT_INV_Add2~13_sumout\,
	datac => \ALT_INV_rtl~64_combout\,
	datad => \ULA1|ALT_INV_ShiftRight0~10_combout\,
	dataf => \ALT_INV_rtl~65_combout\,
	combout => \rtl~179_combout\);

-- Location: MLABCELL_X78_Y41_N24
\ULA1|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux8~5_combout\ = ( \rtl~179_combout\ & ( ((!\mux_IN_ULA_4_2|Mux27~0_combout\ & (\ULA1|Mux8~0_combout\)) # (\mux_IN_ULA_4_2|Mux27~0_combout\ & ((\rtl~180_combout\)))) # (\mux_IN_ULA_4_2|Mux0~0_combout\) ) ) # ( !\rtl~179_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux0~0_combout\ & ((!\mux_IN_ULA_4_2|Mux27~0_combout\ & (\ULA1|Mux8~0_combout\)) # (\mux_IN_ULA_4_2|Mux27~0_combout\ & ((\rtl~180_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000000111000001001111011111110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux8~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ALT_INV_rtl~180_combout\,
	dataf => \ALT_INV_rtl~179_combout\,
	combout => \ULA1|Mux8~5_combout\);

-- Location: LABCELL_X74_Y38_N15
\ULA1|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux8~1_combout\ = ( \ULA1|Mux8~5_combout\ & ( (!\ULA1|Mux28~1_combout\ & (((!\ULA1|Mux8~4_combout\)))) # (\ULA1|Mux28~1_combout\ & ((!\ULA1|Mux14~3_combout\ & (!\ULA1|Mux8~4_combout\)) # (\ULA1|Mux14~3_combout\ & ((\ULA1|Mux14~1_combout\))))) ) ) # 
-- ( !\ULA1|Mux8~5_combout\ & ( (!\ULA1|Mux8~4_combout\ & ((!\ULA1|Mux28~1_combout\) # (!\ULA1|Mux14~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111100011110000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~1_combout\,
	datab => \ULA1|ALT_INV_Mux14~3_combout\,
	datac => \ULA1|ALT_INV_Mux8~4_combout\,
	datad => \ULA1|ALT_INV_Mux14~1_combout\,
	dataf => \ULA1|ALT_INV_Mux8~5_combout\,
	combout => \ULA1|Mux8~1_combout\);

-- Location: LABCELL_X74_Y38_N3
\ULA1|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux8~3_combout\ = ( \ULA1|Mux8~1_combout\ & ( (\ULA1|Mux8~2_combout\) # (\ULA1|Mux15~3_combout\) ) ) # ( !\ULA1|Mux8~1_combout\ & ( \ULA1|Mux8~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux15~3_combout\,
	datad => \ULA1|ALT_INV_Mux8~2_combout\,
	dataf => \ULA1|ALT_INV_Mux8~1_combout\,
	combout => \ULA1|Mux8~3_combout\);

-- Location: FF_X74_Y38_N4
\PIPE3|Temp[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux8~3_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(60));

-- Location: FF_X81_Y39_N56
\PIPE4|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(60),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(28));

-- Location: FF_X84_Y38_N29
\registradores|G2:31:regb|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:31:regb|Temp[23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(23));

-- Location: MLABCELL_X84_Y39_N33
\PIPE2|Temp[97]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[97]~feeder_combout\ = \registradores|G2:31:regb|Temp\(23)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:31:regb|ALT_INV_Temp\(23),
	combout => \PIPE2|Temp[97]~feeder_combout\);

-- Location: FF_X84_Y39_N34
\PIPE2|Temp[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[97]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(23),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(97));

-- Location: LABCELL_X81_Y39_N18
\mux_IN_ULA_4_1|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux8~0_combout\ = ( \PIPE2|Temp\(97) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp\(2) & (((!\PIPEAUX|Temp\(3)) # (\PIPE3|Temp\(60))))) # (\PIPEAUX|Temp\(2) & (\PIPE4|Temp\(28) & (!\PIPEAUX|Temp\(3)))) ) ) ) # ( 
-- !\PIPE2|Temp\(97) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp\(2) & (((\PIPEAUX|Temp\(3) & \PIPE3|Temp\(60))))) # (\PIPEAUX|Temp\(2) & (\PIPE4|Temp\(28) & (!\PIPEAUX|Temp\(3)))) ) ) ) # ( \PIPE2|Temp\(97) & ( !\mux_IN_ULA_4_1|Mux16~0_combout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100010000000111001101000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(28),
	datab => \PIPEAUX|ALT_INV_Temp\(2),
	datac => \PIPEAUX|ALT_INV_Temp\(3),
	datad => \PIPE3|ALT_INV_Temp\(60),
	datae => \PIPE2|ALT_INV_Temp\(97),
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	combout => \mux_IN_ULA_4_1|Mux8~0_combout\);

-- Location: MLABCELL_X78_Y37_N42
\rtl~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~72_combout\ = ( \mux_IN_ULA_4_1|Mux6~0_combout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux8~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux5~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux6~0_combout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # 
-- (\mux_IN_ULA_4_1|Mux8~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux5~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux6~0_combout\ & ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux8~0_combout\ & (!\mux_IN_ULA_4_2|Mux31~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux5~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux6~0_combout\ & ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux8~0_combout\ & (!\mux_IN_ULA_4_2|Mux31~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux5~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	combout => \rtl~72_combout\);

-- Location: MLABCELL_X78_Y37_N36
\rtl~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~73_combout\ = ( \rtl~70_combout\ & ( \rtl~71_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\) # ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~72_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( 
-- !\rtl~70_combout\ & ( \rtl~71_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~72_combout\ & \mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\)) # (\mux_IN_ULA_4_1|Mux0~0_combout\))) ) 
-- ) ) # ( \rtl~70_combout\ & ( !\rtl~71_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\) # (\rtl~72_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\ & 
-- ((\mux_IN_ULA_4_2|Mux29~1_combout\)))) ) ) ) # ( !\rtl~70_combout\ & ( !\rtl~71_combout\ & ( (\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~72_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- (\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datab => \ALT_INV_rtl~72_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datae => \ALT_INV_rtl~70_combout\,
	dataf => \ALT_INV_rtl~71_combout\,
	combout => \rtl~73_combout\);

-- Location: LABCELL_X83_Y39_N12
\ULA1|sig_output~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~11_combout\ = (\mux_IN_ULA_4_2|Mux12~0_combout\ & \mux_IN_ULA_4_1|Mux12~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux12~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	combout => \ULA1|sig_output~11_combout\);

-- Location: MLABCELL_X78_Y41_N39
\ULA1|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux12~0_combout\ = ( \rtl~137_combout\ & ( \rtl~157_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\) # ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~150_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~103_combout\)))) ) ) ) # ( 
-- !\rtl~137_combout\ & ( \rtl~157_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\)) # (\rtl~150_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~103_combout\ & \mux_IN_ULA_4_2|Mux29~1_combout\)))) ) ) ) # ( 
-- \rtl~137_combout\ & ( !\rtl~157_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~150_combout\ & ((\mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\) # (\rtl~103_combout\)))) ) ) ) # ( 
-- !\rtl~137_combout\ & ( !\rtl~157_combout\ & ( (\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~150_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~103_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~150_combout\,
	datab => \ALT_INV_rtl~103_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datae => \ALT_INV_rtl~137_combout\,
	dataf => \ALT_INV_rtl~157_combout\,
	combout => \ULA1|Mux12~0_combout\);

-- Location: LABCELL_X79_Y41_N6
\rtl~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~66_combout\ = ( \ULA1|Add2~13_sumout\ & ( \rtl~64_combout\ & ( (!\ULA1|Add2~9_sumout\ & ((\rtl~65_combout\))) # (\ULA1|Add2~9_sumout\ & (\ULA1|ShiftRight0~10_combout\)) ) ) ) # ( !\ULA1|Add2~13_sumout\ & ( \rtl~64_combout\ & ( (\rtl~63_combout\) # 
-- (\ULA1|Add2~9_sumout\) ) ) ) # ( \ULA1|Add2~13_sumout\ & ( !\rtl~64_combout\ & ( (!\ULA1|Add2~9_sumout\ & ((\rtl~65_combout\))) # (\ULA1|Add2~9_sumout\ & (\ULA1|ShiftRight0~10_combout\)) ) ) ) # ( !\ULA1|Add2~13_sumout\ & ( !\rtl~64_combout\ & ( 
-- (!\ULA1|Add2~9_sumout\ & \rtl~63_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftRight0~10_combout\,
	datab => \ALT_INV_rtl~65_combout\,
	datac => \ULA1|ALT_INV_Add2~9_sumout\,
	datad => \ALT_INV_rtl~63_combout\,
	datae => \ULA1|ALT_INV_Add2~13_sumout\,
	dataf => \ALT_INV_rtl~64_combout\,
	combout => \rtl~66_combout\);

-- Location: LABCELL_X74_Y39_N6
\ULA1|Mux14~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~15_combout\ = ( !\mux_IN_ULA_4_2|Mux0~0_combout\ & ( (((!\mux_IN_ULA_4_2|Mux27~0_combout\))) # (\ULA1|Mux14~0_combout\) ) ) # ( \mux_IN_ULA_4_2|Mux0~0_combout\ & ( ((\ULA1|Mux28~0_combout\ & (((!\ULA1|ShiftRight0~4_combout\) # 
-- (!\ULA1|ShiftRight0~2_combout\)) # (\ULA1|Add2~21_sumout\)))) # (\ULA1|Mux14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111010111110101010111110101111111110101111101010101111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datab => \ULA1|ALT_INV_Add2~21_sumout\,
	datac => \ULA1|ALT_INV_Mux28~0_combout\,
	datad => \ULA1|ALT_INV_ShiftRight0~4_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~2_combout\,
	datag => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	combout => \ULA1|Mux14~15_combout\);

-- Location: LABCELL_X74_Y39_N12
\ULA1|Mux14~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~11_combout\ = ( !\mux_IN_ULA_4_2|Mux0~0_combout\ & ( (((\mux_IN_ULA_4_2|Mux27~0_combout\))) # (\ULA1|Mux14~0_combout\) ) ) # ( \mux_IN_ULA_4_2|Mux0~0_combout\ & ( ((\ULA1|Mux28~0_combout\ & (((!\ULA1|ShiftRight0~4_combout\) # 
-- (!\ULA1|ShiftRight0~2_combout\)) # (\ULA1|Add2~21_sumout\)))) # (\ULA1|Mux14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101111101011111010111110101111101011111010111110101111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datab => \ULA1|ALT_INV_Add2~21_sumout\,
	datac => \ULA1|ALT_INV_Mux28~0_combout\,
	datad => \ULA1|ALT_INV_ShiftRight0~4_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~2_combout\,
	datag => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	combout => \ULA1|Mux14~11_combout\);

-- Location: LABCELL_X73_Y40_N6
\ULA1|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux12~1_combout\ = ( !\ULA1|Mux14~15_combout\ & ( \ULA1|Mux14~11_combout\ & ( (\rtl~62_combout\ & \ULA1|Mux1~0_combout\) ) ) ) # ( \ULA1|Mux14~15_combout\ & ( !\ULA1|Mux14~11_combout\ & ( \ULA1|Mux12~0_combout\ ) ) ) # ( !\ULA1|Mux14~15_combout\ & ( 
-- !\ULA1|Mux14~11_combout\ & ( \rtl~66_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux12~0_combout\,
	datab => \ALT_INV_rtl~62_combout\,
	datac => \ULA1|ALT_INV_Mux1~0_combout\,
	datad => \ALT_INV_rtl~66_combout\,
	datae => \ULA1|ALT_INV_Mux14~15_combout\,
	dataf => \ULA1|ALT_INV_Mux14~11_combout\,
	combout => \ULA1|Mux12~1_combout\);

-- Location: LABCELL_X73_Y40_N30
\ULA1|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux12~2_combout\ = ( \ULA1|Mux28~1_combout\ & ( \ULA1|Mux12~1_combout\ & ( (\ULA1|sig_output~11_combout\) # (\ULA1|Mux14~3_combout\) ) ) ) # ( !\ULA1|Mux28~1_combout\ & ( \ULA1|Mux12~1_combout\ & ( (!\ULA1|Mux14~3_combout\ & 
-- (\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux14~3_combout\ & ((\rtl~73_combout\))) ) ) ) # ( \ULA1|Mux28~1_combout\ & ( !\ULA1|Mux12~1_combout\ & ( (!\ULA1|Mux14~3_combout\ & \ULA1|sig_output~11_combout\) ) ) ) # ( !\ULA1|Mux28~1_combout\ & ( 
-- !\ULA1|Mux12~1_combout\ & ( (!\ULA1|Mux14~3_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux14~3_combout\ & ((\rtl~73_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~3_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \ALT_INV_rtl~73_combout\,
	datad => \ULA1|ALT_INV_sig_output~11_combout\,
	datae => \ULA1|ALT_INV_Mux28~1_combout\,
	dataf => \ULA1|ALT_INV_Mux12~1_combout\,
	combout => \ULA1|Mux12~2_combout\);

-- Location: LABCELL_X73_Y40_N54
\ULA1|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux12~3_combout\ = ( \ULA1|Mux12~2_combout\ & ( (!\ULA1|Mux14~5_combout\ & ((!\ULA1|Mux14~4_combout\ & (\ULA1|Add0~77_sumout\)) # (\ULA1|Mux14~4_combout\ & ((\mux_IN_ULA_4_1|Mux12~0_combout\))))) # (\ULA1|Mux14~5_combout\ & 
-- (((!\ULA1|Mux14~4_combout\)))) ) ) # ( !\ULA1|Mux12~2_combout\ & ( (!\ULA1|Mux14~5_combout\ & ((!\ULA1|Mux14~4_combout\ & (\ULA1|Add0~77_sumout\)) # (\ULA1|Mux14~4_combout\ & ((\mux_IN_ULA_4_1|Mux12~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011000001011111001100000101111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add0~77_sumout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datac => \ULA1|ALT_INV_Mux14~5_combout\,
	datad => \ULA1|ALT_INV_Mux14~4_combout\,
	dataf => \ULA1|ALT_INV_Mux12~2_combout\,
	combout => \ULA1|Mux12~3_combout\);

-- Location: FF_X73_Y40_N22
\PIPE3|Temp[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux12~3_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(56));

-- Location: FF_X80_Y37_N29
\registradores|G2:31:regb|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(24),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(19));

-- Location: LABCELL_X80_Y37_N36
\PIPE2|Temp[93]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[93]~feeder_combout\ = \registradores|G2:31:regb|Temp\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:31:regb|ALT_INV_Temp\(19),
	combout => \PIPE2|Temp[93]~feeder_combout\);

-- Location: FF_X80_Y37_N20
\registradores|G2:0:regb|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(24),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(19));

-- Location: FF_X80_Y37_N38
\PIPE2|Temp[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[93]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(19),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(93));

-- Location: LABCELL_X80_Y37_N21
\mux_IN_ULA_4_1|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux12~0_combout\ = ( \PIPE4|Temp\(24) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp[2]~DUPLICATE_q\ & ((!\PIPEAUX|Temp\(3) & ((\PIPE2|Temp\(93)))) # (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(56))))) # (\PIPEAUX|Temp[2]~DUPLICATE_q\ & 
-- (((!\PIPEAUX|Temp\(3))))) ) ) ) # ( !\PIPE4|Temp\(24) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp[2]~DUPLICATE_q\ & ((!\PIPEAUX|Temp\(3) & ((\PIPE2|Temp\(93)))) # (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(56))))) ) ) ) # ( \PIPE4|Temp\(24) & ( 
-- !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(93) ) ) ) # ( !\PIPE4|Temp\(24) & ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE2|Temp\(93) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000010101000100101001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp[2]~DUPLICATE_q\,
	datab => \PIPE3|ALT_INV_Temp\(56),
	datac => \PIPEAUX|ALT_INV_Temp\(3),
	datad => \PIPE2|ALT_INV_Temp\(93),
	datae => \PIPE4|ALT_INV_Temp\(24),
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	combout => \mux_IN_ULA_4_1|Mux12~0_combout\);

-- Location: MLABCELL_X82_Y38_N12
\rtl~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~157_combout\ = ( \mux_IN_ULA_4_1|Mux13~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\) # ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux14~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux15~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux13~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((!\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux14~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux15~0_combout\ & ((\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux13~0_combout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (((\mux_IN_ULA_4_1|Mux14~0_combout\ & \mux_IN_ULA_4_2|Mux30~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((!\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_1|Mux15~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux13~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux14~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux15~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	combout => \rtl~157_combout\);

-- Location: MLABCELL_X82_Y38_N24
\rtl~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~165_combout\ = ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( \mux_IN_ULA_4_1|Mux6~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux4~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux5~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( \mux_IN_ULA_4_1|Mux6~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_1|Mux4~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux5~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( !\mux_IN_ULA_4_1|Mux6~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux4~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_1|Mux5~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux6~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux4~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux5~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	combout => \rtl~165_combout\);

-- Location: MLABCELL_X82_Y38_N18
\ULA1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux4~0_combout\ = ( \rtl~161_combout\ & ( \rtl~165_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\) # ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~157_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~150_combout\))) ) ) ) # ( 
-- !\rtl~161_combout\ & ( \rtl~165_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (((!\mux_IN_ULA_4_2|Mux28~1_combout\) # (\rtl~157_combout\)))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~150_combout\ & (\mux_IN_ULA_4_2|Mux28~1_combout\))) ) ) ) # ( 
-- \rtl~161_combout\ & ( !\rtl~165_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (((\mux_IN_ULA_4_2|Mux28~1_combout\ & \rtl~157_combout\)))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (((!\mux_IN_ULA_4_2|Mux28~1_combout\)) # (\rtl~150_combout\))) ) ) ) # ( 
-- !\rtl~161_combout\ & ( !\rtl~165_combout\ & ( (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~157_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~150_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~150_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datad => \ALT_INV_rtl~157_combout\,
	datae => \ALT_INV_rtl~161_combout\,
	dataf => \ALT_INV_rtl~165_combout\,
	combout => \ULA1|Mux4~0_combout\);

-- Location: MLABCELL_X78_Y38_N6
\ULA1|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux4~5_combout\ = ( \rtl~191_combout\ & ( ((!\mux_IN_ULA_4_2|Mux27~0_combout\ & (\ULA1|Mux4~0_combout\)) # (\mux_IN_ULA_4_2|Mux27~0_combout\ & ((\rtl~192_combout\)))) # (\mux_IN_ULA_4_2|Mux0~0_combout\) ) ) # ( !\rtl~191_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux0~0_combout\ & ((!\mux_IN_ULA_4_2|Mux27~0_combout\ & (\ULA1|Mux4~0_combout\)) # (\mux_IN_ULA_4_2|Mux27~0_combout\ & ((\rtl~192_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \ULA1|ALT_INV_Mux4~0_combout\,
	datad => \ALT_INV_rtl~192_combout\,
	dataf => \ALT_INV_rtl~191_combout\,
	combout => \ULA1|Mux4~5_combout\);

-- Location: MLABCELL_X78_Y37_N54
\ULA1|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux4~4_combout\ = ( !\ULA1|ShiftRight2~2_combout\ & ( \ULA1|Mux14~3_combout\ & ( !\ULA1|Mux28~1_combout\ ) ) ) # ( \ULA1|ShiftRight2~2_combout\ & ( !\ULA1|Mux14~3_combout\ & ( (!\ULA1|Mux28~1_combout\ & (!\mux_IN_ULA_4_1|Mux0~0_combout\)) # 
-- (\ULA1|Mux28~1_combout\ & (((!\mux_IN_ULA_4_1|Mux4~0_combout\) # (!\mux_IN_ULA_4_2|Mux4~0_combout\)))) ) ) ) # ( !\ULA1|ShiftRight2~2_combout\ & ( !\ULA1|Mux14~3_combout\ & ( (!\ULA1|Mux28~1_combout\ & (!\mux_IN_ULA_4_1|Mux0~0_combout\)) # 
-- (\ULA1|Mux28~1_combout\ & (((!\mux_IN_ULA_4_1|Mux4~0_combout\) # (!\mux_IN_ULA_4_2|Mux4~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111100101010101111110011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux4~0_combout\,
	datad => \ULA1|ALT_INV_Mux28~1_combout\,
	datae => \ULA1|ALT_INV_ShiftRight2~2_combout\,
	dataf => \ULA1|ALT_INV_Mux14~3_combout\,
	combout => \ULA1|Mux4~4_combout\);

-- Location: MLABCELL_X78_Y38_N18
\ULA1|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux4~1_combout\ = ( \ULA1|Mux14~1_combout\ & ( (!\ULA1|Mux14~3_combout\ & (((!\ULA1|Mux4~4_combout\)))) # (\ULA1|Mux14~3_combout\ & ((!\ULA1|Mux28~1_combout\ & ((!\ULA1|Mux4~4_combout\))) # (\ULA1|Mux28~1_combout\ & (\ULA1|Mux4~5_combout\)))) ) ) # 
-- ( !\ULA1|Mux14~1_combout\ & ( (!\ULA1|Mux4~4_combout\ & ((!\ULA1|Mux14~3_combout\) # (!\ULA1|Mux28~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000011110000101100011111000010110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~3_combout\,
	datab => \ULA1|ALT_INV_Mux4~5_combout\,
	datac => \ULA1|ALT_INV_Mux4~4_combout\,
	datad => \ULA1|ALT_INV_Mux28~1_combout\,
	dataf => \ULA1|ALT_INV_Mux14~1_combout\,
	combout => \ULA1|Mux4~1_combout\);

-- Location: LABCELL_X75_Y38_N6
\ULA1|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux4~2_combout\ = ( \ULA1|Add0~109_sumout\ & ( (!\ULA1|Mux14~5_combout\ & ((!\ULA1|Mux14~4_combout\) # (\mux_IN_ULA_4_1|Mux4~0_combout\))) ) ) # ( !\ULA1|Add0~109_sumout\ & ( (\mux_IN_ULA_4_1|Mux4~0_combout\ & (\ULA1|Mux14~4_combout\ & 
-- !\ULA1|Mux14~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011110011000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datac => \ULA1|ALT_INV_Mux14~4_combout\,
	datad => \ULA1|ALT_INV_Mux14~5_combout\,
	dataf => \ULA1|ALT_INV_Add0~109_sumout\,
	combout => \ULA1|Mux4~2_combout\);

-- Location: LABCELL_X79_Y37_N12
\ULA1|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux4~3_combout\ = ( \ULA1|Mux4~2_combout\ ) # ( !\ULA1|Mux4~2_combout\ & ( (\ULA1|Mux15~3_combout\ & \ULA1|Mux4~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux15~3_combout\,
	datac => \ULA1|ALT_INV_Mux4~1_combout\,
	dataf => \ULA1|ALT_INV_Mux4~2_combout\,
	combout => \ULA1|Mux4~3_combout\);

-- Location: FF_X79_Y37_N13
\PIPE3|Temp[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux4~3_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(64));

-- Location: FF_X79_Y37_N2
\PIPE4|Temp[32]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(64),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[32]~DUPLICATE_q\);

-- Location: FF_X79_Y37_N14
\PIPE3|Temp[64]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux4~3_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp[64]~DUPLICATE_q\);

-- Location: FF_X87_Y38_N35
\registradores|G2:28:regb|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(32),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(27));

-- Location: LABCELL_X88_Y38_N24
\registradores|G2:30:regb|Temp[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:30:regb|Temp[27]~feeder_combout\ = ( \PIPE4|Temp\(32) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(32),
	combout => \registradores|G2:30:regb|Temp[27]~feeder_combout\);

-- Location: FF_X88_Y38_N25
\registradores|G2:30:regb|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:30:regb|Temp[27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(27));

-- Location: FF_X87_Y38_N50
\registradores|G2:29:regb|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(32),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(27));

-- Location: FF_X80_Y38_N52
\registradores|G2:31:regb|Temp[27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(32),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp[27]~DUPLICATE_q\);

-- Location: MLABCELL_X87_Y38_N48
\registradores|outData2|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux4~0_combout\ = ( \registradores|G2:29:regb|Temp\(27) & ( \registradores|G2:31:regb|Temp[27]~DUPLICATE_q\ & ( ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(27))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:30:regb|Temp\(27))))) # (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:29:regb|Temp\(27) & ( \registradores|G2:31:regb|Temp[27]~DUPLICATE_q\ & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & 
-- (\registradores|G2:28:regb|Temp\(27))) # (\PIPE1|Temp\(17) & ((\registradores|G2:30:regb|Temp\(27)))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\PIPE1|Temp\(17))) ) ) ) # ( \registradores|G2:29:regb|Temp\(27) & ( 
-- !\registradores|G2:31:regb|Temp[27]~DUPLICATE_q\ & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(27))) # (\PIPE1|Temp\(17) & ((\registradores|G2:30:regb|Temp\(27)))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (!\PIPE1|Temp\(17))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(27) & ( !\registradores|G2:31:regb|Temp[27]~DUPLICATE_q\ & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(27))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:30:regb|Temp\(27)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:28:regb|ALT_INV_Temp\(27),
	datad => \registradores|G2:30:regb|ALT_INV_Temp\(27),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(27),
	dataf => \registradores|G2:31:regb|ALT_INV_Temp[27]~DUPLICATE_q\,
	combout => \registradores|outData2|Mux4~0_combout\);

-- Location: MLABCELL_X87_Y37_N51
\registradores|G2:1:regb|Temp[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[27]~feeder_combout\ = ( \PIPE4|Temp\(32) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(32),
	combout => \registradores|G2:1:regb|Temp[27]~feeder_combout\);

-- Location: FF_X87_Y37_N52
\registradores|G2:1:regb|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(27));

-- Location: FF_X85_Y37_N1
\registradores|G2:2:regb|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(32),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(27));

-- Location: FF_X85_Y37_N20
\registradores|G2:3:regb|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(32),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(27));

-- Location: LABCELL_X85_Y37_N18
\registradores|outData2|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux4~1_combout\ = ( \registradores|G2:3:regb|Temp\(27) & ( \registradores|G2:0:regb|Temp\(27) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\)) # (\registradores|G2:1:regb|Temp\(27)))) # (\PIPE1|Temp\(17) & 
-- (((\registradores|G2:2:regb|Temp\(27)) # (\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(27) & ( \registradores|G2:0:regb|Temp\(27) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\)) # 
-- (\registradores|G2:1:regb|Temp\(27)))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:2:regb|Temp\(27))))) ) ) ) # ( \registradores|G2:3:regb|Temp\(27) & ( !\registradores|G2:0:regb|Temp\(27) & ( (!\PIPE1|Temp\(17) & 
-- (\registradores|G2:1:regb|Temp\(27) & (\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & (((\registradores|G2:2:regb|Temp\(27)) # (\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(27) & ( !\registradores|G2:0:regb|Temp\(27) & 
-- ( (!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(27) & (\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\ & \registradores|G2:2:regb|Temp\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:1:regb|ALT_INV_Temp\(27),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \registradores|G2:2:regb|ALT_INV_Temp\(27),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(27),
	dataf => \registradores|G2:0:regb|ALT_INV_Temp\(27),
	combout => \registradores|outData2|Mux4~1_combout\);

-- Location: LABCELL_X79_Y37_N9
\registradores|outData2|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux4~2_combout\ = ( \registradores|outData2|Mux4~1_combout\ & ( (!\PIPE1|Temp\(0)) # (\registradores|outData2|Mux4~0_combout\) ) ) # ( !\registradores|outData2|Mux4~1_combout\ & ( (\PIPE1|Temp\(0) & 
-- \registradores|outData2|Mux4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(0),
	datad => \registradores|outData2|ALT_INV_Mux4~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux4~1_combout\,
	combout => \registradores|outData2|Mux4~2_combout\);

-- Location: FF_X79_Y37_N11
\PIPE2|Temp[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux4~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(69));

-- Location: LABCELL_X79_Y37_N3
\mux_IN_ULA_4_2|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux4~0_combout\ = ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(10) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( 
-- \PIPE3|Temp[64]~DUPLICATE_q\ ) ) ) # ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE4|Temp[32]~DUPLICATE_q\ ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( 
-- \PIPE2|Temp\(69) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp[32]~DUPLICATE_q\,
	datab => \PIPE3|ALT_INV_Temp[64]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(69),
	datad => \PIPE2|ALT_INV_Temp\(10),
	datae => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	dataf => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	combout => \mux_IN_ULA_4_2|Mux4~0_combout\);

-- Location: MLABCELL_X78_Y38_N0
\ULA1|ShiftRight0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~0_combout\ = ( !\ULA1|Add2~81_sumout\ & ( !\ULA1|Add2~85_sumout\ & ( (!\ULA1|Add2~69_sumout\ & (!\ULA1|Add2~65_sumout\ & (!\ULA1|Add2~73_sumout\ & !\ULA1|Add2~77_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~69_sumout\,
	datab => \ULA1|ALT_INV_Add2~65_sumout\,
	datac => \ULA1|ALT_INV_Add2~73_sumout\,
	datad => \ULA1|ALT_INV_Add2~77_sumout\,
	datae => \ULA1|ALT_INV_Add2~81_sumout\,
	dataf => \ULA1|ALT_INV_Add2~85_sumout\,
	combout => \ULA1|ShiftRight0~0_combout\);

-- Location: MLABCELL_X78_Y38_N12
\ULA1|ShiftRight0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~1_combout\ = ( !\ULA1|Add2~61_sumout\ & ( !\ULA1|Add2~57_sumout\ & ( (\ULA1|ShiftRight0~0_combout\ & (!\ULA1|Add2~53_sumout\ & (!\ULA1|Add2~49_sumout\ & !\ULA1|Add2~45_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftRight0~0_combout\,
	datab => \ULA1|ALT_INV_Add2~53_sumout\,
	datac => \ULA1|ALT_INV_Add2~49_sumout\,
	datad => \ULA1|ALT_INV_Add2~45_sumout\,
	datae => \ULA1|ALT_INV_Add2~61_sumout\,
	dataf => \ULA1|ALT_INV_Add2~57_sumout\,
	combout => \ULA1|ShiftRight0~1_combout\);

-- Location: LABCELL_X77_Y39_N6
\ULA1|ShiftRight0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~2_combout\ = ( !\ULA1|Add2~37_sumout\ & ( \ULA1|ShiftRight0~1_combout\ & ( (!\ULA1|Add2~29_sumout\ & (!\ULA1|Add2~25_sumout\ & (!\ULA1|Add2~41_sumout\ & !\ULA1|Add2~33_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~29_sumout\,
	datab => \ULA1|ALT_INV_Add2~25_sumout\,
	datac => \ULA1|ALT_INV_Add2~41_sumout\,
	datad => \ULA1|ALT_INV_Add2~33_sumout\,
	datae => \ULA1|ALT_INV_Add2~37_sumout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~1_combout\,
	combout => \ULA1|ShiftRight0~2_combout\);

-- Location: LABCELL_X77_Y39_N15
\ULA1|Mux19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~6_combout\ = ( !\ULA1|Mux17~3_combout\ & ( \rtl~145_combout\ & ( (!\ULA1|Mux17~0_combout\ & ((!\ULA1|Mux17~1_combout\) # ((\ULA1|ShiftRight0~2_combout\ & \ULA1|ShiftRight0~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux17~0_combout\,
	datab => \ULA1|ALT_INV_Mux17~1_combout\,
	datac => \ULA1|ALT_INV_ShiftRight0~2_combout\,
	datad => \ULA1|ALT_INV_ShiftRight0~13_combout\,
	datae => \ULA1|ALT_INV_Mux17~3_combout\,
	dataf => \ALT_INV_rtl~145_combout\,
	combout => \ULA1|Mux19~6_combout\);

-- Location: MLABCELL_X82_Y41_N27
\ULA1|Mux19~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~14_combout\ = ( !\ULA1|Add2~13_sumout\ & ( (\ULA1|Mux19~0_combout\ & ((!\ULA1|Add2~9_sumout\ & (\rtl~3_combout\)) # (\ULA1|Add2~9_sumout\ & (((\rtl~7_combout\)))))) ) ) # ( \ULA1|Add2~13_sumout\ & ( (\ULA1|Mux19~0_combout\ & 
-- ((!\ULA1|Add2~9_sumout\ & (\rtl~5_combout\)) # (\ULA1|Add2~9_sumout\ & (((\rtl~6_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000010011000000100000001000000010000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~9_sumout\,
	datab => \ULA1|ALT_INV_Mux19~0_combout\,
	datac => \ALT_INV_rtl~5_combout\,
	datad => \ALT_INV_rtl~7_combout\,
	datae => \ULA1|ALT_INV_Add2~13_sumout\,
	dataf => \ALT_INV_rtl~6_combout\,
	datag => \ALT_INV_rtl~3_combout\,
	combout => \ULA1|Mux19~14_combout\);

-- Location: LABCELL_X77_Y38_N42
\ULA1|Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~5_combout\ = ( \ULA1|ShiftRight0~8_combout\ & ( !\ULA1|Mux17~0_combout\ & ( (\ULA1|Mux28~14_combout\ & (\mux_IN_ULA_4_2|Mux0~0_combout\ & !\ULA1|Add2~17_sumout\)) ) ) ) # ( !\ULA1|ShiftRight0~8_combout\ & ( !\ULA1|Mux17~0_combout\ & ( 
-- (!\ULA1|Mux28~0_combout\ & (\ULA1|Mux28~14_combout\ & (\mux_IN_ULA_4_2|Mux0~0_combout\ & !\ULA1|Add2~17_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~0_combout\,
	datab => \ULA1|ALT_INV_Mux28~14_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Add2~17_sumout\,
	datae => \ULA1|ALT_INV_ShiftRight0~8_combout\,
	dataf => \ULA1|ALT_INV_Mux17~0_combout\,
	combout => \ULA1|Mux19~5_combout\);

-- Location: LABCELL_X75_Y37_N15
\ULA1|Mux19~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~11_combout\ = ( !\ULA1|Mux17~6_combout\ & ( (!\ULA1|Mux19~4_combout\) # (!\mux_IN_ULA_4_2|Mux19~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux19~4_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux19~0_combout\,
	dataf => \ULA1|ALT_INV_Mux17~6_combout\,
	combout => \ULA1|Mux19~11_combout\);

-- Location: MLABCELL_X72_Y40_N39
\ULA1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~49_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux19~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux19~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~46\ ))
-- \ULA1|Add0~50\ = CARRY(( \mux_IN_ULA_4_1|Mux19~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux19~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110010010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux19~0_combout\,
	cin => \ULA1|Add0~46\,
	sumout => \ULA1|Add0~49_sumout\,
	cout => \ULA1|Add0~50\);

-- Location: LABCELL_X81_Y37_N27
\ULA1|Mux19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~9_combout\ = ( \rtl~15_combout\ & ( \rtl~16_combout\ & ( ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~13_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~17_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\) ) ) ) # ( !\rtl~15_combout\ & 
-- ( \rtl~16_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~13_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~17_combout\)))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux28~1_combout\)))) ) ) ) # ( \rtl~15_combout\ & ( !\rtl~16_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~13_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~17_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux29~1_combout\ & (((!\mux_IN_ULA_4_2|Mux28~1_combout\)))) ) ) ) # ( !\rtl~15_combout\ & ( !\rtl~16_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~13_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~17_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datac => \ALT_INV_rtl~13_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datae => \ALT_INV_rtl~15_combout\,
	dataf => \ALT_INV_rtl~16_combout\,
	combout => \ULA1|Mux19~9_combout\);

-- Location: LABCELL_X75_Y37_N6
\ULA1|Mux19~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~10_combout\ = ( \mux_IN_ULA_4_2|Mux27~0_combout\ & ( \ULA1|Mux19~9_combout\ & ( (!\ULA1|ShiftLeft0~5_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|ShiftLeft0~5_combout\ & (\ULA1|Mux3~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux27~0_combout\ & ( \ULA1|Mux19~9_combout\ & ( (\ULA1|ShiftLeft0~5_combout\) # (\mux_IN_ULA_4_1|Mux0~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux27~0_combout\ & ( !\ULA1|Mux19~9_combout\ & ( (!\ULA1|ShiftLeft0~5_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|ShiftLeft0~5_combout\ & (\ULA1|Mux3~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux27~0_combout\ & ( !\ULA1|Mux19~9_combout\ & ( (\mux_IN_ULA_4_1|Mux0~0_combout\ & !\ULA1|ShiftLeft0~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110011001100001111111111110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux3~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_ShiftLeft0~5_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	dataf => \ULA1|ALT_INV_Mux19~9_combout\,
	combout => \ULA1|Mux19~10_combout\);

-- Location: LABCELL_X75_Y37_N0
\ULA1|Mux19~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~12_combout\ = ( \ULA1|Add0~49_sumout\ & ( \ULA1|Mux19~10_combout\ & ( (!\ULA1|Mux19~3_combout\ & (\ULA1|Mux28~15_combout\ & ((!\mux_IN_ULA_4_1|Mux19~0_combout\) # (\ULA1|Mux19~11_combout\)))) ) ) ) # ( !\ULA1|Add0~49_sumout\ & ( 
-- \ULA1|Mux19~10_combout\ & ( (!\ULA1|Mux19~3_combout\ & ((!\mux_IN_ULA_4_1|Mux19~0_combout\) # ((!\ULA1|Mux28~15_combout\) # (\ULA1|Mux19~11_combout\)))) ) ) ) # ( \ULA1|Add0~49_sumout\ & ( !\ULA1|Mux19~10_combout\ & ( (\ULA1|Mux28~15_combout\ & 
-- ((!\mux_IN_ULA_4_1|Mux19~0_combout\) # (\ULA1|Mux19~11_combout\))) ) ) ) # ( !\ULA1|Add0~49_sumout\ & ( !\ULA1|Mux19~10_combout\ & ( (!\mux_IN_ULA_4_1|Mux19~0_combout\) # ((!\ULA1|Mux28~15_combout\) # (\ULA1|Mux19~11_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110111011000000001011101111110000101100000000000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datab => \ULA1|ALT_INV_Mux19~11_combout\,
	datac => \ULA1|ALT_INV_Mux19~3_combout\,
	datad => \ULA1|ALT_INV_Mux28~15_combout\,
	datae => \ULA1|ALT_INV_Add0~49_sumout\,
	dataf => \ULA1|ALT_INV_Mux19~10_combout\,
	combout => \ULA1|Mux19~12_combout\);

-- Location: LABCELL_X73_Y38_N54
\ULA1|Mux19~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~8_combout\ = ( \ULA1|Mux17~3_combout\ & ( \ULA1|ShiftRight0~8_combout\ & ( (\rtl~8_combout\ & \ULA1|Mux19~7_combout\) ) ) ) # ( !\ULA1|Mux17~3_combout\ & ( \ULA1|ShiftRight0~8_combout\ & ( (\rtl~8_combout\ & (\ULA1|Mux17~0_combout\ & 
-- \ULA1|Mux19~7_combout\)) ) ) ) # ( \ULA1|Mux17~3_combout\ & ( !\ULA1|ShiftRight0~8_combout\ & ( (\rtl~8_combout\ & \ULA1|Mux19~7_combout\) ) ) ) # ( !\ULA1|Mux17~3_combout\ & ( !\ULA1|ShiftRight0~8_combout\ & ( (\rtl~8_combout\ & (\ULA1|Mux19~7_combout\ & 
-- ((\ULA1|Mux17~0_combout\) # (\ULA1|Mux17~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010101000000000101010100000000000001010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~8_combout\,
	datab => \ULA1|ALT_INV_Mux17~1_combout\,
	datac => \ULA1|ALT_INV_Mux17~0_combout\,
	datad => \ULA1|ALT_INV_Mux19~7_combout\,
	datae => \ULA1|ALT_INV_Mux17~3_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~8_combout\,
	combout => \ULA1|Mux19~8_combout\);

-- Location: LABCELL_X74_Y39_N57
\ULA1|Mux19~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~13_combout\ = ( \ULA1|Mux19~12_combout\ & ( \ULA1|Mux19~8_combout\ & ( ((\ULA1|Mux19~14_combout\ & \ULA1|Mux19~5_combout\)) # (\ULA1|Mux19~2_combout\) ) ) ) # ( !\ULA1|Mux19~12_combout\ & ( \ULA1|Mux19~8_combout\ ) ) # ( 
-- \ULA1|Mux19~12_combout\ & ( !\ULA1|Mux19~8_combout\ & ( (!\ULA1|Mux19~6_combout\ & (\ULA1|Mux19~14_combout\ & ((\ULA1|Mux19~5_combout\)))) # (\ULA1|Mux19~6_combout\ & (((\ULA1|Mux19~14_combout\ & \ULA1|Mux19~5_combout\)) # (\ULA1|Mux19~2_combout\))) ) ) ) 
-- # ( !\ULA1|Mux19~12_combout\ & ( !\ULA1|Mux19~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000001010011011111111111111111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux19~6_combout\,
	datab => \ULA1|ALT_INV_Mux19~14_combout\,
	datac => \ULA1|ALT_INV_Mux19~2_combout\,
	datad => \ULA1|ALT_INV_Mux19~5_combout\,
	datae => \ULA1|ALT_INV_Mux19~12_combout\,
	dataf => \ULA1|ALT_INV_Mux19~8_combout\,
	combout => \ULA1|Mux19~13_combout\);

-- Location: FF_X74_Y39_N55
\PIPE3|Temp[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux19~13_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(49));

-- Location: FF_X80_Y40_N31
\PIPE4|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(49),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(17));

-- Location: FF_X84_Y38_N31
\registradores|G2:31:regb|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(17),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(12));

-- Location: MLABCELL_X84_Y38_N48
\PIPE2|Temp[86]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[86]~feeder_combout\ = ( \registradores|G2:31:regb|Temp\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(12),
	combout => \PIPE2|Temp[86]~feeder_combout\);

-- Location: FF_X84_Y38_N49
\PIPE2|Temp[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[86]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(12),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(86));

-- Location: LABCELL_X81_Y40_N18
\mux_IN_ULA_4_1|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux19~0_combout\ = ( \PIPE4|Temp\(17) & ( (!\mux_IN_ULA_4_1|Mux16~2_combout\ & (!\mux_IN_ULA_4_1|Mux16~1_combout\ & (\PIPE2|Temp\(86)))) # (\mux_IN_ULA_4_1|Mux16~2_combout\ & (((\PIPE3|Temp\(49))) # (\mux_IN_ULA_4_1|Mux16~1_combout\))) ) ) 
-- # ( !\PIPE4|Temp\(17) & ( (!\mux_IN_ULA_4_1|Mux16~1_combout\ & ((!\mux_IN_ULA_4_1|Mux16~2_combout\ & (\PIPE2|Temp\(86))) # (\mux_IN_ULA_4_1|Mux16~2_combout\ & ((\PIPE3|Temp\(49)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000011001010111010001100101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux16~2_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux16~1_combout\,
	datac => \PIPE2|ALT_INV_Temp\(86),
	datad => \PIPE3|ALT_INV_Temp\(49),
	dataf => \PIPE4|ALT_INV_Temp\(17),
	combout => \mux_IN_ULA_4_1|Mux19~0_combout\);

-- Location: MLABCELL_X72_Y40_N42
\ULA1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~53_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux18~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( 
-- \mux_IN_ULA_4_1|Mux18~0_combout\ ) + ( \ULA1|Add0~50\ ))
-- \ULA1|Add0~54\ = CARRY(( !\mux_IN_ULA_4_2|Mux18~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( 
-- \mux_IN_ULA_4_1|Mux18~0_combout\ ) + ( \ULA1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010011011011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux18~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	cin => \ULA1|Add0~50\,
	sumout => \ULA1|Add0~53_sumout\,
	cout => \ULA1|Add0~54\);

-- Location: LABCELL_X75_Y37_N12
\ULA1|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux18~3_combout\ = ( \mux_IN_ULA_4_2|Mux18~0_combout\ & ( (!\ULA1|Mux17~6_combout\ & !\ULA1|Mux19~4_combout\) ) ) # ( !\mux_IN_ULA_4_2|Mux18~0_combout\ & ( !\ULA1|Mux17~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux17~6_combout\,
	datad => \ULA1|ALT_INV_Mux19~4_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux18~0_combout\,
	combout => \ULA1|Mux18~3_combout\);

-- Location: LABCELL_X80_Y37_N42
\ULA1|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux18~4_combout\ = ( \rtl~35_combout\ & ( \rtl~41_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\) # ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~33_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~34_combout\)))) ) ) ) # ( !\rtl~35_combout\ & 
-- ( \rtl~41_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\)) # (\rtl~33_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux29~1_combout\ & \rtl~34_combout\)))) ) ) ) # ( \rtl~35_combout\ & ( 
-- !\rtl~41_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~33_combout\ & (\mux_IN_ULA_4_2|Mux29~1_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\) # (\rtl~34_combout\)))) ) ) ) # ( !\rtl~35_combout\ & ( 
-- !\rtl~41_combout\ & ( (\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~33_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~34_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datab => \ALT_INV_rtl~33_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datad => \ALT_INV_rtl~34_combout\,
	datae => \ALT_INV_rtl~35_combout\,
	dataf => \ALT_INV_rtl~41_combout\,
	combout => \ULA1|Mux18~4_combout\);

-- Location: LABCELL_X75_Y41_N48
\ULA1|Mux18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux18~5_combout\ = ( \ULA1|ShiftRight2~3_combout\ & ( (\ULA1|Mux17~5_combout\ & ((\ULA1|Mux18~4_combout\) # (\mux_IN_ULA_4_2|Mux27~0_combout\))) ) ) # ( !\ULA1|ShiftRight2~3_combout\ & ( (\ULA1|Mux17~5_combout\ & (!\mux_IN_ULA_4_2|Mux27~0_combout\ & 
-- \ULA1|Mux18~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux17~5_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datad => \ULA1|ALT_INV_Mux18~4_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight2~3_combout\,
	combout => \ULA1|Mux18~5_combout\);

-- Location: LABCELL_X75_Y41_N0
\ULA1|Mux18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux18~6_combout\ = ( \ULA1|Mux18~3_combout\ & ( !\ULA1|Mux18~5_combout\ & ( (!\ULA1|Add0~53_sumout\) # (\ULA1|Mux28~15_combout\) ) ) ) # ( !\ULA1|Mux18~3_combout\ & ( !\ULA1|Mux18~5_combout\ & ( (!\ULA1|Mux28~15_combout\ & 
-- ((!\ULA1|Add0~53_sumout\))) # (\ULA1|Mux28~15_combout\ & (!\mux_IN_ULA_4_1|Mux18~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000001100111111110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~15_combout\,
	datad => \ULA1|ALT_INV_Add0~53_sumout\,
	datae => \ULA1|ALT_INV_Mux18~3_combout\,
	dataf => \ULA1|ALT_INV_Mux18~5_combout\,
	combout => \ULA1|Mux18~6_combout\);

-- Location: LABCELL_X81_Y41_N24
\ULA1|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux18~0_combout\ = ( \rtl~32_combout\ & ( \ULA1|Add2~9_sumout\ & ( (!\ULA1|Add2~13_sumout\ & (\rtl~24_combout\)) # (\ULA1|Add2~13_sumout\ & ((\rtl~23_combout\))) ) ) ) # ( !\rtl~32_combout\ & ( \ULA1|Add2~9_sumout\ & ( (!\ULA1|Add2~13_sumout\ & 
-- (\rtl~24_combout\)) # (\ULA1|Add2~13_sumout\ & ((\rtl~23_combout\))) ) ) ) # ( \rtl~32_combout\ & ( !\ULA1|Add2~9_sumout\ & ( (!\ULA1|Add2~13_sumout\) # (\rtl~22_combout\) ) ) ) # ( !\rtl~32_combout\ & ( !\ULA1|Add2~9_sumout\ & ( (\ULA1|Add2~13_sumout\ & 
-- \rtl~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~24_combout\,
	datab => \ULA1|ALT_INV_Add2~13_sumout\,
	datac => \ALT_INV_rtl~23_combout\,
	datad => \ALT_INV_rtl~22_combout\,
	datae => \ALT_INV_rtl~32_combout\,
	dataf => \ULA1|ALT_INV_Add2~9_sumout\,
	combout => \ULA1|Mux18~0_combout\);

-- Location: LABCELL_X75_Y41_N54
\ULA1|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux18~1_combout\ = ( \ULA1|Mux17~8_combout\ & ( \ULA1|Mux18~0_combout\ & ( (\ULA1|Mux19~0_combout\ & (((\ULA1|Mux28~14_combout\ & !\ULA1|Mux17~7_combout\)) # (\ULA1|Mux27~2_combout\))) ) ) ) # ( !\ULA1|Mux17~8_combout\ & ( \ULA1|Mux18~0_combout\ & ( 
-- (\ULA1|Mux27~2_combout\ & \ULA1|Mux19~0_combout\) ) ) ) # ( \ULA1|Mux17~8_combout\ & ( !\ULA1|Mux18~0_combout\ & ( (\ULA1|Mux27~2_combout\ & \ULA1|Mux19~0_combout\) ) ) ) # ( !\ULA1|Mux17~8_combout\ & ( !\ULA1|Mux18~0_combout\ & ( (\ULA1|Mux27~2_combout\ 
-- & \ULA1|Mux19~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001001100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~2_combout\,
	datab => \ULA1|ALT_INV_Mux19~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~14_combout\,
	datad => \ULA1|ALT_INV_Mux17~7_combout\,
	datae => \ULA1|ALT_INV_Mux17~8_combout\,
	dataf => \ULA1|ALT_INV_Mux18~0_combout\,
	combout => \ULA1|Mux18~1_combout\);

-- Location: LABCELL_X75_Y41_N12
\ULA1|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux18~2_combout\ = ( \rtl~169_combout\ & ( \rtl~147_combout\ & ( (\ULA1|Mux19~1_combout\ & (\ULA1|Mux17~7_combout\ & ((\ULA1|Mux17~8_combout\) # (\ULA1|Mux19~7_combout\)))) ) ) ) # ( !\rtl~169_combout\ & ( \rtl~147_combout\ & ( 
-- (\ULA1|Mux19~1_combout\ & (\ULA1|Mux17~8_combout\ & \ULA1|Mux17~7_combout\)) ) ) ) # ( \rtl~169_combout\ & ( !\rtl~147_combout\ & ( (\ULA1|Mux19~7_combout\ & (\ULA1|Mux19~1_combout\ & (!\ULA1|Mux17~8_combout\ & \ULA1|Mux17~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000110000000000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux19~7_combout\,
	datab => \ULA1|ALT_INV_Mux19~1_combout\,
	datac => \ULA1|ALT_INV_Mux17~8_combout\,
	datad => \ULA1|ALT_INV_Mux17~7_combout\,
	datae => \ALT_INV_rtl~169_combout\,
	dataf => \ALT_INV_rtl~147_combout\,
	combout => \ULA1|Mux18~2_combout\);

-- Location: LABCELL_X75_Y41_N27
\ULA1|Mux18~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux18~7_combout\ = ( \ULA1|Mux18~2_combout\ ) # ( !\ULA1|Mux18~2_combout\ & ( (!\ULA1|Mux18~6_combout\) # (\ULA1|Mux18~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux18~6_combout\,
	datad => \ULA1|ALT_INV_Mux18~1_combout\,
	dataf => \ULA1|ALT_INV_Mux18~2_combout\,
	combout => \ULA1|Mux18~7_combout\);

-- Location: FF_X75_Y41_N28
\PIPE3|Temp[50]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux18~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp[50]~DUPLICATE_q\);

-- Location: FF_X79_Y38_N56
\PIPE4|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp[50]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(18));

-- Location: FF_X81_Y37_N55
\registradores|G2:30:regb|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(18),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(13));

-- Location: LABCELL_X83_Y37_N27
\registradores|G2:28:regb|Temp[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:28:regb|Temp[13]~feeder_combout\ = ( \PIPE4|Temp\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(18),
	combout => \registradores|G2:28:regb|Temp[13]~feeder_combout\);

-- Location: FF_X83_Y37_N28
\registradores|G2:28:regb|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:28:regb|Temp[13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(13));

-- Location: FF_X83_Y37_N20
\registradores|G2:29:regb|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(18),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(13));

-- Location: FF_X84_Y38_N34
\registradores|G2:31:regb|Temp[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:31:regb|Temp[13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp[13]~DUPLICATE_q\);

-- Location: LABCELL_X83_Y37_N18
\registradores|outData2|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux18~0_combout\ = ( \registradores|G2:29:regb|Temp\(13) & ( \registradores|G2:31:regb|Temp[13]~DUPLICATE_q\ & ( ((!\PIPE1|Temp\(17) & ((\registradores|G2:28:regb|Temp\(13)))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:30:regb|Temp\(13)))) # (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:29:regb|Temp\(13) & ( \registradores|G2:31:regb|Temp[13]~DUPLICATE_q\ & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & 
-- ((\registradores|G2:28:regb|Temp\(13)))) # (\PIPE1|Temp\(17) & (\registradores|G2:30:regb|Temp\(13))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(13) & ( 
-- !\registradores|G2:31:regb|Temp[13]~DUPLICATE_q\ & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & ((\registradores|G2:28:regb|Temp\(13)))) # (\PIPE1|Temp\(17) & (\registradores|G2:30:regb|Temp\(13))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (((!\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(13) & ( !\registradores|G2:31:regb|Temp[13]~DUPLICATE_q\ & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & ((\registradores|G2:28:regb|Temp\(13)))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:30:regb|Temp\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:30:regb|ALT_INV_Temp\(13),
	datab => \registradores|G2:28:regb|ALT_INV_Temp\(13),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(13),
	dataf => \registradores|G2:31:regb|ALT_INV_Temp[13]~DUPLICATE_q\,
	combout => \registradores|outData2|Mux18~0_combout\);

-- Location: LABCELL_X85_Y37_N6
\registradores|G2:2:regb|Temp[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:2:regb|Temp[13]~feeder_combout\ = ( \PIPE4|Temp\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(18),
	combout => \registradores|G2:2:regb|Temp[13]~feeder_combout\);

-- Location: FF_X85_Y37_N7
\registradores|G2:2:regb|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:2:regb|Temp[13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(13));

-- Location: FF_X84_Y37_N49
\registradores|G2:1:regb|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(18),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(13));

-- Location: FF_X84_Y37_N14
\registradores|G2:3:regb|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(18),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(13));

-- Location: MLABCELL_X84_Y37_N12
\registradores|outData2|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux18~1_combout\ = ( \registradores|G2:3:regb|Temp\(13) & ( \registradores|G2:0:regb|Temp\(13) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17)) # ((\registradores|G2:2:regb|Temp\(13))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (((\registradores|G2:1:regb|Temp\(13))) # (\PIPE1|Temp\(17)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(13) & ( \registradores|G2:0:regb|Temp\(13) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17)) # ((\registradores|G2:2:regb|Temp\(13))))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (!\PIPE1|Temp\(17) & ((\registradores|G2:1:regb|Temp\(13))))) ) ) ) # ( \registradores|G2:3:regb|Temp\(13) & ( !\registradores|G2:0:regb|Temp\(13) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\PIPE1|Temp\(17) & 
-- (\registradores|G2:2:regb|Temp\(13)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:1:regb|Temp\(13))) # (\PIPE1|Temp\(17)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(13) & ( !\registradores|G2:0:regb|Temp\(13) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(13)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (!\PIPE1|Temp\(17) & ((\registradores|G2:1:regb|Temp\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:2:regb|ALT_INV_Temp\(13),
	datad => \registradores|G2:1:regb|ALT_INV_Temp\(13),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(13),
	dataf => \registradores|G2:0:regb|ALT_INV_Temp\(13),
	combout => \registradores|outData2|Mux18~1_combout\);

-- Location: LABCELL_X79_Y38_N0
\registradores|outData2|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux18~2_combout\ = (!\PIPE1|Temp\(0) & ((\registradores|outData2|Mux18~1_combout\))) # (\PIPE1|Temp\(0) & (\registradores|outData2|Mux18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE1|ALT_INV_Temp\(0),
	datac => \registradores|outData2|ALT_INV_Mux18~0_combout\,
	datad => \registradores|outData2|ALT_INV_Mux18~1_combout\,
	combout => \registradores|outData2|Mux18~2_combout\);

-- Location: FF_X79_Y38_N2
\PIPE2|Temp[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux18~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(55));

-- Location: LABCELL_X79_Y38_N57
\mux_IN_ULA_4_2|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux18~0_combout\ = ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE2|Temp[10]~DUPLICATE_q\ ) ) ) # ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( 
-- \PIPE4|Temp\(18) ) ) ) # ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \PIPE3|Temp[50]~DUPLICATE_q\ ) ) ) # ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( 
-- \PIPE2|Temp\(55) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(55),
	datab => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datac => \PIPE3|ALT_INV_Temp[50]~DUPLICATE_q\,
	datad => \PIPE4|ALT_INV_Temp\(18),
	datae => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	dataf => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	combout => \mux_IN_ULA_4_2|Mux18~0_combout\);

-- Location: MLABCELL_X72_Y40_N45
\ULA1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~57_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux17~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux17~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~54\ ))
-- \ULA1|Add0~58\ = CARRY(( \mux_IN_ULA_4_1|Mux17~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux17~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110010010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux17~0_combout\,
	cin => \ULA1|Add0~54\,
	sumout => \ULA1|Add0~57_sumout\,
	cout => \ULA1|Add0~58\);

-- Location: LABCELL_X75_Y39_N54
\ULA1|Mux17~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~12_combout\ = ( \mux_IN_ULA_4_2|Mux17~0_combout\ & ( (!\ULA1|Mux19~4_combout\ & !\ULA1|Mux17~6_combout\) ) ) # ( !\mux_IN_ULA_4_2|Mux17~0_combout\ & ( !\ULA1|Mux17~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux19~4_combout\,
	datad => \ULA1|ALT_INV_Mux17~6_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux17~0_combout\,
	combout => \ULA1|Mux17~12_combout\);

-- Location: LABCELL_X75_Y41_N39
\ULA1|ShiftRight2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight2~4_combout\ = ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( (!\ULA1|Mux1~1_combout\) # (\mux_IN_ULA_4_1|Mux1~0_combout\) ) ) # ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( (\ULA1|Mux1~1_combout\ & \mux_IN_ULA_4_1|Mux1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux1~1_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	combout => \ULA1|ShiftRight2~4_combout\);

-- Location: LABCELL_X80_Y42_N45
\ULA1|Mux17~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~13_combout\ = ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( \rtl~61_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~55_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~56_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( 
-- \rtl~61_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\) # (\rtl~57_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( !\rtl~61_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~55_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- (\rtl~56_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( !\rtl~61_combout\ & ( (\mux_IN_ULA_4_2|Mux28~1_combout\ & \rtl~57_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datab => \ALT_INV_rtl~57_combout\,
	datac => \ALT_INV_rtl~56_combout\,
	datad => \ALT_INV_rtl~55_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	dataf => \ALT_INV_rtl~61_combout\,
	combout => \ULA1|Mux17~13_combout\);

-- Location: LABCELL_X75_Y41_N33
\ULA1|Mux17~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~14_combout\ = ( \ULA1|Mux17~13_combout\ & ( (\ULA1|Mux17~5_combout\ & ((!\mux_IN_ULA_4_2|Mux27~0_combout\) # (\ULA1|ShiftRight2~4_combout\))) ) ) # ( !\ULA1|Mux17~13_combout\ & ( (\mux_IN_ULA_4_2|Mux27~0_combout\ & 
-- (\ULA1|ShiftRight2~4_combout\ & \ULA1|Mux17~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \ULA1|ALT_INV_ShiftRight2~4_combout\,
	datad => \ULA1|ALT_INV_Mux17~5_combout\,
	dataf => \ULA1|ALT_INV_Mux17~13_combout\,
	combout => \ULA1|Mux17~14_combout\);

-- Location: LABCELL_X75_Y41_N24
\ULA1|Mux17~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~15_combout\ = ( !\ULA1|Mux17~14_combout\ & ( (!\ULA1|Mux28~15_combout\ & (((!\ULA1|Add0~57_sumout\)))) # (\ULA1|Mux28~15_combout\ & ((!\mux_IN_ULA_4_1|Mux17~0_combout\) # ((\ULA1|Mux17~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011110101111001001111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~15_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datac => \ULA1|ALT_INV_Add0~57_sumout\,
	datad => \ULA1|ALT_INV_Mux17~12_combout\,
	dataf => \ULA1|ALT_INV_Mux17~14_combout\,
	combout => \ULA1|Mux17~15_combout\);

-- Location: LABCELL_X77_Y41_N21
\ULA1|Mux17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~9_combout\ = ( \rtl~48_combout\ & ( \rtl~54_combout\ & ( (!\ULA1|Add2~13_sumout\) # ((!\ULA1|Add2~9_sumout\ & ((\rtl~46_combout\))) # (\ULA1|Add2~9_sumout\ & (\rtl~47_combout\))) ) ) ) # ( !\rtl~48_combout\ & ( \rtl~54_combout\ & ( 
-- (!\ULA1|Add2~13_sumout\ & (((!\ULA1|Add2~9_sumout\)))) # (\ULA1|Add2~13_sumout\ & ((!\ULA1|Add2~9_sumout\ & ((\rtl~46_combout\))) # (\ULA1|Add2~9_sumout\ & (\rtl~47_combout\)))) ) ) ) # ( \rtl~48_combout\ & ( !\rtl~54_combout\ & ( (!\ULA1|Add2~13_sumout\ 
-- & (((\ULA1|Add2~9_sumout\)))) # (\ULA1|Add2~13_sumout\ & ((!\ULA1|Add2~9_sumout\ & ((\rtl~46_combout\))) # (\ULA1|Add2~9_sumout\ & (\rtl~47_combout\)))) ) ) ) # ( !\rtl~48_combout\ & ( !\rtl~54_combout\ & ( (\ULA1|Add2~13_sumout\ & ((!\ULA1|Add2~9_sumout\ 
-- & ((\rtl~46_combout\))) # (\ULA1|Add2~9_sumout\ & (\rtl~47_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~13_sumout\,
	datab => \ALT_INV_rtl~47_combout\,
	datac => \ALT_INV_rtl~46_combout\,
	datad => \ULA1|ALT_INV_Add2~9_sumout\,
	datae => \ALT_INV_rtl~48_combout\,
	dataf => \ALT_INV_rtl~54_combout\,
	combout => \ULA1|Mux17~9_combout\);

-- Location: LABCELL_X75_Y41_N57
\ULA1|Mux17~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~10_combout\ = ( \ULA1|Mux17~8_combout\ & ( \ULA1|Mux17~9_combout\ & ( (\ULA1|Mux19~0_combout\ & (((!\ULA1|Mux17~7_combout\ & \ULA1|Mux28~14_combout\)) # (\ULA1|Mux27~2_combout\))) ) ) ) # ( !\ULA1|Mux17~8_combout\ & ( \ULA1|Mux17~9_combout\ & 
-- ( (\ULA1|Mux27~2_combout\ & \ULA1|Mux19~0_combout\) ) ) ) # ( \ULA1|Mux17~8_combout\ & ( !\ULA1|Mux17~9_combout\ & ( (\ULA1|Mux27~2_combout\ & \ULA1|Mux19~0_combout\) ) ) ) # ( !\ULA1|Mux17~8_combout\ & ( !\ULA1|Mux17~9_combout\ & ( 
-- (\ULA1|Mux27~2_combout\ & \ULA1|Mux19~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~2_combout\,
	datab => \ULA1|ALT_INV_Mux19~0_combout\,
	datac => \ULA1|ALT_INV_Mux17~7_combout\,
	datad => \ULA1|ALT_INV_Mux28~14_combout\,
	datae => \ULA1|ALT_INV_Mux17~8_combout\,
	dataf => \ULA1|ALT_INV_Mux17~9_combout\,
	combout => \ULA1|Mux17~10_combout\);

-- Location: LABCELL_X71_Y40_N6
\rtl~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~149_combout\ = ( \rtl~148_combout\ & ( \rtl~171_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\) # (\rtl~130_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux29~1_combout\)) # 
-- (\rtl~94_combout\))) ) ) ) # ( !\rtl~148_combout\ & ( \rtl~171_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~130_combout\ & \mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux29~1_combout\)) # 
-- (\rtl~94_combout\))) ) ) ) # ( \rtl~148_combout\ & ( !\rtl~171_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\) # (\rtl~130_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~94_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux29~1_combout\)))) ) ) ) # ( !\rtl~148_combout\ & ( !\rtl~171_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~130_combout\ & \mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~94_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux29~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~94_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datac => \ALT_INV_rtl~130_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datae => \ALT_INV_rtl~148_combout\,
	dataf => \ALT_INV_rtl~171_combout\,
	combout => \rtl~149_combout\);

-- Location: LABCELL_X75_Y41_N15
\ULA1|Mux17~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~11_combout\ = ( \rtl~172_combout\ & ( \rtl~149_combout\ & ( (\ULA1|Mux19~1_combout\ & (\ULA1|Mux17~7_combout\ & ((\ULA1|Mux17~8_combout\) # (\ULA1|Mux19~7_combout\)))) ) ) ) # ( !\rtl~172_combout\ & ( \rtl~149_combout\ & ( 
-- (\ULA1|Mux19~1_combout\ & (\ULA1|Mux17~7_combout\ & \ULA1|Mux17~8_combout\)) ) ) ) # ( \rtl~172_combout\ & ( !\rtl~149_combout\ & ( (\ULA1|Mux19~7_combout\ & (\ULA1|Mux19~1_combout\ & (\ULA1|Mux17~7_combout\ & !\ULA1|Mux17~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000110000000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux19~7_combout\,
	datab => \ULA1|ALT_INV_Mux19~1_combout\,
	datac => \ULA1|ALT_INV_Mux17~7_combout\,
	datad => \ULA1|ALT_INV_Mux17~8_combout\,
	datae => \ALT_INV_rtl~172_combout\,
	dataf => \ALT_INV_rtl~149_combout\,
	combout => \ULA1|Mux17~11_combout\);

-- Location: LABCELL_X75_Y41_N9
\ULA1|Mux17~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~16_combout\ = ( \ULA1|Mux17~11_combout\ ) # ( !\ULA1|Mux17~11_combout\ & ( (!\ULA1|Mux17~15_combout\) # (\ULA1|Mux17~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux17~15_combout\,
	datad => \ULA1|ALT_INV_Mux17~10_combout\,
	dataf => \ULA1|ALT_INV_Mux17~11_combout\,
	combout => \ULA1|Mux17~16_combout\);

-- Location: FF_X75_Y41_N10
\PIPE3|Temp[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux17~16_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(51));

-- Location: FF_X79_Y38_N8
\PIPE4|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(51),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(19));

-- Location: LABCELL_X80_Y36_N36
\registradores|G2:31:regb|Temp[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:31:regb|Temp[14]~feeder_combout\ = ( \PIPE4|Temp\(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(19),
	combout => \registradores|G2:31:regb|Temp[14]~feeder_combout\);

-- Location: FF_X80_Y36_N37
\registradores|G2:31:regb|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:31:regb|Temp[14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(14));

-- Location: LABCELL_X81_Y36_N33
\PIPE2|Temp[88]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[88]~feeder_combout\ = ( \registradores|G2:31:regb|Temp\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(14),
	combout => \PIPE2|Temp[88]~feeder_combout\);

-- Location: FF_X81_Y36_N34
\PIPE2|Temp[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[88]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(14),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(88));

-- Location: LABCELL_X81_Y40_N30
\mux_IN_ULA_4_1|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux17~0_combout\ = ( \PIPE3|Temp\(51) & ( (!\mux_IN_ULA_4_1|Mux16~2_combout\ & (!\mux_IN_ULA_4_1|Mux16~1_combout\ & (\PIPE2|Temp\(88)))) # (\mux_IN_ULA_4_1|Mux16~2_combout\ & ((!\mux_IN_ULA_4_1|Mux16~1_combout\) # ((\PIPE4|Temp\(19))))) ) 
-- ) # ( !\PIPE3|Temp\(51) & ( (!\mux_IN_ULA_4_1|Mux16~2_combout\ & (!\mux_IN_ULA_4_1|Mux16~1_combout\ & (\PIPE2|Temp\(88)))) # (\mux_IN_ULA_4_1|Mux16~2_combout\ & (\mux_IN_ULA_4_1|Mux16~1_combout\ & ((\PIPE4|Temp\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001000010000001100101001100010111010100110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux16~2_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux16~1_combout\,
	datac => \PIPE2|ALT_INV_Temp\(88),
	datad => \PIPE4|ALT_INV_Temp\(19),
	dataf => \PIPE3|ALT_INV_Temp\(51),
	combout => \mux_IN_ULA_4_1|Mux17~0_combout\);

-- Location: MLABCELL_X72_Y40_N48
\ULA1|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~61_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux16~3_combout\ ) + ( !\mux_IN_ULA_4_2|Mux16~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~58\ ))
-- \ULA1|Add0~62\ = CARRY(( \mux_IN_ULA_4_1|Mux16~3_combout\ ) + ( !\mux_IN_ULA_4_2|Mux16~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110010010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux16~0_combout\,
	cin => \ULA1|Add0~58\,
	sumout => \ULA1|Add0~61_sumout\,
	cout => \ULA1|Add0~62\);

-- Location: MLABCELL_X78_Y37_N24
\rtl~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~153_combout\ = ( \rtl~70_combout\ & ( \rtl~71_combout\ & ( ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~76_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~72_combout\)))) # (\mux_IN_ULA_4_2|Mux29~1_combout\) ) ) ) # ( !\rtl~70_combout\ & ( 
-- \rtl~71_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~76_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux29~1_combout\) # (\rtl~72_combout\)))) ) ) ) # ( \rtl~70_combout\ & ( 
-- !\rtl~71_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux29~1_combout\)) # (\rtl~76_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~72_combout\ & !\mux_IN_ULA_4_2|Mux29~1_combout\)))) ) ) ) # ( !\rtl~70_combout\ & ( 
-- !\rtl~71_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~76_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~72_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~76_combout\,
	datab => \ALT_INV_rtl~72_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datae => \ALT_INV_rtl~70_combout\,
	dataf => \ALT_INV_rtl~71_combout\,
	combout => \rtl~153_combout\);

-- Location: MLABCELL_X78_Y37_N15
\ULA1|ShiftRight2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight2~5_combout\ = ( \rtl~153_combout\ & ( ((!\mux_IN_ULA_4_2|Mux27~0_combout\ & \ULA1|ShiftLeft0~5_combout\)) # (\mux_IN_ULA_4_1|Mux0~0_combout\) ) ) # ( !\rtl~153_combout\ & ( (\mux_IN_ULA_4_1|Mux0~0_combout\ & 
-- ((!\ULA1|ShiftLeft0~5_combout\) # (\mux_IN_ULA_4_2|Mux27~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110101000000001111010100001010111111110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \ULA1|ALT_INV_ShiftLeft0~5_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	dataf => \ALT_INV_rtl~153_combout\,
	combout => \ULA1|ShiftRight2~5_combout\);

-- Location: MLABCELL_X78_Y41_N12
\rtl~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~151_combout\ = ( \rtl~137_combout\ & ( \rtl~150_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\) # ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~103_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~62_combout\))) ) ) ) # ( !\rtl~137_combout\ & 
-- ( \rtl~150_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\) # ((\rtl~103_combout\)))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~62_combout\))) ) ) ) # ( \rtl~137_combout\ & ( 
-- !\rtl~150_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~103_combout\)))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\) # ((\rtl~62_combout\)))) ) ) ) # ( !\rtl~137_combout\ & ( 
-- !\rtl~150_combout\ & ( (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~103_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~62_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datac => \ALT_INV_rtl~62_combout\,
	datad => \ALT_INV_rtl~103_combout\,
	datae => \ALT_INV_rtl~137_combout\,
	dataf => \ALT_INV_rtl~150_combout\,
	combout => \rtl~151_combout\);

-- Location: MLABCELL_X78_Y41_N45
\ULA1|sig_output~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~4_combout\ = ( \rtl~151_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (!\mux_IN_ULA_4_2|Mux27~0_combout\ & \ULA1|ShiftLeft0~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datad => \ULA1|ALT_INV_ShiftLeft0~5_combout\,
	dataf => \ALT_INV_rtl~151_combout\,
	combout => \ULA1|sig_output~4_combout\);

-- Location: LABCELL_X79_Y41_N12
\rtl~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~152_combout\ = ( \rtl~69_combout\ & ( \rtl~63_combout\ & ( (!\ULA1|Add2~9_sumout\) # ((!\ULA1|Add2~13_sumout\ & ((\rtl~65_combout\))) # (\ULA1|Add2~13_sumout\ & (\rtl~64_combout\))) ) ) ) # ( !\rtl~69_combout\ & ( \rtl~63_combout\ & ( 
-- (!\ULA1|Add2~9_sumout\ & (\ULA1|Add2~13_sumout\)) # (\ULA1|Add2~9_sumout\ & ((!\ULA1|Add2~13_sumout\ & ((\rtl~65_combout\))) # (\ULA1|Add2~13_sumout\ & (\rtl~64_combout\)))) ) ) ) # ( \rtl~69_combout\ & ( !\rtl~63_combout\ & ( (!\ULA1|Add2~9_sumout\ & 
-- (!\ULA1|Add2~13_sumout\)) # (\ULA1|Add2~9_sumout\ & ((!\ULA1|Add2~13_sumout\ & ((\rtl~65_combout\))) # (\ULA1|Add2~13_sumout\ & (\rtl~64_combout\)))) ) ) ) # ( !\rtl~69_combout\ & ( !\rtl~63_combout\ & ( (\ULA1|Add2~9_sumout\ & ((!\ULA1|Add2~13_sumout\ & 
-- ((\rtl~65_combout\))) # (\ULA1|Add2~13_sumout\ & (\rtl~64_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~9_sumout\,
	datab => \ULA1|ALT_INV_Add2~13_sumout\,
	datac => \ALT_INV_rtl~64_combout\,
	datad => \ALT_INV_rtl~65_combout\,
	datae => \ALT_INV_rtl~69_combout\,
	dataf => \ALT_INV_rtl~63_combout\,
	combout => \rtl~152_combout\);

-- Location: MLABCELL_X78_Y41_N42
\ULA1|sig_output~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~5_combout\ = ( \rtl~152_combout\ & ( (!\ULA1|Add2~17_sumout\) # ((\ULA1|ShiftRight0~10_combout\ & \ULA1|Mux19~7_combout\)) ) ) # ( !\rtl~152_combout\ & ( (\ULA1|Add2~17_sumout\ & (\ULA1|ShiftRight0~10_combout\ & \ULA1|Mux19~7_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111001100110011111100110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Add2~17_sumout\,
	datac => \ULA1|ALT_INV_ShiftRight0~10_combout\,
	datad => \ULA1|ALT_INV_Mux19~7_combout\,
	dataf => \ALT_INV_rtl~152_combout\,
	combout => \ULA1|sig_output~5_combout\);

-- Location: LABCELL_X77_Y39_N42
\ULA1|sig_output~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~6_combout\ = ( !\ULA1|sig_output~4_combout\ & ( \ULA1|sig_output~5_combout\ & ( (!\ULA1|ShiftRight0~4_combout\) # (((!\mux_IN_ULA_4_2|Mux0~0_combout\) # (!\ULA1|ShiftRight0~2_combout\)) # (\ULA1|Add2~21_sumout\)) ) ) ) # ( 
-- !\ULA1|sig_output~4_combout\ & ( !\ULA1|sig_output~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111110110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftRight0~4_combout\,
	datab => \ULA1|ALT_INV_Add2~21_sumout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_ShiftRight0~2_combout\,
	datae => \ULA1|ALT_INV_sig_output~4_combout\,
	dataf => \ULA1|ALT_INV_sig_output~5_combout\,
	combout => \ULA1|sig_output~6_combout\);

-- Location: LABCELL_X77_Y39_N30
\ULA1|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux16~0_combout\ = ( \ULA1|ShiftRight2~5_combout\ & ( \ULA1|sig_output~6_combout\ & ( (!\ULA1|Mux28~1_combout\ & (((\ULA1|Mux28~0_combout\) # (\ULA1|Add0~61_sumout\)))) # (\ULA1|Mux28~1_combout\ & (\ULA1|sig_output~7_combout\ & 
-- ((!\ULA1|Mux28~0_combout\)))) ) ) ) # ( !\ULA1|ShiftRight2~5_combout\ & ( \ULA1|sig_output~6_combout\ & ( (!\ULA1|Mux28~0_combout\ & ((!\ULA1|Mux28~1_combout\ & ((\ULA1|Add0~61_sumout\))) # (\ULA1|Mux28~1_combout\ & (\ULA1|sig_output~7_combout\)))) ) ) ) 
-- # ( \ULA1|ShiftRight2~5_combout\ & ( !\ULA1|sig_output~6_combout\ & ( ((!\ULA1|Mux28~1_combout\ & ((\ULA1|Add0~61_sumout\))) # (\ULA1|Mux28~1_combout\ & (\ULA1|sig_output~7_combout\))) # (\ULA1|Mux28~0_combout\) ) ) ) # ( !\ULA1|ShiftRight2~5_combout\ & ( 
-- !\ULA1|sig_output~6_combout\ & ( (!\ULA1|Mux28~1_combout\ & (((\ULA1|Add0~61_sumout\ & !\ULA1|Mux28~0_combout\)))) # (\ULA1|Mux28~1_combout\ & (((\ULA1|Mux28~0_combout\)) # (\ULA1|sig_output~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101101010101000110111111111100011011000000000001101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~1_combout\,
	datab => \ULA1|ALT_INV_sig_output~7_combout\,
	datac => \ULA1|ALT_INV_Add0~61_sumout\,
	datad => \ULA1|ALT_INV_Mux28~0_combout\,
	datae => \ULA1|ALT_INV_ShiftRight2~5_combout\,
	dataf => \ULA1|ALT_INV_sig_output~6_combout\,
	combout => \ULA1|Mux16~0_combout\);

-- Location: LABCELL_X71_Y40_N12
\ULA1|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux16~1_combout\ = ( \ULA1|Mux28~0_combout\ & ( \ULA1|Add0~61_sumout\ & ( (\mux_IN_ULA_4_1|Mux16~3_combout\ & !\ULA1|Mux28~1_combout\) ) ) ) # ( !\ULA1|Mux28~0_combout\ & ( \ULA1|Add0~61_sumout\ & ( (!\ULA1|Mux28~1_combout\) # 
-- (\mux_IN_ULA_4_1|Mux16~3_combout\) ) ) ) # ( \ULA1|Mux28~0_combout\ & ( !\ULA1|Add0~61_sumout\ & ( (\mux_IN_ULA_4_1|Mux16~3_combout\ & !\ULA1|Mux28~1_combout\) ) ) ) # ( !\ULA1|Mux28~0_combout\ & ( !\ULA1|Add0~61_sumout\ & ( 
-- (\mux_IN_ULA_4_1|Mux16~3_combout\ & \ULA1|Mux28~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001100000011000011110011111100110011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\,
	datac => \ULA1|ALT_INV_Mux28~1_combout\,
	datae => \ULA1|ALT_INV_Mux28~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~61_sumout\,
	combout => \ULA1|Mux16~1_combout\);

-- Location: LABCELL_X74_Y40_N27
\ULA1|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux16~2_combout\ = ( \ULA1|Mux16~1_combout\ & ( (\ULA1|Mux16~0_combout\) # (\operaULA|Mux5~0_combout\) ) ) # ( !\ULA1|Mux16~1_combout\ & ( (!\operaULA|Mux5~0_combout\ & \ULA1|Mux16~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \operaULA|ALT_INV_Mux5~0_combout\,
	datad => \ULA1|ALT_INV_Mux16~0_combout\,
	dataf => \ULA1|ALT_INV_Mux16~1_combout\,
	combout => \ULA1|Mux16~2_combout\);

-- Location: FF_X74_Y40_N28
\PIPE3|Temp[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux16~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(52));

-- Location: FF_X80_Y40_N19
\PIPE4|Temp[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(52),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[20]~DUPLICATE_q\);

-- Location: MLABCELL_X84_Y38_N18
\PIPE2|Temp[89]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[89]~feeder_combout\ = \registradores|G2:31:regb|Temp\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registradores|G2:31:regb|ALT_INV_Temp\(15),
	combout => \PIPE2|Temp[89]~feeder_combout\);

-- Location: FF_X84_Y38_N19
\PIPE2|Temp[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[89]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(15),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(89));

-- Location: LABCELL_X81_Y40_N33
\mux_IN_ULA_4_1|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux16~3_combout\ = ( \PIPE3|Temp\(52) & ( (!\mux_IN_ULA_4_1|Mux16~2_combout\ & (!\mux_IN_ULA_4_1|Mux16~1_combout\ & ((\PIPE2|Temp\(89))))) # (\mux_IN_ULA_4_1|Mux16~2_combout\ & ((!\mux_IN_ULA_4_1|Mux16~1_combout\) # 
-- ((\PIPE4|Temp[20]~DUPLICATE_q\)))) ) ) # ( !\PIPE3|Temp\(52) & ( (!\mux_IN_ULA_4_1|Mux16~2_combout\ & (!\mux_IN_ULA_4_1|Mux16~1_combout\ & ((\PIPE2|Temp\(89))))) # (\mux_IN_ULA_4_1|Mux16~2_combout\ & (\mux_IN_ULA_4_1|Mux16~1_combout\ & 
-- (\PIPE4|Temp[20]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001000000011000100101000101110011010100010111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux16~2_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux16~1_combout\,
	datac => \PIPE4|ALT_INV_Temp[20]~DUPLICATE_q\,
	datad => \PIPE2|ALT_INV_Temp\(89),
	dataf => \PIPE3|ALT_INV_Temp\(52),
	combout => \mux_IN_ULA_4_1|Mux16~3_combout\);

-- Location: MLABCELL_X72_Y40_N51
\ULA1|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~65_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux15~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux15~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~62\ ))
-- \ULA1|Add0~66\ = CARRY(( \mux_IN_ULA_4_1|Mux15~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux15~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\controle|controle_de_beq|table|flip1|Temp~q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110010010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux15~0_combout\,
	cin => \ULA1|Add0~62\,
	sumout => \ULA1|Add0~65_sumout\,
	cout => \ULA1|Add0~66\);

-- Location: LABCELL_X74_Y38_N0
\ULA1|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux15~4_combout\ = ( \ULA1|Add0~65_sumout\ & ( (!\ULA1|Mux14~5_combout\ & ((!\ULA1|Mux14~4_combout\) # (\mux_IN_ULA_4_1|Mux15~0_combout\))) ) ) # ( !\ULA1|Add0~65_sumout\ & ( (\mux_IN_ULA_4_1|Mux15~0_combout\ & (\ULA1|Mux14~4_combout\ & 
-- !\ULA1|Mux14~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011110011000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datac => \ULA1|ALT_INV_Mux14~4_combout\,
	datad => \ULA1|ALT_INV_Mux14~5_combout\,
	dataf => \ULA1|ALT_INV_Add0~65_sumout\,
	combout => \ULA1|Mux15~4_combout\);

-- Location: LABCELL_X83_Y38_N33
\ULA1|sig_output~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~8_combout\ = ( \mux_IN_ULA_4_2|Mux15~0_combout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux15~0_combout\,
	combout => \ULA1|sig_output~8_combout\);

-- Location: LABCELL_X79_Y38_N12
\rtl~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~19_combout\ = ( \rtl~17_combout\ & ( \rtl~16_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~15_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\) # 
-- ((\rtl~18_combout\)))) ) ) ) # ( !\rtl~17_combout\ & ( \rtl~16_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~15_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\) # 
-- ((\rtl~18_combout\)))) ) ) ) # ( \rtl~17_combout\ & ( !\rtl~16_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~15_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- ((\rtl~18_combout\)))) ) ) ) # ( !\rtl~17_combout\ & ( !\rtl~16_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~15_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- ((\rtl~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datac => \ALT_INV_rtl~15_combout\,
	datad => \ALT_INV_rtl~18_combout\,
	datae => \ALT_INV_rtl~17_combout\,
	dataf => \ALT_INV_rtl~16_combout\,
	combout => \rtl~19_combout\);

-- Location: LABCELL_X81_Y38_N27
\rtl~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~9_combout\ = ( \rtl~6_combout\ & ( \rtl~7_combout\ & ( (!\ULA1|Add2~13_sumout\ & (((\ULA1|Add2~9_sumout\)) # (\rtl~5_combout\))) # (\ULA1|Add2~13_sumout\ & (((!\ULA1|Add2~9_sumout\) # (\rtl~8_combout\)))) ) ) ) # ( !\rtl~6_combout\ & ( 
-- \rtl~7_combout\ & ( (!\ULA1|Add2~13_sumout\ & (\rtl~5_combout\ & ((!\ULA1|Add2~9_sumout\)))) # (\ULA1|Add2~13_sumout\ & (((!\ULA1|Add2~9_sumout\) # (\rtl~8_combout\)))) ) ) ) # ( \rtl~6_combout\ & ( !\rtl~7_combout\ & ( (!\ULA1|Add2~13_sumout\ & 
-- (((\ULA1|Add2~9_sumout\)) # (\rtl~5_combout\))) # (\ULA1|Add2~13_sumout\ & (((\rtl~8_combout\ & \ULA1|Add2~9_sumout\)))) ) ) ) # ( !\rtl~6_combout\ & ( !\rtl~7_combout\ & ( (!\ULA1|Add2~13_sumout\ & (\rtl~5_combout\ & ((!\ULA1|Add2~9_sumout\)))) # 
-- (\ULA1|Add2~13_sumout\ & (((\rtl~8_combout\ & \ULA1|Add2~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~13_sumout\,
	datab => \ALT_INV_rtl~5_combout\,
	datac => \ALT_INV_rtl~8_combout\,
	datad => \ULA1|ALT_INV_Add2~9_sumout\,
	datae => \ALT_INV_rtl~6_combout\,
	dataf => \ALT_INV_rtl~7_combout\,
	combout => \rtl~9_combout\);

-- Location: LABCELL_X75_Y38_N18
\ULA1|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux15~0_combout\ = ( \rtl~78_combout\ & ( \rtl~144_combout\ & ( ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~154_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~112_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\) ) ) ) # ( !\rtl~78_combout\ 
-- & ( \rtl~144_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux29~1_combout\) # (\rtl~154_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~112_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\)))) ) ) ) # ( \rtl~78_combout\ & ( 
-- !\rtl~144_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~154_combout\ & !\mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux29~1_combout\)) # (\rtl~112_combout\))) ) ) ) # ( !\rtl~78_combout\ & ( 
-- !\rtl~144_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~154_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~112_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datab => \ALT_INV_rtl~112_combout\,
	datac => \ALT_INV_rtl~154_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datae => \ALT_INV_rtl~78_combout\,
	dataf => \ALT_INV_rtl~144_combout\,
	combout => \ULA1|Mux15~0_combout\);

-- Location: LABCELL_X75_Y38_N33
\ULA1|Mux15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux15~6_combout\ = ( \ULA1|Mux15~0_combout\ & ( (\mux_IN_ULA_4_2|Mux0~0_combout\ & !\rtl~9_combout\) ) ) # ( !\ULA1|Mux15~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (!\mux_IN_ULA_4_2|Mux27~0_combout\)) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & 
-- ((!\rtl~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111000000111100111100000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datad => \ALT_INV_rtl~9_combout\,
	dataf => \ULA1|ALT_INV_Mux15~0_combout\,
	combout => \ULA1|Mux15~6_combout\);

-- Location: LABCELL_X75_Y39_N30
\ULA1|Mux15~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux15~7_combout\ = ( !\mux_IN_ULA_4_2|Mux0~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux27~0_combout\) # ((\mux_IN_ULA_4_1|Mux31~0_combout\ & (\ULA1|Mux1~1_combout\))) ) ) # ( \mux_IN_ULA_4_2|Mux0~0_combout\ & ( (((!\ULA1|Mux28~0_combout\) # 
-- ((!\ULA1|Add2~21_sumout\ & !\ULA1|Add2~41_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010101110101011111111111111000010101011101010111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~0_combout\,
	datad => \ULA1|ALT_INV_Add2~21_sumout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~41_sumout\,
	datag => \ULA1|ALT_INV_Mux1~1_combout\,
	combout => \ULA1|Mux15~7_combout\);

-- Location: LABCELL_X74_Y38_N48
\ULA1|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux15~1_combout\ = ( \ULA1|Mux15~7_combout\ & ( \ULA1|ShiftRight0~9_combout\ & ( (!\ULA1|Mux14~0_combout\ & (!\ULA1|Mux15~6_combout\ & ((!\ULA1|Mux17~1_combout\) # (\ULA1|ShiftRight0~4_combout\)))) ) ) ) # ( \ULA1|Mux15~7_combout\ & ( 
-- !\ULA1|ShiftRight0~9_combout\ & ( (!\ULA1|Mux17~1_combout\ & (!\ULA1|Mux14~0_combout\ & !\ULA1|Mux15~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000001000000000000000000000001000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux17~1_combout\,
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_Mux15~6_combout\,
	datad => \ULA1|ALT_INV_ShiftRight0~4_combout\,
	datae => \ULA1|ALT_INV_Mux15~7_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~9_combout\,
	combout => \ULA1|Mux15~1_combout\);

-- Location: LABCELL_X74_Y38_N36
\ULA1|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux15~2_combout\ = ( \ULA1|Mux28~1_combout\ & ( \ULA1|Mux15~1_combout\ & ( (\ULA1|Mux14~3_combout\) # (\ULA1|sig_output~8_combout\) ) ) ) # ( !\ULA1|Mux28~1_combout\ & ( \ULA1|Mux15~1_combout\ & ( (!\ULA1|Mux14~3_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux14~3_combout\ & (\rtl~19_combout\)) ) ) ) # ( \ULA1|Mux28~1_combout\ & ( !\ULA1|Mux15~1_combout\ & ( (\ULA1|sig_output~8_combout\ & !\ULA1|Mux14~3_combout\) ) ) ) # ( !\ULA1|Mux28~1_combout\ & ( 
-- !\ULA1|Mux15~1_combout\ & ( (!\ULA1|Mux14~3_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux14~3_combout\ & (\rtl~19_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_sig_output~8_combout\,
	datab => \ALT_INV_rtl~19_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Mux14~3_combout\,
	datae => \ULA1|ALT_INV_Mux28~1_combout\,
	dataf => \ULA1|ALT_INV_Mux15~1_combout\,
	combout => \ULA1|Mux15~2_combout\);

-- Location: LABCELL_X74_Y38_N27
\ULA1|Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux15~5_combout\ = ((\ULA1|Mux15~3_combout\ & \ULA1|Mux15~2_combout\)) # (\ULA1|Mux15~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111010101010111011101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux15~4_combout\,
	datab => \ULA1|ALT_INV_Mux15~3_combout\,
	datad => \ULA1|ALT_INV_Mux15~2_combout\,
	combout => \ULA1|Mux15~5_combout\);

-- Location: FF_X74_Y38_N29
\PIPE3|Temp[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux15~5_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(53));

-- Location: FF_X79_Y40_N58
\PIPE4|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(53),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(21));

-- Location: MLABCELL_X84_Y38_N24
\registradores|G2:31:regb|Temp[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:31:regb|Temp[16]~feeder_combout\ = ( \PIPE4|Temp\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(21),
	combout => \registradores|G2:31:regb|Temp[16]~feeder_combout\);

-- Location: FF_X84_Y38_N25
\registradores|G2:31:regb|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:31:regb|Temp[16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(16));

-- Location: LABCELL_X83_Y40_N24
\PIPE2|Temp[90]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[90]~feeder_combout\ = \registradores|G2:31:regb|Temp\(16)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registradores|G2:31:regb|ALT_INV_Temp\(16),
	combout => \PIPE2|Temp[90]~feeder_combout\);

-- Location: FF_X83_Y40_N25
\PIPE2|Temp[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[90]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(16),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(90));

-- Location: LABCELL_X81_Y40_N21
\mux_IN_ULA_4_1|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux15~0_combout\ = ( \PIPE4|Temp[21]~DUPLICATE_q\ & ( (!\mux_IN_ULA_4_1|Mux16~2_combout\ & (!\mux_IN_ULA_4_1|Mux16~1_combout\ & (\PIPE2|Temp\(90)))) # (\mux_IN_ULA_4_1|Mux16~2_combout\ & (((\PIPE3|Temp\(53))) # 
-- (\mux_IN_ULA_4_1|Mux16~1_combout\))) ) ) # ( !\PIPE4|Temp[21]~DUPLICATE_q\ & ( (!\mux_IN_ULA_4_1|Mux16~1_combout\ & ((!\mux_IN_ULA_4_1|Mux16~2_combout\ & (\PIPE2|Temp\(90))) # (\mux_IN_ULA_4_1|Mux16~2_combout\ & ((\PIPE3|Temp\(53)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000011001010111010001100101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux16~2_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux16~1_combout\,
	datac => \PIPE2|ALT_INV_Temp\(90),
	datad => \PIPE3|ALT_INV_Temp\(53),
	dataf => \PIPE4|ALT_INV_Temp[21]~DUPLICATE_q\,
	combout => \mux_IN_ULA_4_1|Mux15~0_combout\);

-- Location: LABCELL_X73_Y42_N6
\ULA1|Mux14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~9_combout\ = ( \mux_IN_ULA_4_1|Mux14~0_combout\ & ( \ULA1|Add0~69_sumout\ & ( !\ULA1|Mux14~5_combout\ ) ) ) # ( !\mux_IN_ULA_4_1|Mux14~0_combout\ & ( \ULA1|Add0~69_sumout\ & ( (!\ULA1|Mux14~4_combout\ & !\ULA1|Mux14~5_combout\) ) ) ) # ( 
-- \mux_IN_ULA_4_1|Mux14~0_combout\ & ( !\ULA1|Add0~69_sumout\ & ( (\ULA1|Mux14~4_combout\ & !\ULA1|Mux14~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000000011001100000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux14~4_combout\,
	datad => \ULA1|ALT_INV_Mux14~5_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~69_sumout\,
	combout => \ULA1|Mux14~9_combout\);

-- Location: MLABCELL_X72_Y38_N27
\ULA1|sig_output~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~9_combout\ = ( \mux_IN_ULA_4_1|Mux14~0_combout\ & ( \mux_IN_ULA_4_2|Mux14~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux14~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	combout => \ULA1|sig_output~9_combout\);

-- Location: LABCELL_X80_Y37_N0
\rtl~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~38_combout\ = ( \rtl~170_combout\ & ( \rtl~34_combout\ & ( ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~33_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~35_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\) ) ) ) # ( !\rtl~170_combout\ & ( 
-- \rtl~34_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~33_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~35_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux29~1_combout\)))) ) ) ) # ( \rtl~170_combout\ & ( !\rtl~34_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~33_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~35_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux29~1_combout\)))) ) ) ) # ( !\rtl~170_combout\ & ( !\rtl~34_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~33_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~35_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datab => \ALT_INV_rtl~35_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datad => \ALT_INV_rtl~33_combout\,
	datae => \ALT_INV_rtl~170_combout\,
	dataf => \ALT_INV_rtl~34_combout\,
	combout => \rtl~38_combout\);

-- Location: LABCELL_X73_Y38_N24
\ULA1|Mux14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~6_combout\ = ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( \rtl~146_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\) # (\rtl~86_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( \rtl~146_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- ((\rtl~155_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~121_combout\)) ) ) ) # ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( !\rtl~146_combout\ & ( (\rtl~86_combout\ & \mux_IN_ULA_4_2|Mux28~1_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( 
-- !\rtl~146_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~155_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~121_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~121_combout\,
	datab => \ALT_INV_rtl~86_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datad => \ALT_INV_rtl~155_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	dataf => \ALT_INV_rtl~146_combout\,
	combout => \ULA1|Mux14~6_combout\);

-- Location: LABCELL_X80_Y38_N6
\rtl~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~29_combout\ = ( \rtl~24_combout\ & ( \rtl~22_combout\ & ( (!\ULA1|Add2~9_sumout\) # ((!\ULA1|Add2~13_sumout\ & ((\rtl~23_combout\))) # (\ULA1|Add2~13_sumout\ & (\rtl~169_combout\))) ) ) ) # ( !\rtl~24_combout\ & ( \rtl~22_combout\ & ( 
-- (!\ULA1|Add2~13_sumout\ & (((!\ULA1|Add2~9_sumout\) # (\rtl~23_combout\)))) # (\ULA1|Add2~13_sumout\ & (\rtl~169_combout\ & ((\ULA1|Add2~9_sumout\)))) ) ) ) # ( \rtl~24_combout\ & ( !\rtl~22_combout\ & ( (!\ULA1|Add2~13_sumout\ & (((\rtl~23_combout\ & 
-- \ULA1|Add2~9_sumout\)))) # (\ULA1|Add2~13_sumout\ & (((!\ULA1|Add2~9_sumout\)) # (\rtl~169_combout\))) ) ) ) # ( !\rtl~24_combout\ & ( !\rtl~22_combout\ & ( (\ULA1|Add2~9_sumout\ & ((!\ULA1|Add2~13_sumout\ & ((\rtl~23_combout\))) # (\ULA1|Add2~13_sumout\ 
-- & (\rtl~169_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~169_combout\,
	datab => \ULA1|ALT_INV_Add2~13_sumout\,
	datac => \ALT_INV_rtl~23_combout\,
	datad => \ULA1|ALT_INV_Add2~9_sumout\,
	datae => \ALT_INV_rtl~24_combout\,
	dataf => \ALT_INV_rtl~22_combout\,
	combout => \rtl~29_combout\);

-- Location: LABCELL_X73_Y38_N6
\ULA1|Mux14~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~7_combout\ = ( \rtl~29_combout\ & ( \ULA1|Mux14~11_combout\ & ( (\rtl~168_combout\ & (!\ULA1|Mux14~15_combout\ & \ULA1|Mux1~0_combout\)) ) ) ) # ( !\rtl~29_combout\ & ( \ULA1|Mux14~11_combout\ & ( (\rtl~168_combout\ & (!\ULA1|Mux14~15_combout\ 
-- & \ULA1|Mux1~0_combout\)) ) ) ) # ( \rtl~29_combout\ & ( !\ULA1|Mux14~11_combout\ & ( (!\ULA1|Mux14~15_combout\) # (\ULA1|Mux14~6_combout\) ) ) ) # ( !\rtl~29_combout\ & ( !\ULA1|Mux14~11_combout\ & ( (\ULA1|Mux14~6_combout\ & \ULA1|Mux14~15_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~6_combout\,
	datab => \ALT_INV_rtl~168_combout\,
	datac => \ULA1|ALT_INV_Mux14~15_combout\,
	datad => \ULA1|ALT_INV_Mux1~0_combout\,
	datae => \ALT_INV_rtl~29_combout\,
	dataf => \ULA1|ALT_INV_Mux14~11_combout\,
	combout => \ULA1|Mux14~7_combout\);

-- Location: LABCELL_X73_Y38_N12
\ULA1|Mux14~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~8_combout\ = ( \rtl~38_combout\ & ( \ULA1|Mux14~7_combout\ & ( ((!\ULA1|Mux28~1_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux28~1_combout\ & (\ULA1|sig_output~9_combout\))) # (\ULA1|Mux14~3_combout\) ) ) ) # ( !\rtl~38_combout\ 
-- & ( \ULA1|Mux14~7_combout\ & ( (!\ULA1|Mux28~1_combout\ & (((\mux_IN_ULA_4_1|Mux0~0_combout\ & !\ULA1|Mux14~3_combout\)))) # (\ULA1|Mux28~1_combout\ & (((\ULA1|Mux14~3_combout\)) # (\ULA1|sig_output~9_combout\))) ) ) ) # ( \rtl~38_combout\ & ( 
-- !\ULA1|Mux14~7_combout\ & ( (!\ULA1|Mux28~1_combout\ & (((\ULA1|Mux14~3_combout\) # (\mux_IN_ULA_4_1|Mux0~0_combout\)))) # (\ULA1|Mux28~1_combout\ & (\ULA1|sig_output~9_combout\ & ((!\ULA1|Mux14~3_combout\)))) ) ) ) # ( !\rtl~38_combout\ & ( 
-- !\ULA1|Mux14~7_combout\ & ( (!\ULA1|Mux14~3_combout\ & ((!\ULA1|Mux28~1_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux28~1_combout\ & (\ULA1|sig_output~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_sig_output~9_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~1_combout\,
	datad => \ULA1|ALT_INV_Mux14~3_combout\,
	datae => \ALT_INV_rtl~38_combout\,
	dataf => \ULA1|ALT_INV_Mux14~7_combout\,
	combout => \ULA1|Mux14~8_combout\);

-- Location: LABCELL_X73_Y38_N48
\ULA1|Mux14~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~10_combout\ = ( \ULA1|Mux14~8_combout\ & ( (\ULA1|Mux14~9_combout\) # (\ULA1|Mux15~3_combout\) ) ) # ( !\ULA1|Mux14~8_combout\ & ( \ULA1|Mux14~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux15~3_combout\,
	datad => \ULA1|ALT_INV_Mux14~9_combout\,
	dataf => \ULA1|ALT_INV_Mux14~8_combout\,
	combout => \ULA1|Mux14~10_combout\);

-- Location: FF_X73_Y38_N49
\PIPE3|Temp[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux14~10_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(54));

-- Location: FF_X84_Y38_N44
\registradores|G2:31:regb|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:31:regb|Temp[17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:31:regb|Temp\(17));

-- Location: MLABCELL_X84_Y38_N36
\PIPE2|Temp[91]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[91]~feeder_combout\ = \registradores|G2:31:regb|Temp\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registradores|G2:31:regb|ALT_INV_Temp\(17),
	combout => \PIPE2|Temp[91]~feeder_combout\);

-- Location: FF_X84_Y38_N37
\PIPE2|Temp[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[91]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(17),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(91));

-- Location: LABCELL_X81_Y38_N12
\mux_IN_ULA_4_1|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux14~0_combout\ = ( \PIPE2|Temp\(91) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp[2]~DUPLICATE_q\ & (((!\PIPEAUX|Temp\(3))) # (\PIPE3|Temp\(54)))) # (\PIPEAUX|Temp[2]~DUPLICATE_q\ & (((\PIPE4|Temp\(22) & !\PIPEAUX|Temp\(3))))) 
-- ) ) ) # ( !\PIPE2|Temp\(91) & ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( (!\PIPEAUX|Temp[2]~DUPLICATE_q\ & (\PIPE3|Temp\(54) & ((\PIPEAUX|Temp\(3))))) # (\PIPEAUX|Temp[2]~DUPLICATE_q\ & (((\PIPE4|Temp\(22) & !\PIPEAUX|Temp\(3))))) ) ) ) # ( \PIPE2|Temp\(91) & 
-- ( !\mux_IN_ULA_4_1|Mux16~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000011010001001100111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(54),
	datab => \PIPEAUX|ALT_INV_Temp[2]~DUPLICATE_q\,
	datac => \PIPE4|ALT_INV_Temp\(22),
	datad => \PIPEAUX|ALT_INV_Temp\(3),
	datae => \PIPE2|ALT_INV_Temp\(91),
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	combout => \mux_IN_ULA_4_1|Mux14~0_combout\);

-- Location: MLABCELL_X82_Y38_N54
\rtl~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~156_combout\ = ( \mux_IN_ULA_4_1|Mux13~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~3_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\) # ((\mux_IN_ULA_4_1|Mux15~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (((\mux_IN_ULA_4_1|Mux14~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux13~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~3_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux15~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_1|Mux14~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux13~0_combout\ & ( !\mux_IN_ULA_4_1|Mux16~3_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\) # ((\mux_IN_ULA_4_1|Mux15~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux14~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux13~0_combout\ & ( !\mux_IN_ULA_4_1|Mux16~3_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux15~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux14~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\,
	combout => \rtl~156_combout\);

-- Location: MLABCELL_X72_Y41_N12
\ULA1|Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~10_combout\ = ( \ULA1|Mux1~3_combout\ & ( \rtl~160_combout\ & ( (!\ULA1|Mux1~2_combout\ & (\mux_IN_ULA_4_1|Mux2~0_combout\)) # (\ULA1|Mux1~2_combout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\))) ) ) ) # ( !\ULA1|Mux1~3_combout\ & ( \rtl~160_combout\ 
-- & ( (!\ULA1|Mux1~2_combout\) # (\mux_IN_ULA_4_1|Mux3~0_combout\) ) ) ) # ( \ULA1|Mux1~3_combout\ & ( !\rtl~160_combout\ & ( (!\ULA1|Mux1~2_combout\ & (\mux_IN_ULA_4_1|Mux2~0_combout\)) # (\ULA1|Mux1~2_combout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\))) ) ) ) 
-- # ( !\ULA1|Mux1~3_combout\ & ( !\rtl~160_combout\ & ( (\ULA1|Mux1~2_combout\ & \mux_IN_ULA_4_1|Mux3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux1~2_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datae => \ULA1|ALT_INV_Mux1~3_combout\,
	dataf => \ALT_INV_rtl~160_combout\,
	combout => \ULA1|Mux1~10_combout\);

-- Location: MLABCELL_X72_Y41_N30
\ULA1|Mux1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~11_combout\ = ( \rtl~164_combout\ & ( \ULA1|Mux1~10_combout\ & ( (!\ULA1|Mux28~8_combout\ & (((\rtl~149_combout\) # (\ULA1|Mux28~7_combout\)))) # (\ULA1|Mux28~8_combout\ & (((!\ULA1|Mux28~7_combout\)) # (\rtl~156_combout\))) ) ) ) # ( 
-- !\rtl~164_combout\ & ( \ULA1|Mux1~10_combout\ & ( (!\ULA1|Mux28~8_combout\ & (((\rtl~149_combout\) # (\ULA1|Mux28~7_combout\)))) # (\ULA1|Mux28~8_combout\ & (\rtl~156_combout\ & (\ULA1|Mux28~7_combout\))) ) ) ) # ( \rtl~164_combout\ & ( 
-- !\ULA1|Mux1~10_combout\ & ( (!\ULA1|Mux28~8_combout\ & (((!\ULA1|Mux28~7_combout\ & \rtl~149_combout\)))) # (\ULA1|Mux28~8_combout\ & (((!\ULA1|Mux28~7_combout\)) # (\rtl~156_combout\))) ) ) ) # ( !\rtl~164_combout\ & ( !\ULA1|Mux1~10_combout\ & ( 
-- (!\ULA1|Mux28~8_combout\ & (((!\ULA1|Mux28~7_combout\ & \rtl~149_combout\)))) # (\ULA1|Mux28~8_combout\ & (\rtl~156_combout\ & (\ULA1|Mux28~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~156_combout\,
	datab => \ULA1|ALT_INV_Mux28~8_combout\,
	datac => \ULA1|ALT_INV_Mux28~7_combout\,
	datad => \ALT_INV_rtl~149_combout\,
	datae => \ALT_INV_rtl~164_combout\,
	dataf => \ULA1|ALT_INV_Mux1~10_combout\,
	combout => \ULA1|Mux1~11_combout\);

-- Location: LABCELL_X71_Y41_N36
\ULA1|Mux1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~12_combout\ = ( \mux_IN_ULA_4_1|Mux1~0_combout\ & ( \ULA1|Mux1~9_combout\ & ( (\ULA1|Mux1~7_combout\ & (\ULA1|Mux19~7_combout\ & \rtl~172_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux1~0_combout\ & ( \ULA1|Mux1~9_combout\ & ( (\ULA1|Mux1~7_combout\ 
-- & (\ULA1|Mux19~7_combout\ & \rtl~172_combout\)) ) ) ) # ( \mux_IN_ULA_4_1|Mux1~0_combout\ & ( !\ULA1|Mux1~9_combout\ & ( \mux_IN_ULA_4_2|Mux1~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\,
	datab => \ULA1|ALT_INV_Mux1~7_combout\,
	datac => \ULA1|ALT_INV_Mux19~7_combout\,
	datad => \ALT_INV_rtl~172_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	dataf => \ULA1|ALT_INV_Mux1~9_combout\,
	combout => \ULA1|Mux1~12_combout\);

-- Location: LABCELL_X75_Y41_N6
\ULA1|Mux1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~13_combout\ = ( \ULA1|Mux2~1_combout\ & ( (\ULA1|ShiftRight2~4_combout\ & \ULA1|Mux1~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_ShiftRight2~4_combout\,
	datac => \ULA1|ALT_INV_Mux1~7_combout\,
	dataf => \ULA1|ALT_INV_Mux2~1_combout\,
	combout => \ULA1|Mux1~13_combout\);

-- Location: MLABCELL_X72_Y39_N33
\ULA1|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~121_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux1~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux1~0_combout\ $ (((!\PIPE2|Temp\(145) & ((!\controle|controle_de_beq|table|flip1|Temp~q\))) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~118\ ))
-- \ULA1|Add0~122\ = CARRY(( \mux_IN_ULA_4_1|Mux1~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux1~0_combout\ $ (((!\PIPE2|Temp\(145) & ((!\controle|controle_de_beq|table|flip1|Temp~q\))) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # 
-- (\controle|controle_de_beq|table|flip1|Temp~q\))))) ) + ( \ULA1|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000110001110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux1~0_combout\,
	datab => \PIPE2|ALT_INV_Temp\(145),
	datac => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\,
	cin => \ULA1|Add0~118\,
	sumout => \ULA1|Add0~121_sumout\,
	cout => \ULA1|Add0~122\);

-- Location: LABCELL_X74_Y41_N24
\ULA1|Mux1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~14_combout\ = ( !\ULA1|Mux3~5_combout\ & ( \ULA1|Add0~121_sumout\ & ( (!\ULA1|Mux1~13_combout\ & ((!\ULA1|Mux1~7_combout\ & (!\mux_IN_ULA_4_1|Mux1~0_combout\)) # (\ULA1|Mux1~7_combout\ & ((\ULA1|Mux1~8_combout\))))) ) ) ) # ( 
-- !\ULA1|Mux3~5_combout\ & ( !\ULA1|Add0~121_sumout\ & ( (!\ULA1|Mux1~13_combout\ & ((!\mux_IN_ULA_4_1|Mux1~0_combout\) # (\ULA1|Mux1~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010000000000000000000010000000110100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux1~7_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datac => \ULA1|ALT_INV_Mux1~13_combout\,
	datad => \ULA1|ALT_INV_Mux1~8_combout\,
	datae => \ULA1|ALT_INV_Mux3~5_combout\,
	dataf => \ULA1|ALT_INV_Add0~121_sumout\,
	combout => \ULA1|Mux1~14_combout\);

-- Location: LABCELL_X74_Y41_N3
\ULA1|Mux1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~15_combout\ = ( \ULA1|Mux1~4_combout\ & ( \ULA1|Mux1~14_combout\ & ( (\ULA1|Mux1~11_combout\ & \ULA1|Mux3~3_combout\) ) ) ) # ( !\ULA1|Mux1~4_combout\ & ( \ULA1|Mux1~14_combout\ & ( (\ULA1|Mux2~0_combout\ & \ULA1|Mux1~12_combout\) ) ) ) # ( 
-- \ULA1|Mux1~4_combout\ & ( !\ULA1|Mux1~14_combout\ ) ) # ( !\ULA1|Mux1~4_combout\ & ( !\ULA1|Mux1~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000011110001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux1~11_combout\,
	datab => \ULA1|ALT_INV_Mux3~3_combout\,
	datac => \ULA1|ALT_INV_Mux2~0_combout\,
	datad => \ULA1|ALT_INV_Mux1~12_combout\,
	datae => \ULA1|ALT_INV_Mux1~4_combout\,
	dataf => \ULA1|ALT_INV_Mux1~14_combout\,
	combout => \ULA1|Mux1~15_combout\);

-- Location: FF_X74_Y41_N1
\PIPE3|Temp[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux1~15_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(67));

-- Location: FF_X79_Y37_N38
\PIPE4|Temp[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(67),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(35));

-- Location: MLABCELL_X87_Y37_N9
\registradores|G2:1:regb|Temp[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[30]~feeder_combout\ = ( \PIPE4|Temp[35]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[35]~DUPLICATE_q\,
	combout => \registradores|G2:1:regb|Temp[30]~feeder_combout\);

-- Location: FF_X87_Y37_N10
\registradores|G2:1:regb|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(30));

-- Location: FF_X83_Y37_N32
\registradores|G2:3:regb|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[35]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(30));

-- Location: MLABCELL_X87_Y37_N0
\registradores|G2:2:regb|Temp[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:2:regb|Temp[30]~feeder_combout\ = ( \PIPE4|Temp[35]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[35]~DUPLICATE_q\,
	combout => \registradores|G2:2:regb|Temp[30]~feeder_combout\);

-- Location: FF_X87_Y37_N1
\registradores|G2:2:regb|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:2:regb|Temp[30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(30));

-- Location: LABCELL_X83_Y37_N30
\registradores|outData2|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux1~1_combout\ = ( \registradores|G2:3:regb|Temp\(30) & ( \registradores|G2:2:regb|Temp\(30) & ( ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(30))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- ((\registradores|G2:1:regb|Temp\(30))))) # (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(30) & ( \registradores|G2:2:regb|Temp\(30) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(30))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:1:regb|Temp\(30)))))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( \registradores|G2:3:regb|Temp\(30) & ( !\registradores|G2:2:regb|Temp\(30) & ( (!\PIPE1|Temp\(17) & 
-- ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(30))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:1:regb|Temp\(30)))))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(30) & ( 
-- !\registradores|G2:2:regb|Temp\(30) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(30))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:1:regb|Temp\(30)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:0:regb|ALT_INV_Temp\(30),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datad => \registradores|G2:1:regb|ALT_INV_Temp\(30),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(30),
	dataf => \registradores|G2:2:regb|ALT_INV_Temp\(30),
	combout => \registradores|outData2|Mux1~1_combout\);

-- Location: LABCELL_X83_Y37_N57
\registradores|G2:28:regb|Temp[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:28:regb|Temp[30]~feeder_combout\ = ( \PIPE4|Temp[35]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[35]~DUPLICATE_q\,
	combout => \registradores|G2:28:regb|Temp[30]~feeder_combout\);

-- Location: FF_X83_Y37_N59
\registradores|G2:28:regb|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:28:regb|Temp[30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(30));

-- Location: FF_X79_Y37_N49
\registradores|G2:30:regb|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(35),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(30));

-- Location: FF_X83_Y37_N38
\registradores|G2:29:regb|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[35]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(30));

-- Location: LABCELL_X83_Y37_N36
\registradores|outData2|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux1~0_combout\ = ( \registradores|G2:29:regb|Temp\(30) & ( \registradores|G2:31:regb|Temp\(30) & ( ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(30))) # (\PIPE1|Temp\(17) & ((\registradores|G2:30:regb|Temp\(30))))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:29:regb|Temp\(30) & ( \registradores|G2:31:regb|Temp\(30) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(30))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:30:regb|Temp\(30)))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(30) & ( !\registradores|G2:31:regb|Temp\(30) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & 
-- (\registradores|G2:28:regb|Temp\(30))) # (\PIPE1|Temp\(17) & ((\registradores|G2:30:regb|Temp\(30)))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(30) & ( !\registradores|G2:31:regb|Temp\(30) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & (\registradores|G2:28:regb|Temp\(30))) # (\PIPE1|Temp\(17) & ((\registradores|G2:30:regb|Temp\(30)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \registradores|G2:28:regb|ALT_INV_Temp\(30),
	datac => \registradores|G2:30:regb|ALT_INV_Temp\(30),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(30),
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(30),
	combout => \registradores|outData2|Mux1~0_combout\);

-- Location: LABCELL_X79_Y37_N57
\registradores|outData2|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux1~2_combout\ = ( \registradores|outData2|Mux1~0_combout\ & ( (\registradores|outData2|Mux1~1_combout\) # (\PIPE1|Temp\(0)) ) ) # ( !\registradores|outData2|Mux1~0_combout\ & ( (!\PIPE1|Temp\(0) & 
-- \registradores|outData2|Mux1~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE1|ALT_INV_Temp\(0),
	datac => \registradores|outData2|ALT_INV_Mux1~1_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux1~0_combout\,
	combout => \registradores|outData2|Mux1~2_combout\);

-- Location: FF_X79_Y37_N59
\PIPE2|Temp[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux1~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(72));

-- Location: LABCELL_X79_Y37_N39
\mux_IN_ULA_4_2|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux1~0_combout\ = ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(10) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE3|Temp\(67) ) 
-- ) ) # ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE4|Temp\(35) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(72) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(35),
	datab => \PIPE2|ALT_INV_Temp\(72),
	datac => \PIPE2|ALT_INV_Temp\(10),
	datad => \PIPE3|ALT_INV_Temp\(67),
	datae => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	dataf => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	combout => \mux_IN_ULA_4_2|Mux1~0_combout\);

-- Location: MLABCELL_X78_Y39_N36
\ULA1|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~21_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux0~0_combout\ ) + ( GND ) + ( \ULA1|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	cin => \ULA1|Add2~42\,
	sumout => \ULA1|Add2~21_sumout\);

-- Location: LABCELL_X74_Y41_N48
\ULA1|Mux17~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~7_combout\ = ( \ULA1|ShiftRight0~4_combout\ & ( \ULA1|ShiftRight0~2_combout\ & ( (!\ULA1|Mux17~0_combout\ & (!\ULA1|Mux17~4_combout\ & ((!\ULA1|Mux17~1_combout\) # (!\ULA1|Add2~21_sumout\)))) ) ) ) # ( !\ULA1|ShiftRight0~4_combout\ & ( 
-- \ULA1|ShiftRight0~2_combout\ & ( (!\ULA1|Mux17~1_combout\ & (!\ULA1|Mux17~0_combout\ & !\ULA1|Mux17~4_combout\)) ) ) ) # ( \ULA1|ShiftRight0~4_combout\ & ( !\ULA1|ShiftRight0~2_combout\ & ( (!\ULA1|Mux17~1_combout\ & (!\ULA1|Mux17~0_combout\ & 
-- !\ULA1|Mux17~4_combout\)) ) ) ) # ( !\ULA1|ShiftRight0~4_combout\ & ( !\ULA1|ShiftRight0~2_combout\ & ( (!\ULA1|Mux17~1_combout\ & (!\ULA1|Mux17~0_combout\ & !\ULA1|Mux17~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux17~1_combout\,
	datab => \ULA1|ALT_INV_Mux17~0_combout\,
	datac => \ULA1|ALT_INV_Mux17~4_combout\,
	datad => \ULA1|ALT_INV_Add2~21_sumout\,
	datae => \ULA1|ALT_INV_ShiftRight0~4_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~2_combout\,
	combout => \ULA1|Mux17~7_combout\);

-- Location: LABCELL_X80_Y41_N12
\rtl~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~68_combout\ = ( \ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux21~0_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( \ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux23~0_combout\ ) ) ) # ( \ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ 
-- & ( \mux_IN_ULA_4_1|Mux22~0_combout\ ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( !\ULA1|Add2~5_sumout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	datae => \ULA1|ALT_INV_Add2~1_sumout\,
	dataf => \ULA1|ALT_INV_Add2~5_sumout\,
	combout => \rtl~68_combout\);

-- Location: LABCELL_X80_Y41_N0
\ULA1|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux24~0_combout\ = ( \ULA1|Add2~9_sumout\ & ( \rtl~67_combout\ & ( (!\ULA1|Add2~13_sumout\ & ((\rtl~69_combout\))) # (\ULA1|Add2~13_sumout\ & (\rtl~63_combout\)) ) ) ) # ( !\ULA1|Add2~9_sumout\ & ( \rtl~67_combout\ & ( (\rtl~68_combout\) # 
-- (\ULA1|Add2~13_sumout\) ) ) ) # ( \ULA1|Add2~9_sumout\ & ( !\rtl~67_combout\ & ( (!\ULA1|Add2~13_sumout\ & ((\rtl~69_combout\))) # (\ULA1|Add2~13_sumout\ & (\rtl~63_combout\)) ) ) ) # ( !\ULA1|Add2~9_sumout\ & ( !\rtl~67_combout\ & ( 
-- (!\ULA1|Add2~13_sumout\ & \rtl~68_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~13_sumout\,
	datab => \ALT_INV_rtl~68_combout\,
	datac => \ALT_INV_rtl~63_combout\,
	datad => \ALT_INV_rtl~69_combout\,
	datae => \ULA1|ALT_INV_Add2~9_sumout\,
	dataf => \ALT_INV_rtl~67_combout\,
	combout => \ULA1|Mux24~0_combout\);

-- Location: LABCELL_X80_Y41_N21
\ULA1|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux24~1_combout\ = ( \ULA1|Mux24~0_combout\ & ( \ULA1|Mux17~8_combout\ & ( (\ULA1|Mux19~0_combout\ & (((\ULA1|Mux28~14_combout\ & !\ULA1|Mux17~7_combout\)) # (\ULA1|Mux27~2_combout\))) ) ) ) # ( !\ULA1|Mux24~0_combout\ & ( \ULA1|Mux17~8_combout\ & ( 
-- (\ULA1|Mux27~2_combout\ & \ULA1|Mux19~0_combout\) ) ) ) # ( \ULA1|Mux24~0_combout\ & ( !\ULA1|Mux17~8_combout\ & ( (\ULA1|Mux27~2_combout\ & \ULA1|Mux19~0_combout\) ) ) ) # ( !\ULA1|Mux24~0_combout\ & ( !\ULA1|Mux17~8_combout\ & ( (\ULA1|Mux27~2_combout\ 
-- & \ULA1|Mux19~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~14_combout\,
	datab => \ULA1|ALT_INV_Mux27~2_combout\,
	datac => \ULA1|ALT_INV_Mux17~7_combout\,
	datad => \ULA1|ALT_INV_Mux19~0_combout\,
	datae => \ULA1|ALT_INV_Mux24~0_combout\,
	dataf => \ULA1|ALT_INV_Mux17~8_combout\,
	combout => \ULA1|Mux24~1_combout\);

-- Location: LABCELL_X80_Y41_N15
\rtl~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~75_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux21~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux23~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~75_combout\);

-- Location: LABCELL_X73_Y39_N24
\ULA1|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux24~2_combout\ = ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( \rtl~75_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~74_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((\rtl~70_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( 
-- \rtl~75_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\) # (\rtl~76_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux29~1_combout\ & ( !\rtl~75_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~74_combout\)) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- ((\rtl~70_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~1_combout\ & ( !\rtl~75_combout\ & ( (\rtl~76_combout\ & \mux_IN_ULA_4_2|Mux28~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~76_combout\,
	datab => \ALT_INV_rtl~74_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datad => \ALT_INV_rtl~70_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	dataf => \ALT_INV_rtl~75_combout\,
	combout => \ULA1|Mux24~2_combout\);

-- Location: LABCELL_X73_Y39_N45
\ULA1|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux24~3_combout\ = ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( \ULA1|Add0~29_sumout\ & ( (!\ULA1|Mux28~15_combout\) # (((\mux_IN_ULA_4_2|Mux24~0_combout\ & \ULA1|Mux19~4_combout\)) # (\ULA1|Mux17~6_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & 
-- ( \ULA1|Add0~29_sumout\ & ( !\ULA1|Mux28~15_combout\ ) ) ) # ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( !\ULA1|Add0~29_sumout\ & ( (\ULA1|Mux28~15_combout\ & (((\mux_IN_ULA_4_2|Mux24~0_combout\ & \ULA1|Mux19~4_combout\)) # (\ULA1|Mux17~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001010110101010101010101011101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~15_combout\,
	datab => \ULA1|ALT_INV_Mux17~6_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux24~0_combout\,
	datad => \ULA1|ALT_INV_Mux19~4_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~29_sumout\,
	combout => \ULA1|Mux24~3_combout\);

-- Location: LABCELL_X73_Y39_N36
\ULA1|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux24~4_combout\ = ( \ULA1|Mux17~5_combout\ & ( (!\ULA1|Mux24~3_combout\ & ((!\mux_IN_ULA_4_2|Mux27~0_combout\ & (!\ULA1|Mux24~2_combout\)) # (\mux_IN_ULA_4_2|Mux27~0_combout\ & ((!\rtl~181_combout\))))) ) ) # ( !\ULA1|Mux17~5_combout\ & ( 
-- !\ULA1|Mux24~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000010111000000000001011100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux24~2_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \ALT_INV_rtl~181_combout\,
	datad => \ULA1|ALT_INV_Mux24~3_combout\,
	dataf => \ULA1|ALT_INV_Mux17~5_combout\,
	combout => \ULA1|Mux24~4_combout\);

-- Location: LABCELL_X74_Y41_N18
\ULA1|Mux24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux24~5_combout\ = ( \ULA1|Mux24~4_combout\ & ( \ULA1|Mux17~7_combout\ & ( (!\ULA1|Mux19~1_combout\) # ((!\ULA1|Mux17~8_combout\ & ((!\rtl~179_combout\))) # (\ULA1|Mux17~8_combout\ & (!\rtl~180_combout\))) ) ) ) # ( \ULA1|Mux24~4_combout\ & ( 
-- !\ULA1|Mux17~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~180_combout\,
	datab => \ALT_INV_rtl~179_combout\,
	datac => \ULA1|ALT_INV_Mux17~8_combout\,
	datad => \ULA1|ALT_INV_Mux19~1_combout\,
	datae => \ULA1|ALT_INV_Mux24~4_combout\,
	dataf => \ULA1|ALT_INV_Mux17~7_combout\,
	combout => \ULA1|Mux24~5_combout\);

-- Location: LABCELL_X80_Y41_N48
\ULA1|Mux24~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux24~6_combout\ = ( \ULA1|Mux24~5_combout\ & ( \ULA1|Mux24~1_combout\ ) ) # ( !\ULA1|Mux24~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ULA1|ALT_INV_Mux24~1_combout\,
	dataf => \ULA1|ALT_INV_Mux24~5_combout\,
	combout => \ULA1|Mux24~6_combout\);

-- Location: FF_X80_Y41_N49
\PIPE3|Temp[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux24~6_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(44));

-- Location: FF_X81_Y41_N10
\PIPE4|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(44),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(12));

-- Location: LABCELL_X88_Y40_N0
\registradores|G2:1:regb|Temp[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[7]~feeder_combout\ = ( \PIPE4|Temp\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(12),
	combout => \registradores|G2:1:regb|Temp[7]~feeder_combout\);

-- Location: FF_X88_Y40_N1
\registradores|G2:1:regb|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(7));

-- Location: FF_X87_Y40_N50
\registradores|G2:3:regb|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(12),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(7));

-- Location: LABCELL_X88_Y40_N12
\registradores|G2:2:regb|Temp[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:2:regb|Temp[7]~feeder_combout\ = ( \PIPE4|Temp\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(12),
	combout => \registradores|G2:2:regb|Temp[7]~feeder_combout\);

-- Location: FF_X88_Y40_N14
\registradores|G2:2:regb|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:2:regb|Temp[7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(7));

-- Location: MLABCELL_X87_Y40_N48
\registradores|outData2|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux24~1_combout\ = ( \registradores|G2:3:regb|Temp\(7) & ( \registradores|G2:2:regb|Temp\(7) & ( ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:0:regb|Temp\(7)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:1:regb|Temp\(7)))) # (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(7) & ( \registradores|G2:2:regb|Temp\(7) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:0:regb|Temp\(7))) # (\PIPE1|Temp\(17)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(7)))) ) ) ) # ( \registradores|G2:3:regb|Temp\(7) & ( !\registradores|G2:2:regb|Temp\(7) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (!\PIPE1|Temp\(17) & 
-- ((\registradores|G2:0:regb|Temp\(7))))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:1:regb|Temp\(7))) # (\PIPE1|Temp\(17)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(7) & ( !\registradores|G2:2:regb|Temp\(7) & ( (!\PIPE1|Temp\(17) & 
-- ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:0:regb|Temp\(7)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:1:regb|Temp\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:1:regb|ALT_INV_Temp\(7),
	datad => \registradores|G2:0:regb|ALT_INV_Temp\(7),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(7),
	dataf => \registradores|G2:2:regb|ALT_INV_Temp\(7),
	combout => \registradores|outData2|Mux24~1_combout\);

-- Location: MLABCELL_X87_Y41_N18
\registradores|G2:30:regb|Temp[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:30:regb|Temp[7]~feeder_combout\ = ( \PIPE4|Temp\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(12),
	combout => \registradores|G2:30:regb|Temp[7]~feeder_combout\);

-- Location: FF_X87_Y41_N20
\registradores|G2:30:regb|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:30:regb|Temp[7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(7));

-- Location: FF_X87_Y41_N50
\registradores|G2:29:regb|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(12),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(7));

-- Location: FF_X81_Y41_N1
\registradores|G2:28:regb|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(12),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(7));

-- Location: MLABCELL_X87_Y41_N48
\registradores|outData2|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux24~0_combout\ = ( \registradores|G2:29:regb|Temp\(7) & ( \registradores|G2:28:regb|Temp\(7) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:30:regb|Temp\(7)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:31:regb|Temp\(7)))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(7) & ( \registradores|G2:28:regb|Temp\(7) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- ((\registradores|G2:30:regb|Temp\(7)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:31:regb|Temp\(7))))) ) ) ) # ( \registradores|G2:29:regb|Temp\(7) & ( !\registradores|G2:28:regb|Temp\(7) & ( (!\PIPE1|Temp\(17) & 
-- (((\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:30:regb|Temp\(7)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:31:regb|Temp\(7))))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(7) & ( 
-- !\registradores|G2:28:regb|Temp\(7) & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:30:regb|Temp\(7)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:31:regb|Temp\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:31:regb|ALT_INV_Temp\(7),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:30:regb|ALT_INV_Temp\(7),
	datad => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(7),
	dataf => \registradores|G2:28:regb|ALT_INV_Temp\(7),
	combout => \registradores|outData2|Mux24~0_combout\);

-- Location: MLABCELL_X82_Y41_N3
\registradores|outData2|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux24~2_combout\ = ( \registradores|outData2|Mux24~1_combout\ & ( \registradores|outData2|Mux24~0_combout\ ) ) # ( !\registradores|outData2|Mux24~1_combout\ & ( \registradores|outData2|Mux24~0_combout\ & ( \PIPE1|Temp\(0) ) ) ) # ( 
-- \registradores|outData2|Mux24~1_combout\ & ( !\registradores|outData2|Mux24~0_combout\ & ( !\PIPE1|Temp\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(0),
	datae => \registradores|outData2|ALT_INV_Mux24~1_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux24~0_combout\,
	combout => \registradores|outData2|Mux24~2_combout\);

-- Location: FF_X82_Y41_N5
\PIPE2|Temp[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux24~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(49));

-- Location: FF_X81_Y41_N11
\PIPE4|Temp[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(44),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[12]~DUPLICATE_q\);

-- Location: LABCELL_X81_Y41_N45
\mux_IN_ULA_4_2|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux24~1_combout\ = ( \PIPE2|Temp[10]~DUPLICATE_q\ & ( \PIPEAUX|Temp[1]~DUPLICATE_q\ & ( (\PIPEAUX|Temp[0]~DUPLICATE_q\) # (\PIPE3|Temp\(44)) ) ) ) # ( !\PIPE2|Temp[10]~DUPLICATE_q\ & ( \PIPEAUX|Temp[1]~DUPLICATE_q\ & ( (\PIPE3|Temp\(44) & 
-- !\PIPEAUX|Temp[0]~DUPLICATE_q\) ) ) ) # ( \PIPE2|Temp[10]~DUPLICATE_q\ & ( !\PIPEAUX|Temp[1]~DUPLICATE_q\ & ( (!\PIPEAUX|Temp[0]~DUPLICATE_q\ & (\PIPE2|Temp\(49))) # (\PIPEAUX|Temp[0]~DUPLICATE_q\ & ((\PIPE4|Temp[12]~DUPLICATE_q\))) ) ) ) # ( 
-- !\PIPE2|Temp[10]~DUPLICATE_q\ & ( !\PIPEAUX|Temp[1]~DUPLICATE_q\ & ( (!\PIPEAUX|Temp[0]~DUPLICATE_q\ & (\PIPE2|Temp\(49))) # (\PIPEAUX|Temp[0]~DUPLICATE_q\ & ((\PIPE4|Temp[12]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(49),
	datab => \PIPE3|ALT_INV_Temp\(44),
	datac => \PIPE4|ALT_INV_Temp[12]~DUPLICATE_q\,
	datad => \PIPEAUX|ALT_INV_Temp[0]~DUPLICATE_q\,
	datae => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	dataf => \PIPEAUX|ALT_INV_Temp[1]~DUPLICATE_q\,
	combout => \mux_IN_ULA_4_2|Mux24~1_combout\);

-- Location: LABCELL_X81_Y41_N18
\mux_IN_ULA_4_2|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux24~0_combout\ = ( \mux_IN_ULA_4_2|Mux24~1_combout\ & ( \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( (\PIPE2|Temp\(49) & ((!\PIPE2|Temp\(14)) # ((\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2)) # (\PIPE2|Temp[10]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux24~1_combout\ & ( \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( (\PIPE2|Temp\(49) & ((!\PIPE2|Temp\(14)) # ((\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2)) # (\PIPE2|Temp[10]~DUPLICATE_q\)))) ) ) ) # ( \mux_IN_ULA_4_2|Mux24~1_combout\ & ( 
-- !\mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101000101010101010100010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(49),
	datab => \PIPE2|ALT_INV_Temp\(14),
	datac => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datad => \PIPEOPCODE_EXTEND_ESTAGE|ALT_INV_Temp\(2),
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux24~1_combout\,
	dataf => \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|ALT_INV_X~0_combout\,
	combout => \mux_IN_ULA_4_2|Mux24~0_combout\);

-- Location: LABCELL_X79_Y39_N48
\ULA1|ShiftLeft0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftLeft0~3_combout\ = ( !\mux_IN_ULA_4_2|Mux22~0_combout\ & ( !\mux_IN_ULA_4_2|Mux25~1_combout\ & ( (!\mux_IN_ULA_4_2|Mux24~0_combout\ & (!\mux_IN_ULA_4_2|Mux21~0_combout\ & (!\mux_IN_ULA_4_2|Mux23~0_combout\ & !\mux_IN_ULA_4_2|Mux26~1_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux24~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux21~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux23~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux26~1_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux22~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux25~1_combout\,
	combout => \ULA1|ShiftLeft0~3_combout\);

-- Location: LABCELL_X79_Y39_N24
\ULA1|ShiftLeft0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftLeft0~5_combout\ = ( \ULA1|ShiftLeft0~1_combout\ & ( (\ULA1|ShiftLeft0~3_combout\ & (\ULA1|ShiftLeft0~2_combout\ & (\ULA1|ShiftLeft0~0_combout\ & \ULA1|ShiftLeft0~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftLeft0~3_combout\,
	datab => \ULA1|ALT_INV_ShiftLeft0~2_combout\,
	datac => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	datad => \ULA1|ALT_INV_ShiftLeft0~4_combout\,
	dataf => \ULA1|ALT_INV_ShiftLeft0~1_combout\,
	combout => \ULA1|ShiftLeft0~5_combout\);

-- Location: MLABCELL_X78_Y41_N27
\ULA1|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~2_combout\ = ( !\ULA1|Mux28~14_combout\ & ( (\mux_IN_ULA_4_1|Mux0~0_combout\ & !\ULA1|ShiftLeft0~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_ShiftLeft0~5_combout\,
	dataf => \ULA1|ALT_INV_Mux28~14_combout\,
	combout => \ULA1|Mux27~2_combout\);

-- Location: MLABCELL_X78_Y42_N24
\rtl~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~12_combout\ = ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( (\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux25~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( 
-- (\mux_IN_ULA_4_1|Mux25~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux27~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux27~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	combout => \rtl~12_combout\);

-- Location: MLABCELL_X78_Y42_N48
\ULA1|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~4_combout\ = ( \rtl~13_combout\ & ( \rtl~11_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux29~1_combout\) # (\rtl~12_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((!\mux_IN_ULA_4_2|Mux29~1_combout\)) # 
-- (\rtl~15_combout\))) ) ) ) # ( !\rtl~13_combout\ & ( \rtl~11_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux29~1_combout\) # (\rtl~12_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\rtl~15_combout\ & 
-- ((\mux_IN_ULA_4_2|Mux29~1_combout\)))) ) ) ) # ( \rtl~13_combout\ & ( !\rtl~11_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~12_combout\ & !\mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux29~1_combout\)) # (\rtl~15_combout\))) ) ) ) # ( !\rtl~13_combout\ & ( !\rtl~11_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~12_combout\ & !\mux_IN_ULA_4_2|Mux29~1_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- (\rtl~15_combout\ & ((\mux_IN_ULA_4_2|Mux29~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~15_combout\,
	datab => \ALT_INV_rtl~12_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datae => \ALT_INV_rtl~13_combout\,
	dataf => \ALT_INV_rtl~11_combout\,
	combout => \ULA1|Mux27~4_combout\);

-- Location: MLABCELL_X78_Y42_N6
\ULA1|Mux27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~5_combout\ = ( \ULA1|Mux17~6_combout\ & ( \ULA1|Add0~17_sumout\ & ( (!\ULA1|Mux28~15_combout\) # (\mux_IN_ULA_4_1|Mux27~0_combout\) ) ) ) # ( !\ULA1|Mux17~6_combout\ & ( \ULA1|Add0~17_sumout\ & ( (!\ULA1|Mux28~15_combout\) # 
-- ((\mux_IN_ULA_4_1|Mux27~0_combout\ & (\mux_IN_ULA_4_2|Mux27~0_combout\ & \ULA1|Mux19~4_combout\))) ) ) ) # ( \ULA1|Mux17~6_combout\ & ( !\ULA1|Add0~17_sumout\ & ( (\ULA1|Mux28~15_combout\ & \mux_IN_ULA_4_1|Mux27~0_combout\) ) ) ) # ( 
-- !\ULA1|Mux17~6_combout\ & ( !\ULA1|Add0~17_sumout\ & ( (\ULA1|Mux28~15_combout\ & (\mux_IN_ULA_4_1|Mux27~0_combout\ & (\mux_IN_ULA_4_2|Mux27~0_combout\ & \ULA1|Mux19~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000100010001000110101010101010111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~15_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datad => \ULA1|ALT_INV_Mux19~4_combout\,
	datae => \ULA1|ALT_INV_Mux17~6_combout\,
	dataf => \ULA1|ALT_INV_Add0~17_sumout\,
	combout => \ULA1|Mux27~5_combout\);

-- Location: MLABCELL_X78_Y42_N12
\ULA1|Mux27~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~6_combout\ = ( \ULA1|Mux17~5_combout\ & ( !\ULA1|Mux27~5_combout\ & ( (!\mux_IN_ULA_4_2|Mux27~0_combout\ & (!\ULA1|Mux27~4_combout\)) # (\mux_IN_ULA_4_2|Mux27~0_combout\ & ((!\rtl~77_combout\))) ) ) ) # ( !\ULA1|Mux17~5_combout\ & ( 
-- !\ULA1|Mux27~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101011111010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~4_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datad => \ALT_INV_rtl~77_combout\,
	datae => \ULA1|ALT_INV_Mux17~5_combout\,
	dataf => \ULA1|ALT_INV_Mux27~5_combout\,
	combout => \ULA1|Mux27~6_combout\);

-- Location: MLABCELL_X78_Y42_N0
\ULA1|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~3_combout\ = ( \ULA1|Mux17~1_combout\ & ( \ULA1|ShiftRight0~8_combout\ & ( (!\ULA1|Mux17~3_combout\ & ((!\ULA1|Mux17~0_combout\ & (\rtl~174_combout\)) # (\ULA1|Mux17~0_combout\ & ((\rtl~173_combout\))))) # (\ULA1|Mux17~3_combout\ & 
-- (((\rtl~173_combout\)))) ) ) ) # ( !\ULA1|Mux17~1_combout\ & ( \ULA1|ShiftRight0~8_combout\ & ( (!\ULA1|Mux17~3_combout\ & ((!\ULA1|Mux17~0_combout\ & (\rtl~174_combout\)) # (\ULA1|Mux17~0_combout\ & ((\rtl~173_combout\))))) # (\ULA1|Mux17~3_combout\ & 
-- (((\rtl~173_combout\)))) ) ) ) # ( \ULA1|Mux17~1_combout\ & ( !\ULA1|ShiftRight0~8_combout\ & ( \rtl~173_combout\ ) ) ) # ( !\ULA1|Mux17~1_combout\ & ( !\ULA1|ShiftRight0~8_combout\ & ( (!\ULA1|Mux17~3_combout\ & ((!\ULA1|Mux17~0_combout\ & 
-- (\rtl~174_combout\)) # (\ULA1|Mux17~0_combout\ & ((\rtl~173_combout\))))) # (\ULA1|Mux17~3_combout\ & (((\rtl~173_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001111111000000001111111100001000011111110000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux17~3_combout\,
	datab => \ULA1|ALT_INV_Mux17~0_combout\,
	datac => \ALT_INV_rtl~174_combout\,
	datad => \ALT_INV_rtl~173_combout\,
	datae => \ULA1|ALT_INV_Mux17~1_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~8_combout\,
	combout => \ULA1|Mux27~3_combout\);

-- Location: MLABCELL_X82_Y40_N42
\rtl~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~2_combout\ = ( \mux_IN_ULA_4_1|Mux25~0_combout\ & ( \ULA1|Add2~5_sumout\ & ( (!\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux26~0_combout\))) # (\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux24~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux25~0_combout\ & ( 
-- \ULA1|Add2~5_sumout\ & ( (!\ULA1|Add2~1_sumout\ & ((\mux_IN_ULA_4_1|Mux26~0_combout\))) # (\ULA1|Add2~1_sumout\ & (\mux_IN_ULA_4_1|Mux24~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_1|Mux25~0_combout\ & ( !\ULA1|Add2~5_sumout\ & ( (\ULA1|Add2~1_sumout\) # 
-- (\mux_IN_ULA_4_1|Mux27~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux25~0_combout\ & ( !\ULA1|Add2~5_sumout\ & ( (\mux_IN_ULA_4_1|Mux27~0_combout\ & !\ULA1|Add2~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datac => \ULA1|ALT_INV_Add2~1_sumout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~5_sumout\,
	combout => \rtl~2_combout\);

-- Location: LABCELL_X77_Y41_N36
\ULA1|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~0_combout\ = ( \ULA1|Add2~9_sumout\ & ( \rtl~1_combout\ & ( (!\ULA1|Add2~13_sumout\ & (\rtl~3_combout\)) # (\ULA1|Add2~13_sumout\ & ((\rtl~5_combout\))) ) ) ) # ( !\ULA1|Add2~9_sumout\ & ( \rtl~1_combout\ & ( (\rtl~2_combout\) # 
-- (\ULA1|Add2~13_sumout\) ) ) ) # ( \ULA1|Add2~9_sumout\ & ( !\rtl~1_combout\ & ( (!\ULA1|Add2~13_sumout\ & (\rtl~3_combout\)) # (\ULA1|Add2~13_sumout\ & ((\rtl~5_combout\))) ) ) ) # ( !\ULA1|Add2~9_sumout\ & ( !\rtl~1_combout\ & ( (!\ULA1|Add2~13_sumout\ & 
-- \rtl~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~13_sumout\,
	datab => \ALT_INV_rtl~2_combout\,
	datac => \ALT_INV_rtl~3_combout\,
	datad => \ALT_INV_rtl~5_combout\,
	datae => \ULA1|ALT_INV_Add2~9_sumout\,
	dataf => \ALT_INV_rtl~1_combout\,
	combout => \ULA1|Mux27~0_combout\);

-- Location: LABCELL_X77_Y41_N54
\ULA1|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~1_combout\ = ( \ULA1|Mux27~0_combout\ & ( \ULA1|Mux28~14_combout\ & ( (!\ULA1|Add2~17_sumout\ & (!\ULA1|Mux17~0_combout\ & (\mux_IN_ULA_4_2|Mux0~0_combout\ & !\ULA1|Mux17~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~17_sumout\,
	datab => \ULA1|ALT_INV_Mux17~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Mux17~2_combout\,
	datae => \ULA1|ALT_INV_Mux27~0_combout\,
	dataf => \ULA1|ALT_INV_Mux28~14_combout\,
	combout => \ULA1|Mux27~1_combout\);

-- Location: MLABCELL_X78_Y42_N39
\ULA1|Mux27~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~7_combout\ = ( \ULA1|Mux19~2_combout\ & ( \ULA1|Mux27~1_combout\ & ( ((!\ULA1|Mux27~6_combout\) # (\ULA1|Mux27~3_combout\)) # (\ULA1|Mux19~0_combout\) ) ) ) # ( !\ULA1|Mux19~2_combout\ & ( \ULA1|Mux27~1_combout\ & ( (!\ULA1|Mux27~6_combout\) # 
-- (\ULA1|Mux19~0_combout\) ) ) ) # ( \ULA1|Mux19~2_combout\ & ( !\ULA1|Mux27~1_combout\ & ( (!\ULA1|Mux27~6_combout\) # (((\ULA1|Mux27~2_combout\ & \ULA1|Mux19~0_combout\)) # (\ULA1|Mux27~3_combout\)) ) ) ) # ( !\ULA1|Mux19~2_combout\ & ( 
-- !\ULA1|Mux27~1_combout\ & ( (!\ULA1|Mux27~6_combout\) # ((\ULA1|Mux27~2_combout\ & \ULA1|Mux19~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111110001111100011111111111110011111100111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~2_combout\,
	datab => \ULA1|ALT_INV_Mux19~0_combout\,
	datac => \ULA1|ALT_INV_Mux27~6_combout\,
	datad => \ULA1|ALT_INV_Mux27~3_combout\,
	datae => \ULA1|ALT_INV_Mux19~2_combout\,
	dataf => \ULA1|ALT_INV_Mux27~1_combout\,
	combout => \ULA1|Mux27~7_combout\);

-- Location: FF_X78_Y42_N47
\PIPE3|Temp[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux27~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(41));

-- Location: FF_X79_Y40_N13
\PIPE4|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(41),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(9));

-- Location: LABCELL_X85_Y40_N39
\PIPE2|Temp[78]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[78]~feeder_combout\ = \registradores|G2:31:regb|Temp\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:31:regb|ALT_INV_Temp\(4),
	combout => \PIPE2|Temp[78]~feeder_combout\);

-- Location: FF_X85_Y40_N40
\PIPE2|Temp[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[78]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(4),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(78));

-- Location: MLABCELL_X82_Y40_N9
\mux_IN_ULA_4_1|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux27~0_combout\ = ( \mux_IN_ULA_4_1|Mux16~1_combout\ & ( \mux_IN_ULA_4_1|Mux16~2_combout\ & ( \PIPE4|Temp\(9) ) ) ) # ( !\mux_IN_ULA_4_1|Mux16~1_combout\ & ( \mux_IN_ULA_4_1|Mux16~2_combout\ & ( \PIPE3|Temp[41]~DUPLICATE_q\ ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux16~1_combout\ & ( !\mux_IN_ULA_4_1|Mux16~2_combout\ & ( \PIPE2|Temp\(78) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE4|ALT_INV_Temp\(9),
	datac => \PIPE3|ALT_INV_Temp[41]~DUPLICATE_q\,
	datad => \PIPE2|ALT_INV_Temp\(78),
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux16~1_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~2_combout\,
	combout => \mux_IN_ULA_4_1|Mux27~0_combout\);

-- Location: LABCELL_X73_Y41_N36
\ULA1|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~0_combout\ = ( \ULA1|Mux28~2_combout\ & ( \mux_IN_ULA_4_1|Mux27~0_combout\ & ( (\ULA1|Mux28~3_combout\) # (\mux_IN_ULA_4_1|Mux29~0_combout\) ) ) ) # ( !\ULA1|Mux28~2_combout\ & ( \mux_IN_ULA_4_1|Mux27~0_combout\ & ( 
-- \mux_IN_ULA_4_1|Mux28~0_combout\ ) ) ) # ( \ULA1|Mux28~2_combout\ & ( !\mux_IN_ULA_4_1|Mux27~0_combout\ & ( (\mux_IN_ULA_4_1|Mux29~0_combout\ & !\ULA1|Mux28~3_combout\) ) ) ) # ( !\ULA1|Mux28~2_combout\ & ( !\mux_IN_ULA_4_1|Mux27~0_combout\ & ( 
-- \mux_IN_ULA_4_1|Mux28~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110000000001010101010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	datad => \ULA1|ALT_INV_Mux28~3_combout\,
	datae => \ULA1|ALT_INV_Mux28~2_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	combout => \ULA1|Mux30~0_combout\);

-- Location: LABCELL_X80_Y37_N30
\ULA1|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~4_combout\ = ( \rtl~38_combout\ & ( \rtl~40_combout\ & ( (!\ULA1|Mux28~7_combout\) # ((!\ULA1|Mux28~8_combout\ & ((\rtl~39_combout\))) # (\ULA1|Mux28~8_combout\ & (\rtl~41_combout\))) ) ) ) # ( !\rtl~38_combout\ & ( \rtl~40_combout\ & ( 
-- (!\ULA1|Mux28~8_combout\ & (((\rtl~39_combout\ & \ULA1|Mux28~7_combout\)))) # (\ULA1|Mux28~8_combout\ & (((!\ULA1|Mux28~7_combout\)) # (\rtl~41_combout\))) ) ) ) # ( \rtl~38_combout\ & ( !\rtl~40_combout\ & ( (!\ULA1|Mux28~8_combout\ & 
-- (((!\ULA1|Mux28~7_combout\) # (\rtl~39_combout\)))) # (\ULA1|Mux28~8_combout\ & (\rtl~41_combout\ & ((\ULA1|Mux28~7_combout\)))) ) ) ) # ( !\rtl~38_combout\ & ( !\rtl~40_combout\ & ( (\ULA1|Mux28~7_combout\ & ((!\ULA1|Mux28~8_combout\ & 
-- ((\rtl~39_combout\))) # (\ULA1|Mux28~8_combout\ & (\rtl~41_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~41_combout\,
	datab => \ULA1|ALT_INV_Mux28~8_combout\,
	datac => \ALT_INV_rtl~39_combout\,
	datad => \ULA1|ALT_INV_Mux28~7_combout\,
	datae => \ALT_INV_rtl~38_combout\,
	dataf => \ALT_INV_rtl~40_combout\,
	combout => \ULA1|Mux30~4_combout\);

-- Location: LABCELL_X77_Y41_N51
\ULA1|Mux28~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~12_combout\ = ( !\ULA1|Mux28~10_combout\ & ( !\ULA1|Mux28~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux28~1_combout\,
	dataf => \ULA1|ALT_INV_Mux28~10_combout\,
	combout => \ULA1|Mux28~12_combout\);

-- Location: LABCELL_X77_Y41_N3
\ULA1|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~1_combout\ = ( \ULA1|ShiftLeft0~5_combout\ & ( (\ULA1|Mux1~0_combout\ & ((!\ULA1|Mux28~0_combout\) # ((!\mux_IN_ULA_4_2|Mux0~0_combout\ & !\mux_IN_ULA_4_2|Mux27~0_combout\)))) ) ) # ( !\ULA1|ShiftLeft0~5_combout\ & ( (!\ULA1|Mux28~0_combout\ & 
-- \ULA1|Mux1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001110000010100000111000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	dataf => \ULA1|ALT_INV_ShiftLeft0~5_combout\,
	combout => \ULA1|Mux30~1_combout\);

-- Location: LABCELL_X79_Y39_N30
\ULA1|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~4_combout\ = ( \ULA1|Mux28~0_combout\ & ( ((!\ULA1|ShiftLeft0~5_combout\) # (\mux_IN_ULA_4_2|Mux27~0_combout\)) # (\mux_IN_ULA_4_2|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_ShiftLeft0~5_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	dataf => \ULA1|ALT_INV_Mux28~0_combout\,
	combout => \ULA1|Mux28~4_combout\);

-- Location: MLABCELL_X78_Y37_N12
\ULA1|Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~5_combout\ = ( !\ULA1|Add2~17_sumout\ & ( (!\ULA1|Add2~13_sumout\) # (\ULA1|Add2~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Add2~13_sumout\,
	datad => \ULA1|ALT_INV_Add2~9_sumout\,
	dataf => \ULA1|ALT_INV_Add2~17_sumout\,
	combout => \ULA1|Mux28~5_combout\);

-- Location: LABCELL_X77_Y38_N12
\ULA1|Mux28~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~6_combout\ = ( \ULA1|Add2~13_sumout\ & ( !\ULA1|Add2~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Add2~17_sumout\,
	dataf => \ULA1|ALT_INV_Add2~13_sumout\,
	combout => \ULA1|Mux28~6_combout\);

-- Location: LABCELL_X77_Y38_N24
\ULA1|Mux30~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~7_combout\ = ( \rtl~32_combout\ & ( \rtl~31_combout\ & ( ((\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux30~0_combout\)) # (\ULA1|Mux28~4_combout\) ) ) ) # ( !\rtl~32_combout\ & ( \rtl~31_combout\ & ( (!\ULA1|Mux28~4_combout\ & 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux30~0_combout\))) # (\ULA1|Mux28~4_combout\ & (((!\ULA1|Mux28~5_combout\)))) ) ) ) # ( \rtl~32_combout\ & ( !\rtl~31_combout\ & ( (!\ULA1|Mux28~4_combout\ & (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux30~0_combout\))) # (\ULA1|Mux28~4_combout\ & (((\ULA1|Mux28~5_combout\)))) ) ) ) # ( !\rtl~32_combout\ & ( !\rtl~31_combout\ & ( (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux30~0_combout\ & !\ULA1|Mux28~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001111100011111000100000001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~4_combout\,
	datad => \ULA1|ALT_INV_Mux28~5_combout\,
	datae => \ALT_INV_rtl~32_combout\,
	dataf => \ALT_INV_rtl~31_combout\,
	combout => \ULA1|Mux30~7_combout\);

-- Location: LABCELL_X77_Y38_N30
\ULA1|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~2_combout\ = ( \rtl~29_combout\ & ( \ULA1|Mux30~7_combout\ & ( (!\ULA1|Mux28~4_combout\) # ((!\ULA1|Mux28~5_combout\) # ((\ULA1|Mux28~6_combout\) # (\rtl~30_combout\))) ) ) ) # ( !\rtl~29_combout\ & ( \ULA1|Mux30~7_combout\ & ( 
-- (!\ULA1|Mux28~4_combout\) # (((\ULA1|Mux28~5_combout\ & \rtl~30_combout\)) # (\ULA1|Mux28~6_combout\)) ) ) ) # ( \rtl~29_combout\ & ( !\ULA1|Mux30~7_combout\ & ( (\ULA1|Mux28~4_combout\ & (!\ULA1|Mux28~6_combout\ & ((!\ULA1|Mux28~5_combout\) # 
-- (\rtl~30_combout\)))) ) ) ) # ( !\rtl~29_combout\ & ( !\ULA1|Mux30~7_combout\ & ( (\ULA1|Mux28~4_combout\ & (\ULA1|Mux28~5_combout\ & (\rtl~30_combout\ & !\ULA1|Mux28~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000010001010000000010101011111111111110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~4_combout\,
	datab => \ULA1|ALT_INV_Mux28~5_combout\,
	datac => \ALT_INV_rtl~30_combout\,
	datad => \ULA1|ALT_INV_Mux28~6_combout\,
	datae => \ALT_INV_rtl~29_combout\,
	dataf => \ULA1|ALT_INV_Mux30~7_combout\,
	combout => \ULA1|Mux30~2_combout\);

-- Location: LABCELL_X77_Y38_N36
\ULA1|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~3_combout\ = ( \rtl~168_combout\ & ( \ULA1|Mux30~2_combout\ & ( ((!\ULA1|Mux28~0_combout\) # ((\mux_IN_ULA_4_2|Mux0~0_combout\ & \ULA1|ShiftRight0~8_combout\))) # (\ULA1|Mux30~1_combout\) ) ) ) # ( !\rtl~168_combout\ & ( \ULA1|Mux30~2_combout\ 
-- & ( (!\ULA1|Mux28~0_combout\) # ((\mux_IN_ULA_4_2|Mux0~0_combout\ & \ULA1|ShiftRight0~8_combout\)) ) ) ) # ( \rtl~168_combout\ & ( !\ULA1|Mux30~2_combout\ & ( (\ULA1|Mux30~1_combout\ & (\ULA1|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux0~0_combout\) # 
-- (!\ULA1|ShiftRight0~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010011111111000000111111111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux30~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_ShiftRight0~8_combout\,
	datad => \ULA1|ALT_INV_Mux28~0_combout\,
	datae => \ALT_INV_rtl~168_combout\,
	dataf => \ULA1|ALT_INV_Mux30~2_combout\,
	combout => \ULA1|Mux30~3_combout\);

-- Location: MLABCELL_X78_Y41_N51
\ULA1|Mux28~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~11_combout\ = ( \ULA1|ShiftRight0~2_combout\ & ( \ULA1|ShiftRight0~4_combout\ & ( (!\ULA1|Mux28~1_combout\ & (((\ULA1|Mux28~10_combout\)) # (\ULA1|ShiftLeft0~5_combout\))) # (\ULA1|Mux28~1_combout\ & (((!\ULA1|Add2~21_sumout\ & 
-- \ULA1|Mux28~10_combout\)))) ) ) ) # ( !\ULA1|ShiftRight0~2_combout\ & ( \ULA1|ShiftRight0~4_combout\ & ( (!\ULA1|Mux28~1_combout\ & ((\ULA1|Mux28~10_combout\) # (\ULA1|ShiftLeft0~5_combout\))) ) ) ) # ( \ULA1|ShiftRight0~2_combout\ & ( 
-- !\ULA1|ShiftRight0~4_combout\ & ( (!\ULA1|Mux28~1_combout\ & ((\ULA1|Mux28~10_combout\) # (\ULA1|ShiftLeft0~5_combout\))) ) ) ) # ( !\ULA1|ShiftRight0~2_combout\ & ( !\ULA1|ShiftRight0~4_combout\ & ( (!\ULA1|Mux28~1_combout\ & ((\ULA1|Mux28~10_combout\) # 
-- (\ULA1|ShiftLeft0~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110000010100001111000001010000111100000101000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftLeft0~5_combout\,
	datab => \ULA1|ALT_INV_Add2~21_sumout\,
	datac => \ULA1|ALT_INV_Mux28~1_combout\,
	datad => \ULA1|ALT_INV_Mux28~10_combout\,
	datae => \ULA1|ALT_INV_ShiftRight0~2_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~4_combout\,
	combout => \ULA1|Mux28~11_combout\);

-- Location: LABCELL_X77_Y40_N18
\ULA1|Mux30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~5_combout\ = ( \ULA1|Mux30~3_combout\ & ( \ULA1|Mux28~11_combout\ & ( (!\ULA1|Mux28~12_combout\ & (\ULA1|Mux30~0_combout\)) # (\ULA1|Mux28~12_combout\ & ((\ULA1|Mux30~4_combout\))) ) ) ) # ( !\ULA1|Mux30~3_combout\ & ( \ULA1|Mux28~11_combout\ 
-- & ( (!\ULA1|Mux28~12_combout\ & (\ULA1|Mux30~0_combout\)) # (\ULA1|Mux28~12_combout\ & ((\ULA1|Mux30~4_combout\))) ) ) ) # ( \ULA1|Mux30~3_combout\ & ( !\ULA1|Mux28~11_combout\ & ( (!\ULA1|Mux28~12_combout\) # (\mux_IN_ULA_4_1|Mux0~0_combout\) ) ) ) # ( 
-- !\ULA1|Mux30~3_combout\ & ( !\ULA1|Mux28~11_combout\ & ( (\ULA1|Mux28~12_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux30~0_combout\,
	datab => \ULA1|ALT_INV_Mux30~4_combout\,
	datac => \ULA1|ALT_INV_Mux28~12_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_Mux30~3_combout\,
	dataf => \ULA1|ALT_INV_Mux28~11_combout\,
	combout => \ULA1|Mux30~5_combout\);

-- Location: LABCELL_X77_Y40_N54
\ULA1|Mux30~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~6_combout\ = ( \ULA1|Mux30~5_combout\ & ( (!\ULA1|Mux28~18_combout\ & (!\ULA1|Mux28~16_combout\ & ((\ULA1|Add0~5_sumout\)))) # (\ULA1|Mux28~18_combout\ & (((\mux_IN_ULA_4_1|Mux30~0_combout\)) # (\ULA1|Mux28~16_combout\))) ) ) # ( 
-- !\ULA1|Mux30~5_combout\ & ( (!\ULA1|Mux28~16_combout\ & ((!\ULA1|Mux28~18_combout\ & ((\ULA1|Add0~5_sumout\))) # (\ULA1|Mux28~18_combout\ & (\mux_IN_ULA_4_1|Mux30~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000010101100111010001010110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~18_combout\,
	datab => \ULA1|ALT_INV_Mux28~16_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	datad => \ULA1|ALT_INV_Add0~5_sumout\,
	dataf => \ULA1|ALT_INV_Mux30~5_combout\,
	combout => \ULA1|Mux30~6_combout\);

-- Location: FF_X77_Y40_N23
\PIPE3|Temp[38]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux30~6_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp[38]~DUPLICATE_q\);

-- Location: FF_X77_Y40_N25
\PIPE4|Temp[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp[38]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[6]~DUPLICATE_q\);

-- Location: LABCELL_X85_Y39_N18
\registradores|G2:0:regb|Temp[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[1]~feeder_combout\ = ( \PIPE4|Temp[6]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[6]~DUPLICATE_q\,
	combout => \registradores|G2:0:regb|Temp[1]~feeder_combout\);

-- Location: FF_X85_Y39_N20
\registradores|G2:0:regb|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(1));

-- Location: LABCELL_X85_Y39_N12
\registradores|G2:1:regb|Temp[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[1]~feeder_combout\ = ( \PIPE4|Temp[6]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[6]~DUPLICATE_q\,
	combout => \registradores|G2:1:regb|Temp[1]~feeder_combout\);

-- Location: FF_X85_Y39_N14
\registradores|G2:1:regb|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(1));

-- Location: LABCELL_X85_Y39_N36
\registradores|G2:3:regb|Temp[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[1]~feeder_combout\ = ( \PIPE4|Temp[6]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp[6]~DUPLICATE_q\,
	combout => \registradores|G2:3:regb|Temp[1]~feeder_combout\);

-- Location: FF_X85_Y39_N38
\registradores|G2:3:regb|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(1));

-- Location: FF_X82_Y39_N31
\registradores|G2:2:regb|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[6]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(1));

-- Location: LABCELL_X85_Y39_N54
\registradores|outData2|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux30~1_combout\ = ( \registradores|G2:3:regb|Temp\(1) & ( \registradores|G2:2:regb|Temp\(1) & ( ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(1))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- ((\registradores|G2:1:regb|Temp\(1))))) # (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(1) & ( \registradores|G2:2:regb|Temp\(1) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(1))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:1:regb|Temp\(1)))))) # (\PIPE1|Temp\(17) & (!\PIPE1|Temp[16]~DUPLICATE_q\)) ) ) ) # ( \registradores|G2:3:regb|Temp\(1) & ( !\registradores|G2:2:regb|Temp\(1) & ( (!\PIPE1|Temp\(17) & 
-- ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(1))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:1:regb|Temp\(1)))))) # (\PIPE1|Temp\(17) & (\PIPE1|Temp[16]~DUPLICATE_q\)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(1) & ( 
-- !\registradores|G2:2:regb|Temp\(1) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(1))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:1:regb|Temp\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datac => \registradores|G2:0:regb|ALT_INV_Temp\(1),
	datad => \registradores|G2:1:regb|ALT_INV_Temp\(1),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(1),
	dataf => \registradores|G2:2:regb|ALT_INV_Temp\(1),
	combout => \registradores|outData2|Mux30~1_combout\);

-- Location: FF_X87_Y41_N23
\registradores|G2:30:regb|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[6]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(1));

-- Location: FF_X87_Y41_N26
\registradores|G2:29:regb|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[6]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(1));

-- Location: FF_X85_Y41_N25
\registradores|G2:28:regb|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp[6]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(1));

-- Location: MLABCELL_X87_Y41_N27
\registradores|outData2|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux30~0_combout\ = ( \registradores|G2:31:regb|Temp\(1) & ( \registradores|G2:28:regb|Temp\(1) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17))) # (\registradores|G2:30:regb|Temp\(1)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (((\registradores|G2:29:regb|Temp\(1)) # (\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:31:regb|Temp\(1) & ( \registradores|G2:28:regb|Temp\(1) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17))) # (\registradores|G2:30:regb|Temp\(1)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17) & \registradores|G2:29:regb|Temp\(1))))) ) ) ) # ( \registradores|G2:31:regb|Temp\(1) & ( !\registradores|G2:28:regb|Temp\(1) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:30:regb|Temp\(1) & 
-- (\PIPE1|Temp\(17)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:29:regb|Temp\(1)) # (\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:31:regb|Temp\(1) & ( !\registradores|G2:28:regb|Temp\(1) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:30:regb|Temp\(1) & (\PIPE1|Temp\(17)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17) & \registradores|G2:29:regb|Temp\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:30:regb|ALT_INV_Temp\(1),
	datab => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \registradores|G2:29:regb|ALT_INV_Temp\(1),
	datae => \registradores|G2:31:regb|ALT_INV_Temp\(1),
	dataf => \registradores|G2:28:regb|ALT_INV_Temp\(1),
	combout => \registradores|outData2|Mux30~0_combout\);

-- Location: MLABCELL_X84_Y40_N3
\registradores|outData2|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux30~2_combout\ = ( \registradores|outData2|Mux30~1_combout\ & ( \registradores|outData2|Mux30~0_combout\ ) ) # ( !\registradores|outData2|Mux30~1_combout\ & ( \registradores|outData2|Mux30~0_combout\ & ( \PIPE1|Temp\(0) ) ) ) # ( 
-- \registradores|outData2|Mux30~1_combout\ & ( !\registradores|outData2|Mux30~0_combout\ & ( !\PIPE1|Temp\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(0),
	datae => \registradores|outData2|ALT_INV_Mux30~1_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux30~0_combout\,
	combout => \registradores|outData2|Mux30~2_combout\);

-- Location: FF_X77_Y40_N41
\PIPE2|Temp[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \registradores|outData2|Mux30~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(43));

-- Location: FF_X77_Y40_N26
\PIPE4|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp[38]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(6));

-- Location: LABCELL_X77_Y40_N27
\mux_IN_ULA_4_2|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux30~1_combout\ = ( \PIPEAUX|Temp\(1) & ( \PIPE2|Temp\(10) & ( (\PIPEAUX|Temp\(0)) # (\PIPE3|Temp[38]~DUPLICATE_q\) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( \PIPE2|Temp\(10) & ( (!\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(43))) # (\PIPEAUX|Temp\(0) & 
-- ((\PIPE4|Temp\(6)))) ) ) ) # ( \PIPEAUX|Temp\(1) & ( !\PIPE2|Temp\(10) & ( (\PIPE3|Temp[38]~DUPLICATE_q\ & !\PIPEAUX|Temp\(0)) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( !\PIPE2|Temp\(10) & ( (!\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(43))) # (\PIPEAUX|Temp\(0) & 
-- ((\PIPE4|Temp\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp[38]~DUPLICATE_q\,
	datab => \PIPE2|ALT_INV_Temp\(43),
	datac => \PIPEAUX|ALT_INV_Temp\(0),
	datad => \PIPE4|ALT_INV_Temp\(6),
	datae => \PIPEAUX|ALT_INV_Temp\(1),
	dataf => \PIPE2|ALT_INV_Temp\(10),
	combout => \mux_IN_ULA_4_2|Mux30~1_combout\);

-- Location: LABCELL_X79_Y40_N15
\mux_IN_ULA_4_2|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux30~0_combout\ = ( \mux_IN_ULA_4_2|Mux30~1_combout\ & ( \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( (\PIPE2|Temp\(43) & (((!\PIPE2|Temp[14]~DUPLICATE_q\) # (\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2))) # (\PIPE2|Temp[10]~DUPLICATE_q\))) 
-- ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~1_combout\ & ( \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( (\PIPE2|Temp\(43) & (((!\PIPE2|Temp[14]~DUPLICATE_q\) # (\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2))) # (\PIPE2|Temp[10]~DUPLICATE_q\))) ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~1_combout\ & ( !\mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010001010101010101000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(43),
	datab => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp[14]~DUPLICATE_q\,
	datad => \PIPEOPCODE_EXTEND_ESTAGE|ALT_INV_Temp\(2),
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~1_combout\,
	dataf => \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|ALT_INV_X~0_combout\,
	combout => \mux_IN_ULA_4_2|Mux30~0_combout\);

-- Location: MLABCELL_X82_Y41_N57
\ULA1|Mux28~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~26_combout\ = ( !\ULA1|Mux28~1_combout\ & ( ((!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) # ( \ULA1|Mux28~1_combout\ & ( ((!\ULA1|Add2~9_sumout\ & 
-- (((\ULA1|Add2~1_sumout\)) # (\ULA1|Add2~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101000011110000001100000011000001010000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \ULA1|ALT_INV_Add2~5_sumout\,
	datac => \ULA1|ALT_INV_Add2~9_sumout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datae => \ULA1|ALT_INV_Mux28~1_combout\,
	dataf => \ULA1|ALT_INV_Add2~1_sumout\,
	datag => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	combout => \ULA1|Mux28~26_combout\);

-- Location: LABCELL_X77_Y41_N12
\ULA1|Mux28~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~13_combout\ = ( \ULA1|ShiftRight0~7_combout\ & ( \ULA1|Mux28~1_combout\ & ( (((!\ULA1|ShiftRight0~9_combout\) # (\ULA1|Add2~41_sumout\)) # (\ULA1|Add2~105_sumout\)) # (\ULA1|Add2~21_sumout\) ) ) ) # ( !\ULA1|ShiftRight0~7_combout\ & ( 
-- \ULA1|Mux28~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~21_sumout\,
	datab => \ULA1|ALT_INV_Add2~105_sumout\,
	datac => \ULA1|ALT_INV_ShiftRight0~9_combout\,
	datad => \ULA1|ALT_INV_Add2~41_sumout\,
	datae => \ULA1|ALT_INV_ShiftRight0~7_combout\,
	dataf => \ULA1|ALT_INV_Mux28~1_combout\,
	combout => \ULA1|Mux28~13_combout\);

-- Location: LABCELL_X77_Y41_N42
\ULA1|Mux28~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~16_combout\ = ( \ULA1|Mux28~15_combout\ & ( \ULA1|Mux28~13_combout\ & ( (!\operaULA|Mux5~0_combout\) # (\ULA1|Mux28~14_combout\) ) ) ) # ( !\ULA1|Mux28~15_combout\ & ( \ULA1|Mux28~13_combout\ & ( (\operaULA|Mux5~0_combout\ & 
-- \ULA1|Mux28~14_combout\) ) ) ) # ( \ULA1|Mux28~15_combout\ & ( !\ULA1|Mux28~13_combout\ & ( (!\operaULA|Mux5~0_combout\ & (((!\ULA1|Mux28~10_combout\)) # (\ULA1|Mux28~26_combout\))) # (\operaULA|Mux5~0_combout\ & (((\ULA1|Mux28~14_combout\)))) ) ) ) # ( 
-- !\ULA1|Mux28~15_combout\ & ( !\ULA1|Mux28~13_combout\ & ( (!\operaULA|Mux5~0_combout\ & (\ULA1|Mux28~26_combout\ & ((\ULA1|Mux28~10_combout\)))) # (\operaULA|Mux5~0_combout\ & (((\ULA1|Mux28~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111110011110100011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~26_combout\,
	datab => \operaULA|ALT_INV_Mux5~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~14_combout\,
	datad => \ULA1|ALT_INV_Mux28~10_combout\,
	datae => \ULA1|ALT_INV_Mux28~15_combout\,
	dataf => \ULA1|ALT_INV_Mux28~13_combout\,
	combout => \ULA1|Mux28~16_combout\);

-- Location: MLABCELL_X78_Y37_N30
\ULA1|Mux28~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~22_combout\ = ( \rtl~73_combout\ & ( \rtl~75_combout\ & ( (!\ULA1|Mux28~7_combout\) # ((!\ULA1|Mux28~8_combout\ & ((\rtl~74_combout\))) # (\ULA1|Mux28~8_combout\ & (\rtl~76_combout\))) ) ) ) # ( !\rtl~73_combout\ & ( \rtl~75_combout\ & ( 
-- (!\ULA1|Mux28~7_combout\ & (((\ULA1|Mux28~8_combout\)))) # (\ULA1|Mux28~7_combout\ & ((!\ULA1|Mux28~8_combout\ & ((\rtl~74_combout\))) # (\ULA1|Mux28~8_combout\ & (\rtl~76_combout\)))) ) ) ) # ( \rtl~73_combout\ & ( !\rtl~75_combout\ & ( 
-- (!\ULA1|Mux28~7_combout\ & (((!\ULA1|Mux28~8_combout\)))) # (\ULA1|Mux28~7_combout\ & ((!\ULA1|Mux28~8_combout\ & ((\rtl~74_combout\))) # (\ULA1|Mux28~8_combout\ & (\rtl~76_combout\)))) ) ) ) # ( !\rtl~73_combout\ & ( !\rtl~75_combout\ & ( 
-- (\ULA1|Mux28~7_combout\ & ((!\ULA1|Mux28~8_combout\ & ((\rtl~74_combout\))) # (\ULA1|Mux28~8_combout\ & (\rtl~76_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~76_combout\,
	datab => \ULA1|ALT_INV_Mux28~7_combout\,
	datac => \ALT_INV_rtl~74_combout\,
	datad => \ULA1|ALT_INV_Mux28~8_combout\,
	datae => \ALT_INV_rtl~73_combout\,
	dataf => \ALT_INV_rtl~75_combout\,
	combout => \ULA1|Mux28~22_combout\);

-- Location: LABCELL_X77_Y40_N51
\ULA1|Mux28~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~19_combout\ = ( \ULA1|Mux28~2_combout\ & ( (!\ULA1|Mux28~3_combout\ & (\mux_IN_ULA_4_1|Mux27~0_combout\)) # (\ULA1|Mux28~3_combout\ & ((\mux_IN_ULA_4_1|Mux25~0_combout\))) ) ) # ( !\ULA1|Mux28~2_combout\ & ( \mux_IN_ULA_4_1|Mux26~0_combout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~3_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	dataf => \ULA1|ALT_INV_Mux28~2_combout\,
	combout => \ULA1|Mux28~19_combout\);

-- Location: LABCELL_X79_Y41_N18
\ULA1|Mux28~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~25_combout\ = ( \rtl~69_combout\ & ( \ULA1|Mux28~5_combout\ & ( ((\mux_IN_ULA_4_2|Mux28~1_combout\ & \mux_IN_ULA_4_1|Mux28~0_combout\)) # (\ULA1|Mux28~4_combout\) ) ) ) # ( !\rtl~69_combout\ & ( \ULA1|Mux28~5_combout\ & ( 
-- (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\ & !\ULA1|Mux28~4_combout\)) ) ) ) # ( \rtl~69_combout\ & ( !\ULA1|Mux28~5_combout\ & ( (!\ULA1|Mux28~4_combout\ & (\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- (\mux_IN_ULA_4_1|Mux28~0_combout\))) # (\ULA1|Mux28~4_combout\ & (((\rtl~68_combout\)))) ) ) ) # ( !\rtl~69_combout\ & ( !\ULA1|Mux28~5_combout\ & ( (!\ULA1|Mux28~4_combout\ & (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\))) # 
-- (\ULA1|Mux28~4_combout\ & (((\rtl~68_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111000100000001111100010000000100000001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~4_combout\,
	datad => \ALT_INV_rtl~68_combout\,
	datae => \ALT_INV_rtl~69_combout\,
	dataf => \ULA1|ALT_INV_Mux28~5_combout\,
	combout => \ULA1|Mux28~25_combout\);

-- Location: LABCELL_X79_Y41_N36
\ULA1|Mux28~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~20_combout\ = ( \ULA1|Mux28~6_combout\ & ( \ULA1|Mux28~25_combout\ ) ) # ( !\ULA1|Mux28~6_combout\ & ( \ULA1|Mux28~25_combout\ & ( (!\ULA1|Mux28~4_combout\) # ((!\ULA1|Mux28~5_combout\ & ((\rtl~66_combout\))) # (\ULA1|Mux28~5_combout\ & 
-- (\rtl~67_combout\))) ) ) ) # ( !\ULA1|Mux28~6_combout\ & ( !\ULA1|Mux28~25_combout\ & ( (\ULA1|Mux28~4_combout\ & ((!\ULA1|Mux28~5_combout\ & ((\rtl~66_combout\))) # (\ULA1|Mux28~5_combout\ & (\rtl~67_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000000000000010101011111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~4_combout\,
	datab => \ULA1|ALT_INV_Mux28~5_combout\,
	datac => \ALT_INV_rtl~67_combout\,
	datad => \ALT_INV_rtl~66_combout\,
	datae => \ULA1|ALT_INV_Mux28~6_combout\,
	dataf => \ULA1|ALT_INV_Mux28~25_combout\,
	combout => \ULA1|Mux28~20_combout\);

-- Location: MLABCELL_X78_Y41_N9
\ULA1|Mux28~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~21_combout\ = ( \ULA1|Mux28~20_combout\ & ( \ULA1|ShiftRight0~8_combout\ & ( ((!\ULA1|Mux28~0_combout\) # ((\ULA1|Mux30~1_combout\ & \rtl~62_combout\))) # (\mux_IN_ULA_4_2|Mux0~0_combout\) ) ) ) # ( !\ULA1|Mux28~20_combout\ & ( 
-- \ULA1|ShiftRight0~8_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (\ULA1|Mux30~1_combout\ & (\ULA1|Mux28~0_combout\ & \rtl~62_combout\))) ) ) ) # ( \ULA1|Mux28~20_combout\ & ( !\ULA1|ShiftRight0~8_combout\ & ( (!\ULA1|Mux28~0_combout\) # 
-- ((\ULA1|Mux30~1_combout\ & \rtl~62_combout\)) ) ) ) # ( !\ULA1|Mux28~20_combout\ & ( !\ULA1|ShiftRight0~8_combout\ & ( (\ULA1|Mux30~1_combout\ & (\ULA1|Mux28~0_combout\ & \rtl~62_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011111100001111001100000000000000101111010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \ULA1|ALT_INV_Mux30~1_combout\,
	datac => \ULA1|ALT_INV_Mux28~0_combout\,
	datad => \ALT_INV_rtl~62_combout\,
	datae => \ULA1|ALT_INV_Mux28~20_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~8_combout\,
	combout => \ULA1|Mux28~21_combout\);

-- Location: LABCELL_X77_Y40_N12
\ULA1|Mux28~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~23_combout\ = ( \ULA1|Mux28~12_combout\ & ( \ULA1|Mux28~21_combout\ & ( (!\ULA1|Mux28~11_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux28~11_combout\ & (\ULA1|Mux28~22_combout\)) ) ) ) # ( !\ULA1|Mux28~12_combout\ & ( 
-- \ULA1|Mux28~21_combout\ & ( (!\ULA1|Mux28~11_combout\) # (\ULA1|Mux28~19_combout\) ) ) ) # ( \ULA1|Mux28~12_combout\ & ( !\ULA1|Mux28~21_combout\ & ( (!\ULA1|Mux28~11_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux28~11_combout\ & 
-- (\ULA1|Mux28~22_combout\)) ) ) ) # ( !\ULA1|Mux28~12_combout\ & ( !\ULA1|Mux28~21_combout\ & ( (\ULA1|Mux28~11_combout\ & \ULA1|Mux28~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~22_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~11_combout\,
	datad => \ULA1|ALT_INV_Mux28~19_combout\,
	datae => \ULA1|ALT_INV_Mux28~12_combout\,
	dataf => \ULA1|ALT_INV_Mux28~21_combout\,
	combout => \ULA1|Mux28~23_combout\);

-- Location: LABCELL_X77_Y40_N57
\ULA1|Mux28~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~24_combout\ = ( \ULA1|Mux28~23_combout\ & ( (!\ULA1|Mux28~18_combout\ & (!\ULA1|Mux28~16_combout\ & ((\ULA1|Add0~13_sumout\)))) # (\ULA1|Mux28~18_combout\ & (((\mux_IN_ULA_4_1|Mux28~0_combout\)) # (\ULA1|Mux28~16_combout\))) ) ) # ( 
-- !\ULA1|Mux28~23_combout\ & ( (!\ULA1|Mux28~16_combout\ & ((!\ULA1|Mux28~18_combout\ & ((\ULA1|Add0~13_sumout\))) # (\ULA1|Mux28~18_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000010101100111010001010110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~18_combout\,
	datab => \ULA1|ALT_INV_Mux28~16_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datad => \ULA1|ALT_INV_Add0~13_sumout\,
	dataf => \ULA1|ALT_INV_Mux28~23_combout\,
	combout => \ULA1|Mux28~24_combout\);

-- Location: FF_X77_Y40_N46
\PIPE3|Temp[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux28~24_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(40));

-- Location: FF_X80_Y40_N38
\PIPE4|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(40),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(8));

-- Location: FF_X87_Y41_N2
\registradores|G2:29:regb|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(8),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(3));

-- Location: FF_X87_Y41_N47
\registradores|G2:30:regb|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(8),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(3));

-- Location: FF_X85_Y41_N31
\registradores|G2:28:regb|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(8),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(3));

-- Location: MLABCELL_X87_Y41_N12
\registradores|outData2|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux28~0_combout\ = ( \registradores|G2:31:regb|Temp\(3) & ( \registradores|G2:28:regb|Temp\(3) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\) # ((\registradores|G2:29:regb|Temp\(3))))) # (\PIPE1|Temp\(17) & 
-- (((\registradores|G2:30:regb|Temp\(3))) # (\PIPE1|Temp[16]~DUPLICATE_q\))) ) ) ) # ( !\registradores|G2:31:regb|Temp\(3) & ( \registradores|G2:28:regb|Temp\(3) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\) # 
-- ((\registradores|G2:29:regb|Temp\(3))))) # (\PIPE1|Temp\(17) & (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:30:regb|Temp\(3))))) ) ) ) # ( \registradores|G2:31:regb|Temp\(3) & ( !\registradores|G2:28:regb|Temp\(3) & ( (!\PIPE1|Temp\(17) & 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:29:regb|Temp\(3)))) # (\PIPE1|Temp\(17) & (((\registradores|G2:30:regb|Temp\(3))) # (\PIPE1|Temp[16]~DUPLICATE_q\))) ) ) ) # ( !\registradores|G2:31:regb|Temp\(3) & ( !\registradores|G2:28:regb|Temp\(3) & 
-- ( (!\PIPE1|Temp\(17) & (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:29:regb|Temp\(3)))) # (\PIPE1|Temp\(17) & (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:30:regb|Temp\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datac => \registradores|G2:29:regb|ALT_INV_Temp\(3),
	datad => \registradores|G2:30:regb|ALT_INV_Temp\(3),
	datae => \registradores|G2:31:regb|ALT_INV_Temp\(3),
	dataf => \registradores|G2:28:regb|ALT_INV_Temp\(3),
	combout => \registradores|outData2|Mux28~0_combout\);

-- Location: FF_X82_Y41_N43
\registradores|G2:1:regb|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(8),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(3));

-- Location: FF_X87_Y41_N56
\registradores|G2:3:regb|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(8),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(3));

-- Location: LABCELL_X88_Y40_N15
\registradores|G2:2:regb|Temp[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:2:regb|Temp[3]~feeder_combout\ = ( \PIPE4|Temp\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(8),
	combout => \registradores|G2:2:regb|Temp[3]~feeder_combout\);

-- Location: FF_X88_Y40_N16
\registradores|G2:2:regb|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:2:regb|Temp[3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(3));

-- Location: MLABCELL_X87_Y41_N54
\registradores|outData2|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux28~1_combout\ = ( \registradores|G2:3:regb|Temp\(3) & ( \registradores|G2:2:regb|Temp\(3) & ( ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:0:regb|Temp\(3)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:1:regb|Temp\(3)))) # (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(3) & ( \registradores|G2:2:regb|Temp\(3) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:0:regb|Temp\(3)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:1:regb|Temp\(3))))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( \registradores|G2:3:regb|Temp\(3) & ( !\registradores|G2:2:regb|Temp\(3) & ( (!\PIPE1|Temp\(17) & 
-- ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:0:regb|Temp\(3)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:1:regb|Temp\(3))))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(3) & ( 
-- !\registradores|G2:2:regb|Temp\(3) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:0:regb|Temp\(3)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:1:regb|Temp\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:1:regb|ALT_INV_Temp\(3),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:0:regb|ALT_INV_Temp\(3),
	datad => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(3),
	dataf => \registradores|G2:2:regb|ALT_INV_Temp\(3),
	combout => \registradores|outData2|Mux28~1_combout\);

-- Location: LABCELL_X83_Y40_N27
\registradores|outData2|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux28~2_combout\ = ( \registradores|outData2|Mux28~1_combout\ & ( (!\PIPE1|Temp\(0)) # (\registradores|outData2|Mux28~0_combout\) ) ) # ( !\registradores|outData2|Mux28~1_combout\ & ( (\PIPE1|Temp\(0) & 
-- \registradores|outData2|Mux28~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(0),
	datad => \registradores|outData2|ALT_INV_Mux28~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux28~1_combout\,
	combout => \registradores|outData2|Mux28~2_combout\);

-- Location: FF_X82_Y40_N28
\PIPE2|Temp[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \registradores|outData2|Mux28~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(45));

-- Location: LABCELL_X80_Y40_N51
\mux_IN_ULA_4_2|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux28~0_combout\ = ( \PIPEAUX|Temp\(1) & ( \PIPE3|Temp\(40) & ( (!\PIPEAUX|Temp\(0)) # (\PIPE2|Temp\(13)) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( \PIPE3|Temp\(40) & ( (!\PIPEAUX|Temp\(0) & ((\PIPE2|Temp\(45)))) # (\PIPEAUX|Temp\(0) & 
-- (\PIPE4|Temp\(8))) ) ) ) # ( \PIPEAUX|Temp\(1) & ( !\PIPE3|Temp\(40) & ( (\PIPE2|Temp\(13) & \PIPEAUX|Temp\(0)) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( !\PIPE3|Temp\(40) & ( (!\PIPEAUX|Temp\(0) & ((\PIPE2|Temp\(45)))) # (\PIPEAUX|Temp\(0) & (\PIPE4|Temp\(8))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(8),
	datab => \PIPE2|ALT_INV_Temp\(13),
	datac => \PIPEAUX|ALT_INV_Temp\(0),
	datad => \PIPE2|ALT_INV_Temp\(45),
	datae => \PIPEAUX|ALT_INV_Temp\(1),
	dataf => \PIPE3|ALT_INV_Temp\(40),
	combout => \mux_IN_ULA_4_2|Mux28~0_combout\);

-- Location: LABCELL_X80_Y40_N54
\mux_IN_ULA_4_2|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux28~1_combout\ = ( !\mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( (((\mux_IN_ULA_4_2|Mux28~0_combout\))) ) ) # ( \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( (!\PIPE2|Temp[14]~DUPLICATE_q\ & (\PIPE2|Temp\(45))) # 
-- (\PIPE2|Temp[14]~DUPLICATE_q\ & ((!\PIPE2|Temp[10]~DUPLICATE_q\ & ((!\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2) & ((\PIPE2|Temp\(13)))) # (\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2) & (\PIPE2|Temp\(45))))) # (\PIPE2|Temp[10]~DUPLICATE_q\ & (\PIPE2|Temp\(45))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111010001010111010100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(45),
	datab => \PIPE2|ALT_INV_Temp[14]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datad => \PIPE2|ALT_INV_Temp\(13),
	datae => \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|ALT_INV_X~0_combout\,
	dataf => \PIPEOPCODE_EXTEND_ESTAGE|ALT_INV_Temp\(2),
	datag => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	combout => \mux_IN_ULA_4_2|Mux28~1_combout\);

-- Location: LABCELL_X75_Y41_N51
\ULA1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~0_combout\ = ( !\mux_IN_ULA_4_2|Mux28~1_combout\ & ( !\mux_IN_ULA_4_2|Mux29~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	combout => \ULA1|Mux1~0_combout\);

-- Location: LABCELL_X77_Y41_N0
\ULA1|Mux28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~9_combout\ = ( \ULA1|Add2~13_sumout\ & ( (\ULA1|Mux28~0_combout\ & !\ULA1|Mux28~1_combout\) ) ) # ( !\ULA1|Add2~13_sumout\ & ( (\ULA1|Mux28~0_combout\ & ((!\ULA1|Mux28~1_combout\) # ((\mux_IN_ULA_4_2|Mux0~0_combout\ & !\ULA1|Add2~9_sumout\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010000010100010101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~1_combout\,
	datad => \ULA1|ALT_INV_Add2~9_sumout\,
	dataf => \ULA1|ALT_INV_Add2~13_sumout\,
	combout => \ULA1|Mux28~9_combout\);

-- Location: LABCELL_X77_Y41_N30
\ULA1|Mux28~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~10_combout\ = ( \ULA1|Add2~17_sumout\ & ( \ULA1|ShiftLeft0~5_combout\ & ( (!\ULA1|Mux28~1_combout\ & (\ULA1|Mux1~0_combout\ & (\ULA1|Mux28~9_combout\ & !\mux_IN_ULA_4_2|Mux27~0_combout\))) ) ) ) # ( !\ULA1|Add2~17_sumout\ & ( 
-- \ULA1|ShiftLeft0~5_combout\ & ( (\ULA1|Mux28~9_combout\ & (((\ULA1|Mux1~0_combout\ & !\mux_IN_ULA_4_2|Mux27~0_combout\)) # (\ULA1|Mux28~1_combout\))) ) ) ) # ( !\ULA1|Add2~17_sumout\ & ( !\ULA1|ShiftLeft0~5_combout\ & ( (\ULA1|Mux28~1_combout\ & 
-- \ULA1|Mux28~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000000000111000001010000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~1_combout\,
	datab => \ULA1|ALT_INV_Mux1~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~9_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datae => \ULA1|ALT_INV_Add2~17_sumout\,
	dataf => \ULA1|ALT_INV_ShiftLeft0~5_combout\,
	combout => \ULA1|Mux28~10_combout\);

-- Location: LABCELL_X77_Y41_N24
\ULA1|Mux28~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~17_combout\ = ( \ULA1|ShiftRight0~4_combout\ & ( \ULA1|ShiftRight0~9_combout\ & ( (\ULA1|Mux28~10_combout\ & ((!\ULA1|Mux28~1_combout\) # ((!\ULA1|Add2~21_sumout\ & !\ULA1|Add2~41_sumout\)))) ) ) ) # ( !\ULA1|ShiftRight0~4_combout\ & ( 
-- \ULA1|ShiftRight0~9_combout\ & ( (!\ULA1|Mux28~1_combout\ & \ULA1|Mux28~10_combout\) ) ) ) # ( \ULA1|ShiftRight0~4_combout\ & ( !\ULA1|ShiftRight0~9_combout\ & ( (!\ULA1|Mux28~1_combout\ & \ULA1|Mux28~10_combout\) ) ) ) # ( !\ULA1|ShiftRight0~4_combout\ & 
-- ( !\ULA1|ShiftRight0~9_combout\ & ( (!\ULA1|Mux28~1_combout\ & \ULA1|Mux28~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100011001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~1_combout\,
	datab => \ULA1|ALT_INV_Mux28~10_combout\,
	datac => \ULA1|ALT_INV_Add2~21_sumout\,
	datad => \ULA1|ALT_INV_Add2~41_sumout\,
	datae => \ULA1|ALT_INV_ShiftRight0~4_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~9_combout\,
	combout => \ULA1|Mux28~17_combout\);

-- Location: LABCELL_X77_Y41_N48
\ULA1|Mux28~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~18_combout\ = ( \ULA1|Mux28~17_combout\ & ( (!\operaULA|Mux5~0_combout\) # ((\operaULA|Mux7~0_combout\ & (!\operaULA|Mux3~0_combout\ $ (!\operaULA|Mux2~0_combout\)))) ) ) # ( !\ULA1|Mux28~17_combout\ & ( (\operaULA|Mux7~0_combout\ & 
-- ((!\operaULA|Mux3~0_combout\ & (\operaULA|Mux2~0_combout\)) # (\operaULA|Mux3~0_combout\ & ((!\operaULA|Mux2~0_combout\) # (!\operaULA|Mux5~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000110000001110000011011111111000001101111111100000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux3~0_combout\,
	datab => \operaULA|ALT_INV_Mux2~0_combout\,
	datac => \operaULA|ALT_INV_Mux7~0_combout\,
	datad => \operaULA|ALT_INV_Mux5~0_combout\,
	dataf => \ULA1|ALT_INV_Mux28~17_combout\,
	combout => \ULA1|Mux28~18_combout\);

-- Location: LABCELL_X77_Y40_N48
\ULA1|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~0_combout\ = ( \mux_IN_ULA_4_1|Mux27~0_combout\ & ( (!\ULA1|Mux28~2_combout\) # ((!\ULA1|Mux28~3_combout\ & ((\mux_IN_ULA_4_1|Mux28~0_combout\))) # (\ULA1|Mux28~3_combout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\))) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux27~0_combout\ & ( (\ULA1|Mux28~2_combout\ & ((!\ULA1|Mux28~3_combout\ & ((\mux_IN_ULA_4_1|Mux28~0_combout\))) # (\ULA1|Mux28~3_combout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011000000010000101111110001111110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~3_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~2_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	combout => \ULA1|Mux29~0_combout\);

-- Location: LABCELL_X80_Y42_N51
\rtl~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~58_combout\ = ( \ULA1|ShiftRight2~1_combout\ & ( \rtl~56_combout\ & ( ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~55_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~57_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\) ) ) ) # ( 
-- !\ULA1|ShiftRight2~1_combout\ & ( \rtl~56_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~55_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~57_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux29~1_combout\)))) ) ) ) # ( \ULA1|ShiftRight2~1_combout\ & ( !\rtl~56_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~55_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- (\rtl~57_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\mux_IN_ULA_4_2|Mux29~1_combout\)))) ) ) ) # ( !\ULA1|ShiftRight2~1_combout\ & ( !\rtl~56_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- ((\rtl~55_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~57_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datab => \ALT_INV_rtl~57_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datad => \ALT_INV_rtl~55_combout\,
	datae => \ULA1|ALT_INV_ShiftRight2~1_combout\,
	dataf => \ALT_INV_rtl~56_combout\,
	combout => \rtl~58_combout\);

-- Location: LABCELL_X80_Y42_N12
\ULA1|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~3_combout\ = ( \rtl~59_combout\ & ( \rtl~61_combout\ & ( ((!\ULA1|Mux28~8_combout\ & ((\rtl~58_combout\))) # (\ULA1|Mux28~8_combout\ & (\rtl~60_combout\))) # (\ULA1|Mux28~7_combout\) ) ) ) # ( !\rtl~59_combout\ & ( \rtl~61_combout\ & ( 
-- (!\ULA1|Mux28~8_combout\ & (((\rtl~58_combout\ & !\ULA1|Mux28~7_combout\)))) # (\ULA1|Mux28~8_combout\ & (((\ULA1|Mux28~7_combout\)) # (\rtl~60_combout\))) ) ) ) # ( \rtl~59_combout\ & ( !\rtl~61_combout\ & ( (!\ULA1|Mux28~8_combout\ & 
-- (((\ULA1|Mux28~7_combout\) # (\rtl~58_combout\)))) # (\ULA1|Mux28~8_combout\ & (\rtl~60_combout\ & ((!\ULA1|Mux28~7_combout\)))) ) ) ) # ( !\rtl~59_combout\ & ( !\rtl~61_combout\ & ( (!\ULA1|Mux28~7_combout\ & ((!\ULA1|Mux28~8_combout\ & 
-- ((\rtl~58_combout\))) # (\ULA1|Mux28~8_combout\ & (\rtl~60_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~60_combout\,
	datab => \ULA1|ALT_INV_Mux28~8_combout\,
	datac => \ALT_INV_rtl~58_combout\,
	datad => \ULA1|ALT_INV_Mux28~7_combout\,
	datae => \ALT_INV_rtl~59_combout\,
	dataf => \ALT_INV_rtl~61_combout\,
	combout => \ULA1|Mux29~3_combout\);

-- Location: MLABCELL_X72_Y38_N48
\rtl~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~51_combout\ = ( \rtl~172_combout\ & ( \rtl~47_combout\ & ( ((!\ULA1|Add2~13_sumout\ & ((\rtl~46_combout\))) # (\ULA1|Add2~13_sumout\ & (\rtl~48_combout\))) # (\ULA1|Add2~9_sumout\) ) ) ) # ( !\rtl~172_combout\ & ( \rtl~47_combout\ & ( 
-- (!\ULA1|Add2~9_sumout\ & ((!\ULA1|Add2~13_sumout\ & ((\rtl~46_combout\))) # (\ULA1|Add2~13_sumout\ & (\rtl~48_combout\)))) # (\ULA1|Add2~9_sumout\ & (((!\ULA1|Add2~13_sumout\)))) ) ) ) # ( \rtl~172_combout\ & ( !\rtl~47_combout\ & ( (!\ULA1|Add2~9_sumout\ 
-- & ((!\ULA1|Add2~13_sumout\ & ((\rtl~46_combout\))) # (\ULA1|Add2~13_sumout\ & (\rtl~48_combout\)))) # (\ULA1|Add2~9_sumout\ & (((\ULA1|Add2~13_sumout\)))) ) ) ) # ( !\rtl~172_combout\ & ( !\rtl~47_combout\ & ( (!\ULA1|Add2~9_sumout\ & 
-- ((!\ULA1|Add2~13_sumout\ & ((\rtl~46_combout\))) # (\ULA1|Add2~13_sumout\ & (\rtl~48_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~9_sumout\,
	datab => \ALT_INV_rtl~48_combout\,
	datac => \ULA1|ALT_INV_Add2~13_sumout\,
	datad => \ALT_INV_rtl~46_combout\,
	datae => \ALT_INV_rtl~172_combout\,
	dataf => \ALT_INV_rtl~47_combout\,
	combout => \rtl~51_combout\);

-- Location: LABCELL_X77_Y38_N6
\ULA1|Mux29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~6_combout\ = ( \rtl~53_combout\ & ( \rtl~54_combout\ & ( ((\mux_IN_ULA_4_1|Mux29~0_combout\ & \mux_IN_ULA_4_2|Mux29~1_combout\)) # (\ULA1|Mux28~4_combout\) ) ) ) # ( !\rtl~53_combout\ & ( \rtl~54_combout\ & ( (!\ULA1|Mux28~4_combout\ & 
-- (\mux_IN_ULA_4_1|Mux29~0_combout\ & (\mux_IN_ULA_4_2|Mux29~1_combout\))) # (\ULA1|Mux28~4_combout\ & (((\ULA1|Mux28~5_combout\)))) ) ) ) # ( \rtl~53_combout\ & ( !\rtl~54_combout\ & ( (!\ULA1|Mux28~4_combout\ & (\mux_IN_ULA_4_1|Mux29~0_combout\ & 
-- (\mux_IN_ULA_4_2|Mux29~1_combout\))) # (\ULA1|Mux28~4_combout\ & (((!\ULA1|Mux28~5_combout\)))) ) ) ) # ( !\rtl~53_combout\ & ( !\rtl~54_combout\ & ( (\mux_IN_ULA_4_1|Mux29~0_combout\ & (\mux_IN_ULA_4_2|Mux29~1_combout\ & !\ULA1|Mux28~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000111110001000000010000000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datac => \ULA1|ALT_INV_Mux28~4_combout\,
	datad => \ULA1|ALT_INV_Mux28~5_combout\,
	datae => \ALT_INV_rtl~53_combout\,
	dataf => \ALT_INV_rtl~54_combout\,
	combout => \ULA1|Mux29~6_combout\);

-- Location: LABCELL_X77_Y38_N18
\ULA1|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~1_combout\ = ( \rtl~51_combout\ & ( \ULA1|Mux29~6_combout\ & ( ((!\ULA1|Mux28~5_combout\) # ((!\ULA1|Mux28~4_combout\) # (\ULA1|Mux28~6_combout\))) # (\rtl~52_combout\) ) ) ) # ( !\rtl~51_combout\ & ( \ULA1|Mux29~6_combout\ & ( 
-- (!\ULA1|Mux28~4_combout\) # (((\rtl~52_combout\ & \ULA1|Mux28~5_combout\)) # (\ULA1|Mux28~6_combout\)) ) ) ) # ( \rtl~51_combout\ & ( !\ULA1|Mux29~6_combout\ & ( (\ULA1|Mux28~4_combout\ & (!\ULA1|Mux28~6_combout\ & ((!\ULA1|Mux28~5_combout\) # 
-- (\rtl~52_combout\)))) ) ) ) # ( !\rtl~51_combout\ & ( !\ULA1|Mux29~6_combout\ & ( (\rtl~52_combout\ & (\ULA1|Mux28~5_combout\ & (\ULA1|Mux28~4_combout\ & !\ULA1|Mux28~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000011010000000011110001111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~52_combout\,
	datab => \ULA1|ALT_INV_Mux28~5_combout\,
	datac => \ULA1|ALT_INV_Mux28~4_combout\,
	datad => \ULA1|ALT_INV_Mux28~6_combout\,
	datae => \ALT_INV_rtl~51_combout\,
	dataf => \ULA1|ALT_INV_Mux29~6_combout\,
	combout => \ULA1|Mux29~1_combout\);

-- Location: LABCELL_X77_Y38_N39
\ULA1|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~2_combout\ = ( \rtl~171_combout\ & ( \ULA1|Mux29~1_combout\ & ( ((!\ULA1|Mux28~0_combout\) # ((\mux_IN_ULA_4_2|Mux0~0_combout\ & \ULA1|ShiftRight0~8_combout\))) # (\ULA1|Mux30~1_combout\) ) ) ) # ( !\rtl~171_combout\ & ( \ULA1|Mux29~1_combout\ 
-- & ( (!\ULA1|Mux28~0_combout\) # ((\mux_IN_ULA_4_2|Mux0~0_combout\ & \ULA1|ShiftRight0~8_combout\)) ) ) ) # ( \rtl~171_combout\ & ( !\ULA1|Mux29~1_combout\ & ( (\ULA1|Mux30~1_combout\ & (\ULA1|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux0~0_combout\) # 
-- (!\ULA1|ShiftRight0~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010011110000111100111111010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux30~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~0_combout\,
	datad => \ULA1|ALT_INV_ShiftRight0~8_combout\,
	datae => \ALT_INV_rtl~171_combout\,
	dataf => \ULA1|ALT_INV_Mux29~1_combout\,
	combout => \ULA1|Mux29~2_combout\);

-- Location: LABCELL_X77_Y40_N42
\ULA1|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~4_combout\ = ( \ULA1|Mux29~3_combout\ & ( \ULA1|Mux29~2_combout\ & ( (!\ULA1|Mux28~12_combout\ & (((!\ULA1|Mux28~11_combout\)) # (\ULA1|Mux29~0_combout\))) # (\ULA1|Mux28~12_combout\ & (((\mux_IN_ULA_4_1|Mux0~0_combout\) # 
-- (\ULA1|Mux28~11_combout\)))) ) ) ) # ( !\ULA1|Mux29~3_combout\ & ( \ULA1|Mux29~2_combout\ & ( (!\ULA1|Mux28~12_combout\ & (((!\ULA1|Mux28~11_combout\)) # (\ULA1|Mux29~0_combout\))) # (\ULA1|Mux28~12_combout\ & (((!\ULA1|Mux28~11_combout\ & 
-- \mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # ( \ULA1|Mux29~3_combout\ & ( !\ULA1|Mux29~2_combout\ & ( (!\ULA1|Mux28~12_combout\ & (\ULA1|Mux29~0_combout\ & (\ULA1|Mux28~11_combout\))) # (\ULA1|Mux28~12_combout\ & (((\mux_IN_ULA_4_1|Mux0~0_combout\) # 
-- (\ULA1|Mux28~11_combout\)))) ) ) ) # ( !\ULA1|Mux29~3_combout\ & ( !\ULA1|Mux29~2_combout\ & ( (!\ULA1|Mux28~12_combout\ & (\ULA1|Mux29~0_combout\ & (\ULA1|Mux28~11_combout\))) # (\ULA1|Mux28~12_combout\ & (((!\ULA1|Mux28~11_combout\ & 
-- \mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~12_combout\,
	datab => \ULA1|ALT_INV_Mux29~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~11_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_Mux29~3_combout\,
	dataf => \ULA1|ALT_INV_Mux29~2_combout\,
	combout => \ULA1|Mux29~4_combout\);

-- Location: LABCELL_X77_Y40_N36
\ULA1|Mux29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~5_combout\ = ( \ULA1|Mux28~16_combout\ & ( \ULA1|Mux29~4_combout\ & ( \ULA1|Mux28~18_combout\ ) ) ) # ( !\ULA1|Mux28~16_combout\ & ( \ULA1|Mux29~4_combout\ & ( (!\ULA1|Mux28~18_combout\ & ((\ULA1|Add0~9_sumout\))) # (\ULA1|Mux28~18_combout\ & 
-- (\mux_IN_ULA_4_1|Mux29~0_combout\)) ) ) ) # ( !\ULA1|Mux28~16_combout\ & ( !\ULA1|Mux29~4_combout\ & ( (!\ULA1|Mux28~18_combout\ & ((\ULA1|Add0~9_sumout\))) # (\ULA1|Mux28~18_combout\ & (\mux_IN_ULA_4_1|Mux29~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000000000000011011000110110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~18_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	datac => \ULA1|ALT_INV_Add0~9_sumout\,
	datae => \ULA1|ALT_INV_Mux28~16_combout\,
	dataf => \ULA1|ALT_INV_Mux29~4_combout\,
	combout => \ULA1|Mux29~5_combout\);

-- Location: FF_X77_Y40_N34
\PIPE3|Temp[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux29~5_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(39));

-- Location: FF_X83_Y40_N58
\PIPE4|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(39),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(7));

-- Location: MLABCELL_X87_Y41_N42
\registradores|G2:30:regb|Temp[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:30:regb|Temp[2]~feeder_combout\ = ( \PIPE4|Temp\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(7),
	combout => \registradores|G2:30:regb|Temp[2]~feeder_combout\);

-- Location: FF_X87_Y41_N43
\registradores|G2:30:regb|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:30:regb|Temp[2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(2));

-- Location: LABCELL_X85_Y41_N12
\registradores|G2:28:regb|Temp[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:28:regb|Temp[2]~feeder_combout\ = ( \PIPE4|Temp\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(7),
	combout => \registradores|G2:28:regb|Temp[2]~feeder_combout\);

-- Location: FF_X85_Y41_N13
\registradores|G2:28:regb|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:28:regb|Temp[2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(2));

-- Location: FF_X87_Y41_N14
\registradores|G2:29:regb|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(7),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(2));

-- Location: MLABCELL_X87_Y41_N0
\registradores|outData2|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux29~0_combout\ = ( \registradores|G2:28:regb|Temp\(2) & ( \registradores|G2:29:regb|Temp\(2) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:30:regb|Temp\(2))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- ((\registradores|G2:31:regb|Temp\(2))))) ) ) ) # ( !\registradores|G2:28:regb|Temp\(2) & ( \registradores|G2:29:regb|Temp\(2) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- (\registradores|G2:30:regb|Temp\(2))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:31:regb|Temp\(2)))))) ) ) ) # ( \registradores|G2:28:regb|Temp\(2) & ( !\registradores|G2:29:regb|Temp\(2) & ( (!\PIPE1|Temp\(17) & 
-- (((!\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:30:regb|Temp\(2))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:31:regb|Temp\(2)))))) ) ) ) # ( !\registradores|G2:28:regb|Temp\(2) & 
-- ( !\registradores|G2:29:regb|Temp\(2) & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:30:regb|Temp\(2))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:31:regb|Temp\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:30:regb|ALT_INV_Temp\(2),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:31:regb|ALT_INV_Temp\(2),
	datad => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datae => \registradores|G2:28:regb|ALT_INV_Temp\(2),
	dataf => \registradores|G2:29:regb|ALT_INV_Temp\(2),
	combout => \registradores|outData2|Mux29~0_combout\);

-- Location: FF_X85_Y39_N32
\registradores|G2:0:regb|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(7),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(2));

-- Location: FF_X85_Y39_N59
\registradores|G2:1:regb|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(7),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(2));

-- Location: FF_X85_Y39_N26
\registradores|G2:3:regb|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(7),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(2));

-- Location: LABCELL_X88_Y39_N0
\registradores|G2:2:regb|Temp[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:2:regb|Temp[2]~feeder_combout\ = ( \PIPE4|Temp\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(7),
	combout => \registradores|G2:2:regb|Temp[2]~feeder_combout\);

-- Location: FF_X88_Y39_N1
\registradores|G2:2:regb|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:2:regb|Temp[2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(2));

-- Location: LABCELL_X85_Y39_N24
\registradores|outData2|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux29~1_combout\ = ( \registradores|G2:3:regb|Temp\(2) & ( \registradores|G2:2:regb|Temp\(2) & ( ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(2))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & 
-- ((\registradores|G2:1:regb|Temp\(2))))) # (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(2) & ( \registradores|G2:2:regb|Temp\(2) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (((\PIPE1|Temp\(17))) # (\registradores|G2:0:regb|Temp\(2)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\ & (((!\PIPE1|Temp\(17) & \registradores|G2:1:regb|Temp\(2))))) ) ) ) # ( \registradores|G2:3:regb|Temp\(2) & ( !\registradores|G2:2:regb|Temp\(2) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(2) & 
-- (!\PIPE1|Temp\(17)))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & (((\registradores|G2:1:regb|Temp\(2)) # (\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(2) & ( !\registradores|G2:2:regb|Temp\(2) & ( (!\PIPE1|Temp\(17) & 
-- ((!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:0:regb|Temp\(2))) # (\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:1:regb|Temp\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datab => \registradores|G2:0:regb|ALT_INV_Temp\(2),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \registradores|G2:1:regb|ALT_INV_Temp\(2),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(2),
	dataf => \registradores|G2:2:regb|ALT_INV_Temp\(2),
	combout => \registradores|outData2|Mux29~1_combout\);

-- Location: LABCELL_X83_Y40_N36
\registradores|outData2|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux29~2_combout\ = ( \registradores|outData2|Mux29~1_combout\ & ( (!\PIPE1|Temp\(0)) # (\registradores|outData2|Mux29~0_combout\) ) ) # ( !\registradores|outData2|Mux29~1_combout\ & ( (\registradores|outData2|Mux29~0_combout\ & 
-- \PIPE1|Temp\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|outData2|ALT_INV_Mux29~0_combout\,
	datad => \PIPE1|ALT_INV_Temp\(0),
	dataf => \registradores|outData2|ALT_INV_Mux29~1_combout\,
	combout => \registradores|outData2|Mux29~2_combout\);

-- Location: FF_X83_Y40_N38
\PIPE2|Temp[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux29~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(44));

-- Location: LABCELL_X83_Y40_N3
\mux_IN_ULA_4_2|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux29~0_combout\ = ( \PIPEAUX|Temp\(1) & ( \PIPE3|Temp\(39) & ( (!\PIPEAUX|Temp[0]~DUPLICATE_q\) # (\PIPE2|Temp[12]~DUPLICATE_q\) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( \PIPE3|Temp\(39) & ( (!\PIPEAUX|Temp[0]~DUPLICATE_q\ & ((\PIPE2|Temp\(44)))) 
-- # (\PIPEAUX|Temp[0]~DUPLICATE_q\ & (\PIPE4|Temp[7]~DUPLICATE_q\)) ) ) ) # ( \PIPEAUX|Temp\(1) & ( !\PIPE3|Temp\(39) & ( (\PIPE2|Temp[12]~DUPLICATE_q\ & \PIPEAUX|Temp[0]~DUPLICATE_q\) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( !\PIPE3|Temp\(39) & ( 
-- (!\PIPEAUX|Temp[0]~DUPLICATE_q\ & ((\PIPE2|Temp\(44)))) # (\PIPEAUX|Temp[0]~DUPLICATE_q\ & (\PIPE4|Temp[7]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp[12]~DUPLICATE_q\,
	datab => \PIPE4|ALT_INV_Temp[7]~DUPLICATE_q\,
	datac => \PIPEAUX|ALT_INV_Temp[0]~DUPLICATE_q\,
	datad => \PIPE2|ALT_INV_Temp\(44),
	datae => \PIPEAUX|ALT_INV_Temp\(1),
	dataf => \PIPE3|ALT_INV_Temp\(39),
	combout => \mux_IN_ULA_4_2|Mux29~0_combout\);

-- Location: LABCELL_X79_Y40_N48
\mux_IN_ULA_4_2|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux29~1_combout\ = ( !\mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( (((\mux_IN_ULA_4_2|Mux29~0_combout\))) ) ) # ( \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0_combout\ & ( (!\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2) & 
-- ((!\PIPE2|Temp[14]~DUPLICATE_q\ & (((\PIPE2|Temp\(44))))) # (\PIPE2|Temp[14]~DUPLICATE_q\ & ((!\PIPE2|Temp\(10) & ((\PIPE2|Temp\(12)))) # (\PIPE2|Temp\(10) & (\PIPE2|Temp\(44))))))) # (\PIPEOPCODE_EXTEND_ESTAGE|Temp\(2) & ((((\PIPE2|Temp\(44)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000001101111100001111000011110010000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEOPCODE_EXTEND_ESTAGE|ALT_INV_Temp\(2),
	datab => \PIPE2|ALT_INV_Temp[14]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(10),
	datad => \PIPE2|ALT_INV_Temp\(44),
	datae => \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|ALT_INV_X~0_combout\,
	dataf => \PIPE2|ALT_INV_Temp\(12),
	datag => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	combout => \mux_IN_ULA_4_2|Mux29~1_combout\);

-- Location: LABCELL_X79_Y40_N27
\ULA1|Mux19~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~7_combout\ = ( !\ULA1|Add2~9_sumout\ & ( !\ULA1|Add2~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Add2~13_sumout\,
	dataf => \ULA1|ALT_INV_Add2~9_sumout\,
	combout => \ULA1|Mux19~7_combout\);

-- Location: LABCELL_X77_Y42_N48
\ULA1|Add0~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~129_combout\ = ( \ULA1|ShiftRight0~10_combout\ & ( (!\operaULA|Mux5~0_combout\ & \ULA1|Mux19~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \operaULA|ALT_INV_Mux5~0_combout\,
	datad => \ULA1|ALT_INV_Mux19~7_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~10_combout\,
	combout => \ULA1|Add0~129_combout\);

-- Location: MLABCELL_X82_Y38_N48
\rtl~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~166_combout\ = ( \mux_IN_ULA_4_1|Mux2~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\) # ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux1~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux3~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux2~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux1~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\ & ((\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux2~0_combout\ & ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((\mux_IN_ULA_4_1|Mux1~0_combout\ & \mux_IN_ULA_4_2|Mux31~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux3~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux2~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux1~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	combout => \rtl~166_combout\);

-- Location: MLABCELL_X82_Y38_N30
\rtl~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~167_combout\ = ( \mux_IN_ULA_4_2|Mux28~1_combout\ & ( \rtl~165_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~161_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~157_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~1_combout\ & ( 
-- \rtl~165_combout\ & ( (\mux_IN_ULA_4_2|Mux29~1_combout\) # (\rtl~166_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux28~1_combout\ & ( !\rtl~165_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~161_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- ((\rtl~157_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~1_combout\ & ( !\rtl~165_combout\ & ( (\rtl~166_combout\ & !\mux_IN_ULA_4_2|Mux29~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~166_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datac => \ALT_INV_rtl~161_combout\,
	datad => \ALT_INV_rtl~157_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	dataf => \ALT_INV_rtl~165_combout\,
	combout => \rtl~167_combout\);

-- Location: LABCELL_X77_Y42_N39
\ULA1|Add0~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~130_combout\ = ( \ULA1|ShiftLeft0~5_combout\ & ( \rtl~167_combout\ & ( (!\operaULA|Mux5~0_combout\ & (!\mux_IN_ULA_4_2|Mux0~0_combout\ & ((!\mux_IN_ULA_4_2|Mux27~0_combout\) # (\rtl~151_combout\)))) ) ) ) # ( \ULA1|ShiftLeft0~5_combout\ & ( 
-- !\rtl~167_combout\ & ( (\mux_IN_ULA_4_2|Mux27~0_combout\ & (!\operaULA|Mux5~0_combout\ & (\rtl~151_combout\ & !\mux_IN_ULA_4_2|Mux0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000001000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datab => \operaULA|ALT_INV_Mux5~0_combout\,
	datac => \ALT_INV_rtl~151_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_ShiftLeft0~5_combout\,
	dataf => \ALT_INV_rtl~167_combout\,
	combout => \ULA1|Add0~130_combout\);

-- Location: LABCELL_X77_Y42_N54
\ULA1|Add0~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~131_combout\ = ( \ULA1|ShiftRight0~2_combout\ & ( \ULA1|ShiftRight0~13_combout\ & ( (!\ULA1|Add0~130_combout\ & ((!\ULA1|Add0~129_combout\) # ((!\mux_IN_ULA_4_2|Mux0~0_combout\) # (\ULA1|Add2~17_sumout\)))) ) ) ) # ( 
-- !\ULA1|ShiftRight0~2_combout\ & ( \ULA1|ShiftRight0~13_combout\ & ( !\ULA1|Add0~130_combout\ ) ) ) # ( \ULA1|ShiftRight0~2_combout\ & ( !\ULA1|ShiftRight0~13_combout\ & ( !\ULA1|Add0~130_combout\ ) ) ) # ( !\ULA1|ShiftRight0~2_combout\ & ( 
-- !\ULA1|ShiftRight0~13_combout\ & ( !\ULA1|Add0~130_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add0~129_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Add2~17_sumout\,
	datad => \ULA1|ALT_INV_Add0~130_combout\,
	datae => \ULA1|ALT_INV_ShiftRight0~2_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~13_combout\,
	combout => \ULA1|Add0~131_combout\);

-- Location: LABCELL_X73_Y39_N30
\ULA1|Add0~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~136_combout\ = ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( !\ULA1|Mux28~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux28~15_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	combout => \ULA1|Add0~136_combout\);

-- Location: MLABCELL_X72_Y39_N36
\ULA1|Add0~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~126_sumout\ = SUM(( \ULA1|Add0~136_combout\ ) + ( !\mux_IN_ULA_4_2|Mux0~0_combout\ $ (((!\controle|controle_de_beq|table|flip1|Temp~q\ & ((!\PIPE2|Temp\(145)) # (!\operaULA|Mux1~0_combout\))) # (\controle|controle_de_beq|table|flip1|Temp~q\ & 
-- (\PIPE2|Temp\(145))))) ) + ( \ULA1|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110010100011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	datab => \PIPE2|ALT_INV_Temp\(145),
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \ULA1|ALT_INV_Add0~136_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	cin => \ULA1|Add0~122\,
	sumout => \ULA1|Add0~126_sumout\);

-- Location: LABCELL_X77_Y42_N21
\ULA1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux0~0_combout\ = ( \ULA1|Add0~131_combout\ & ( \ULA1|Add0~126_sumout\ & ( (!\ULA1|Mux28~0_combout\ & ((!\ULA1|Mux28~1_combout\) # ((!\ULA1|Add0~124_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\)))) # (\ULA1|Mux28~0_combout\ & 
-- (((\mux_IN_ULA_4_1|Mux0~0_combout\ & !\ULA1|Mux28~1_combout\)))) ) ) ) # ( !\ULA1|Add0~131_combout\ & ( \ULA1|Add0~126_sumout\ & ( (!\ULA1|Mux28~0_combout\ & ((!\ULA1|Mux28~1_combout\) # ((!\ULA1|Add0~124_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\)))) # 
-- (\ULA1|Mux28~0_combout\ & (((\ULA1|Mux28~1_combout\) # (\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # ( \ULA1|Add0~131_combout\ & ( !\ULA1|Add0~126_sumout\ & ( (\mux_IN_ULA_4_1|Mux0~0_combout\ & ((!\ULA1|Mux28~0_combout\ & (!\ULA1|Add0~124_combout\ & 
-- \ULA1|Mux28~1_combout\)) # (\ULA1|Mux28~0_combout\ & ((!\ULA1|Mux28~1_combout\))))) ) ) ) # ( !\ULA1|Add0~131_combout\ & ( !\ULA1|Add0~126_sumout\ & ( (!\ULA1|Mux28~0_combout\ & (!\ULA1|Add0~124_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\ & 
-- \ULA1|Mux28~1_combout\))) # (\ULA1|Mux28~0_combout\ & (((\ULA1|Mux28~1_combout\) # (\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111011000000110000100011001111001110111100111100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add0~124_combout\,
	datab => \ULA1|ALT_INV_Mux28~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Mux28~1_combout\,
	datae => \ULA1|ALT_INV_Add0~131_combout\,
	dataf => \ULA1|ALT_INV_Add0~126_sumout\,
	combout => \ULA1|Mux0~0_combout\);

-- Location: FF_X77_Y42_N19
\PIPE3|Temp[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux0~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(68));

-- Location: FF_X79_Y42_N19
\PIPE4|Temp[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(68),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(36));

-- Location: LABCELL_X83_Y38_N9
\PIPE2|Temp[105]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[105]~feeder_combout\ = \registradores|G2:31:regb|Temp\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:31:regb|ALT_INV_Temp\(31),
	combout => \PIPE2|Temp[105]~feeder_combout\);

-- Location: FF_X83_Y38_N10
\PIPE2|Temp[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[105]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(31),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(105));

-- Location: LABCELL_X80_Y38_N48
\mux_IN_ULA_4_1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux0~0_combout\ = ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE3|Temp\(68) & ( (!\PIPEAUX|Temp[2]~DUPLICATE_q\ & (((\PIPE2|Temp\(105))) # (\PIPEAUX|Temp\(3)))) # (\PIPEAUX|Temp[2]~DUPLICATE_q\ & (!\PIPEAUX|Temp\(3) & (\PIPE4|Temp\(36)))) ) 
-- ) ) # ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( \PIPE3|Temp\(68) & ( \PIPE2|Temp\(105) ) ) ) # ( \mux_IN_ULA_4_1|Mux16~0_combout\ & ( !\PIPE3|Temp\(68) & ( (!\PIPEAUX|Temp\(3) & ((!\PIPEAUX|Temp[2]~DUPLICATE_q\ & ((\PIPE2|Temp\(105)))) # 
-- (\PIPEAUX|Temp[2]~DUPLICATE_q\ & (\PIPE4|Temp\(36))))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux16~0_combout\ & ( !\PIPE3|Temp\(68) & ( \PIPE2|Temp\(105) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000001001000110000000000111111110010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp[2]~DUPLICATE_q\,
	datab => \PIPEAUX|ALT_INV_Temp\(3),
	datac => \PIPE4|ALT_INV_Temp\(36),
	datad => \PIPE2|ALT_INV_Temp\(105),
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	dataf => \PIPE3|ALT_INV_Temp\(68),
	combout => \mux_IN_ULA_4_1|Mux0~0_combout\);

-- Location: LABCELL_X71_Y40_N30
\ULA1|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux13~0_combout\ = ( \rtl~148_combout\ & ( \rtl~130_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~156_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\) # 
-- ((\rtl~94_combout\)))) ) ) ) # ( !\rtl~148_combout\ & ( \rtl~130_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~156_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\) # 
-- ((\rtl~94_combout\)))) ) ) ) # ( \rtl~148_combout\ & ( !\rtl~130_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (((\rtl~156_combout\)) # (\mux_IN_ULA_4_2|Mux29~1_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- (\rtl~94_combout\))) ) ) ) # ( !\rtl~148_combout\ & ( !\rtl~130_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & (!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~156_combout\)))) # (\mux_IN_ULA_4_2|Mux28~1_combout\ & (\mux_IN_ULA_4_2|Mux29~1_combout\ & 
-- (\rtl~94_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datac => \ALT_INV_rtl~94_combout\,
	datad => \ALT_INV_rtl~156_combout\,
	datae => \ALT_INV_rtl~148_combout\,
	dataf => \ALT_INV_rtl~130_combout\,
	combout => \ULA1|Mux13~0_combout\);

-- Location: LABCELL_X74_Y39_N48
\ULA1|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux13~1_combout\ = ( \rtl~171_combout\ & ( \ULA1|Mux14~15_combout\ & ( (!\ULA1|Mux14~11_combout\ & \ULA1|Mux13~0_combout\) ) ) ) # ( !\rtl~171_combout\ & ( \ULA1|Mux14~15_combout\ & ( (!\ULA1|Mux14~11_combout\ & \ULA1|Mux13~0_combout\) ) ) ) # ( 
-- \rtl~171_combout\ & ( !\ULA1|Mux14~15_combout\ & ( (!\ULA1|Mux14~11_combout\ & ((\rtl~51_combout\))) # (\ULA1|Mux14~11_combout\ & (\ULA1|Mux1~0_combout\)) ) ) ) # ( !\rtl~171_combout\ & ( !\ULA1|Mux14~15_combout\ & ( (!\ULA1|Mux14~11_combout\ & 
-- \rtl~51_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000111010001110100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux1~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~11_combout\,
	datac => \ALT_INV_rtl~51_combout\,
	datad => \ULA1|ALT_INV_Mux13~0_combout\,
	datae => \ALT_INV_rtl~171_combout\,
	dataf => \ULA1|ALT_INV_Mux14~15_combout\,
	combout => \ULA1|Mux13~1_combout\);

-- Location: LABCELL_X74_Y39_N0
\ULA1|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux13~2_combout\ = ( \rtl~58_combout\ & ( \ULA1|Mux13~1_combout\ & ( ((!\ULA1|Mux28~1_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux28~1_combout\ & (\ULA1|sig_output~10_combout\))) # (\ULA1|Mux14~3_combout\) ) ) ) # ( !\rtl~58_combout\ 
-- & ( \ULA1|Mux13~1_combout\ & ( (!\ULA1|Mux28~1_combout\ & (((\mux_IN_ULA_4_1|Mux0~0_combout\ & !\ULA1|Mux14~3_combout\)))) # (\ULA1|Mux28~1_combout\ & (((\ULA1|Mux14~3_combout\)) # (\ULA1|sig_output~10_combout\))) ) ) ) # ( \rtl~58_combout\ & ( 
-- !\ULA1|Mux13~1_combout\ & ( (!\ULA1|Mux28~1_combout\ & (((\ULA1|Mux14~3_combout\) # (\mux_IN_ULA_4_1|Mux0~0_combout\)))) # (\ULA1|Mux28~1_combout\ & (\ULA1|sig_output~10_combout\ & ((!\ULA1|Mux14~3_combout\)))) ) ) ) # ( !\rtl~58_combout\ & ( 
-- !\ULA1|Mux13~1_combout\ & ( (!\ULA1|Mux14~3_combout\ & ((!\ULA1|Mux28~1_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux28~1_combout\ & (\ULA1|sig_output~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_sig_output~10_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Mux28~1_combout\,
	datad => \ULA1|ALT_INV_Mux14~3_combout\,
	datae => \ALT_INV_rtl~58_combout\,
	dataf => \ULA1|ALT_INV_Mux13~1_combout\,
	combout => \ULA1|Mux13~2_combout\);

-- Location: LABCELL_X74_Y39_N42
\ULA1|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux13~4_combout\ = ( \ULA1|Mux15~3_combout\ & ( (\ULA1|Mux13~2_combout\) # (\ULA1|Mux13~3_combout\) ) ) # ( !\ULA1|Mux15~3_combout\ & ( \ULA1|Mux13~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux13~3_combout\,
	datad => \ULA1|ALT_INV_Mux13~2_combout\,
	dataf => \ULA1|ALT_INV_Mux15~3_combout\,
	combout => \ULA1|Mux13~4_combout\);

-- Location: FF_X74_Y39_N43
\PIPE3|Temp[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux13~4_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(55));

-- Location: FF_X75_Y39_N29
\PIPE4|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(55),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(23));

-- Location: MLABCELL_X82_Y36_N45
\registradores|G2:30:regb|Temp[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:30:regb|Temp[18]~feeder_combout\ = ( \PIPE4|Temp\(23) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE4|ALT_INV_Temp\(23),
	combout => \registradores|G2:30:regb|Temp[18]~feeder_combout\);

-- Location: FF_X82_Y36_N47
\registradores|G2:30:regb|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:30:regb|Temp[18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|decWrite|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:30:regb|Temp\(18));

-- Location: FF_X79_Y36_N13
\registradores|G2:28:regb|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(23),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:28:regb|Temp\(18));

-- Location: FF_X81_Y36_N14
\registradores|G2:29:regb|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(23),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:29:regb|Temp\(18));

-- Location: LABCELL_X81_Y36_N12
\registradores|outData2|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux13~0_combout\ = ( \registradores|G2:29:regb|Temp\(18) & ( \registradores|G2:31:regb|Temp\(18) & ( ((!\PIPE1|Temp\(17) & ((\registradores|G2:28:regb|Temp\(18)))) # (\PIPE1|Temp\(17) & (\registradores|G2:30:regb|Temp\(18)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:29:regb|Temp\(18) & ( \registradores|G2:31:regb|Temp\(18) & ( (!\PIPE1|Temp\(17) & (((\registradores|G2:28:regb|Temp\(18) & !\PIPE1|Temp[16]~DUPLICATE_q\)))) # (\PIPE1|Temp\(17) & 
-- (((\PIPE1|Temp[16]~DUPLICATE_q\)) # (\registradores|G2:30:regb|Temp\(18)))) ) ) ) # ( \registradores|G2:29:regb|Temp\(18) & ( !\registradores|G2:31:regb|Temp\(18) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp[16]~DUPLICATE_q\) # 
-- (\registradores|G2:28:regb|Temp\(18))))) # (\PIPE1|Temp\(17) & (\registradores|G2:30:regb|Temp\(18) & ((!\PIPE1|Temp[16]~DUPLICATE_q\)))) ) ) ) # ( !\registradores|G2:29:regb|Temp\(18) & ( !\registradores|G2:31:regb|Temp\(18) & ( 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & ((\registradores|G2:28:regb|Temp\(18)))) # (\PIPE1|Temp\(17) & (\registradores|G2:30:regb|Temp\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:30:regb|ALT_INV_Temp\(18),
	datab => \registradores|G2:28:regb|ALT_INV_Temp\(18),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datae => \registradores|G2:29:regb|ALT_INV_Temp\(18),
	dataf => \registradores|G2:31:regb|ALT_INV_Temp\(18),
	combout => \registradores|outData2|Mux13~0_combout\);

-- Location: FF_X81_Y38_N31
\registradores|G2:2:regb|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(23),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(18));

-- Location: FF_X81_Y36_N20
\registradores|G2:3:regb|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(23),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(18));

-- Location: FF_X84_Y37_N25
\registradores|G2:1:regb|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \PIPE4|Temp\(23),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|decWrite|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(18));

-- Location: LABCELL_X81_Y36_N18
\registradores|outData2|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux13~1_combout\ = ( \registradores|G2:3:regb|Temp\(18) & ( \registradores|G2:1:regb|Temp\(18) & ( ((!\PIPE1|Temp\(17) & ((\registradores|G2:0:regb|Temp\(18)))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(18)))) # 
-- (\PIPE1|Temp[16]~DUPLICATE_q\) ) ) ) # ( !\registradores|G2:3:regb|Temp\(18) & ( \registradores|G2:1:regb|Temp\(18) & ( (!\PIPE1|Temp\(17) & (((\registradores|G2:0:regb|Temp\(18))) # (\PIPE1|Temp[16]~DUPLICATE_q\))) # (\PIPE1|Temp\(17) & 
-- (!\PIPE1|Temp[16]~DUPLICATE_q\ & (\registradores|G2:2:regb|Temp\(18)))) ) ) ) # ( \registradores|G2:3:regb|Temp\(18) & ( !\registradores|G2:1:regb|Temp\(18) & ( (!\PIPE1|Temp\(17) & (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((\registradores|G2:0:regb|Temp\(18))))) 
-- # (\PIPE1|Temp\(17) & (((\registradores|G2:2:regb|Temp\(18))) # (\PIPE1|Temp[16]~DUPLICATE_q\))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(18) & ( !\registradores|G2:1:regb|Temp\(18) & ( (!\PIPE1|Temp[16]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17) & 
-- ((\registradores|G2:0:regb|Temp\(18)))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \PIPE1|ALT_INV_Temp[16]~DUPLICATE_q\,
	datac => \registradores|G2:2:regb|ALT_INV_Temp\(18),
	datad => \registradores|G2:0:regb|ALT_INV_Temp\(18),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(18),
	dataf => \registradores|G2:1:regb|ALT_INV_Temp\(18),
	combout => \registradores|outData2|Mux13~1_combout\);

-- Location: LABCELL_X75_Y39_N42
\registradores|outData2|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux13~2_combout\ = ( \registradores|outData2|Mux13~1_combout\ & ( (!\PIPE1|Temp\(0)) # (\registradores|outData2|Mux13~0_combout\) ) ) # ( !\registradores|outData2|Mux13~1_combout\ & ( (\registradores|outData2|Mux13~0_combout\ & 
-- \PIPE1|Temp\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|outData2|ALT_INV_Mux13~0_combout\,
	datac => \PIPE1|ALT_INV_Temp\(0),
	dataf => \registradores|outData2|ALT_INV_Mux13~1_combout\,
	combout => \registradores|outData2|Mux13~2_combout\);

-- Location: FF_X75_Y39_N44
\PIPE2|Temp[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux13~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(60));

-- Location: LABCELL_X75_Y39_N36
\mux_IN_ULA_4_2|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux13~0_combout\ = ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp[10]~DUPLICATE_q\ ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( \muxcontroler_adiantaB|X[1]~1_combout\ & ( 
-- \PIPE3|Temp\(55) ) ) ) # ( \muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE4|Temp\(23) ) ) ) # ( !\muxcontroler_adiantaB|X[0]~0_combout\ & ( !\muxcontroler_adiantaB|X[1]~1_combout\ & ( \PIPE2|Temp\(60) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(23),
	datab => \PIPE3|ALT_INV_Temp\(55),
	datac => \PIPE2|ALT_INV_Temp[10]~DUPLICATE_q\,
	datad => \PIPE2|ALT_INV_Temp\(60),
	datae => \muxcontroler_adiantaB|ALT_INV_X[0]~0_combout\,
	dataf => \muxcontroler_adiantaB|ALT_INV_X[1]~1_combout\,
	combout => \mux_IN_ULA_4_2|Mux13~0_combout\);

-- Location: LABCELL_X73_Y39_N12
\ULA1|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux13~3_combout\ = ( \mux_IN_ULA_4_1|Mux13~0_combout\ & ( (!\ULA1|Mux14~5_combout\ & ((\ULA1|Add0~73_sumout\) # (\ULA1|Mux14~4_combout\))) ) ) # ( !\mux_IN_ULA_4_1|Mux13~0_combout\ & ( (!\ULA1|Mux14~5_combout\ & (!\ULA1|Mux14~4_combout\ & 
-- \ULA1|Add0~73_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~5_combout\,
	datab => \ULA1|ALT_INV_Mux14~4_combout\,
	datad => \ULA1|ALT_INV_Add0~73_sumout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	combout => \ULA1|Mux13~3_combout\);

-- Location: LABCELL_X74_Y39_N36
\ULA1|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~4_combout\ = ( !\ULA1|Mux22~6_combout\ & ( !\ULA1|Mux23~6_combout\ & ( (!\ULA1|Mux13~3_combout\ & (!\ULA1|Mux19~13_combout\ & ((!\ULA1|Mux15~3_combout\) # (!\ULA1|Mux13~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux13~3_combout\,
	datab => \ULA1|ALT_INV_Mux15~3_combout\,
	datac => \ULA1|ALT_INV_Mux13~2_combout\,
	datad => \ULA1|ALT_INV_Mux19~13_combout\,
	datae => \ULA1|ALT_INV_Mux22~6_combout\,
	dataf => \ULA1|ALT_INV_Mux23~6_combout\,
	combout => \ULA1|Equal0~4_combout\);

-- Location: LABCELL_X74_Y41_N6
\ULA1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~0_combout\ = ( !\ULA1|Mux25~1_combout\ & ( !\ULA1|Mux24~1_combout\ & ( (\ULA1|Mux24~5_combout\ & (\ULA1|Mux25~5_combout\ & (!\ULA1|Mux1~15_combout\ & !\ULA1|Mux2~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux24~5_combout\,
	datab => \ULA1|ALT_INV_Mux25~5_combout\,
	datac => \ULA1|ALT_INV_Mux1~15_combout\,
	datad => \ULA1|ALT_INV_Mux2~7_combout\,
	datae => \ULA1|ALT_INV_Mux25~1_combout\,
	dataf => \ULA1|ALT_INV_Mux24~1_combout\,
	combout => \ULA1|Equal0~0_combout\);

-- Location: LABCELL_X71_Y39_N33
\ULA1|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux31~2_combout\ = ( \mux_IN_ULA_4_2|Mux2~0_combout\ & ( \mux_IN_ULA_4_1|Mux2~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (\mux_IN_ULA_4_2|Mux1~0_combout\ & (!\mux_IN_ULA_4_1|Mux0~0_combout\ & !\mux_IN_ULA_4_1|Mux1~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux0~0_combout\ & ((!\mux_IN_ULA_4_1|Mux0~0_combout\) # ((\mux_IN_ULA_4_2|Mux1~0_combout\ & !\mux_IN_ULA_4_1|Mux1~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux2~0_combout\ & ( \mux_IN_ULA_4_1|Mux2~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (\mux_IN_ULA_4_2|Mux1~0_combout\ & (!\mux_IN_ULA_4_1|Mux0~0_combout\ & !\mux_IN_ULA_4_1|Mux1~0_combout\))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & ((!\mux_IN_ULA_4_1|Mux0~0_combout\) # ((\mux_IN_ULA_4_2|Mux1~0_combout\ & 
-- !\mux_IN_ULA_4_1|Mux1~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_2|Mux2~0_combout\ & ( !\mux_IN_ULA_4_1|Mux2~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (!\mux_IN_ULA_4_1|Mux0~0_combout\ & ((!\mux_IN_ULA_4_1|Mux1~0_combout\) # 
-- (\mux_IN_ULA_4_2|Mux1~0_combout\)))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((!\mux_IN_ULA_4_1|Mux0~0_combout\) # (!\mux_IN_ULA_4_1|Mux1~0_combout\)) # (\mux_IN_ULA_4_2|Mux1~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux2~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux2~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (\mux_IN_ULA_4_2|Mux1~0_combout\ & (!\mux_IN_ULA_4_1|Mux0~0_combout\ & !\mux_IN_ULA_4_1|Mux1~0_combout\))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & ((!\mux_IN_ULA_4_1|Mux0~0_combout\) # 
-- ((\mux_IN_ULA_4_2|Mux1~0_combout\ & !\mux_IN_ULA_4_1|Mux1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100110000111100110111000101110001001100000111000100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	combout => \ULA1|Mux31~2_combout\);

-- Location: LABCELL_X73_Y40_N3
\ULA1|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux31~4_combout\ = ( \ULA1|Mux28~1_combout\ & ( (\mux_IN_ULA_4_1|Mux31~0_combout\ & !\ULA1|Mux28~0_combout\) ) ) # ( !\ULA1|Mux28~1_combout\ & ( (!\ULA1|Mux28~0_combout\ & ((\ULA1|Add0~1_sumout\))) # (\ULA1|Mux28~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux31~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101010100000101000000110101001101010101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	datab => \ULA1|ALT_INV_Add0~1_sumout\,
	datac => \ULA1|ALT_INV_Mux28~0_combout\,
	datae => \ULA1|ALT_INV_Mux28~1_combout\,
	combout => \ULA1|Mux31~4_combout\);

-- Location: LABCELL_X73_Y41_N15
\ULA1|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux31~3_combout\ = ( \ULA1|Mux28~1_combout\ & ( \ULA1|Mux28~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux28~0_combout\,
	dataf => \ULA1|ALT_INV_Mux28~1_combout\,
	combout => \ULA1|Mux31~3_combout\);

-- Location: LABCELL_X71_Y39_N24
\ULA1|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux31~1_combout\ = ( \mux_IN_ULA_4_2|Mux0~0_combout\ & ( \mux_IN_ULA_4_2|Mux1~0_combout\ & ( (\mux_IN_ULA_4_1|Mux1~0_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\ & (!\mux_IN_ULA_4_1|Mux2~0_combout\ $ (\mux_IN_ULA_4_2|Mux2~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux0~0_combout\ & ( \mux_IN_ULA_4_2|Mux1~0_combout\ & ( (\mux_IN_ULA_4_1|Mux1~0_combout\ & (!\mux_IN_ULA_4_1|Mux0~0_combout\ & (!\mux_IN_ULA_4_1|Mux2~0_combout\ $ (\mux_IN_ULA_4_2|Mux2~0_combout\)))) ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux0~0_combout\ & ( !\mux_IN_ULA_4_2|Mux1~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux1~0_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\ & (!\mux_IN_ULA_4_1|Mux2~0_combout\ $ (\mux_IN_ULA_4_2|Mux2~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux0~0_combout\ & ( !\mux_IN_ULA_4_2|Mux1~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux1~0_combout\ & (!\mux_IN_ULA_4_1|Mux0~0_combout\ & (!\mux_IN_ULA_4_1|Mux2~0_combout\ $ (\mux_IN_ULA_4_2|Mux2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000000001001000000001001000000000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\,
	combout => \ULA1|Mux31~1_combout\);

-- Location: LABCELL_X80_Y39_N42
\ULA1|LessThan0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~19_combout\ = ( \mux_IN_ULA_4_1|Mux5~0_combout\ & ( \mux_IN_ULA_4_1|Mux3~0_combout\ & ( (\mux_IN_ULA_4_2|Mux3~0_combout\ & (\mux_IN_ULA_4_2|Mux5~0_combout\ & (!\mux_IN_ULA_4_1|Mux4~0_combout\ $ (\mux_IN_ULA_4_2|Mux4~0_combout\)))) ) ) ) # 
-- ( !\mux_IN_ULA_4_1|Mux5~0_combout\ & ( \mux_IN_ULA_4_1|Mux3~0_combout\ & ( (\mux_IN_ULA_4_2|Mux3~0_combout\ & (!\mux_IN_ULA_4_2|Mux5~0_combout\ & (!\mux_IN_ULA_4_1|Mux4~0_combout\ $ (\mux_IN_ULA_4_2|Mux4~0_combout\)))) ) ) ) # ( 
-- \mux_IN_ULA_4_1|Mux5~0_combout\ & ( !\mux_IN_ULA_4_1|Mux3~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux3~0_combout\ & (\mux_IN_ULA_4_2|Mux5~0_combout\ & (!\mux_IN_ULA_4_1|Mux4~0_combout\ $ (\mux_IN_ULA_4_2|Mux4~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux5~0_combout\ & ( !\mux_IN_ULA_4_1|Mux3~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux3~0_combout\ & (!\mux_IN_ULA_4_2|Mux5~0_combout\ & (!\mux_IN_ULA_4_1|Mux4~0_combout\ $ (\mux_IN_ULA_4_2|Mux4~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000000010000000010000100000000100000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux3~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux5~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux4~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	combout => \ULA1|LessThan0~19_combout\);

-- Location: LABCELL_X80_Y39_N51
\ULA1|LessThan0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~20_combout\ = ( \mux_IN_ULA_4_2|Mux7~0_combout\ & ( (\mux_IN_ULA_4_1|Mux7~0_combout\ & (\ULA1|LessThan0~19_combout\ & (!\mux_IN_ULA_4_2|Mux6~0_combout\ $ (\mux_IN_ULA_4_1|Mux6~0_combout\)))) ) ) # ( !\mux_IN_ULA_4_2|Mux7~0_combout\ & ( 
-- (!\mux_IN_ULA_4_1|Mux7~0_combout\ & (\ULA1|LessThan0~19_combout\ & (!\mux_IN_ULA_4_2|Mux6~0_combout\ $ (\mux_IN_ULA_4_1|Mux6~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000010000010000000001000000100000000010000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux6~0_combout\,
	datac => \ULA1|ALT_INV_LessThan0~19_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux7~0_combout\,
	combout => \ULA1|LessThan0~20_combout\);

-- Location: LABCELL_X80_Y39_N36
\ULA1|LessThan0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~21_combout\ = ( \mux_IN_ULA_4_1|Mux8~0_combout\ & ( (\mux_IN_ULA_4_2|Mux8~0_combout\ & (\ULA1|LessThan0~20_combout\ & (!\mux_IN_ULA_4_1|Mux9~0_combout\ $ (\mux_IN_ULA_4_2|Mux9~0_combout\)))) ) ) # ( !\mux_IN_ULA_4_1|Mux8~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux8~0_combout\ & (\ULA1|LessThan0~20_combout\ & (!\mux_IN_ULA_4_1|Mux9~0_combout\ $ (\mux_IN_ULA_4_2|Mux9~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000010000010000000001000000100000000010000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux8~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datac => \ULA1|ALT_INV_LessThan0~20_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux9~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	combout => \ULA1|LessThan0~21_combout\);

-- Location: LABCELL_X83_Y39_N0
\ULA1|LessThan0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~17_combout\ = ( \mux_IN_ULA_4_2|Mux10~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( (\mux_IN_ULA_4_2|Mux12~0_combout\ & (\mux_IN_ULA_4_1|Mux10~0_combout\ & (!\mux_IN_ULA_4_2|Mux11~0_combout\ $ (\mux_IN_ULA_4_1|Mux11~0_combout\)))) ) 
-- ) ) # ( !\mux_IN_ULA_4_2|Mux10~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( (\mux_IN_ULA_4_2|Mux12~0_combout\ & (!\mux_IN_ULA_4_1|Mux10~0_combout\ & (!\mux_IN_ULA_4_2|Mux11~0_combout\ $ (\mux_IN_ULA_4_1|Mux11~0_combout\)))) ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux10~0_combout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux12~0_combout\ & (\mux_IN_ULA_4_1|Mux10~0_combout\ & (!\mux_IN_ULA_4_2|Mux11~0_combout\ $ (\mux_IN_ULA_4_1|Mux11~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux10~0_combout\ & ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux12~0_combout\ & (!\mux_IN_ULA_4_1|Mux10~0_combout\ & (!\mux_IN_ULA_4_2|Mux11~0_combout\ $ (\mux_IN_ULA_4_1|Mux11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000001000000000001001000000000001000001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux12~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux11~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux10~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	combout => \ULA1|LessThan0~17_combout\);

-- Location: LABCELL_X83_Y39_N42
\ULA1|LessThan0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~18_combout\ = ( \mux_IN_ULA_4_2|Mux10~0_combout\ & ( \mux_IN_ULA_4_1|Mux11~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux10~0_combout\) # ((\mux_IN_ULA_4_2|Mux11~0_combout\ & (\mux_IN_ULA_4_2|Mux12~0_combout\ & !\mux_IN_ULA_4_1|Mux12~0_combout\))) ) 
-- ) ) # ( !\mux_IN_ULA_4_2|Mux10~0_combout\ & ( \mux_IN_ULA_4_1|Mux11~0_combout\ & ( (\mux_IN_ULA_4_2|Mux11~0_combout\ & (!\mux_IN_ULA_4_1|Mux10~0_combout\ & (\mux_IN_ULA_4_2|Mux12~0_combout\ & !\mux_IN_ULA_4_1|Mux12~0_combout\))) ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux10~0_combout\ & ( !\mux_IN_ULA_4_1|Mux11~0_combout\ & ( ((!\mux_IN_ULA_4_1|Mux10~0_combout\) # ((\mux_IN_ULA_4_2|Mux12~0_combout\ & !\mux_IN_ULA_4_1|Mux12~0_combout\))) # (\mux_IN_ULA_4_2|Mux11~0_combout\) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux10~0_combout\ & ( !\mux_IN_ULA_4_1|Mux11~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux10~0_combout\ & (((\mux_IN_ULA_4_2|Mux12~0_combout\ & !\mux_IN_ULA_4_1|Mux12~0_combout\)) # (\mux_IN_ULA_4_2|Mux11~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110001000100110111111101110100000100000000001100110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux11~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux12~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux10~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	combout => \ULA1|LessThan0~18_combout\);

-- Location: LABCELL_X80_Y39_N24
\ULA1|LessThan0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~22_combout\ = ( \mux_IN_ULA_4_1|Mux5~0_combout\ & ( \mux_IN_ULA_4_1|Mux3~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux4~0_combout\ & (\mux_IN_ULA_4_2|Mux3~0_combout\ & \mux_IN_ULA_4_2|Mux4~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux5~0_combout\ & ( 
-- \mux_IN_ULA_4_1|Mux3~0_combout\ & ( (\mux_IN_ULA_4_2|Mux3~0_combout\ & ((!\mux_IN_ULA_4_1|Mux4~0_combout\ & ((\mux_IN_ULA_4_2|Mux4~0_combout\) # (\mux_IN_ULA_4_2|Mux5~0_combout\))) # (\mux_IN_ULA_4_1|Mux4~0_combout\ & (\mux_IN_ULA_4_2|Mux5~0_combout\ & 
-- \mux_IN_ULA_4_2|Mux4~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux5~0_combout\ & ( !\mux_IN_ULA_4_1|Mux3~0_combout\ & ( ((!\mux_IN_ULA_4_1|Mux4~0_combout\ & \mux_IN_ULA_4_2|Mux4~0_combout\)) # (\mux_IN_ULA_4_2|Mux3~0_combout\) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux5~0_combout\ & ( !\mux_IN_ULA_4_1|Mux3~0_combout\ & ( ((!\mux_IN_ULA_4_1|Mux4~0_combout\ & ((\mux_IN_ULA_4_2|Mux4~0_combout\) # (\mux_IN_ULA_4_2|Mux5~0_combout\))) # (\mux_IN_ULA_4_1|Mux4~0_combout\ & (\mux_IN_ULA_4_2|Mux5~0_combout\ & 
-- \mux_IN_ULA_4_2|Mux4~0_combout\))) # (\mux_IN_ULA_4_2|Mux3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101110111111001100111011101100000010001000110000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux3~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux5~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux4~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	combout => \ULA1|LessThan0~22_combout\);

-- Location: LABCELL_X80_Y39_N54
\ULA1|LessThan0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~23_combout\ = ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( !\ULA1|LessThan0~22_combout\ & ( (!\ULA1|LessThan0~19_combout\) # ((!\mux_IN_ULA_4_2|Mux6~0_combout\) # (\mux_IN_ULA_4_1|Mux6~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( 
-- !\ULA1|LessThan0~22_combout\ & ( (!\ULA1|LessThan0~19_combout\) # ((!\mux_IN_ULA_4_2|Mux7~0_combout\ & ((!\mux_IN_ULA_4_2|Mux6~0_combout\) # (\mux_IN_ULA_4_1|Mux6~0_combout\))) # (\mux_IN_ULA_4_2|Mux7~0_combout\ & (\mux_IN_ULA_4_1|Mux6~0_combout\ & 
-- !\mux_IN_ULA_4_2|Mux6~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111001110111111111100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux7~0_combout\,
	datab => \ULA1|ALT_INV_LessThan0~19_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux6~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~22_combout\,
	combout => \ULA1|LessThan0~23_combout\);

-- Location: LABCELL_X80_Y39_N0
\ULA1|LessThan0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~24_combout\ = ( \ULA1|LessThan0~23_combout\ & ( \ULA1|LessThan0~20_combout\ & ( (!\mux_IN_ULA_4_1|Mux8~0_combout\ & (!\mux_IN_ULA_4_2|Mux8~0_combout\ & ((!\mux_IN_ULA_4_2|Mux9~0_combout\) # (\mux_IN_ULA_4_1|Mux9~0_combout\)))) # 
-- (\mux_IN_ULA_4_1|Mux8~0_combout\ & ((!\mux_IN_ULA_4_2|Mux9~0_combout\) # ((!\mux_IN_ULA_4_2|Mux8~0_combout\) # (\mux_IN_ULA_4_1|Mux9~0_combout\)))) ) ) ) # ( \ULA1|LessThan0~23_combout\ & ( !\ULA1|LessThan0~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001011001011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux9~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux8~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datae => \ULA1|ALT_INV_LessThan0~23_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~20_combout\,
	combout => \ULA1|LessThan0~24_combout\);

-- Location: LABCELL_X79_Y38_N48
\ULA1|LessThan0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~12_combout\ = ( \mux_IN_ULA_4_2|Mux13~0_combout\ & ( (\mux_IN_ULA_4_1|Mux13~0_combout\ & (!\mux_IN_ULA_4_1|Mux14~0_combout\ $ (\mux_IN_ULA_4_2|Mux14~0_combout\))) ) ) # ( !\mux_IN_ULA_4_2|Mux13~0_combout\ & ( 
-- (!\mux_IN_ULA_4_1|Mux13~0_combout\ & (!\mux_IN_ULA_4_1|Mux14~0_combout\ $ (\mux_IN_ULA_4_2|Mux14~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100100000000100110010000000000000000100110010000000010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux14~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux13~0_combout\,
	combout => \ULA1|LessThan0~12_combout\);

-- Location: LABCELL_X79_Y38_N51
\ULA1|LessThan0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~15_combout\ = ( \mux_IN_ULA_4_2|Mux13~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux13~0_combout\) # ((!\mux_IN_ULA_4_1|Mux14~0_combout\ & \mux_IN_ULA_4_2|Mux14~0_combout\)) ) ) # ( !\mux_IN_ULA_4_2|Mux13~0_combout\ & ( 
-- (!\mux_IN_ULA_4_1|Mux14~0_combout\ & (\mux_IN_ULA_4_2|Mux14~0_combout\ & !\mux_IN_ULA_4_1|Mux13~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000011111111000010101111111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux14~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux13~0_combout\,
	combout => \ULA1|LessThan0~15_combout\);

-- Location: LABCELL_X83_Y38_N15
\ULA1|LessThan0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~16_combout\ = ( \mux_IN_ULA_4_1|Mux16~3_combout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ & ( !\ULA1|LessThan0~15_combout\ ) ) ) # ( !\mux_IN_ULA_4_1|Mux16~3_combout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ & ( (!\ULA1|LessThan0~15_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux15~0_combout\) # ((!\ULA1|LessThan0~12_combout\) # (!\mux_IN_ULA_4_2|Mux16~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux16~3_combout\ & ( !\mux_IN_ULA_4_1|Mux15~0_combout\ & ( (!\ULA1|LessThan0~15_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux15~0_combout\) # (!\ULA1|LessThan0~12_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux16~3_combout\ & ( !\mux_IN_ULA_4_1|Mux15~0_combout\ & ( (!\ULA1|LessThan0~15_combout\ & ((!\ULA1|LessThan0~12_combout\) # 
-- ((!\mux_IN_ULA_4_2|Mux15~0_combout\ & !\mux_IN_ULA_4_2|Mux16~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110000000000111011100000000011111110000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux15~0_combout\,
	datab => \ULA1|ALT_INV_LessThan0~12_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux16~0_combout\,
	datad => \ULA1|ALT_INV_LessThan0~15_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	combout => \ULA1|LessThan0~16_combout\);

-- Location: LABCELL_X83_Y38_N27
\ULA1|LessThan0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~10_combout\ = ( \mux_IN_ULA_4_2|Mux18~0_combout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux17~0_combout\ & (!\mux_IN_ULA_4_2|Mux17~0_combout\ & (!\mux_IN_ULA_4_2|Mux19~0_combout\ $ (\mux_IN_ULA_4_1|Mux19~0_combout\)))) 
-- # (\mux_IN_ULA_4_1|Mux17~0_combout\ & (\mux_IN_ULA_4_2|Mux17~0_combout\ & (!\mux_IN_ULA_4_2|Mux19~0_combout\ $ (\mux_IN_ULA_4_1|Mux19~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux18~0_combout\ & ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( 
-- (!\mux_IN_ULA_4_1|Mux17~0_combout\ & (!\mux_IN_ULA_4_2|Mux17~0_combout\ & (!\mux_IN_ULA_4_2|Mux19~0_combout\ $ (\mux_IN_ULA_4_1|Mux19~0_combout\)))) # (\mux_IN_ULA_4_1|Mux17~0_combout\ & (\mux_IN_ULA_4_2|Mux17~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux19~0_combout\ $ (\mux_IN_ULA_4_1|Mux19~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001000000000000000000000000000000001001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux17~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux19~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux18~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	combout => \ULA1|LessThan0~10_combout\);

-- Location: LABCELL_X74_Y40_N9
\ULA1|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~6_combout\ = ( \mux_IN_ULA_4_2|Mux21~0_combout\ & ( \mux_IN_ULA_4_1|Mux21~0_combout\ & ( !\mux_IN_ULA_4_2|Mux20~0_combout\ $ (\mux_IN_ULA_4_1|Mux20~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux21~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux21~0_combout\ & ( !\mux_IN_ULA_4_2|Mux20~0_combout\ $ (\mux_IN_ULA_4_1|Mux20~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101000000000000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux20~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux21~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	combout => \ULA1|LessThan0~6_combout\);

-- Location: LABCELL_X74_Y40_N42
\ULA1|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~7_combout\ = ( \ULA1|LessThan0~6_combout\ & ( (!\mux_IN_ULA_4_1|Mux22~0_combout\ & (!\mux_IN_ULA_4_2|Mux22~0_combout\ & (!\mux_IN_ULA_4_2|Mux23~0_combout\ $ (\mux_IN_ULA_4_1|Mux23~0_combout\)))) # (\mux_IN_ULA_4_1|Mux22~0_combout\ & 
-- (\mux_IN_ULA_4_2|Mux22~0_combout\ & (!\mux_IN_ULA_4_2|Mux23~0_combout\ $ (\mux_IN_ULA_4_1|Mux23~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000010010000011000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux23~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux22~0_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~6_combout\,
	combout => \ULA1|LessThan0~7_combout\);

-- Location: LABCELL_X79_Y38_N27
\ULA1|LessThan0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~13_combout\ = ( \mux_IN_ULA_4_1|Mux16~3_combout\ & ( (\ULA1|LessThan0~12_combout\ & (\mux_IN_ULA_4_2|Mux16~0_combout\ & (!\mux_IN_ULA_4_2|Mux15~0_combout\ $ (\mux_IN_ULA_4_1|Mux15~0_combout\)))) ) ) # ( !\mux_IN_ULA_4_1|Mux16~3_combout\ & 
-- ( (\ULA1|LessThan0~12_combout\ & (!\mux_IN_ULA_4_2|Mux16~0_combout\ & (!\mux_IN_ULA_4_2|Mux15~0_combout\ $ (\mux_IN_ULA_4_1|Mux15~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000010000010000000001000000000100000000010000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_LessThan0~12_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux15~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux16~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux16~3_combout\,
	combout => \ULA1|LessThan0~13_combout\);

-- Location: LABCELL_X83_Y38_N18
\ULA1|LessThan0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~11_combout\ = ( \mux_IN_ULA_4_1|Mux19~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ & ( (\mux_IN_ULA_4_2|Mux18~0_combout\ & (!\mux_IN_ULA_4_1|Mux18~0_combout\ & \mux_IN_ULA_4_2|Mux17~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux19~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ & ( (\mux_IN_ULA_4_2|Mux17~0_combout\ & ((!\mux_IN_ULA_4_2|Mux18~0_combout\ & (\mux_IN_ULA_4_2|Mux19~0_combout\ & !\mux_IN_ULA_4_1|Mux18~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux18~0_combout\ & ((!\mux_IN_ULA_4_1|Mux18~0_combout\) # (\mux_IN_ULA_4_2|Mux19~0_combout\))))) ) ) ) # ( \mux_IN_ULA_4_1|Mux19~0_combout\ & ( !\mux_IN_ULA_4_1|Mux17~0_combout\ & ( ((\mux_IN_ULA_4_2|Mux18~0_combout\ & 
-- !\mux_IN_ULA_4_1|Mux18~0_combout\)) # (\mux_IN_ULA_4_2|Mux17~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux19~0_combout\ & ( !\mux_IN_ULA_4_1|Mux17~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux18~0_combout\ & (\mux_IN_ULA_4_2|Mux19~0_combout\ & 
-- !\mux_IN_ULA_4_1|Mux18~0_combout\)) # (\mux_IN_ULA_4_2|Mux18~0_combout\ & ((!\mux_IN_ULA_4_1|Mux18~0_combout\) # (\mux_IN_ULA_4_2|Mux19~0_combout\)))) # (\mux_IN_ULA_4_2|Mux17~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000111111111010100001111111100000000011100010000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux18~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux19~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux17~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	combout => \ULA1|LessThan0~11_combout\);

-- Location: LABCELL_X74_Y40_N24
\ULA1|LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~8_combout\ = ( \mux_IN_ULA_4_1|Mux20~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux21~0_combout\ & (\mux_IN_ULA_4_2|Mux20~0_combout\ & \mux_IN_ULA_4_2|Mux21~0_combout\)) ) ) # ( !\mux_IN_ULA_4_1|Mux20~0_combout\ & ( 
-- ((!\mux_IN_ULA_4_1|Mux21~0_combout\ & \mux_IN_ULA_4_2|Mux21~0_combout\)) # (\mux_IN_ULA_4_2|Mux20~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111001111000011111100111100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux20~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux21~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	combout => \ULA1|LessThan0~8_combout\);

-- Location: LABCELL_X74_Y40_N18
\ULA1|LessThan0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~9_combout\ = ( \mux_IN_ULA_4_2|Mux22~0_combout\ & ( !\ULA1|LessThan0~8_combout\ & ( (!\ULA1|LessThan0~6_combout\) # ((\mux_IN_ULA_4_1|Mux22~0_combout\ & ((!\mux_IN_ULA_4_2|Mux23~0_combout\) # (\mux_IN_ULA_4_1|Mux23~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux22~0_combout\ & ( !\ULA1|LessThan0~8_combout\ & ( ((!\ULA1|LessThan0~6_combout\) # ((!\mux_IN_ULA_4_2|Mux23~0_combout\) # (\mux_IN_ULA_4_1|Mux23~0_combout\))) # (\mux_IN_ULA_4_1|Mux22~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111011111110111011100110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datab => \ULA1|ALT_INV_LessThan0~6_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux23~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux22~0_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~8_combout\,
	combout => \ULA1|LessThan0~9_combout\);

-- Location: MLABCELL_X82_Y41_N33
\ULA1|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~3_combout\ = ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux28~0_combout\ & \mux_IN_ULA_4_2|Mux28~1_combout\) ) ) # ( !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux28~0_combout\ & 
-- ((\mux_IN_ULA_4_2|Mux28~1_combout\) # (\mux_IN_ULA_4_2|Mux29~1_combout\))) # (\mux_IN_ULA_4_1|Mux28~0_combout\ & (\mux_IN_ULA_4_2|Mux29~1_combout\ & \mux_IN_ULA_4_2|Mux28~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010111011001000101011101100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	combout => \ULA1|LessThan0~3_combout\);

-- Location: MLABCELL_X82_Y41_N45
\ULA1|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~4_combout\ = ( \mux_IN_ULA_4_1|Mux25~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (\mux_IN_ULA_4_2|Mux26~1_combout\ & (\mux_IN_ULA_4_2|Mux24~0_combout\ & (!\mux_IN_ULA_4_1|Mux26~0_combout\ & \mux_IN_ULA_4_2|Mux25~1_combout\))) ) ) ) 
-- # ( !\mux_IN_ULA_4_1|Mux25~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (\mux_IN_ULA_4_2|Mux24~0_combout\ & (((\mux_IN_ULA_4_2|Mux26~1_combout\ & !\mux_IN_ULA_4_1|Mux26~0_combout\)) # (\mux_IN_ULA_4_2|Mux25~1_combout\))) ) ) ) # ( 
-- \mux_IN_ULA_4_1|Mux25~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( ((\mux_IN_ULA_4_2|Mux26~1_combout\ & (!\mux_IN_ULA_4_1|Mux26~0_combout\ & \mux_IN_ULA_4_2|Mux25~1_combout\))) # (\mux_IN_ULA_4_2|Mux24~0_combout\) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux25~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( (((\mux_IN_ULA_4_2|Mux26~1_combout\ & !\mux_IN_ULA_4_1|Mux26~0_combout\)) # (\mux_IN_ULA_4_2|Mux25~1_combout\)) # (\mux_IN_ULA_4_2|Mux24~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001111111111001100110111001100010000001100110000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux26~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux24~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux25~1_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	combout => \ULA1|LessThan0~4_combout\);

-- Location: MLABCELL_X82_Y41_N36
\ULA1|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~0_combout\ = ( \mux_IN_ULA_4_1|Mux25~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (\mux_IN_ULA_4_2|Mux24~0_combout\ & (\mux_IN_ULA_4_2|Mux25~1_combout\ & (!\mux_IN_ULA_4_2|Mux26~1_combout\ $ (\mux_IN_ULA_4_1|Mux26~0_combout\)))) ) ) 
-- ) # ( !\mux_IN_ULA_4_1|Mux25~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (\mux_IN_ULA_4_2|Mux24~0_combout\ & (!\mux_IN_ULA_4_2|Mux25~1_combout\ & (!\mux_IN_ULA_4_2|Mux26~1_combout\ $ (\mux_IN_ULA_4_1|Mux26~0_combout\)))) ) ) ) # ( 
-- \mux_IN_ULA_4_1|Mux25~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux24~0_combout\ & (\mux_IN_ULA_4_2|Mux25~1_combout\ & (!\mux_IN_ULA_4_2|Mux26~1_combout\ $ (\mux_IN_ULA_4_1|Mux26~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux25~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux24~0_combout\ & (!\mux_IN_ULA_4_2|Mux25~1_combout\ & (!\mux_IN_ULA_4_2|Mux26~1_combout\ $ (\mux_IN_ULA_4_1|Mux26~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000000010000000010000100000000100000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux26~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux24~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux25~1_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	combout => \ULA1|LessThan0~0_combout\);

-- Location: MLABCELL_X82_Y41_N30
\ULA1|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~1_combout\ = ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( (\mux_IN_ULA_4_2|Mux29~1_combout\ & (!\mux_IN_ULA_4_1|Mux28~0_combout\ $ (\mux_IN_ULA_4_2|Mux28~1_combout\))) ) ) # ( !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (!\mux_IN_ULA_4_1|Mux28~0_combout\ $ (\mux_IN_ULA_4_2|Mux28~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	combout => \ULA1|LessThan0~1_combout\);

-- Location: MLABCELL_X82_Y41_N15
\ULA1|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~2_combout\ = ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\ULA1|LessThan0~1_combout\ & !\mux_IN_ULA_4_1|Mux31~0_combout\))) ) ) # ( !\mux_IN_ULA_4_1|Mux30~0_combout\ & ( 
-- (\ULA1|LessThan0~1_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\ & !\mux_IN_ULA_4_1|Mux31~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000011000001110000001100000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \ULA1|ALT_INV_LessThan0~1_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	combout => \ULA1|LessThan0~2_combout\);

-- Location: MLABCELL_X82_Y41_N48
\ULA1|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~5_combout\ = ( \ULA1|LessThan0~0_combout\ & ( \ULA1|LessThan0~2_combout\ & ( (!\ULA1|LessThan0~4_combout\ & (!\mux_IN_ULA_4_2|Mux27~0_combout\ & \mux_IN_ULA_4_1|Mux27~0_combout\)) ) ) ) # ( !\ULA1|LessThan0~0_combout\ & ( 
-- \ULA1|LessThan0~2_combout\ & ( !\ULA1|LessThan0~4_combout\ ) ) ) # ( \ULA1|LessThan0~0_combout\ & ( !\ULA1|LessThan0~2_combout\ & ( (!\ULA1|LessThan0~4_combout\ & ((!\ULA1|LessThan0~3_combout\ & ((!\mux_IN_ULA_4_2|Mux27~0_combout\) # 
-- (\mux_IN_ULA_4_1|Mux27~0_combout\))) # (\ULA1|LessThan0~3_combout\ & (!\mux_IN_ULA_4_2|Mux27~0_combout\ & \mux_IN_ULA_4_1|Mux27~0_combout\)))) ) ) ) # ( !\ULA1|LessThan0~0_combout\ & ( !\ULA1|LessThan0~2_combout\ & ( !\ULA1|LessThan0~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100100000001100100011001100110011000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_LessThan0~3_combout\,
	datab => \ULA1|ALT_INV_LessThan0~4_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datae => \ULA1|ALT_INV_LessThan0~0_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~2_combout\,
	combout => \ULA1|LessThan0~5_combout\);

-- Location: LABCELL_X73_Y40_N24
\ULA1|LessThan0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~14_combout\ = ( \ULA1|LessThan0~9_combout\ & ( \ULA1|LessThan0~5_combout\ & ( (\ULA1|LessThan0~13_combout\ & \ULA1|LessThan0~11_combout\) ) ) ) # ( !\ULA1|LessThan0~9_combout\ & ( \ULA1|LessThan0~5_combout\ & ( (\ULA1|LessThan0~13_combout\ 
-- & ((\ULA1|LessThan0~11_combout\) # (\ULA1|LessThan0~10_combout\))) ) ) ) # ( \ULA1|LessThan0~9_combout\ & ( !\ULA1|LessThan0~5_combout\ & ( (\ULA1|LessThan0~13_combout\ & (((\ULA1|LessThan0~10_combout\ & \ULA1|LessThan0~7_combout\)) # 
-- (\ULA1|LessThan0~11_combout\))) ) ) ) # ( !\ULA1|LessThan0~9_combout\ & ( !\ULA1|LessThan0~5_combout\ & ( (\ULA1|LessThan0~13_combout\ & ((\ULA1|LessThan0~11_combout\) # (\ULA1|LessThan0~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000000010000111100000101000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_LessThan0~10_combout\,
	datab => \ULA1|ALT_INV_LessThan0~7_combout\,
	datac => \ULA1|ALT_INV_LessThan0~13_combout\,
	datad => \ULA1|ALT_INV_LessThan0~11_combout\,
	datae => \ULA1|ALT_INV_LessThan0~9_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~5_combout\,
	combout => \ULA1|LessThan0~14_combout\);

-- Location: LABCELL_X74_Y40_N48
\ULA1|LessThan0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~25_combout\ = ( \ULA1|LessThan0~16_combout\ & ( \ULA1|LessThan0~14_combout\ & ( (\ULA1|LessThan0~24_combout\ & ((!\ULA1|LessThan0~21_combout\) # ((!\ULA1|LessThan0~17_combout\ & !\ULA1|LessThan0~18_combout\)))) ) ) ) # ( 
-- !\ULA1|LessThan0~16_combout\ & ( \ULA1|LessThan0~14_combout\ & ( (\ULA1|LessThan0~24_combout\ & ((!\ULA1|LessThan0~21_combout\) # ((!\ULA1|LessThan0~17_combout\ & !\ULA1|LessThan0~18_combout\)))) ) ) ) # ( \ULA1|LessThan0~16_combout\ & ( 
-- !\ULA1|LessThan0~14_combout\ & ( (\ULA1|LessThan0~24_combout\ & ((!\ULA1|LessThan0~21_combout\) # (!\ULA1|LessThan0~18_combout\))) ) ) ) # ( !\ULA1|LessThan0~16_combout\ & ( !\ULA1|LessThan0~14_combout\ & ( (\ULA1|LessThan0~24_combout\ & 
-- ((!\ULA1|LessThan0~21_combout\) # ((!\ULA1|LessThan0~17_combout\ & !\ULA1|LessThan0~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101010000000001111101000000000111010100000000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_LessThan0~21_combout\,
	datab => \ULA1|ALT_INV_LessThan0~17_combout\,
	datac => \ULA1|ALT_INV_LessThan0~18_combout\,
	datad => \ULA1|ALT_INV_LessThan0~24_combout\,
	datae => \ULA1|ALT_INV_LessThan0~16_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~14_combout\,
	combout => \ULA1|LessThan0~25_combout\);

-- Location: LABCELL_X74_Y40_N36
\ULA1|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux31~5_combout\ = ( \ULA1|Mux31~1_combout\ & ( \ULA1|LessThan0~25_combout\ & ( (\operaULA|Mux5~0_combout\ & (((\ULA1|Mux31~2_combout\ & \ULA1|Mux31~3_combout\)) # (\ULA1|Mux31~4_combout\))) ) ) ) # ( !\ULA1|Mux31~1_combout\ & ( 
-- \ULA1|LessThan0~25_combout\ & ( (\operaULA|Mux5~0_combout\ & (((\ULA1|Mux31~2_combout\ & \ULA1|Mux31~3_combout\)) # (\ULA1|Mux31~4_combout\))) ) ) ) # ( \ULA1|Mux31~1_combout\ & ( !\ULA1|LessThan0~25_combout\ & ( (\operaULA|Mux5~0_combout\ & 
-- ((\ULA1|Mux31~3_combout\) # (\ULA1|Mux31~4_combout\))) ) ) ) # ( !\ULA1|Mux31~1_combout\ & ( !\ULA1|LessThan0~25_combout\ & ( (\operaULA|Mux5~0_combout\ & (((\ULA1|Mux31~2_combout\ & \ULA1|Mux31~3_combout\)) # (\ULA1|Mux31~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010011000000110011001100000011000100110000001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux31~2_combout\,
	datab => \operaULA|ALT_INV_Mux5~0_combout\,
	datac => \ULA1|ALT_INV_Mux31~4_combout\,
	datad => \ULA1|ALT_INV_Mux31~3_combout\,
	datae => \ULA1|ALT_INV_Mux31~1_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~25_combout\,
	combout => \ULA1|Mux31~5_combout\);

-- Location: LABCELL_X80_Y41_N30
\ULA1|sig_output~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~3_combout\ = ( \mux_IN_ULA_4_1|Mux31~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	combout => \ULA1|sig_output~3_combout\);

-- Location: LABCELL_X75_Y41_N36
\ULA1|sig_output~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~0_combout\ = ( \ULA1|ShiftLeft0~5_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (\ULA1|Mux1~1_combout\ & (!\mux_IN_ULA_4_2|Mux27~0_combout\ & \mux_IN_ULA_4_1|Mux31~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \ULA1|ALT_INV_Mux1~1_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	dataf => \ULA1|ALT_INV_ShiftLeft0~5_combout\,
	combout => \ULA1|sig_output~0_combout\);

-- Location: MLABCELL_X82_Y40_N36
\rtl~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~0_combout\ = ( \ULA1|Add2~1_sumout\ & ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & (\mux_IN_ULA_4_1|Mux29~0_combout\)) # (\ULA1|Add2~5_sumout\ & ((\mux_IN_ULA_4_1|Mux28~0_combout\))) ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( 
-- \mux_IN_ULA_4_1|Mux30~0_combout\ & ( (\ULA1|Add2~5_sumout\) # (\mux_IN_ULA_4_1|Mux31~0_combout\) ) ) ) # ( \ULA1|Add2~1_sumout\ & ( !\mux_IN_ULA_4_1|Mux30~0_combout\ & ( (!\ULA1|Add2~5_sumout\ & (\mux_IN_ULA_4_1|Mux29~0_combout\)) # (\ULA1|Add2~5_sumout\ 
-- & ((\mux_IN_ULA_4_1|Mux28~0_combout\))) ) ) ) # ( !\ULA1|Add2~1_sumout\ & ( !\mux_IN_ULA_4_1|Mux30~0_combout\ & ( (\mux_IN_ULA_4_1|Mux31~0_combout\ & !\ULA1|Add2~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	datab => \ULA1|ALT_INV_Add2~5_sumout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datae => \ULA1|ALT_INV_Add2~1_sumout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	combout => \rtl~0_combout\);

-- Location: MLABCELL_X82_Y40_N12
\rtl~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~4_combout\ = ( \rtl~0_combout\ & ( \rtl~3_combout\ & ( (!\ULA1|Add2~9_sumout\ & (((!\ULA1|Add2~13_sumout\) # (\rtl~2_combout\)))) # (\ULA1|Add2~9_sumout\ & (((\ULA1|Add2~13_sumout\)) # (\rtl~1_combout\))) ) ) ) # ( !\rtl~0_combout\ & ( 
-- \rtl~3_combout\ & ( (!\ULA1|Add2~9_sumout\ & (((\ULA1|Add2~13_sumout\ & \rtl~2_combout\)))) # (\ULA1|Add2~9_sumout\ & (((\ULA1|Add2~13_sumout\)) # (\rtl~1_combout\))) ) ) ) # ( \rtl~0_combout\ & ( !\rtl~3_combout\ & ( (!\ULA1|Add2~9_sumout\ & 
-- (((!\ULA1|Add2~13_sumout\) # (\rtl~2_combout\)))) # (\ULA1|Add2~9_sumout\ & (\rtl~1_combout\ & (!\ULA1|Add2~13_sumout\))) ) ) ) # ( !\rtl~0_combout\ & ( !\rtl~3_combout\ & ( (!\ULA1|Add2~9_sumout\ & (((\ULA1|Add2~13_sumout\ & \rtl~2_combout\)))) # 
-- (\ULA1|Add2~9_sumout\ & (\rtl~1_combout\ & (!\ULA1|Add2~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~9_sumout\,
	datab => \ALT_INV_rtl~1_combout\,
	datac => \ULA1|ALT_INV_Add2~13_sumout\,
	datad => \ALT_INV_rtl~2_combout\,
	datae => \ALT_INV_rtl~0_combout\,
	dataf => \ALT_INV_rtl~3_combout\,
	combout => \rtl~4_combout\);

-- Location: LABCELL_X77_Y39_N51
\ULA1|sig_output~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~1_combout\ = ( \rtl~9_combout\ & ( (\ULA1|Add2~17_sumout\) # (\rtl~4_combout\) ) ) # ( !\rtl~9_combout\ & ( (\rtl~4_combout\ & !\ULA1|Add2~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~4_combout\,
	datac => \ULA1|ALT_INV_Add2~17_sumout\,
	dataf => \ALT_INV_rtl~9_combout\,
	combout => \ULA1|sig_output~1_combout\);

-- Location: LABCELL_X77_Y39_N45
\ULA1|sig_output~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~2_combout\ = ( !\ULA1|sig_output~0_combout\ & ( \ULA1|sig_output~1_combout\ & ( (!\ULA1|ShiftRight0~4_combout\) # (((!\ULA1|ShiftRight0~2_combout\) # (!\mux_IN_ULA_4_2|Mux0~0_combout\)) # (\ULA1|Add2~21_sumout\)) ) ) ) # ( 
-- !\ULA1|sig_output~0_combout\ & ( !\ULA1|sig_output~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111110110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftRight0~4_combout\,
	datab => \ULA1|ALT_INV_Add2~21_sumout\,
	datac => \ULA1|ALT_INV_ShiftRight0~2_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_sig_output~0_combout\,
	dataf => \ULA1|ALT_INV_sig_output~1_combout\,
	combout => \ULA1|sig_output~2_combout\);

-- Location: MLABCELL_X78_Y42_N42
\rtl~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~10_combout\ = ( \mux_IN_ULA_4_1|Mux28~0_combout\ & ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( (\mux_IN_ULA_4_1|Mux29~0_combout\) # (\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux28~0_combout\ & ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux29~0_combout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux28~0_combout\ & ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux31~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux30~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux28~0_combout\ & ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux31~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux30~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	combout => \rtl~10_combout\);

-- Location: MLABCELL_X78_Y42_N30
\rtl~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~14_combout\ = ( \rtl~13_combout\ & ( \rtl~11_combout\ & ( ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~10_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~12_combout\))) # (\mux_IN_ULA_4_2|Mux28~1_combout\) ) ) ) # ( !\rtl~13_combout\ & ( 
-- \rtl~11_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (((\rtl~10_combout\) # (\mux_IN_ULA_4_2|Mux28~1_combout\)))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~12_combout\ & (!\mux_IN_ULA_4_2|Mux28~1_combout\))) ) ) ) # ( \rtl~13_combout\ & ( 
-- !\rtl~11_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~1_combout\ & (((!\mux_IN_ULA_4_2|Mux28~1_combout\ & \rtl~10_combout\)))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (((\mux_IN_ULA_4_2|Mux28~1_combout\)) # (\rtl~12_combout\))) ) ) ) # ( !\rtl~13_combout\ & ( 
-- !\rtl~11_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~1_combout\ & ((!\mux_IN_ULA_4_2|Mux29~1_combout\ & ((\rtl~10_combout\))) # (\mux_IN_ULA_4_2|Mux29~1_combout\ & (\rtl~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~12_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~1_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~1_combout\,
	datad => \ALT_INV_rtl~10_combout\,
	datae => \ALT_INV_rtl~13_combout\,
	dataf => \ALT_INV_rtl~11_combout\,
	combout => \rtl~14_combout\);

-- Location: MLABCELL_X78_Y42_N54
\ULA1|ShiftRight2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight2~0_combout\ = ( \rtl~19_combout\ & ( \rtl~14_combout\ & ( (\ULA1|ShiftLeft0~5_combout\) # (\mux_IN_ULA_4_1|Mux0~0_combout\) ) ) ) # ( !\rtl~19_combout\ & ( \rtl~14_combout\ & ( (!\ULA1|ShiftLeft0~5_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|ShiftLeft0~5_combout\ & (!\mux_IN_ULA_4_2|Mux27~0_combout\)) ) ) ) # ( \rtl~19_combout\ & ( !\rtl~14_combout\ & ( (!\ULA1|ShiftLeft0~5_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # 
-- (\ULA1|ShiftLeft0~5_combout\ & (\mux_IN_ULA_4_2|Mux27~0_combout\)) ) ) ) # ( !\rtl~19_combout\ & ( !\rtl~14_combout\ & ( (\mux_IN_ULA_4_1|Mux0~0_combout\ & !\ULA1|ShiftLeft0~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110101010100001111101010100000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_ShiftLeft0~5_combout\,
	datae => \ALT_INV_rtl~19_combout\,
	dataf => \ALT_INV_rtl~14_combout\,
	combout => \ULA1|ShiftRight2~0_combout\);

-- Location: LABCELL_X77_Y39_N54
\ULA1|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux31~0_combout\ = ( \ULA1|sig_output~2_combout\ & ( \ULA1|ShiftRight2~0_combout\ & ( (!\ULA1|Mux28~0_combout\ & ((!\ULA1|Mux28~1_combout\ & ((\ULA1|Add0~1_sumout\))) # (\ULA1|Mux28~1_combout\ & (\ULA1|sig_output~3_combout\)))) # 
-- (\ULA1|Mux28~0_combout\ & (((!\ULA1|Mux28~1_combout\)))) ) ) ) # ( !\ULA1|sig_output~2_combout\ & ( \ULA1|ShiftRight2~0_combout\ & ( ((!\ULA1|Mux28~1_combout\ & ((\ULA1|Add0~1_sumout\))) # (\ULA1|Mux28~1_combout\ & (\ULA1|sig_output~3_combout\))) # 
-- (\ULA1|Mux28~0_combout\) ) ) ) # ( \ULA1|sig_output~2_combout\ & ( !\ULA1|ShiftRight2~0_combout\ & ( (!\ULA1|Mux28~0_combout\ & ((!\ULA1|Mux28~1_combout\ & ((\ULA1|Add0~1_sumout\))) # (\ULA1|Mux28~1_combout\ & (\ULA1|sig_output~3_combout\)))) ) ) ) # ( 
-- !\ULA1|sig_output~2_combout\ & ( !\ULA1|ShiftRight2~0_combout\ & ( (!\ULA1|Mux28~0_combout\ & ((!\ULA1|Mux28~1_combout\ & ((\ULA1|Add0~1_sumout\))) # (\ULA1|Mux28~1_combout\ & (\ULA1|sig_output~3_combout\)))) # (\ULA1|Mux28~0_combout\ & 
-- (((\ULA1|Mux28~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001110111000011000100010000111111011101110011111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_sig_output~3_combout\,
	datab => \ULA1|ALT_INV_Mux28~0_combout\,
	datac => \ULA1|ALT_INV_Add0~1_sumout\,
	datad => \ULA1|ALT_INV_Mux28~1_combout\,
	datae => \ULA1|ALT_INV_sig_output~2_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight2~0_combout\,
	combout => \ULA1|Mux31~0_combout\);

-- Location: LABCELL_X74_Y40_N57
\ULA1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~1_combout\ = ( \ULA1|Mux31~0_combout\ & ( (!\ULA1|Mux31~5_combout\ & (!\ULA1|Mux16~1_combout\ & \operaULA|Mux5~0_combout\)) ) ) # ( !\ULA1|Mux31~0_combout\ & ( (!\ULA1|Mux31~5_combout\ & ((!\operaULA|Mux5~0_combout\ & 
-- ((!\ULA1|Mux16~0_combout\))) # (\operaULA|Mux5~0_combout\ & (!\ULA1|Mux16~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100000001000101010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux31~5_combout\,
	datab => \ULA1|ALT_INV_Mux16~1_combout\,
	datac => \operaULA|ALT_INV_Mux5~0_combout\,
	datad => \ULA1|ALT_INV_Mux16~0_combout\,
	dataf => \ULA1|ALT_INV_Mux31~0_combout\,
	combout => \ULA1|Equal0~1_combout\);

-- Location: LABCELL_X75_Y41_N42
\ULA1|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~2_combout\ = ( !\ULA1|Mux17~10_combout\ & ( !\ULA1|Mux17~11_combout\ & ( (\ULA1|Mux18~6_combout\ & (\ULA1|Mux17~15_combout\ & (!\ULA1|Mux18~1_combout\ & !\ULA1|Mux18~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux18~6_combout\,
	datab => \ULA1|ALT_INV_Mux17~15_combout\,
	datac => \ULA1|ALT_INV_Mux18~1_combout\,
	datad => \ULA1|ALT_INV_Mux18~2_combout\,
	datae => \ULA1|ALT_INV_Mux17~10_combout\,
	dataf => \ULA1|ALT_INV_Mux17~11_combout\,
	combout => \ULA1|Equal0~2_combout\);

-- Location: LABCELL_X74_Y40_N12
\ULA1|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~3_combout\ = ( \ULA1|Mux14~8_combout\ & ( \ULA1|Equal0~2_combout\ & ( (!\ULA1|Mux14~9_combout\ & (!\ULA1|Mux15~3_combout\ & (!\ULA1|Mux3~8_combout\ & \ULA1|Equal0~1_combout\))) ) ) ) # ( !\ULA1|Mux14~8_combout\ & ( \ULA1|Equal0~2_combout\ & ( 
-- (!\ULA1|Mux14~9_combout\ & (!\ULA1|Mux3~8_combout\ & \ULA1|Equal0~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~9_combout\,
	datab => \ULA1|ALT_INV_Mux15~3_combout\,
	datac => \ULA1|ALT_INV_Mux3~8_combout\,
	datad => \ULA1|ALT_INV_Equal0~1_combout\,
	datae => \ULA1|ALT_INV_Mux14~8_combout\,
	dataf => \ULA1|ALT_INV_Equal0~2_combout\,
	combout => \ULA1|Equal0~3_combout\);

-- Location: LABCELL_X74_Y38_N18
\ULA1|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~7_combout\ = ( \ULA1|Mux9~1_combout\ & ( (!\ULA1|Mux10~2_combout\ & (!\ULA1|Mux9~2_combout\ & !\ULA1|Mux15~3_combout\)) ) ) # ( !\ULA1|Mux9~1_combout\ & ( (!\ULA1|Mux10~2_combout\ & (!\ULA1|Mux9~2_combout\ & ((!\ULA1|Mux10~1_combout\) # 
-- (!\ULA1|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000000101000001000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux10~2_combout\,
	datab => \ULA1|ALT_INV_Mux10~1_combout\,
	datac => \ULA1|ALT_INV_Mux9~2_combout\,
	datad => \ULA1|ALT_INV_Mux15~3_combout\,
	dataf => \ULA1|ALT_INV_Mux9~1_combout\,
	combout => \ULA1|Equal0~7_combout\);

-- Location: LABCELL_X74_Y38_N24
\ULA1|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~6_combout\ = ( \ULA1|Mux11~1_combout\ & ( (!\ULA1|Mux15~4_combout\ & (!\ULA1|Mux15~3_combout\ & !\ULA1|Mux11~2_combout\)) ) ) # ( !\ULA1|Mux11~1_combout\ & ( (!\ULA1|Mux15~4_combout\ & (!\ULA1|Mux11~2_combout\ & ((!\ULA1|Mux15~3_combout\) # 
-- (!\ULA1|Mux15~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000000101000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux15~4_combout\,
	datab => \ULA1|ALT_INV_Mux15~3_combout\,
	datac => \ULA1|ALT_INV_Mux11~2_combout\,
	datad => \ULA1|ALT_INV_Mux15~2_combout\,
	dataf => \ULA1|ALT_INV_Mux11~1_combout\,
	combout => \ULA1|Equal0~6_combout\);

-- Location: LABCELL_X74_Y38_N54
\ULA1|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~8_combout\ = ( \ULA1|Mux8~1_combout\ & ( (!\ULA1|Mux15~3_combout\ & (!\ULA1|Mux7~2_combout\ & !\ULA1|Mux8~2_combout\)) ) ) # ( !\ULA1|Mux8~1_combout\ & ( (!\ULA1|Mux7~2_combout\ & (!\ULA1|Mux8~2_combout\ & ((!\ULA1|Mux15~3_combout\) # 
-- (!\ULA1|Mux7~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100000000000110010000000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux15~3_combout\,
	datab => \ULA1|ALT_INV_Mux7~2_combout\,
	datac => \ULA1|ALT_INV_Mux7~1_combout\,
	datad => \ULA1|ALT_INV_Mux8~2_combout\,
	dataf => \ULA1|ALT_INV_Mux8~1_combout\,
	combout => \ULA1|Equal0~8_combout\);

-- Location: LABCELL_X75_Y38_N30
\ULA1|Equal0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~13_combout\ = ( !\ULA1|Mux4~2_combout\ & ( \ULA1|Mux20~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ULA1|ALT_INV_Mux20~6_combout\,
	dataf => \ULA1|ALT_INV_Mux4~2_combout\,
	combout => \ULA1|Equal0~13_combout\);

-- Location: MLABCELL_X78_Y38_N42
\ULA1|Equal0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~12_combout\ = ( \ULA1|Mux20~1_combout\ & ( \ULA1|Mux21~1_combout\ & ( (!\ULA1|Mux19~0_combout\ & ((!\ULA1|Mux15~3_combout\) # (!\ULA1|Mux4~1_combout\))) ) ) ) # ( !\ULA1|Mux20~1_combout\ & ( \ULA1|Mux21~1_combout\ & ( (!\ULA1|Mux19~0_combout\ 
-- & ((!\ULA1|Mux15~3_combout\) # (!\ULA1|Mux4~1_combout\))) ) ) ) # ( \ULA1|Mux20~1_combout\ & ( !\ULA1|Mux21~1_combout\ & ( (!\ULA1|Mux19~0_combout\ & ((!\ULA1|Mux15~3_combout\) # (!\ULA1|Mux4~1_combout\))) ) ) ) # ( !\ULA1|Mux20~1_combout\ & ( 
-- !\ULA1|Mux21~1_combout\ & ( (!\ULA1|Mux15~3_combout\ & ((!\ULA1|Mux27~2_combout\) # ((!\ULA1|Mux19~0_combout\)))) # (\ULA1|Mux15~3_combout\ & (!\ULA1|Mux4~1_combout\ & ((!\ULA1|Mux27~2_combout\) # (!\ULA1|Mux19~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001000111110100000000011111010000000001111101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux15~3_combout\,
	datab => \ULA1|ALT_INV_Mux27~2_combout\,
	datac => \ULA1|ALT_INV_Mux4~1_combout\,
	datad => \ULA1|ALT_INV_Mux19~0_combout\,
	datae => \ULA1|ALT_INV_Mux20~1_combout\,
	dataf => \ULA1|ALT_INV_Mux21~1_combout\,
	combout => \ULA1|Equal0~12_combout\);

-- Location: LABCELL_X74_Y38_N42
\ULA1|Equal0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~9_combout\ = ( \ULA1|Mux21~5_combout\ & ( \ULA1|Equal0~12_combout\ & ( (\ULA1|Equal0~13_combout\ & ((!\ULA1|Mux19~2_combout\) # ((!\ULA1|Mux20~2_combout\ & !\ULA1|Mux21~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux20~2_combout\,
	datab => \ULA1|ALT_INV_Mux21~2_combout\,
	datac => \ULA1|ALT_INV_Equal0~13_combout\,
	datad => \ULA1|ALT_INV_Mux19~2_combout\,
	datae => \ULA1|ALT_INV_Mux21~5_combout\,
	dataf => \ULA1|ALT_INV_Equal0~12_combout\,
	combout => \ULA1|Equal0~9_combout\);

-- Location: LABCELL_X74_Y38_N6
\ULA1|Equal0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~10_combout\ = ( !\ULA1|Mux5~2_combout\ & ( \ULA1|Equal0~9_combout\ & ( (\ULA1|Equal0~7_combout\ & (\ULA1|Equal0~6_combout\ & (\ULA1|Equal0~8_combout\ & !\ULA1|Mux6~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Equal0~7_combout\,
	datab => \ULA1|ALT_INV_Equal0~6_combout\,
	datac => \ULA1|ALT_INV_Equal0~8_combout\,
	datad => \ULA1|ALT_INV_Mux6~2_combout\,
	datae => \ULA1|ALT_INV_Mux5~2_combout\,
	dataf => \ULA1|ALT_INV_Equal0~9_combout\,
	combout => \ULA1|Equal0~10_combout\);

-- Location: LABCELL_X77_Y40_N6
\ULA1|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~5_combout\ = ( !\ULA1|Mux29~5_combout\ & ( !\ULA1|Mux27~7_combout\ & ( (!\ULA1|Mux30~6_combout\ & (!\ULA1|Mux28~24_combout\ & (!\ULA1|Mux26~6_combout\ & !\ULA1|Mux0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux30~6_combout\,
	datab => \ULA1|ALT_INV_Mux28~24_combout\,
	datac => \ULA1|ALT_INV_Mux26~6_combout\,
	datad => \ULA1|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_Mux29~5_combout\,
	dataf => \ULA1|ALT_INV_Mux27~7_combout\,
	combout => \ULA1|Equal0~5_combout\);

-- Location: LABCELL_X75_Y40_N36
\ULA1|Equal0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~11_combout\ = ( \ULA1|Equal0~10_combout\ & ( \ULA1|Equal0~5_combout\ & ( (\ULA1|Equal0~4_combout\ & (!\ULA1|Mux12~3_combout\ & (\ULA1|Equal0~0_combout\ & \ULA1|Equal0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Equal0~4_combout\,
	datab => \ULA1|ALT_INV_Mux12~3_combout\,
	datac => \ULA1|ALT_INV_Equal0~0_combout\,
	datad => \ULA1|ALT_INV_Equal0~3_combout\,
	datae => \ULA1|ALT_INV_Equal0~10_combout\,
	dataf => \ULA1|ALT_INV_Equal0~5_combout\,
	combout => \ULA1|Equal0~11_combout\);

-- Location: FF_X75_Y40_N38
\PIPE3|Temp[69]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Equal0~11_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp[69]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y40_N45
sig_control_first_muxs : cyclonev_lcell_comb
-- Equation(s):
-- \sig_control_first_muxs~combout\ = ( \controle|controle_de_beq|table|flip2|Temp~DUPLICATE_q\ & ( !\PIPE3|Temp[69]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp[69]~DUPLICATE_q\,
	dataf => \controle|controle_de_beq|table|flip2|ALT_INV_Temp~DUPLICATE_q\,
	combout => \sig_control_first_muxs~combout\);

-- Location: LABCELL_X71_Y38_N54
\PC1|Temp[28]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC1|Temp[28]~0_combout\ = ( \PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ( ((\controle|Mux6~0_combout\ & \controle|controle_de_beq|table|ehbeqadiantado~q\)) # (\sig_control_first_muxs~combout\) ) ) # ( !\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ( 
-- (\controle|Mux6~0_combout\ & \controle|controle_de_beq|table|ehbeqadiantado~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sig_control_first_muxs~combout\,
	datac => \controle|ALT_INV_Mux6~0_combout\,
	datad => \controle|controle_de_beq|table|ALT_INV_ehbeqadiantado~q\,
	dataf => \PIPE_EHBEQ_adiantado2|ALT_INV_Temp~DUPLICATE_q\,
	combout => \PC1|Temp[28]~0_combout\);

-- Location: LABCELL_X74_Y37_N57
\PCP4|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~1_sumout\ = SUM(( \PC1|Temp\(11) ) + ( GND ) + ( \PCP4|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(11),
	cin => \PCP4|Add0~6\,
	sumout => \PCP4|Add0~1_sumout\);

-- Location: FF_X74_Y37_N35
\PIPE1|Temp[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PCP4|Add0~1_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(43));

-- Location: FF_X75_Y37_N29
\PIPE2|Temp[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(43),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(117));

-- Location: LABCELL_X75_Y37_N57
\inPC|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~1_sumout\ = SUM(( \PIPE2|Temp\(10) ) + ( \PIPE2|Temp\(117) ) + ( \inPC|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(117),
	datab => \PIPE2|ALT_INV_Temp\(10),
	cin => \inPC|Add0~6\,
	sumout => \inPC|Add0~1_sumout\);

-- Location: FF_X75_Y37_N58
\PIPE3|Temp[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~1_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(81));

-- Location: LABCELL_X70_Y38_N51
\PRIMEIRO_PIPE_recovery|Temp[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PRIMEIRO_PIPE_recovery|Temp[11]~feeder_combout\ = ( \PC1|Temp\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC1|ALT_INV_Temp\(11),
	combout => \PRIMEIRO_PIPE_recovery|Temp[11]~feeder_combout\);

-- Location: FF_X70_Y38_N53
\PRIMEIRO_PIPE_recovery|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PRIMEIRO_PIPE_recovery|Temp[11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PRIMEIRO_PIPE_recovery|Temp\(11));

-- Location: LABCELL_X70_Y38_N48
\SEGUNDO_PIPE_recovery|Temp[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SEGUNDO_PIPE_recovery|Temp[11]~feeder_combout\ = \PRIMEIRO_PIPE_recovery|Temp\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PRIMEIRO_PIPE_recovery|ALT_INV_Temp\(11),
	combout => \SEGUNDO_PIPE_recovery|Temp[11]~feeder_combout\);

-- Location: FF_X70_Y38_N50
\SEGUNDO_PIPE_recovery|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \SEGUNDO_PIPE_recovery|Temp[11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SEGUNDO_PIPE_recovery|Temp\(11));

-- Location: FF_X75_Y40_N35
\TERCEIRO_PIPE_recovery|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \SEGUNDO_PIPE_recovery|Temp\(11),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TERCEIRO_PIPE_recovery|Temp\(11));

-- Location: LABCELL_X75_Y40_N33
\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~1_sumout\ = SUM(( (!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & (((\PIPE1|Temp\(0))))) # (\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\ & ((!\sig_control_first_muxs~combout\ & (\PIPE1|Temp\(0))) # 
-- (\sig_control_first_muxs~combout\ & ((\TERCEIRO_PIPE_recovery|Temp\(11)))))) ) + ( (\PIPE1|Temp\(43) & ((!\PIPE_EHBEQ_adiantado2|Temp~DUPLICATE_q\) # (!\sig_control_first_muxs~combout\))) ) + ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110001000100000000000000000000111000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE_EHBEQ_adiantado2|ALT_INV_Temp~DUPLICATE_q\,
	datab => \ALT_INV_sig_control_first_muxs~combout\,
	datac => \PIPE1|ALT_INV_Temp\(0),
	datad => \TERCEIRO_PIPE_recovery|ALT_INV_Temp\(11),
	dataf => \PIPE1|ALT_INV_Temp\(43),
	cin => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~6\,
	sumout => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~1_sumout\);

-- Location: LABCELL_X74_Y37_N27
\MUX_CONTROLA_PC|X[11]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_CONTROLA_PC|X[11]~0_combout\ = ( \PCP4|Add0~1_sumout\ & ( \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~1_sumout\ & ( ((!\dinamic_controle~0_combout\) # (\PIPE3|Temp\(81))) # (\PC1|Temp[28]~0_combout\) ) ) ) # ( !\PCP4|Add0~1_sumout\ & ( 
-- \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~1_sumout\ & ( ((\PIPE3|Temp\(81) & \dinamic_controle~0_combout\)) # (\PC1|Temp[28]~0_combout\) ) ) ) # ( \PCP4|Add0~1_sumout\ & ( !\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~1_sumout\ & ( (!\PC1|Temp[28]~0_combout\ & 
-- ((!\dinamic_controle~0_combout\) # (\PIPE3|Temp\(81)))) ) ) ) # ( !\PCP4|Add0~1_sumout\ & ( !\AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~1_sumout\ & ( (!\PC1|Temp[28]~0_combout\ & (\PIPE3|Temp\(81) & \dinamic_controle~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010101010100000101001010101010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp[28]~0_combout\,
	datac => \PIPE3|ALT_INV_Temp\(81),
	datad => \ALT_INV_dinamic_controle~0_combout\,
	datae => \PCP4|ALT_INV_Add0~1_sumout\,
	dataf => \AJUSTA_IMEDIATO_BEQ_PRA_PULO|ALT_INV_Add0~1_sumout\,
	combout => \MUX_CONTROLA_PC|X[11]~0_combout\);

-- Location: FF_X74_Y37_N29
\PC1|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \MUX_CONTROLA_PC|X[11]~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(11));

-- Location: LABCELL_X70_Y38_N6
\memI|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux31~1_combout\ = ( \PC1|Temp\(2) & ( (!\PC1|Temp\(5) & (!\PC1|Temp\(8) & (!\PC1|Temp\(3) & \PC1|Temp\(4)))) ) ) # ( !\PC1|Temp\(2) & ( (!\PC1|Temp\(8) & (!\PC1|Temp\(4) & (!\PC1|Temp\(5) $ (\PC1|Temp\(3))))) # (\PC1|Temp\(8) & (\PC1|Temp\(5) & 
-- (!\PC1|Temp\(3) & \PC1|Temp\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000010000100001000001000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(5),
	datab => \PC1|ALT_INV_Temp\(8),
	datac => \PC1|ALT_INV_Temp\(3),
	datad => \PC1|ALT_INV_Temp\(4),
	dataf => \PC1|ALT_INV_Temp\(2),
	combout => \memI|Mux31~1_combout\);

-- Location: LABCELL_X71_Y38_N45
\memI|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux31~2_combout\ = ( \memI|Mux31~0_combout\ & ( \memI|Mux31~1_combout\ & ( (!\PC1|Temp\(11) & (\PC1|Temp\(10))) # (\PC1|Temp\(11) & ((!\PC1|Temp\(10)) # ((!\memI|Mux2~0_combout\) # (!\memI|Mux2~3_combout\)))) ) ) ) # ( !\memI|Mux31~0_combout\ & ( 
-- \memI|Mux31~1_combout\ & ( (!\PC1|Temp\(11)) # ((!\PC1|Temp\(10)) # ((!\memI|Mux2~0_combout\) # (!\memI|Mux2~3_combout\))) ) ) ) # ( \memI|Mux31~0_combout\ & ( !\memI|Mux31~1_combout\ & ( (!\PC1|Temp\(11)) # ((!\PC1|Temp\(10)) # ((!\memI|Mux2~0_combout\) 
-- # (!\memI|Mux2~3_combout\))) ) ) ) # ( !\memI|Mux31~0_combout\ & ( !\memI|Mux31~1_combout\ & ( (!\PC1|Temp\(11)) # ((!\PC1|Temp\(10)) # ((!\memI|Mux2~0_combout\) # (!\memI|Mux2~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111111111111111011111111111111100111011101110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(11),
	datab => \PC1|ALT_INV_Temp\(10),
	datac => \memI|ALT_INV_Mux2~0_combout\,
	datad => \memI|ALT_INV_Mux2~3_combout\,
	datae => \memI|ALT_INV_Mux31~0_combout\,
	dataf => \memI|ALT_INV_Mux31~1_combout\,
	combout => \memI|Mux31~2_combout\);

-- Location: FF_X71_Y38_N47
\PIPE1|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux31~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(0));

-- Location: MLABCELL_X82_Y39_N12
\controle|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|Mux0~0_combout\ = ( !\PIPE1|Temp[28]~DUPLICATE_q\ & ( (!\PIPE1|Temp\(0) & !\PIPE1|Temp\(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(0),
	datad => \PIPE1|ALT_INV_Temp\(29),
	dataf => \PIPE1|ALT_INV_Temp[28]~DUPLICATE_q\,
	combout => \controle|Mux0~0_combout\);

-- Location: FF_X77_Y42_N35
\PIPE2|Temp[145]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \controle|Mux0~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(145));

-- Location: LABCELL_X77_Y42_N6
\operaULA|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \operaULA|Mux5~0_combout\ = ( \operaULA|Mux1~0_combout\ & ( !\PIPE2|Temp\(145) $ (!\controle|controle_de_beq|table|flip1|Temp~q\) ) ) # ( !\operaULA|Mux1~0_combout\ & ( (!\PIPE2|Temp\(145) & \controle|controle_de_beq|table|flip1|Temp~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE2|ALT_INV_Temp\(145),
	datad => \controle|controle_de_beq|table|flip1|ALT_INV_Temp~q\,
	dataf => \operaULA|ALT_INV_Mux1~0_combout\,
	combout => \operaULA|Mux5~0_combout\);

-- Location: LABCELL_X74_Y40_N45
\ULA1|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux31~6_combout\ = ( \ULA1|Mux31~0_combout\ & ( (!\operaULA|Mux5~0_combout\) # (\ULA1|Mux31~5_combout\) ) ) # ( !\ULA1|Mux31~0_combout\ & ( \ULA1|Mux31~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \operaULA|ALT_INV_Mux5~0_combout\,
	datad => \ULA1|ALT_INV_Mux31~5_combout\,
	dataf => \ULA1|ALT_INV_Mux31~0_combout\,
	combout => \ULA1|Mux31~6_combout\);

-- Location: FF_X74_Y40_N46
\PIPE3|Temp[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux31~6_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(37));

-- Location: FF_X80_Y40_N49
\PIPE4|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(37),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(5));

-- Location: MLABCELL_X52_Y78_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


