{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# git repo crawl\n",
    "\n",
    "该范例里，我们将针对所有包含关键词“property”，为“verilog”语言的repo进行爬取，结果将以 `<repo_name>.zip` 的形式保存在`data\\repos`文件夹下。\n",
    "\n",
    "steps:\n",
    "\n",
    "1. get all repos written in language 'systemverilog';\n",
    "2. filter these repos with rule: keyword 'property' must appear in code;\n",
    "3. download all repos;\n",
    "\n",
    "\n",
    "# github API tutorial\n",
    "\n",
    "* [官方文档](https://docs.github.com/en/rest?apiVersion=2022-11-28)\n",
    "\n",
    "- - [search API](https://docs.github.com/en/rest/search/search?apiVersion=2022-11-28)\n",
    "\n",
    "- - [设置personal token](https://github.com/settings/tokens)\n",
    "\n",
    "* [入门blog](https://blog.csdn.net/weixin_39132520/article/details/114925354)\n",
    "\n",
    "\n",
    "# 注意事项：\n",
    "\n",
    "* github's search API limit is set to return at most 1000 items, therefore we need to split whole query into chunks to retrieve items ranked over 1000\n",
    "\n",
    "* For authenticated requests, 30 requests per minute, For unauthenticated requests, the rate limit allows you to make up to 10 requests per minute. 在code search里，实验来看，只能最快每分钟search 10次，所以我们应该还是属于 unauthenticated，虽然是给了token的（不给token，code search都用不了）。\n",
    "\n",
    "* 对小数据量的repo爬取，同步执行就ok了。如要涉及到更大数据量的爬取，需要分布式，可以参考[这篇博客](https://ask.hellobi.com/blog/lrysjtu/3859)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import time\n",
    "import json\n",
    "import requests\n",
    "\n",
    "import os\n",
    "from os import path as osp\n",
    "\n",
    "import subprocess\n",
    "import wget"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "               MMM.           .MMM\n",
      "               MMMMMMMMMMMMMMMMMMM\n",
      "               MMMMMMMMMMMMMMMMMMM      ____________________________\n",
      "              MMMMMMMMMMMMMMMMMMMMM    |                            |\n",
      "             MMMMMMMMMMMMMMMMMMMMMMM   | Practicality beats purity. |\n",
      "            MMMMMMMMMMMMMMMMMMMMMMMM   |_   ________________________|\n",
      "            MMMM::- -:::::::- -::MMMM    |/\n",
      "             MM~:~ 00~:::::~ 00~:~MM\n",
      "        .. MMMMM::.00:::+:::.00::MMMMM ..\n",
      "              .MM::::: ._. :::::MM.\n",
      "                 MMMM;:::::;MMMM\n",
      "          -MM        MMMMMMM\n",
      "          ^  M+     MMMMMMMMM\n",
      "              MMMMMMM MM MM MM\n",
      "                   MM MM MM MM\n",
      "                   MM MM MM MM\n",
      "                .~~MM~MM~MM~MM~~.\n",
      "             ~~~~MM:~MM~~~MM~:MM~~~~\n",
      "            ~~~~~~==~==~~~==~==~~~~~~\n",
      "             ~~~~~~==~==~==~==~~~~~~\n",
      "                 :~==~==~==~==~~\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from dotenv import load_dotenv\n",
    "import  os\n",
    "_TOKEN = os.getenv('git_token')\n",
    "\n",
    "HEADERS = {'Authorization': f'Bearer {_TOKEN}'}\n",
    "ROOT = '.'\n",
    "\n",
    "def test_api():\n",
    "    url = 'https://api.github.com/octocat'\n",
    "\n",
    "    resp = requests.get(url, headers=HEADERS)\n",
    "    print(resp.content.decode('utf8'))\n",
    "\n",
    "test_api()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'limit': 5000, 'used': 24, 'remaining': 4976, 'reset': 1712736884}"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from github import Github\n",
    "g = Github(_TOKEN)\n",
    "\n",
    "g.get_rate_limit().core.raw_data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 223,
   "metadata": {},
   "outputs": [],
   "source": [
    "def init_dirs(root='.'):\n",
    "    os.makedirs(osp.join(root, 'data'), exist_ok=True)\n",
    "    os.makedirs(osp.join(root, 'data/repos'), exist_ok=True)\n",
    "\n",
    "init_dirs(ROOT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 227,
   "metadata": {},
   "outputs": [],
   "source": [
    "def get_url_repo(query_kw, page_no, stars_ub, item_per_page, lang):\n",
    "      # %20 and + are all legal connectives between query words and properties\n",
    "      # stars:<={stars}&sort=stars&order=desc\n",
    "      url = f\"https://api.github.com/search/repositories?q={query_kw}+language:{lang}+stars:<={stars_ub}&sort=stars&order=desc&page={page_no}&per_page={item_per_page}\"\n",
    "      print(f\"request url: {url}\")\n",
    "      return url\n",
    "\n",
    "\n",
    "def get_results(url, max_retry=5, req_every_k_secs=10):\n",
    "      def _get(url):\n",
    "            resp = requests.get(url, headers=HEADERS)\n",
    "            if resp.status_code == 200:\n",
    "                  txt = resp.content.decode()\n",
    "                  return json.loads(txt)\n",
    "            return None\n",
    "      \n",
    "      while max_retry>0:\n",
    "            results = _get(url)\n",
    "            if (results is not None) and (not results['incomplete_results']):\n",
    "                  return results\n",
    "            print(f'failed to get result from url! retry count: {max_retry}')\n",
    "            time.sleep(req_every_k_secs)\n",
    "            max_retry-=1\n",
    "      return None"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 218,
   "metadata": {},
   "outputs": [],
   "source": [
    "def sample(results, k=1):\n",
    "    print(f\"item count in this return: {len(results['items'])}\")\n",
    "    for item in results['items'][:k]:\n",
    "        print(\"item name: {}, home_page: {}, stars: {}\".format(item['full_name'], item['homepage'], item['stargazers_count']))\n",
    "\n",
    "def save(results, out_path):\n",
    "    with open(out_path, mode='w') as fp:\n",
    "        json.dump(results['items'], indent=4, fp=fp)\n",
    "\n",
    "def div_and_ceil(a, b):\n",
    "    return a // b + int((a % b) != 0)\n",
    "\n",
    "def get_lowest_star(items):\n",
    "    return items[-1]['stargazers_count']\n",
    "\n",
    "def process(url, out_path):\n",
    "    results = None\n",
    "    results = get_results(url)\n",
    "    if results is not None:\n",
    "        save(results, out_path)\n",
    "    return results\n",
    "\n",
    "def get_outpath(page_no):\n",
    "    return osp.join(ROOT, f'data/res_{page_no}.json')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 228,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "request url: https://api.github.com/search/repositories?q=systemverilog+language:systemverilog+stars:<=100000&sort=stars&order=desc&page=1&per_page=100\n",
      "total queried count: 1455\n",
      "item count in this return: 100\n",
      "item name: hdl-util/hdmi, home_page: https://purisa.me/blog/hdmi-released/, stars: 897\n"
     ]
    }
   ],
   "source": [
    "repo_query_kw = 'systemverilog'\n",
    "lang = repo_query_kw\n",
    "\n",
    "req_every_k_secs = 6\n",
    "sample_every_k_pages = 5\n",
    "stars_ub = 100000   # The upper bound of stars for query\n",
    "item_per_page = 100\n",
    "max_retrievable_item_limit = 1000\n",
    "max_pages_per_search = div_and_ceil(max_retrievable_item_limit, item_per_page)\n",
    "\n",
    "results = process(get_url_repo(repo_query_kw, 1, stars_ub, item_per_page, lang), out_path=get_outpath(1))\n",
    "if results is not None:\n",
    "    total_count = results['total_count']\n",
    "    print(f\"total queried count: {total_count}\")\n",
    "    sample(results, k=1)\n",
    "    total_pages = div_and_ceil(total_count, item_per_page)\n",
    "    time.sleep(req_every_k_secs)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 229,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "On page: 2\n",
      "request url: https://api.github.com/search/repositories?q=systemverilog+language:systemverilog+stars:<=100000&sort=stars&order=desc&page=2&per_page=100\n",
      "On page: 3\n",
      "request url: https://api.github.com/search/repositories?q=systemverilog+language:systemverilog+stars:<=100000&sort=stars&order=desc&page=3&per_page=100\n",
      "On page: 4\n",
      "request url: https://api.github.com/search/repositories?q=systemverilog+language:systemverilog+stars:<=100000&sort=stars&order=desc&page=4&per_page=100\n",
      "On page: 5\n",
      "request url: https://api.github.com/search/repositories?q=systemverilog+language:systemverilog+stars:<=100000&sort=stars&order=desc&page=5&per_page=100\n",
      "item count in this return: 100\n",
      "item name: quangphan2405/SystemVerilog, home_page: , stars: 1\n",
      "On page: 6\n",
      "request url: https://api.github.com/search/repositories?q=systemverilog+language:systemverilog+stars:<=100000&sort=stars&order=desc&page=6&per_page=100\n",
      "On page: 7\n",
      "request url: https://api.github.com/search/repositories?q=systemverilog+language:systemverilog+stars:<=100000&sort=stars&order=desc&page=7&per_page=100\n",
      "On page: 8\n",
      "request url: https://api.github.com/search/repositories?q=systemverilog+language:systemverilog+stars:<=100000&sort=stars&order=desc&page=8&per_page=100\n",
      "On page: 9\n",
      "request url: https://api.github.com/search/repositories?q=systemverilog+language:systemverilog+stars:<=100000&sort=stars&order=desc&page=9&per_page=100\n",
      "On page: 10\n",
      "request url: https://api.github.com/search/repositories?q=systemverilog+language:systemverilog+stars:<=100000&sort=stars&order=desc&page=10&per_page=100\n",
      "item count in this return: 100\n",
      "item name: ChenJianJun520/AXI, home_page: None, stars: 0\n",
      "On page: 11\n",
      "request url: https://api.github.com/search/repositories?q=systemverilog+language:systemverilog+stars:<=0&sort=stars&order=desc&page=1&per_page=100\n"
     ]
    }
   ],
   "source": [
    "start = 2\n",
    "for real_page_no in range(start, total_pages+1):\n",
    "    print(f'On page: {real_page_no}')\n",
    "    page_no = real_page_no % max_pages_per_search\n",
    "    if page_no == 0:\n",
    "        page_no = max_pages_per_search\n",
    "        results = process(get_url_repo(repo_query_kw, page_no, stars_ub, item_per_page, lang), get_outpath(real_page_no))\n",
    "        stars_ub = get_lowest_star(results['items'])\n",
    "    else:\n",
    "        results = process(get_url_repo(repo_query_kw, page_no, stars_ub, item_per_page, lang), get_outpath(real_page_no))\n",
    "        # if star is not reducing, it means we have reached the long flatten part of the star curve\n",
    "        # there is no way to ensure a stable order of repos at the moment:\n",
    "        # see https://github.com/sourcegraph/sourcegraph/issues/2562\n",
    "        # we have two choices thereafter:\n",
    "        # 1. stop here\n",
    "        # 2. continue:\n",
    "        #   a. randomly sample at this star_count till no more new repo id arrives\n",
    "        #   b. skip this star_count to the next one\n",
    "        # here we choose to stop\n",
    "        if get_lowest_star(results['items']) == stars_ub:\n",
    "            break\n",
    "    if real_page_no % sample_every_k_pages == 0:\n",
    "        sample(results, k=1)\n",
    "    time.sleep(3)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# filter repos by searching code inside repo with keywords 'property'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 230,
   "metadata": {},
   "outputs": [],
   "source": [
    "def load_and_save(data, out_path):\n",
    "    full_data = []\n",
    "    if osp.exists(out_path):\n",
    "        with open(out_path, 'r') as fp:\n",
    "            full_data = json.load(fp)\n",
    "    full_data.extend(data)\n",
    "    with open(out_path, 'w') as fp:\n",
    "        json.dump(full_data, fp=fp, indent=4)\n",
    "\n",
    "def get_url_code(query_kw, lang, repo):\n",
    "    surfix = '{}+in:file+language:{}+repo:{}'.format(query_kw, lang, repo)\n",
    "    return f\"https://api.github.com/search/code?q={surfix}\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 231,
   "metadata": {},
   "outputs": [],
   "source": [
    "code_query_kw = 'property'\n",
    "\n",
    "filenames = os.listdir('./data')\n",
    "files = [osp.join('./data', f) for f in filenames if 'res_' in f]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 232,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "On file: ./data\\res_1.json\n",
      "On No.0: hdl-util/hdmi\n",
      "On No.1: pulp-platform/axi\n",
      "On No.2: trivialmips/nontrivial-mips\n",
      "On No.3: pulp-platform/common_cells\n",
      "On No.4: VerificationExcellence/SystemVerilogReference\n",
      "On No.5: WangXuan95/USTC-RVSoC\n",
      "On No.6: taichi-ishitani/tvip-axi\n",
      "On No.7: tymonx/logic\n",
      "On No.8: chipsalliance/sv-tests\n",
      "On No.9: veripool/verilog-mode\n",
      "failed to get result from url! retry count: 5\n",
      "On No.10: openhwgroup/core-v-mcu\n",
      "On No.11: subbdue/systemverilog.io\n",
      "On No.12: taichi-ishitani/tnoc\n",
      "On No.13: ijor/fx68k\n",
      "On No.14: GodelMachine/AHB2\n",
      "On No.15: loykylewong/FPGA-Application-Development-and-Simulation\n",
      "On No.16: trivialmips/TrivialMIPS\n",
      "On No.17: karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2\n",
      "On No.18: StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator\n",
      "failed to get result from url! retry count: 5\n",
      "On No.19: agalimberti/NoCRouter\n",
      "On No.20: VerificationExcellence/SystemVerilogAssertions\n",
      "On No.21: unixb0y/SystemVerilogSHA256\n",
      "On No.22: amiq-consulting/svaunit\n",
      "On No.23: ic-lab-duth/RISC-V-Vector\n",
      "On No.24: pulp-platform/pulp_soc\n",
      "On No.25: mmxsrup/axi4-interface\n",
      "On No.26: WangXuan95/FPGA-SATA-HBA\n",
      "On No.27: amiq-consulting/amiq_apb\n",
      "failed to get result from url! retry count: 5\n",
      "On No.28: pulp-platform/cheshire\n",
      "On No.29: BrianHGinc/BrianHG-DDR3-Controller\n",
      "On No.30: dpretet/axi-crossbar\n",
      "On No.31: hanysalah/Design-Pattern-in-SV\n",
      "On No.32: jerralph/riscv-vip\n",
      "On No.33: dshekhalev/FEC\n",
      "On No.34: ARC-Lab-UF/sv-tutorial\n",
      "On No.35: swetland/gateware\n",
      "On No.36: Siddhi-95/AHB-to-APB-Bridge-Verification\n",
      "On No.37: tymonx/virtio\n",
      "On No.38: pbing/FM_Radio\n",
      "On No.39: doswellf/combinator-uvm\n",
      "On No.40: johan92/fpga-hash-table\n",
      "On No.41: Superscalar-HIT-Core/Superscalar-HIT-Core-NSCSCC2020\n",
      "On No.42: muneeb-mbytes/SystemVerilog_Course\n",
      "On No.43: akzare/Async_FIFO_Verification\n",
      "On No.44: Harry-Chen/fpga-virtual-console\n",
      "On No.45: mikeroyal/Verilog-SystemVerilog-Guide\n",
      "On No.46: sgherbst/svreal\n",
      "On No.47: tenthousandfailures/systemverilog-design-patterns\n",
      "On No.48: zhouchuanrui/JSONinSV\n",
      "On No.49: pulp-platform/common_verification\n",
      "On No.50: mbgh/aes128-hdl\n",
      "On No.51: ben-marshall/croyde-riscv\n",
      "On No.52: nelsoncsc/sv_image\n",
      "On No.53: kaushalmodi/custom_uvm_report_server\n",
      "On No.54: uvmdebug/uvm_debug\n",
      "failed to get result from url! retry count: 5\n",
      "On No.55: gvekony/sv-1800-2012\n",
      "On No.56: cjdrake/AES\n",
      "On No.57: qleenju/PDPU\n",
      "On No.58: thomask77/verilog-sid-mos6581\n",
      "On No.59: Dmitriy0111/nanoFOX\n",
      "On No.60: esynr3z/usb20dev\n",
      "On No.61: luuvish/system-verilog-patterns\n",
      "On No.62: amichai-bd/riscv-multi-core-lotr\n",
      "On No.63: kaushalmodi/nim-systemverilog-dpic\n",
      "failed to get result from url! retry count: 5\n",
      "On No.64: Mochenx/sv_csv_parser\n",
      "On No.65: amiq-consulting/yamm\n",
      "On No.66: esynr3z/proto245\n",
      "On No.67: pezy-computing/pzbcm\n",
      "On No.68: pulp-platform/jtag_dpi\n",
      "On No.69: jiegec/verilog-format\n",
      "On No.70: esynr3z/axi_vip_demo\n",
      "On No.71: avashist003/SystemVerilog_Design_Verification\n",
      "On No.72: Aperture-Electronic/SystemVerilog-Bitmap-Library-AXI-Image-VIP\n",
      "failed to get result from url! retry count: 5\n",
      "On No.73: zhajio1988/ExtremeDV_UVM\n",
      "On No.74: isuckatdrifting/Gaia\n",
      "On No.75: davemuscle/sigma_delta_converters\n",
      "On No.76: yuravg/uvm_tb_cross_bar\n",
      "On No.77: Shehab-Naga/ddr5_phy\n",
      "On No.78: mxg/svx\n",
      "On No.79: taichi-ishitani/tvip-apb\n",
      "On No.80: sifferman/labs-with-cva6\n",
      "On No.81: pulp-platform/axi_node\n",
      "failed to get result from url! retry count: 5\n",
      "On No.82: taichi-ishitani/tue\n",
      "On No.83: ic-lab-duth/DRIM\n",
      "On No.84: abarajithan11/deepsocflow\n",
      "On No.85: merledu/azadi-soc\n",
      "On No.86: Dongtata2020/UVM_Verification_for_P2S_Data_Converter\n",
      "On No.87: zhouchuanrui/Cryptography-in-Systemverilog\n",
      "On No.88: forever-gk/AHB-SystemVerilog\n",
      "On No.89: bensampson5/libsv\n",
      "On No.90: hossein1387/pito_riscv\n",
      "failed to get result from url! retry count: 5\n",
      "On No.91: ic-lab-duth/DRIM-S\n",
      "On No.92: StanfordVLSI/dragonphy2\n",
      "On No.93: shehanmunasinghe/tinyGPU\n",
      "On No.94: tianrenz2/Single-Cycle-Processor\n",
      "On No.95: shady831213/jarvisuk\n",
      "On No.96: ttchisholm/10g-low-latency-ethernet\n",
      "On No.97: yuxuanZh/SystemVerilog\n",
      "On No.98: gokulbalagopal/Verification-of-FIFO-using-SystemVerilog\n",
      "On No.99: zhajio1988/YasaUvk\n",
      "failed to get result from url! retry count: 5\n",
      "On file: ./data\\res_10.json\n",
      "On No.0: ChenJianJun520/AXI\n",
      "On No.1: Askotinderin/VL-Sorter\n",
      "On No.2: nil1g18/Frequency-measurer\n",
      "On No.3: sgahern2/simple_sv\n",
      "On No.4: henry-ns/Henrique_Martins_Ex02_SV\n",
      "On No.5: ezhysm/sv-design-library\n",
      "On No.6: emilijav-97/Verilog\n",
      "On No.7: vrstanchev/Verilog-Projects\n",
      "On No.8: marshray/svl_stuff\n",
      "failed to get result from url! retry count: 5\n",
      "On No.9: joachimcao/lab0\n",
      "On No.10: naftali10/Samll-SV-Projects\n",
      "On No.11: Heaton15/udemy-uvm\n",
      "On No.12: nisssal/uvml\n",
      "On No.13: ElectronicBatman/Generic-Mat-Mult\n",
      "On No.14: dasushi/blips-n-chips\n",
      "On No.15: Aimini/maips\n",
      "On No.16: nil1g18/Digital-Signal-Repeater-Phase-locked-Loop\n",
      "On No.17: ronniegertman/pacman\n",
      "failed to get result from url! retry count: 5\n",
      "On No.18: lazarvulic99/SystemVerilog-Verification---Register-functionalities\n",
      "On No.19: aaronferrucci/dcpu16-model-SystemVerilog\n",
      "On No.20: ggamb1t/Practice_Spring2020_SystemVerilog\n",
      "On No.21: zjed/SystemVerilog_DMA_Controller_Testbench\n",
      "On No.22: alpgurlee/FB-CPU-SystemVerilog-Testbench\n",
      "On No.23: henry-ns/Henrique_Martins_Ex01_MB_SV\n",
      "On No.24: LiuChenHsiung/test_sv\n",
      "On No.25: systemverilogstudio/training\n",
      "On No.26: jacklee023/logging\n",
      "failed to get result from url! retry count: 5\n",
      "On No.27: FeifanXuUF/Convert-basic-algorithm-to-systemverilog\n",
      "On No.28: 10611anil/Calculator_functional_hardware_verification_systemverilog\n",
      "On No.29: Skwoogey/SystemVerilog-GameOfLife\n",
      "On No.30: chrisdlg/simon_says_FPGA_SystemVerilog\n",
      "On No.31: ArslaanShamim/50_programs-of-RTL_systemverilog\n",
      "On No.32: victor-welter/EC6-PVLSI-SystemVerilog\n",
      "On No.33: tharinduSamare/Multicore_processor_SystemVerilog_design\n",
      "On No.34: chriswebbb/Testing_Circuits_Using_SystemVerilog\n",
      "On No.35: woodrowb96/systemverilog-fifo-and-uvm-testbench\n",
      "On No.36: iremsvn/digital-design-labs\n",
      "On No.37: pragya77/Memory-module-using-SystemVerilog\n",
      "On No.38: AlphanEker/SingleCycle-SystemVerilog-Model\n",
      "On No.39: Adeen317/100_DaysofRTL_SystemVerilog\n",
      "On No.40: sid-anand98/Synchronous-FIFO-in-SystemVerilog\n",
      "On No.41: ashfanvahora/Boolean-Function-using-SystemVerilog\n",
      "On No.42: tvsVLSI/MOD_12_COUNTER_SystemVerilog\n",
      "On No.43: hArtig4n/dynamic-cast-with-SystemVerilog\n",
      "On No.44: abhaysp2/ECE385-SystemVerilog-Code\n",
      "failed to get result from url! retry count: 5\n",
      "On No.45: Raghavi9860/Verification_of_ALU_using_systemverilog\n",
      "On No.46: lucasebs/LucasEmanuelSantos_Ex01_MB_SV\n",
      "On No.47: gencturkmert/Pipelined-Processor\n",
      "On No.48: y-kim/memtester-sv\n",
      "On No.49: jtsang02/Baccarat\n",
      "On No.50: madhu2000u/Matrix-Vector-Multiplier\n",
      "On No.51: linux4life798/JawBreakerAES\n",
      "On No.52: SplenDidShot/FPGA_SoC_Game_Deisgn\n",
      "On No.53: utkarshsarbahi1998/Intel_Quartus_Prime_SystemVerilog_Files\n",
      "failed to get result from url! retry count: 5\n",
      "On No.54: usmank11/Pong\n",
      "On No.55: sukruthivempati/USART\n",
      "On No.56: ChrisArreFall/PS-2_Controller\n",
      "On No.57: ArmanGhafarnia/RISC-V-multi-cycle-processor\n",
      "On No.58: nebhrajani-a/sfifo\n",
      "On No.59: AndersonNobrega/CircuitosIntegrados\n",
      "On No.60: sunbanett40/XOR-Decryptor\n",
      "On No.61: KennethWilke/sv-pulse-counter\n",
      "On No.62: lukewulf/floatingPointAddition\n",
      "failed to get result from url! retry count: 5\n",
      "On No.63: Dragon-Git/Design_Pattern\n",
      "On No.64: edjose2206/Codigo_SV\n",
      "On No.65: kkiningh/libkw\n",
      "On No.66: christinewoo/HammerFPGA\n",
      "On No.67: miura-katsuyoshi/thermometer\n",
      "On No.68: nil1g18/Booth-s-multiplier\n",
      "On No.69: chl218/Digital-Systems-Laboratory\n",
      "On No.70: runsler/sudoku\n",
      "On No.71: jfetkotto/SPISlave\n",
      "failed to get result from url! retry count: 5\n",
      "On No.72: qasimnaeem364/demos\n",
      "On No.73: ayanjdeka/SLC-3.2\n",
      "On No.74: sharanbr/assorted_verification\n",
      "On No.75: pawarsumeet81/Simulation-of-LLC-Cache-using-SystemVerilog\n",
      "On No.76: rgsouza/TelecomParistech-Reconfigurable-architectures-and-HDL-language-course\n",
      "On No.77: honeytung/ELEC402-FSM_Project\n",
      "On No.78: TyKeeling/hardware-sha256\n",
      "On No.79: DaveMcEwan/student-asvi\n",
      "On No.80: BW0ng/High-Speed-Arthmetic\n",
      "failed to get result from url! retry count: 5\n",
      "On No.81: melihtanriyakul/ALU-and-testbench-in-SystemVerilog\n",
      "On No.82: jo0012/8-Bit-CPU-in-SystemVerilog\n",
      "On No.83: ayush2350/Synchronous-FIFO-Verification-using-SystemVerilog\n",
      "On No.84: jpalicke/Single-Core-RISC-in-SystemVerilog\n",
      "On No.85: sumedhkr95/16-bit-FIR-filter-in-SystemVerilog\n",
      "On No.86: minabedwany/32_bits_enhanced_ALU_SystemVerilog\n",
      "On No.87: tylergithub/SHA-3-Permutation-Engine_SystemVerilog\n",
      "On No.88: gorkemnisanci96/SystemVerilogForVerificationPart1\n",
      "On No.89: Ashnfreeman/N-bit_graycode_binary_converter_systemverilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.90: Boulder1999/Verification-Using-SystemVerilog-From-Lab09-\n",
      "On No.91: medximun/SystemVerilog-for-Verification-Part-1-Fundamentals\n",
      "On No.92: louay-hesham/PipelinedMIPS\n",
      "On No.93: Hassan-Elseoudy/Mips-Pipelined\n",
      "On No.94: wswslzp/SAD_disparity\n",
      "On No.95: SpaghettiScritps/simple-FPGA-modules\n",
      "On No.96: SingularityKChen/RC6_sv\n",
      "On No.97: prabakaranvlsi/SyncFIFO\n",
      "On No.98: gchinna/eight-queens-sv\n",
      "failed to get result from url! retry count: 5\n",
      "On No.99: moriahgau/ECE385-Final-Project\n",
      "On file: ./data\\res_11.json\n",
      "On No.0: hassyy/systemverilog-assertion\n",
      "On No.1: sdivcom/SystemVerilog\n",
      "On No.2: deterjan/FPGA-Tetris\n",
      "On No.3: MPSU/SV4DV\n",
      "On No.4: jay16udani/ECE745_LC3_Verification\n",
      "On No.5: JenniferZyf0220/Systola\n",
      "On No.6: vsandeepsekhar/verification\n",
      "On No.7: donev-stan/SystemVerilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.8: asicdv/systemverilog\n",
      "On No.9: parkjonguk/Systemverilog\n",
      "On No.10: abbasrsyedk/SystemVerilog\n",
      "On No.11: Vivek-Dave/SystemVerilog\n",
      "On No.12: sumedha1/systemVerilog\n",
      "On No.13: OnurErtunc/SystemVerilog\n",
      "On No.14: AntonyGeorgiadis/SystemVerilog\n",
      "On No.15: rm1096/SystemVerilog\n",
      "On No.16: AshishAttri/systemverilog\n",
      "On No.17: walberfa/SystemVerilog\n",
      "On No.18: Smitlea/SystemVerilog\n",
      "On No.19: sriyerg/systemverilog\n",
      "On No.20: DivyeshMakwana12599/SystemVerilog\n",
      "On No.21: 3820bilal/SystemVerilog\n",
      "On No.22: aunics/SystemVerilog\n",
      "On No.23: zha71186/Systemverilog\n",
      "On No.24: priyankp87/systemverilog\n",
      "On No.25: gsingla21/systemverilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.26: manasks/systemverilog\n",
      "On No.27: tukshetty/SystemVerilog\n",
      "On No.28: AlPrime2k1/SystemVerilog\n",
      "On No.29: nkulkarni78/SystemVerilog\n",
      "On No.30: milanlazic97/systemverilog\n",
      "On No.31: Rookie-cprime/Systemverilog\n",
      "On No.32: wa9035148/systemverilog\n",
      "On No.33: gaganminocha/systemverilog\n",
      "On No.34: salaheddinhetalani/SystemVerilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.35: swetharajagopalan17/SystemVerilog\n",
      "On No.36: canbozaci/SystemVerilog\n",
      "On No.37: G-uit-student/SystemVerilog\n",
      "On No.38: JuanMMonteros/SystemVerilog\n",
      "On No.39: wasim92007/systemverilog\n",
      "On No.40: aaronrjmanj/systemverilog\n",
      "On No.41: djgalati/Systemverilog\n",
      "On No.42: keerthirajan03/systemverilog\n",
      "On No.43: lee-coder/SystemVerilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.44: darshil24/SystemVerilog\n",
      "On No.45: sarahbrande/SystemVerilog\n",
      "On No.46: Louisredstone/SystemVerilog\n",
      "On No.47: sanjanachawla/SystemVerilog\n",
      "On No.48: joaosoaresaalm/SystemVerilog\n",
      "On No.49: mrdhindsa/SystemVerilog\n",
      "On No.50: debruynmonge/SystemVerilog\n",
      "On No.51: HappyChuckProgramming/SystemVerilog\n",
      "On No.52: rkasal/systemVerilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.53: MouVen/SystemVerilog\n",
      "On No.54: jardelymaris/SystemVerilog\n",
      "On No.55: UpendraSaiCH/SystemVerilog\n",
      "On No.56: abhishek-pwr/SystemVerilog\n",
      "On No.57: jwadehyun/SystemVerilog\n",
      "On No.58: ee19m047/systemVerilog\n",
      "On No.59: harshmomaya/SystemVerilog\n",
      "On No.60: whkkkkkkc/SystemVerilog\n",
      "On No.61: nithinbhargav007/SystemVerilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.62: nimaomidsajedi/SystemVerilog\n",
      "On No.63: sara-totah/SystemVerilog\n",
      "On No.64: tieovi/SystemVerilog\n",
      "On No.65: ian7aylor/SystemVerilog\n",
      "On No.66: soukalin96/SystemVerilog\n",
      "On No.67: bushbecky/SystemVerilog\n",
      "On No.68: eugenecc1/SystemVerilog\n",
      "On No.69: fightforit/systemverilog-tutorial\n",
      "On No.70: jeesonk/fpga_projects\n",
      "failed to get result from url! retry count: 5\n",
      "On No.71: amartinez10/systemverilogprojects\n",
      "On No.72: kanedayo/test_systemverilog\n",
      "On No.73: nguyencanhtrung/systemverilog_axis\n",
      "On No.74: tangshi706/systemverilog-learning\n",
      "On No.75: heidtn/systemverilog_modules\n",
      "On No.76: scott7950/systemverilog_practice\n",
      "On No.77: igormacedo/systemverilog-study\n",
      "On No.78: jiayi-wang98/UART\n",
      "On No.79: look4raghav/DPI-SV\n",
      "failed to get result from url! retry count: 5\n",
      "On No.80: amanchadha/systemverilog-examples\n",
      "On No.81: gustcar/uvm-systemverilog\n",
      "On No.82: humayunsiraj123/Systemverilog_OOP\n",
      "On No.83: ducnguyenSJSU/Verilog\n",
      "On No.84: youmin1017/sv-tetris\n",
      "On No.85: TonyHo722/systemverilog_study\n",
      "On No.86: plasma16/systemverilog_verification\n",
      "On No.87: kleiner-fisch/systemverilog-cache\n",
      "On No.88: KennethWilke/capi-systemverilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.89: bhyou/systemverilog_demo\n",
      "On No.90: versonforgit/learn-systemverilog\n",
      "On No.91: merajhasan88/jpegdecoder-systemverilog\n",
      "On No.92: MFaizan11/UART_Systemverilog\n",
      "On No.93: nimra471/systemverilog-practice\n",
      "On No.94: GreyZenki/cse_systemverilog\n",
      "On No.95: vaisup/Systemverilog_Examples\n",
      "On No.96: tfiwm/systemverilog_snippets\n",
      "On No.97: pvlkhm/verilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.98: DavidBaensch/FPGACore\n",
      "On No.99: sebsadface/sv\n",
      "On file: ./data\\res_2.json\n",
      "On No.0: holdenQWER/systemverilog_design_pattern\n",
      "On No.1: nelsoncsc/FFT\n",
      "On No.2: KafCoppelia/uvm-mcdf\n",
      "On No.3: ljhsiun2/EllipticCurves_SystemVerilog\n",
      "On No.4: tudortimi/reflection\n",
      "On No.5: RoaLogic/ahb3lite_pkg\n",
      "On No.6: dpretet/svlogger\n",
      "failed to get result from url! retry count: 5\n",
      "On No.7: tudortimi/vpi\n",
      "On No.8: HITSZ-NSCSCC22/mycpu\n",
      "On No.9: snbk001/100DaysofRTL\n",
      "On No.10: msinger/iceboy\n",
      "On No.11: fcayci/sv-digital-design\n",
      "On No.12: celesteneary/sms\n",
      "On No.13: nathaliafab/Projeto_IH_RISC-V\n",
      "On No.14: jsloan256/dpll\n",
      "On No.15: tenthousandfailures/constraintlayering\n",
      "failed to get result from url! retry count: 5\n",
      "On No.16: imokanj/gpio_agent\n",
      "On No.17: alisemi/fpga-projects\n",
      "On No.18: cc-hook/sv_string\n",
      "On No.19: kitune-san/KFPC-XT\n",
      "On No.20: Suntrakanesh/System-Verilog-bootcamp\n",
      "On No.21: medalotte/SystemVerilog-UART\n",
      "On No.22: harpreetbhatia/sv_practice\n",
      "On No.23: WeiChungWu/UVM_UART_Example\n",
      "On No.24: zhiyb/SVNES\n",
      "On No.25: antoinemadec/uvm_code_gen\n",
      "On No.26: Freecellera/freecellera-uvm\n",
      "On No.27: WajahatRiaz/QuadSPI\n",
      "On No.28: sld-columbia/esp-caches\n",
      "On No.29: Aperture-Electronic/Realtime-Bicubic-16X-SuperResolution-IP\n",
      "On No.30: zstechly/systemverilog\n",
      "On No.31: rggen/rggen-sv-rtl\n",
      "On No.32: amichai-bd/rvc_asap\n",
      "On No.33: hellgate202/crc_calc\n",
      "failed to get result from url! retry count: 5\n",
      "On No.34: Rain92/FPGA-Mandelbrot\n",
      "On No.35: bwitherspoon/wiphy\n",
      "On No.36: taichi-ishitani/tbcm\n",
      "On No.37: go2uvm/sva_traces\n",
      "On No.38: amiq-consulting/cagt\n",
      "On No.39: WajahatRiaz/AHB-Lite-Protocol-Verification\n",
      "On No.40: semify-eda/go.debug\n",
      "On No.41: martinKindall/risc-v-single-cycle\n",
      "On No.42: Rain92/vga_interface\n",
      "failed to get result from url! retry count: 5\n",
      "On No.43: martinKindall/mips_cpu\n",
      "On No.44: eanchlia/NN_Network_On_Chip\n",
      "On No.45: flasonil/Serial-Multiplier\n",
      "On No.46: hdl-util/image-processing\n",
      "On No.47: riscv-verification/riscvISACOV\n",
      "On No.48: AbhishekTaur/System-Verilog-Practice\n",
      "On No.49: MPSU/APS-reborn\n",
      "On No.50: 0ctobyte/procyon\n",
      "On No.51: iammituraj/FIFOs\n",
      "failed to get result from url! retry count: 5\n",
      "On No.52: jnestor/SV_Examples\n",
      "On No.53: jchengX/MAC_BFM\n",
      "On No.54: adibis/uvmBasics\n",
      "On No.55: abdelrhman-oun/DDR5_PHY_WriteOperation\n",
      "On No.56: kang-0909/mips-cpu\n",
      "On No.57: enkerewpo/methane\n",
      "On No.58: dpretet/bster\n",
      "On No.59: adibis/alu_tb\n",
      "On No.60: kdurant/uvm_study\n",
      "failed to get result from url! retry count: 5\n",
      "On No.61: avashist003/FIFO_SystemVerilog_Assertion\n",
      "On No.62: JasonBrave/pci-edu\n",
      "On No.63: PedroHSCavalcante/uvm-phase-jumping\n",
      "On No.64: jomonkjoy/SV-for-Design\n",
      "On No.65: chenyangbing/Memory\n",
      "On No.66: chenyangbing/UVM-example\n",
      "On No.67: Hazem-ali/SystemVerilog-Codes\n",
      "On No.68: muhammedkocaoglu/SystemVerilog-Tutorials\n",
      "On No.69: chandanpalai/SystemVerilog-Assertions\n",
      "failed to get result from url! retry count: 5\n",
      "On No.70: dalance/svlint-action\n",
      "On No.71: anthonyabeo/digital_circuits\n",
      "On No.72: BrianHGinc/SystemVerilog-HDMI-encoder-serializer-PLL-generator\n",
      "On No.73: jeras/rp32\n",
      "On No.74: nelsoncsc/sv_math\n",
      "On No.75: ghosh17/DualCoreProcessor\n",
      "On No.76: JC-S/Karatsuba_multiplier_HDL\n",
      "On No.77: zwhexplorer/Spiking-Neural-Network-Accelerator-EE552-project\n",
      "On No.78: Pedro-Manoel/LOAC\n",
      "failed to get result from url! retry count: 5\n",
      "On No.79: GeorgeSangillo/ARM-Single-Cycle-Processor\n",
      "On No.80: smartfoxdata/aes128\n",
      "On No.81: AleksandarKostovic/Matrix-MAC-Unit\n",
      "On No.82: ChrisShakkour/RV32I-MAF-project\n",
      "On No.83: andrewandrepowell/System-Snake\n",
      "On No.84: suisuisi/SystemVerilog\n",
      "On No.85: aunics/AHB5\n",
      "On No.86: skudlur/cayde\n",
      "On No.87: theSergeyGusev/svReadWrite_pcap\n",
      "On No.88: yuxiang660/learning-systemVerilog\n",
      "On No.89: zli87/SystemVerilog_Coursework\n",
      "On No.90: erickahmed/iceberg\n",
      "On No.91: bchangip/NibblerCPU\n",
      "On No.92: Kitrinx/LLAPI\n",
      "On No.93: gotti/shrv32\n",
      "On No.94: edcote/uvmgen\n",
      "On No.95: AkeelMedina22/RISC-V-Pipelined-Processor\n",
      "On No.96: KafCoppelia/uvm-mcdf_v2\n",
      "failed to get result from url! retry count: 5\n",
      "On No.97: kbbuch/LC3-Verification\n",
      "On No.98: guanzetong/OoO_processor\n",
      "On No.99: ppujari24/SonyCellSPU\n",
      "On file: ./data\\res_3.json\n",
      "On No.0: david-fong/Sudoku-SV\n",
      "On No.1: SamarSarda/AMBA-APB-I2C-Project\n",
      "On No.2: artemglukhov/FLOG_BFLOAT16\n",
      "On No.3: takah29/arm-cpu\n",
      "On No.4: freecores/aes_beh_model\n",
      "On No.5: yifax/RISC-V-PipeLine\n",
      "failed to get result from url! retry count: 5\n",
      "On No.6: mballance/sv_bfms\n",
      "On No.7: scott7950/SystemVerilog_TB\n",
      "On No.8: robfpga/weighted_round_robin\n",
      "On No.9: oliviercotte/Arbiter\n",
      "On No.10: chenyangbing/SystemVerilog\n",
      "On No.11: rubinsteina13/SV_I2S_RX_CORE\n",
      "On No.12: jchengX/AXI_DRIVER\n",
      "On No.13: jhy1000/systemverilog_assertion\n",
      "On No.14: dhaivat7/SystemVerilog_CalC\n",
      "On No.15: tom-urkin/SPI\n",
      "On No.16: Kenta11/simple_uart\n",
      "On No.17: BrianHGinc/SystemVerilog-TestBench-BPM-picture-generator\n",
      "On No.18: 1varuna/fifo_tb_uvm\n",
      "On No.19: milestone12/JSON.sv\n",
      "On No.20: amiq-consulting/amiq_dcr\n",
      "On No.21: gchinna/dynrama-sv\n",
      "On No.22: Zeldax64/arvi\n",
      "On No.23: zhang-stephen/ethernet_w5300\n",
      "failed to get result from url! retry count: 5\n",
      "On No.24: arokasprz100/HDL-Safe\n",
      "On No.25: QianfengClarkShen/easy_fifo\n",
      "On No.26: Petersoj/CompactRISC16\n",
      "On No.27: kitune-san/KF8259\n",
      "On No.28: kitune-san/KFMMC\n",
      "On No.29: jeras/riscv_asm_sv\n",
      "On No.30: uwesimm/uvm-indirect-registers\n",
      "On No.31: mriosrivas/HW-course-material\n",
      "On No.32: shin-yamashita/5th-AI-Edge-Contest\n",
      "On No.33: WasabiFan/apio-upduino-template\n",
      "On No.34: GabbedT/FIFO\n",
      "On No.35: msinger/dmg-sim\n",
      "On No.36: mehaltalukder/UART_UVM_Project\n",
      "On No.37: ppnipuna/Network_Switch\n",
      "On No.38: takatz28/FIFO-BIST\n",
      "On No.39: opengateware-modules/video-framebuffer\n",
      "On No.40: rggen/rggen-sv-ral\n",
      "On No.41: mateuspinto/simplified-mips-pipeline\n",
      "failed to get result from url! retry count: 5\n",
      "On No.42: IskXCr/CS202-CS214-Computer-Organization-Project\n",
      "On No.43: KelvinVale/uvm_sc_py_phase_jump\n",
      "On No.44: atmughrabi/AccelGraph\n",
      "On No.45: ourarash/SystemVerilogCSP\n",
      "On No.46: elegz/sv_code_samples\n",
      "On No.47: acmpesuecc/BareBones\n",
      "On No.48: AkshayXPatil/Design-verification\n",
      "On No.49: kruegz/cpu\n",
      "On No.50: squared-studio/SystemVerilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.51: appledore22/ALU_Verification_IP\n",
      "On No.52: seanluo1/FPGA-Fighting-Game\n",
      "On No.53: ShashankVM/generic_systemverilog_designs_library\n",
      "On No.54: Dimitrov2005/FIFO-testbench-with-systemVerilog\n",
      "On No.55: ciroceissler/sv_design_patterns\n",
      "On No.56: alinaivanovaoff/coding_style\n",
      "On No.57: victor-welter/EC4-ACD-SystemVerilog\n",
      "On No.58: z-e-r-0/Digital-piano-in-SystemVerilog\n",
      "On No.59: taichi-ishitani/sv_hackathon_2014\n",
      "failed to get result from url! retry count: 5\n",
      "On No.60: LimoJ/PolarCode\n",
      "On No.61: embeddedmoscow/HDL\n",
      "On No.62: tudortimi/prog_assert\n",
      "On No.63: antmicro/tl-ahb-bridge\n",
      "On No.64: engr-zahra/AHB-lite-Verification-in-SystemVerilog\n",
      "On No.65: aaronshappell/tage-predictor\n",
      "On No.66: PeterMonsson/lpcm-verilator\n",
      "On No.67: himingway/Parallel_Multiplier\n",
      "On No.68: segocago/CS223-Digital-Design-Highway-Racing\n",
      "failed to get result from url! retry count: 5\n",
      "On No.69: farshad112/ring_oscilator\n",
      "On No.70: bluecmd/sva-playground\n",
      "On No.71: pbing/dcf77_receiver\n",
      "On No.72: Electronic-and-Computer-Engineering/mic-1-hdl\n",
      "On No.73: mankelly/VerilogProjects\n",
      "On No.74: MuhammadMajiid/MIPS-Processor\n",
      "On No.75: kitsuneh/SVGameBoy\n",
      "On No.76: kitune-san/KFPS2KB\n",
      "On No.77: JA1TYE/iCEPIC\n",
      "failed to get result from url! retry count: 5\n",
      "On No.78: yalchinAlv/MarbleMazeGame\n",
      "On No.79: justinscottlee/Topaz-Geyser-RV32E\n",
      "On No.80: cquickstad/uvm_unit\n",
      "On No.81: mcai/Cozim\n",
      "On No.82: martinriis/Verilog-FastAdder\n",
      "On No.83: hdl-util/clock-domain-crossing\n",
      "On No.84: sickRanchez-c137/InferenceInFPGA\n",
      "On No.85: xshi1012/SingleCycleProcessor\n",
      "On No.86: bhaveshghantiwala/10-gigabit-ethernet-mac-verification\n",
      "failed to get result from url! retry count: 5\n",
      "On No.87: hakula139/MIPS-CPU\n",
      "On No.88: yuhei1horibe/PWM_module\n",
      "On No.89: SarahToscano/MIPS32\n",
      "On No.90: rubinsteina13/SV_CLARKE_TRANSFORMATION_CORES\n",
      "On No.91: m1a1x1/bloom-filter\n",
      "On No.92: iammituraj/debouncer\n",
      "On No.93: 0n1shi/fpga-mips\n",
      "On No.94: aakif-h/RISC-V-Processor-Design\n",
      "On No.95: kkiningh/asic-design\n",
      "failed to get result from url! retry count: 5\n",
      "On No.96: eneskeles/noctavia\n",
      "On No.97: nockieboy/YM2149_PSG_system\n",
      "On No.98: ZZJ34/sv_final_project\n",
      "On No.99: tom-urkin/I2C\n",
      "On file: ./data\\res_4.json\n",
      "On No.0: Darksecond/TimeWave\n",
      "On No.1: NikolaF-95/RAM_VIP\n",
      "On No.2: GabbedT/UART-Controller\n",
      "On No.3: deepak1824/NN_Calculator_SOC_Design\n",
      "On No.4: AsFigo/pyslint\n",
      "failed to get result from url! retry count: 5\n",
      "On No.5: freecores/systemverilog-uart16550\n",
      "On No.6: jinz2014/SystemVerilog\n",
      "On No.7: hoangthinh2016/simple-mem-testbench-sv\n",
      "On No.8: amamory-verification/vfsd-utopia\n",
      "On No.9: s-okai/sv-math\n",
      "On No.10: seanpm2001/SNU_2D_ProgrammingTools_IDE_SystemVerilog\n",
      "On No.11: UndefeatedSunny/SystemVerilog\n",
      "On No.12: Shashvat300/SystemVerilog\n",
      "On No.13: darthsider/SystemVerilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.14: jnestor/systolic_pq\n",
      "On No.15: dbretwolfe/UARTsv\n",
      "On No.16: seanpm2001/Learn-SystemVerilog\n",
      "On No.17: JoyenBenitto/tiktaktoe_using_systemVerilog\n",
      "On No.18: jsagoe1/Verilog-SystemVerilog\n",
      "On No.19: 0xD503/SystemVerilog-Modules\n",
      "On No.20: NotZombieFood/MIPS-SystemVerilog\n",
      "On No.21: Sizhe-Zhang/HDC-SystemVerilog-Cadio\n",
      "On No.22: Elzawawy/mips-processor-simulator\n",
      "failed to get result from url! retry count: 5\n",
      "On No.23: zcold/prioritized_arbiter\n",
      "On No.24: Mehdi0xC/SystemVerilog-FixedPoint-Arithmetic\n",
      "On No.25: kristoforlovsky/asicde-SystemVerilog-visualization-test\n",
      "On No.26: antmicro/ahb-tl-bridge\n",
      "On No.27: medalotte/sync-FIFO\n",
      "On No.28: PedroHSCavalcante/env-mult-clk-domain\n",
      "On No.29: NickSica/RISC-V-CPU\n",
      "On No.30: Featherweight-IP/fwprotocol-defs\n",
      "On No.31: DigitalRabbit85/SvLibDR\n",
      "failed to get result from url! retry count: 5\n",
      "On No.32: nicolas-robin/nr6502\n",
      "On No.33: taichi-ishitani/rice\n",
      "On No.34: rajdasadia/Ethernet-Switch-with-Verification-Environment-SystemVerilog\n",
      "On No.35: Shihhaolin/verificatio-of-mux4-1-using-systemverilog\n",
      "On No.36: Ag48/sv_dpi\n",
      "On No.37: guillegil/sv-verification-example\n",
      "On No.38: chanum/uvm_verification\n",
      "On No.39: gkaratziolas/D1_Shift_Multiplier\n",
      "On No.40: hypernyan/modbus_rtu_slave_hdl\n",
      "failed to get result from url! retry count: 5\n",
      "On No.41: sgalal/DigitalClock\n",
      "On No.42: dhaivat7/RISC_CPU\n",
      "On No.43: yuya-isaka/hotate\n",
      "On No.44: vani2620/Custom-CPU\n",
      "On No.45: PassantSamirkh/SimpleAdderTestbench_SystemVerilog-with-and-without-classes\n",
      "On No.46: hdl-util/gray-code\n",
      "On No.47: kyle-sit/Floating-Point-Modules\n",
      "On No.48: abarajithan11/a-risc\n",
      "On No.49: kitune-san/KF8255\n",
      "failed to get result from url! retry count: 5\n",
      "On No.50: kinpoko/ktc32\n",
      "On No.51: dpretet/chacha20\n",
      "On No.52: tom-urkin/FIR-filter\n",
      "On No.53: ErickOF/VGA-Controller-FPGA\n",
      "On No.54: ytoml/cpu_playground\n",
      "On No.55: Viraldoshi1989/Verification_IP\n",
      "On No.56: kang-0909/digital-clock\n",
      "On No.57: zbnt/hardware\n",
      "On No.58: javacafe01/hash\n",
      "failed to get result from url! retry count: 5\n",
      "On No.59: jiru1997/design-and-verification-of-MCDF-phase3\n",
      "On No.60: suyashmahar/urisc\n",
      "On No.61: ZivFung/HDL_Module\n",
      "On No.62: lcbeams/DE10-Lite_Accelerometer\n",
      "On No.63: takatz28/RISCY-Processor\n",
      "On No.64: Abdul-muheet-ghani/UVM-Practice\n",
      "On No.65: tom-urkin/AMBA\n",
      "On No.66: WajahatRiaz/Simple-Memory-Verification\n",
      "On No.67: gvilardefarias/Hardware-Data-Structures\n",
      "On No.68: rubinsteina13/SV_DSM_CORE\n",
      "On No.69: mateuspinto/de2115-simple-mips-without-pipeline\n",
      "On No.70: mrLSD/fpga\n",
      "On No.71: Hong-Ming/FPGA-Oscilloscope\n",
      "On No.72: DJosueMM/GrayDecoder\n",
      "On No.73: akzare/TWireSerIntrfc\n",
      "On No.74: Geniussh/Bitcoin-Hash\n",
      "On No.75: GabbedT/Arithmetic-Circuits\n",
      "On No.76: dh73/uninterpreted_functions\n",
      "failed to get result from url! retry count: 5\n",
      "On No.77: alanmimms/kl10\n",
      "On No.78: ufukpalpas/Cellular-automata-game\n",
      "On No.79: mrRedSun/Simple-MIPS-Processor\n",
      "On No.80: JZJisawesome/JZJCoreF\n",
      "On No.81: MasterPlayer/axis_uart_bridge\n",
      "On No.82: PXVI/mips-pro-adam\n",
      "On No.83: snbk001/LIN-protocol\n",
      "On No.84: pConst/xilinx_max_power\n",
      "On No.85: Shihhaolin/Four-port-switch-\n",
      "On No.86: minjiexm/svlib_0.5\n",
      "On No.87: meiniKi/logIP\n",
      "On No.88: shubhv26/Special-processor-supporting-various-Pseudo-Random-Pattern-Generating-functionalities-PRPG\n",
      "On No.89: abdo1819/mips_single_cycle\n",
      "On No.90: ayengec/FPGA-Design-with-Systemverilog\n",
      "On No.91: wavelet-eda/reptilia\n",
      "On No.92: abdo1819/pipline_mips\n",
      "On No.93: medalotte/interleaved-sync-FIFO\n",
      "On No.94: eladawy1988/SystemVerilog\n",
      "On No.95: JuanSync7/SystemVerilog\n",
      "On No.96: abdullahmemisoglu/systemverilog\n",
      "On No.97: kirtikaran3/SystemVerilog\n",
      "On No.98: Voprzybyo/SystemVerilog\n",
      "On No.99: Sanket-Makkar/SystemVerilog\n",
      "On file: ./data\\res_5.json\n",
      "On No.0: quangphan2405/SystemVerilog\n",
      "On No.1: vedantgarg28/SystemVerilog\n",
      "On No.2: chetha123/coverage_systemverilog\n",
      "On No.3: LispEngineer/systemverilog-hdmi\n",
      "failed to get result from url! retry count: 5\n",
      "On No.4: gchinna/sva\n",
      "On No.5: Teintetu/systemverilog-exercise\n",
      "On No.6: vyom-elan/System-Verilog\n",
      "On No.7: ma2mo10/study_systemverilog\n",
      "On No.8: amarnathmhn/Systemverilog_Assertions\n",
      "On No.9: chetha123/constraints_systemverilog\n",
      "On No.10: akshaypsoni/filehandling_systemverilog\n",
      "On No.11: hassyy/systemverilog-uvm\n",
      "On No.12: panaAHS/SystemVerilog-project\n",
      "failed to get result from url! retry count: 5\n",
      "On No.13: 0xArt/SystemVerilogUART\n",
      "On No.14: ameliaaltare/DES_SystemVerilog\n",
      "On No.15: TheShortDuck/synchronous_NoC_systemverilog\n",
      "On No.16: Elias-Rosales/MIPSVerification_SystemVerilog\n",
      "On No.17: tuanla93/SystemVerilog-UVM\n",
      "On No.18: abrahamjdn/Systemverilog-Verification-MIPS-Multicycle\n",
      "On No.19: clowak/Ramdas_SystemVerilogAssertions\n",
      "On No.20: minchaej/intro-to-systemverilog\n",
      "On No.21: nulface/SystemVerilog-VGA-controller\n",
      "failed to get result from url! retry count: 5\n",
      "On No.22: tannerpoling/SystemVerilog_Frogger\n",
      "On No.23: Imanm02/MipsCPU-SystemVerilog\n",
      "On No.24: mfkiwl/Configurable-Systolic-Systemverilog\n",
      "On No.25: Grapefruite/SHA256_SystemVerilog\n",
      "On No.26: XingJiangFelix/picoMIPS_SystemVerilog\n",
      "On No.27: kropotin4/SystemVerilog-examples\n",
      "On No.28: Linger0/sv\n",
      "On No.29: DavidWatkins/Chip8-SystemVerilog\n",
      "On No.30: Shihhaolin/Basic-Reference-of-Systemverilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.31: spacebiz24/SystemVerilog-Basics\n",
      "On No.32: clowak/Ramdas_SystemVerilogReference\n",
      "On No.33: everactive/volatile-regs\n",
      "On No.34: CaglayanDokme/SystemVerilogExercises\n",
      "On No.35: mish3albaiz/cache-simulation\n",
      "On No.36: oscc-ip/common\n",
      "On No.37: selvaruban-johnson/amba_apb_tb_II\n",
      "On No.38: kfinch333/alarm_clock\n",
      "On No.39: HighBaritone/ECE272FinalProject\n",
      "failed to get result from url! retry count: 5\n",
      "On No.40: flyskywalker/CAM\n",
      "On No.41: nelsoncsc/basicSV\n",
      "On No.42: leoP0/SystemVerylog\n",
      "On No.43: ghz-ws/fpga_sv\n",
      "On No.44: mitshine/OOPs-concept-in-SystemVerilog\n",
      "On No.45: ozlemcali/FB-CPU-SystemVerilog-Testbench\n",
      "On No.46: tonyalfred/ALU-Verification-using-SystemVerilog\n",
      "On No.47: mazrouei/SimpleSwitch_SystemVerilog_Verification\n",
      "On No.48: sadhanrudresh/My-experiment-with-SystemVerilog-\n",
      "failed to get result from url! retry count: 5\n",
      "On No.49: B-loved-ProFet/SPI-Module-in-SystemVerilog\n",
      "On No.50: oafonsoo/SPI-Module-in-SystemVerilog\n",
      "On No.51: anthonyarusso/systolic-array\n",
      "On No.52: Hong-Ming/Huffman-Codeing-IC\n",
      "On No.53: erihsu/xor_encrypt\n",
      "On No.54: nikoschatzi/Connect-Four\n",
      "On No.55: Cathuber/sv_fork_disable\n",
      "On No.56: neoblizz/CPU\n",
      "On No.57: louay-hesham/MultiCycleMIPS\n",
      "failed to get result from url! retry count: 5\n",
      "On No.58: hypernyan/ecc_vlg\n",
      "On No.59: brabect1/sv_handshake_comps\n",
      "On No.60: pbing/CORDIC\n",
      "On No.61: passant23/CNN-Convolutional-Neural-Network\n",
      "On No.62: RiordanPelayo/MIPS\n",
      "On No.63: gannoCal/JPEG-ish-SystemVerilog-Bistream-to-video\n",
      "On No.64: usman1515/SystemVerilog-for-Design-and-Verification\n",
      "On No.65: bigdot123456/vlogRun\n",
      "On No.66: furkanitap/8-Bit-Processor-in-SystemVerilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.67: Kashyappatel14/I2S_systemVerilog_Revision-1\n",
      "On No.68: Aceralon/CPU\n",
      "On No.69: jofrfu/PowerPC-SV\n",
      "On No.70: KennethWilke/shift-register\n",
      "On No.71: AlexeyShashkov/RSA\n",
      "On No.72: thampan/serial-fir-filter\n",
      "On No.73: NishadSaraf/Functional-Verification-Of-Fibonacci-Sequence-Generator\n",
      "On No.74: NeM-T/cpu\n",
      "On No.75: CristianG89/Design_Digital_Systems_2\n",
      "On No.76: asumagic/tinydumbcpu\n",
      "On No.77: npalmer5620/razor_cpu\n",
      "On No.78: AniketBadhan/Ethernet-packet-Loopback-design-verification\n",
      "On No.79: R-Rjn/System_Verilog\n",
      "On No.80: jpan127/MIPS-Architecture\n",
      "On No.81: abdulmannan1998/CS223\n",
      "On No.82: ChristianKouris/bitcoin-hash\n",
      "On No.83: skudlur/tic-tac-toe\n",
      "On No.84: zhang-stephen/hdlbits-sv-solutions\n",
      "failed to get result from url! retry count: 5\n",
      "On No.85: woodrowb96/RISCV-core-in-sytemverilog\n",
      "On No.86: asicguy/cnn\n",
      "On No.87: meagtan/cs-223-project\n",
      "On No.88: OMiD-Borzoei/RISC-V-MultiCycle\n",
      "On No.89: Shihhaolin/Verification-of-single-port-RAM-with-SystemVerilog-and-UVM-\n",
      "On No.90: mateuspinto/FPGA_SystemVerilog_MIPS_Pipeline-TP1-OC2-UFV\n",
      "On No.91: johan92/fpga-shared-memory\n",
      "On No.92: iExalt/BinaryCounter\n",
      "On No.93: AndrewHuynh97/Single_Cycle_Processor\n",
      "failed to get result from url! retry count: 5\n",
      "On No.94: ManuelonGithub/UART\n",
      "On No.95: nax47/ECE-211-Pong-Project\n",
      "On No.96: mjhborja/hello_world_uvm\n",
      "On No.97: h4ckerwu/ATMSwitch\n",
      "On No.98: ssayin/riscv32-cosim-model\n",
      "On No.99: yg2m19/cycle_computer\n",
      "On file: ./data\\res_6.json\n",
      "On No.0: eliza0x/fost\n",
      "On No.1: estufa-cin-ufpe/RISC-V-Pipeline\n",
      "On No.2: agnicol88/Priority_4_to_1_Mux\n",
      "On No.3: pawarsumeet81/Design-and-Verification-of-DDR3-Memory-Controller-using-SystemVerilog\n",
      "On No.4: everactive/bathtub\n",
      "On No.5: Phzera/SVmodules\n",
      "On No.6: MuhammadHammad001/UART-Transmitter-using-SV\n",
      "On No.7: annwuhoo/tetris-sysverilog\n",
      "On No.8: shubhv26/Traffic-light-controller\n",
      "On No.9: jayantsakhare/ASYNCHRONOUS-FIFO-SVTB\n",
      "On No.10: fpozzana/Baugh-Wooley_multiplier\n",
      "On No.11: pestalella/hw_adder\n",
      "failed to get result from url! retry count: 5\n",
      "On No.12: jakesanggulee/ROP-Attack-Detector\n",
      "On No.13: roman-pogorelov/verlib\n",
      "On No.14: EmreAlabayMasterCourses/MEH173\n",
      "On No.15: saw235/sv_common_components\n",
      "On No.16: atrifex/Contra-SV\n",
      "On No.17: pbing/J1_WB\n",
      "On No.18: zeeshanrafique23/Buraq-mini\n",
      "On No.19: edwildson/MotorDePasso\n",
      "On No.20: dayzGoBy/I-LOVE-CACHE\n",
      "failed to get result from url! retry count: 5\n",
      "On No.21: Arnab035/RISC-Processor\n",
      "On No.22: Dmitriy0111/JTAG_debug\n",
      "On No.23: ShashankVM/overlapping-sequence-detector-1011-mealy-sv\n",
      "On No.24: OYounis/RTLblocks\n",
      "On No.25: ALittleBitFour/msgpack_sv\n",
      "On No.26: giacomovitangeli/light-hash-aes-sbox\n",
      "On No.27: iremkalkanli/RISC-V-Processor\n",
      "On No.28: midimaster21b/spi-bfm\n",
      "On No.29: mballance/std_protocol_if\n",
      "On No.30: jakemckenzie/Digital-System-Design\n",
      "On No.31: anttisalonen/veril\n",
      "On No.32: abrahamjdn/MIPS-Single-Cycle-Verification-using-SV.\n",
      "On No.33: mehaltalukder/ALU_UVM_Project\n",
      "On No.34: nekiicheb/axi_arbiter\n",
      "On No.35: shubhv26/Digital-Clock\n",
      "On No.36: WasabiFan/pipelined-rv32i-core\n",
      "On No.37: MattiaMartignoni/bfloat16_Exponential\n",
      "On No.38: LudwigCRON/platform\n",
      "On No.39: EzraCharles/Ezra_Charles_Digital_Systems_Verification\n",
      "On No.40: stineje/DES\n",
      "On No.41: joseljim/MIPS\n",
      "On No.42: XarkLabs/BenEaterSV\n",
      "On No.43: mballance/oc_wb_ip\n",
      "On No.44: Fahad-Habib/RISC-V-Single-Cycle-Processor\n",
      "On No.45: hahaha-sudo/simpleCPU\n",
      "On No.46: fl4shk/frost32_cpu\n",
      "On No.47: nikaemami/Latches-and-Flip-Flops\n",
      "failed to get result from url! retry count: 5\n",
      "On No.48: taichi-ishitani/tvip\n",
      "On No.49: ErickOF/CE4202-Oscilloscope-and-Digital-Filtering\n",
      "On No.50: shubhv26/Simple-Sloth-Game\n",
      "On No.51: KareemElozeiri/DigitalLogic\n",
      "On No.52: brendancarr34/MIPS-CPU\n",
      "On No.53: negative-seven/fpga_hdmi\n",
      "On No.54: munim-sah75/Design-and-Simulation-of-a-32-bit-RISC-V-Core-and-APB\n",
      "On No.55: everactive/svmetadata\n",
      "On No.56: XarkLabs/upduino-video\n",
      "failed to get result from url! retry count: 5\n",
      "On No.57: rekendahl/edaphic-studio-truss-project\n",
      "On No.58: hungbk99/SPI_APB\n",
      "On No.59: bching28/Arithmetic-Logic-Unit-ALU-\n",
      "On No.60: MuhammadHammad001/Multiplier-using-Russian-Peasent-algorithm\n",
      "On No.61: WBao93/Systolic-Array-2D-Convolution-Layer\n",
      "On No.62: daviddavo/tfg_poc_noc\n",
      "On No.63: iExalt/MD5\n",
      "On No.64: jcontrerasf/Team-ELO212\n",
      "On No.65: gggmmm/minmax\n",
      "failed to get result from url! retry count: 5\n",
      "On No.66: Lard4/RAT_CPU\n",
      "On No.67: soc-hub-fi/AnTiQ\n",
      "On No.68: TM90/VerilogModules\n",
      "On No.69: ErickOF/Single-Cycle-ARM-Processor-FPGA\n",
      "On No.70: knyuchen/interconnect_model\n",
      "On No.71: iammituraj/LIFO-Stack\n",
      "On No.72: midimaster21b/i2c-bfm\n",
      "On No.73: Sash-github-account/linked_list_rtl\n",
      "On No.74: iammituraj/gcd_calculator\n",
      "On No.75: felipesqra/LOAC\n",
      "On No.76: 34-Engineering/Virtex-HDL\n",
      "On No.77: josephkb87/VerilogBasics\n",
      "On No.78: akifejaz/HWConv2D\n",
      "On No.79: stephenry/qs\n",
      "On No.80: stps/puzzle-and-dragons\n",
      "On No.81: aaronghosh/Hamming-Code-in-System-Verilog-for-Error-Detection-and-Correction\n",
      "On No.82: aricneto/RISC-DCCCLXVII\n",
      "On No.83: sts08015/risc-v-lab\n",
      "failed to get result from url! retry count: 5\n",
      "On No.84: zeeshan0309/pseudo_random_sequence_generator\n",
      "On No.85: chad-cole/spec_sv\n",
      "On No.86: jadavs/FPGA_FlappyBird\n",
      "On No.87: AnastasiaMCunningham/SV-UVM-Sandbox\n",
      "On No.88: syedarafia13/RISCV-CORE-FPGA\n",
      "On No.89: tom-urkin/VGA-SRAM\n",
      "On No.90: nsailor/Feather\n",
      "On No.91: loserking/ECE-411\n",
      "On No.92: fl4shk/jolt80_cpu\n",
      "On No.93: dz1domin/BCDcounter\n",
      "On No.94: ekonwang/MIPS-CPU-yikun\n",
      "On No.95: astalstain/improV\n",
      "On No.96: rahulyesantharao/FPGA\n",
      "On No.97: Chandu4522/Ethernet_MAC_Verification\n",
      "On No.98: mfkiwl/RV32IMF-MicroGT_01\n",
      "On No.99: AllenHeartcore/ECE385_UIUC23sp\n",
      "On file: ./data\\res_7.json\n",
      "On No.0: MarleyLobao/UVM_calculator\n",
      "On No.1: teekamkhandelwal/ENVIRONMENTAL-VERIFICATION-EXAMPLES\n",
      "failed to get result from url! retry count: 5\n",
      "On No.2: AllenHeartcore/ECE385_UIUC23sp\n",
      "On No.3: akki0084/AES-Rijndael-Algorithm-for-Encryption\n",
      "On No.4: PRADEEPCHANGAL/APB-Protocol-Verification-using-UVM\n",
      "On No.5: aryglins/RTL-CCMM\n",
      "On No.6: Marcotronics/100daysofRTL\n",
      "On No.7: KazukiChiyo/Modified-MIPS\n",
      "On No.8: gururavi/rtl\n",
      "On No.9: IskXCr/CS211-Project-Flappy-Bird\n",
      "On No.10: weisrc/nesv\n",
      "failed to get result from url! retry count: 5\n",
      "On No.11: Soham-coder/ROCC_based_neurosynapse\n",
      "On No.12: yateszi/pic2wave\n",
      "On No.13: mahdimoeini8102/DigitalSystems_IEEE754-2019\n",
      "On No.14: JoseDavidSS/TDD.CoffeeMachine-Prototype\n",
      "On No.15: skudlur/riscv-learn\n",
      "On No.16: sathviks/SytemVerilog\n",
      "On No.17: JoseDavidSS/TDD.Single-Cycle_Processor\n",
      "On No.18: RickFerreira/EstudosProjetoDeSistemasDigitais\n",
      "On No.19: akki0084/MIPS-based-32-bit-single-cycle-and-multi-cycle-microprocessor-design\n",
      "On No.20: shubhv26/MIPS-based-32-bit-single-cycle-and-multi-cycle-microprocessor-design\n",
      "On No.21: devanshi-jain/max_finder\n",
      "On No.22: SnrNotHere16/Asynchronous-FIFO\n",
      "On No.23: Christopher-Daniels/Lunar-Lander\n",
      "On No.24: karthik-0398/fpmultiplier\n",
      "On No.25: hassyy/systemverilog-assertion\n",
      "On No.26: sdivcom/SystemVerilog\n",
      "On No.27: deterjan/FPGA-Tetris\n",
      "On No.28: MPSU/SV4DV\n",
      "failed to get result from url! retry count: 5\n",
      "On No.29: jay16udani/ECE745_LC3_Verification\n",
      "On No.30: JenniferZyf0220/Systola\n",
      "On No.31: vsandeepsekhar/verification\n",
      "On No.32: donev-stan/SystemVerilog\n",
      "On No.33: asicdv/systemverilog\n",
      "On No.34: parkjonguk/Systemverilog\n",
      "On No.35: abbasrsyedk/SystemVerilog\n",
      "On No.36: Vivek-Dave/SystemVerilog\n",
      "On No.37: sumedha1/systemVerilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.38: OnurErtunc/SystemVerilog\n",
      "On No.39: AntonyGeorgiadis/SystemVerilog\n",
      "On No.40: rm1096/SystemVerilog\n",
      "On No.41: AshishAttri/systemverilog\n",
      "On No.42: walberfa/SystemVerilog\n",
      "On No.43: Smitlea/SystemVerilog\n",
      "On No.44: sriyerg/systemverilog\n",
      "On No.45: DivyeshMakwana12599/SystemVerilog\n",
      "On No.46: 3820bilal/SystemVerilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.47: aunics/SystemVerilog\n",
      "On No.48: zha71186/Systemverilog\n",
      "On No.49: priyankp87/systemverilog\n",
      "On No.50: gsingla21/systemverilog\n",
      "On No.51: milanlazic97/systemverilog\n",
      "On No.52: Rookie-cprime/Systemverilog\n",
      "On No.53: wa9035148/systemverilog\n",
      "On No.54: gaganminocha/systemverilog\n",
      "On No.55: manasks/systemverilog\n",
      "On No.56: tukshetty/SystemVerilog\n",
      "On No.57: AlPrime2k1/SystemVerilog\n",
      "On No.58: nkulkarni78/SystemVerilog\n",
      "On No.59: aaronrjmanj/systemverilog\n",
      "On No.60: wasim92007/systemverilog\n",
      "On No.61: djgalati/Systemverilog\n",
      "On No.62: salaheddinhetalani/SystemVerilog\n",
      "On No.63: swetharajagopalan17/SystemVerilog\n",
      "On No.64: canbozaci/SystemVerilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.65: G-uit-student/SystemVerilog\n",
      "On No.66: JuanMMonteros/SystemVerilog\n",
      "On No.67: keerthirajan03/systemverilog\n",
      "On No.68: joaosoaresaalm/SystemVerilog\n",
      "On No.69: mrdhindsa/SystemVerilog\n",
      "On No.70: debruynmonge/SystemVerilog\n",
      "On No.71: HappyChuckProgramming/SystemVerilog\n",
      "On No.72: rkasal/systemVerilog\n",
      "On No.73: lee-coder/SystemVerilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.74: darshil24/SystemVerilog\n",
      "On No.75: Louisredstone/SystemVerilog\n",
      "On No.76: sarahbrande/SystemVerilog\n",
      "On No.77: sanjanachawla/SystemVerilog\n",
      "On No.78: MouVen/SystemVerilog\n",
      "On No.79: jwadehyun/SystemVerilog\n",
      "On No.80: ee19m047/systemVerilog\n",
      "On No.81: jardelymaris/SystemVerilog\n",
      "On No.82: UpendraSaiCH/SystemVerilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.83: abhishek-pwr/SystemVerilog\n",
      "On No.84: nimaomidsajedi/SystemVerilog\n",
      "On No.85: sara-totah/SystemVerilog\n",
      "On No.86: harshmomaya/SystemVerilog\n",
      "On No.87: whkkkkkkc/SystemVerilog\n",
      "On No.88: nithinbhargav007/SystemVerilog\n",
      "On No.89: tieovi/SystemVerilog\n",
      "On No.90: ian7aylor/SystemVerilog\n",
      "On No.91: soukalin96/SystemVerilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.92: bushbecky/SystemVerilog\n",
      "On No.93: eugenecc1/SystemVerilog\n",
      "On No.94: fightforit/systemverilog-tutorial\n",
      "On No.95: jeesonk/fpga_projects\n",
      "On No.96: amartinez10/systemverilogprojects\n",
      "On No.97: kanedayo/test_systemverilog\n",
      "On No.98: nguyencanhtrung/systemverilog_axis\n",
      "On No.99: tangshi706/systemverilog-learning\n",
      "On file: ./data\\res_8.json\n",
      "On No.0: heidtn/systemverilog_modules\n",
      "failed to get result from url! retry count: 5\n",
      "On No.1: scott7950/systemverilog_practice\n",
      "On No.2: jiayi-wang98/UART\n",
      "On No.3: look4raghav/DPI-SV\n",
      "On No.4: igormacedo/systemverilog-study\n",
      "On No.5: amanchadha/systemverilog-examples\n",
      "On No.6: gustcar/uvm-systemverilog\n",
      "On No.7: humayunsiraj123/Systemverilog_OOP\n",
      "On No.8: plasma16/systemverilog_verification\n",
      "On No.9: kleiner-fisch/systemverilog-cache\n",
      "failed to get result from url! retry count: 5\n",
      "On No.10: ducnguyenSJSU/Verilog\n",
      "On No.11: TonyHo722/systemverilog_study\n",
      "On No.12: youmin1017/sv-tetris\n",
      "On No.13: KennethWilke/capi-systemverilog\n",
      "On No.14: bhyou/systemverilog_demo\n",
      "On No.15: versonforgit/learn-systemverilog\n",
      "On No.16: merajhasan88/jpegdecoder-systemverilog\n",
      "On No.17: MFaizan11/UART_Systemverilog\n",
      "On No.18: vaisup/Systemverilog_Examples\n",
      "On No.19: tfiwm/systemverilog_snippets\n",
      "On No.20: pvlkhm/verilog\n",
      "On No.21: nimra471/systemverilog-practice\n",
      "On No.22: GreyZenki/cse_systemverilog\n",
      "On No.23: DavidBaensch/FPGACore\n",
      "On No.24: sebsadface/sv\n",
      "On No.25: SergioJJ/systemverilog-babysteps\n",
      "On No.26: H-S-S-11/miscellaneous-systemverilog\n",
      "On No.27: krunalbadlani/systemverilog_projects\n",
      "failed to get result from url! retry count: 5\n",
      "On No.28: saipra99/sai_systemverilog\n",
      "On No.29: rag1404/systemverilog_coverage\n",
      "On No.30: adnanashraf17501/Systemverilog-Bootcamp\n",
      "On No.31: Chico0212/Systemverilog_PSD\n",
      "On No.32: nguyencanhtrung/systemverilog-common\n",
      "On No.33: eduardohenriquearnold/myCPU\n",
      "On No.34: mfbsouza/MipsCPU\n",
      "On No.35: dirkxie/SystemVerilogSnippets\n",
      "On No.36: dpc525/SystemVerilog-Gotcha\n",
      "failed to get result from url! retry count: 5\n",
      "On No.37: Prekshita/SystemVerilog-Code\n",
      "On No.38: youhanamikhaiel/Pipeline-Processor-using-Systemverilog\n",
      "On No.39: MikhailKardash/SystemVerilog_Code\n",
      "On No.40: nefelimet/SystemVerilog-project\n",
      "On No.41: sarawiRTLDV/SystemVerilog-for-Verification\n",
      "On No.42: Maleeshas/SystemVerilogEx\n",
      "On No.43: Carlos12001/nand3_systemverilog\n",
      "On No.44: aknahin/ReversibleGates-SystemVerilog\n",
      "On No.45: braamBeresford/systemVerilogPong\n",
      "failed to get result from url! retry count: 5\n",
      "On No.46: chandanpalai/SystemVerilog-Basics\n",
      "On No.47: prajshet/SystemVerilog-projects\n",
      "On No.48: DevCode-C/SystemVerilog_Class\n",
      "On No.49: EStrugar/systemVerilogCPU\n",
      "On No.50: supreetgulavani/SystemVerilog_Projects\n",
      "On No.51: Yeahoon-Kim/CPU_SystemVerilog\n",
      "On No.52: bushbecky/Verilog-SystemVerilog-Guide\n",
      "On No.53: TianfengChen/SystemVerilog_notecode\n",
      "On No.54: franklinthony/integrated-circuits-systemverilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.55: LFzhaoyue123/SystemVerilog_Lab\n",
      "On No.56: cturgeon/SystemVerilogProject\n",
      "On No.57: AkisParousis/Writing_SystemVerilog\n",
      "On No.58: AndersonLLeite/ULA-em-SystemVerilog\n",
      "On No.59: HardGraphite/SystemVerilogPlayground\n",
      "On No.60: zhouxinyu0723/SystemVerilog_for_verification\n",
      "On No.61: joonjae/UVM-SystemVerilog\n",
      "On No.62: DaniJ2032/Projects-in-SystemVerilog\n",
      "On No.63: gaochangw/SystemVerilog_Practice\n",
      "On No.64: anshb24/SystemVerilog-Fundamentals\n",
      "On No.65: Zclaussen/SystemVerilog_Testbenches\n",
      "On No.66: sharvil111/aes128_systemverilog\n",
      "On No.67: Philngtn/Labs_systemVerilog\n",
      "On No.68: deoregaurav92/SystemVerilog_Coding_Practice\n",
      "On No.69: s-griffith/Simulation_1-SystemVerilog\n",
      "On No.70: ahmedatef935/AES-Verification-SystemVerilog\n",
      "On No.71: ahmedatef935/Mips-Verification-SystemVerilog\n",
      "On No.72: dsellerbrock/SystemVerilog_Prisoners\n",
      "failed to get result from url! retry count: 5\n",
      "On No.73: zkabyken/Basic-SystemVerilog-Processor\n",
      "On No.74: AlexandrosPanag/My_SystemVerilog_Projects\n",
      "On No.75: nguyencanhtrung/SystemVerilog-Practice\n",
      "On No.76: ZHOUJiemin/systemverilog-tb-framework\n",
      "On No.77: Kocha/systemverilog-report-package\n",
      "On No.78: himingway/SystemVerilog-Class-Lab\n",
      "On No.79: pranithbottu/SuperMario_SystemVerilog\n",
      "On No.80: Manoj3050/SystemVerilogPongGame\n",
      "On No.81: toms74209200/systemverilog_package_sample\n",
      "On No.82: chriswebbb/Microprocessor_Design_SystemVerilog\n",
      "On No.83: andmiele/SystemVerilogUtils\n",
      "On No.84: jmcandido/Codigos-SystemVerilog\n",
      "On No.85: axyrai/fullAdder_systemVerilog\n",
      "On No.86: brady-aiello/AES_in_SystemVerilog\n",
      "On No.87: jan-polivka/SystemVerilogStudy\n",
      "On No.88: ignperez-udec/CeNN-SystemVerilog\n",
      "On No.89: UandersonSilva/VGA_Controller_SystemVerilog\n",
      "On No.90: kernsimon98/SystemVerilog_FlappyBird\n",
      "failed to get result from url! retry count: 5\n",
      "On No.91: pragya77/Adder-design-SystemVerilog\n",
      "On No.92: UandersonSilva/UART_controller_SystemVerilog\n",
      "On No.93: P-coryan/SystemVerilogModules\n",
      "On No.94: kanuar/systemverilog_mux2-1\n",
      "On No.95: asimkhan8107/SystemVerilog_30DAYS\n",
      "On No.96: laoleee/Learn_SystemVerilog\n",
      "On No.97: stultusverus/SystemVerilog-Practices\n",
      "On No.98: IasonC/SystemVerilogCircuitDesign\n",
      "On No.99: dwiti9494/Verilog_SystemVerilog\n",
      "failed to get result from url! retry count: 5\n",
      "On file: ./data\\res_9.json\n",
      "On No.0: stultusverus/SystemVerilog-Practices\n",
      "On No.1: IasonC/SystemVerilogCircuitDesign\n",
      "On No.2: dwiti9494/Verilog_SystemVerilog\n",
      "On No.3: talshamira/Simulation_1-SystemVerilog\n",
      "On No.4: sota5460/SystemVerilog_Tutorial\n",
      "On No.5: srsapireddy/SystemVerilog-Verification-Files\n",
      "On No.6: Nikhilaraghuram/SystemVerilog_Test\n",
      "On No.7: kanuar/systemverilog_mux8-1\n",
      "On No.8: avdheshgarodia/chip8-systemverilog\n",
      "On No.9: tsmoffat/SystemVerilogLabs\n",
      "On No.10: ukorat/SystemVerilog-Practice\n",
      "On No.11: Zottel/max7219-systemverilog-driver\n",
      "On No.12: CenkerAkan/SystemVerilog-Simple-MIPS\n",
      "On No.13: aqweszxcd/HammingCode_SystemVerilog\n",
      "On No.14: thinhngo11/Beyond-SystemVerilog-Classes\n",
      "On No.15: hamimulchowdhury/Systemverilog-code-practice\n",
      "On No.16: Alen302/SystemVerilog-for-HDLBits\n",
      "On No.17: jkennerly/simple-processor-systemverilog\n",
      "failed to get result from url! retry count: 5\n",
      "On No.18: Zclaussen/SystemVerilog_Timing_Optimization\n",
      "On No.19: SemiFront/SystemVerilog_SF\n",
      "On No.20: kanuar/systemverilog_mux4-1\n",
      "On No.21: UandersonSilva/BIP2_SystemVerilog\n",
      "On No.22: has58/perceptron_systemVerilog\n",
      "On No.23: ziqiangt/systemverilog-design_patterns\n",
      "On No.24: SeboThaGawd/SPI_SystemVerilog\n",
      "On No.25: woodrowb96/systemverilog-alu-and-testbench\n",
      "On No.26: SLawson/CAH_SystemVerilogSimulation\n",
      "failed to get result from url! retry count: 5\n",
      "On No.27: cameronnapoli/SystemVerilog-Pipelined-Processor\n",
      "On No.28: JonathanHonrada/Function_Generator_SystemVerilog\n",
      "On No.29: wilson07code/SystemVerilog_Lab\n",
      "On No.30: wangyipengw1p/Verilog-SystemVerilog-Xamples\n",
      "On No.31: sarpuser/SystemVerilog-Projects\n",
      "On No.32: luophoe/SystemVerilog-projects\n",
      "On No.33: kanuar/systemverilog_fulladder_with_ripplecarry\n",
      "On No.34: dhairyaagrawal/pipeline\n",
      "On No.35: KyleJosling/FPGA_modules\n",
      "failed to get result from url! retry count: 5\n",
      "On No.36: mec391/system_verilog_practice\n",
      "On No.37: AmirEfi/Decoder3x8-in-SystemVerilog\n",
      "On No.38: kencycheng/riscv_instruction_sv\n",
      "On No.39: nadaved1/SystemVerilog-Examples\n",
      "On No.40: rgliu/SystemVerilog-Samples\n",
      "On No.41: JoseK21/ALU_SystemVerilog\n",
      "On No.42: Z4R1Z/Cellular-Automata-SystemVerilog\n",
      "On No.43: suyash-20/SystemVerilog_repo\n",
      "On No.44: Patrickshiny/systemVerilogFiles\n",
      "failed to get result from url! retry count: 5\n",
      "On No.45: Andreu-Lechuga/SystemVerilog-HDL\n",
      "On No.46: olivamadrigal/DFT-in-SystemVerilog\n",
      "On No.47: AMAV26/-SystemVerilog-projects\n",
      "On No.48: dinalg/Tetris-SystemVerilog\n",
      "On No.49: masonJamesWheeler/Verilog-SystemVerilog\n",
      "On No.50: rbride/SystemVerilog_Practice_Problems\n",
      "On No.51: cjblocker/dvi_controller\n",
      "On No.52: bansil-vaghasiya/Design-and-verification-of-16-bit-64-KB-memory\n",
      "On No.53: uki-a/ibex_alu_custom\n",
      "failed to get result from url! retry count: 5\n",
      "On No.54: VictorHerbert/DigitalCores\n",
      "On No.55: coderky/SystemVerilog_chp11\n",
      "On No.56: richardojo12/Verilog-SystemVerilog-Projects\n",
      "On No.57: mandebi/SystemVerilog_Examples\n",
      "On No.58: FelixH316/SystemVerilog_AGC_2021\n",
      "On No.59: AlphanEker/Pipelined-SystemVerilog-Model\n",
      "On No.60: MarkReedZ/SystemVerilogTutorial\n",
      "On No.61: Ambika14-3/AHB-Protocol-SystemVerilog\n",
      "On No.62: keganpremuda/SystemVerilogMicroprocessor\n",
      "failed to get result from url! retry count: 5\n",
      "On No.63: minabedwany/Micro_Processor_SystemVerilog\n",
      "On No.64: RecepSaid/SystemVerilog-Examples\n",
      "On No.65: du6293/single_cycle_processor_systemverilog\n",
      "On No.66: jhladik/chu_systemverilog_exercises\n",
      "On No.67: wormyrocks/systemverilog-yosys-test\n",
      "On No.68: GeorgeOnwubuya/Reaction_Timer_SystemVerilog\n",
      "On No.69: sunbanett40/SystemVerilog-Programming\n",
      "On No.70: ErikPihl/Microcontroller-SystemVerilog\n",
      "On No.71: gabomora2200/systemVerilogPractice\n",
      "failed to get result from url! retry count: 5\n",
      "On No.72: hankhsu1996/vscode-better-systemverilog-syntax\n",
      "On No.73: Bouer/shifter_SystemVerilog\n",
      "On No.74: hp22-ela21/Mikrodator-SystemVerilog\n",
      "On No.75: mariosplen/SystemVerilog-UNI-LAB\n",
      "On No.76: tiliosys/Vermicel-CPU-SystemVerilog\n",
      "On No.77: Maturihacks/SystemVerilog_Lab_8\n",
      "On No.78: neoH/ASVE\n",
      "On No.79: Askartos/openPwm\n",
      "On No.80: SonNeyugn/uvm_practice\n",
      "On No.81: damlasu/FB-CPU-SystemVerilog-Testbench\n",
      "On No.82: CiceraRodrigues/Cicera_Ex01_MB_SV\n",
      "On No.83: igoral5/soda_machine\n",
      "On No.84: Fernsicles/FPGA-calc\n",
      "On No.85: rohith2h2/100_days_of_rtl_design\n",
      "On No.86: csnewman/juna\n",
      "On No.87: muaadh-hasan/Computer-Architecture-and-Organization\n",
      "On No.88: duongnghiephuy/processor1\n",
      "On No.89: eldesh/uvm_study\n",
      "failed to get result from url! retry count: 5\n",
      "On No.90: Haxrox/HaxElevator\n",
      "On No.91: aignacio/bus_arch_sv_pkg\n",
      "On No.92: ctrunkett/LogicAnalyzer\n",
      "On No.93: kfinch333/finite_state_machine\n",
      "On No.94: kfinch333/Microprocessor\n",
      "On No.95: hiimkimchi/Verilog-HDL-Lectures\n",
      "On No.96: filipeferibeiro/SHA-1\n",
      "On No.97: douglasnickson/DouglasNickson_Ex01_MB_SV\n",
      "On No.98: NotZombieFood/TempAverage\n",
      "failed to get result from url! retry count: 5\n",
      "On No.99: muzicarski/HDL\n"
     ]
    }
   ],
   "source": [
    "for file_path in files:\n",
    "    print(f'On file: {file_path}')\n",
    "    with open(file_path, 'r') as fp:\n",
    "        items = json.load(fp)\n",
    "\n",
    "    filtered_repos = []\n",
    "    startfrom = 0\n",
    "    for i, item in enumerate(items):\n",
    "        if i < startfrom:\n",
    "            continue\n",
    "        repo = item['html_url'].replace('https://github.com/', '')\n",
    "        print(f'On No.{i}: {repo}')\n",
    "        results = get_results(get_url_code(code_query_kw, lang, repo))\n",
    "        if results['total_count'] != 0:\n",
    "            filtered_repos.append({\n",
    "                'repo_id': item['id'],\n",
    "                'repo_name': item['full_name'],\n",
    "                'download_url': item['clone_url'],\n",
    "            })\n",
    "        time.sleep(req_every_k_secs)\n",
    "    load_and_save(filtered_repos, osp.join(ROOT, 'data/filtered_repos.json'))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# download all repos by git clone or wget"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 233,
   "metadata": {},
   "outputs": [],
   "source": [
    "def clone_repos(repos):\n",
    "    def _git(*args):\n",
    "        return subprocess.check_call(['git'] + list(args))\n",
    "    for repo in repos:\n",
    "        clone_url = repo['download_url']\n",
    "        ret = _git(\"clone\", clone_url)\n",
    "\n",
    "def download_repos(repos, out_dir):\n",
    "    for i, repo in enumerate(repos):\n",
    "        print(f\"On No.{i} repo: {repo}\")\n",
    "        url = repo['download_url']\n",
    "        download_url = url[:len(url) - 4] + \"/archive/refs/heads/master.zip\"\n",
    "        file_name =  repo['repo_name'].replace(\"/\", \"#\") + '.zip'\n",
    "        try:\n",
    "            wget.download(download_url, out=osp.join(out_dir, file_name))\n",
    "        except Exception as e:\n",
    "            print(\"Could not download file {}\".format(file_name))\n",
    "            print(e)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 234,
   "metadata": {},
   "outputs": [],
   "source": [
    "with open(\"./data/filtered_repos.json\", mode='r') as fp:\n",
    "    repos = json.load(fp)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 235,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "On No.0 repo: {'repo_id': 129229399, 'repo_name': 'pulp-platform/axi', 'download_url': 'https://github.com/pulp-platform/axi.git'}\n",
      "On No.1 repo: {'repo_id': 171665435, 'repo_name': 'trivialmips/nontrivial-mips', 'download_url': 'https://github.com/trivialmips/nontrivial-mips.git'}\n",
      "On No.2 repo: {'repo_id': 118764818, 'repo_name': 'pulp-platform/common_cells', 'download_url': 'https://github.com/pulp-platform/common_cells.git'}\n",
      "On No.3 repo: {'repo_id': 19295560, 'repo_name': 'VerificationExcellence/SystemVerilogReference', 'download_url': 'https://github.com/VerificationExcellence/SystemVerilogReference.git'}\n",
      "On No.4 repo: {'repo_id': 108771045, 'repo_name': 'tymonx/logic', 'download_url': 'https://github.com/tymonx/logic.git'}\n",
      "On No.5 repo: {'repo_id': 201299456, 'repo_name': 'chipsalliance/sv-tests', 'download_url': 'https://github.com/chipsalliance/sv-tests.git'}\n",
      "On No.6 repo: {'repo_id': 8392762, 'repo_name': 'veripool/verilog-mode', 'download_url': 'https://github.com/veripool/verilog-mode.git'}\n",
      "On No.7 repo: {'repo_id': 274802727, 'repo_name': 'openhwgroup/core-v-mcu', 'download_url': 'https://github.com/openhwgroup/core-v-mcu.git'}\n",
      "On No.8 repo: {'repo_id': 114001819, 'repo_name': 'taichi-ishitani/tnoc', 'download_url': 'https://github.com/taichi-ishitani/tnoc.git'}\n",
      "On No.9 repo: {'repo_id': 62000083, 'repo_name': 'GodelMachine/AHB2', 'download_url': 'https://github.com/GodelMachine/AHB2.git'}\n",
      "On No.10 repo: {'repo_id': 21086331, 'repo_name': 'VerificationExcellence/SystemVerilogAssertions', 'download_url': 'https://github.com/VerificationExcellence/SystemVerilogAssertions.git'}\n",
      "On No.11 repo: {'repo_id': 34787526, 'repo_name': 'amiq-consulting/svaunit', 'download_url': 'https://github.com/amiq-consulting/svaunit.git'}\n",
      "On No.12 repo: {'repo_id': 236462808, 'repo_name': 'ic-lab-duth/RISC-V-Vector', 'download_url': 'https://github.com/ic-lab-duth/RISC-V-Vector.git'}\n",
      "On No.13 repo: {'repo_id': 120769627, 'repo_name': 'pulp-platform/pulp_soc', 'download_url': 'https://github.com/pulp-platform/pulp_soc.git'}\n",
      "On No.14 repo: {'repo_id': 30076555, 'repo_name': 'amiq-consulting/amiq_apb', 'download_url': 'https://github.com/amiq-consulting/amiq_apb.git'}\n",
      "On No.15 repo: {'repo_id': 437053467, 'repo_name': 'ARC-Lab-UF/sv-tutorial', 'download_url': 'https://github.com/ARC-Lab-UF/sv-tutorial.git'}\n",
      "On No.16 repo: {'repo_id': 464943029, 'repo_name': 'Siddhi-95/AHB-to-APB-Bridge-Verification', 'download_url': 'https://github.com/Siddhi-95/AHB-to-APB-Bridge-Verification.git'}\n",
      "On No.17 repo: {'repo_id': 18693562, 'repo_name': 'doswellf/combinator-uvm', 'download_url': 'https://github.com/doswellf/combinator-uvm.git'}\n",
      "On No.18 repo: {'repo_id': 40177831, 'repo_name': 'johan92/fpga-hash-table', 'download_url': 'https://github.com/johan92/fpga-hash-table.git'}\n",
      "On No.19 repo: {'repo_id': 509037539, 'repo_name': 'muneeb-mbytes/SystemVerilog_Course', 'download_url': 'https://github.com/muneeb-mbytes/SystemVerilog_Course.git'}\n",
      "On No.20 repo: {'repo_id': 110600628, 'repo_name': 'akzare/Async_FIFO_Verification', 'download_url': 'https://github.com/akzare/Async_FIFO_Verification.git'}\n",
      "On No.21 repo: {'repo_id': 72968977, 'repo_name': 'uvmdebug/uvm_debug', 'download_url': 'https://github.com/uvmdebug/uvm_debug.git'}\n",
      "On No.22 repo: {'repo_id': 122607123, 'repo_name': 'gvekony/sv-1800-2012', 'download_url': 'https://github.com/gvekony/sv-1800-2012.git'}\n",
      "On No.23 repo: {'repo_id': 158221925, 'repo_name': 'Dmitriy0111/nanoFOX', 'download_url': 'https://github.com/Dmitriy0111/nanoFOX.git'}\n",
      "On No.24 repo: {'repo_id': 62645248, 'repo_name': 'amiq-consulting/yamm', 'download_url': 'https://github.com/amiq-consulting/yamm.git'}\n",
      "On No.25 repo: {'repo_id': 579842080, 'repo_name': 'pezy-computing/pzbcm', 'download_url': 'https://github.com/pezy-computing/pzbcm.git'}\n",
      "On No.26 repo: {'repo_id': 361092259, 'repo_name': 'esynr3z/axi_vip_demo', 'download_url': 'https://github.com/esynr3z/axi_vip_demo.git'}\n",
      "On No.27 repo: {'repo_id': 513341931, 'repo_name': 'avashist003/SystemVerilog_Design_Verification', 'download_url': 'https://github.com/avashist003/SystemVerilog_Design_Verification.git'}\n",
      "On No.28 repo: {'repo_id': 258239573, 'repo_name': 'zhajio1988/ExtremeDV_UVM', 'download_url': 'https://github.com/zhajio1988/ExtremeDV_UVM.git'}\n",
      "On No.29 repo: {'repo_id': 345558394, 'repo_name': 'ic-lab-duth/DRIM', 'download_url': 'https://github.com/ic-lab-duth/DRIM.git'}\n",
      "On No.30 repo: {'repo_id': 400485607, 'repo_name': 'merledu/azadi-soc', 'download_url': 'https://github.com/merledu/azadi-soc.git'}\n",
      "On No.31 repo: {'repo_id': 345948930, 'repo_name': 'ic-lab-duth/DRIM-S', 'download_url': 'https://github.com/ic-lab-duth/DRIM-S.git'}\n",
      "On No.32 repo: {'repo_id': 259401546, 'repo_name': 'StanfordVLSI/dragonphy2', 'download_url': 'https://github.com/StanfordVLSI/dragonphy2.git'}\n",
      "On No.33 repo: {'repo_id': 93367626, 'repo_name': 'jay16udani/ECE745_LC3_Verification', 'download_url': 'https://github.com/jay16udani/ECE745_LC3_Verification.git'}\n",
      "On No.34 repo: {'repo_id': 359465744, 'repo_name': 'Vivek-Dave/SystemVerilog', 'download_url': 'https://github.com/Vivek-Dave/SystemVerilog.git'}\n",
      "On No.35 repo: {'repo_id': 644086168, 'repo_name': 'AlPrime2k1/SystemVerilog', 'download_url': 'https://github.com/AlPrime2k1/SystemVerilog.git'}\n",
      "On No.36 repo: {'repo_id': 396984723, 'repo_name': 'msinger/iceboy', 'download_url': 'https://github.com/msinger/iceboy.git'}\n",
      "On No.37 repo: {'repo_id': 408514112, 'repo_name': 'Suntrakanesh/System-Verilog-bootcamp', 'download_url': 'https://github.com/Suntrakanesh/System-Verilog-bootcamp.git'}\n",
      "On No.38 repo: {'repo_id': 51796839, 'repo_name': 'harpreetbhatia/sv_practice', 'download_url': 'https://github.com/harpreetbhatia/sv_practice.git'}\n",
      "On No.39 repo: {'repo_id': 29715691, 'repo_name': 'Freecellera/freecellera-uvm', 'download_url': 'https://github.com/Freecellera/freecellera-uvm.git'}\n",
      "On No.40 repo: {'repo_id': 197411172, 'repo_name': 'rggen/rggen-sv-rtl', 'download_url': 'https://github.com/rggen/rggen-sv-rtl.git'}\n",
      "On No.41 repo: {'repo_id': 384764302, 'repo_name': 'Rain92/FPGA-Mandelbrot', 'download_url': 'https://github.com/Rain92/FPGA-Mandelbrot.git'}\n",
      "On No.42 repo: {'repo_id': 215869065, 'repo_name': 'bwitherspoon/wiphy', 'download_url': 'https://github.com/bwitherspoon/wiphy.git'}\n",
      "On No.43 repo: {'repo_id': 154533293, 'repo_name': 'taichi-ishitani/tbcm', 'download_url': 'https://github.com/taichi-ishitani/tbcm.git'}\n",
      "On No.44 repo: {'repo_id': 67240009, 'repo_name': 'go2uvm/sva_traces', 'download_url': 'https://github.com/go2uvm/sva_traces.git'}\n",
      "On No.45 repo: {'repo_id': 341675169, 'repo_name': 'semify-eda/go.debug', 'download_url': 'https://github.com/semify-eda/go.debug.git'}\n",
      "On No.46 repo: {'repo_id': 211245567, 'repo_name': 'AbhishekTaur/System-Verilog-Practice', 'download_url': 'https://github.com/AbhishekTaur/System-Verilog-Practice.git'}\n",
      "On No.47 repo: {'repo_id': 688517841, 'repo_name': 'MPSU/APS-reborn', 'download_url': 'https://github.com/MPSU/APS-reborn.git'}\n",
      "On No.48 repo: {'repo_id': 373854808, 'repo_name': 'avashist003/FIFO_SystemVerilog_Assertion', 'download_url': 'https://github.com/avashist003/FIFO_SystemVerilog_Assertion.git'}\n",
      "On No.49 repo: {'repo_id': 247762713, 'repo_name': 'chenyangbing/UVM-example', 'download_url': 'https://github.com/chenyangbing/UVM-example.git'}\n",
      "On No.50 repo: {'repo_id': 402685481, 'repo_name': 'ChrisShakkour/RV32I-MAF-project', 'download_url': 'https://github.com/ChrisShakkour/RV32I-MAF-project.git'}\n",
      "On No.51 repo: {'repo_id': 95138518, 'repo_name': 'kbbuch/LC3-Verification', 'download_url': 'https://github.com/kbbuch/LC3-Verification.git'}\n",
      "On No.52 repo: {'repo_id': 30703457, 'repo_name': 'amiq-consulting/amiq_dcr', 'download_url': 'https://github.com/amiq-consulting/amiq_dcr.git'}\n",
      "On No.53 repo: {'repo_id': 357352227, 'repo_name': 'msinger/dmg-sim', 'download_url': 'https://github.com/msinger/dmg-sim.git'}\n",
      "On No.54 repo: {'repo_id': 173373764, 'repo_name': 'atmughrabi/AccelGraph', 'download_url': 'https://github.com/atmughrabi/AccelGraph.git'}\n",
      "On No.55 repo: {'repo_id': 221727014, 'repo_name': 'PeterMonsson/lpcm-verilator', 'download_url': 'https://github.com/PeterMonsson/lpcm-verilator.git'}\n",
      "On No.56 repo: {'repo_id': 92110313, 'repo_name': 'cquickstad/uvm_unit', 'download_url': 'https://github.com/cquickstad/uvm_unit.git'}\n",
      "On No.57 repo: {'repo_id': 636531832, 'repo_name': 'AsFigo/pyslint', 'download_url': 'https://github.com/AsFigo/pyslint.git'}\n",
      "On No.58 repo: {'repo_id': 317413364, 'repo_name': 'seanpm2001/SNU_2D_ProgrammingTools_IDE_SystemVerilog', 'download_url': 'https://github.com/seanpm2001/SNU_2D_ProgrammingTools_IDE_SystemVerilog.git'}\n",
      "On No.59 repo: {'repo_id': 46694419, 'repo_name': 'dbretwolfe/UARTsv', 'download_url': 'https://github.com/dbretwolfe/UARTsv.git'}\n",
      "On No.60 repo: {'repo_id': 661703799, 'repo_name': 'taichi-ishitani/rice', 'download_url': 'https://github.com/taichi-ishitani/rice.git'}\n",
      "On No.61 repo: {'repo_id': 428956834, 'repo_name': 'jiru1997/design-and-verification-of-MCDF-phase3', 'download_url': 'https://github.com/jiru1997/design-and-verification-of-MCDF-phase3.git'}\n",
      "On No.62 repo: {'repo_id': 434686944, 'repo_name': 'GabbedT/Arithmetic-Circuits', 'download_url': 'https://github.com/GabbedT/Arithmetic-Circuits.git'}\n",
      "On No.63 repo: {'repo_id': 496668871, 'repo_name': 'dh73/uninterpreted_functions', 'download_url': 'https://github.com/dh73/uninterpreted_functions.git'}\n",
      "On No.64 repo: {'repo_id': 554060567, 'repo_name': 'Linger0/sv', 'download_url': 'https://github.com/Linger0/sv.git'}\n",
      "On No.65 repo: {'repo_id': 206828529, 'repo_name': 'CristianG89/Design_Digital_Systems_2', 'download_url': 'https://github.com/CristianG89/Design_Digital_Systems_2.git'}\n",
      "On No.66 repo: {'repo_id': 70977393, 'repo_name': 'atrifex/Contra-SV', 'download_url': 'https://github.com/atrifex/Contra-SV.git'}\n",
      "On No.67 repo: {'repo_id': 435489009, 'repo_name': 'daviddavo/tfg_poc_noc', 'download_url': 'https://github.com/daviddavo/tfg_poc_noc.git'}\n",
      "On No.68 repo: {'repo_id': 475424449, 'repo_name': 'MarleyLobao/UVM_calculator', 'download_url': 'https://github.com/MarleyLobao/UVM_calculator.git'}\n",
      "On No.69 repo: {'repo_id': 93367626, 'repo_name': 'jay16udani/ECE745_LC3_Verification', 'download_url': 'https://github.com/jay16udani/ECE745_LC3_Verification.git'}\n",
      "On No.70 repo: {'repo_id': 359465744, 'repo_name': 'Vivek-Dave/SystemVerilog', 'download_url': 'https://github.com/Vivek-Dave/SystemVerilog.git'}\n",
      "On No.71 repo: {'repo_id': 644086168, 'repo_name': 'AlPrime2k1/SystemVerilog', 'download_url': 'https://github.com/AlPrime2k1/SystemVerilog.git'}\n",
      "On No.72 repo: {'repo_id': 661945448, 'repo_name': 'asimkhan8107/SystemVerilog_30DAYS', 'download_url': 'https://github.com/asimkhan8107/SystemVerilog_30DAYS.git'}\n"
     ]
    }
   ],
   "source": [
    "download_repos(repos, out_dir=osp.join(ROOT, 'data/repos'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.12"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "0d9c7a540b6e67c9c6c8946da76c8d4661f5da14b57b87d97ba768adcdf0ae8f"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
