{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671122535754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671122535827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 13:42:15 2022 " "Processing started: Thu Dec 15 13:42:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671122535827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122535827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LABFinal -c LABFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off LABFinal -c LABFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122535828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671122536105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671122536106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contadorx99.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Contadorx99.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contadorx99-i " "Found design unit 1: Contadorx99-i" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548516 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contadorx99 " "Found entity 1: Contadorx99" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pontos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Pontos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pontos " "Found entity 1: Pontos" {  } { { "Pontos.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Pontos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador06.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Contador06.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador06 " "Found entity 1: Contador06" {  } { { "Contador06.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contador06.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "06D3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 06D3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 06D3 " "Found entity 1: 06D3" {  } { { "06D3.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/06D3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "06D2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 06D2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 06D2 " "Found entity 1: 06D2" {  } { { "06D2.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/06D2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "06D1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 06D1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 06D1 " "Found entity 1: 06D1" {  } { { "06D1.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/06D1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "06D0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 06D0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 06D0 " "Found entity 1: 06D0" {  } { { "06D0.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/06D0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Seletora.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Seletora.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seletora " "Found entity 1: Seletora" {  } { { "Seletora.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Seletora.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Alternadora.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Alternadora.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Alternadora " "Found entity 1: Alternadora" {  } { { "Alternadora.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Alternadora.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador09.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Contador09.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador09 " "Found entity 1: Contador09" {  } { { "Contador09.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contador09.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConversorHexaDecimal-arc_sevenseg " "Found design unit 1: ConversorHexaDecimal-arc_sevenseg" {  } { { "../ConversorHexa/ConversorHexadecimal.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548521 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConversorHexaDecimal " "Found entity 1: ConversorHexaDecimal" {  } { { "../ConversorHexa/ConversorHexadecimal.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PlacarBaseball.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PlacarBaseball.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PlacarBaseball " "Found entity 1: PlacarBaseball" {  } { { "PlacarBaseball.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PlacarBaseball.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BallCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BallCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BallCounter-funcionamento " "Found design unit 1: BallCounter-funcionamento" {  } { { "BallCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/BallCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548522 ""} { "Info" "ISGN_ENTITY_NAME" "1 BallCounter " "Found entity 1: BallCounter" {  } { { "BallCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/BallCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StrikeCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file StrikeCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StrikeCounter-funcionamento " "Found design unit 1: StrikeCounter-funcionamento" {  } { { "StrikeCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/StrikeCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548523 ""} { "Info" "ISGN_ENTITY_NAME" "1 StrikeCounter " "Found entity 1: StrikeCounter" {  } { { "StrikeCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/StrikeCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OutCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file OutCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutCounter-funcionamento " "Found design unit 1: OutCounter-funcionamento" {  } { { "OutCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/OutCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548524 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutCounter " "Found entity 1: OutCounter" {  } { { "OutCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/OutCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SeletorHEX.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SeletorHEX.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SeletorHEX " "Found entity 1: SeletorHEX" {  } { { "SeletorHEX.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/SeletorHEX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SetCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SetCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SetCounter-funcionamento " "Found design unit 1: SetCounter-funcionamento" {  } { { "SetCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/SetCounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548525 ""} { "Info" "ISGN_ENTITY_NAME" "1 SetCounter " "Found entity 1: SetCounter" {  } { { "SetCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/SetCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PlacarVolei.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PlacarVolei.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PlacarVolei " "Found entity 1: PlacarVolei" {  } { { "PlacarVolei.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PlacarVolei.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PontoVolei.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PontoVolei.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PontoVolei " "Found entity 1: PontoVolei" {  } { { "PontoVolei.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PontoVolei.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tempo_Desafio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Tempo_Desafio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Tempo_Desafio " "Found entity 1: Tempo_Desafio" {  } { { "Tempo_Desafio.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Tempo_Desafio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tempo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Tempo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tempo-funcionamento " "Found design unit 1: Tempo-funcionamento" {  } { { "Tempo.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Tempo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548526 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tempo " "Found entity 1: Tempo" {  } { { "Tempo.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Tempo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Desafio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Desafio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Desafio-funcionamento " "Found design unit 1: Desafio-funcionamento" {  } { { "Desafio.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Desafio.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548527 ""} { "Info" "ISGN_ENTITY_NAME" "1 Desafio " "Found entity 1: Desafio" {  } { { "Desafio.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Desafio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX8x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MUX8x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8x4 " "Found entity 1: MUX8x4" {  } { { "MUX8x4.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/MUX8x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Chaves.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Chaves.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Chaves-gate_level " "Found design unit 1: Chaves-gate_level" {  } { { "Chaves.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Chaves.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548528 ""} { "Info" "ISGN_ENTITY_NAME" "1 Chaves " "Found entity 1: Chaves" {  } { { "Chaves.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Chaves.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LABFinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LABFinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LABFinal " "Found entity 1: LABFinal" {  } { { "LABFinal.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/LABFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671122548529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LABFinal " "Elaborating entity \"LABFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671122548592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorHexaDecimal ConversorHexaDecimal:inst4 " "Elaborating entity \"ConversorHexaDecimal\" for hierarchy \"ConversorHexaDecimal:inst4\"" {  } { { "LABFinal.bdf" "inst4" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/LABFinal.bdf" { { -296 544 720 -176 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8x4 MUX8x4:inst2 " "Elaborating entity \"MUX8x4\" for hierarchy \"MUX8x4:inst2\"" {  } { { "LABFinal.bdf" "inst2" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/LABFinal.bdf" { { -152 544 736 -56 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seletora MUX8x4:inst2\|Seletora:inst " "Elaborating entity \"Seletora\" for hierarchy \"MUX8x4:inst2\|Seletora:inst\"" {  } { { "MUX8x4.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/MUX8x4.bdf" { { 88 568 664 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlacarVolei PlacarVolei:inst " "Elaborating entity \"PlacarVolei\" for hierarchy \"PlacarVolei:inst\"" {  } { { "LABFinal.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/LABFinal.bdf" { { 16 376 496 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PontoVolei PlacarVolei:inst\|PontoVolei:inst3 " "Elaborating entity \"PontoVolei\" for hierarchy \"PlacarVolei:inst\|PontoVolei:inst3\"" {  } { { "PlacarVolei.bdf" "inst3" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PlacarVolei.bdf" { { 104 184 296 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548611 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d " "Converted elements in bus name \"d\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[3..0\] d3..0 " "Converted element name(s) from \"d\[3..0\]\" to \"d3..0\"" {  } { { "PontoVolei.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PontoVolei.bdf" { { 112 368 552 128 "d\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548612 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[3\] d3 " "Converted element name(s) from \"d\[3\]\" to \"d3\"" {  } { { "PontoVolei.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PontoVolei.bdf" { { 328 552 800 344 "d\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548612 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[2\] d2 " "Converted element name(s) from \"d\[2\]\" to \"d2\"" {  } { { "PontoVolei.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PontoVolei.bdf" { { 344 552 800 360 "d\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548612 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[1\] d1 " "Converted element name(s) from \"d\[1\]\" to \"d1\"" {  } { { "PontoVolei.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PontoVolei.bdf" { { 360 552 800 376 "d\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548612 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[0\] d0 " "Converted element name(s) from \"d\[0\]\" to \"d0\"" {  } { { "PontoVolei.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PontoVolei.bdf" { { 376 552 800 392 "d\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548612 ""}  } { { "PontoVolei.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PontoVolei.bdf" { { 112 368 552 128 "d\[3..0\]" "" } { 328 552 800 344 "d\[3\]" "" } { 344 552 800 360 "d\[2\]" "" } { 360 552 800 376 "d\[1\]" "" } { 376 552 800 392 "d\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1671122548612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contadorx99 PlacarVolei:inst\|PontoVolei:inst3\|Contadorx99:inst " "Elaborating entity \"Contadorx99\" for hierarchy \"PlacarVolei:inst\|PontoVolei:inst3\|Contadorx99:inst\"" {  } { { "PontoVolei.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PontoVolei.bdf" { { 80 192 368 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548613 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inverter Contadorx99.vhd(24) " "VHDL Process Statement warning at Contadorx99.vhd(24): signal \"inverter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671122548614 "|LABFinal|PlacarVolei:inst|PontoVolei:inst3|Contadorx99:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inverter Contadorx99.vhd(33) " "VHDL Process Statement warning at Contadorx99.vhd(33): signal \"inverter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671122548614 "|LABFinal|PlacarVolei:inst|PontoVolei:inst3|Contadorx99:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chaves PlacarVolei:inst\|Chaves:inst11 " "Elaborating entity \"Chaves\" for hierarchy \"PlacarVolei:inst\|Chaves:inst11\"" {  } { { "PlacarVolei.bdf" "inst11" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PlacarVolei.bdf" { { 120 -744 -616 264 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tempo_Desafio PlacarVolei:inst\|Tempo_Desafio:inst5 " "Elaborating entity \"Tempo_Desafio\" for hierarchy \"PlacarVolei:inst\|Tempo_Desafio:inst5\"" {  } { { "PlacarVolei.bdf" "inst5" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PlacarVolei.bdf" { { 376 192 304 568 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548616 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "D " "Converted elements in bus name \"D\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D\[3\] D3 " "Converted element name(s) from \"D\[3\]\" to \"D3\"" {  } { { "Tempo_Desafio.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Tempo_Desafio.bdf" { { 368 752 960 384 "D\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548616 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D\[2\] D2 " "Converted element name(s) from \"D\[2\]\" to \"D2\"" {  } { { "Tempo_Desafio.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Tempo_Desafio.bdf" { { 400 752 960 416 "D\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548616 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D\[1\] D1 " "Converted element name(s) from \"D\[1\]\" to \"D1\"" {  } { { "Tempo_Desafio.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Tempo_Desafio.bdf" { { 432 752 960 448 "D\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548616 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D\[0\] D0 " "Converted element name(s) from \"D\[0\]\" to \"D0\"" {  } { { "Tempo_Desafio.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Tempo_Desafio.bdf" { { 464 752 960 480 "D\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548616 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D\[3..0\] D3..0 " "Converted element name(s) from \"D\[3..0\]\" to \"D3..0\"" {  } { { "Tempo_Desafio.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Tempo_Desafio.bdf" { { 512 632 752 528 "D\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548616 ""}  } { { "Tempo_Desafio.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Tempo_Desafio.bdf" { { 368 752 960 384 "D\[3\]" "" } { 400 752 960 416 "D\[2\]" "" } { 432 752 960 448 "D\[1\]" "" } { 464 752 960 480 "D\[0\]" "" } { 512 632 752 528 "D\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1671122548616 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "T " "Converted elements in bus name \"T\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "T\[3..0\] T3..0 " "Converted element name(s) from \"T\[3..0\]\" to \"T3..0\"" {  } { { "Tempo_Desafio.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Tempo_Desafio.bdf" { { 208 624 680 224 "T\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548617 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "T\[0\] T0 " "Converted element name(s) from \"T\[0\]\" to \"T0\"" {  } { { "Tempo_Desafio.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Tempo_Desafio.bdf" { { 264 680 904 280 "T\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548617 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "T\[1\] T1 " "Converted element name(s) from \"T\[1\]\" to \"T1\"" {  } { { "Tempo_Desafio.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Tempo_Desafio.bdf" { { 248 680 904 264 "T\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548617 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "T\[2\] T2 " "Converted element name(s) from \"T\[2\]\" to \"T2\"" {  } { { "Tempo_Desafio.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Tempo_Desafio.bdf" { { 232 680 904 248 "T\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548617 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "T\[3\] T3 " "Converted element name(s) from \"T\[3\]\" to \"T3\"" {  } { { "Tempo_Desafio.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Tempo_Desafio.bdf" { { 216 680 904 232 "T\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548617 ""}  } { { "Tempo_Desafio.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Tempo_Desafio.bdf" { { 208 624 680 224 "T\[3..0\]" "" } { 264 680 904 280 "T\[0\]" "" } { 248 680 904 264 "T\[1\]" "" } { 232 680 904 248 "T\[2\]" "" } { 216 680 904 232 "T\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1671122548617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tempo PlacarVolei:inst\|Tempo_Desafio:inst5\|Tempo:inst " "Elaborating entity \"Tempo\" for hierarchy \"PlacarVolei:inst\|Tempo_Desafio:inst5\|Tempo:inst\"" {  } { { "Tempo_Desafio.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Tempo_Desafio.bdf" { { 192 432 624 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Desafio PlacarVolei:inst\|Tempo_Desafio:inst5\|Desafio:inst1 " "Elaborating entity \"Desafio\" for hierarchy \"PlacarVolei:inst\|Tempo_Desafio:inst5\|Desafio:inst1\"" {  } { { "Tempo_Desafio.bdf" "inst1" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Tempo_Desafio.bdf" { { 448 440 632 560 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador06 PlacarVolei:inst\|Contador06:inst2 " "Elaborating entity \"Contador06\" for hierarchy \"PlacarVolei:inst\|Contador06:inst2\"" {  } { { "PlacarVolei.bdf" "inst2" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PlacarVolei.bdf" { { 192 1384 1504 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "06D3 PlacarVolei:inst\|Contador06:inst2\|06D3:inst8 " "Elaborating entity \"06D3\" for hierarchy \"PlacarVolei:inst\|Contador06:inst2\|06D3:inst8\"" {  } { { "Contador06.bdf" "inst8" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contador06.bdf" { { 192 320 416 288 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "06D2 PlacarVolei:inst\|Contador06:inst2\|06D2:inst7 " "Elaborating entity \"06D2\" for hierarchy \"PlacarVolei:inst\|Contador06:inst2\|06D2:inst7\"" {  } { { "Contador06.bdf" "inst7" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contador06.bdf" { { 192 520 680 288 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "06D0 PlacarVolei:inst\|Contador06:inst2\|06D0:inst " "Elaborating entity \"06D0\" for hierarchy \"PlacarVolei:inst\|Contador06:inst2\|06D0:inst\"" {  } { { "Contador06.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contador06.bdf" { { 184 936 1096 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "06D1 PlacarVolei:inst\|Contador06:inst2\|06D1:inst5 " "Elaborating entity \"06D1\" for hierarchy \"PlacarVolei:inst\|Contador06:inst2\|06D1:inst5\"" {  } { { "Contador06.bdf" "inst5" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contador06.bdf" { { 192 720 880 288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SetCounter PlacarVolei:inst\|SetCounter:inst1 " "Elaborating entity \"SetCounter\" for hierarchy \"PlacarVolei:inst\|SetCounter:inst1\"" {  } { { "PlacarVolei.bdf" "inst1" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PlacarVolei.bdf" { { 888 1272 1432 1000 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alternadora Alternadora:inst26 " "Elaborating entity \"Alternadora\" for hierarchy \"Alternadora:inst26\"" {  } { { "LABFinal.bdf" "inst26" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/LABFinal.bdf" { { 120 -216 -96 216 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlacarBaseball PlacarBaseball:inst1 " "Elaborating entity \"PlacarBaseball\" for hierarchy \"PlacarBaseball:inst1\"" {  } { { "LABFinal.bdf" "inst1" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/LABFinal.bdf" { { 552 384 504 1064 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador09 PlacarBaseball:inst1\|Contador09:inst2 " "Elaborating entity \"Contador09\" for hierarchy \"PlacarBaseball:inst1\|Contador09:inst2\"" {  } { { "PlacarBaseball.bdf" "inst2" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PlacarBaseball.bdf" { { 312 1664 1784 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutCounter PlacarBaseball:inst1\|OutCounter:inst8 " "Elaborating entity \"OutCounter\" for hierarchy \"PlacarBaseball:inst1\|OutCounter:inst8\"" {  } { { "PlacarBaseball.bdf" "inst8" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PlacarBaseball.bdf" { { 792 920 1120 904 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548636 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L2 OutCounter.vhd(38) " "VHDL Process Statement warning at OutCounter.vhd(38): inferring latch(es) for signal or variable \"L2\", which holds its previous value in one or more paths through the process" {  } { { "OutCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/OutCounter.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671122548637 "|LABFinal|PlacarBaseball:inst1|OutCounter:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L1 OutCounter.vhd(38) " "VHDL Process Statement warning at OutCounter.vhd(38): inferring latch(es) for signal or variable \"L1\", which holds its previous value in one or more paths through the process" {  } { { "OutCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/OutCounter.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671122548637 "|LABFinal|PlacarBaseball:inst1|OutCounter:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_switch_team OutCounter.vhd(38) " "VHDL Process Statement warning at OutCounter.vhd(38): inferring latch(es) for signal or variable \"en_switch_team\", which holds its previous value in one or more paths through the process" {  } { { "OutCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/OutCounter.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671122548637 "|LABFinal|PlacarBaseball:inst1|OutCounter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_switch_team OutCounter.vhd(38) " "Inferred latch for \"en_switch_team\" at OutCounter.vhd(38)" {  } { { "OutCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/OutCounter.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548637 "|LABFinal|PlacarBaseball:inst1|OutCounter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1 OutCounter.vhd(38) " "Inferred latch for \"L1\" at OutCounter.vhd(38)" {  } { { "OutCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/OutCounter.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548637 "|LABFinal|PlacarBaseball:inst1|OutCounter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L2 OutCounter.vhd(38) " "Inferred latch for \"L2\" at OutCounter.vhd(38)" {  } { { "OutCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/OutCounter.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548637 "|LABFinal|PlacarBaseball:inst1|OutCounter:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StrikeCounter PlacarBaseball:inst1\|StrikeCounter:inst7 " "Elaborating entity \"StrikeCounter\" for hierarchy \"PlacarBaseball:inst1\|StrikeCounter:inst7\"" {  } { { "PlacarBaseball.bdf" "inst7" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PlacarBaseball.bdf" { { 592 328 496 704 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548638 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L4 StrikeCounter.vhd(38) " "VHDL Process Statement warning at StrikeCounter.vhd(38): inferring latch(es) for signal or variable \"L4\", which holds its previous value in one or more paths through the process" {  } { { "StrikeCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/StrikeCounter.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671122548638 "|LABFinal|PlacarBaseball:inst1|StrikeCounter:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L5 StrikeCounter.vhd(38) " "VHDL Process Statement warning at StrikeCounter.vhd(38): inferring latch(es) for signal or variable \"L5\", which holds its previous value in one or more paths through the process" {  } { { "StrikeCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/StrikeCounter.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671122548638 "|LABFinal|PlacarBaseball:inst1|StrikeCounter:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_strike StrikeCounter.vhd(38) " "VHDL Process Statement warning at StrikeCounter.vhd(38): inferring latch(es) for signal or variable \"en_strike\", which holds its previous value in one or more paths through the process" {  } { { "StrikeCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/StrikeCounter.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671122548638 "|LABFinal|PlacarBaseball:inst1|StrikeCounter:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_strike StrikeCounter.vhd(38) " "Inferred latch for \"en_strike\" at StrikeCounter.vhd(38)" {  } { { "StrikeCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/StrikeCounter.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548638 "|LABFinal|PlacarBaseball:inst1|StrikeCounter:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L5 StrikeCounter.vhd(38) " "Inferred latch for \"L5\" at StrikeCounter.vhd(38)" {  } { { "StrikeCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/StrikeCounter.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548638 "|LABFinal|PlacarBaseball:inst1|StrikeCounter:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L4 StrikeCounter.vhd(38) " "Inferred latch for \"L4\" at StrikeCounter.vhd(38)" {  } { { "StrikeCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/StrikeCounter.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548638 "|LABFinal|PlacarBaseball:inst1|StrikeCounter:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BallCounter PlacarBaseball:inst1\|BallCounter:inst6 " "Elaborating entity \"BallCounter\" for hierarchy \"PlacarBaseball:inst1\|BallCounter:inst6\"" {  } { { "PlacarBaseball.bdf" "inst6" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PlacarBaseball.bdf" { { 744 328 488 856 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548639 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L8 BallCounter.vhd(40) " "VHDL Process Statement warning at BallCounter.vhd(40): inferring latch(es) for signal or variable \"L8\", which holds its previous value in one or more paths through the process" {  } { { "BallCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/BallCounter.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671122548639 "|LABFinal|PlacarBaseball:inst1|BallCounter:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L7 BallCounter.vhd(40) " "VHDL Process Statement warning at BallCounter.vhd(40): inferring latch(es) for signal or variable \"L7\", which holds its previous value in one or more paths through the process" {  } { { "BallCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/BallCounter.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671122548640 "|LABFinal|PlacarBaseball:inst1|BallCounter:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_walk BallCounter.vhd(40) " "VHDL Process Statement warning at BallCounter.vhd(40): inferring latch(es) for signal or variable \"en_walk\", which holds its previous value in one or more paths through the process" {  } { { "BallCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/BallCounter.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671122548640 "|LABFinal|PlacarBaseball:inst1|BallCounter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_walk BallCounter.vhd(40) " "Inferred latch for \"en_walk\" at BallCounter.vhd(40)" {  } { { "BallCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/BallCounter.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548640 "|LABFinal|PlacarBaseball:inst1|BallCounter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L7 BallCounter.vhd(40) " "Inferred latch for \"L7\" at BallCounter.vhd(40)" {  } { { "BallCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/BallCounter.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548640 "|LABFinal|PlacarBaseball:inst1|BallCounter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L8 BallCounter.vhd(40) " "Inferred latch for \"L8\" at BallCounter.vhd(40)" {  } { { "BallCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/BallCounter.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122548640 "|LABFinal|PlacarBaseball:inst1|BallCounter:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pontos PlacarBaseball:inst1\|Pontos:inst " "Elaborating entity \"Pontos\" for hierarchy \"PlacarBaseball:inst1\|Pontos:inst\"" {  } { { "PlacarBaseball.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/PlacarBaseball.bdf" { { 152 848 1040 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122548641 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "D " "Converted elements in bus name \"D\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D\[3\] D3 " "Converted element name(s) from \"D\[3\]\" to \"D3\"" {  } { { "Pontos.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Pontos.bdf" { { 184 600 792 200 "D\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548641 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D\[2\] D2 " "Converted element name(s) from \"D\[2\]\" to \"D2\"" {  } { { "Pontos.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Pontos.bdf" { { 200 600 792 216 "D\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548641 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D\[1\] D1 " "Converted element name(s) from \"D\[1\]\" to \"D1\"" {  } { { "Pontos.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Pontos.bdf" { { 216 600 792 232 "D\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548641 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D\[0\] D0 " "Converted element name(s) from \"D\[0\]\" to \"D0\"" {  } { { "Pontos.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Pontos.bdf" { { 232 600 792 248 "D\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548641 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "D\[3..0\] D3..0 " "Converted element name(s) from \"D\[3..0\]\" to \"D3..0\"" {  } { { "Pontos.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Pontos.bdf" { { 160 504 600 176 "D\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548641 ""}  } { { "Pontos.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Pontos.bdf" { { 184 600 792 200 "D\[3\]" "" } { 200 600 792 216 "D\[2\]" "" } { 216 600 792 232 "D\[1\]" "" } { 232 600 792 248 "D\[0\]" "" } { 160 504 600 176 "D\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1671122548641 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "U " "Converted elements in bus name \"U\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "U\[3..0\] U3..0 " "Converted element name(s) from \"U\[3..0\]\" to \"U3..0\"" {  } { { "Pontos.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Pontos.bdf" { { 144 504 600 160 "U\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548641 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "U\[0\] U0 " "Converted element name(s) from \"U\[0\]\" to \"U0\"" {  } { { "Pontos.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Pontos.bdf" { { 112 600 656 128 "U\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548641 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "U\[1\] U1 " "Converted element name(s) from \"U\[1\]\" to \"U1\"" {  } { { "Pontos.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Pontos.bdf" { { 96 600 672 112 "U\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548641 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "U\[2\] U2 " "Converted element name(s) from \"U\[2\]\" to \"U2\"" {  } { { "Pontos.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Pontos.bdf" { { 80 600 688 96 "U\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548641 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "U\[3\] U3 " "Converted element name(s) from \"U\[3\]\" to \"U3\"" {  } { { "Pontos.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Pontos.bdf" { { 64 600 704 80 "U\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671122548641 ""}  } { { "Pontos.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Pontos.bdf" { { 144 504 600 160 "U\[3..0\]" "" } { 112 600 656 128 "U\[0\]" "" } { 96 600 672 112 "U\[1\]" "" } { 80 600 688 96 "U\[2\]" "" } { 64 600 704 80 "U\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1671122548641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PlacarBaseball:inst1\|BallCounter:inst6\|en_walk " "Latch PlacarBaseball:inst1\|BallCounter:inst6\|en_walk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PlacarBaseball:inst1\|BallCounter:inst6\|estado.s4 " "Ports D and ENA on the latch are fed by the same signal PlacarBaseball:inst1\|BallCounter:inst6\|estado.s4" {  } { { "BallCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/BallCounter.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671122550035 ""}  } { { "BallCounter.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/BallCounter.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671122550035 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "06D0.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/06D0.bdf" { { 416 736 800 496 "inst3" "" } } } } { "Contador09.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contador09.bdf" { { 536 520 584 616 "inst" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1671122550039 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1671122550039 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671122550542 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PlacarBaseball:inst1\|Pontos:inst1\|Contadorx99:inst\|contagem0\[0\] Low " "Register PlacarBaseball:inst1\|Pontos:inst1\|Contadorx99:inst\|contagem0\[0\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671122550702 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PlacarVolei:inst\|PontoVolei:inst3\|Contadorx99:inst\|contagem0\[0\] Low " "Register PlacarVolei:inst\|PontoVolei:inst3\|Contadorx99:inst\|contagem0\[0\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671122550702 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PlacarBaseball:inst1\|Pontos:inst1\|Contadorx99:inst\|contagem1\[0\] Low " "Register PlacarBaseball:inst1\|Pontos:inst1\|Contadorx99:inst\|contagem1\[0\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671122550702 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PlacarVolei:inst\|PontoVolei:inst3\|Contadorx99:inst\|contagem1\[0\] Low " "Register PlacarVolei:inst\|PontoVolei:inst3\|Contadorx99:inst\|contagem1\[0\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671122550702 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PlacarBaseball:inst1\|Pontos:inst\|Contadorx99:inst\|contagem0\[0\] Low " "Register PlacarBaseball:inst1\|Pontos:inst\|Contadorx99:inst\|contagem0\[0\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671122550702 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PlacarVolei:inst\|PontoVolei:inst4\|Contadorx99:inst\|contagem0\[0\] Low " "Register PlacarVolei:inst\|PontoVolei:inst4\|Contadorx99:inst\|contagem0\[0\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671122550702 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PlacarBaseball:inst1\|Pontos:inst\|Contadorx99:inst\|contagem1\[0\] Low " "Register PlacarBaseball:inst1\|Pontos:inst\|Contadorx99:inst\|contagem1\[0\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671122550702 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PlacarVolei:inst\|PontoVolei:inst4\|Contadorx99:inst\|contagem1\[0\] Low " "Register PlacarVolei:inst\|PontoVolei:inst4\|Contadorx99:inst\|contagem1\[0\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671122550702 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PlacarBaseball:inst1\|Pontos:inst1\|Contadorx99:inst\|contagem0\[31\] Low " "Register PlacarBaseball:inst1\|Pontos:inst1\|Contadorx99:inst\|contagem0\[31\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671122550702 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PlacarBaseball:inst1\|Pontos:inst1\|Contadorx99:inst\|contagem1\[31\] Low " "Register PlacarBaseball:inst1\|Pontos:inst1\|Contadorx99:inst\|contagem1\[31\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671122550702 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PlacarVolei:inst\|PontoVolei:inst3\|Contadorx99:inst\|contagem0\[31\] Low " "Register PlacarVolei:inst\|PontoVolei:inst3\|Contadorx99:inst\|contagem0\[31\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671122550702 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PlacarVolei:inst\|PontoVolei:inst3\|Contadorx99:inst\|contagem1\[31\] Low " "Register PlacarVolei:inst\|PontoVolei:inst3\|Contadorx99:inst\|contagem1\[31\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671122550702 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PlacarBaseball:inst1\|Pontos:inst\|Contadorx99:inst\|contagem0\[31\] Low " "Register PlacarBaseball:inst1\|Pontos:inst\|Contadorx99:inst\|contagem0\[31\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671122550702 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PlacarBaseball:inst1\|Pontos:inst\|Contadorx99:inst\|contagem1\[31\] Low " "Register PlacarBaseball:inst1\|Pontos:inst\|Contadorx99:inst\|contagem1\[31\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671122550702 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PlacarVolei:inst\|PontoVolei:inst4\|Contadorx99:inst\|contagem0\[31\] Low " "Register PlacarVolei:inst\|PontoVolei:inst4\|Contadorx99:inst\|contagem0\[31\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671122550702 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PlacarVolei:inst\|PontoVolei:inst4\|Contadorx99:inst\|contagem1\[31\] Low " "Register PlacarVolei:inst\|PontoVolei:inst4\|Contadorx99:inst\|contagem1\[31\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LABFinal/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671122550702 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1671122550702 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671122551589 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671122551589 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1279 " "Implemented 1279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671122551733 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671122551733 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1224 " "Implemented 1224 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671122551733 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671122551733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1017 " "Peak virtual memory: 1017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671122551748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 13:42:31 2022 " "Processing ended: Thu Dec 15 13:42:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671122551748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671122551748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671122551748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671122551748 ""}
