Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  5 20:46:06 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.008     -137.688                    115                 1329        0.078        0.000                      0                 1329        3.000        0.000                       0                   607  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -2.008     -137.688                    115                 1329        0.078        0.000                      0                 1329        6.712        0.000                       0                   603  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          115  Failing Endpoints,  Worst Slack       -2.008ns,  Total Violation     -137.688ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.008ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.415ns  (logic 9.111ns (55.505%)  route 7.304ns (44.495%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.909     0.500    xvga1/vcount_out[0]
    SLICE_X78Y82         LUT3 (Prop_lut3_I1_O)        0.328     0.828 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.555    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y82         LUT4 (Prop_lut4_I3_O)        0.331     1.886 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.886    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.262 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.501 r  minesweeper/td/image_addr3_carry__1/O[2]
                         net (fo=17, routed)          1.109     3.609    minesweeper/td/image_addr3_carry__1_n_5
    SLICE_X76Y80         LUT4 (Prop_lut4_I3_O)        0.330     3.939 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.708     4.647    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y80         LUT6 (Prop_lut6_I0_O)        0.331     4.978 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.978    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.354 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.354    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.511 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.337     5.848    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.332     6.180 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.219     6.399    minesweeper/td/image_addr_i_13_n_0
    SLICE_X76Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.640     7.163    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.287 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.287    xvga1/image_addr_0[1]
    SLICE_X77Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.685 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    xvga1/image_addr_i_2_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.907 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.516    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.532 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.423    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.547 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.547    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.097 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.097    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.431 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=11, routed)          1.156    15.587    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y14         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.531    13.895    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.454    
                         clock uncertainty           -0.130    14.324    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.579    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.579    
                         arrival time                         -15.587    
  -------------------------------------------------------------------
                         slack                                 -2.008    

Slack (VIOLATED) :        -1.992ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.500ns  (logic 9.111ns (55.219%)  route 7.389ns (44.781%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 13.996 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.909     0.500    xvga1/vcount_out[0]
    SLICE_X78Y82         LUT3 (Prop_lut3_I1_O)        0.328     0.828 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.555    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y82         LUT4 (Prop_lut4_I3_O)        0.331     1.886 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.886    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.262 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.501 r  minesweeper/td/image_addr3_carry__1/O[2]
                         net (fo=17, routed)          1.109     3.609    minesweeper/td/image_addr3_carry__1_n_5
    SLICE_X76Y80         LUT4 (Prop_lut4_I3_O)        0.330     3.939 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.708     4.647    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y80         LUT6 (Prop_lut6_I0_O)        0.331     4.978 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.978    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.354 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.354    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.511 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.337     5.848    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.332     6.180 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.219     6.399    minesweeper/td/image_addr_i_13_n_0
    SLICE_X76Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.640     7.163    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.287 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.287    xvga1/image_addr_0[1]
    SLICE_X77Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.685 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    xvga1/image_addr_i_2_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.907 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.516    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.532 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.423    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.547 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.547    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.097 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.097    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.431 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=11, routed)          1.241    15.672    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y18         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.632    13.996    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.555    
                         clock uncertainty           -0.130    14.425    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.680    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.680    
                         arrival time                         -15.672    
  -------------------------------------------------------------------
                         slack                                 -1.992    

Slack (VIOLATED) :        -1.980ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.471ns  (logic 9.111ns (55.316%)  route 7.360ns (44.684%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 13.979 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.909     0.500    xvga1/vcount_out[0]
    SLICE_X78Y82         LUT3 (Prop_lut3_I1_O)        0.328     0.828 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.555    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y82         LUT4 (Prop_lut4_I3_O)        0.331     1.886 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.886    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.262 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.501 r  minesweeper/td/image_addr3_carry__1/O[2]
                         net (fo=17, routed)          1.109     3.609    minesweeper/td/image_addr3_carry__1_n_5
    SLICE_X76Y80         LUT4 (Prop_lut4_I3_O)        0.330     3.939 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.708     4.647    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y80         LUT6 (Prop_lut6_I0_O)        0.331     4.978 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.978    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.354 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.354    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.511 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.337     5.848    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.332     6.180 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.219     6.399    minesweeper/td/image_addr_i_13_n_0
    SLICE_X76Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.640     7.163    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.287 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.287    xvga1/image_addr_0[1]
    SLICE_X77Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.685 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    xvga1/image_addr_i_2_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.907 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.516    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.532 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.423    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.547 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.547    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.097 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.097    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.431 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=11, routed)          1.212    15.643    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.615    13.979    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.538    
                         clock uncertainty           -0.130    14.408    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.663    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.663    
                         arrival time                         -15.643    
  -------------------------------------------------------------------
                         slack                                 -1.980    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.459ns  (logic 9.033ns (54.881%)  route 7.426ns (45.119%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 13.979 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.909     0.500    xvga1/vcount_out[0]
    SLICE_X78Y82         LUT3 (Prop_lut3_I1_O)        0.328     0.828 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.555    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y82         LUT4 (Prop_lut4_I3_O)        0.331     1.886 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.886    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.262 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.501 r  minesweeper/td/image_addr3_carry__1/O[2]
                         net (fo=17, routed)          1.109     3.609    minesweeper/td/image_addr3_carry__1_n_5
    SLICE_X76Y80         LUT4 (Prop_lut4_I3_O)        0.330     3.939 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.708     4.647    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y80         LUT6 (Prop_lut6_I0_O)        0.331     4.978 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.978    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.354 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.354    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.511 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.337     5.848    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.332     6.180 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.219     6.399    minesweeper/td/image_addr_i_13_n_0
    SLICE_X76Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.640     7.163    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.287 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.287    xvga1/image_addr_0[1]
    SLICE_X77Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.685 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    xvga1/image_addr_i_2_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.907 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.516    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.532 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.423    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.547 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.547    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.097 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.097    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.353 r  minesweeper/td/image_addr_carry__0/O[2]
                         net (fo=12, routed)          1.278    15.631    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.615    13.979    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.538    
                         clock uncertainty           -0.130    14.408    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.664    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.955ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.443ns  (logic 9.106ns (55.380%)  route 7.337ns (44.620%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 13.979 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.909     0.500    xvga1/vcount_out[0]
    SLICE_X78Y82         LUT3 (Prop_lut3_I1_O)        0.328     0.828 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.555    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y82         LUT4 (Prop_lut4_I3_O)        0.331     1.886 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.886    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.262 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.501 r  minesweeper/td/image_addr3_carry__1/O[2]
                         net (fo=17, routed)          1.109     3.609    minesweeper/td/image_addr3_carry__1_n_5
    SLICE_X76Y80         LUT4 (Prop_lut4_I3_O)        0.330     3.939 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.708     4.647    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y80         LUT6 (Prop_lut6_I0_O)        0.331     4.978 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.978    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.354 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.354    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.511 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.337     5.848    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.332     6.180 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.219     6.399    minesweeper/td/image_addr_i_13_n_0
    SLICE_X76Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.640     7.163    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.287 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.287    xvga1/image_addr_0[1]
    SLICE_X77Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.685 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    xvga1/image_addr_i_2_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.907 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.516    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.532 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.423    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.547 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.547    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.097 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.097    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.426 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=12, routed)          1.189    15.615    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.615    13.979    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.538    
                         clock uncertainty           -0.130    14.408    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.660    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                         -15.615    
  -------------------------------------------------------------------
                         slack                                 -1.955    

Slack (VIOLATED) :        -1.951ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.457ns  (logic 9.106ns (55.331%)  route 7.351ns (44.669%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 13.998 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.909     0.500    xvga1/vcount_out[0]
    SLICE_X78Y82         LUT3 (Prop_lut3_I1_O)        0.328     0.828 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.555    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y82         LUT4 (Prop_lut4_I3_O)        0.331     1.886 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.886    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.262 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.501 r  minesweeper/td/image_addr3_carry__1/O[2]
                         net (fo=17, routed)          1.109     3.609    minesweeper/td/image_addr3_carry__1_n_5
    SLICE_X76Y80         LUT4 (Prop_lut4_I3_O)        0.330     3.939 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.708     4.647    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y80         LUT6 (Prop_lut6_I0_O)        0.331     4.978 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.978    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.354 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.354    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.511 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.337     5.848    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.332     6.180 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.219     6.399    minesweeper/td/image_addr_i_13_n_0
    SLICE_X76Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.640     7.163    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.287 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.287    xvga1/image_addr_0[1]
    SLICE_X77Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.685 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    xvga1/image_addr_i_2_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.907 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.516    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.532 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.423    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.547 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.547    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.097 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.097    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.426 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=12, routed)          1.204    15.630    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y16         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.634    13.998    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.557    
                         clock uncertainty           -0.130    14.427    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.679    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.679    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 -1.951    

Slack (VIOLATED) :        -1.932ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.437ns  (logic 9.106ns (55.401%)  route 7.331ns (44.599%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 13.996 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.909     0.500    xvga1/vcount_out[0]
    SLICE_X78Y82         LUT3 (Prop_lut3_I1_O)        0.328     0.828 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.555    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y82         LUT4 (Prop_lut4_I3_O)        0.331     1.886 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.886    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.262 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.501 r  minesweeper/td/image_addr3_carry__1/O[2]
                         net (fo=17, routed)          1.109     3.609    minesweeper/td/image_addr3_carry__1_n_5
    SLICE_X76Y80         LUT4 (Prop_lut4_I3_O)        0.330     3.939 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.708     4.647    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y80         LUT6 (Prop_lut6_I0_O)        0.331     4.978 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.978    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.354 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.354    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.511 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.337     5.848    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.332     6.180 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.219     6.399    minesweeper/td/image_addr_i_13_n_0
    SLICE_X76Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.640     7.163    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.287 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.287    xvga1/image_addr_0[1]
    SLICE_X77Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.685 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    xvga1/image_addr_i_2_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.907 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.516    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.532 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.423    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.547 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.547    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.097 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.097    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.426 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=12, routed)          1.183    15.609    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y18         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.632    13.996    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.555    
                         clock uncertainty           -0.130    14.425    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.677    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -15.609    
  -------------------------------------------------------------------
                         slack                                 -1.932    

Slack (VIOLATED) :        -1.931ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.441ns  (logic 9.111ns (55.417%)  route 7.330ns (44.583%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 13.998 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.909     0.500    xvga1/vcount_out[0]
    SLICE_X78Y82         LUT3 (Prop_lut3_I1_O)        0.328     0.828 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.555    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y82         LUT4 (Prop_lut4_I3_O)        0.331     1.886 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.886    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.262 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.501 r  minesweeper/td/image_addr3_carry__1/O[2]
                         net (fo=17, routed)          1.109     3.609    minesweeper/td/image_addr3_carry__1_n_5
    SLICE_X76Y80         LUT4 (Prop_lut4_I3_O)        0.330     3.939 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.708     4.647    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y80         LUT6 (Prop_lut6_I0_O)        0.331     4.978 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.978    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.354 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.354    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.511 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.337     5.848    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.332     6.180 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.219     6.399    minesweeper/td/image_addr_i_13_n_0
    SLICE_X76Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.640     7.163    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.287 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.287    xvga1/image_addr_0[1]
    SLICE_X77Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.685 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    xvga1/image_addr_i_2_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.907 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.516    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.532 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.423    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.547 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.547    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.097 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.097    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.431 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=11, routed)          1.182    15.613    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y16         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.634    13.998    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.557    
                         clock uncertainty           -0.130    14.427    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.682    minesweeper/td/five_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                 -1.931    

Slack (VIOLATED) :        -1.917ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.412ns  (logic 8.999ns (54.832%)  route 7.413ns (45.168%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 13.979 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.909     0.500    xvga1/vcount_out[0]
    SLICE_X78Y82         LUT3 (Prop_lut3_I1_O)        0.328     0.828 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.555    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y82         LUT4 (Prop_lut4_I3_O)        0.331     1.886 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.886    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.262 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.501 r  minesweeper/td/image_addr3_carry__1/O[2]
                         net (fo=17, routed)          1.109     3.609    minesweeper/td/image_addr3_carry__1_n_5
    SLICE_X76Y80         LUT4 (Prop_lut4_I3_O)        0.330     3.939 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.708     4.647    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y80         LUT6 (Prop_lut6_I0_O)        0.331     4.978 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.978    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.354 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.354    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.511 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.337     5.848    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.332     6.180 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.219     6.399    minesweeper/td/image_addr_i_13_n_0
    SLICE_X76Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.640     7.163    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.287 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.287    xvga1/image_addr_0[1]
    SLICE_X77Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.685 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    xvga1/image_addr_i_2_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.907 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.516    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.532 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.423    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.547 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.547    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.097 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.097    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.319 r  minesweeper/td/image_addr_carry__0/O[0]
                         net (fo=11, routed)          1.265    15.584    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.615    13.979    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.538    
                         clock uncertainty           -0.130    14.408    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.667    minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                 -1.917    

Slack (VIOLATED) :        -1.915ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.323ns  (logic 9.033ns (55.340%)  route 7.290ns (44.660%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.909     0.500    xvga1/vcount_out[0]
    SLICE_X78Y82         LUT3 (Prop_lut3_I1_O)        0.328     0.828 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.726     1.555    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y82         LUT4 (Prop_lut4_I3_O)        0.331     1.886 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.886    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X78Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.262 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.501 r  minesweeper/td/image_addr3_carry__1/O[2]
                         net (fo=17, routed)          1.109     3.609    minesweeper/td/image_addr3_carry__1_n_5
    SLICE_X76Y80         LUT4 (Prop_lut4_I3_O)        0.330     3.939 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.708     4.647    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y80         LUT6 (Prop_lut6_I0_O)        0.331     4.978 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.978    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.354 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.354    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.511 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.337     5.848    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.332     6.180 r  minesweeper/td/image_addr_i_13/O
                         net (fo=7, routed)           0.219     6.399    minesweeper/td/image_addr_i_13_n_0
    SLICE_X76Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.640     7.163    minesweeper/td/image_addr_i_14_n_0
    SLICE_X77Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.287 r  minesweeper/td/image_addr_i_6/O
                         net (fo=1, routed)           0.000     7.287    xvga1/image_addr_0[1]
    SLICE_X77Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.685 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    xvga1/image_addr_i_2_n_0
    SLICE_X77Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.907 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.608     8.516    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.532 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.423    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.547 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.547    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.097 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.097    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.353 r  minesweeper/td/image_addr_carry__0/O[2]
                         net (fo=12, routed)          1.142    15.495    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y14         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         1.531    13.895    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.454    
                         clock uncertainty           -0.130    14.324    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.580    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.580    
                         arrival time                         -15.495    
  -------------------------------------------------------------------
                         slack                                 -1.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/vsync_reg[0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.596    -0.568    xvga1/clk_out1
    SLICE_X75Y91         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  xvga1/vsync_out_reg/Q
                         net (fo=2, routed)           0.067    -0.360    mouse_renderer/vsync
    SLICE_X74Y91         SRL16E                                       r  mouse_renderer/vsync_reg[0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.869    -0.804    mouse_renderer/clk_out1
    SLICE_X74Y91         SRL16E                                       r  mouse_renderer/vsync_reg[0]_srl8/CLK
                         clock pessimism              0.249    -0.555    
    SLICE_X74Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.438    mouse_renderer/vsync_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.589    -0.575    minesweeper/td/clk_out1
    SLICE_X73Y106        FDRE                                         r  minesweeper/td/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  minesweeper/td/pixel_out_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.378    mouse_renderer/pixel_reg[11]_0[2]
    SLICE_X73Y106        FDRE                                         r  mouse_renderer/pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.860    -0.812    mouse_renderer/clk_out1
    SLICE_X73Y106        FDRE                                         r  mouse_renderer/pixel_reg[2]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X73Y106        FDRE (Hold_fdre_C_D)         0.075    -0.500    mouse_renderer/pixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.591    -0.573    minesweeper/td/clk_out1
    SLICE_X75Y105        FDRE                                         r  minesweeper/td/pixel_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  minesweeper/td/pixel_out_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.376    mouse_renderer/pixel_reg[11]_0[6]
    SLICE_X75Y105        FDRE                                         r  mouse_renderer/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.864    -0.809    mouse_renderer/clk_out1
    SLICE_X75Y105        FDRE                                         r  mouse_renderer/pixel_reg[6]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X75Y105        FDRE (Hold_fdre_C_D)         0.075    -0.498    mouse_renderer/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.591    -0.573    minesweeper/td/clk_out1
    SLICE_X75Y105        FDRE                                         r  minesweeper/td/pixel_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  minesweeper/td/pixel_out_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.376    mouse_renderer/pixel_reg[11]_0[9]
    SLICE_X75Y105        FDRE                                         r  mouse_renderer/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.864    -0.809    mouse_renderer/clk_out1
    SLICE_X75Y105        FDRE                                         r  mouse_renderer/pixel_reg[9]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X75Y105        FDRE (Hold_fdre_C_D)         0.071    -0.502    mouse_renderer/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.557    -0.607    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X57Y110        FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/Q
                         net (fo=2, routed)           0.087    -0.379    MouseCtl/Inst_Ps2Interface/delay_63clk_done
    SLICE_X56Y110        LUT4 (Prop_lut4_I1_O)        0.048    -0.331 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    MouseCtl/Inst_Ps2Interface/FSM_onehot_state[9]_i_1_n_0
    SLICE_X56Y110        FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.827    -0.846    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X56Y110        FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X56Y110        FDCE (Hold_fdce_C_D)         0.131    -0.463    MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 minesweeper/right_old_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/mouse_right_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.559    -0.605    minesweeper/clk_out1
    SLICE_X71Y112        FDRE                                         r  minesweeper/right_old_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  minesweeper/right_old_clean_reg/Q
                         net (fo=1, routed)           0.087    -0.377    MouseCtl/right_old_clean
    SLICE_X70Y112        LUT2 (Prop_lut2_I1_O)        0.045    -0.332 r  MouseCtl/mouse_right_edge_i_1/O
                         net (fo=1, routed)           0.000    -0.332    minesweeper/mouse_right_edge0
    SLICE_X70Y112        FDRE                                         r  minesweeper/mouse_right_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.830    -0.843    minesweeper/clk_out1
    SLICE_X70Y112        FDRE                                         r  minesweeper/mouse_right_edge_reg/C
                         clock pessimism              0.251    -0.592    
    SLICE_X70Y112        FDRE (Hold_fdre_C_D)         0.120    -0.472    minesweeper/mouse_right_edge_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.557    -0.607    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X57Y110        FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/Q
                         net (fo=2, routed)           0.087    -0.379    MouseCtl/Inst_Ps2Interface/delay_63clk_done
    SLICE_X56Y110        LUT4 (Prop_lut4_I3_O)        0.045    -0.334 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.334    MouseCtl/Inst_Ps2Interface/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X56Y110        FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.827    -0.846    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X56Y110        FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X56Y110        FDCE (Hold_fdce_C_D)         0.120    -0.474    MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.589    -0.575    minesweeper/td/clk_out1
    SLICE_X73Y105        FDRE                                         r  minesweeper/td/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  minesweeper/td/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.316    mouse_renderer/pixel_reg[11]_0[0]
    SLICE_X77Y105        FDRE                                         r  mouse_renderer/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.864    -0.809    mouse_renderer/clk_out1
    SLICE_X77Y105        FDRE                                         r  mouse_renderer/pixel_reg[0]/C
                         clock pessimism              0.275    -0.534    
    SLICE_X77Y105        FDRE (Hold_fdre_C_D)         0.070    -0.464    mouse_renderer/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 MouseCtl/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/FSM_onehot_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.559    -0.605    MouseCtl/clk_out1
    SLICE_X57Y106        FDCE                                         r  MouseCtl/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  MouseCtl/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.099    -0.365    MouseCtl/Inst_Ps2Interface/Q[10]
    SLICE_X56Y106        LUT4 (Prop_lut4_I0_O)        0.045    -0.320 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.320    MouseCtl/Inst_Ps2Interface_n_37
    SLICE_X56Y106        FDCE                                         r  MouseCtl/FSM_onehot_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.829    -0.844    MouseCtl/clk_out1
    SLICE_X56Y106        FDCE                                         r  MouseCtl/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X56Y106        FDCE (Hold_fdce_C_D)         0.120    -0.472    MouseCtl/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.589    -0.575    minesweeper/td/clk_out1
    SLICE_X73Y105        FDRE                                         r  minesweeper/td/pixel_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  minesweeper/td/pixel_out_reg[11]/Q
                         net (fo=1, routed)           0.118    -0.316    mouse_renderer/pixel_reg[11]_0[11]
    SLICE_X77Y105        FDRE                                         r  mouse_renderer/pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=602, routed)         0.864    -0.809    mouse_renderer/clk_out1
    SLICE_X77Y105        FDRE                                         r  mouse_renderer/pixel_reg[11]/C
                         clock pessimism              0.275    -0.534    
    SLICE_X77Y105        FDRE (Hold_fdre_C_D)         0.066    -0.468    mouse_renderer/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y41     minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y41     minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y51     minesweeper/td/three_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y51     minesweeper/td/three_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y52     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y52     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y14     minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y14     minesweeper/td/bomb_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y40     minesweeper/td/flag_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y40     minesweeper/td/flag_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y99     mouse_renderer/blank_reg[0]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y99     mouse_renderer/hsync_reg[0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][5]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][6]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][7]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y101    minesweeper/vcount_reg[1][4]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



