analyze -f vhdl -lib WORK ../IIR.vhd
analyze -f vhdl -lib WORK ../reg.vhd
analyze -f vhdl -lib WORK ../sumx.vhd
analyze -f vhdl -lib WORK ../subx.vhd
analyze -f vhdl -lib WORK ../Version1_multiplier/Version1.vhd
analyze -f vhdl -lib WORK ../HA.vhd
analyze -f vhdl -lib WORK ../fa.vhd
analyze -f vhdl -lib WORK ../encoder.vhd
analyze -f vhdl -lib WORK ../mux61.vhd
analyze -f vhdl -lib WORK ../Booth_encoder.vhd

set power_preserve_rtl_hier_names true
elaborate IIR_ADV -arch bhv -lib WORK > ./Version1/elaborate.txt
create_clock -name MY_CLK -period 3 CLK
set_dont_touch_network MY_CLK
set_clock_uncertainty 0.07 [get_clocks MY_CLK]
set_input_delay 0.5 -max -clock MY_CLK [remove_from_collection [all_inputs] CLK]
set_output_delay 0.5 -max -clock MY_CLK [all_outputs]
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
set_load $OLOAD [all_outputs]

set_implementation DW01_add/pparch p6/Partial_products_sum/add_23

compile -map_effort high > ./Version1/compile.txt

report_timing > ./Version1/b_timing_333.3M.txt
report_area > ./Version1/b_area_report@3ns.txt
report_resource > ./Version1/b_resources_report.txt

set_dont_touch REGISTER_in
set_dont_touch REGISTER_out
optimize_registers > ./Version1/optimize_registers.txt

set_ultra_optimization true
compile_ultra > ./Version1/compile_ultra.txt

report_timing > ./Version1/timing_333.3M.txt
report_area > ./Version1/area_report@3ns.txt
report_resource > ./Version1/resources_report.txt

ungroup -all -flatten
change_names -hierarchy -rules verilog
write_sdf ./Version1/netlist/IIR.sdf
write -f verilog -hierarchy -output ./Version1/netlist/IIR.v
write_sdc ./Version1/netlist/IIR.sdc
