 
set ::env(PROJECT_NAME) btcminer_15d3
set ::env(DESIGN_TOP) ztex_ufm1_15d3
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/Cores/crypto_core/btcminer/trunk/fpga/ztex_ufm1_15d3
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/crypto_core/btcminer/trunk/fpga/ztex_ufm1_15d3/ztex_ufm1_15d3.v
set ::env(CLOCK_COUNT) 4
set ::env(DOMAIN) digital_design


