<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/arm/atsam/include/libchip/include/same70/component/component_icm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_5f7c3d4818c142e5ac9b73b670fac05b.html">arm</a></li><li class="navelem"><a class="el" href="dir_5aba8e8e237efdfba4be1d84414be7d9.html">atsam</a></li><li class="navelem"><a class="el" href="dir_53328eca4dcb1090163930e511cacd16.html">include</a></li><li class="navelem"><a class="el" href="dir_274991013533d8575fd1059fa51c67ea.html">libchip</a></li><li class="navelem"><a class="el" href="dir_cf03edfe8c04bb4dac56be90ec60e75d.html">include</a></li><li class="navelem"><a class="el" href="dir_b120216cbbd79b1c521fa0ad919d5fe3.html">same70</a></li><li class="navelem"><a class="el" href="dir_4d22050fc2b16738d56a69c8679d9067.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_icm.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*                       SAM Software Package License                           */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/* All rights reserved.                                                         */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/* this software without specific prior written permission.                     */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAME70_ICM_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAME70_ICM_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structIcm.html">   41</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structIcm.html#a42f6c1d3c45b22401f6346004540d461">   42</a></span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structIcm.html#a42f6c1d3c45b22401f6346004540d461">ICM_CFG</a>;       </div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structIcm.html#aabb9961e474021e890fe7ee4494d2cbf">   43</a></span>&#160;  <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="structIcm.html#aabb9961e474021e890fe7ee4494d2cbf">ICM_CTRL</a>;      </div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structIcm.html#aea53ec12b94dd8948deb581174dec991">   44</a></span>&#160;  <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="structIcm.html#aea53ec12b94dd8948deb581174dec991">ICM_SR</a>;        </div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved1[1];</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structIcm.html#a226cbcbbce5c30073fed8d87d81395e1">   46</a></span>&#160;  <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="structIcm.html#a226cbcbbce5c30073fed8d87d81395e1">ICM_IER</a>;       </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structIcm.html#a6e0e9e297a2c402d0ba980579b452b65">   47</a></span>&#160;  <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="structIcm.html#a6e0e9e297a2c402d0ba980579b452b65">ICM_IDR</a>;       </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structIcm.html#a906ff299eb3dc94377c75964e687d3d7">   48</a></span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structIcm.html#a906ff299eb3dc94377c75964e687d3d7">ICM_IMR</a>;       </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structIcm.html#a6f9838089e03a43f7242de7649bb20fa">   49</a></span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structIcm.html#a6f9838089e03a43f7242de7649bb20fa">ICM_ISR</a>;       </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structIcm.html#ad82efad8c6f9e75fd36dc3b5efd7c937">   50</a></span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structIcm.html#ad82efad8c6f9e75fd36dc3b5efd7c937">ICM_UASR</a>;      </div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved2[3];</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structIcm.html#a3c368d0b5b5729e3327f9c08da881548">   52</a></span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structIcm.html#a3c368d0b5b5729e3327f9c08da881548">ICM_DSCR</a>;      </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structIcm.html#a5b8f5e61dc6905c6d078257f6c1c24d7">   53</a></span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structIcm.html#a5b8f5e61dc6905c6d078257f6c1c24d7">ICM_HASH</a>;      </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structIcm.html#a3532322a30b21f26e8948bdc21661c9b">   54</a></span>&#160;  <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ICM_UIHVAL[8]; </div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;} <a class="code" href="structIcm.html">Icm</a>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* -------- ICM_CFG : (ICM Offset: 0x00) Configuration Register -------- */</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga7a48bf6390c5536360b458b57765ba8f">   58</a></span>&#160;<span class="preprocessor">#define ICM_CFG_WBDIS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga5ca5f9c0852a5977d62de1351eaa21bd">   59</a></span>&#160;<span class="preprocessor">#define ICM_CFG_EOMDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga855a221d0c05ae9725e5baa15411e619">   60</a></span>&#160;<span class="preprocessor">#define ICM_CFG_SLBDIS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define ICM_CFG_BBC_Pos 4</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gae506bb594d859d011fc7dc41a6ee00f9">   62</a></span>&#160;<span class="preprocessor">#define ICM_CFG_BBC_Msk (0xfu &lt;&lt; ICM_CFG_BBC_Pos) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define ICM_CFG_BBC(value) ((ICM_CFG_BBC_Msk &amp; ((value) &lt;&lt; ICM_CFG_BBC_Pos)))</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gaef6376b37a6d4717e8a2c792dd476376">   64</a></span>&#160;<span class="preprocessor">#define ICM_CFG_ASCD (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gad3bfa51871c13f1e0d3504fa8a1696c7">   65</a></span>&#160;<span class="preprocessor">#define ICM_CFG_DUALBUFF (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gab9046a4d00ae45b377b8930553415f79">   66</a></span>&#160;<span class="preprocessor">#define ICM_CFG_UIHASH (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define ICM_CFG_UALGO_Pos 13</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga81ce1f6c6407688d465be84dc8b6c135">   68</a></span>&#160;<span class="preprocessor">#define ICM_CFG_UALGO_Msk (0x7u &lt;&lt; ICM_CFG_UALGO_Pos) </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define ICM_CFG_UALGO(value) ((ICM_CFG_UALGO_Msk &amp; ((value) &lt;&lt; ICM_CFG_UALGO_Pos)))</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gaba3f918596c0a98ad061d3c07f28f6b7">   70</a></span>&#160;<span class="preprocessor">#define   ICM_CFG_UALGO_SHA1 (0x0u &lt;&lt; 13) </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gac1499e1a6a2dba17d46fc9108bea4bdd">   71</a></span>&#160;<span class="preprocessor">#define   ICM_CFG_UALGO_SHA256 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gac4cc7e7e8692bed2e73b1653f5cdccda">   72</a></span>&#160;<span class="preprocessor">#define   ICM_CFG_UALGO_SHA224 (0x4u &lt;&lt; 13) </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define ICM_CFG_HAPROT_Pos 16</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga9e277623fa91345d3c26708c1145da02">   74</a></span>&#160;<span class="preprocessor">#define ICM_CFG_HAPROT_Msk (0x3fu &lt;&lt; ICM_CFG_HAPROT_Pos) </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define ICM_CFG_HAPROT(value) ((ICM_CFG_HAPROT_Msk &amp; ((value) &lt;&lt; ICM_CFG_HAPROT_Pos)))</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define ICM_CFG_DAPROT_Pos 24</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga7866d179222f81314f29158cd21eb299">   77</a></span>&#160;<span class="preprocessor">#define ICM_CFG_DAPROT_Msk (0x3fu &lt;&lt; ICM_CFG_DAPROT_Pos) </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define ICM_CFG_DAPROT(value) ((ICM_CFG_DAPROT_Msk &amp; ((value) &lt;&lt; ICM_CFG_DAPROT_Pos)))</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* -------- ICM_CTRL : (ICM Offset: 0x04) Control Register -------- */</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga60b4f084f31a0e2511ff16a911f6b5d5">   80</a></span>&#160;<span class="preprocessor">#define ICM_CTRL_ENABLE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gaf9e98f79affb35a3ccc7b3c2e928a508">   81</a></span>&#160;<span class="preprocessor">#define ICM_CTRL_DISABLE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gaa1b0e0ffdcef69810ed270271410b404">   82</a></span>&#160;<span class="preprocessor">#define ICM_CTRL_SWRST (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define ICM_CTRL_REHASH_Pos 4</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gaa9e7530545462957bb72adf2d6871ea5">   84</a></span>&#160;<span class="preprocessor">#define ICM_CTRL_REHASH_Msk (0xfu &lt;&lt; ICM_CTRL_REHASH_Pos) </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define ICM_CTRL_REHASH(value) ((ICM_CTRL_REHASH_Msk &amp; ((value) &lt;&lt; ICM_CTRL_REHASH_Pos)))</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define ICM_CTRL_RMDIS_Pos 8</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga1487efc61362b24339be68798c9f3266">   87</a></span>&#160;<span class="preprocessor">#define ICM_CTRL_RMDIS_Msk (0xfu &lt;&lt; ICM_CTRL_RMDIS_Pos) </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define ICM_CTRL_RMDIS(value) ((ICM_CTRL_RMDIS_Msk &amp; ((value) &lt;&lt; ICM_CTRL_RMDIS_Pos)))</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define ICM_CTRL_RMEN_Pos 12</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga5d735ccaca447ed3880c2359dab719b7">   90</a></span>&#160;<span class="preprocessor">#define ICM_CTRL_RMEN_Msk (0xfu &lt;&lt; ICM_CTRL_RMEN_Pos) </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define ICM_CTRL_RMEN(value) ((ICM_CTRL_RMEN_Msk &amp; ((value) &lt;&lt; ICM_CTRL_RMEN_Pos)))</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* -------- ICM_SR : (ICM Offset: 0x08) Status Register -------- */</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga38bbaa876e1df19f3e188c067dc58f40">   93</a></span>&#160;<span class="preprocessor">#define ICM_SR_ENABLE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define ICM_SR_RAWRMDIS_Pos 8</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga3789b42367155978f2d6334a0ec32896">   95</a></span>&#160;<span class="preprocessor">#define ICM_SR_RAWRMDIS_Msk (0xfu &lt;&lt; ICM_SR_RAWRMDIS_Pos) </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define ICM_SR_RAWRMDIS(value) ((ICM_SR_RAWRMDIS_Msk &amp; ((value) &lt;&lt; ICM_SR_RAWRMDIS_Pos)))</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define ICM_SR_RMDIS_Pos 12</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga842fe272fa22d64f6551b9634d3d5cf0">   98</a></span>&#160;<span class="preprocessor">#define ICM_SR_RMDIS_Msk (0xfu &lt;&lt; ICM_SR_RMDIS_Pos) </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define ICM_SR_RMDIS(value) ((ICM_SR_RMDIS_Msk &amp; ((value) &lt;&lt; ICM_SR_RMDIS_Pos)))</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* -------- ICM_IER : (ICM Offset: 0x10) Interrupt Enable Register -------- */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define ICM_IER_RHC_Pos 0</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga5ff48a16319cdad09f8bcfc4fe652b43">  102</a></span>&#160;<span class="preprocessor">#define ICM_IER_RHC_Msk (0xfu &lt;&lt; ICM_IER_RHC_Pos) </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define ICM_IER_RHC(value) ((ICM_IER_RHC_Msk &amp; ((value) &lt;&lt; ICM_IER_RHC_Pos)))</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define ICM_IER_RDM_Pos 4</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga1e95226a289fb8850c4693ea0c2eac87">  105</a></span>&#160;<span class="preprocessor">#define ICM_IER_RDM_Msk (0xfu &lt;&lt; ICM_IER_RDM_Pos) </span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define ICM_IER_RDM(value) ((ICM_IER_RDM_Msk &amp; ((value) &lt;&lt; ICM_IER_RDM_Pos)))</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define ICM_IER_RBE_Pos 8</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga650c166a7182eac16cc137b02f8abdf3">  108</a></span>&#160;<span class="preprocessor">#define ICM_IER_RBE_Msk (0xfu &lt;&lt; ICM_IER_RBE_Pos) </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define ICM_IER_RBE(value) ((ICM_IER_RBE_Msk &amp; ((value) &lt;&lt; ICM_IER_RBE_Pos)))</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define ICM_IER_RWC_Pos 12</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga2ec77e6630a39a913445dcbc185bcac3">  111</a></span>&#160;<span class="preprocessor">#define ICM_IER_RWC_Msk (0xfu &lt;&lt; ICM_IER_RWC_Pos) </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define ICM_IER_RWC(value) ((ICM_IER_RWC_Msk &amp; ((value) &lt;&lt; ICM_IER_RWC_Pos)))</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define ICM_IER_REC_Pos 16</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga2f1ba7d299106419c916dee1e691e5b5">  114</a></span>&#160;<span class="preprocessor">#define ICM_IER_REC_Msk (0xfu &lt;&lt; ICM_IER_REC_Pos) </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define ICM_IER_REC(value) ((ICM_IER_REC_Msk &amp; ((value) &lt;&lt; ICM_IER_REC_Pos)))</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define ICM_IER_RSU_Pos 20</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga6e6b29ad285389202c413241157afc48">  117</a></span>&#160;<span class="preprocessor">#define ICM_IER_RSU_Msk (0xfu &lt;&lt; ICM_IER_RSU_Pos) </span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define ICM_IER_RSU(value) ((ICM_IER_RSU_Msk &amp; ((value) &lt;&lt; ICM_IER_RSU_Pos)))</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gaf3c07b3ea251f4e09b1960b2bd79b936">  119</a></span>&#160;<span class="preprocessor">#define ICM_IER_URAD (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ICM_IDR : (ICM Offset: 0x14) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define ICM_IDR_RHC_Pos 0</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga7ed237c01eb9d61564421fe38aa10e9d">  122</a></span>&#160;<span class="preprocessor">#define ICM_IDR_RHC_Msk (0xfu &lt;&lt; ICM_IDR_RHC_Pos) </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define ICM_IDR_RHC(value) ((ICM_IDR_RHC_Msk &amp; ((value) &lt;&lt; ICM_IDR_RHC_Pos)))</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define ICM_IDR_RDM_Pos 4</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga855cfb03357336396d36a61788f68b4c">  125</a></span>&#160;<span class="preprocessor">#define ICM_IDR_RDM_Msk (0xfu &lt;&lt; ICM_IDR_RDM_Pos) </span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define ICM_IDR_RDM(value) ((ICM_IDR_RDM_Msk &amp; ((value) &lt;&lt; ICM_IDR_RDM_Pos)))</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define ICM_IDR_RBE_Pos 8</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gad83f3954750937ca2aa1ad7391ee0f9e">  128</a></span>&#160;<span class="preprocessor">#define ICM_IDR_RBE_Msk (0xfu &lt;&lt; ICM_IDR_RBE_Pos) </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define ICM_IDR_RBE(value) ((ICM_IDR_RBE_Msk &amp; ((value) &lt;&lt; ICM_IDR_RBE_Pos)))</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define ICM_IDR_RWC_Pos 12</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga6e75bab901e3be64ec7d374117631cc1">  131</a></span>&#160;<span class="preprocessor">#define ICM_IDR_RWC_Msk (0xfu &lt;&lt; ICM_IDR_RWC_Pos) </span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define ICM_IDR_RWC(value) ((ICM_IDR_RWC_Msk &amp; ((value) &lt;&lt; ICM_IDR_RWC_Pos)))</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define ICM_IDR_REC_Pos 16</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gaed69cc1b20f109a05fffc0417dc69f6a">  134</a></span>&#160;<span class="preprocessor">#define ICM_IDR_REC_Msk (0xfu &lt;&lt; ICM_IDR_REC_Pos) </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define ICM_IDR_REC(value) ((ICM_IDR_REC_Msk &amp; ((value) &lt;&lt; ICM_IDR_REC_Pos)))</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define ICM_IDR_RSU_Pos 20</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga64b9cc9f02712024ff250afe096e5818">  137</a></span>&#160;<span class="preprocessor">#define ICM_IDR_RSU_Msk (0xfu &lt;&lt; ICM_IDR_RSU_Pos) </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define ICM_IDR_RSU(value) ((ICM_IDR_RSU_Msk &amp; ((value) &lt;&lt; ICM_IDR_RSU_Pos)))</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga85264ceeb8d8a70edbfacbdaba82bd0f">  139</a></span>&#160;<span class="preprocessor">#define ICM_IDR_URAD (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ICM_IMR : (ICM Offset: 0x18) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define ICM_IMR_RHC_Pos 0</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga77487fb55d7dd17b4be62bed45e96b8a">  142</a></span>&#160;<span class="preprocessor">#define ICM_IMR_RHC_Msk (0xfu &lt;&lt; ICM_IMR_RHC_Pos) </span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define ICM_IMR_RDM_Pos 4</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga645622d736c1371530338b9ec5dd46bc">  144</a></span>&#160;<span class="preprocessor">#define ICM_IMR_RDM_Msk (0xfu &lt;&lt; ICM_IMR_RDM_Pos) </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define ICM_IMR_RBE_Pos 8</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga2f6eaef374e24b88c2c407b6beecb58c">  146</a></span>&#160;<span class="preprocessor">#define ICM_IMR_RBE_Msk (0xfu &lt;&lt; ICM_IMR_RBE_Pos) </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define ICM_IMR_RWC_Pos 12</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga495e38ad1fbc333c7e5a507a55644a15">  148</a></span>&#160;<span class="preprocessor">#define ICM_IMR_RWC_Msk (0xfu &lt;&lt; ICM_IMR_RWC_Pos) </span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define ICM_IMR_REC_Pos 16</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga4b870c61a5a4cb7fc5cee439a50513c3">  150</a></span>&#160;<span class="preprocessor">#define ICM_IMR_REC_Msk (0xfu &lt;&lt; ICM_IMR_REC_Pos) </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define ICM_IMR_RSU_Pos 20</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga2faad323cf7a05da8277be30b700410b">  152</a></span>&#160;<span class="preprocessor">#define ICM_IMR_RSU_Msk (0xfu &lt;&lt; ICM_IMR_RSU_Pos) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gaf9a79ed72e972931bf0d0e281dd8a0aa">  153</a></span>&#160;<span class="preprocessor">#define ICM_IMR_URAD (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ICM_ISR : (ICM Offset: 0x1C) Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define ICM_ISR_RHC_Pos 0</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gaa7a828be5d3a1da7fbf55c87aa6c922b">  156</a></span>&#160;<span class="preprocessor">#define ICM_ISR_RHC_Msk (0xfu &lt;&lt; ICM_ISR_RHC_Pos) </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define ICM_ISR_RDM_Pos 4</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga32832376cc07dd7dbbf02ec058de5b8e">  158</a></span>&#160;<span class="preprocessor">#define ICM_ISR_RDM_Msk (0xfu &lt;&lt; ICM_ISR_RDM_Pos) </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define ICM_ISR_RBE_Pos 8</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga9b085305fada533cbb12e36988ee09f5">  160</a></span>&#160;<span class="preprocessor">#define ICM_ISR_RBE_Msk (0xfu &lt;&lt; ICM_ISR_RBE_Pos) </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define ICM_ISR_RWC_Pos 12</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga3bf0a190b6d6bb72d9acac5cde719764">  162</a></span>&#160;<span class="preprocessor">#define ICM_ISR_RWC_Msk (0xfu &lt;&lt; ICM_ISR_RWC_Pos) </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define ICM_ISR_REC_Pos 16</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga1a8c199c5c66225755a9e6cc9c25dbfc">  164</a></span>&#160;<span class="preprocessor">#define ICM_ISR_REC_Msk (0xfu &lt;&lt; ICM_ISR_REC_Pos) </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define ICM_ISR_RSU_Pos 20</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga56f26fb4c3554030d40b75ad42241e51">  166</a></span>&#160;<span class="preprocessor">#define ICM_ISR_RSU_Msk (0xfu &lt;&lt; ICM_ISR_RSU_Pos) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga15eccfe10ef6df4d8c16624755b2fd47">  167</a></span>&#160;<span class="preprocessor">#define ICM_ISR_URAD (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ICM_UASR : (ICM Offset: 0x20) Undefined Access Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define ICM_UASR_URAT_Pos 0</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gaa525258d1b21fd4c11aa02ddf632774e">  170</a></span>&#160;<span class="preprocessor">#define ICM_UASR_URAT_Msk (0x7u &lt;&lt; ICM_UASR_URAT_Pos) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gaf15011f3dedbb494a64423d7074b40f6">  171</a></span>&#160;<span class="preprocessor">#define   ICM_UASR_URAT_UNSPEC_STRUCT_MEMBER (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga339a022e686c63086770784b5c493adf">  172</a></span>&#160;<span class="preprocessor">#define   ICM_UASR_URAT_ICM_CFG_MODIFIED (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gafe3e817f5100d4823cb25dc1575971c2">  173</a></span>&#160;<span class="preprocessor">#define   ICM_UASR_URAT_ICM_DSCR_MODIFIED (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gaf326da5a8f06b32543bbfdc2245d96d5">  174</a></span>&#160;<span class="preprocessor">#define   ICM_UASR_URAT_ICM_HASH_MODIFIED (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gaa555aea4e8b5ad600047d6464f52a93b">  175</a></span>&#160;<span class="preprocessor">#define   ICM_UASR_URAT_READ_ACCESS (0x4u &lt;&lt; 0) </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ICM_DSCR : (ICM Offset: 0x30) Region Descriptor Area Start Address Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define ICM_DSCR_DASA_Pos 6</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gacf0a23e70db96351cf908f7b17acc1b2">  178</a></span>&#160;<span class="preprocessor">#define ICM_DSCR_DASA_Msk (0x3ffffffu &lt;&lt; ICM_DSCR_DASA_Pos) </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define ICM_DSCR_DASA(value) ((ICM_DSCR_DASA_Msk &amp; ((value) &lt;&lt; ICM_DSCR_DASA_Pos)))</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/* -------- ICM_HASH : (ICM Offset: 0x34) Region Hash Area Start Address Register -------- */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define ICM_HASH_HASA_Pos 7</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#ga076859b3f3e763cf8aad22a740dd68cb">  182</a></span>&#160;<span class="preprocessor">#define ICM_HASH_HASA_Msk (0x1ffffffu &lt;&lt; ICM_HASH_HASA_Pos) </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define ICM_HASH_HASA(value) ((ICM_HASH_HASA_Msk &amp; ((value) &lt;&lt; ICM_HASH_HASA_Pos)))</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/* -------- ICM_UIHVAL[8] : (ICM Offset: 0x38) User Initial Hash Value 0 Register -------- */</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define ICM_UIHVAL_VAL_Pos 0</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__SAME70__ICM.html#gafa4f526cc70e1d0015358bbf472fe744">  186</a></span>&#160;<span class="preprocessor">#define ICM_UIHVAL_VAL_Msk (0xffffffffu &lt;&lt; ICM_UIHVAL_VAL_Pos) </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define ICM_UIHVAL_VAL(value) ((ICM_UIHVAL_VAL_Msk &amp; ((value) &lt;&lt; ICM_UIHVAL_VAL_Pos)))</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAME70_ICM_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="structIcm_html_aea53ec12b94dd8948deb581174dec991"><div class="ttname"><a href="structIcm.html#aea53ec12b94dd8948deb581174dec991">Icm::ICM_SR</a></div><div class="ttdeci">__O uint32_t ICM_SR</div><div class="ttdoc">(Icm Offset: 0x08) Status Register</div><div class="ttdef"><b>Definition:</b> component_icm.h:44</div></div>
<div class="ttc" id="core__cm7_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm7.h:287</div></div>
<div class="ttc" id="core__cm7_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm7.h:286</div></div>
<div class="ttc" id="structIcm_html_a5b8f5e61dc6905c6d078257f6c1c24d7"><div class="ttname"><a href="structIcm.html#a5b8f5e61dc6905c6d078257f6c1c24d7">Icm::ICM_HASH</a></div><div class="ttdeci">__IO uint32_t ICM_HASH</div><div class="ttdoc">(Icm Offset: 0x34) Region Hash Area Start Address Register</div><div class="ttdef"><b>Definition:</b> component_icm.h:53</div></div>
<div class="ttc" id="structIcm_html_ad82efad8c6f9e75fd36dc3b5efd7c937"><div class="ttname"><a href="structIcm.html#ad82efad8c6f9e75fd36dc3b5efd7c937">Icm::ICM_UASR</a></div><div class="ttdeci">__I uint32_t ICM_UASR</div><div class="ttdoc">(Icm Offset: 0x20) Undefined Access Status Register</div><div class="ttdef"><b>Definition:</b> component_icm.h:50</div></div>
<div class="ttc" id="structIcm_html_a42f6c1d3c45b22401f6346004540d461"><div class="ttname"><a href="structIcm.html#a42f6c1d3c45b22401f6346004540d461">Icm::ICM_CFG</a></div><div class="ttdeci">__IO uint32_t ICM_CFG</div><div class="ttdoc">(Icm Offset: 0x00) Configuration Register</div><div class="ttdef"><b>Definition:</b> component_icm.h:42</div></div>
<div class="ttc" id="structIcm_html_a3c368d0b5b5729e3327f9c08da881548"><div class="ttname"><a href="structIcm.html#a3c368d0b5b5729e3327f9c08da881548">Icm::ICM_DSCR</a></div><div class="ttdeci">__IO uint32_t ICM_DSCR</div><div class="ttdoc">(Icm Offset: 0x30) Region Descriptor Area Start Address Register</div><div class="ttdef"><b>Definition:</b> component_icm.h:52</div></div>
<div class="ttc" id="structIcm_html_a906ff299eb3dc94377c75964e687d3d7"><div class="ttname"><a href="structIcm.html#a906ff299eb3dc94377c75964e687d3d7">Icm::ICM_IMR</a></div><div class="ttdeci">__I uint32_t ICM_IMR</div><div class="ttdoc">(Icm Offset: 0x18) Interrupt Mask Register</div><div class="ttdef"><b>Definition:</b> component_icm.h:48</div></div>
<div class="ttc" id="structIcm_html_a6e0e9e297a2c402d0ba980579b452b65"><div class="ttname"><a href="structIcm.html#a6e0e9e297a2c402d0ba980579b452b65">Icm::ICM_IDR</a></div><div class="ttdeci">__O uint32_t ICM_IDR</div><div class="ttdoc">(Icm Offset: 0x14) Interrupt Disable Register</div><div class="ttdef"><b>Definition:</b> component_icm.h:47</div></div>
<div class="ttc" id="structIcm_html_aabb9961e474021e890fe7ee4494d2cbf"><div class="ttname"><a href="structIcm.html#aabb9961e474021e890fe7ee4494d2cbf">Icm::ICM_CTRL</a></div><div class="ttdeci">__O uint32_t ICM_CTRL</div><div class="ttdoc">(Icm Offset: 0x04) Control Register</div><div class="ttdef"><b>Definition:</b> component_icm.h:43</div></div>
<div class="ttc" id="structIcm_html_a226cbcbbce5c30073fed8d87d81395e1"><div class="ttname"><a href="structIcm.html#a226cbcbbce5c30073fed8d87d81395e1">Icm::ICM_IER</a></div><div class="ttdeci">__O uint32_t ICM_IER</div><div class="ttdoc">(Icm Offset: 0x10) Interrupt Enable Register</div><div class="ttdef"><b>Definition:</b> component_icm.h:46</div></div>
<div class="ttc" id="structIcm_html_a6f9838089e03a43f7242de7649bb20fa"><div class="ttname"><a href="structIcm.html#a6f9838089e03a43f7242de7649bb20fa">Icm::ICM_ISR</a></div><div class="ttdeci">__I uint32_t ICM_ISR</div><div class="ttdoc">(Icm Offset: 0x1C) Interrupt Status Register</div><div class="ttdef"><b>Definition:</b> component_icm.h:49</div></div>
<div class="ttc" id="structIcm_html"><div class="ttname"><a href="structIcm.html">Icm</a></div><div class="ttdoc">Icm hardware registers.</div><div class="ttdef"><b>Definition:</b> component_icm.h:41</div></div>
<div class="ttc" id="core__cm7_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm7.h:284</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
