# 16-Bit Arithmetic Logic Unit (ALU) & ALU Tester

SUTD ISTD 2020 Computation Structures 1D ALU Project.

Team 03-2:

- James Raphael Tiovalen
- Ng Yu Yan
- Jodi Tan Kai Yu
- Cheow Wei Da Nicholas
- Sun Kairan



## Introduction

In this project, we implemented an Arithmetic Logic Unit (ALU) and its tester in the Alchitry Au FPGA.



## Features

This is the instruction set for the ALU.



## Testing

For the ALU tester, we also have two modes: manual and automatic.