# Microsemi Physical design constraints file

# Version: v11.8 11.8.0.26

# Design Name: m2s010_som 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S060T , Package: 325 FCSBGA , Speed grade: STD 

# Date generated: Fri Jul 28 14:16:24 2017 


#
# I/O constraints
#

set_io DEBOUNCE_IN\[0\] -DIRECTION INPUT -pinname R8 -fixed no
set_io DEBOUNCE_IN\[1\] -DIRECTION INPUT -pinname U10 -fixed no
set_io DEBOUNCE_IN\[2\] -DIRECTION INPUT -pinname W11 -fixed no
set_io DEBOUNCE_OUT_1 -DIRECTION OUTPUT -pinname V10 -fixed no
set_io DEBOUNCE_OUT_2 -DIRECTION OUTPUT -pinname V11 -fixed no
set_io DRVR_EN -DIRECTION OUTPUT -pinname W2 -fixed no
set_io Data_FAIL -DIRECTION OUTPUT -pinname N20 -fixed no
set_io GPIO_0_BI -DIRECTION INOUT -pinname J2 -fixed no
set_io GPIO_11_M2F -DIRECTION OUTPUT -pinname K2 -fixed no
set_io GPIO_12_BI -DIRECTION INOUT -pinname G5 -fixed no
set_io GPIO_14_BI -DIRECTION INOUT -pinname G1 -fixed no
set_io GPIO_15_BI -DIRECTION INOUT -pinname F2 -fixed no
set_io GPIO_16_BI -DIRECTION INOUT -pinname F3 -fixed no
set_io GPIO_17_BI -DIRECTION INOUT -pinname P2 -fixed no
set_io GPIO_18_BI -DIRECTION INOUT -pinname R2 -fixed no
set_io GPIO_1_BI\[0\] -DIRECTION INOUT -pinname J1 -fixed no
set_io GPIO_20_OUT -DIRECTION OUTPUT -pinname T1 -fixed no
set_io GPIO_21_M2F -DIRECTION OUTPUT -pinname K7 -fixed no
set_io GPIO_22_M2F -DIRECTION OUTPUT -pinname K5 -fixed no
set_io GPIO_24_M2F -DIRECTION OUTPUT -pinname K4 -fixed no
set_io GPIO_25_BI -DIRECTION INOUT -pinname P1 -fixed no
set_io GPIO_26_BI -DIRECTION INOUT -pinname N2 -fixed no
set_io GPIO_31_BI -DIRECTION INOUT -pinname K1 -fixed no
set_io GPIO_3_BI -DIRECTION INOUT -pinname T5 -fixed no
set_io GPIO_4_BI -DIRECTION INOUT -pinname U5 -fixed no
set_io GPIO_5_M2F -DIRECTION OUTPUT -pinname H2 -fixed no
set_io GPIO_6_PAD\[0\] -DIRECTION INOUT -pinname H5 -fixed no
set_io GPIO_7_PADI\[0\] -DIRECTION INOUT -pinname H4 -fixed no
set_io GPIO_8_M2F -DIRECTION OUTPUT -pinname J4 -fixed no
set_io I2C_1_SCL -DIRECTION INOUT -pinname R5 -fixed no
set_io I2C_1_SDA -DIRECTION INOUT -pinname R4 -fixed no
set_io ID_RES\[0\] -DIRECTION INPUT -pinname N1 -fixed no
set_io ID_RES\[1\] -DIRECTION INPUT -pinname T2 -fixed no
set_io ID_RES\[2\] -DIRECTION INPUT -pinname V1 -fixed no
set_io ID_RES\[3\] -DIRECTION INPUT -pinname M4 -fixed no
set_io MAC_MII_COL -DIRECTION INPUT -pinname L19 -fixed no
set_io MAC_MII_CRS -DIRECTION INPUT -pinname M20 -fixed no
set_io MAC_MII_MDC -DIRECTION OUTPUT -pinname F18 -fixed no
set_io MAC_MII_MDIO -DIRECTION INOUT -pinname G17 -fixed no
set_io MAC_MII_RXD\[0\] -DIRECTION INPUT -pinname L18 -fixed no
set_io MAC_MII_RXD\[1\] -DIRECTION INPUT -pinname L17 -fixed no
set_io MAC_MII_RXD\[2\] -DIRECTION INPUT -pinname K18 -fixed no
set_io MAC_MII_RXD\[3\] -DIRECTION INPUT -pinname K17 -fixed no
set_io MAC_MII_RX_CLK -DIRECTION INPUT -pinname M18 -fixed no
set_io MAC_MII_RX_DV -DIRECTION INPUT -pinname L20 -fixed no
set_io MAC_MII_RX_ER -DIRECTION INPUT -pinname E17 -fixed no
set_io MAC_MII_TXD\[0\] -DIRECTION OUTPUT -pinname G18 -fixed no
set_io MAC_MII_TXD\[1\] -DIRECTION OUTPUT -pinname H17 -fixed no
set_io MAC_MII_TXD\[2\] -DIRECTION OUTPUT -pinname G20 -fixed no
set_io MAC_MII_TXD\[3\] -DIRECTION OUTPUT -pinname G21 -fixed no
set_io MAC_MII_TX_CLK -DIRECTION INPUT -pinname J18 -fixed no
set_io MAC_MII_TX_EN -DIRECTION OUTPUT -pinname F20 -fixed no
set_io MANCHESTER_IN -DIRECTION INPUT -pinname Y2 -fixed no
set_io MANCH_OUT_N -DIRECTION OUTPUT -pinname Y1 -fixed no
set_io MANCH_OUT_P -DIRECTION OUTPUT -pinname AA2 -fixed no
set_io MDDR_ADDR\[0\] -DIRECTION OUTPUT -pinname A4 -fixed no
set_io MDDR_ADDR\[1\] -DIRECTION OUTPUT -pinname E7 -fixed no
set_io MDDR_ADDR\[2\] -DIRECTION OUTPUT -pinname E6 -fixed no
set_io MDDR_ADDR\[3\] -DIRECTION OUTPUT -pinname A5 -fixed no
set_io MDDR_ADDR\[4\] -DIRECTION OUTPUT -pinname B5 -fixed no
set_io MDDR_ADDR\[5\] -DIRECTION OUTPUT -pinname D5 -fixed no
set_io MDDR_ADDR\[6\] -DIRECTION OUTPUT -pinname D6 -fixed no
set_io MDDR_ADDR\[7\] -DIRECTION OUTPUT -pinname A2 -fixed no
set_io MDDR_ADDR\[8\] -DIRECTION OUTPUT -pinname F5 -fixed no
set_io MDDR_ADDR\[9\] -DIRECTION OUTPUT -pinname E5 -fixed no
set_io MDDR_ADDR\[10\] -DIRECTION OUTPUT -pinname B2 -fixed no
set_io MDDR_ADDR\[11\] -DIRECTION OUTPUT -pinname B1 -fixed no
set_io MDDR_ADDR\[12\] -DIRECTION OUTPUT -pinname E4 -fixed no
set_io MDDR_ADDR\[13\] -DIRECTION OUTPUT -pinname D4 -fixed no
set_io MDDR_ADDR\[14\] -DIRECTION OUTPUT -pinname C1 -fixed no
set_io MDDR_ADDR\[15\] -DIRECTION OUTPUT -pinname C2 -fixed no
set_io MDDR_BA\[0\] -DIRECTION OUTPUT -pinname C6 -fixed no
set_io MDDR_BA\[1\] -DIRECTION OUTPUT -pinname B6 -fixed no
set_io MDDR_BA\[2\] -DIRECTION OUTPUT -pinname B4 -fixed no
set_io MDDR_CAS_N -DIRECTION OUTPUT -pinname D8 -fixed no
set_io MDDR_CKE -DIRECTION OUTPUT -pinname G9 -fixed no
set_io MDDR_CLK -DIRECTION OUTPUT -pinname B7 -fixed no
set_io MDDR_CLK_N -DIRECTION OUTPUT -pinname A7 -fixed no
set_io MDDR_CS_N -DIRECTION OUTPUT -pinname G10 -fixed no
set_io MDDR_DM_RDQS\[0\] -DIRECTION INOUT -pinname A12 -fixed no
set_io MDDR_DM_RDQS\[1\] -DIRECTION INOUT -pinname D11 -fixed no
set_io MDDR_DQS\[0\] -DIRECTION INOUT -pinname A15 -fixed no
set_io MDDR_DQS\[1\] -DIRECTION INOUT -pinname C11 -fixed no
set_io MDDR_DQS_TMATCH_0_IN -DIRECTION INPUT -pinname D10 -fixed no
set_io MDDR_DQS_TMATCH_0_OUT -DIRECTION OUTPUT -pinname G13 -fixed no
set_io MDDR_DQ\[0\] -DIRECTION INOUT -pinname D13 -fixed no
set_io MDDR_DQ\[1\] -DIRECTION INOUT -pinname E13 -fixed no
set_io MDDR_DQ\[2\] -DIRECTION INOUT -pinname D14 -fixed no
set_io MDDR_DQ\[3\] -DIRECTION INOUT -pinname D15 -fixed no
set_io MDDR_DQ\[4\] -DIRECTION INOUT -pinname A13 -fixed no
set_io MDDR_DQ\[5\] -DIRECTION INOUT -pinname A14 -fixed no
set_io MDDR_DQ\[6\] -DIRECTION INOUT -pinname B14 -fixed no
set_io MDDR_DQ\[7\] -DIRECTION INOUT -pinname G11 -fixed no
set_io MDDR_DQ\[8\] -DIRECTION INOUT -pinname B12 -fixed no
set_io MDDR_DQ\[9\] -DIRECTION INOUT -pinname B11 -fixed no
set_io MDDR_DQ\[10\] -DIRECTION INOUT -pinname E11 -fixed no
set_io MDDR_DQ\[11\] -DIRECTION INOUT -pinname E12 -fixed no
set_io MDDR_DQ\[12\] -DIRECTION INOUT -pinname D9 -fixed no
set_io MDDR_DQ\[13\] -DIRECTION INOUT -pinname E10 -fixed no
set_io MDDR_DQ\[14\] -DIRECTION INOUT -pinname B9 -fixed no
set_io MDDR_DQ\[15\] -DIRECTION INOUT -pinname A10 -fixed no
set_io MDDR_ODT -DIRECTION OUTPUT -pinname A3 -fixed no
set_io MDDR_RAS_N -DIRECTION OUTPUT -pinname A8 -fixed no
set_io MDDR_RESET_N -DIRECTION OUTPUT -pinname E8 -fixed no
set_io MDDR_WE_N -DIRECTION OUTPUT -pinname A9 -fixed no
set_io MMUART_0_RXD_F2M -DIRECTION INPUT -pinname D1 -fixed no
set_io MMUART_0_TXD_M2F -DIRECTION OUTPUT -pinname F1 -fixed no
set_io MMUART_1_RXD -DIRECTION INPUT -pinname D2 -fixed no
set_io MMUART_1_TXD -DIRECTION OUTPUT -pinname E1 -fixed no
set_io PULLDOWN_R9 -DIRECTION INPUT -pinname R9 -fixed no
set_io RCVR_EN -DIRECTION OUTPUT -pinname W1 -fixed no
set_io SPI_0_CLK -DIRECTION INOUT -pinname U2 -fixed no
set_io SPI_0_DI -DIRECTION INPUT -pinname U1 -fixed no
set_io SPI_0_DO -DIRECTION OUTPUT -pinname P4 -fixed no
set_io SPI_0_SS0 -DIRECTION INOUT -pinname P5 -fixed no
set_io SPI_0_SS1 -DIRECTION OUTPUT -pinname M1 -fixed no
set_io SPI_1_CLK\[0\] -DIRECTION INOUT -pinname N4 -fixed no
set_io SPI_1_DI_CAM -DIRECTION INPUT -pinname D21 -fixed no
set_io SPI_1_DI_OTH -DIRECTION INPUT -pinname N7 -fixed no
set_io SPI_1_DO_CAM -DIRECTION OUTPUT -pinname AA7 -fixed no
set_io SPI_1_DO_OTH -DIRECTION OUTPUT -pinname M5 -fixed no
set_io SPI_1_SS0_CAM\[0\] -DIRECTION INOUT -pinname V7 -fixed no
set_io SPI_1_SS0_OTH\[0\] -DIRECTION INOUT -pinname L5 -fixed no

#
# Core cell constraints
#

set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[3\] -fixed no 759 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[0\] -fixed no 708 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0\[8\] -fixed no 728 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg\[5\] -fixed no 727 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg\[3\] -fixed no 729 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[10\] -fixed no 834 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[7\] -fixed no 790 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 557 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_FIFO_rd_en -fixed no 618 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m2\[0\] -fixed no 625 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[5\] -fixed no 752 169
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_RGB1 -fixed no 662 168
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base -fixed no 835 166
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0\[1\] -fixed no 763 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8\[0\] -fixed no 633 171
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB -fixed no 25 194
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[15\] -fixed no 783 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un15_tx_byte_cntr_0_a5_0 -fixed no 605 171
set_location CommsFPGA_top_0/ClkDivider_RNO\[0\] -fixed no 777 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8\[4\] -fixed no 646 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.TX_DataEn_7_iv -fixed no 621 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_RNI9TLR -fixed no 744 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m5_4 -fixed no 828 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[0\] -fixed no 802 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[2\] -fixed no 602 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_o2_0\[3\] -fixed no 708 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[4\] -fixed no 709 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[5\] -fixed no 811 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[5\] -fixed no 642 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[4\] -fixed no 754 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13\[7\] -fixed no 760 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0_a2_0\[3\] -fixed no 753 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_1 -fixed no 725 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX\[2\] -fixed no 726 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 557 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 804 181
set_location CommsFPGA_top_0/long_reset_cntr\[2\] -fixed no 768 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[1\] -fixed no 823 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[2\] -fixed no 722 190
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed no 772 150
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa -fixed no 852 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_a2_i_0\[7\] -fixed no 762 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_PostAmble_d1 -fixed no 652 175
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNINQ3R\[13\] -fixed no 815 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[11\] -fixed no 702 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.address_low4_reg_en_1 -fixed no 759 174
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[5\] -fixed no 866 199
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en_0_a2_0 -fixed no 740 183
set_location CoreAPB3_0/iPSELS_raw\[0\] -fixed no 874 153
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[0\] -fixed no 807 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[5\] -fixed no 764 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[6\] -fixed no 801 177
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[0\] -fixed no 778 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_7 -fixed no 724 183
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 531 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[15\] -fixed no 776 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX\[5\] -fixed no 730 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[5\] -fixed no 686 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_2\[5\] -fixed no 742 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_0\[0\] -fixed no 742 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg\[4\] -fixed no 713 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en_RNIFQLA2 -fixed no 724 180
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[16\] -fixed no 836 202
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 532 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[5\] -fixed no 615 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_CRC_ERROR_INTR.un29_int_reg_clr -fixed no 761 183
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out_RNIAU0T -fixed no 788 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un25_apb3_addr_0_a2 -fixed no 785 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[1\] -fixed no 745 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[9\] -fixed no 808 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[6\] -fixed no 697 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.apb3_addr_0_a2 -fixed no 737 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[4\] -fixed no 646 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg\[5\] -fixed no 723 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m2s2_i_a5 -fixed no 631 171
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[1\] -fixed no 810 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[3\] -fixed no 767 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[6\] -fixed no 685 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_2 -fixed no 613 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[14\] -fixed no 745 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[1\] -fixed no 760 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 557 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[12\] -fixed no 748 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_3\[2\] -fixed no 630 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_11 -fixed no 792 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un5_int_reg_clr -fixed no 781 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[14\] -fixed no 768 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI6OQI\[7\] -fixed no 786 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR.un9_int_reg_clr -fixed no 767 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1 -fixed no 662 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un33_apb3_addr_0_a2 -fixed no 748 174
set_location CommsFPGA_top_0/long_reset_cntr\[3\] -fixed no 769 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en -fixed no 761 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[1\] -fixed no 771 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[5\] -fixed no 545 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 815 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m35_i_0_o2 -fixed no 733 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_11\[6\] -fixed no 754 177
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[2\] -fixed no 758 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed no 570 181
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un2_debounce_in -fixed no 744 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg\[3\] -fixed no 731 178
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[8\] -fixed no 570 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[12\] -fixed no 792 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en_RNI4KU71 -fixed no 726 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_TX_STATE_7_i_a2_0_a5 -fixed no 622 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[6\] -fixed no 726 190
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[1\] -fixed no 800 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_0\[2\] -fixed no 741 183
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[9\] -fixed no 871 199
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_UNDERRUN_INTR.un21_int_reg_clr -fixed no 737 183
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINOKG -fixed no 786 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[6\] -fixed no 574 183
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[2\] -fixed no 855 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg\[7\] -fixed no 708 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[0\] -fixed no 820 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/T11.un4_fullilto10_i_a2_6 -fixed no 553 180
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[14\] -fixed no 853 202
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 811 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 553 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg\[1\] -fixed no 715 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8\[3\] -fixed no 626 171
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_4 -fixed no 774 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_9\[3\] -fixed no 752 186
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 542 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg\[6\] -fixed no 731 187
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[7\] -fixed no 571 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[3\] -fixed no 625 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[12\] -fixed no 804 175
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 560 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO\[1\] -fixed no 727 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 554 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[4\] -fixed no 736 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en -fixed no 616 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_0_a2 -fixed no 735 183
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 529 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[9\] -fixed no 616 178
set_location CommsFPGA_CCC_0/GL1_INST/U0_RGB1 -fixed no 663 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[7\] -fixed no 562 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_6\[2\] -fixed no 755 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_0\[1\] -fixed no 709 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg\[0\] -fixed no 712 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_0_a2_0_i -fixed no 738 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_1\[2\] -fixed no 628 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ_0/U0_RGB1 -fixed no 663 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 540 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_RNIVP6K -fixed no 738 180
set_location CommsFPGA_top_0/long_reset_cntr_3\[4\] -fixed no 778 186
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed no 554 186
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un2_debounce_in -fixed no 745 138
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[8\] -fixed no 844 202
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0\[0\] -fixed no 761 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[1\] -fixed no 613 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[2\] -fixed no 742 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg\[0\] -fixed no 712 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[7\] -fixed no 619 190
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_0_2 -fixed no 810 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 536 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO\[2\] -fixed no 726 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[3\] -fixed no 740 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[5\] -fixed no 623 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[8\] -fixed no 825 172
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[11\] -fixed no 864 202
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 -fixed no 787 201
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[13\] -fixed no 796 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO\[0\] -fixed no 737 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[6\] -fixed no 757 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[7\] -fixed no 745 166
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_27 -fixed no 797 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i\[5\] -fixed no 750 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[5\] -fixed no 694 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[8\] -fixed no 798 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_55 -fixed no 707 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[11\] -fixed no 551 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2\[15\] -fixed no 626 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[3\] -fixed no 707 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[5\] -fixed no 797 178
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[4\] -fixed no 832 202
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[5\] -fixed no 753 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en_0_a2_0_0 -fixed no 733 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_RNO\[0\] -fixed no 765 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_0\[4\] -fixed no 719 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[2\] -fixed no 771 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO\[3\] -fixed no 734 189
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 561 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[4\] -fixed no 766 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[4\] -fixed no 759 181
set_location CommsFPGA_top_0/long_reset_cntr\[1\] -fixed no 772 187
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[2\] -fixed no 572 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg\[3\] -fixed no 727 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[1\] -fixed no 777 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[5\] -fixed no 824 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 809 181
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed no 753 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO\[1\] -fixed no 736 189
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[3\] -fixed no 543 184
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA -fixed no 450 108
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[9\] -fixed no 778 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en -fixed no 736 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg\[6\] -fixed no 723 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg\[5\] -fixed no 721 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC.un19_tx_dataen -fixed no 649 174
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst -fixed no 711 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[0\] -fixed no 779 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_RNIDSP31 -fixed no 758 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg\[2\] -fixed no 724 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[5\] -fixed no 750 190
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[4\] -fixed no 784 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_o2\[5\] -fixed no 769 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[14\] -fixed no 633 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[1\] -fixed no 625 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[13\] -fixed no 757 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[8\] -fixed no 749 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[7\] -fixed no 739 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_0_sqmuxa_0_a3_i -fixed no 733 171
set_location CommsFPGA_top_0/long_reset_set -fixed no 760 175
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[6\] -fixed no 546 184
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[13\] -fixed no 841 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en -fixed no 738 169
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNISMFV\[9\] -fixed no 754 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[13\] -fixed no 836 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1 -fixed no 614 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/T11.un4_fullilto10_i_a2_7 -fixed no 555 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_int_mask_reg_en_0_a2_0_a2 -fixed no 735 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_0_sqmuxa_i_o3_0_a2 -fixed no 697 165
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[1\] -fixed no 757 139
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_1_RNO -fixed no 819 201
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[9\] -fixed no 542 187
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[9\] -fixed no 558 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_UNDERRUN_INTR.un13_int_reg_clr_0_a2_0 -fixed no 741 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed no 832 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[7\] -fixed no 698 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[2\] -fixed no 697 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg\[6\] -fixed no 730 178
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[4\] -fixed no 787 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un5_apb3_addr_0_a2 -fixed no 762 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_3_0\[5\] -fixed no 733 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[5\] -fixed no 560 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[8\] -fixed no 609 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIM9VM\[3\] -fixed no 868 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_o2_RNIDF0U -fixed no 742 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[9\] -fixed no 573 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un25_read_reg_en_0_a2_0 -fixed no 741 174
set_location m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int -fixed no 839 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[7\] -fixed no 640 172
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[1\] -fixed no 834 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[3\] -fixed no 762 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[5\] -fixed no 785 178
set_location CommsFPGA_top_0/long_reset -fixed no 773 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[6\] -fixed no 618 178
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[2\] -fixed no 785 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[10\] -fixed no 755 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[9\] -fixed no 818 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12\[0\] -fixed no 738 177
set_location m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel -fixed no 822 201
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[3\] -fixed no 835 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i_ns\[6\] -fixed no 748 177
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[9\] -fixed no 765 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[2\] -fixed no 775 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[9\] -fixed no 826 172
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[3\] -fixed no 862 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[5\] -fixed no 748 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[2\] -fixed no 765 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E -fixed no 446 108
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[10\] -fixed no 872 202
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[7\] -fixed no 869 199
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m53_i_0_a2 -fixed no 604 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[7\] -fixed no 614 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[8\] -fixed no 809 172
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9 -fixed no 799 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg\[7\] -fixed no 709 178
set_location CommsFPGA_top_0/byte_clk_en -fixed no 770 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m1 -fixed no 616 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[6\] -fixed no 703 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d\[2\] -fixed no 716 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask_1 -fixed no 714 162
set_location m2s010_som_sb_0/CORECONFIGP_0/state_ns_0\[1\] -fixed no 793 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg\[6\] -fixed no 721 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_1\[5\] -fixed no 759 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg\[1\] -fixed no 713 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[7\] -fixed no 777 184
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[0\] -fixed no 816 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0\[1\] -fixed no 737 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[3\] -fixed no 758 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error -fixed no 743 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg\[5\] -fixed no 724 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[13\] -fixed no 805 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_0\[4\] -fixed no 644 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[8\] -fixed no 825 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed no 678 169
set_location m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel -fixed no 805 201
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed no 558 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_d1_NE_3 -fixed no 738 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_o2 -fixed no 751 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg\[0\] -fixed no 714 184
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base -fixed no 837 169
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[5\] -fixed no 846 202
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[12\] -fixed no 834 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed no 676 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[10\] -fixed no 565 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un10_tx_byte_cntr_0_a2_6 -fixed no 621 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_PreAmble_cntr_1_i_0_o2\[1\] -fixed no 739 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIR1VT\[1\] -fixed no 765 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[3\] -fixed no 622 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed no 533 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[4\] -fixed no 616 190
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[13\] -fixed no 851 201
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_5 -fixed no 571 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[0\] -fixed no 759 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg\[5\] -fixed no 728 178
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 563 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2\[9\] -fixed no 629 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en -fixed no 721 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[0\] -fixed no 551 186
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1 -fixed no 795 201
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[4\] -fixed no 724 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_d1_NE_2 -fixed no 736 165
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0 -fixed no 828 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0\[1\]/U0_RGB1 -fixed no 663 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en -fixed no 734 181
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[13\] -fixed no 781 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un12_manches_in_dly -fixed no 705 171
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[1\] -fixed no 784 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_am\[4\] -fixed no 737 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set -fixed no 620 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[4\] -fixed no 604 190
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a3 -fixed no 802 201
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[2\] -fixed no 857 201
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un4_re_i_8 -fixed no 754 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_2\[3\] -fixed no 635 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in\[0\] -fixed no 739 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[13\] -fixed no 631 178
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[1\] -fixed no 547 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[4\] -fixed no 770 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en_RNI81M61 -fixed no 746 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_63 -fixed no 697 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_61 -fixed no 612 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[9\] -fixed no 621 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_0_a2\[7\] -fixed no 760 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[0\] -fixed no 795 178
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/overflow_r -fixed no 743 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[2\] -fixed no 799 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[11\] -fixed no 571 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[8\] -fixed no 729 160
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[3\] -fixed no 828 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[11\] -fixed no 798 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[13\] -fixed no 827 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[5\] -fixed no 824 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[8\] -fixed no 549 187
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 563 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare\[4\] -fixed no 721 166
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core -fixed no 836 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[0\] -fixed no 802 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[7\] -fixed no 823 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC.un15_rst_0 -fixed no 712 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[0\] -fixed no 633 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI93CJ\[3\] -fixed no 752 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[9\] -fixed no 755 172
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNI3B611\[1\] -fixed no 750 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_2\[11\] -fixed no 755 189
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un2_debounce_in -fixed no 708 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[7\] -fixed no 755 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[0\] -fixed no 818 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[3\] -fixed no 723 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un21_apb3_addr -fixed no 736 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_3 -fixed no 716 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[10\] -fixed no 701 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[1\] -fixed no 818 172
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed no 775 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT -fixed no 763 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[2\] -fixed no 631 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_0\[3\] -fixed no 629 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[1\] -fixed no 554 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg\[0\] -fixed no 716 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed no 807 181
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[3\] -fixed no 862 201
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed no 700 141
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[11\] -fixed no 695 142
set_location m2s010_som_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base -fixed no 781 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO\[2\] -fixed no 733 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1 -fixed no 649 175
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/fulli -fixed no 561 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_3_RNI1QPI -fixed no 683 168
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_state -fixed no 781 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[0\] -fixed no 629 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[9\] -fixed no 808 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un1_we_p_0_a2_0 -fixed no 787 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[7\] -fixed no 746 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_RNO\[4\] -fixed no 764 183
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[0\] -fixed no 553 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[11\] -fixed no 798 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_34 -fixed no 696 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0\[6\] -fixed no 732 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un4_we_i_7 -fixed no 773 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC.isampler_clk1x_en_1_0_a2 -fixed no 725 165
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[9\] -fixed no 837 201
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[11\] -fixed no 551 181
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_1 -fixed no 820 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en_0 -fixed no 781 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed no 803 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[10\] -fixed no 802 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[9\] -fixed no 830 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[3\] -fixed no 625 174
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNI48RR\[0\] -fixed no 688 144
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0\[1\] -fixed no 762 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 802 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[3\] -fixed no 822 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[2\] -fixed no 723 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un37_apb3_addr_0_a2 -fixed no 743 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m35 -fixed no 617 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed no 705 172
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[8\] -fixed no 875 202
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0\[1\] -fixed no 774 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed no 831 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR.un15_apb3_reset_rs_RNIQI861 -fixed no 758 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1.N_315_i_i -fixed no 719 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_maskce -fixed no 717 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr\[2\] -fixed no 726 163
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[5\] -fixed no 843 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un15_tx_byte_cntr_0_a5 -fixed no 603 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[1\] -fixed no 720 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[8\] -fixed no 753 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/SYNC2_APB3_CLK_PROC.RX_FIFO_RST_1 -fixed no 723 174
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1 -fixed no 663 189
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[3\] -fixed no 867 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[5\] -fixed no 774 175
set_location CommsFPGA_top_0/long_reset_cntr\[5\] -fixed no 779 184
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[8\] -fixed no 849 202
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_26 -fixed no 796 201
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr\[1\] -fixed no 727 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2\[8\] -fixed no 754 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_0_sqmuxa_0_a3_i_RNIST29 -fixed no 731 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line -fixed no 707 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[1\] -fixed no 744 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_0\[6\] -fixed no 641 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[5\] -fixed no 739 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[5\] -fixed no 632 178
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNIEEKQ -fixed no 705 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_set -fixed no 811 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[1\] -fixed no 770 169
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2 -fixed no 836 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen -fixed no 737 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[10\] -fixed no 550 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI4MQI\[5\] -fixed no 785 183
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[7\] -fixed no 547 184
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[8\] -fixed no 791 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[4\] -fixed no 821 172
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed no 790 147
set_location CFG0_GND_INST -fixed no 775 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 793 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO\[3\] -fixed no 751 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg\[7\] -fixed no 730 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[1\] -fixed no 721 190
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un4_we_i_0 -fixed no 776 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO\[2\] -fixed no 713 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[0\] -fixed no 743 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d\[0\] -fixed no 613 172
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0\[0\] -fixed no 688 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed no 699 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_3 -fixed no 745 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[4\] -fixed no 747 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_a5 -fixed no 648 174
set_location CommsFPGA_top_0/long_reset_cntr\[4\] -fixed no 774 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_4\[2\] -fixed no 751 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed no 806 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_1_sqmuxa_1_0_a3_0_a2 -fixed no 741 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_58 -fixed no 615 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end -fixed no 727 169
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[3\] -fixed no 854 201
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc -fixed no 803 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition -fixed no 718 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg\[4\] -fixed no 716 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_rs -fixed no 749 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX\[1\] -fixed no 724 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[6\] -fixed no 623 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2\[0\] -fixed no 629 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg\[5\] -fixed no 726 178
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[8\] -fixed no 868 202
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out -fixed no 784 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[1\] -fixed no 747 172
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[12\] -fixed no 872 199
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[1\] -fixed no 731 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 566 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1\[6\] -fixed no 747 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_0 -fixed no 809 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[3\] -fixed no 773 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[3\] -fixed no 604 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 812 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[13\] -fixed no 793 178
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[0\] -fixed no 780 166
set_location CommsFPGA_top_0/long_reset_cntr\[0\] -fixed no 779 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.iTX_FIFO_rd_en_5_iv_RNO_0 -fixed no 611 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[0\] -fixed no 691 178
set_location CommsFPGA_top_0/rx_CRC_error_set -fixed no 758 184
set_location m2s010_som_sb_0/CORECONFIGP_0/psel -fixed no 792 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_2\[4\] -fixed no 633 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r_RNO\[0\] -fixed no 623 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg\[6\] -fixed no 720 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[1\] -fixed no 817 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[5\] -fixed no 755 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIJFNA_0 -fixed no 783 186
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[1\] -fixed no 556 186
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1 -fixed no 830 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/N_343_i -fixed no 744 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[2\] -fixed no 779 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[2\] -fixed no 614 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.PostAmble_cntr_9_i_o2\[2\] -fixed no 701 174
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5 -fixed no 451 108
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[8\] -fixed no 627 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[13\] -fixed no 830 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_PreAmble_cntr_1_i_0_o2_0\[0\] -fixed no 735 189
set_location CommsFPGA_top_0/long_reset_cntr_3\[2\] -fixed no 768 186
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel -fixed no 864 198
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2\[5\] -fixed no 746 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[4\] -fixed no 605 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNIV0ML\[0\] -fixed no 753 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[1\] -fixed no 556 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en -fixed no 732 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[5\] -fixed no 615 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[0\] -fixed no 752 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[2\] -fixed no 758 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RE_d1 -fixed no 746 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[1\] -fixed no 736 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[6\] -fixed no 607 169
set_location CommsFPGA_top_0/N_480_rs_2 -fixed no 757 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[9\] -fixed no 700 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[11\] -fixed no 808 175
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[13\] -fixed no 851 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[0\] -fixed no 688 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIAH4K -fixed no 736 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 560 187
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[3\] -fixed no 687 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2\[1\] -fixed no 630 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[7\] -fixed no 771 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/HOLD_COL_PROC.un1_tx_collision_detect -fixed no 727 171
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0 -fixed no 798 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[7\] -fixed no 781 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1 -fixed no 616 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[5\] -fixed no 797 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un6_apb3_reset_rs -fixed no 790 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_i_m2\[7\] -fixed no 742 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_1 -fixed no 726 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[2\] -fixed no 619 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[2\] -fixed no 550 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[5\] -fixed no 764 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_2\[11\] -fixed no 778 189
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[13\] -fixed no 815 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNITIVE\[0\] -fixed no 871 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[3\] -fixed no 752 187
set_location CommsFPGA_top_0/long_reset_cntr_3\[1\] -fixed no 772 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_0 -fixed no 730 183
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed no 534 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_ns\[1\] -fixed no 745 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_10\[2\] -fixed no 716 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI5NQI\[6\] -fixed no 784 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[11\] -fixed no 767 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[3\] -fixed no 731 172
set_location CommsFPGA_top_0/long_reset_cntr_3\[3\] -fixed no 769 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg\[4\] -fixed no 719 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_bm\[4\] -fixed no 742 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_4 -fixed no 729 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[8\] -fixed no 753 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[6\] -fixed no 750 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1\[6\] -fixed no 738 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_2\[7\] -fixed no 639 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[1\] -fixed no 744 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[2\] -fixed no 558 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_0\[3\] -fixed no 753 177
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[15\] -fixed no 794 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_1_1\[3\] -fixed no 755 162
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[15\] -fixed no 850 201
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[12\] -fixed no 837 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO\[2\] -fixed no 741 189
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_2\[8\] -fixed no 771 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[9\] -fixed no 735 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 820 178
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[16\] -fixed no 823 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9\[6\] -fixed no 763 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg\[0\] -fixed no 715 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un6_apb3_reset -fixed no 766 183
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[8\] -fixed no 549 186
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_1 -fixed no 555 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[1\] -fixed no 620 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_iRX_EarlyTerm_1_sqmuxa_1_0_0_a2_0 -fixed no 724 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[3\] -fixed no 820 172
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2 -fixed no 798 201
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0 -fixed no 801 202
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[1\] -fixed no 800 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg_en_RNI1H422 -fixed no 723 180
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[0\] -fixed no 704 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0\[1\] -fixed no 738 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[7\] -fixed no 742 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[7\] -fixed no 817 175
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_4\[0\] -fixed no 704 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en -fixed no 617 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un4_we_i_9 -fixed no 777 189
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[11\] -fixed no 828 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un41_apb3_addr_0_a2 -fixed no 739 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[3\] -fixed no 615 190
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[0\] -fixed no 745 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[0\] -fixed no 601 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[0\] -fixed no 710 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/CLOCK_ADJUST_PROC.un16_clk1x_enable -fixed no 711 165
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[11\] -fixed no 859 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[3\] -fixed no 694 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1\[4\] -fixed no 767 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg\[6\] -fixed no 728 187
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI6PPM\[14\] -fixed no 786 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[6\] -fixed no 645 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed no 571 181
set_location m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1 -fixed no 783 145
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed no 547 181
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[11\] -fixed no 794 166
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed no 786 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIUBH3\[3\] -fixed no 737 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/apb3_rd_en_i_i_a2 -fixed no 775 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int -fixed no 742 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[1\] -fixed no 556 184
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[2\] -fixed no 686 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[3\] -fixed no 728 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[8\] -fixed no 699 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[6\] -fixed no 786 178
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[14\] -fixed no 698 142
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[2\] -fixed no 832 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[5\] -fixed no 723 169
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[10\] -fixed no 874 199
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un1_apb3_addr -fixed no 787 180
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[11\] -fixed no 558 184
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[10\] -fixed no 778 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[4\] -fixed no 819 175
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[5\] -fixed no 623 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[2\] -fixed no 613 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[6\] -fixed no 806 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13_i_o2\[8\] -fixed no 735 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed no 552 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_5\[2\] -fixed no 710 174
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[4\] -fixed no 832 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[0\] -fixed no 621 177
set_location CoreAPB3_0/iPSELS_raw_1\[0\] -fixed no 875 153
set_location CommsFPGA_top_0/long_reset_cntr_3\[0\] -fixed no 779 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_2\[10\] -fixed no 753 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[4\] -fixed no 773 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[10\] -fixed no 827 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[2\] -fixed no 713 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_384_i -fixed no 776 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg_en -fixed no 724 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[4\] -fixed no 754 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[6\] -fixed no 744 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[11\] -fixed no 743 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[0\] -fixed no 741 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[12\] -fixed no 829 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[6\] -fixed no 734 171
set_location m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel -fixed no 818 201
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[10\] -fixed no 550 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.iTX_FIFO_rd_en_5_iv_RNO -fixed no 608 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare\[6\] -fixed no 728 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt_RNO -fixed no 729 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[7\] -fixed no 569 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[7\] -fixed no 692 172
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[9\] -fixed no 837 202
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[3\] -fixed no 793 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_5 -fixed no 761 180
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[1\] -fixed no 813 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[2\] -fixed no 690 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync\[2\] -fixed no 777 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_5\[3\] -fixed no 725 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0\[7\] -fixed no 725 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[11\] -fixed no 566 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR.un33_int_reg_clr_0 -fixed no 739 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 811 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[3\] -fixed no 751 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[10\] -fixed no 572 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX\[6\] -fixed no 731 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en -fixed no 619 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[2\] -fixed no 693 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0 -fixed no 805 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[1\] -fixed no 823 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[8\] -fixed no 754 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i -fixed no 722 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO\[0\] -fixed no 721 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI4O78 -fixed no 750 186
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[12\] -fixed no 847 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[2\] -fixed no 726 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int_RNIB94L -fixed no 773 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_o2 -fixed no 734 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[11\] -fixed no 763 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[3\] -fixed no 822 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_3 -fixed no 710 183
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[12\] -fixed no 845 201
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 812 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[7\] -fixed no 614 178
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[6\] -fixed no 548 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[11\] -fixed no 778 190
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[6\] -fixed no 871 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_CENTER_SAMPLE_PROC.un16_irx_center_sample_0_a2 -fixed no 717 168
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 787 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIHSDM\[5\] -fixed no 864 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[4\] -fixed no 733 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR.un15_apb3_reset -fixed no 746 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[4\] -fixed no 754 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[0\] -fixed no 553 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_3\[7\] -fixed no 638 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[9\] -fixed no 735 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[9\] -fixed no 749 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[2\] -fixed no 613 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 558 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m15_e_8 -fixed no 705 177
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[13\] -fixed no 697 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[9\] -fixed no 725 172
set_location m2s010_som_sb_0/CCC_0/GL0_INST -fixed no 435 108
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_3\[1\] -fixed no 627 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed no 697 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[4\] -fixed no 796 177
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[6\] -fixed no 838 202
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[4\] -fixed no 865 199
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_0 -fixed no 737 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[7\] -fixed no 745 187
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 565 181
set_location m2s010_som_sb_0/CORECONFIGP_0/pwrite -fixed no 856 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un25_read_reg_en_0 -fixed no 738 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un25_read_reg_en_0_4 -fixed no 733 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg\[2\] -fixed no 728 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwe -fixed no 562 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1\[0\] -fixed no 742 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_4 -fixed no 715 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[1\] -fixed no 630 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM.irx_packet_end_all_4_0_a4_0_a2 -fixed no 712 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[6\] -fixed no 548 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 811 172
set_location CommsFPGA_top_0/N_480_rs_3 -fixed no 745 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[4\] -fixed no 730 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[6\] -fixed no 757 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[3\] -fixed no 772 175
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[13\] -fixed no 841 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_2_RNIJ5S61 -fixed no 605 174
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[12\] -fixed no 847 201
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[1\] -fixed no 826 202
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[3\] -fixed no 603 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_57 -fixed no 685 177
set_location m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel -fixed no 804 201
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1 -fixed no 831 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[10\] -fixed no 756 172
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[1\] -fixed no 685 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed no 530 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[2\] -fixed no 566 187
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[4\] -fixed no 622 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_3 -fixed no 719 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[0\] -fixed no 772 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg\[2\] -fixed no 713 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 814 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2_i_m2\[7\] -fixed no 737 186
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[1\] -fixed no 547 186
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[7\] -fixed no 546 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[4\] -fixed no 750 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[10\] -fixed no 797 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed no 673 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_i_m2_1\[7\] -fixed no 745 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[0\] -fixed no 697 175
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/empty_r -fixed no 568 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[2\] -fixed no 793 175
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[8\] -fixed no 776 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[6\] -fixed no 821 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1.N_352_i_i -fixed no 717 165
set_location CommsFPGA_CCC_0/GL0_INST -fixed no 438 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un5_apb3_addr_0_a2_0 -fixed no 766 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[0\] -fixed no 623 190
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[2\] -fixed no 816 174
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[13\] -fixed no 769 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_o2\[0\] -fixed no 710 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\] -fixed no 835 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[1\] -fixed no 751 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI2EAL\[8\] -fixed no 720 171
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[9\] -fixed no 693 142
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[8\] -fixed no 844 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10\[6\] -fixed no 732 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[5\] -fixed no 726 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[2\] -fixed no 619 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed no 812 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_a2_0_0 -fixed no 735 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_447_i -fixed no 710 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en -fixed no 762 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[4\] -fixed no 693 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[15\] -fixed no 626 178
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1 -fixed no 819 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI02ML\[1\] -fixed no 760 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[4\] -fixed no 634 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr\[2\] -fixed no 725 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_2\[3\] -fixed no 749 180
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[9\] -fixed no 573 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[7\] -fixed no 745 171
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[13\] -fixed no 797 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC.un1_RX_packet_depthlto7_4 -fixed no 778 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_0_0\[5\] -fixed no 730 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg\[7\] -fixed no 720 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_7_i_a3_i_o2 -fixed no 740 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[5\] -fixed no 753 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r_RNO\[0\] -fixed no 611 189
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNI99AG2\[12\] -fixed no 804 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg\[0\] -fixed no 715 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg\[4\] -fixed no 718 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un1_RX_FIFO_wr_en_d -fixed no 749 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1\[3\] -fixed no 733 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un13_apb3_addr_0_a2 -fixed no 790 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.iTX_FIFO_rd_en_5_iv_0 -fixed no 620 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_a2 -fixed no 733 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end_RNO -fixed no 727 168
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[3\] -fixed no 854 202
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 566 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data -fixed no 718 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[7\] -fixed no 741 171
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO -fixed no 803 201
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[11\] -fixed no 755 190
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[15\] -fixed no 850 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_60 -fixed no 614 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[10\] -fixed no 617 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[9\] -fixed no 774 190
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_RNO\[0\] -fixed no 780 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[2\] -fixed no 532 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\] -fixed no 552 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[0\] -fixed no 752 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_3 -fixed no 808 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13\[6\] -fixed no 746 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1.N_327_i_i -fixed no 710 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_packet_avail_int -fixed no 758 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg\[2\] -fixed no 716 175
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_6 -fixed no 782 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[0\] -fixed no 737 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst -fixed no 696 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[1\] -fixed no 765 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed no 816 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[0\] -fixed no 743 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_2\[10\] -fixed no 775 189
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[4\] -fixed no 819 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 567 180
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_select -fixed no 783 202
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[1\] -fixed no 619 181
set_location CommsFPGA_top_0/N_386_i_set -fixed no 749 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_pulse_d1 -fixed no 749 187
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[15\] -fixed no 840 201
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1 -fixed no 662 192
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed no 784 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg\[0\] -fixed no 711 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_3 -fixed no 718 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[11\] -fixed no 569 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[3\] -fixed no 749 172
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_tz\[5\] -fixed no 846 201
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[11\] -fixed no 859 201
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[2\] -fixed no 829 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 554 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[0\] -fixed no 820 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa -fixed no 768 177
set_location CommsFPGA_top_0/long_reset_RNIUA27 -fixed no 447 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_8\[2\] -fixed no 779 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 831 178
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[0\] -fixed no 564 187
set_location m2s010_som_sb_0/SPI_1_SS0_MX -fixed no 881 105
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ -fixed no 24 194
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 838 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un12_manches_in_dly_RNI59RM -fixed no 707 171
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[0\] -fixed no 802 202
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[2\] -fixed no 782 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen -fixed no 623 169
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNI2A611\[0\] -fixed no 749 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[1\] -fixed no 692 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[2\] -fixed no 741 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare\[0\] -fixed no 720 166
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[11\] -fixed no 861 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed no 704 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg_en -fixed no 725 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse -fixed no 620 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO\[4\] -fixed no 732 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 837 175
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[3\] -fixed no 621 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[7\] -fixed no 634 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_9\[2\] -fixed no 750 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[1\] -fixed no 722 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[2\] -fixed no 750 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 553 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[2\] -fixed no 691 172
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed no 787 147
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[0\] -fixed no 865 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1 -fixed no 650 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status_RNO -fixed no 763 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[6\] -fixed no 618 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[1\] -fixed no 711 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_6 -fixed no 718 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[2\] -fixed no 819 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en -fixed no 736 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[12\] -fixed no 832 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 574 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 566 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en -fixed no 781 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[3\] -fixed no 626 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_3 -fixed no 681 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[5\] -fixed no 575 183
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA -fixed no 452 108
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_0\[6\] -fixed no 738 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[2\] -fixed no 765 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[8\] -fixed no 707 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_0\[5\] -fixed no 637 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_RNID9FJ -fixed no 743 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn -fixed no 621 175
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 567 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[9\] -fixed no 818 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg\[1\] -fixed no 709 175
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[4\] -fixed no 832 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un25_apb3_addr_0_a2_0 -fixed no 789 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1\[4\] -fixed no 744 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[0\] -fixed no 748 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un26_tx_byte_cntr_a_4_cry_9_RNIP84Q -fixed no 620 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[3\] -fixed no 763 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2\[8\] -fixed no 636 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[2\] -fixed no 758 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[1\] -fixed no 709 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[8\] -fixed no 548 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[2\] -fixed no 632 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess -fixed no 740 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed no 813 178
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_0\[1\] -fixed no 810 201
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[4\] -fixed no 828 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[8\] -fixed no 788 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_8\[3\] -fixed no 722 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[6\] -fixed no 734 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 828 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_0_sqmuxa_i_x2 -fixed no 700 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX\[0\] -fixed no 701 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed no 805 181
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0_x -fixed no 800 201
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[14\] -fixed no 858 202
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[8\] -fixed no 849 201
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[9\] -fixed no 730 160
set_location CommsFPGA_top_0/N_480_rs_4 -fixed no 744 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en -fixed no 623 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[11\] -fixed no 814 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_ns\[4\] -fixed no 741 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x -fixed no 777 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0\[4\] -fixed no 733 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_RNO\[0\] -fixed no 748 189
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2 -fixed no 568 183
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[7\] -fixed no 842 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[2\] -fixed no 751 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg\[1\] -fixed no 708 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[1\] -fixed no 695 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[6\] -fixed no 786 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un1_apb3_addr_3 -fixed no 780 180
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_0_1 -fixed no 807 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_13 -fixed no 786 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 805 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed no 801 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO\[0\] -fixed no 712 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0\[1\] -fixed no 739 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 833 177
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[6\] -fixed no 833 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[1\] -fixed no 702 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[7\] -fixed no 608 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m5_5 -fixed no 806 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg\[0\] -fixed no 713 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int -fixed no 753 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_1\[0\] -fixed no 748 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[6\] -fixed no 783 169
set_location CommsFPGA_top_0/long_reset_cntr\[7\] -fixed no 775 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2\[0\] -fixed no 739 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un12_manches_in_dly_4 -fixed no 704 171
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[14\] -fixed no 858 201
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIR6AL -fixed no 737 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg\[5\] -fixed no 720 187
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed no 559 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[4\] -fixed no 744 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[8\] -fixed no 737 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[6\] -fixed no 757 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_d\[5\] -fixed no 735 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m2_1_1\[0\] -fixed no 628 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 561 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 814 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[2\] -fixed no 747 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset -fixed no 701 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1\[5\] -fixed no 732 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[7\] -fixed no 817 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg\[4\] -fixed no 712 184
set_location CommsFPGA_top_0/long_reset_RNO -fixed no 773 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_6\[3\] -fixed no 758 180
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[0\] -fixed no 833 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3CB2\[1\] -fixed no 723 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ -fixed no 757 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[1\] -fixed no 738 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[8\] -fixed no 832 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 805 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[5\] -fixed no 739 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[4\] -fixed no 741 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[5\] -fixed no 738 172
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[7\] -fixed no 790 166
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[10\] -fixed no 834 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[8\] -fixed no 762 169
set_location CommsFPGA_top_0/N_480_set -fixed no 694 154
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 528 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed no 803 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 809 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[4\] -fixed no 804 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg\[3\] -fixed no 729 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM.un1_rx_fifo_din_0_a2_1 -fixed no 752 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 839 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[10\] -fixed no 826 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[5\] -fixed no 541 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO\[2\] -fixed no 725 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status -fixed no 763 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_0\[1\] -fixed no 634 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[3\] -fixed no 545 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[7\] -fixed no 801 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[10\] -fixed no 835 177
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI8MN31\[14\] -fixed no 777 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_3 -fixed no 717 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns\[2\] -fixed no 747 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_1\[3\] -fixed no 630 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[11\] -fixed no 837 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 811 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[9\] -fixed no 749 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[4\] -fixed no 687 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[9\] -fixed no 789 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[12\] -fixed no 772 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1\[1\] -fixed no 751 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_3\[5\] -fixed no 632 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[5\] -fixed no 779 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO\[1\] -fixed no 711 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync\[1\] -fixed no 768 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2\[1\] -fixed no 747 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_2\[5\] -fixed no 750 189
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_RNO\[0\] -fixed no 795 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/Q_i_m2\[8\] -fixed no 754 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_0\[5\] -fixed no 744 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIVKVE\[2\] -fixed no 867 153
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/T11.un4_fullilto10_i_a2_8 -fixed no 556 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[10\] -fixed no 775 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg\[3\] -fixed no 730 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[4\] -fixed no 695 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[3\] -fixed no 794 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_13_set -fixed no 786 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_9 -fixed no 794 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[12\] -fixed no 836 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_0\[2\] -fixed no 624 171
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed no 776 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_OVERFLOW_int -fixed no 734 184
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7 -fixed no 802 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg\[0\] -fixed no 710 178
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\] -fixed no 555 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[7\] -fixed no 824 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[9\] -fixed no 610 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg_en -fixed no 720 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_1\[2\] -fixed no 740 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 807 172
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base -fixed no 787 145
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[2\] -fixed no 542 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 832 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg\[6\] -fixed no 725 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[13\] -fixed no 813 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_d1_NE_0 -fixed no 742 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[5\] -fixed no 606 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_4 -fixed no 713 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_am\[1\] -fixed no 746 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[7\] -fixed no 612 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM.clk1x_enable_6_0_0_o2 -fixed no 716 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[9\] -fixed no 751 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all_RNIB6KE -fixed no 709 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[2\] -fixed no 726 169
set_location CommsFPGA_top_0/BIT_CLK_RNO -fixed no 653 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[6\] -fixed no 734 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 559 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_2\[7\] -fixed no 744 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_10\[3\] -fixed no 730 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[13\] -fixed no 835 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un4_clk1x_enable -fixed no 718 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/REN_d1 -fixed no 780 178
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 786 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[7\] -fixed no 761 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0\[6\] -fixed no 736 186
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0\[0\] -fixed no 760 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO\[9\] -fixed no 725 171
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_RNO\[0\] -fixed no 816 201
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0 -fixed no 739 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_1\[5\] -fixed no 639 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_1\[3\] -fixed no 743 186
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 573 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[0\] -fixed no 764 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0\[1\] -fixed no 440 108
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[2\] -fixed no 710 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1.SUM_0_x2\[0\] -fixed no 714 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[0\] -fixed no 796 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[10\] -fixed no 731 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 829 174
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0\[0\] -fixed no 772 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[7\] -fixed no 779 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_2\[5\] -fixed no 779 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg\[1\] -fixed no 708 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[0\] -fixed no 759 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync\[0\] -fixed no 769 175
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[12\] -fixed no 696 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[9\] -fixed no 549 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 836 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[3\] -fixed no 733 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[7\] -fixed no 728 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[7\] -fixed no 744 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_address_low4_reg_en_0_a2_0 -fixed no 734 180
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8 -fixed no 781 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[0\] -fixed no 621 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed no 677 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed no 538 184
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns_a3\[6\] -fixed no 833 168
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[7\] -fixed no 848 202
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[12\] -fixed no 845 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un17_apb3_addr_0_a2 -fixed no 784 180
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[13\] -fixed no 870 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_7 -fixed no 715 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0\[3\] -fixed no 715 168
set_location CommsFPGA_top_0/ClkDivider\[1\] -fixed no 771 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[0\] -fixed no 752 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[9\] -fixed no 830 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIA8LS -fixed no 799 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD -fixed no 436 108
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_9 -fixed no 562 186
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 529 184
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[6\] -fixed no 789 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_12 -fixed no 791 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[1\] -fixed no 781 178
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[9\] -fixed no 870 199
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/full_r -fixed no 805 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_2\[6\] -fixed no 633 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int -fixed no 791 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_7 -fixed no 717 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX\[7\] -fixed no 721 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[6\] -fixed no 807 175
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[10\] -fixed no 622 190
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[16\] -fixed no 823 202
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[5\] -fixed no 829 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[12\] -fixed no 752 190
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI9NN31\[15\] -fixed no 773 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[6\] -fixed no 780 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIJFNA -fixed no 813 174
set_location CommsFPGA_top_0/N_480_rs -fixed no 756 187
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0\[1\] -fixed no 691 142
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base -fixed no 832 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[0\] -fixed no 720 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[7\] -fixed no 741 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2\[0\] -fixed no 746 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed no 564 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m35_i_0_a5_0 -fixed no 689 177
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0_RNO -fixed no 828 201
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q_RNO\[9\] -fixed no 755 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[10\] -fixed no 753 190
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_5 -fixed no 778 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0_RGB1 -fixed no 666 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[1\] -fixed no 619 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 814 177
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228 -fixed no 441 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[2\] -fixed no 735 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_o2\[4\] -fixed no 745 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un21_apb3_addr_2_0_0_a2_0_a2 -fixed no 783 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIK7VM\[1\] -fixed no 827 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr\[0\] -fixed no 720 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[6\] -fixed no 606 190
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIBKL01\[15\] -fixed no 706 141
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled -fixed no 828 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[4\] -fixed no 697 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_9 -fixed no 782 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_7 -fixed no 727 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 802 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[3\] -fixed no 543 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_2\[2\] -fixed no 626 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2\[0\] -fixed no 741 186
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[10\] -fixed no 793 166
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2 -fixed no 449 108
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[9\] -fixed no 830 202
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[0\] -fixed no 540 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[3\] -fixed no 734 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[11\] -fixed no 828 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust -fixed no 719 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_RNO\[0\] -fixed no 559 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_209_i -fixed no 772 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_1 -fixed no 726 177
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[14\] -fixed no 770 139
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7 -fixed no 453 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg\[7\] -fixed no 721 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[6\] -fixed no 821 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_2\[1\] -fixed no 637 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg\[4\] -fixed no 719 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[8\] -fixed no 563 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg\[2\] -fixed no 710 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[8\] -fixed no 771 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[11\] -fixed no 624 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg\[7\] -fixed no 722 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\] -fixed no 554 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s -fixed no 703 178
set_location CommsFPGA_top_0/N_480_rs_0 -fixed no 743 184
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIAJL01\[14\] -fixed no 702 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[7\] -fixed no 569 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 560 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[10\] -fixed no 807 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[8\] -fixed no 825 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[10\] -fixed no 626 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[12\] -fixed no 810 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m5_4 -fixed no 811 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_2\[9\] -fixed no 751 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un1_read_reg_en_3 -fixed no 771 177
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[10\] -fixed no 694 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[3\] -fixed no 717 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[3\] -fixed no 751 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[4\] -fixed no 784 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_2 -fixed no 719 177
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[17\] -fixed no 852 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[7\] -fixed no 684 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1\[2\] -fixed no 740 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/PROCESSOR_EOP_READ_PROC.un53_apb3_addr_0_a2 -fixed no 756 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un4_we_i_8 -fixed no 768 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable -fixed no 711 169
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1 -fixed no 662 204
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[8\] -fixed no 572 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[6\] -fixed no 635 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[2\] -fixed no 613 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0\[4\] -fixed no 734 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[8\] -fixed no 833 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[5\] -fixed no 617 190
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[6\] -fixed no 618 190
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_4\[0\] -fixed no 778 138
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[3\] -fixed no 552 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_1 -fixed no 807 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI0L4J3 -fixed no 806 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg\[2\] -fixed no 725 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 552 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_58_1 -fixed no 604 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8\[7\] -fixed no 640 171
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc -fixed no 781 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_a2 -fixed no 738 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 575 181
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_4\[0\] -fixed no 789 147
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 789 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[3\] -fixed no 699 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\] -fixed no 813 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 839 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en -fixed no 738 181
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst -fixed no 761 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[3\] -fixed no 757 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[4\] -fixed no 544 186
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0\[1\] -fixed no 775 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\] -fixed no 815 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[0\] -fixed no 770 190
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1 -fixed no 663 192
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask -fixed no 714 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_62 -fixed no 704 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[8\] -fixed no 570 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_i_x2\[8\] -fixed no 753 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_d1_NE -fixed no 741 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample -fixed no 717 169
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1 -fixed no 666 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_5 -fixed no 710 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[2\] -fixed no 799 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_0\[5\] -fixed no 737 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 806 172
set_location CommsFPGA_top_0/TX_collision_detect_set -fixed no 741 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_3\[4\] -fixed no 632 174
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[8\] -fixed no 756 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[5\] -fixed no 732 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[3\] -fixed no 783 190
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[12\] -fixed no 780 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un9_start_tx_fifo_s -fixed no 703 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM.un1_rx_fifo_din_0_a2_5 -fixed no 745 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/underflow_r -fixed no 615 181
set_location CommsFPGA_top_0/RX_FIFO_UNDERRUN_set -fixed no 744 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[0\] -fixed no 761 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[12\] -fixed no 834 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_address_low4_reg_en_0_a2 -fixed no 732 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[1\] -fixed no 620 178
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[11\] -fixed no 861 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI71CJ\[1\] -fixed no 749 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[4\] -fixed no 544 181
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNI0CHM\[0\] -fixed no 771 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[5\] -fixed no 738 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[7\] -fixed no 607 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_3 -fixed no 718 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[8\] -fixed no 732 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[2\] -fixed no 769 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_0_a2_0\[0\] -fixed no 713 168
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[2\] -fixed no 855 201
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1 -fixed no 830 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_3\[6\] -fixed no 624 177
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[2\] -fixed no 860 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[5\] -fixed no 754 166
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[14\] -fixed no 853 201
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[6\] -fixed no 546 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[10\] -fixed no 543 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un10_tx_byte_cntr_0_a2_5 -fixed no 602 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d\[1\] -fixed no 708 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0\[2\] -fixed no 739 162
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0\[0\] -fixed no 689 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_d1_NE_1 -fixed no 740 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt -fixed no 736 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[6\] -fixed no 727 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[2\] -fixed no 725 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[1\] -fixed no 753 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_7\[2\] -fixed no 728 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0 -fixed no 651 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1\[1\] -fixed no 765 183
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 785 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_bm\[1\] -fixed no 745 183
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNI59RR\[1\] -fixed no 687 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.iTX_FIFO_rd_en_5_iv -fixed no 619 174
set_location CommsFPGA_CCC_0/GL1_INST -fixed no 439 108
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0_x_RNIH9T41 -fixed no 801 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2 -fixed no 708 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[10\] -fixed no 574 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[3\] -fixed no 734 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int -fixed no 747 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare\[1\] -fixed no 722 169
set_location CommsFPGA_top_0/N_386_i_rs -fixed no 769 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_RNO -fixed no 696 165
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[9\] -fixed no 792 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[0\] -fixed no 611 190
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[5\] -fixed no 605 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[0\] -fixed no 746 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[9\] -fixed no 609 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[6\] -fixed no 635 178
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNIRLFV\[8\] -fixed no 747 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed no 700 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un26_tx_byte_cntr_a_4_cry_5_RNI96F55 -fixed no 622 168
set_location CommsFPGA_top_0/TX_FIFO_UNDERRUN_set -fixed no 773 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync_RNIOGPQ\[2\] -fixed no 779 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO\[3\] -fixed no 715 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\] -fixed no 810 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[7\] -fixed no 769 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect -fixed no 741 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_4 -fixed no 723 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_2\[2\] -fixed no 735 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[5\] -fixed no 822 172
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[11\] -fixed no 767 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[7\] -fixed no 801 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[10\] -fixed no 611 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_iRX_EarlyTerm_1_sqmuxa_1_0_0 -fixed no 740 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[0\] -fixed no 562 181
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[10\] -fixed no 829 202
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable -fixed no 837 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[5\] -fixed no 615 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg_en -fixed no 741 175
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr -fixed no 798 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_1_i -fixed no 734 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[0\] -fixed no 696 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[1\] -fixed no 704 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed no 834 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_0\[7\] -fixed no 643 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[3\] -fixed no 614 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_1\[7\] -fixed no 764 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_ss0_0_o5 -fixed no 623 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[5\] -fixed no 575 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un4_re_i_7 -fixed no 746 189
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[3\] -fixed no 783 178
set_location CommsFPGA_top_0/ID_RES_DECODE_PROC.un4_id_res -fixed no 886 105
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed no 707 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[5\] -fixed no 774 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg\[7\] -fixed no 717 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r -fixed no 750 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.PostAmble_cntr_9_i\[1\] -fixed no 699 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[12\] -fixed no 809 175
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[7\] -fixed no 612 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[11\] -fixed no 837 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un29_apb3_addr_0_a2 -fixed no 734 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM.clk1x_enable_6_0_0 -fixed no 711 168
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[3\] -fixed no 771 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[5\] -fixed no 696 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed no 675 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[0\] -fixed no 727 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[8\] -fixed no 753 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_1\[5\] -fixed no 740 180
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed no 703 141
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[7\] -fixed no 848 201
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[6\] -fixed no 833 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_Enable -fixed no 704 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_0_a2_RNO\[7\] -fixed no 788 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m36 -fixed no 615 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1 -fixed no 787 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[0\] -fixed no 557 181
set_location CommsFPGA_top_0/ClkDivider_RNO\[1\] -fixed no 771 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[7\] -fixed no 634 177
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1 -fixed no 663 204
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_2\[7\] -fixed no 769 189
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed no 772 138
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[2\] -fixed no 572 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[3\] -fixed no 748 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[7\] -fixed no 761 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[15\] -fixed no 752 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_35 -fixed no 702 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[11\] -fixed no 831 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_199_i_i_o2 -fixed no 722 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 535 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en_RNI2NKJ1 -fixed no 725 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3DOS1\[9\] -fixed no 738 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en_RNIG0JS -fixed no 756 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[2\] -fixed no 750 166
set_location CommsFPGA_top_0/ClkDivider\[0\] -fixed no 777 187
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0\[0\] -fixed no 773 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 830 174
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI7QPM\[15\] -fixed no 791 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[4\] -fixed no 568 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[10\] -fixed no 755 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_RNO\[4\] -fixed no 709 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[11\] -fixed no 831 172
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out -fixed no 775 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg\[2\] -fixed no 711 175
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[1\] -fixed no 813 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line -fixed no 714 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[1\] -fixed no 775 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_3\[3\] -fixed no 628 174
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed no 701 141
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 664 204
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un4_re_i_0 -fixed no 747 189
set_location m2s010_som_sb_0/SPI_1_DI_MX -fixed no 881 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa_rs -fixed no 754 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13\[3\] -fixed no 748 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_7\[3\] -fixed no 748 180
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1 -fixed no 780 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[3\] -fixed no 713 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[3\] -fixed no 819 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[0\] -fixed no 817 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i\[7\] -fixed no 755 177
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[0\] -fixed no 789 148
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m4_e -fixed no 812 201
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[12\] -fixed no 812 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un40_sm_advance_i_2 -fixed no 714 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg\[0\] -fixed no 710 184
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed no 706 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[0\] -fixed no 712 163
set_location CommsFPGA_top_0/N_480_rs_1 -fixed no 781 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[3\] -fixed no 545 187
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[3\] -fixed no 537 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[4\] -fixed no 618 175
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[8\] -fixed no 608 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[4\] -fixed no 634 175
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_29 -fixed no 794 201
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 533 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_1\[3\] -fixed no 754 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[3\] -fixed no 740 171
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[5\] -fixed no 843 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8\[1\] -fixed no 625 171
set_location CommsFPGA_top_0/BIT_CLK -fixed no 653 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[1\] -fixed no 602 169
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[10\] -fixed no 766 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_0_a2_0_a2 -fixed no 770 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed no 812 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1_RNIKPES -fixed no 727 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0\[4\] -fixed no 724 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[10\] -fixed no 756 169
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT -fixed no 437 108
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[14\] -fixed no 874 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en -fixed no 735 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_4\[3\] -fixed no 734 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 815 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[0\] -fixed no 612 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare\[2\] -fixed no 722 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[7\] -fixed no 799 175
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[2\] -fixed no 770 148
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[5\] -fixed no 834 168
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2 -fixed no 820 202
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 810 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0\[9\] -fixed no 721 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[9\] -fixed no 573 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[9\] -fixed no 803 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un10_tx_byte_cntr_0_a5 -fixed no 601 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.un1_we_p -fixed no 743 180
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[1\] -fixed no 565 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[3\] -fixed no 724 160
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[7\] -fixed no 875 199
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_3 -fixed no 713 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_PreAmble_cntr_1_i_0_a5_0\[1\] -fixed no 738 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m53_i_0_a2_0 -fixed no 600 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_0 -fixed no 717 177
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 785 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[4\] -fixed no 623 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_6 -fixed no 719 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNIV7T01 -fixed no 769 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[10\] -fixed no 543 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_2\[12\] -fixed no 752 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[6\] -fixed no 750 171
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[7\] -fixed no 842 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[8\] -fixed no 613 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.PostAmble_cntr_9_i_a5\[0\] -fixed no 700 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[11\] -fixed no 808 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 806 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg\[3\] -fixed no 725 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[2\] -fixed no 706 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[0\] -fixed no 719 169
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un3_debounce_in -fixed no 755 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg\[5\] -fixed no 726 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un10_read_reg_en_0_a2 -fixed no 755 174
set_location CommsFPGA_top_0/RX_FIFO_OVERFLOW_set -fixed no 755 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en_RNIUB1P2 -fixed no 733 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_0_a2\[5\] -fixed no 774 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[11\] -fixed no 612 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[0\] -fixed no 612 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_2\[5\] -fixed no 631 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare\[3\] -fixed no 723 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed no 564 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[2\] -fixed no 816 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr\[1\] -fixed no 729 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[6\] -fixed no 623 177
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[3\] -fixed no 863 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg_en_RNILKOE1 -fixed no 720 180
set_location CommsFPGA_top_0/TX_FIFO_OVERFLOW_set -fixed no 764 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[9\] -fixed no 629 175
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed no 785 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[2\] -fixed no 815 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[2\] -fixed no 698 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m5_5 -fixed no 831 177
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[6\] -fixed no 839 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed no 555 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC.un5_packet_avail_0_a2 -fixed no 723 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_3\[2\] -fixed no 725 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_i_x2\[8\] -fixed no 627 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[3\] -fixed no 552 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[7\] -fixed no 776 175
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[4\] -fixed no 839 202
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[8\] -fixed no 548 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[1\] -fixed no 728 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[6\] -fixed no 574 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1 -fixed no 618 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 531 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_36 -fixed no 698 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 552 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[4\] -fixed no 723 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition -fixed no 716 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[7\] -fixed no 745 169
set_location CommsFPGA_top_0/ClkDivider_RNO\[2\] -fixed no 776 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[0\] -fixed no 714 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 559 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[4\] -fixed no 749 171
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base -fixed no 838 169
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[5\] -fixed no 868 199
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[4\] -fixed no 559 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 795 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un1_apb3_addr_0 -fixed no 781 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[4\] -fixed no 725 160
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in -fixed no 748 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13\[5\] -fixed no 754 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un41_apb3_addr_0_a2_0 -fixed no 788 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_UNDERRUN_INTR.un13_int_reg_clr_0_a2 -fixed no 754 180
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[15\] -fixed no 866 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision -fixed no 719 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[6\] -fixed no 561 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO\[0\] -fixed no 720 162
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed no 777 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[13\] -fixed no 835 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare\[7\] -fixed no 729 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m59_i_o2 -fixed no 703 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[10\] -fixed no 610 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[5\] -fixed no 750 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC.un15_rst -fixed no 728 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un4_re_i_9 -fixed no 745 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/NRZ_DATA_PROC.iNRZ_data_1_0_x2 -fixed no 718 168
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0 -fixed no 809 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_0 -fixed no 756 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all -fixed no 712 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 552 180
set_location CommsFPGA_top_0/SAMPLE_5MHZ_EN_PROC.byte_clk_en_1 -fixed no 770 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[1\] -fixed no 760 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[9\] -fixed no 803 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[6\] -fixed no 756 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[1\] -fixed no 698 169
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[2\] -fixed no 864 199
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int -fixed no 752 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI4O78_0 -fixed no 749 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed no 698 172
set_location m2s010_som_sb_0/CORERESETP_0/next_count_ddr_enable_0_sqmuxa_0_a3 -fixed no 831 168
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[1\] -fixed no 769 148
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out -fixed no 707 142
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1 -fixed no 833 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[12\] -fixed no 832 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[4\] -fixed no 554 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg\[4\] -fixed no 711 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2\[5\] -fixed no 740 186
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNI1DHM\[1\] -fixed no 770 150
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[4\] -fixed no 873 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_0 -fixed no 722 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[2\] -fixed no 631 174
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIPP7Q\[8\] -fixed no 779 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8\[2\] -fixed no 632 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int -fixed no 748 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_1\[6\] -fixed no 638 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 539 184
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[12\] -fixed no 795 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[4\] -fixed no 623 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0\[4\] -fixed no 736 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[1\] -fixed no 685 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[1\] -fixed no 601 190
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[1\] -fixed no 795 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[10\] -fixed no 617 177
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 800 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/CoreAPB3_0_APBmslave0_PREADY_i_m_i -fixed no 812 153
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0\[1\] -fixed no 690 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[15\] -fixed no 699 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[9\] -fixed no 777 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_address_high1_reg_en_0_a2_0_a2 -fixed no 736 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un10_clk1x_enable -fixed no 716 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13\[4\] -fixed no 747 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un26_tx_byte_cntr_a_4_cry_7_RNI4K5R -fixed no 614 168
set_location m2s010_som_sb_0/CORERESETP_0/un8_ddr_settled_clk_base -fixed no 830 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_1 -fixed no 727 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[6\] -fixed no 777 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[6\] -fixed no 763 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg\[4\] -fixed no 718 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[6\] -fixed no 748 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8\[6\] -fixed no 645 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[1\] -fixed no 781 190
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[5\] -fixed no 788 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[4\] -fixed no 622 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1\[1\] -fixed no 743 166
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1 -fixed no 829 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_m2\[0\] -fixed no 752 180
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[0\] -fixed no 528 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare\[5\] -fixed no 730 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[11\] -fixed no 540 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[6\] -fixed no 746 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM.clk1x_enable_6_0_0_1 -fixed no 714 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[7\] -fixed no 744 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en_RNIFRQC2 -fixed no 731 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/overflow_r -fixed no 785 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[3\] -fixed no 715 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m51_i_0_a5_0 -fixed no 616 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_1\[1\] -fixed no 627 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_m2_0 -fixed no 652 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_2\[8\] -fixed no 749 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en -fixed no 723 163
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[5\] -fixed no 829 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error_0_sqmuxa_0_213_a2 -fixed no 743 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIJUDM\[7\] -fixed no 782 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[6\] -fixed no 768 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble -fixed no 700 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.iTX_FIFO_rd_en_5_iv_1_0_0_a5 -fixed no 617 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[10\] -fixed no 790 178
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[5\] -fixed no 569 187
set_location CommsFPGA_top_0/bd_reset -fixed no 803 177
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1 -fixed no 667 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[11\] -fixed no 575 187
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_1\[16\] -fixed no 825 201
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[1\] -fixed no 826 201
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed no 774 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[12\] -fixed no 766 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[10\] -fixed no 826 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x_set -fixed no 788 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[3\] -fixed no 622 178
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[12\] -fixed no 768 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1\[1\] -fixed no 756 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg\[1\] -fixed no 709 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1.SUM_0_o2\[1\] -fixed no 713 165
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1 -fixed no 831 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[3\] -fixed no 794 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2\[15\] -fixed no 752 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_2\[12\] -fixed no 772 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m15_e_6 -fixed no 687 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s -fixed no 706 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0_a2_0_2\[3\] -fixed no 751 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt -fixed no 703 175
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[3\] -fixed no 786 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[4\] -fixed no 554 183
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[10\] -fixed no 567 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[13\] -fixed no 838 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg\[6\] -fixed no 724 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[2\] -fixed no 782 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m16_i_0_a5_0 -fixed no 706 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[8\] -fixed no 568 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT -fixed no 651 175
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed no 565 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIKRPL2\[12\] -fixed no 804 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[2\] -fixed no 755 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_0\[7\] -fixed no 747 177
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[2\] -fixed no 857 202
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/full_r -fixed no 561 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_OVERFLOW_INTR.un25_int_reg_clr -fixed no 760 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_59 -fixed no 618 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[9\] -fixed no 616 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[1\] -fixed no 728 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[4\] -fixed no 727 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[9\] -fixed no 564 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[8\] -fixed no 798 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[3\] -fixed no 767 169
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_0_0 -fixed no 808 201
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 801 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg\[2\] -fixed no 723 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_7 -fixed no 563 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR.un15_apb3_reset_rs -fixed no 762 178
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[10\] -fixed no 829 201
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[4\] -fixed no 544 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[6\] -fixed no 756 163
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[6\] -fixed no 869 202
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[11\] -fixed no 779 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[6\] -fixed no 775 175
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2_i -fixed no 792 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[7\] -fixed no 689 178
set_location m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa -fixed no 835 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO\[5\] -fixed no 732 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[12\] -fixed no 838 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_1\[0\] -fixed no 764 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_1\[7\] -fixed no 647 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_2\[9\] -fixed no 774 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[1\] -fixed no 770 175
set_location m2s010_som_sb_0/FABOSC_0/I_XTLOSC -fixed no 28 194
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[2\] -fixed no 550 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[12\] -fixed no 807 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[8\] -fixed no 620 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8\[5\] -fixed no 642 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[9\] -fixed no 542 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[6\] -fixed no 823 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1\[7\] -fixed no 737 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[2\] -fixed no 603 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[13\] -fixed no 758 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[8\] -fixed no 732 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 833 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r -fixed no 806 175
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNITHNK\[8\] -fixed no 686 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en -fixed no 734 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[3\] -fixed no 759 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un25_read_reg_en_0_1 -fixed no 735 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[2\] -fixed no 733 178
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[1\] -fixed no 795 202
set_location CommsFPGA_top_0/rx_packet_complt_set -fixed no 757 178
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[14\] -fixed no 782 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_OVERFLOW_INTR.un17_int_reg_clr -fixed no 763 183
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[3\] -fixed no 567 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_a2_3_0\[0\] -fixed no 766 180
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[7\] -fixed no 560 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[1\] -fixed no 771 184
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un3_debounce_in -fixed no 709 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg\[1\] -fixed no 718 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[11\] -fixed no 791 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[5\] -fixed no 774 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_1\[5\] -fixed no 753 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_Enable_RNO -fixed no 704 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 813 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[1\] -fixed no 722 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed no 612 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[6\] -fixed no 736 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNO -fixed no 761 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[4\] -fixed no 736 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[0\] -fixed no 551 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[6\] -fixed no 729 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[4\] -fixed no 804 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX\[3\] -fixed no 724 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[0\] -fixed no 721 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_1_1\[6\] -fixed no 765 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READ_FIFO_ENABLE_PROC.un45_apb3_addr_0_a2_0_a2 -fixed no 746 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m15_e_7 -fixed no 686 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_56 -fixed no 688 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q_0_sqmuxa -fixed no 623 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_3\[3\] -fixed no 727 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en -fixed no 740 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr\[0\] -fixed no 721 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[6\] -fixed no 570 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s -fixed no 715 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg\[3\] -fixed no 722 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[0\] -fixed no 721 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[6\] -fixed no 830 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 800 172
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_1\[1\] -fixed no 811 201
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[15\] -fixed no 771 139
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[4\] -fixed no 839 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg\[1\] -fixed no 717 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[7\] -fixed no 546 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un10_tx_byte_cntr_0_a2_6_1 -fixed no 613 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg\[7\] -fixed no 714 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO\[1\] -fixed no 729 162
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_0_sqmuxa_a0 -fixed no 806 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg\[3\] -fixed no 722 187
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[1\] -fixed no 541 184
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[12\] -fixed no 796 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s_0 -fixed no 715 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_1\[4\] -fixed no 636 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[9\] -fixed no 829 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC.un1_RX_packet_depthlto7_3 -fixed no 777 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[1\] -fixed no 751 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[7\] -fixed no 768 190
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[1\] -fixed no 867 199
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR.un33_int_reg_clr -fixed no 732 183
set_location CommsFPGA_top_0/ClkDivider\[2\] -fixed no 776 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm -fixed no 705 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\] -fixed no 553 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1\[4\] -fixed no 736 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_sn_m4_0_a2_0_a2 -fixed no 732 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[10\] -fixed no 826 175
set_location CommsFPGA_top_0/long_reset_cntr\[6\] -fixed no 778 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m34 -fixed no 614 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT_RNI19ND -fixed no 879 21
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un1_we_p_0_a2 -fixed no 785 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP -fixed no 756 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en -fixed no 741 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int_RNICNQK -fixed no 744 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_3 -fixed no 796 171
set_location CommsFPGA_top_0/long_reset_cntr_3\[5\] -fixed no 779 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d\[0\] -fixed no 711 166
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[8\] -fixed no 692 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[6\] -fixed no 747 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[0\] -fixed no 689 172
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1 -fixed no 667 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[0\] -fixed no 748 187
set_location CommsFPGA_top_0/RX_FIFO_RST -fixed no 723 175
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed no 684 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ_0 -fixed no 434 108
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d\[1\] -fixed no 647 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 795 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed no 674 169
set_location m2s010_som_sb_0/SYSRESET_POR -fixed no 876 8
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[5\] -fixed no 624 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed no 810 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[8\] -fixed no 613 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[2\] -fixed no 742 172
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9 -fixed no 448 108
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIQQ7Q\[9\] -fixed no 776 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[4\] -fixed no 749 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[0\] -fixed no 705 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en -fixed no 735 181
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIUINK\[9\] -fixed no 695 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_6 -fixed no 716 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[7\] -fixed no 787 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM.un1_rx_fifo_din_0_a2 -fixed no 744 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[9\] -fixed no 549 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed no 541 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_PostAmble -fixed no 701 175
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[0\] -fixed no 808 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[12\] -fixed no 633 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[0\] -fixed no 738 178
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[15\] -fixed no 840 202
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[5\] -fixed no 545 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 564 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[10\] -fixed no 797 171
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa -fixed no 814 201
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[0\] -fixed no 824 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI1NVE\[4\] -fixed no 870 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_ADVANCE_PROC.un2_packet_avail_0_a2 -fixed no 731 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[5\] -fixed no 541 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_60_1 -fixed no 609 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un40_sm_advance_i_1 -fixed no 726 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX\[4\] -fixed no 703 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[4\] -fixed no 796 178
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_RNO\[0\] -fixed no 540 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIITDM\[6\] -fixed no 787 183
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[3\] -fixed no 621 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwe_0_a2 -fixed no 770 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_1 -fixed no 800 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en_RNIB6N21 -fixed no 739 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_pulse -fixed no 780 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en_RNINGTG -fixed no 721 180
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed no 568 180
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[4\] -fixed no 544 187
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1 -fixed no 668 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE -fixed no 712 174
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNICMQR -fixed no 779 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[5\] -fixed no 760 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[5\] -fixed no 751 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[10\] -fixed no 567 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2 -fixed no 744 194
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4 -fixed no 816 194
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3 -fixed no 780 194
set_location m2s010_som_sb_0/CCC_0/CCC_INST -fixed no 0 194
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 -fixed no 588 194
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0 -fixed no 708 194
set_location CommsFPGA_CCC_0/CCC_INST -fixed no 18 194
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1 -fixed no 672 194
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST -fixed no 780 206
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271 -fixed no 768 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r_s_270 -fixed no 600 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\] -fixed no 696 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21\[9\] -fixed no 720 159
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rdiff_bus_cry_0 -fixed no 555 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2\[7\] -fixed no 690 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux\[4\] -fixed no 708 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\] -fixed no 672 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux\[7\] -fixed no 720 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0 -fixed no 756 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux\[4\] -fixed no 756 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un58_sm_advance_i_0_I_1 -fixed no 744 159
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un26_tx_byte_cntr_a_4_cry_0 -fixed no 612 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_s_268 -fixed no 564 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux\[0\] -fixed no 714 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/un1_memwaddr_r_s_1_276 -fixed no 780 189
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_cry_cy\[0\] -fixed no 816 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_s_266 -fixed no 780 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un1_sampler_clk1x_en_0_I_1 -fixed no 762 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/un1_memraddr_r_s_1_275 -fixed no 720 189
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_s_267 -fixed no 540 183
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wdiff_bus_cry_0 -fixed no 540 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux\[6\] -fixed no 723 186
set_location CommsFPGA_top_0/un4_long_reset_cntr_s_1_277 -fixed no 768 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un67_sm_advance_i_cry_0 -fixed no 741 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux\[7\] -fixed no 708 177
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274 -fixed no 684 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rdiff_bus_cry_0 -fixed no 792 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux\[0\] -fixed no 711 177
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272 -fixed no 768 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux\[1\] -fixed no 708 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux\[5\] -fixed no 720 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux\[6\] -fixed no 720 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0 -fixed no 756 159
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273 -fixed no 756 138
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r_s_269 -fixed no 612 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux\[1\] -fixed no 708 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux\[5\] -fixed no 723 177
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265 -fixed no 783 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU\[0\] -fixed no 615 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux\[4\] -fixed no 711 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy\[0\] -fixed no 600 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wdiff_bus_cry_0 -fixed no 816 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux\[1\] -fixed no 759 183
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 665 189
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 664 183
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 665 180
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 666 177
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 667 174
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 667 171
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 666 168
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 665 165
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 665 162
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 663 159
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB0 -fixed no 664 189
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1 -fixed no 664 186
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB10 -fixed no 663 147
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB11 -fixed no 663 141
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB12 -fixed no 663 138
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB2 -fixed no 663 183
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB3 -fixed no 664 180
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB4 -fixed no 665 177
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5 -fixed no 666 174
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB6 -fixed no 665 171
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB7 -fixed no 665 168
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB8 -fixed no 664 162
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB9 -fixed no 663 153
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB0 -fixed no 663 186
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB1 -fixed no 663 180
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB2 -fixed no 664 177
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB3 -fixed no 665 174
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB4 -fixed no 664 171
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1_RGB0 -fixed no 665 186
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1_RGB1 -fixed no 665 183
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1_RGB2 -fixed no 666 180
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1_RGB3 -fixed no 667 177
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1_RGB0 -fixed no 667 183
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1_RGB1 -fixed no 668 180
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1_RGB2 -fixed no 669 177
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1_RGB3 -fixed no 669 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0\[1\]/U0_RGB1_RGB0 -fixed no 664 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0\[1\]/U0_RGB1_RGB1 -fixed no 664 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0\[1\]/U0_RGB1_RGB2 -fixed no 663 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ_0/U0_RGB1_RGB0 -fixed no 664 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB0 -fixed no 662 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB1 -fixed no 662 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB10 -fixed no 662 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB11 -fixed no 662 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB12 -fixed no 662 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB13 -fixed no 662 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB2 -fixed no 662 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB3 -fixed no 662 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB4 -fixed no 662 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB5 -fixed no 662 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB6 -fixed no 663 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB7 -fixed no 663 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB8 -fixed no 662 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB9 -fixed no 662 159
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 664 201
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 664 192
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10 -fixed no 666 165
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11 -fixed no 662 144
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 667 189
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 666 186
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 666 183
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 667 180
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 668 177
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 668 174
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 668 171
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 667 168
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_RGB1_RGB0 -fixed no 662 165
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0 -fixed no 663 144
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB0 -fixed no 662 201
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB1 -fixed no 662 198
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1_RGB0 -fixed no 663 201
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1_RGB1 -fixed no 663 198
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed no 792 176
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1 -fixed no 804 176
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0 -fixed no 780 179
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1 -fixed no 792 179
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0 -fixed no 720 191
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1 -fixed no 732 191
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0 -fixed no 780 191
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1 -fixed no 792 191
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed no 816 179
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1 -fixed no 828 179
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy\[0\]_CC_0 -fixed no 816 173
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy\[0\]_CC_1 -fixed no 828 173
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0 -fixed no 600 191
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0 -fixed no 612 191
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed no 555 185
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1 -fixed no 564 185
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0 -fixed no 564 188
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed no 540 182
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0 -fixed no 540 185
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_0 -fixed no 672 170
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0 -fixed no 762 173
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_1 -fixed no 768 173
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0 -fixed no 744 161
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0 -fixed no 741 164
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1 -fixed no 744 164
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21\[9\]_CC_0 -fixed no 720 161
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21\[9\]_CC_1 -fixed no 732 161
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0 -fixed no 756 161
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0 -fixed no 756 164
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy\[0\]_CC_0 -fixed no 600 170
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy\[0\]_CC_1 -fixed no 612 170
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_0 -fixed no 696 173
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU\[0\]_CC_0 -fixed no 615 170
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0 -fixed no 612 173
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2\[7\]_CC_0 -fixed no 690 179
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2\[7\]_CC_1 -fixed no 696 179
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux\[1\]_CC_0 -fixed no 708 185
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux\[4\]_CC_0 -fixed no 711 185
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux\[6\]_CC_0 -fixed no 723 188
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux\[0\]_CC_0 -fixed no 714 185
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux\[5\]_CC_0 -fixed no 720 188
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux\[7\]_CC_0 -fixed no 720 185
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux\[1\]_CC_0 -fixed no 708 176
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux\[4\]_CC_0 -fixed no 708 182
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux\[6\]_CC_0 -fixed no 720 179
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux\[0\]_CC_0 -fixed no 711 179
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux\[5\]_CC_0 -fixed no 723 179
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux\[7\]_CC_0 -fixed no 708 179
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux\[1\]_CC_0 -fixed no 759 185
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux\[4\]_CC_0 -fixed no 756 185
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0 -fixed no 768 176
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0 -fixed no 768 149
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1 -fixed no 780 149
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0 -fixed no 756 140
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1 -fixed no 768 140
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0 -fixed no 684 143
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1 -fixed no 696 143
set_location CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0 -fixed no 768 185
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0 -fixed no 783 167
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1 -fixed no 792 167
set_location mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST -fixed no 695 171
set_location mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST0 -fixed no 694 171
set_location mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST1 -fixed no 693 171
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\]_CFG1D_TEST -fixed no 551 189
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\]_CFG1D_TEST0 -fixed no 550 189
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\]_CFG1C_TEST -fixed no 565 180
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\]_CFG1B_TEST -fixed no 569 180
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\]_CFG1C_TEST -fixed no 534 183
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\]_CFG1C_TEST0 -fixed no 535 183
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\]_CFG1C_TEST1 -fixed no 536 183
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\]_CFG1D_TEST -fixed no 549 189
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\]_CFG1A_TEST -fixed no 548 189
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\]_CFG1C_TEST -fixed no 530 183
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\]_CFG1C_TEST0 -fixed no 537 183
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\]_CFG1C_TEST1 -fixed no 538 183
set_location mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s_CFG1D_TEST -fixed no 695 174
set_location mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s_CFG1A_TEST -fixed no 694 174
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[11\]_CFG1C_TEST -fixed no 570 180
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[11\]_CFG1A_TEST -fixed no 572 180
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\]_CFG1C_TEST -fixed no 553 189
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\]_CFG1C_TEST0 -fixed no 554 189
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\]_CFG1D_TEST -fixed no 555 189
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\]_CFG1D_TEST -fixed no 547 189
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\]_CFG1A_TEST -fixed no 546 189
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\]_CFG1C_TEST -fixed no 552 189
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\]_CFG1D_TEST -fixed no 556 189
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\]_CFG1C_TEST0 -fixed no 557 189
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\]_CFG1D_TEST -fixed no 576 186
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\]_CFG1C_TEST -fixed no 577 186
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\]_CFG1D_TEST -fixed no 527 180
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\]_CFG1A_TEST -fixed no 526 180
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\]_CFG1D_TEST -fixed no 525 180
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[6\]_CFG1B_TEST -fixed no 610 174
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[7\]_CFG1D_TEST -fixed no 611 177
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[3\]_CFG1B_TEST -fixed no 610 177
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[2\]_CFG1C_TEST -fixed no 609 177
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[0\]_CFG1A_TEST -fixed no 607 174
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[4\]_CFG1A_TEST -fixed no 608 177
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[5\]_CFG1A_TEST -fixed no 607 177
set_location mdr_mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\]_CFG1A_TEST_CFG1D_TEST -fixed no 545 189
set_location mdr_mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\]_CFG1A_TEST_CFG1D_TEST -fixed no 544 189
set_location mdr_mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\]_CFG1A_TEST_CFG1A_TEST -fixed no 543 189
set_location mdr_mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s_CFG1A_TEST_CFG1D_TEST -fixed no 693 174
set_location mdr_mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s_CFG1A_TEST_CFG1A_TEST -fixed no 692 174
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[1\]_CFG1A_TEST -fixed no 606 177
