ISim log file
Running: /home/student/Desktop/CN2/lab3/lab03_skel/unitTestCpu_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/student/Desktop/CN2/lab3/lab03_skel/unitTestCpu_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "/home/student/Desktop/CN2/lab3/lab03_skel/cpu.v" Line 25.  For instance uut/reg_file/, width 16 of formal port debug_register_Y is not equal to width 7 of actual signal debug_register_Y.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "/home/student/Desktop/CN2/lab3/lab03_skel/cpu.v" Line 25.  For instance uut/reg_file/, width 16 of formal port debug_register_Y is not equal to width 7 of actual signal debug_register_Y.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "/home/student/Desktop/CN2/lab3/lab03_skel/cpu.v" Line 25.  For instance uut/reg_file/, width 16 of formal port debug_register_Y is not equal to width 7 of actual signal debug_register_Y.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "/home/student/Desktop/CN2/lab3/lab03_skel/cpu.v" Line 25.  For instance uut/reg_file/, width 16 of formal port debug_register_Y is not equal to width 7 of actual signal debug_register_Y.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# exit 0
