# HyperQB

## Verilog

While preparing the artifact on the Verilog case studies we discovered that using the `-c` option even on sat results results in much better solver performance for Z3.