# Entity: sysrst_ctrl_timerfsm

- **File**: sysrst_ctrl_timerfsm.sv
## Diagram

![Diagram](sysrst_ctrl_timerfsm.svg "Diagram")
## Description

Copyright lowRISC contributors.
 Licensed under the Apache License, Version 2.0, see LICENSE for details.
 SPDX-License-Identifier: Apache-2.0
 Description sysrst_ctrl timer-based FSM module
 
## Generics

| Generic name | Type         | Value | Description |
| ------------ | ------------ | ----- | ----------- |
| TIMERBIT     | int unsigned | 16    |             |
## Ports

| Port name          | Direction | Type           | Description |
| ------------------ | --------- | -------------- | ----------- |
| clk_aon_i          | input     |                |             |
| rst_aon_ni         | input     |                |             |
| trigger_i          | input     |                |             |
| cfg_timer_i        | input     | [TIMERBIT-1:0] |             |
| cfg_l2h_en_i       | input     |                |             |
| cfg_h2l_en_i       | input     |                |             |
| timer_l2h_cond_met | output    |                |             |
| timer_h2l_cond_met | output    |                |             |
## Signals

| Name          | Type                 | Description |
| ------------- | -------------------- | ----------- |
| trigger_q     | logic                |             |
| trigger_h2l   | logic                |             |
| trigger_l2h   | logic                |             |
| trigger_h2h   | logic                |             |
| trigger_l2l   | logic                |             |
| timer_cnt_d   | logic [TIMERBIT-1:0] |             |
| timer_cnt_q   | logic [TIMERBIT-1:0] |             |
| timer_cnt_clr | logic                |             |
| timer_cnt_en  | logic                |             |
| timer_state_q | timer_state_e        |             |
| timer_state_d | timer_state_e        |             |
## Types

| Name          | Type                                                                                                                                                                                                                                                                                                                                                                                                                                                         | Description |
| ------------- | ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ | ----------- |
| timer_state_e | enum logic [2:0] {<br><span style="padding-left:20px">                             IDLE = 3'h0,<br><span style="padding-left:20px">                             WAITL2H = 3'h1,<br><span style="padding-left:20px">                             WAITH2L = 3'h2,<br><span style="padding-left:20px">                             DONEL2H = 3'h3,<br><span style="padding-left:20px">                             DONEH2L = 3'h4                             } |             |
## Processes
- i_trigger_reg: ( @(posedge clk_aon_i or negedge rst_aon_ni) )
- i_timer_state_reg: ( @(posedge clk_aon_i or negedge rst_aon_ni) )
- i_timer_cnt_reg: ( @(posedge clk_aon_i or negedge rst_aon_ni) )
- timer_fsm: (  )
