{"sha": "c86a3039683a8d2bb1006c1a0277678de3786ceb", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Yzg2YTMwMzk2ODNhOGQyYmIxMDA2YzFhMDI3NzY3OGRlMzc4NmNlYg==", "commit": {"author": {"name": "Jonathan Wright", "email": "jonathan.wright@arm.com", "date": "2021-06-14T12:16:35Z"}, "committer": {"name": "Jonathan Wright", "email": "jonathan.wright@arm.com", "date": "2021-06-16T13:22:08Z"}, "message": "aarch64: Model zero-high-half semantics of SQXTUN instruction in RTL\n\nSplit the aarch64_sqmovun<mode> pattern into separate scalar and\nvector variants. Further split the vector pattern into big/little\nendian variants that model the zero-high-half semantics of the\nunderlying instruction. Modeling these semantics allows for better\nRTL combinations while also removing some register allocation issues\nas the compiler now knows that the operation is totally destructive.\n\nAdd new tests to narrow_zero_high_half.c to verify the benefit of\nthis change.\n\ngcc/ChangeLog:\n\n2021-06-14  Jonathan Wright  <jonathan.wright@arm.com>\n\n\t* config/aarch64/aarch64-simd-builtins.def: Split generator\n\tfor aarch64_sqmovun builtins into scalar and vector variants.\n\t* config/aarch64/aarch64-simd.md (aarch64_sqmovun<mode>):\n\tSplit into scalar and vector variants. Change vector variant\n\tto an expander that emits the correct instruction depending\n\ton endianness.\n\t(aarch64_sqmovun<mode>_insn_le): Define.\n\t(aarch64_sqmovun<mode>_insn_be): Define.\n\ngcc/testsuite/ChangeLog:\n\n\t* gcc.target/aarch64/narrow_zero_high_half.c: Add new tests.", "tree": {"sha": "d13b0ffb47513e9680d11ecf13fbcace8cc1f25f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d13b0ffb47513e9680d11ecf13fbcace8cc1f25f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/c86a3039683a8d2bb1006c1a0277678de3786ceb", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c86a3039683a8d2bb1006c1a0277678de3786ceb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c86a3039683a8d2bb1006c1a0277678de3786ceb", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c86a3039683a8d2bb1006c1a0277678de3786ceb/comments", "author": {"login": "jwright-arm", "id": 31624044, "node_id": "MDQ6VXNlcjMxNjI0MDQ0", "avatar_url": "https://avatars.githubusercontent.com/u/31624044?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jwright-arm", "html_url": "https://github.com/jwright-arm", "followers_url": "https://api.github.com/users/jwright-arm/followers", "following_url": "https://api.github.com/users/jwright-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jwright-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jwright-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jwright-arm/subscriptions", "organizations_url": "https://api.github.com/users/jwright-arm/orgs", "repos_url": "https://api.github.com/users/jwright-arm/repos", "events_url": "https://api.github.com/users/jwright-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jwright-arm/received_events", "type": "User", "site_admin": false}, "committer": {"login": "jwright-arm", "id": 31624044, "node_id": "MDQ6VXNlcjMxNjI0MDQ0", "avatar_url": "https://avatars.githubusercontent.com/u/31624044?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jwright-arm", "html_url": "https://github.com/jwright-arm", "followers_url": "https://api.github.com/users/jwright-arm/followers", "following_url": "https://api.github.com/users/jwright-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jwright-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jwright-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jwright-arm/subscriptions", "organizations_url": "https://api.github.com/users/jwright-arm/orgs", "repos_url": "https://api.github.com/users/jwright-arm/repos", "events_url": "https://api.github.com/users/jwright-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jwright-arm/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "d8a88cdae9c0c42ab7c5c65a5043c4f8bad349d2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d8a88cdae9c0c42ab7c5c65a5043c4f8bad349d2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d8a88cdae9c0c42ab7c5c65a5043c4f8bad349d2"}], "stats": {"total": 75, "additions": 63, "deletions": 12}, "files": [{"sha": "2adb4b127527794d19b2bbd4859f089d3da47763", "filename": "gcc/config/aarch64/aarch64-simd-builtins.def", "status": "modified", "additions": 3, "deletions": 1, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c86a3039683a8d2bb1006c1a0277678de3786ceb/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c86a3039683a8d2bb1006c1a0277678de3786ceb/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def?ref=c86a3039683a8d2bb1006c1a0277678de3786ceb", "patch": "@@ -263,7 +263,9 @@\n   BUILTIN_VQ_HSI (TERNOP, smlal_hi_n, 0, NONE)\n   BUILTIN_VQ_HSI (TERNOPU, umlal_hi_n, 0, NONE)\n \n-  BUILTIN_VSQN_HSDI (UNOPUS, sqmovun, 0, NONE)\n+  /* Implemented by aarch64_sqmovun<mode>.  */\n+  BUILTIN_VQN (UNOPUS, sqmovun, 0, NONE)\n+  BUILTIN_SD_HSDI (UNOPUS, sqmovun, 0, NONE)\n \n   /* Implemented by aarch64_sqxtun2<mode>.  */\n   BUILTIN_VQN (BINOP_UUS, sqxtun2, 0, NONE)"}, {"sha": "59779b851fbeecb17cd2cddbb0ed8770a22762b5", "filename": "gcc/config/aarch64/aarch64-simd.md", "status": "modified", "additions": 55, "deletions": 11, "changes": 66, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c86a3039683a8d2bb1006c1a0277678de3786ceb/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c86a3039683a8d2bb1006c1a0277678de3786ceb/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md?ref=c86a3039683a8d2bb1006c1a0277678de3786ceb", "patch": "@@ -4870,17 +4870,6 @@\n   [(set_attr \"type\" \"neon_qadd<q>\")]\n )\n \n-;; sqmovun\n-\n-(define_insn \"aarch64_sqmovun<mode>\"\n-  [(set (match_operand:<VNARROWQ> 0 \"register_operand\" \"=w\")\n-\t(unspec:<VNARROWQ> [(match_operand:VSQN_HSDI 1 \"register_operand\" \"w\")]\n-                            UNSPEC_SQXTUN))]\n-   \"TARGET_SIMD\"\n-   \"sqxtun\\\\t%<vn2>0<Vmntype>, %<v>1<Vmtype>\"\n-   [(set_attr \"type\" \"neon_sat_shift_imm_narrow_q\")]\n-)\n-\n ;; sqmovn and uqmovn\n \n (define_insn \"aarch64_<su>qmovn<mode>\"\n@@ -4931,6 +4920,61 @@\n   }\n )\n \n+;; sqmovun\n+\n+(define_insn \"aarch64_sqmovun<mode>\"\n+  [(set (match_operand:<VNARROWQ> 0 \"register_operand\" \"=w\")\n+\t(unspec:<VNARROWQ> [(match_operand:SD_HSDI 1 \"register_operand\" \"w\")]\n+\t\t\t   UNSPEC_SQXTUN))]\n+   \"TARGET_SIMD\"\n+   \"sqxtun\\\\t%<vn2>0<Vmntype>, %<v>1<Vmtype>\"\n+   [(set_attr \"type\" \"neon_sat_shift_imm_narrow_q\")]\n+)\n+\n+(define_insn \"aarch64_sqmovun<mode>_insn_le\"\n+  [(set (match_operand:<VNARROWQ2> 0 \"register_operand\" \"=w\")\n+\t(vec_concat:<VNARROWQ2>\n+\t  (unspec:<VNARROWQ> [(match_operand:VQN 1 \"register_operand\" \"w\")]\n+\t\t\t     UNSPEC_SQXTUN)\n+\t  (match_operand:<VNARROWQ> 2 \"aarch64_simd_or_scalar_imm_zero\")))]\n+  \"TARGET_SIMD && !BYTES_BIG_ENDIAN\"\n+  \"sqxtun\\\\t%<vn2>0<Vmntype>, %<v>1<Vmtype>\"\n+  [(set_attr \"type\" \"neon_sat_shift_imm_narrow_q\")]\n+)\n+\n+(define_insn \"aarch64_sqmovun<mode>_insn_be\"\n+  [(set (match_operand:<VNARROWQ2> 0 \"register_operand\" \"=w\")\n+\t(vec_concat:<VNARROWQ2>\n+\t  (match_operand:<VNARROWQ> 2 \"aarch64_simd_or_scalar_imm_zero\")\n+\t  (unspec:<VNARROWQ> [(match_operand:VQN 1 \"register_operand\" \"w\")]\n+\t\t\t     UNSPEC_SQXTUN)))]\n+  \"TARGET_SIMD && BYTES_BIG_ENDIAN\"\n+  \"sqxtun\\\\t%<vn2>0<Vmntype>, %<v>1<Vmtype>\"\n+  [(set_attr \"type\" \"neon_sat_shift_imm_narrow_q\")]\n+)\n+\n+(define_expand \"aarch64_sqmovun<mode>\"\n+  [(set (match_operand:<VNARROWQ> 0 \"register_operand\")\n+\t(unspec:<VNARROWQ> [(match_operand:VQN 1 \"register_operand\")]\n+\t\t\t   UNSPEC_SQXTUN))]\n+  \"TARGET_SIMD\"\n+  {\n+    rtx tmp = gen_reg_rtx (<VNARROWQ2>mode);\n+    if (BYTES_BIG_ENDIAN)\n+      emit_insn (gen_aarch64_sqmovun<mode>_insn_be (tmp, operands[1],\n+\t\t\t\tCONST0_RTX (<VNARROWQ>mode)));\n+    else\n+      emit_insn (gen_aarch64_sqmovun<mode>_insn_le (tmp, operands[1],\n+\t\t\t\tCONST0_RTX (<VNARROWQ>mode)));\n+\n+    /* The intrinsic expects a narrow result, so emit a subreg that will get\n+       optimized away as appropriate.  */\n+    emit_move_insn (operands[0], lowpart_subreg (<VNARROWQ>mode, tmp,\n+\t\t\t\t\t\t <VNARROWQ2>mode));\n+    DONE;\n+  }\n+)\n+\n (define_insn \"aarch64_sqxtun2<mode>_le\"\n   [(set (match_operand:<VNARROWQ2> 0 \"register_operand\" \"=w\")\n \t(vec_concat:<VNARROWQ2>"}, {"sha": "53e03d3594d4a55f0e316fe56332feff28855c7d", "filename": "gcc/testsuite/gcc.target/aarch64/narrow_zero_high_half.c", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c86a3039683a8d2bb1006c1a0277678de3786ceb/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fnarrow_zero_high_half.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c86a3039683a8d2bb1006c1a0277678de3786ceb/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fnarrow_zero_high_half.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fnarrow_zero_high_half.c?ref=c86a3039683a8d2bb1006c1a0277678de3786ceb", "patch": "@@ -63,6 +63,10 @@ TEST_UNARY (vmovn, uint8x16_t, uint16x8_t, u16, u8)\n TEST_UNARY (vmovn, uint16x8_t, uint32x4_t, u32, u16)\n TEST_UNARY (vmovn, uint32x4_t, uint64x2_t, u64, u32)\n \n+TEST_UNARY (vqmovun, uint8x16_t, int16x8_t, s16, u8)\n+TEST_UNARY (vqmovun, uint16x8_t, int32x4_t, s32, u16)\n+TEST_UNARY (vqmovun, uint32x4_t, int64x2_t, s64, u32)\n+\n /* { dg-final { scan-assembler-not \"dup\\\\t\" } } */\n \n /* { dg-final { scan-assembler-times \"\\\\tshrn\\\\tv\" 6} }  */\n@@ -74,3 +78,4 @@ TEST_UNARY (vmovn, uint32x4_t, uint64x2_t, u64, u32)\n /* { dg-final { scan-assembler-times \"\\\\tsqshrun\\\\tv\" 3} }  */\n /* { dg-final { scan-assembler-times \"\\\\tsqrshrun\\\\tv\" 3} }  */\n /* { dg-final { scan-assembler-times \"\\\\txtn\\\\tv\" 6} }  */\n+/* { dg-final { scan-assembler-times \"\\\\tsqxtun\\\\tv\" 3} }  */"}]}