0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.gen/sources_1/bd/top/hdl/top_wrapper.vhd,1747295814,vhdl,,,,top_wrapper,,,,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_UART_TX_CTRL_0_0/sim/top_UART_TX_CTRL_0_0.vhd,1747242423,vhdl,,,,top_uart_tx_ctrl_0_0,,,,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_blk_mem_gen_0_0/sim/top_blk_mem_gen_0_0.v,1747186551,verilog,,C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_blk_mem_gen_1_0/sim/top_blk_mem_gen_1_0.v,,top_blk_mem_gen_0_0,,,../../../../CS4.gen/sources_1/bd/top/ipshared/c2c6,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_blk_mem_gen_1_0/sim/top_blk_mem_gen_1_0.v,1747165744,verilog,,C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v,,top_blk_mem_gen_1_0,,,../../../../CS4.gen/sources_1/bd/top/ipshared/c2c6,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_blk_mem_gen_2_0/sim/top_blk_mem_gen_2_0.v,1747195284,verilog,,C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_xlconstant_1_0/sim/top_xlconstant_1_0.v,,top_blk_mem_gen_2_0,,,../../../../CS4.gen/sources_1/bd/top/ipshared/c2c6,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_bram_reader_0_1/sim/top_bram_reader_0_1.vhd,1747258501,vhdl,,,,top_bram_reader_0_1,,,,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.v,1747242422,verilog,,C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_blk_mem_gen_0_0/sim/top_blk_mem_gen_0_0.v,,top_clk_wiz_0_0,,,../../../../CS4.gen/sources_1/bd/top/ipshared/c2c6,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_clk_wiz.v,1747242422,verilog,,C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.v,,top_clk_wiz_0_0_clk_wiz,,,../../../../CS4.gen/sources_1/bd/top/ipshared/c2c6,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_ila_0_0/sim/top_ila_0_0.vhd,1747258500,vhdl,,,,top_ila_0_0,,,,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_image_threshold_0_0/sim/top_image_threshold_0_0.vhd,1747160852,vhdl,,,,top_image_threshold_0_0,,,,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_line_buffer_simple_0_0/sim/top_line_buffer_simple_0_0.vhd,1747258501,vhdl,,,,top_line_buffer_simple_0_0,,,,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_rst_clk_wiz_0_100M_0/sim/top_rst_clk_wiz_0_100M_0.vhd,1747242423,vhdl,,,,top_rst_clk_wiz_0_100m_0,,,,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_sobel_processor_0_0/sim/top_sobel_processor_0_0.vhd,1747178355,vhdl,,,,top_sobel_processor_0_0,,,,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_uart_bram_loader_0_1/sim/top_uart_bram_loader_0_1.vhd,1747205006,vhdl,,,,top_uart_bram_loader_0_1,,,,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v,1747157201,verilog,,C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_xlconstant_2_0/sim/top_xlconstant_2_0.v,,top_xlconstant_0_0,,,../../../../CS4.gen/sources_1/bd/top/ipshared/c2c6,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_xlconstant_1_0/sim/top_xlconstant_1_0.v,1747183365,verilog,,,,top_xlconstant_1_0,,,../../../../CS4.gen/sources_1/bd/top/ipshared/c2c6,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_xlconstant_2_0/sim/top_xlconstant_2_0.v,1747178356,verilog,,C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/ip/top_blk_mem_gen_2_0/sim/top_blk_mem_gen_2_0.v,,top_xlconstant_2_0,,,../../../../CS4.gen/sources_1/bd/top/ipshared/c2c6,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.ip_user_files/bd/top/sim/top.vhd,1747258906,vhdl,,,,top,,,,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.srcs/sim_1/new/tb_top_wrapper.vhd,1747162266,vhdl,,,,tb_top_wrapper,,,,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.srcs/sources_1/new/UART_TX_CTRL.vhd,1747242172,vhdl,,,,uart_tx_ctrl,,,,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.srcs/sources_1/new/bram_reader.vhd,1747181296,vhdl,,,,bram_reader,,,,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.srcs/sources_1/new/image_threshold.vhd,1747294197,vhdl,,,,image_threshold,,,,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.srcs/sources_1/new/line_buffer_simple.vhd,1747286637,vhdl,,,,line_buffer_simple,,,,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.srcs/sources_1/new/sobel_processor.vhd,1747295525,vhdl,,,,sobel_processor,,,,,,,,
C:/Users/Dev/Documents/vivado test/WYWM/Capstone Project/CS4/CS4.srcs/sources_1/new/uart_bram_loader.vhd,1747204842,vhdl,,,,uart_bram_loader,,,,,,,,
