reg [7:0]temp=0;
reg [7:0]temp_reg=0;
always @ (posedge clk)
begin
	if (ip_sig == 1) begin
		temp = temp + 1'b1;
	end
	else begin
		temp = 0;
	end

	if (temp !=0)
		temp_reg <= temp;
	else
		count <= temp_reg;
end