RCC:
  PLLI2SCFGR:
    _add:
      PLLI2SQ:
        description: "PLLI2S division factor for SAI1 clock"
        bitOffset: 24
        bitWidth: 4
