{
	"author": ["Michael Bedford Taylor", "Walter Lee", "Saman P. Amarasinghe", "Anant Agarwal"],
	"booktitle": "Proceedings of the Ninth International Symposium on High-Performance Computer Architecture",
	"booktitleshort": "HPCA",
	"crossref": "conf/hpca/2003",
	"dblpkey": "conf/hpca/TaylorLAA03",
	"doi": "10.1109/HPCA.2003.1183551",
	"isbn": "0-7695-1871-0",
	"pages": "341-353",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["scalar", "operand", "network", "on", "chip", "interconnect", "for", "ilp", "in", "partit", "architectur"],
	"tag": ["architecture", "network"],
	"title": "Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architecture",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 2003
}