
e-board_module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008000  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  08008190  08008190  00018190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008664  08008664  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008664  08008664  00018664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800866c  0800866c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800866c  0800866c  0001866c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008670  08008670  00018670  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008674  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e4  200001d4  08008848  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004b8  08008848  000204b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012a6b  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002439  00000000  00000000  00032cb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001208  00000000  00000000  000350f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e2f  00000000  00000000  000362f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002822d  00000000  00000000  00037127  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015be4  00000000  00000000  0005f354  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f7923  00000000  00000000  00074f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005d04  00000000  00000000  0016c85c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  00172560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008178 	.word	0x08008178

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08008178 	.word	0x08008178

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eaa:	f000 fce9 	bl	8001880 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eae:	f000 f818 	bl	8000ee2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eb2:	f000 f99f 	bl	80011f4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000eb6:	f000 f96d 	bl	8001194 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000eba:	f000 f8f3 	bl	80010a4 <MX_TIM3_Init>
  MX_I2C1_Init();
 8000ebe:	f000 f861 	bl	8000f84 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000ec2:	f000 f89f 	bl	8001004 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  MPU_6050_Init();
 8000ec6:	f000 f9fb 	bl	80012c0 <MPU_6050_Init>
  TIM2->CR1 |= TIM_CR1_CEN;
 8000eca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ed4:	f043 0301 	orr.w	r3, r3, #1
 8000ed8:	6013      	str	r3, [r2, #0]
  float sec = 0;
 8000eda:	f04f 0300 	mov.w	r3, #0
 8000ede:	607b      	str	r3, [r7, #4]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ee0:	e7fe      	b.n	8000ee0 <main+0x3c>

08000ee2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	b096      	sub	sp, #88	; 0x58
 8000ee6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ee8:	f107 0314 	add.w	r3, r7, #20
 8000eec:	2244      	movs	r2, #68	; 0x44
 8000eee:	2100      	movs	r1, #0
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f005 f9ee 	bl	80062d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ef6:	463b      	mov	r3, r7
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
 8000f02:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f04:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000f08:	f001 fc98 	bl	800283c <HAL_PWREx_ControlVoltageScaling>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000f12:	f000 fa3d 	bl	8001390 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f16:	2302      	movs	r3, #2
 8000f18:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f1e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f20:	2310      	movs	r3, #16
 8000f22:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f24:	2302      	movs	r3, #2
 8000f26:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000f30:	230a      	movs	r3, #10
 8000f32:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000f34:	2307      	movs	r3, #7
 8000f36:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f38:	2302      	movs	r3, #2
 8000f3a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f40:	f107 0314 	add.w	r3, r7, #20
 8000f44:	4618      	mov	r0, r3
 8000f46:	f001 fccf 	bl	80028e8 <HAL_RCC_OscConfig>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000f50:	f000 fa1e 	bl	8001390 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f54:	230f      	movs	r3, #15
 8000f56:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f58:	2303      	movs	r3, #3
 8000f5a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f60:	2300      	movs	r3, #0
 8000f62:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f64:	2300      	movs	r3, #0
 8000f66:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f68:	463b      	mov	r3, r7
 8000f6a:	2104      	movs	r1, #4
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f002 f897 	bl	80030a0 <HAL_RCC_ClockConfig>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000f78:	f000 fa0a 	bl	8001390 <Error_Handler>
  }
}
 8000f7c:	bf00      	nop
 8000f7e:	3758      	adds	r7, #88	; 0x58
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f88:	4b1b      	ldr	r3, [pc, #108]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000f8a:	4a1c      	ldr	r2, [pc, #112]	; (8000ffc <MX_I2C1_Init+0x78>)
 8000f8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000f8e:	4b1a      	ldr	r3, [pc, #104]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000f90:	4a1b      	ldr	r2, [pc, #108]	; (8001000 <MX_I2C1_Init+0x7c>)
 8000f92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000f94:	4b18      	ldr	r3, [pc, #96]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f9a:	4b17      	ldr	r3, [pc, #92]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fa0:	4b15      	ldr	r3, [pc, #84]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000fa6:	4b14      	ldr	r3, [pc, #80]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fac:	4b12      	ldr	r3, [pc, #72]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fb2:	4b11      	ldr	r3, [pc, #68]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fb8:	4b0f      	ldr	r3, [pc, #60]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fbe:	480e      	ldr	r0, [pc, #56]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000fc0:	f000 ff82 	bl	8001ec8 <HAL_I2C_Init>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000fca:	f000 f9e1 	bl	8001390 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fce:	2100      	movs	r1, #0
 8000fd0:	4809      	ldr	r0, [pc, #36]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000fd2:	f001 fb8d 	bl	80026f0 <HAL_I2CEx_ConfigAnalogFilter>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000fdc:	f000 f9d8 	bl	8001390 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	4805      	ldr	r0, [pc, #20]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000fe4:	f001 fbcf 	bl	8002786 <HAL_I2CEx_ConfigDigitalFilter>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000fee:	f000 f9cf 	bl	8001390 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	200001f0 	.word	0x200001f0
 8000ffc:	40005400 	.word	0x40005400
 8001000:	10909cec 	.word	0x10909cec

08001004 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b088      	sub	sp, #32
 8001008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800100a:	f107 0310 	add.w	r3, r7, #16
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	605a      	str	r2, [r3, #4]
 8001014:	609a      	str	r2, [r3, #8]
 8001016:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001018:	1d3b      	adds	r3, r7, #4
 800101a:	2200      	movs	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
 800101e:	605a      	str	r2, [r3, #4]
 8001020:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001022:	4b1f      	ldr	r3, [pc, #124]	; (80010a0 <MX_TIM2_Init+0x9c>)
 8001024:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001028:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9999;
 800102a:	4b1d      	ldr	r3, [pc, #116]	; (80010a0 <MX_TIM2_Init+0x9c>)
 800102c:	f242 720f 	movw	r2, #9999	; 0x270f
 8001030:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001032:	4b1b      	ldr	r3, [pc, #108]	; (80010a0 <MX_TIM2_Init+0x9c>)
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001038:	4b19      	ldr	r3, [pc, #100]	; (80010a0 <MX_TIM2_Init+0x9c>)
 800103a:	f04f 32ff 	mov.w	r2, #4294967295
 800103e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001040:	4b17      	ldr	r3, [pc, #92]	; (80010a0 <MX_TIM2_Init+0x9c>)
 8001042:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001046:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001048:	4b15      	ldr	r3, [pc, #84]	; (80010a0 <MX_TIM2_Init+0x9c>)
 800104a:	2280      	movs	r2, #128	; 0x80
 800104c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800104e:	4814      	ldr	r0, [pc, #80]	; (80010a0 <MX_TIM2_Init+0x9c>)
 8001050:	f002 ff06 	bl	8003e60 <HAL_TIM_Base_Init>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800105a:	f000 f999 	bl	8001390 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800105e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001062:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001064:	f107 0310 	add.w	r3, r7, #16
 8001068:	4619      	mov	r1, r3
 800106a:	480d      	ldr	r0, [pc, #52]	; (80010a0 <MX_TIM2_Init+0x9c>)
 800106c:	f003 f8c4 	bl	80041f8 <HAL_TIM_ConfigClockSource>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001076:	f000 f98b 	bl	8001390 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800107a:	2300      	movs	r3, #0
 800107c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800107e:	2300      	movs	r3, #0
 8001080:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001082:	1d3b      	adds	r3, r7, #4
 8001084:	4619      	mov	r1, r3
 8001086:	4806      	ldr	r0, [pc, #24]	; (80010a0 <MX_TIM2_Init+0x9c>)
 8001088:	f003 fd8a 	bl	8004ba0 <HAL_TIMEx_MasterConfigSynchronization>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001092:	f000 f97d 	bl	8001390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001096:	bf00      	nop
 8001098:	3720      	adds	r7, #32
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000244 	.word	0x20000244

080010a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b08e      	sub	sp, #56	; 0x38
 80010a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010ae:	2200      	movs	r2, #0
 80010b0:	601a      	str	r2, [r3, #0]
 80010b2:	605a      	str	r2, [r3, #4]
 80010b4:	609a      	str	r2, [r3, #8]
 80010b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010b8:	f107 031c 	add.w	r3, r7, #28
 80010bc:	2200      	movs	r2, #0
 80010be:	601a      	str	r2, [r3, #0]
 80010c0:	605a      	str	r2, [r3, #4]
 80010c2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010c4:	463b      	mov	r3, r7
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]
 80010cc:	609a      	str	r2, [r3, #8]
 80010ce:	60da      	str	r2, [r3, #12]
 80010d0:	611a      	str	r2, [r3, #16]
 80010d2:	615a      	str	r2, [r3, #20]
 80010d4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80010d6:	4b2d      	ldr	r3, [pc, #180]	; (800118c <MX_TIM3_Init+0xe8>)
 80010d8:	4a2d      	ldr	r2, [pc, #180]	; (8001190 <MX_TIM3_Init+0xec>)
 80010da:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80010dc:	4b2b      	ldr	r3, [pc, #172]	; (800118c <MX_TIM3_Init+0xe8>)
 80010de:	2200      	movs	r2, #0
 80010e0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e2:	4b2a      	ldr	r3, [pc, #168]	; (800118c <MX_TIM3_Init+0xe8>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80010e8:	4b28      	ldr	r3, [pc, #160]	; (800118c <MX_TIM3_Init+0xe8>)
 80010ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010ee:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010f0:	4b26      	ldr	r3, [pc, #152]	; (800118c <MX_TIM3_Init+0xe8>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010f6:	4b25      	ldr	r3, [pc, #148]	; (800118c <MX_TIM3_Init+0xe8>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80010fc:	4823      	ldr	r0, [pc, #140]	; (800118c <MX_TIM3_Init+0xe8>)
 80010fe:	f002 feaf 	bl	8003e60 <HAL_TIM_Base_Init>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001108:	f000 f942 	bl	8001390 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800110c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001110:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001112:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001116:	4619      	mov	r1, r3
 8001118:	481c      	ldr	r0, [pc, #112]	; (800118c <MX_TIM3_Init+0xe8>)
 800111a:	f003 f86d 	bl	80041f8 <HAL_TIM_ConfigClockSource>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001124:	f000 f934 	bl	8001390 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001128:	4818      	ldr	r0, [pc, #96]	; (800118c <MX_TIM3_Init+0xe8>)
 800112a:	f002 fef0 	bl	8003f0e <HAL_TIM_PWM_Init>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001134:	f000 f92c 	bl	8001390 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001138:	2300      	movs	r3, #0
 800113a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800113c:	2300      	movs	r3, #0
 800113e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001140:	f107 031c 	add.w	r3, r7, #28
 8001144:	4619      	mov	r1, r3
 8001146:	4811      	ldr	r0, [pc, #68]	; (800118c <MX_TIM3_Init+0xe8>)
 8001148:	f003 fd2a 	bl	8004ba0 <HAL_TIMEx_MasterConfigSynchronization>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001152:	f000 f91d 	bl	8001390 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001156:	2360      	movs	r3, #96	; 0x60
 8001158:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800115a:	2300      	movs	r3, #0
 800115c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800115e:	2300      	movs	r3, #0
 8001160:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001162:	2300      	movs	r3, #0
 8001164:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001166:	463b      	mov	r3, r7
 8001168:	2200      	movs	r2, #0
 800116a:	4619      	mov	r1, r3
 800116c:	4807      	ldr	r0, [pc, #28]	; (800118c <MX_TIM3_Init+0xe8>)
 800116e:	f002 ff2f 	bl	8003fd0 <HAL_TIM_PWM_ConfigChannel>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001178:	f000 f90a 	bl	8001390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800117c:	4803      	ldr	r0, [pc, #12]	; (800118c <MX_TIM3_Init+0xe8>)
 800117e:	f000 f9c1 	bl	8001504 <HAL_TIM_MspPostInit>

}
 8001182:	bf00      	nop
 8001184:	3738      	adds	r7, #56	; 0x38
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	20000290 	.word	0x20000290
 8001190:	40000400 	.word	0x40000400

08001194 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001198:	4b14      	ldr	r3, [pc, #80]	; (80011ec <MX_USART2_UART_Init+0x58>)
 800119a:	4a15      	ldr	r2, [pc, #84]	; (80011f0 <MX_USART2_UART_Init+0x5c>)
 800119c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800119e:	4b13      	ldr	r3, [pc, #76]	; (80011ec <MX_USART2_UART_Init+0x58>)
 80011a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011a6:	4b11      	ldr	r3, [pc, #68]	; (80011ec <MX_USART2_UART_Init+0x58>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011ac:	4b0f      	ldr	r3, [pc, #60]	; (80011ec <MX_USART2_UART_Init+0x58>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011b2:	4b0e      	ldr	r3, [pc, #56]	; (80011ec <MX_USART2_UART_Init+0x58>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011b8:	4b0c      	ldr	r3, [pc, #48]	; (80011ec <MX_USART2_UART_Init+0x58>)
 80011ba:	220c      	movs	r2, #12
 80011bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011be:	4b0b      	ldr	r3, [pc, #44]	; (80011ec <MX_USART2_UART_Init+0x58>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011c4:	4b09      	ldr	r3, [pc, #36]	; (80011ec <MX_USART2_UART_Init+0x58>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011ca:	4b08      	ldr	r3, [pc, #32]	; (80011ec <MX_USART2_UART_Init+0x58>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011d0:	4b06      	ldr	r3, [pc, #24]	; (80011ec <MX_USART2_UART_Init+0x58>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011d6:	4805      	ldr	r0, [pc, #20]	; (80011ec <MX_USART2_UART_Init+0x58>)
 80011d8:	f003 fd6a 	bl	8004cb0 <HAL_UART_Init>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80011e2:	f000 f8d5 	bl	8001390 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	200002dc 	.word	0x200002dc
 80011f0:	40004400 	.word	0x40004400

080011f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b08a      	sub	sp, #40	; 0x28
 80011f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fa:	f107 0314 	add.w	r3, r7, #20
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	605a      	str	r2, [r3, #4]
 8001204:	609a      	str	r2, [r3, #8]
 8001206:	60da      	str	r2, [r3, #12]
 8001208:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800120a:	4b2b      	ldr	r3, [pc, #172]	; (80012b8 <MX_GPIO_Init+0xc4>)
 800120c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120e:	4a2a      	ldr	r2, [pc, #168]	; (80012b8 <MX_GPIO_Init+0xc4>)
 8001210:	f043 0304 	orr.w	r3, r3, #4
 8001214:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001216:	4b28      	ldr	r3, [pc, #160]	; (80012b8 <MX_GPIO_Init+0xc4>)
 8001218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800121a:	f003 0304 	and.w	r3, r3, #4
 800121e:	613b      	str	r3, [r7, #16]
 8001220:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001222:	4b25      	ldr	r3, [pc, #148]	; (80012b8 <MX_GPIO_Init+0xc4>)
 8001224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001226:	4a24      	ldr	r2, [pc, #144]	; (80012b8 <MX_GPIO_Init+0xc4>)
 8001228:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800122c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800122e:	4b22      	ldr	r3, [pc, #136]	; (80012b8 <MX_GPIO_Init+0xc4>)
 8001230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800123a:	4b1f      	ldr	r3, [pc, #124]	; (80012b8 <MX_GPIO_Init+0xc4>)
 800123c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800123e:	4a1e      	ldr	r2, [pc, #120]	; (80012b8 <MX_GPIO_Init+0xc4>)
 8001240:	f043 0301 	orr.w	r3, r3, #1
 8001244:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001246:	4b1c      	ldr	r3, [pc, #112]	; (80012b8 <MX_GPIO_Init+0xc4>)
 8001248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	60bb      	str	r3, [r7, #8]
 8001250:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001252:	4b19      	ldr	r3, [pc, #100]	; (80012b8 <MX_GPIO_Init+0xc4>)
 8001254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001256:	4a18      	ldr	r2, [pc, #96]	; (80012b8 <MX_GPIO_Init+0xc4>)
 8001258:	f043 0302 	orr.w	r3, r3, #2
 800125c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800125e:	4b16      	ldr	r3, [pc, #88]	; (80012b8 <MX_GPIO_Init+0xc4>)
 8001260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001262:	f003 0302 	and.w	r3, r3, #2
 8001266:	607b      	str	r3, [r7, #4]
 8001268:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800126a:	2200      	movs	r2, #0
 800126c:	2120      	movs	r1, #32
 800126e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001272:	f000 fe11 	bl	8001e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001276:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800127a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800127c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001280:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001282:	2300      	movs	r3, #0
 8001284:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001286:	f107 0314 	add.w	r3, r7, #20
 800128a:	4619      	mov	r1, r3
 800128c:	480b      	ldr	r0, [pc, #44]	; (80012bc <MX_GPIO_Init+0xc8>)
 800128e:	f000 fc59 	bl	8001b44 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001292:	2320      	movs	r3, #32
 8001294:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001296:	2301      	movs	r3, #1
 8001298:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129e:	2300      	movs	r3, #0
 80012a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80012a2:	f107 0314 	add.w	r3, r7, #20
 80012a6:	4619      	mov	r1, r3
 80012a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ac:	f000 fc4a 	bl	8001b44 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012b0:	bf00      	nop
 80012b2:	3728      	adds	r7, #40	; 0x28
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	40021000 	.word	0x40021000
 80012bc:	48000800 	.word	0x48000800

080012c0 <MPU_6050_Init>:

/* USER CODE BEGIN 4 */
void MPU_6050_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af04      	add	r7, sp, #16
	HAL_StatusTypeDef ret = HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
 80012c8:	71fb      	strb	r3, [r7, #7]
	//uint8_t data = 0;
	//ret = HAL_I2C_Mem_Write(&hi2c1, MPU_ADDR, POWER_CONFIG_ADDR, I2C_MEMADD_SIZE_8BIT, &data, I2C_MEMADD_SIZE_8BIT, I2C_DELAY);
	uint8_t data = 0x00;
 80012ca:	2300      	movs	r3, #0
 80012cc:	71bb      	strb	r3, [r7, #6]
	ret = HAL_I2C_Mem_Write(&hi2c1, MPU_6050_ADDR, POWER_CONFIG_ADDR, I2C_MEMADD_SIZE_8BIT, &data, I2C_MEMADD_SIZE_8BIT, I2C_DELAY);
 80012ce:	2332      	movs	r3, #50	; 0x32
 80012d0:	9302      	str	r3, [sp, #8]
 80012d2:	2301      	movs	r3, #1
 80012d4:	9301      	str	r3, [sp, #4]
 80012d6:	1dbb      	adds	r3, r7, #6
 80012d8:	9300      	str	r3, [sp, #0]
 80012da:	2301      	movs	r3, #1
 80012dc:	226b      	movs	r2, #107	; 0x6b
 80012de:	21d0      	movs	r1, #208	; 0xd0
 80012e0:	4825      	ldr	r0, [pc, #148]	; (8001378 <MPU_6050_Init+0xb8>)
 80012e2:	f000 fe8d 	bl	8002000 <HAL_I2C_Mem_Write>
 80012e6:	4603      	mov	r3, r0
 80012e8:	71fb      	strb	r3, [r7, #7]
	if (ret != HAL_OK)
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d006      	beq.n	80012fe <MPU_6050_Init+0x3e>
	{
		HAL_UART_Transmit(&huart2, (uint8_t*)"Error Initializing MPU_6050\n", strlen("Error Initializing MPU_6050\n"), I2C_DELAY);
 80012f0:	2332      	movs	r3, #50	; 0x32
 80012f2:	221c      	movs	r2, #28
 80012f4:	4921      	ldr	r1, [pc, #132]	; (800137c <MPU_6050_Init+0xbc>)
 80012f6:	4822      	ldr	r0, [pc, #136]	; (8001380 <MPU_6050_Init+0xc0>)
 80012f8:	f003 fd28 	bl	8004d4c <HAL_UART_Transmit>
			{
				HAL_UART_Transmit(&huart2, (uint8_t*)"Initialized MPU_6050!\n", strlen("Initialized MPU_6050!\n"), I2C_DELAY);
			}
		}
	}
	return;
 80012fc:	e038      	b.n	8001370 <MPU_6050_Init+0xb0>
		data = 0x08;
 80012fe:	2308      	movs	r3, #8
 8001300:	71bb      	strb	r3, [r7, #6]
		ret = HAL_I2C_Mem_Write(&hi2c1, MPU_6050_ADDR, GYRO_CONFIG_ADDR, I2C_MEMADD_SIZE_8BIT, &data, I2C_MEMADD_SIZE_8BIT, I2C_DELAY);
 8001302:	2332      	movs	r3, #50	; 0x32
 8001304:	9302      	str	r3, [sp, #8]
 8001306:	2301      	movs	r3, #1
 8001308:	9301      	str	r3, [sp, #4]
 800130a:	1dbb      	adds	r3, r7, #6
 800130c:	9300      	str	r3, [sp, #0]
 800130e:	2301      	movs	r3, #1
 8001310:	221b      	movs	r2, #27
 8001312:	21d0      	movs	r1, #208	; 0xd0
 8001314:	4818      	ldr	r0, [pc, #96]	; (8001378 <MPU_6050_Init+0xb8>)
 8001316:	f000 fe73 	bl	8002000 <HAL_I2C_Mem_Write>
 800131a:	4603      	mov	r3, r0
 800131c:	71fb      	strb	r3, [r7, #7]
		if (ret != HAL_OK)
 800131e:	79fb      	ldrb	r3, [r7, #7]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d006      	beq.n	8001332 <MPU_6050_Init+0x72>
			HAL_UART_Transmit(&huart2, (uint8_t*)"Error Initializing Gyro\n", strlen("Error Initializing Gyro\n"), I2C_DELAY);
 8001324:	2332      	movs	r3, #50	; 0x32
 8001326:	2218      	movs	r2, #24
 8001328:	4916      	ldr	r1, [pc, #88]	; (8001384 <MPU_6050_Init+0xc4>)
 800132a:	4815      	ldr	r0, [pc, #84]	; (8001380 <MPU_6050_Init+0xc0>)
 800132c:	f003 fd0e 	bl	8004d4c <HAL_UART_Transmit>
	return;
 8001330:	e01e      	b.n	8001370 <MPU_6050_Init+0xb0>
			ret = HAL_I2C_Mem_Write(&hi2c1, MPU_6050_ADDR, ACCEL_CONFIG_ADDR, I2C_MEMADD_SIZE_8BIT, &data, I2C_MEMADD_SIZE_8BIT, I2C_DELAY);
 8001332:	2332      	movs	r3, #50	; 0x32
 8001334:	9302      	str	r3, [sp, #8]
 8001336:	2301      	movs	r3, #1
 8001338:	9301      	str	r3, [sp, #4]
 800133a:	1dbb      	adds	r3, r7, #6
 800133c:	9300      	str	r3, [sp, #0]
 800133e:	2301      	movs	r3, #1
 8001340:	221c      	movs	r2, #28
 8001342:	21d0      	movs	r1, #208	; 0xd0
 8001344:	480c      	ldr	r0, [pc, #48]	; (8001378 <MPU_6050_Init+0xb8>)
 8001346:	f000 fe5b 	bl	8002000 <HAL_I2C_Mem_Write>
 800134a:	4603      	mov	r3, r0
 800134c:	71fb      	strb	r3, [r7, #7]
			if (ret != HAL_OK)
 800134e:	79fb      	ldrb	r3, [r7, #7]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d006      	beq.n	8001362 <MPU_6050_Init+0xa2>
				HAL_UART_Transmit(&huart2, (uint8_t*)"Error Initializing Accel\n", strlen("Error Initializing Accel\n"), I2C_DELAY);
 8001354:	2332      	movs	r3, #50	; 0x32
 8001356:	2219      	movs	r2, #25
 8001358:	490b      	ldr	r1, [pc, #44]	; (8001388 <MPU_6050_Init+0xc8>)
 800135a:	4809      	ldr	r0, [pc, #36]	; (8001380 <MPU_6050_Init+0xc0>)
 800135c:	f003 fcf6 	bl	8004d4c <HAL_UART_Transmit>
	return;
 8001360:	e006      	b.n	8001370 <MPU_6050_Init+0xb0>
				HAL_UART_Transmit(&huart2, (uint8_t*)"Initialized MPU_6050!\n", strlen("Initialized MPU_6050!\n"), I2C_DELAY);
 8001362:	2332      	movs	r3, #50	; 0x32
 8001364:	2216      	movs	r2, #22
 8001366:	4909      	ldr	r1, [pc, #36]	; (800138c <MPU_6050_Init+0xcc>)
 8001368:	4805      	ldr	r0, [pc, #20]	; (8001380 <MPU_6050_Init+0xc0>)
 800136a:	f003 fcef 	bl	8004d4c <HAL_UART_Transmit>
	return;
 800136e:	bf00      	nop
}
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	200001f0 	.word	0x200001f0
 800137c:	08008190 	.word	0x08008190
 8001380:	200002dc 	.word	0x200002dc
 8001384:	080081b0 	.word	0x080081b0
 8001388:	080081cc 	.word	0x080081cc
 800138c:	080081e8 	.word	0x080081e8

08001390 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001394:	b672      	cpsid	i
}
 8001396:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001398:	e7fe      	b.n	8001398 <Error_Handler+0x8>
	...

0800139c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013a2:	4b0f      	ldr	r3, [pc, #60]	; (80013e0 <HAL_MspInit+0x44>)
 80013a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013a6:	4a0e      	ldr	r2, [pc, #56]	; (80013e0 <HAL_MspInit+0x44>)
 80013a8:	f043 0301 	orr.w	r3, r3, #1
 80013ac:	6613      	str	r3, [r2, #96]	; 0x60
 80013ae:	4b0c      	ldr	r3, [pc, #48]	; (80013e0 <HAL_MspInit+0x44>)
 80013b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013b2:	f003 0301 	and.w	r3, r3, #1
 80013b6:	607b      	str	r3, [r7, #4]
 80013b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ba:	4b09      	ldr	r3, [pc, #36]	; (80013e0 <HAL_MspInit+0x44>)
 80013bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013be:	4a08      	ldr	r2, [pc, #32]	; (80013e0 <HAL_MspInit+0x44>)
 80013c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013c4:	6593      	str	r3, [r2, #88]	; 0x58
 80013c6:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <HAL_MspInit+0x44>)
 80013c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ce:	603b      	str	r3, [r7, #0]
 80013d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	40021000 	.word	0x40021000

080013e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b0ac      	sub	sp, #176	; 0xb0
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]
 80013f4:	605a      	str	r2, [r3, #4]
 80013f6:	609a      	str	r2, [r3, #8]
 80013f8:	60da      	str	r2, [r3, #12]
 80013fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013fc:	f107 0314 	add.w	r3, r7, #20
 8001400:	2288      	movs	r2, #136	; 0x88
 8001402:	2100      	movs	r1, #0
 8001404:	4618      	mov	r0, r3
 8001406:	f004 ff64 	bl	80062d2 <memset>
  if(hi2c->Instance==I2C1)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a21      	ldr	r2, [pc, #132]	; (8001494 <HAL_I2C_MspInit+0xb0>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d13a      	bne.n	800148a <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001414:	2340      	movs	r3, #64	; 0x40
 8001416:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001418:	2300      	movs	r3, #0
 800141a:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800141c:	f107 0314 	add.w	r3, r7, #20
 8001420:	4618      	mov	r0, r3
 8001422:	f002 f861 	bl	80034e8 <HAL_RCCEx_PeriphCLKConfig>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800142c:	f7ff ffb0 	bl	8001390 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001430:	4b19      	ldr	r3, [pc, #100]	; (8001498 <HAL_I2C_MspInit+0xb4>)
 8001432:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001434:	4a18      	ldr	r2, [pc, #96]	; (8001498 <HAL_I2C_MspInit+0xb4>)
 8001436:	f043 0302 	orr.w	r3, r3, #2
 800143a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800143c:	4b16      	ldr	r3, [pc, #88]	; (8001498 <HAL_I2C_MspInit+0xb4>)
 800143e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001440:	f003 0302 	and.w	r3, r3, #2
 8001444:	613b      	str	r3, [r7, #16]
 8001446:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001448:	23c0      	movs	r3, #192	; 0xc0
 800144a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800144e:	2312      	movs	r3, #18
 8001450:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	2300      	movs	r3, #0
 8001456:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800145a:	2303      	movs	r3, #3
 800145c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001460:	2304      	movs	r3, #4
 8001462:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001466:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800146a:	4619      	mov	r1, r3
 800146c:	480b      	ldr	r0, [pc, #44]	; (800149c <HAL_I2C_MspInit+0xb8>)
 800146e:	f000 fb69 	bl	8001b44 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001472:	4b09      	ldr	r3, [pc, #36]	; (8001498 <HAL_I2C_MspInit+0xb4>)
 8001474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001476:	4a08      	ldr	r2, [pc, #32]	; (8001498 <HAL_I2C_MspInit+0xb4>)
 8001478:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800147c:	6593      	str	r3, [r2, #88]	; 0x58
 800147e:	4b06      	ldr	r3, [pc, #24]	; (8001498 <HAL_I2C_MspInit+0xb4>)
 8001480:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001482:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800148a:	bf00      	nop
 800148c:	37b0      	adds	r7, #176	; 0xb0
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40005400 	.word	0x40005400
 8001498:	40021000 	.word	0x40021000
 800149c:	48000400 	.word	0x48000400

080014a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014b0:	d10c      	bne.n	80014cc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014b2:	4b12      	ldr	r3, [pc, #72]	; (80014fc <HAL_TIM_Base_MspInit+0x5c>)
 80014b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014b6:	4a11      	ldr	r2, [pc, #68]	; (80014fc <HAL_TIM_Base_MspInit+0x5c>)
 80014b8:	f043 0301 	orr.w	r3, r3, #1
 80014bc:	6593      	str	r3, [r2, #88]	; 0x58
 80014be:	4b0f      	ldr	r3, [pc, #60]	; (80014fc <HAL_TIM_Base_MspInit+0x5c>)
 80014c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	60fb      	str	r3, [r7, #12]
 80014c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80014ca:	e010      	b.n	80014ee <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a0b      	ldr	r2, [pc, #44]	; (8001500 <HAL_TIM_Base_MspInit+0x60>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d10b      	bne.n	80014ee <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80014d6:	4b09      	ldr	r3, [pc, #36]	; (80014fc <HAL_TIM_Base_MspInit+0x5c>)
 80014d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014da:	4a08      	ldr	r2, [pc, #32]	; (80014fc <HAL_TIM_Base_MspInit+0x5c>)
 80014dc:	f043 0302 	orr.w	r3, r3, #2
 80014e0:	6593      	str	r3, [r2, #88]	; 0x58
 80014e2:	4b06      	ldr	r3, [pc, #24]	; (80014fc <HAL_TIM_Base_MspInit+0x5c>)
 80014e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014e6:	f003 0302 	and.w	r3, r3, #2
 80014ea:	60bb      	str	r3, [r7, #8]
 80014ec:	68bb      	ldr	r3, [r7, #8]
}
 80014ee:	bf00      	nop
 80014f0:	3714      	adds	r7, #20
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	40021000 	.word	0x40021000
 8001500:	40000400 	.word	0x40000400

08001504 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b088      	sub	sp, #32
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800150c:	f107 030c 	add.w	r3, r7, #12
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	605a      	str	r2, [r3, #4]
 8001516:	609a      	str	r2, [r3, #8]
 8001518:	60da      	str	r2, [r3, #12]
 800151a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a11      	ldr	r2, [pc, #68]	; (8001568 <HAL_TIM_MspPostInit+0x64>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d11c      	bne.n	8001560 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001526:	4b11      	ldr	r3, [pc, #68]	; (800156c <HAL_TIM_MspPostInit+0x68>)
 8001528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800152a:	4a10      	ldr	r2, [pc, #64]	; (800156c <HAL_TIM_MspPostInit+0x68>)
 800152c:	f043 0301 	orr.w	r3, r3, #1
 8001530:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001532:	4b0e      	ldr	r3, [pc, #56]	; (800156c <HAL_TIM_MspPostInit+0x68>)
 8001534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	60bb      	str	r3, [r7, #8]
 800153c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800153e:	2340      	movs	r3, #64	; 0x40
 8001540:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001542:	2302      	movs	r3, #2
 8001544:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154a:	2300      	movs	r3, #0
 800154c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800154e:	2302      	movs	r3, #2
 8001550:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001552:	f107 030c 	add.w	r3, r7, #12
 8001556:	4619      	mov	r1, r3
 8001558:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800155c:	f000 faf2 	bl	8001b44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001560:	bf00      	nop
 8001562:	3720      	adds	r7, #32
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40000400 	.word	0x40000400
 800156c:	40021000 	.word	0x40021000

08001570 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b0ac      	sub	sp, #176	; 0xb0
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001578:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	609a      	str	r2, [r3, #8]
 8001584:	60da      	str	r2, [r3, #12]
 8001586:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001588:	f107 0314 	add.w	r3, r7, #20
 800158c:	2288      	movs	r2, #136	; 0x88
 800158e:	2100      	movs	r1, #0
 8001590:	4618      	mov	r0, r3
 8001592:	f004 fe9e 	bl	80062d2 <memset>
  if(huart->Instance==USART2)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a21      	ldr	r2, [pc, #132]	; (8001620 <HAL_UART_MspInit+0xb0>)
 800159c:	4293      	cmp	r3, r2
 800159e:	d13b      	bne.n	8001618 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80015a0:	2302      	movs	r3, #2
 80015a2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015a4:	2300      	movs	r3, #0
 80015a6:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015a8:	f107 0314 	add.w	r3, r7, #20
 80015ac:	4618      	mov	r0, r3
 80015ae:	f001 ff9b 	bl	80034e8 <HAL_RCCEx_PeriphCLKConfig>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015b8:	f7ff feea 	bl	8001390 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015bc:	4b19      	ldr	r3, [pc, #100]	; (8001624 <HAL_UART_MspInit+0xb4>)
 80015be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015c0:	4a18      	ldr	r2, [pc, #96]	; (8001624 <HAL_UART_MspInit+0xb4>)
 80015c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015c6:	6593      	str	r3, [r2, #88]	; 0x58
 80015c8:	4b16      	ldr	r3, [pc, #88]	; (8001624 <HAL_UART_MspInit+0xb4>)
 80015ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015d0:	613b      	str	r3, [r7, #16]
 80015d2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d4:	4b13      	ldr	r3, [pc, #76]	; (8001624 <HAL_UART_MspInit+0xb4>)
 80015d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015d8:	4a12      	ldr	r2, [pc, #72]	; (8001624 <HAL_UART_MspInit+0xb4>)
 80015da:	f043 0301 	orr.w	r3, r3, #1
 80015de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015e0:	4b10      	ldr	r3, [pc, #64]	; (8001624 <HAL_UART_MspInit+0xb4>)
 80015e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015e4:	f003 0301 	and.w	r3, r3, #1
 80015e8:	60fb      	str	r3, [r7, #12]
 80015ea:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80015ec:	230c      	movs	r3, #12
 80015ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f2:	2302      	movs	r3, #2
 80015f4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015fe:	2303      	movs	r3, #3
 8001600:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001604:	2307      	movs	r3, #7
 8001606:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800160e:	4619      	mov	r1, r3
 8001610:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001614:	f000 fa96 	bl	8001b44 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001618:	bf00      	nop
 800161a:	37b0      	adds	r7, #176	; 0xb0
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	40004400 	.word	0x40004400
 8001624:	40021000 	.word	0x40021000

08001628 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800162c:	e7fe      	b.n	800162c <NMI_Handler+0x4>

0800162e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800162e:	b480      	push	{r7}
 8001630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001632:	e7fe      	b.n	8001632 <HardFault_Handler+0x4>

08001634 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001638:	e7fe      	b.n	8001638 <MemManage_Handler+0x4>

0800163a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800163a:	b480      	push	{r7}
 800163c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800163e:	e7fe      	b.n	800163e <BusFault_Handler+0x4>

08001640 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001644:	e7fe      	b.n	8001644 <UsageFault_Handler+0x4>

08001646 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001646:	b480      	push	{r7}
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001658:	bf00      	nop
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001662:	b480      	push	{r7}
 8001664:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001666:	bf00      	nop
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr

08001670 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001674:	f000 f960 	bl	8001938 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001678:	bf00      	nop
 800167a:	bd80      	pop	{r7, pc}

0800167c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  return 1;
 8001680:	2301      	movs	r3, #1
}
 8001682:	4618      	mov	r0, r3
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <_kill>:

int _kill(int pid, int sig)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001696:	f004 fe6f 	bl	8006378 <__errno>
 800169a:	4603      	mov	r3, r0
 800169c:	2216      	movs	r2, #22
 800169e:	601a      	str	r2, [r3, #0]
  return -1;
 80016a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3708      	adds	r7, #8
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}

080016ac <_exit>:

void _exit (int status)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80016b4:	f04f 31ff 	mov.w	r1, #4294967295
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f7ff ffe7 	bl	800168c <_kill>
  while (1) {}    /* Make sure we hang here */
 80016be:	e7fe      	b.n	80016be <_exit+0x12>

080016c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
 80016d0:	e00a      	b.n	80016e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016d2:	f3af 8000 	nop.w
 80016d6:	4601      	mov	r1, r0
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	1c5a      	adds	r2, r3, #1
 80016dc:	60ba      	str	r2, [r7, #8]
 80016de:	b2ca      	uxtb	r2, r1
 80016e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	3301      	adds	r3, #1
 80016e6:	617b      	str	r3, [r7, #20]
 80016e8:	697a      	ldr	r2, [r7, #20]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	dbf0      	blt.n	80016d2 <_read+0x12>
  }

  return len;
 80016f0:	687b      	ldr	r3, [r7, #4]
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3718      	adds	r7, #24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b086      	sub	sp, #24
 80016fe:	af00      	add	r7, sp, #0
 8001700:	60f8      	str	r0, [r7, #12]
 8001702:	60b9      	str	r1, [r7, #8]
 8001704:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001706:	2300      	movs	r3, #0
 8001708:	617b      	str	r3, [r7, #20]
 800170a:	e009      	b.n	8001720 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	1c5a      	adds	r2, r3, #1
 8001710:	60ba      	str	r2, [r7, #8]
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	4618      	mov	r0, r3
 8001716:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	3301      	adds	r3, #1
 800171e:	617b      	str	r3, [r7, #20]
 8001720:	697a      	ldr	r2, [r7, #20]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	429a      	cmp	r2, r3
 8001726:	dbf1      	blt.n	800170c <_write+0x12>
  }
  return len;
 8001728:	687b      	ldr	r3, [r7, #4]
}
 800172a:	4618      	mov	r0, r3
 800172c:	3718      	adds	r7, #24
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}

08001732 <_close>:

int _close(int file)
{
 8001732:	b480      	push	{r7}
 8001734:	b083      	sub	sp, #12
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800173a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800173e:	4618      	mov	r0, r3
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr

0800174a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800174a:	b480      	push	{r7}
 800174c:	b083      	sub	sp, #12
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
 8001752:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800175a:	605a      	str	r2, [r3, #4]
  return 0;
 800175c:	2300      	movs	r3, #0
}
 800175e:	4618      	mov	r0, r3
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr

0800176a <_isatty>:

int _isatty(int file)
{
 800176a:	b480      	push	{r7}
 800176c:	b083      	sub	sp, #12
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001772:	2301      	movs	r3, #1
}
 8001774:	4618      	mov	r0, r3
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	60b9      	str	r1, [r7, #8]
 800178a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3714      	adds	r7, #20
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
	...

0800179c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017a4:	4a14      	ldr	r2, [pc, #80]	; (80017f8 <_sbrk+0x5c>)
 80017a6:	4b15      	ldr	r3, [pc, #84]	; (80017fc <_sbrk+0x60>)
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017b0:	4b13      	ldr	r3, [pc, #76]	; (8001800 <_sbrk+0x64>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d102      	bne.n	80017be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017b8:	4b11      	ldr	r3, [pc, #68]	; (8001800 <_sbrk+0x64>)
 80017ba:	4a12      	ldr	r2, [pc, #72]	; (8001804 <_sbrk+0x68>)
 80017bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017be:	4b10      	ldr	r3, [pc, #64]	; (8001800 <_sbrk+0x64>)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4413      	add	r3, r2
 80017c6:	693a      	ldr	r2, [r7, #16]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d207      	bcs.n	80017dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017cc:	f004 fdd4 	bl	8006378 <__errno>
 80017d0:	4603      	mov	r3, r0
 80017d2:	220c      	movs	r2, #12
 80017d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017d6:	f04f 33ff 	mov.w	r3, #4294967295
 80017da:	e009      	b.n	80017f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017dc:	4b08      	ldr	r3, [pc, #32]	; (8001800 <_sbrk+0x64>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017e2:	4b07      	ldr	r3, [pc, #28]	; (8001800 <_sbrk+0x64>)
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4413      	add	r3, r2
 80017ea:	4a05      	ldr	r2, [pc, #20]	; (8001800 <_sbrk+0x64>)
 80017ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017ee:	68fb      	ldr	r3, [r7, #12]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3718      	adds	r7, #24
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	20018000 	.word	0x20018000
 80017fc:	00000400 	.word	0x00000400
 8001800:	20000364 	.word	0x20000364
 8001804:	200004b8 	.word	0x200004b8

08001808 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800180c:	4b06      	ldr	r3, [pc, #24]	; (8001828 <SystemInit+0x20>)
 800180e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001812:	4a05      	ldr	r2, [pc, #20]	; (8001828 <SystemInit+0x20>)
 8001814:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001818:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800181c:	bf00      	nop
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	e000ed00 	.word	0xe000ed00

0800182c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800182c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001864 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001830:	f7ff ffea 	bl	8001808 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001834:	480c      	ldr	r0, [pc, #48]	; (8001868 <LoopForever+0x6>)
  ldr r1, =_edata
 8001836:	490d      	ldr	r1, [pc, #52]	; (800186c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001838:	4a0d      	ldr	r2, [pc, #52]	; (8001870 <LoopForever+0xe>)
  movs r3, #0
 800183a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800183c:	e002      	b.n	8001844 <LoopCopyDataInit>

0800183e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800183e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001840:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001842:	3304      	adds	r3, #4

08001844 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001844:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001846:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001848:	d3f9      	bcc.n	800183e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800184a:	4a0a      	ldr	r2, [pc, #40]	; (8001874 <LoopForever+0x12>)
  ldr r4, =_ebss
 800184c:	4c0a      	ldr	r4, [pc, #40]	; (8001878 <LoopForever+0x16>)
  movs r3, #0
 800184e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001850:	e001      	b.n	8001856 <LoopFillZerobss>

08001852 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001852:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001854:	3204      	adds	r2, #4

08001856 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001856:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001858:	d3fb      	bcc.n	8001852 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800185a:	f004 fd93 	bl	8006384 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800185e:	f7ff fb21 	bl	8000ea4 <main>

08001862 <LoopForever>:

LoopForever:
    b LoopForever
 8001862:	e7fe      	b.n	8001862 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001864:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001868:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800186c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001870:	08008674 	.word	0x08008674
  ldr r2, =_sbss
 8001874:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001878:	200004b8 	.word	0x200004b8

0800187c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800187c:	e7fe      	b.n	800187c <ADC1_2_IRQHandler>
	...

08001880 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001886:	2300      	movs	r3, #0
 8001888:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800188a:	4b0c      	ldr	r3, [pc, #48]	; (80018bc <HAL_Init+0x3c>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a0b      	ldr	r2, [pc, #44]	; (80018bc <HAL_Init+0x3c>)
 8001890:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001894:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001896:	2003      	movs	r0, #3
 8001898:	f000 f920 	bl	8001adc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800189c:	2000      	movs	r0, #0
 800189e:	f000 f80f 	bl	80018c0 <HAL_InitTick>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d002      	beq.n	80018ae <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	71fb      	strb	r3, [r7, #7]
 80018ac:	e001      	b.n	80018b2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018ae:	f7ff fd75 	bl	800139c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018b2:	79fb      	ldrb	r3, [r7, #7]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40022000 	.word	0x40022000

080018c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018c8:	2300      	movs	r3, #0
 80018ca:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80018cc:	4b17      	ldr	r3, [pc, #92]	; (800192c <HAL_InitTick+0x6c>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d023      	beq.n	800191c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80018d4:	4b16      	ldr	r3, [pc, #88]	; (8001930 <HAL_InitTick+0x70>)
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	4b14      	ldr	r3, [pc, #80]	; (800192c <HAL_InitTick+0x6c>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	4619      	mov	r1, r3
 80018de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80018e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ea:	4618      	mov	r0, r3
 80018ec:	f000 f91d 	bl	8001b2a <HAL_SYSTICK_Config>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d10f      	bne.n	8001916 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2b0f      	cmp	r3, #15
 80018fa:	d809      	bhi.n	8001910 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018fc:	2200      	movs	r2, #0
 80018fe:	6879      	ldr	r1, [r7, #4]
 8001900:	f04f 30ff 	mov.w	r0, #4294967295
 8001904:	f000 f8f5 	bl	8001af2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001908:	4a0a      	ldr	r2, [pc, #40]	; (8001934 <HAL_InitTick+0x74>)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6013      	str	r3, [r2, #0]
 800190e:	e007      	b.n	8001920 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	73fb      	strb	r3, [r7, #15]
 8001914:	e004      	b.n	8001920 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	73fb      	strb	r3, [r7, #15]
 800191a:	e001      	b.n	8001920 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001920:	7bfb      	ldrb	r3, [r7, #15]
}
 8001922:	4618      	mov	r0, r3
 8001924:	3710      	adds	r7, #16
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	20000008 	.word	0x20000008
 8001930:	20000000 	.word	0x20000000
 8001934:	20000004 	.word	0x20000004

08001938 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800193c:	4b06      	ldr	r3, [pc, #24]	; (8001958 <HAL_IncTick+0x20>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	461a      	mov	r2, r3
 8001942:	4b06      	ldr	r3, [pc, #24]	; (800195c <HAL_IncTick+0x24>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4413      	add	r3, r2
 8001948:	4a04      	ldr	r2, [pc, #16]	; (800195c <HAL_IncTick+0x24>)
 800194a:	6013      	str	r3, [r2, #0]
}
 800194c:	bf00      	nop
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	20000008 	.word	0x20000008
 800195c:	20000368 	.word	0x20000368

08001960 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  return uwTick;
 8001964:	4b03      	ldr	r3, [pc, #12]	; (8001974 <HAL_GetTick+0x14>)
 8001966:	681b      	ldr	r3, [r3, #0]
}
 8001968:	4618      	mov	r0, r3
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	20000368 	.word	0x20000368

08001978 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	f003 0307 	and.w	r3, r3, #7
 8001986:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001988:	4b0c      	ldr	r3, [pc, #48]	; (80019bc <__NVIC_SetPriorityGrouping+0x44>)
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800198e:	68ba      	ldr	r2, [r7, #8]
 8001990:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001994:	4013      	ands	r3, r2
 8001996:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019aa:	4a04      	ldr	r2, [pc, #16]	; (80019bc <__NVIC_SetPriorityGrouping+0x44>)
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	60d3      	str	r3, [r2, #12]
}
 80019b0:	bf00      	nop
 80019b2:	3714      	adds	r7, #20
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr
 80019bc:	e000ed00 	.word	0xe000ed00

080019c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019c4:	4b04      	ldr	r3, [pc, #16]	; (80019d8 <__NVIC_GetPriorityGrouping+0x18>)
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	0a1b      	lsrs	r3, r3, #8
 80019ca:	f003 0307 	and.w	r3, r3, #7
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr
 80019d8:	e000ed00 	.word	0xe000ed00

080019dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	6039      	str	r1, [r7, #0]
 80019e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	db0a      	blt.n	8001a06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	b2da      	uxtb	r2, r3
 80019f4:	490c      	ldr	r1, [pc, #48]	; (8001a28 <__NVIC_SetPriority+0x4c>)
 80019f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019fa:	0112      	lsls	r2, r2, #4
 80019fc:	b2d2      	uxtb	r2, r2
 80019fe:	440b      	add	r3, r1
 8001a00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a04:	e00a      	b.n	8001a1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	b2da      	uxtb	r2, r3
 8001a0a:	4908      	ldr	r1, [pc, #32]	; (8001a2c <__NVIC_SetPriority+0x50>)
 8001a0c:	79fb      	ldrb	r3, [r7, #7]
 8001a0e:	f003 030f 	and.w	r3, r3, #15
 8001a12:	3b04      	subs	r3, #4
 8001a14:	0112      	lsls	r2, r2, #4
 8001a16:	b2d2      	uxtb	r2, r2
 8001a18:	440b      	add	r3, r1
 8001a1a:	761a      	strb	r2, [r3, #24]
}
 8001a1c:	bf00      	nop
 8001a1e:	370c      	adds	r7, #12
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr
 8001a28:	e000e100 	.word	0xe000e100
 8001a2c:	e000ed00 	.word	0xe000ed00

08001a30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b089      	sub	sp, #36	; 0x24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	f003 0307 	and.w	r3, r3, #7
 8001a42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a44:	69fb      	ldr	r3, [r7, #28]
 8001a46:	f1c3 0307 	rsb	r3, r3, #7
 8001a4a:	2b04      	cmp	r3, #4
 8001a4c:	bf28      	it	cs
 8001a4e:	2304      	movcs	r3, #4
 8001a50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	3304      	adds	r3, #4
 8001a56:	2b06      	cmp	r3, #6
 8001a58:	d902      	bls.n	8001a60 <NVIC_EncodePriority+0x30>
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	3b03      	subs	r3, #3
 8001a5e:	e000      	b.n	8001a62 <NVIC_EncodePriority+0x32>
 8001a60:	2300      	movs	r3, #0
 8001a62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a64:	f04f 32ff 	mov.w	r2, #4294967295
 8001a68:	69bb      	ldr	r3, [r7, #24]
 8001a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6e:	43da      	mvns	r2, r3
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	401a      	ands	r2, r3
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a78:	f04f 31ff 	mov.w	r1, #4294967295
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a82:	43d9      	mvns	r1, r3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a88:	4313      	orrs	r3, r2
         );
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3724      	adds	r7, #36	; 0x24
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
	...

08001a98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	3b01      	subs	r3, #1
 8001aa4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001aa8:	d301      	bcc.n	8001aae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e00f      	b.n	8001ace <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aae:	4a0a      	ldr	r2, [pc, #40]	; (8001ad8 <SysTick_Config+0x40>)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	3b01      	subs	r3, #1
 8001ab4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ab6:	210f      	movs	r1, #15
 8001ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8001abc:	f7ff ff8e 	bl	80019dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ac0:	4b05      	ldr	r3, [pc, #20]	; (8001ad8 <SysTick_Config+0x40>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ac6:	4b04      	ldr	r3, [pc, #16]	; (8001ad8 <SysTick_Config+0x40>)
 8001ac8:	2207      	movs	r2, #7
 8001aca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001acc:	2300      	movs	r3, #0
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	e000e010 	.word	0xe000e010

08001adc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f7ff ff47 	bl	8001978 <__NVIC_SetPriorityGrouping>
}
 8001aea:	bf00      	nop
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b086      	sub	sp, #24
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	4603      	mov	r3, r0
 8001afa:	60b9      	str	r1, [r7, #8]
 8001afc:	607a      	str	r2, [r7, #4]
 8001afe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b00:	2300      	movs	r3, #0
 8001b02:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b04:	f7ff ff5c 	bl	80019c0 <__NVIC_GetPriorityGrouping>
 8001b08:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	68b9      	ldr	r1, [r7, #8]
 8001b0e:	6978      	ldr	r0, [r7, #20]
 8001b10:	f7ff ff8e 	bl	8001a30 <NVIC_EncodePriority>
 8001b14:	4602      	mov	r2, r0
 8001b16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b1a:	4611      	mov	r1, r2
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7ff ff5d 	bl	80019dc <__NVIC_SetPriority>
}
 8001b22:	bf00      	nop
 8001b24:	3718      	adds	r7, #24
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b082      	sub	sp, #8
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f7ff ffb0 	bl	8001a98 <SysTick_Config>
 8001b38:	4603      	mov	r3, r0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
	...

08001b44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b087      	sub	sp, #28
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b52:	e17f      	b.n	8001e54 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	2101      	movs	r1, #1
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b60:	4013      	ands	r3, r2
 8001b62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	f000 8171 	beq.w	8001e4e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f003 0303 	and.w	r3, r3, #3
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d005      	beq.n	8001b84 <HAL_GPIO_Init+0x40>
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f003 0303 	and.w	r3, r3, #3
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d130      	bne.n	8001be6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	2203      	movs	r2, #3
 8001b90:	fa02 f303 	lsl.w	r3, r2, r3
 8001b94:	43db      	mvns	r3, r3
 8001b96:	693a      	ldr	r2, [r7, #16]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	68da      	ldr	r2, [r3, #12]
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	693a      	ldr	r2, [r7, #16]
 8001baa:	4313      	orrs	r3, r2
 8001bac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bba:	2201      	movs	r2, #1
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc2:	43db      	mvns	r3, r3
 8001bc4:	693a      	ldr	r2, [r7, #16]
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	091b      	lsrs	r3, r3, #4
 8001bd0:	f003 0201 	and.w	r2, r3, #1
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bda:	693a      	ldr	r2, [r7, #16]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f003 0303 	and.w	r3, r3, #3
 8001bee:	2b03      	cmp	r3, #3
 8001bf0:	d118      	bne.n	8001c24 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bf6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	43db      	mvns	r3, r3
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	4013      	ands	r3, r2
 8001c06:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	08db      	lsrs	r3, r3, #3
 8001c0e:	f003 0201 	and.w	r2, r3, #1
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	fa02 f303 	lsl.w	r3, r2, r3
 8001c18:	693a      	ldr	r2, [r7, #16]
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	693a      	ldr	r2, [r7, #16]
 8001c22:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f003 0303 	and.w	r3, r3, #3
 8001c2c:	2b03      	cmp	r3, #3
 8001c2e:	d017      	beq.n	8001c60 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	2203      	movs	r2, #3
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	4013      	ands	r3, r2
 8001c46:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	689a      	ldr	r2, [r3, #8]
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	fa02 f303 	lsl.w	r3, r2, r3
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	693a      	ldr	r2, [r7, #16]
 8001c5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f003 0303 	and.w	r3, r3, #3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d123      	bne.n	8001cb4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	08da      	lsrs	r2, r3, #3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	3208      	adds	r2, #8
 8001c74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c78:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	f003 0307 	and.w	r3, r3, #7
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	220f      	movs	r2, #15
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	691a      	ldr	r2, [r3, #16]
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	f003 0307 	and.w	r3, r3, #7
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	693a      	ldr	r2, [r7, #16]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	08da      	lsrs	r2, r3, #3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	3208      	adds	r2, #8
 8001cae:	6939      	ldr	r1, [r7, #16]
 8001cb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	2203      	movs	r2, #3
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	693a      	ldr	r2, [r7, #16]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 0203 	and.w	r2, r3, #3
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cdc:	693a      	ldr	r2, [r7, #16]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	693a      	ldr	r2, [r7, #16]
 8001ce6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	f000 80ac 	beq.w	8001e4e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cf6:	4b5f      	ldr	r3, [pc, #380]	; (8001e74 <HAL_GPIO_Init+0x330>)
 8001cf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cfa:	4a5e      	ldr	r2, [pc, #376]	; (8001e74 <HAL_GPIO_Init+0x330>)
 8001cfc:	f043 0301 	orr.w	r3, r3, #1
 8001d00:	6613      	str	r3, [r2, #96]	; 0x60
 8001d02:	4b5c      	ldr	r3, [pc, #368]	; (8001e74 <HAL_GPIO_Init+0x330>)
 8001d04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d0e:	4a5a      	ldr	r2, [pc, #360]	; (8001e78 <HAL_GPIO_Init+0x334>)
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	089b      	lsrs	r3, r3, #2
 8001d14:	3302      	adds	r3, #2
 8001d16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d1a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	f003 0303 	and.w	r3, r3, #3
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	220f      	movs	r2, #15
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001d38:	d025      	beq.n	8001d86 <HAL_GPIO_Init+0x242>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a4f      	ldr	r2, [pc, #316]	; (8001e7c <HAL_GPIO_Init+0x338>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d01f      	beq.n	8001d82 <HAL_GPIO_Init+0x23e>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a4e      	ldr	r2, [pc, #312]	; (8001e80 <HAL_GPIO_Init+0x33c>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d019      	beq.n	8001d7e <HAL_GPIO_Init+0x23a>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a4d      	ldr	r2, [pc, #308]	; (8001e84 <HAL_GPIO_Init+0x340>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d013      	beq.n	8001d7a <HAL_GPIO_Init+0x236>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a4c      	ldr	r2, [pc, #304]	; (8001e88 <HAL_GPIO_Init+0x344>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d00d      	beq.n	8001d76 <HAL_GPIO_Init+0x232>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a4b      	ldr	r2, [pc, #300]	; (8001e8c <HAL_GPIO_Init+0x348>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d007      	beq.n	8001d72 <HAL_GPIO_Init+0x22e>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a4a      	ldr	r2, [pc, #296]	; (8001e90 <HAL_GPIO_Init+0x34c>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d101      	bne.n	8001d6e <HAL_GPIO_Init+0x22a>
 8001d6a:	2306      	movs	r3, #6
 8001d6c:	e00c      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d6e:	2307      	movs	r3, #7
 8001d70:	e00a      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d72:	2305      	movs	r3, #5
 8001d74:	e008      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d76:	2304      	movs	r3, #4
 8001d78:	e006      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e004      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d7e:	2302      	movs	r3, #2
 8001d80:	e002      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d82:	2301      	movs	r3, #1
 8001d84:	e000      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d86:	2300      	movs	r3, #0
 8001d88:	697a      	ldr	r2, [r7, #20]
 8001d8a:	f002 0203 	and.w	r2, r2, #3
 8001d8e:	0092      	lsls	r2, r2, #2
 8001d90:	4093      	lsls	r3, r2
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d98:	4937      	ldr	r1, [pc, #220]	; (8001e78 <HAL_GPIO_Init+0x334>)
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	089b      	lsrs	r3, r3, #2
 8001d9e:	3302      	adds	r3, #2
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001da6:	4b3b      	ldr	r3, [pc, #236]	; (8001e94 <HAL_GPIO_Init+0x350>)
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	43db      	mvns	r3, r3
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	4013      	ands	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d003      	beq.n	8001dca <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001dca:	4a32      	ldr	r2, [pc, #200]	; (8001e94 <HAL_GPIO_Init+0x350>)
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001dd0:	4b30      	ldr	r3, [pc, #192]	; (8001e94 <HAL_GPIO_Init+0x350>)
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d003      	beq.n	8001df4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001df4:	4a27      	ldr	r2, [pc, #156]	; (8001e94 <HAL_GPIO_Init+0x350>)
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001dfa:	4b26      	ldr	r3, [pc, #152]	; (8001e94 <HAL_GPIO_Init+0x350>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	43db      	mvns	r3, r3
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	4013      	ands	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d003      	beq.n	8001e1e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e1e:	4a1d      	ldr	r2, [pc, #116]	; (8001e94 <HAL_GPIO_Init+0x350>)
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e24:	4b1b      	ldr	r3, [pc, #108]	; (8001e94 <HAL_GPIO_Init+0x350>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	4013      	ands	r3, r2
 8001e32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d003      	beq.n	8001e48 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001e40:	693a      	ldr	r2, [r7, #16]
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e48:	4a12      	ldr	r2, [pc, #72]	; (8001e94 <HAL_GPIO_Init+0x350>)
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	3301      	adds	r3, #1
 8001e52:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f47f ae78 	bne.w	8001b54 <HAL_GPIO_Init+0x10>
  }
}
 8001e64:	bf00      	nop
 8001e66:	bf00      	nop
 8001e68:	371c      	adds	r7, #28
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	40021000 	.word	0x40021000
 8001e78:	40010000 	.word	0x40010000
 8001e7c:	48000400 	.word	0x48000400
 8001e80:	48000800 	.word	0x48000800
 8001e84:	48000c00 	.word	0x48000c00
 8001e88:	48001000 	.word	0x48001000
 8001e8c:	48001400 	.word	0x48001400
 8001e90:	48001800 	.word	0x48001800
 8001e94:	40010400 	.word	0x40010400

08001e98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	807b      	strh	r3, [r7, #2]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ea8:	787b      	ldrb	r3, [r7, #1]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d003      	beq.n	8001eb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001eae:	887a      	ldrh	r2, [r7, #2]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001eb4:	e002      	b.n	8001ebc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001eb6:	887a      	ldrh	r2, [r7, #2]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ebc:	bf00      	nop
 8001ebe:	370c      	adds	r7, #12
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d101      	bne.n	8001eda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e08d      	b.n	8001ff6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d106      	bne.n	8001ef4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f7ff fa78 	bl	80013e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2224      	movs	r2, #36	; 0x24
 8001ef8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f022 0201 	bic.w	r2, r2, #1
 8001f0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685a      	ldr	r2, [r3, #4]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f18:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	689a      	ldr	r2, [r3, #8]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f28:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	68db      	ldr	r3, [r3, #12]
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d107      	bne.n	8001f42 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	689a      	ldr	r2, [r3, #8]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	e006      	b.n	8001f50 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	689a      	ldr	r2, [r3, #8]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001f4e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d108      	bne.n	8001f6a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f66:	605a      	str	r2, [r3, #4]
 8001f68:	e007      	b.n	8001f7a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f78:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	6812      	ldr	r2, [r2, #0]
 8001f84:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f88:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f8c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	68da      	ldr	r2, [r3, #12]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f9c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	691a      	ldr	r2, [r3, #16]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	695b      	ldr	r3, [r3, #20]
 8001fa6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	699b      	ldr	r3, [r3, #24]
 8001fae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	69d9      	ldr	r1, [r3, #28]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a1a      	ldr	r2, [r3, #32]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f042 0201 	orr.w	r2, r2, #1
 8001fd6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2220      	movs	r2, #32
 8001fe2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
	...

08002000 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b088      	sub	sp, #32
 8002004:	af02      	add	r7, sp, #8
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	4608      	mov	r0, r1
 800200a:	4611      	mov	r1, r2
 800200c:	461a      	mov	r2, r3
 800200e:	4603      	mov	r3, r0
 8002010:	817b      	strh	r3, [r7, #10]
 8002012:	460b      	mov	r3, r1
 8002014:	813b      	strh	r3, [r7, #8]
 8002016:	4613      	mov	r3, r2
 8002018:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002020:	b2db      	uxtb	r3, r3
 8002022:	2b20      	cmp	r3, #32
 8002024:	f040 80f9 	bne.w	800221a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002028:	6a3b      	ldr	r3, [r7, #32]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d002      	beq.n	8002034 <HAL_I2C_Mem_Write+0x34>
 800202e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002030:	2b00      	cmp	r3, #0
 8002032:	d105      	bne.n	8002040 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f44f 7200 	mov.w	r2, #512	; 0x200
 800203a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e0ed      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002046:	2b01      	cmp	r3, #1
 8002048:	d101      	bne.n	800204e <HAL_I2C_Mem_Write+0x4e>
 800204a:	2302      	movs	r3, #2
 800204c:	e0e6      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2201      	movs	r2, #1
 8002052:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002056:	f7ff fc83 	bl	8001960 <HAL_GetTick>
 800205a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	9300      	str	r3, [sp, #0]
 8002060:	2319      	movs	r3, #25
 8002062:	2201      	movs	r2, #1
 8002064:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002068:	68f8      	ldr	r0, [r7, #12]
 800206a:	f000 f955 	bl	8002318 <I2C_WaitOnFlagUntilTimeout>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e0d1      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2221      	movs	r2, #33	; 0x21
 800207c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2240      	movs	r2, #64	; 0x40
 8002084:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2200      	movs	r2, #0
 800208c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6a3a      	ldr	r2, [r7, #32]
 8002092:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002098:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2200      	movs	r2, #0
 800209e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80020a0:	88f8      	ldrh	r0, [r7, #6]
 80020a2:	893a      	ldrh	r2, [r7, #8]
 80020a4:	8979      	ldrh	r1, [r7, #10]
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	9301      	str	r3, [sp, #4]
 80020aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ac:	9300      	str	r3, [sp, #0]
 80020ae:	4603      	mov	r3, r0
 80020b0:	68f8      	ldr	r0, [r7, #12]
 80020b2:	f000 f8b9 	bl	8002228 <I2C_RequestMemoryWrite>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d005      	beq.n	80020c8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e0a9      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	2bff      	cmp	r3, #255	; 0xff
 80020d0:	d90e      	bls.n	80020f0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	22ff      	movs	r2, #255	; 0xff
 80020d6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	8979      	ldrh	r1, [r7, #10]
 80020e0:	2300      	movs	r3, #0
 80020e2:	9300      	str	r3, [sp, #0]
 80020e4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80020e8:	68f8      	ldr	r0, [r7, #12]
 80020ea:	f000 facf 	bl	800268c <I2C_TransferConfig>
 80020ee:	e00f      	b.n	8002110 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	8979      	ldrh	r1, [r7, #10]
 8002102:	2300      	movs	r3, #0
 8002104:	9300      	str	r3, [sp, #0]
 8002106:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800210a:	68f8      	ldr	r0, [r7, #12]
 800210c:	f000 fabe 	bl	800268c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002110:	697a      	ldr	r2, [r7, #20]
 8002112:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002114:	68f8      	ldr	r0, [r7, #12]
 8002116:	f000 f94e 	bl	80023b6 <I2C_WaitOnTXISFlagUntilTimeout>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e07b      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002128:	781a      	ldrb	r2, [r3, #0]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002134:	1c5a      	adds	r2, r3, #1
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800213e:	b29b      	uxth	r3, r3
 8002140:	3b01      	subs	r3, #1
 8002142:	b29a      	uxth	r2, r3
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800214c:	3b01      	subs	r3, #1
 800214e:	b29a      	uxth	r2, r3
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002158:	b29b      	uxth	r3, r3
 800215a:	2b00      	cmp	r3, #0
 800215c:	d034      	beq.n	80021c8 <HAL_I2C_Mem_Write+0x1c8>
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002162:	2b00      	cmp	r3, #0
 8002164:	d130      	bne.n	80021c8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	9300      	str	r3, [sp, #0]
 800216a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800216c:	2200      	movs	r2, #0
 800216e:	2180      	movs	r1, #128	; 0x80
 8002170:	68f8      	ldr	r0, [r7, #12]
 8002172:	f000 f8d1 	bl	8002318 <I2C_WaitOnFlagUntilTimeout>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e04d      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002184:	b29b      	uxth	r3, r3
 8002186:	2bff      	cmp	r3, #255	; 0xff
 8002188:	d90e      	bls.n	80021a8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	22ff      	movs	r2, #255	; 0xff
 800218e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002194:	b2da      	uxtb	r2, r3
 8002196:	8979      	ldrh	r1, [r7, #10]
 8002198:	2300      	movs	r3, #0
 800219a:	9300      	str	r3, [sp, #0]
 800219c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021a0:	68f8      	ldr	r0, [r7, #12]
 80021a2:	f000 fa73 	bl	800268c <I2C_TransferConfig>
 80021a6:	e00f      	b.n	80021c8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021ac:	b29a      	uxth	r2, r3
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021b6:	b2da      	uxtb	r2, r3
 80021b8:	8979      	ldrh	r1, [r7, #10]
 80021ba:	2300      	movs	r3, #0
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	f000 fa62 	bl	800268c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d19e      	bne.n	8002110 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021d2:	697a      	ldr	r2, [r7, #20]
 80021d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80021d6:	68f8      	ldr	r0, [r7, #12]
 80021d8:	f000 f934 	bl	8002444 <I2C_WaitOnSTOPFlagUntilTimeout>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e01a      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2220      	movs	r2, #32
 80021ec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	6859      	ldr	r1, [r3, #4]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	4b0a      	ldr	r3, [pc, #40]	; (8002224 <HAL_I2C_Mem_Write+0x224>)
 80021fa:	400b      	ands	r3, r1
 80021fc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2220      	movs	r2, #32
 8002202:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002216:	2300      	movs	r3, #0
 8002218:	e000      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800221a:	2302      	movs	r3, #2
  }
}
 800221c:	4618      	mov	r0, r3
 800221e:	3718      	adds	r7, #24
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	fe00e800 	.word	0xfe00e800

08002228 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b086      	sub	sp, #24
 800222c:	af02      	add	r7, sp, #8
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	4608      	mov	r0, r1
 8002232:	4611      	mov	r1, r2
 8002234:	461a      	mov	r2, r3
 8002236:	4603      	mov	r3, r0
 8002238:	817b      	strh	r3, [r7, #10]
 800223a:	460b      	mov	r3, r1
 800223c:	813b      	strh	r3, [r7, #8]
 800223e:	4613      	mov	r3, r2
 8002240:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002242:	88fb      	ldrh	r3, [r7, #6]
 8002244:	b2da      	uxtb	r2, r3
 8002246:	8979      	ldrh	r1, [r7, #10]
 8002248:	4b20      	ldr	r3, [pc, #128]	; (80022cc <I2C_RequestMemoryWrite+0xa4>)
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002250:	68f8      	ldr	r0, [r7, #12]
 8002252:	f000 fa1b 	bl	800268c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002256:	69fa      	ldr	r2, [r7, #28]
 8002258:	69b9      	ldr	r1, [r7, #24]
 800225a:	68f8      	ldr	r0, [r7, #12]
 800225c:	f000 f8ab 	bl	80023b6 <I2C_WaitOnTXISFlagUntilTimeout>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e02c      	b.n	80022c4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800226a:	88fb      	ldrh	r3, [r7, #6]
 800226c:	2b01      	cmp	r3, #1
 800226e:	d105      	bne.n	800227c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002270:	893b      	ldrh	r3, [r7, #8]
 8002272:	b2da      	uxtb	r2, r3
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	629a      	str	r2, [r3, #40]	; 0x28
 800227a:	e015      	b.n	80022a8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800227c:	893b      	ldrh	r3, [r7, #8]
 800227e:	0a1b      	lsrs	r3, r3, #8
 8002280:	b29b      	uxth	r3, r3
 8002282:	b2da      	uxtb	r2, r3
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800228a:	69fa      	ldr	r2, [r7, #28]
 800228c:	69b9      	ldr	r1, [r7, #24]
 800228e:	68f8      	ldr	r0, [r7, #12]
 8002290:	f000 f891 	bl	80023b6 <I2C_WaitOnTXISFlagUntilTimeout>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e012      	b.n	80022c4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800229e:	893b      	ldrh	r3, [r7, #8]
 80022a0:	b2da      	uxtb	r2, r3
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80022a8:	69fb      	ldr	r3, [r7, #28]
 80022aa:	9300      	str	r3, [sp, #0]
 80022ac:	69bb      	ldr	r3, [r7, #24]
 80022ae:	2200      	movs	r2, #0
 80022b0:	2180      	movs	r1, #128	; 0x80
 80022b2:	68f8      	ldr	r0, [r7, #12]
 80022b4:	f000 f830 	bl	8002318 <I2C_WaitOnFlagUntilTimeout>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e000      	b.n	80022c4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80022c2:	2300      	movs	r3, #0
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3710      	adds	r7, #16
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	80002000 	.word	0x80002000

080022d0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	699b      	ldr	r3, [r3, #24]
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	2b02      	cmp	r3, #2
 80022e4:	d103      	bne.n	80022ee <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	2200      	movs	r2, #0
 80022ec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d007      	beq.n	800230c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	699a      	ldr	r2, [r3, #24]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f042 0201 	orr.w	r2, r2, #1
 800230a:	619a      	str	r2, [r3, #24]
  }
}
 800230c:	bf00      	nop
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	603b      	str	r3, [r7, #0]
 8002324:	4613      	mov	r3, r2
 8002326:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002328:	e031      	b.n	800238e <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002330:	d02d      	beq.n	800238e <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002332:	f7ff fb15 	bl	8001960 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	683a      	ldr	r2, [r7, #0]
 800233e:	429a      	cmp	r2, r3
 8002340:	d302      	bcc.n	8002348 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d122      	bne.n	800238e <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	699a      	ldr	r2, [r3, #24]
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	4013      	ands	r3, r2
 8002352:	68ba      	ldr	r2, [r7, #8]
 8002354:	429a      	cmp	r2, r3
 8002356:	bf0c      	ite	eq
 8002358:	2301      	moveq	r3, #1
 800235a:	2300      	movne	r3, #0
 800235c:	b2db      	uxtb	r3, r3
 800235e:	461a      	mov	r2, r3
 8002360:	79fb      	ldrb	r3, [r7, #7]
 8002362:	429a      	cmp	r2, r3
 8002364:	d113      	bne.n	800238e <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800236a:	f043 0220 	orr.w	r2, r3, #32
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2220      	movs	r2, #32
 8002376:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2200      	movs	r2, #0
 800237e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2200      	movs	r2, #0
 8002386:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e00f      	b.n	80023ae <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	699a      	ldr	r2, [r3, #24]
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	4013      	ands	r3, r2
 8002398:	68ba      	ldr	r2, [r7, #8]
 800239a:	429a      	cmp	r2, r3
 800239c:	bf0c      	ite	eq
 800239e:	2301      	moveq	r3, #1
 80023a0:	2300      	movne	r3, #0
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	461a      	mov	r2, r3
 80023a6:	79fb      	ldrb	r3, [r7, #7]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d0be      	beq.n	800232a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3710      	adds	r7, #16
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}

080023b6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b084      	sub	sp, #16
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	60f8      	str	r0, [r7, #12]
 80023be:	60b9      	str	r1, [r7, #8]
 80023c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80023c2:	e033      	b.n	800242c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	68b9      	ldr	r1, [r7, #8]
 80023c8:	68f8      	ldr	r0, [r7, #12]
 80023ca:	f000 f87f 	bl	80024cc <I2C_IsErrorOccurred>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e031      	b.n	800243c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023de:	d025      	beq.n	800242c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023e0:	f7ff fabe 	bl	8001960 <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	68ba      	ldr	r2, [r7, #8]
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d302      	bcc.n	80023f6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d11a      	bne.n	800242c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	f003 0302 	and.w	r3, r3, #2
 8002400:	2b02      	cmp	r3, #2
 8002402:	d013      	beq.n	800242c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002408:	f043 0220 	orr.w	r2, r3, #32
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2220      	movs	r2, #32
 8002414:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2200      	movs	r2, #0
 800241c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e007      	b.n	800243c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	699b      	ldr	r3, [r3, #24]
 8002432:	f003 0302 	and.w	r3, r3, #2
 8002436:	2b02      	cmp	r3, #2
 8002438:	d1c4      	bne.n	80023c4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	3710      	adds	r7, #16
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	60f8      	str	r0, [r7, #12]
 800244c:	60b9      	str	r1, [r7, #8]
 800244e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002450:	e02f      	b.n	80024b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	68b9      	ldr	r1, [r7, #8]
 8002456:	68f8      	ldr	r0, [r7, #12]
 8002458:	f000 f838 	bl	80024cc <I2C_IsErrorOccurred>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e02d      	b.n	80024c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002466:	f7ff fa7b 	bl	8001960 <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	68ba      	ldr	r2, [r7, #8]
 8002472:	429a      	cmp	r2, r3
 8002474:	d302      	bcc.n	800247c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d11a      	bne.n	80024b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	699b      	ldr	r3, [r3, #24]
 8002482:	f003 0320 	and.w	r3, r3, #32
 8002486:	2b20      	cmp	r3, #32
 8002488:	d013      	beq.n	80024b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248e:	f043 0220 	orr.w	r2, r3, #32
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2220      	movs	r2, #32
 800249a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2200      	movs	r2, #0
 80024a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2200      	movs	r2, #0
 80024aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e007      	b.n	80024c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	699b      	ldr	r3, [r3, #24]
 80024b8:	f003 0320 	and.w	r3, r3, #32
 80024bc:	2b20      	cmp	r3, #32
 80024be:	d1c8      	bne.n	8002452 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3710      	adds	r7, #16
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
	...

080024cc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b08a      	sub	sp, #40	; 0x28
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024d8:	2300      	movs	r3, #0
 80024da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80024e6:	2300      	movs	r3, #0
 80024e8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80024ee:	69bb      	ldr	r3, [r7, #24]
 80024f0:	f003 0310 	and.w	r3, r3, #16
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d068      	beq.n	80025ca <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	2210      	movs	r2, #16
 80024fe:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002500:	e049      	b.n	8002596 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002508:	d045      	beq.n	8002596 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800250a:	f7ff fa29 	bl	8001960 <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	68ba      	ldr	r2, [r7, #8]
 8002516:	429a      	cmp	r2, r3
 8002518:	d302      	bcc.n	8002520 <I2C_IsErrorOccurred+0x54>
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d13a      	bne.n	8002596 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800252a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002532:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800253e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002542:	d121      	bne.n	8002588 <I2C_IsErrorOccurred+0xbc>
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800254a:	d01d      	beq.n	8002588 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800254c:	7cfb      	ldrb	r3, [r7, #19]
 800254e:	2b20      	cmp	r3, #32
 8002550:	d01a      	beq.n	8002588 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	685a      	ldr	r2, [r3, #4]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002560:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002562:	f7ff f9fd 	bl	8001960 <HAL_GetTick>
 8002566:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002568:	e00e      	b.n	8002588 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800256a:	f7ff f9f9 	bl	8001960 <HAL_GetTick>
 800256e:	4602      	mov	r2, r0
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	2b19      	cmp	r3, #25
 8002576:	d907      	bls.n	8002588 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002578:	6a3b      	ldr	r3, [r7, #32]
 800257a:	f043 0320 	orr.w	r3, r3, #32
 800257e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002586:	e006      	b.n	8002596 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	699b      	ldr	r3, [r3, #24]
 800258e:	f003 0320 	and.w	r3, r3, #32
 8002592:	2b20      	cmp	r3, #32
 8002594:	d1e9      	bne.n	800256a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	f003 0320 	and.w	r3, r3, #32
 80025a0:	2b20      	cmp	r3, #32
 80025a2:	d003      	beq.n	80025ac <I2C_IsErrorOccurred+0xe0>
 80025a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d0aa      	beq.n	8002502 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80025ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d103      	bne.n	80025bc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2220      	movs	r2, #32
 80025ba:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80025bc:	6a3b      	ldr	r3, [r7, #32]
 80025be:	f043 0304 	orr.w	r3, r3, #4
 80025c2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d00b      	beq.n	80025f4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80025dc:	6a3b      	ldr	r3, [r7, #32]
 80025de:	f043 0301 	orr.w	r3, r3, #1
 80025e2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d00b      	beq.n	8002616 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80025fe:	6a3b      	ldr	r3, [r7, #32]
 8002600:	f043 0308 	orr.w	r3, r3, #8
 8002604:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800260e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800261c:	2b00      	cmp	r3, #0
 800261e:	d00b      	beq.n	8002638 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002620:	6a3b      	ldr	r3, [r7, #32]
 8002622:	f043 0302 	orr.w	r3, r3, #2
 8002626:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002630:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002638:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800263c:	2b00      	cmp	r3, #0
 800263e:	d01c      	beq.n	800267a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002640:	68f8      	ldr	r0, [r7, #12]
 8002642:	f7ff fe45 	bl	80022d0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	6859      	ldr	r1, [r3, #4]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	4b0d      	ldr	r3, [pc, #52]	; (8002688 <I2C_IsErrorOccurred+0x1bc>)
 8002652:	400b      	ands	r3, r1
 8002654:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800265a:	6a3b      	ldr	r3, [r7, #32]
 800265c:	431a      	orrs	r2, r3
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2220      	movs	r2, #32
 8002666:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800267a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800267e:	4618      	mov	r0, r3
 8002680:	3728      	adds	r7, #40	; 0x28
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	fe00e800 	.word	0xfe00e800

0800268c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800268c:	b480      	push	{r7}
 800268e:	b087      	sub	sp, #28
 8002690:	af00      	add	r7, sp, #0
 8002692:	60f8      	str	r0, [r7, #12]
 8002694:	607b      	str	r3, [r7, #4]
 8002696:	460b      	mov	r3, r1
 8002698:	817b      	strh	r3, [r7, #10]
 800269a:	4613      	mov	r3, r2
 800269c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800269e:	897b      	ldrh	r3, [r7, #10]
 80026a0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80026a4:	7a7b      	ldrb	r3, [r7, #9]
 80026a6:	041b      	lsls	r3, r3, #16
 80026a8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80026ac:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80026b2:	6a3b      	ldr	r3, [r7, #32]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80026ba:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	685a      	ldr	r2, [r3, #4]
 80026c2:	6a3b      	ldr	r3, [r7, #32]
 80026c4:	0d5b      	lsrs	r3, r3, #21
 80026c6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80026ca:	4b08      	ldr	r3, [pc, #32]	; (80026ec <I2C_TransferConfig+0x60>)
 80026cc:	430b      	orrs	r3, r1
 80026ce:	43db      	mvns	r3, r3
 80026d0:	ea02 0103 	and.w	r1, r2, r3
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	697a      	ldr	r2, [r7, #20]
 80026da:	430a      	orrs	r2, r1
 80026dc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80026de:	bf00      	nop
 80026e0:	371c      	adds	r7, #28
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	03ff63ff 	.word	0x03ff63ff

080026f0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002700:	b2db      	uxtb	r3, r3
 8002702:	2b20      	cmp	r3, #32
 8002704:	d138      	bne.n	8002778 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800270c:	2b01      	cmp	r3, #1
 800270e:	d101      	bne.n	8002714 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002710:	2302      	movs	r3, #2
 8002712:	e032      	b.n	800277a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2224      	movs	r2, #36	; 0x24
 8002720:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f022 0201 	bic.w	r2, r2, #1
 8002732:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002742:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	6819      	ldr	r1, [r3, #0]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	683a      	ldr	r2, [r7, #0]
 8002750:	430a      	orrs	r2, r1
 8002752:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f042 0201 	orr.w	r2, r2, #1
 8002762:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2220      	movs	r2, #32
 8002768:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002774:	2300      	movs	r3, #0
 8002776:	e000      	b.n	800277a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002778:	2302      	movs	r3, #2
  }
}
 800277a:	4618      	mov	r0, r3
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr

08002786 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002786:	b480      	push	{r7}
 8002788:	b085      	sub	sp, #20
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
 800278e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002796:	b2db      	uxtb	r3, r3
 8002798:	2b20      	cmp	r3, #32
 800279a:	d139      	bne.n	8002810 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d101      	bne.n	80027aa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80027a6:	2302      	movs	r3, #2
 80027a8:	e033      	b.n	8002812 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2201      	movs	r2, #1
 80027ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2224      	movs	r2, #36	; 0x24
 80027b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 0201 	bic.w	r2, r2, #1
 80027c8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80027d8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	021b      	lsls	r3, r3, #8
 80027de:	68fa      	ldr	r2, [r7, #12]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f042 0201 	orr.w	r2, r2, #1
 80027fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2220      	movs	r2, #32
 8002800:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800280c:	2300      	movs	r3, #0
 800280e:	e000      	b.n	8002812 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002810:	2302      	movs	r3, #2
  }
}
 8002812:	4618      	mov	r0, r3
 8002814:	3714      	adds	r7, #20
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
	...

08002820 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002824:	4b04      	ldr	r3, [pc, #16]	; (8002838 <HAL_PWREx_GetVoltageRange+0x18>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800282c:	4618      	mov	r0, r3
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	40007000 	.word	0x40007000

0800283c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800283c:	b480      	push	{r7}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800284a:	d130      	bne.n	80028ae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800284c:	4b23      	ldr	r3, [pc, #140]	; (80028dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002854:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002858:	d038      	beq.n	80028cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800285a:	4b20      	ldr	r3, [pc, #128]	; (80028dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002862:	4a1e      	ldr	r2, [pc, #120]	; (80028dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002864:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002868:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800286a:	4b1d      	ldr	r3, [pc, #116]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2232      	movs	r2, #50	; 0x32
 8002870:	fb02 f303 	mul.w	r3, r2, r3
 8002874:	4a1b      	ldr	r2, [pc, #108]	; (80028e4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002876:	fba2 2303 	umull	r2, r3, r2, r3
 800287a:	0c9b      	lsrs	r3, r3, #18
 800287c:	3301      	adds	r3, #1
 800287e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002880:	e002      	b.n	8002888 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	3b01      	subs	r3, #1
 8002886:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002888:	4b14      	ldr	r3, [pc, #80]	; (80028dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800288a:	695b      	ldr	r3, [r3, #20]
 800288c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002890:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002894:	d102      	bne.n	800289c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d1f2      	bne.n	8002882 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800289c:	4b0f      	ldr	r3, [pc, #60]	; (80028dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800289e:	695b      	ldr	r3, [r3, #20]
 80028a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028a8:	d110      	bne.n	80028cc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e00f      	b.n	80028ce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80028ae:	4b0b      	ldr	r3, [pc, #44]	; (80028dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80028b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028ba:	d007      	beq.n	80028cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80028bc:	4b07      	ldr	r3, [pc, #28]	; (80028dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80028c4:	4a05      	ldr	r2, [pc, #20]	; (80028dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028ca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3714      	adds	r7, #20
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	40007000 	.word	0x40007000
 80028e0:	20000000 	.word	0x20000000
 80028e4:	431bde83 	.word	0x431bde83

080028e8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b088      	sub	sp, #32
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d101      	bne.n	80028fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e3ca      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028fa:	4b97      	ldr	r3, [pc, #604]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f003 030c 	and.w	r3, r3, #12
 8002902:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002904:	4b94      	ldr	r3, [pc, #592]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	f003 0303 	and.w	r3, r3, #3
 800290c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0310 	and.w	r3, r3, #16
 8002916:	2b00      	cmp	r3, #0
 8002918:	f000 80e4 	beq.w	8002ae4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d007      	beq.n	8002932 <HAL_RCC_OscConfig+0x4a>
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	2b0c      	cmp	r3, #12
 8002926:	f040 808b 	bne.w	8002a40 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	2b01      	cmp	r3, #1
 800292e:	f040 8087 	bne.w	8002a40 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002932:	4b89      	ldr	r3, [pc, #548]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0302 	and.w	r3, r3, #2
 800293a:	2b00      	cmp	r3, #0
 800293c:	d005      	beq.n	800294a <HAL_RCC_OscConfig+0x62>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	699b      	ldr	r3, [r3, #24]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d101      	bne.n	800294a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e3a2      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6a1a      	ldr	r2, [r3, #32]
 800294e:	4b82      	ldr	r3, [pc, #520]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0308 	and.w	r3, r3, #8
 8002956:	2b00      	cmp	r3, #0
 8002958:	d004      	beq.n	8002964 <HAL_RCC_OscConfig+0x7c>
 800295a:	4b7f      	ldr	r3, [pc, #508]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002962:	e005      	b.n	8002970 <HAL_RCC_OscConfig+0x88>
 8002964:	4b7c      	ldr	r3, [pc, #496]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002966:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800296a:	091b      	lsrs	r3, r3, #4
 800296c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002970:	4293      	cmp	r3, r2
 8002972:	d223      	bcs.n	80029bc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6a1b      	ldr	r3, [r3, #32]
 8002978:	4618      	mov	r0, r3
 800297a:	f000 fd55 	bl	8003428 <RCC_SetFlashLatencyFromMSIRange>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e383      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002988:	4b73      	ldr	r3, [pc, #460]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a72      	ldr	r2, [pc, #456]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 800298e:	f043 0308 	orr.w	r3, r3, #8
 8002992:	6013      	str	r3, [r2, #0]
 8002994:	4b70      	ldr	r3, [pc, #448]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6a1b      	ldr	r3, [r3, #32]
 80029a0:	496d      	ldr	r1, [pc, #436]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 80029a2:	4313      	orrs	r3, r2
 80029a4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029a6:	4b6c      	ldr	r3, [pc, #432]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	69db      	ldr	r3, [r3, #28]
 80029b2:	021b      	lsls	r3, r3, #8
 80029b4:	4968      	ldr	r1, [pc, #416]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	604b      	str	r3, [r1, #4]
 80029ba:	e025      	b.n	8002a08 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029bc:	4b66      	ldr	r3, [pc, #408]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a65      	ldr	r2, [pc, #404]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 80029c2:	f043 0308 	orr.w	r3, r3, #8
 80029c6:	6013      	str	r3, [r2, #0]
 80029c8:	4b63      	ldr	r3, [pc, #396]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a1b      	ldr	r3, [r3, #32]
 80029d4:	4960      	ldr	r1, [pc, #384]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 80029d6:	4313      	orrs	r3, r2
 80029d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029da:	4b5f      	ldr	r3, [pc, #380]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	021b      	lsls	r3, r3, #8
 80029e8:	495b      	ldr	r1, [pc, #364]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 80029ea:	4313      	orrs	r3, r2
 80029ec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d109      	bne.n	8002a08 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a1b      	ldr	r3, [r3, #32]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f000 fd15 	bl	8003428 <RCC_SetFlashLatencyFromMSIRange>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e343      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a08:	f000 fc4a 	bl	80032a0 <HAL_RCC_GetSysClockFreq>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	4b52      	ldr	r3, [pc, #328]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	091b      	lsrs	r3, r3, #4
 8002a14:	f003 030f 	and.w	r3, r3, #15
 8002a18:	4950      	ldr	r1, [pc, #320]	; (8002b5c <HAL_RCC_OscConfig+0x274>)
 8002a1a:	5ccb      	ldrb	r3, [r1, r3]
 8002a1c:	f003 031f 	and.w	r3, r3, #31
 8002a20:	fa22 f303 	lsr.w	r3, r2, r3
 8002a24:	4a4e      	ldr	r2, [pc, #312]	; (8002b60 <HAL_RCC_OscConfig+0x278>)
 8002a26:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002a28:	4b4e      	ldr	r3, [pc, #312]	; (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7fe ff47 	bl	80018c0 <HAL_InitTick>
 8002a32:	4603      	mov	r3, r0
 8002a34:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002a36:	7bfb      	ldrb	r3, [r7, #15]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d052      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002a3c:	7bfb      	ldrb	r3, [r7, #15]
 8002a3e:	e327      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d032      	beq.n	8002aae <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a48:	4b43      	ldr	r3, [pc, #268]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a42      	ldr	r2, [pc, #264]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002a4e:	f043 0301 	orr.w	r3, r3, #1
 8002a52:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a54:	f7fe ff84 	bl	8001960 <HAL_GetTick>
 8002a58:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a5a:	e008      	b.n	8002a6e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a5c:	f7fe ff80 	bl	8001960 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e310      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a6e:	4b3a      	ldr	r3, [pc, #232]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d0f0      	beq.n	8002a5c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a7a:	4b37      	ldr	r3, [pc, #220]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a36      	ldr	r2, [pc, #216]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002a80:	f043 0308 	orr.w	r3, r3, #8
 8002a84:	6013      	str	r3, [r2, #0]
 8002a86:	4b34      	ldr	r3, [pc, #208]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6a1b      	ldr	r3, [r3, #32]
 8002a92:	4931      	ldr	r1, [pc, #196]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a98:	4b2f      	ldr	r3, [pc, #188]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	69db      	ldr	r3, [r3, #28]
 8002aa4:	021b      	lsls	r3, r3, #8
 8002aa6:	492c      	ldr	r1, [pc, #176]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	604b      	str	r3, [r1, #4]
 8002aac:	e01a      	b.n	8002ae4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002aae:	4b2a      	ldr	r3, [pc, #168]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a29      	ldr	r2, [pc, #164]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002ab4:	f023 0301 	bic.w	r3, r3, #1
 8002ab8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002aba:	f7fe ff51 	bl	8001960 <HAL_GetTick>
 8002abe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ac0:	e008      	b.n	8002ad4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ac2:	f7fe ff4d 	bl	8001960 <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d901      	bls.n	8002ad4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	e2dd      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ad4:	4b20      	ldr	r3, [pc, #128]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0302 	and.w	r3, r3, #2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d1f0      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x1da>
 8002ae0:	e000      	b.n	8002ae4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ae2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0301 	and.w	r3, r3, #1
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d074      	beq.n	8002bda <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	2b08      	cmp	r3, #8
 8002af4:	d005      	beq.n	8002b02 <HAL_RCC_OscConfig+0x21a>
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	2b0c      	cmp	r3, #12
 8002afa:	d10e      	bne.n	8002b1a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	2b03      	cmp	r3, #3
 8002b00:	d10b      	bne.n	8002b1a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b02:	4b15      	ldr	r3, [pc, #84]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d064      	beq.n	8002bd8 <HAL_RCC_OscConfig+0x2f0>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d160      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e2ba      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b22:	d106      	bne.n	8002b32 <HAL_RCC_OscConfig+0x24a>
 8002b24:	4b0c      	ldr	r3, [pc, #48]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a0b      	ldr	r2, [pc, #44]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002b2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b2e:	6013      	str	r3, [r2, #0]
 8002b30:	e026      	b.n	8002b80 <HAL_RCC_OscConfig+0x298>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b3a:	d115      	bne.n	8002b68 <HAL_RCC_OscConfig+0x280>
 8002b3c:	4b06      	ldr	r3, [pc, #24]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a05      	ldr	r2, [pc, #20]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002b42:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b46:	6013      	str	r3, [r2, #0]
 8002b48:	4b03      	ldr	r3, [pc, #12]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a02      	ldr	r2, [pc, #8]	; (8002b58 <HAL_RCC_OscConfig+0x270>)
 8002b4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b52:	6013      	str	r3, [r2, #0]
 8002b54:	e014      	b.n	8002b80 <HAL_RCC_OscConfig+0x298>
 8002b56:	bf00      	nop
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	080082ac 	.word	0x080082ac
 8002b60:	20000000 	.word	0x20000000
 8002b64:	20000004 	.word	0x20000004
 8002b68:	4ba0      	ldr	r3, [pc, #640]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a9f      	ldr	r2, [pc, #636]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002b6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b72:	6013      	str	r3, [r2, #0]
 8002b74:	4b9d      	ldr	r3, [pc, #628]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a9c      	ldr	r2, [pc, #624]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002b7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d013      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b88:	f7fe feea 	bl	8001960 <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b8e:	e008      	b.n	8002ba2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b90:	f7fe fee6 	bl	8001960 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b64      	cmp	r3, #100	; 0x64
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e276      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ba2:	4b92      	ldr	r3, [pc, #584]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d0f0      	beq.n	8002b90 <HAL_RCC_OscConfig+0x2a8>
 8002bae:	e014      	b.n	8002bda <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb0:	f7fe fed6 	bl	8001960 <HAL_GetTick>
 8002bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bb6:	e008      	b.n	8002bca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bb8:	f7fe fed2 	bl	8001960 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b64      	cmp	r3, #100	; 0x64
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e262      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bca:	4b88      	ldr	r3, [pc, #544]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d1f0      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x2d0>
 8002bd6:	e000      	b.n	8002bda <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d060      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002be6:	69bb      	ldr	r3, [r7, #24]
 8002be8:	2b04      	cmp	r3, #4
 8002bea:	d005      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x310>
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	2b0c      	cmp	r3, #12
 8002bf0:	d119      	bne.n	8002c26 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	2b02      	cmp	r3, #2
 8002bf6:	d116      	bne.n	8002c26 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bf8:	4b7c      	ldr	r3, [pc, #496]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d005      	beq.n	8002c10 <HAL_RCC_OscConfig+0x328>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d101      	bne.n	8002c10 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e23f      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c10:	4b76      	ldr	r3, [pc, #472]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	691b      	ldr	r3, [r3, #16]
 8002c1c:	061b      	lsls	r3, r3, #24
 8002c1e:	4973      	ldr	r1, [pc, #460]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002c20:	4313      	orrs	r3, r2
 8002c22:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c24:	e040      	b.n	8002ca8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d023      	beq.n	8002c76 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c2e:	4b6f      	ldr	r3, [pc, #444]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a6e      	ldr	r2, [pc, #440]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002c34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c3a:	f7fe fe91 	bl	8001960 <HAL_GetTick>
 8002c3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c40:	e008      	b.n	8002c54 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c42:	f7fe fe8d 	bl	8001960 <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d901      	bls.n	8002c54 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e21d      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c54:	4b65      	ldr	r3, [pc, #404]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d0f0      	beq.n	8002c42 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c60:	4b62      	ldr	r3, [pc, #392]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	061b      	lsls	r3, r3, #24
 8002c6e:	495f      	ldr	r1, [pc, #380]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002c70:	4313      	orrs	r3, r2
 8002c72:	604b      	str	r3, [r1, #4]
 8002c74:	e018      	b.n	8002ca8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c76:	4b5d      	ldr	r3, [pc, #372]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a5c      	ldr	r2, [pc, #368]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002c7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c82:	f7fe fe6d 	bl	8001960 <HAL_GetTick>
 8002c86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c88:	e008      	b.n	8002c9c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c8a:	f7fe fe69 	bl	8001960 <HAL_GetTick>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d901      	bls.n	8002c9c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e1f9      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c9c:	4b53      	ldr	r3, [pc, #332]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d1f0      	bne.n	8002c8a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0308 	and.w	r3, r3, #8
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d03c      	beq.n	8002d2e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	695b      	ldr	r3, [r3, #20]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d01c      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cbc:	4b4b      	ldr	r3, [pc, #300]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002cbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cc2:	4a4a      	ldr	r2, [pc, #296]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002cc4:	f043 0301 	orr.w	r3, r3, #1
 8002cc8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ccc:	f7fe fe48 	bl	8001960 <HAL_GetTick>
 8002cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cd2:	e008      	b.n	8002ce6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cd4:	f7fe fe44 	bl	8001960 <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d901      	bls.n	8002ce6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e1d4      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ce6:	4b41      	ldr	r3, [pc, #260]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002ce8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cec:	f003 0302 	and.w	r3, r3, #2
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d0ef      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x3ec>
 8002cf4:	e01b      	b.n	8002d2e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cf6:	4b3d      	ldr	r3, [pc, #244]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002cf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cfc:	4a3b      	ldr	r2, [pc, #236]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002cfe:	f023 0301 	bic.w	r3, r3, #1
 8002d02:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d06:	f7fe fe2b 	bl	8001960 <HAL_GetTick>
 8002d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d0c:	e008      	b.n	8002d20 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d0e:	f7fe fe27 	bl	8001960 <HAL_GetTick>
 8002d12:	4602      	mov	r2, r0
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d901      	bls.n	8002d20 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	e1b7      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d20:	4b32      	ldr	r3, [pc, #200]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002d22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d26:	f003 0302 	and.w	r3, r3, #2
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d1ef      	bne.n	8002d0e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 0304 	and.w	r3, r3, #4
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	f000 80a6 	beq.w	8002e88 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002d40:	4b2a      	ldr	r3, [pc, #168]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002d42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d10d      	bne.n	8002d68 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d4c:	4b27      	ldr	r3, [pc, #156]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002d4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d50:	4a26      	ldr	r2, [pc, #152]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002d52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d56:	6593      	str	r3, [r2, #88]	; 0x58
 8002d58:	4b24      	ldr	r3, [pc, #144]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002d5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d60:	60bb      	str	r3, [r7, #8]
 8002d62:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d64:	2301      	movs	r3, #1
 8002d66:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d68:	4b21      	ldr	r3, [pc, #132]	; (8002df0 <HAL_RCC_OscConfig+0x508>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d118      	bne.n	8002da6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d74:	4b1e      	ldr	r3, [pc, #120]	; (8002df0 <HAL_RCC_OscConfig+0x508>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a1d      	ldr	r2, [pc, #116]	; (8002df0 <HAL_RCC_OscConfig+0x508>)
 8002d7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d7e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d80:	f7fe fdee 	bl	8001960 <HAL_GetTick>
 8002d84:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d86:	e008      	b.n	8002d9a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d88:	f7fe fdea 	bl	8001960 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d901      	bls.n	8002d9a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	e17a      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d9a:	4b15      	ldr	r3, [pc, #84]	; (8002df0 <HAL_RCC_OscConfig+0x508>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d0f0      	beq.n	8002d88 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d108      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x4d8>
 8002dae:	4b0f      	ldr	r3, [pc, #60]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002db4:	4a0d      	ldr	r2, [pc, #52]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002db6:	f043 0301 	orr.w	r3, r3, #1
 8002dba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002dbe:	e029      	b.n	8002e14 <HAL_RCC_OscConfig+0x52c>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	2b05      	cmp	r3, #5
 8002dc6:	d115      	bne.n	8002df4 <HAL_RCC_OscConfig+0x50c>
 8002dc8:	4b08      	ldr	r3, [pc, #32]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dce:	4a07      	ldr	r2, [pc, #28]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002dd0:	f043 0304 	orr.w	r3, r3, #4
 8002dd4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002dd8:	4b04      	ldr	r3, [pc, #16]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dde:	4a03      	ldr	r2, [pc, #12]	; (8002dec <HAL_RCC_OscConfig+0x504>)
 8002de0:	f043 0301 	orr.w	r3, r3, #1
 8002de4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002de8:	e014      	b.n	8002e14 <HAL_RCC_OscConfig+0x52c>
 8002dea:	bf00      	nop
 8002dec:	40021000 	.word	0x40021000
 8002df0:	40007000 	.word	0x40007000
 8002df4:	4b9c      	ldr	r3, [pc, #624]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dfa:	4a9b      	ldr	r2, [pc, #620]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002dfc:	f023 0301 	bic.w	r3, r3, #1
 8002e00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e04:	4b98      	ldr	r3, [pc, #608]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002e06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e0a:	4a97      	ldr	r2, [pc, #604]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002e0c:	f023 0304 	bic.w	r3, r3, #4
 8002e10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d016      	beq.n	8002e4a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e1c:	f7fe fda0 	bl	8001960 <HAL_GetTick>
 8002e20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e22:	e00a      	b.n	8002e3a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e24:	f7fe fd9c 	bl	8001960 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e12a      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e3a:	4b8b      	ldr	r3, [pc, #556]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d0ed      	beq.n	8002e24 <HAL_RCC_OscConfig+0x53c>
 8002e48:	e015      	b.n	8002e76 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e4a:	f7fe fd89 	bl	8001960 <HAL_GetTick>
 8002e4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e50:	e00a      	b.n	8002e68 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e52:	f7fe fd85 	bl	8001960 <HAL_GetTick>
 8002e56:	4602      	mov	r2, r0
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d901      	bls.n	8002e68 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	e113      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e68:	4b7f      	ldr	r3, [pc, #508]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002e6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e6e:	f003 0302 	and.w	r3, r3, #2
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d1ed      	bne.n	8002e52 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e76:	7ffb      	ldrb	r3, [r7, #31]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d105      	bne.n	8002e88 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e7c:	4b7a      	ldr	r3, [pc, #488]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002e7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e80:	4a79      	ldr	r2, [pc, #484]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002e82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e86:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	f000 80fe 	beq.w	800308e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	f040 80d0 	bne.w	800303c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002e9c:	4b72      	ldr	r3, [pc, #456]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	f003 0203 	and.w	r2, r3, #3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d130      	bne.n	8002f12 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d127      	bne.n	8002f12 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ecc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d11f      	bne.n	8002f12 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002edc:	2a07      	cmp	r2, #7
 8002ede:	bf14      	ite	ne
 8002ee0:	2201      	movne	r2, #1
 8002ee2:	2200      	moveq	r2, #0
 8002ee4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d113      	bne.n	8002f12 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ef4:	085b      	lsrs	r3, r3, #1
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d109      	bne.n	8002f12 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f08:	085b      	lsrs	r3, r3, #1
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d06e      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f12:	69bb      	ldr	r3, [r7, #24]
 8002f14:	2b0c      	cmp	r3, #12
 8002f16:	d069      	beq.n	8002fec <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002f18:	4b53      	ldr	r3, [pc, #332]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d105      	bne.n	8002f30 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002f24:	4b50      	ldr	r3, [pc, #320]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d001      	beq.n	8002f34 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e0ad      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002f34:	4b4c      	ldr	r3, [pc, #304]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a4b      	ldr	r2, [pc, #300]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002f3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f3e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f40:	f7fe fd0e 	bl	8001960 <HAL_GetTick>
 8002f44:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f46:	e008      	b.n	8002f5a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f48:	f7fe fd0a 	bl	8001960 <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d901      	bls.n	8002f5a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e09a      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f5a:	4b43      	ldr	r3, [pc, #268]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d1f0      	bne.n	8002f48 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f66:	4b40      	ldr	r3, [pc, #256]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002f68:	68da      	ldr	r2, [r3, #12]
 8002f6a:	4b40      	ldr	r3, [pc, #256]	; (800306c <HAL_RCC_OscConfig+0x784>)
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002f76:	3a01      	subs	r2, #1
 8002f78:	0112      	lsls	r2, r2, #4
 8002f7a:	4311      	orrs	r1, r2
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002f80:	0212      	lsls	r2, r2, #8
 8002f82:	4311      	orrs	r1, r2
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002f88:	0852      	lsrs	r2, r2, #1
 8002f8a:	3a01      	subs	r2, #1
 8002f8c:	0552      	lsls	r2, r2, #21
 8002f8e:	4311      	orrs	r1, r2
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002f94:	0852      	lsrs	r2, r2, #1
 8002f96:	3a01      	subs	r2, #1
 8002f98:	0652      	lsls	r2, r2, #25
 8002f9a:	4311      	orrs	r1, r2
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002fa0:	0912      	lsrs	r2, r2, #4
 8002fa2:	0452      	lsls	r2, r2, #17
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	4930      	ldr	r1, [pc, #192]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002fac:	4b2e      	ldr	r3, [pc, #184]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a2d      	ldr	r2, [pc, #180]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002fb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fb6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002fb8:	4b2b      	ldr	r3, [pc, #172]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	4a2a      	ldr	r2, [pc, #168]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002fbe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fc2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002fc4:	f7fe fccc 	bl	8001960 <HAL_GetTick>
 8002fc8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fcc:	f7fe fcc8 	bl	8001960 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e058      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fde:	4b22      	ldr	r3, [pc, #136]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d0f0      	beq.n	8002fcc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002fea:	e050      	b.n	800308e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e04f      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ff0:	4b1d      	ldr	r3, [pc, #116]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d148      	bne.n	800308e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002ffc:	4b1a      	ldr	r3, [pc, #104]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a19      	ldr	r2, [pc, #100]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8003002:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003006:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003008:	4b17      	ldr	r3, [pc, #92]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	4a16      	ldr	r2, [pc, #88]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 800300e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003012:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003014:	f7fe fca4 	bl	8001960 <HAL_GetTick>
 8003018:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800301a:	e008      	b.n	800302e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800301c:	f7fe fca0 	bl	8001960 <HAL_GetTick>
 8003020:	4602      	mov	r2, r0
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	2b02      	cmp	r3, #2
 8003028:	d901      	bls.n	800302e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800302a:	2303      	movs	r3, #3
 800302c:	e030      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800302e:	4b0e      	ldr	r3, [pc, #56]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d0f0      	beq.n	800301c <HAL_RCC_OscConfig+0x734>
 800303a:	e028      	b.n	800308e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	2b0c      	cmp	r3, #12
 8003040:	d023      	beq.n	800308a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003042:	4b09      	ldr	r3, [pc, #36]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a08      	ldr	r2, [pc, #32]	; (8003068 <HAL_RCC_OscConfig+0x780>)
 8003048:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800304c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800304e:	f7fe fc87 	bl	8001960 <HAL_GetTick>
 8003052:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003054:	e00c      	b.n	8003070 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003056:	f7fe fc83 	bl	8001960 <HAL_GetTick>
 800305a:	4602      	mov	r2, r0
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	2b02      	cmp	r3, #2
 8003062:	d905      	bls.n	8003070 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e013      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
 8003068:	40021000 	.word	0x40021000
 800306c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003070:	4b09      	ldr	r3, [pc, #36]	; (8003098 <HAL_RCC_OscConfig+0x7b0>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d1ec      	bne.n	8003056 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800307c:	4b06      	ldr	r3, [pc, #24]	; (8003098 <HAL_RCC_OscConfig+0x7b0>)
 800307e:	68da      	ldr	r2, [r3, #12]
 8003080:	4905      	ldr	r1, [pc, #20]	; (8003098 <HAL_RCC_OscConfig+0x7b0>)
 8003082:	4b06      	ldr	r3, [pc, #24]	; (800309c <HAL_RCC_OscConfig+0x7b4>)
 8003084:	4013      	ands	r3, r2
 8003086:	60cb      	str	r3, [r1, #12]
 8003088:	e001      	b.n	800308e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e000      	b.n	8003090 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800308e:	2300      	movs	r3, #0
}
 8003090:	4618      	mov	r0, r3
 8003092:	3720      	adds	r7, #32
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	40021000 	.word	0x40021000
 800309c:	feeefffc 	.word	0xfeeefffc

080030a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d101      	bne.n	80030b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e0e7      	b.n	8003284 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030b4:	4b75      	ldr	r3, [pc, #468]	; (800328c <HAL_RCC_ClockConfig+0x1ec>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0307 	and.w	r3, r3, #7
 80030bc:	683a      	ldr	r2, [r7, #0]
 80030be:	429a      	cmp	r2, r3
 80030c0:	d910      	bls.n	80030e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c2:	4b72      	ldr	r3, [pc, #456]	; (800328c <HAL_RCC_ClockConfig+0x1ec>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f023 0207 	bic.w	r2, r3, #7
 80030ca:	4970      	ldr	r1, [pc, #448]	; (800328c <HAL_RCC_ClockConfig+0x1ec>)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030d2:	4b6e      	ldr	r3, [pc, #440]	; (800328c <HAL_RCC_ClockConfig+0x1ec>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0307 	and.w	r3, r3, #7
 80030da:	683a      	ldr	r2, [r7, #0]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d001      	beq.n	80030e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e0cf      	b.n	8003284 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0302 	and.w	r3, r3, #2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d010      	beq.n	8003112 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	689a      	ldr	r2, [r3, #8]
 80030f4:	4b66      	ldr	r3, [pc, #408]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d908      	bls.n	8003112 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003100:	4b63      	ldr	r3, [pc, #396]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	4960      	ldr	r1, [pc, #384]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 800310e:	4313      	orrs	r3, r2
 8003110:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0301 	and.w	r3, r3, #1
 800311a:	2b00      	cmp	r3, #0
 800311c:	d04c      	beq.n	80031b8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	2b03      	cmp	r3, #3
 8003124:	d107      	bne.n	8003136 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003126:	4b5a      	ldr	r3, [pc, #360]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d121      	bne.n	8003176 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e0a6      	b.n	8003284 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	2b02      	cmp	r3, #2
 800313c:	d107      	bne.n	800314e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800313e:	4b54      	ldr	r3, [pc, #336]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d115      	bne.n	8003176 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e09a      	b.n	8003284 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d107      	bne.n	8003166 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003156:	4b4e      	ldr	r3, [pc, #312]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 0302 	and.w	r3, r3, #2
 800315e:	2b00      	cmp	r3, #0
 8003160:	d109      	bne.n	8003176 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e08e      	b.n	8003284 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003166:	4b4a      	ldr	r3, [pc, #296]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800316e:	2b00      	cmp	r3, #0
 8003170:	d101      	bne.n	8003176 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e086      	b.n	8003284 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003176:	4b46      	ldr	r3, [pc, #280]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	f023 0203 	bic.w	r2, r3, #3
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	4943      	ldr	r1, [pc, #268]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 8003184:	4313      	orrs	r3, r2
 8003186:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003188:	f7fe fbea 	bl	8001960 <HAL_GetTick>
 800318c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800318e:	e00a      	b.n	80031a6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003190:	f7fe fbe6 	bl	8001960 <HAL_GetTick>
 8003194:	4602      	mov	r2, r0
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	f241 3288 	movw	r2, #5000	; 0x1388
 800319e:	4293      	cmp	r3, r2
 80031a0:	d901      	bls.n	80031a6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e06e      	b.n	8003284 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031a6:	4b3a      	ldr	r3, [pc, #232]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	f003 020c 	and.w	r2, r3, #12
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d1eb      	bne.n	8003190 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0302 	and.w	r3, r3, #2
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d010      	beq.n	80031e6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689a      	ldr	r2, [r3, #8]
 80031c8:	4b31      	ldr	r3, [pc, #196]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d208      	bcs.n	80031e6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031d4:	4b2e      	ldr	r3, [pc, #184]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	492b      	ldr	r1, [pc, #172]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 80031e2:	4313      	orrs	r3, r2
 80031e4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031e6:	4b29      	ldr	r3, [pc, #164]	; (800328c <HAL_RCC_ClockConfig+0x1ec>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0307 	and.w	r3, r3, #7
 80031ee:	683a      	ldr	r2, [r7, #0]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d210      	bcs.n	8003216 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031f4:	4b25      	ldr	r3, [pc, #148]	; (800328c <HAL_RCC_ClockConfig+0x1ec>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f023 0207 	bic.w	r2, r3, #7
 80031fc:	4923      	ldr	r1, [pc, #140]	; (800328c <HAL_RCC_ClockConfig+0x1ec>)
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	4313      	orrs	r3, r2
 8003202:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003204:	4b21      	ldr	r3, [pc, #132]	; (800328c <HAL_RCC_ClockConfig+0x1ec>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0307 	and.w	r3, r3, #7
 800320c:	683a      	ldr	r2, [r7, #0]
 800320e:	429a      	cmp	r2, r3
 8003210:	d001      	beq.n	8003216 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e036      	b.n	8003284 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0304 	and.w	r3, r3, #4
 800321e:	2b00      	cmp	r3, #0
 8003220:	d008      	beq.n	8003234 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003222:	4b1b      	ldr	r3, [pc, #108]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	4918      	ldr	r1, [pc, #96]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 8003230:	4313      	orrs	r3, r2
 8003232:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0308 	and.w	r3, r3, #8
 800323c:	2b00      	cmp	r3, #0
 800323e:	d009      	beq.n	8003254 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003240:	4b13      	ldr	r3, [pc, #76]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	691b      	ldr	r3, [r3, #16]
 800324c:	00db      	lsls	r3, r3, #3
 800324e:	4910      	ldr	r1, [pc, #64]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 8003250:	4313      	orrs	r3, r2
 8003252:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003254:	f000 f824 	bl	80032a0 <HAL_RCC_GetSysClockFreq>
 8003258:	4602      	mov	r2, r0
 800325a:	4b0d      	ldr	r3, [pc, #52]	; (8003290 <HAL_RCC_ClockConfig+0x1f0>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	091b      	lsrs	r3, r3, #4
 8003260:	f003 030f 	and.w	r3, r3, #15
 8003264:	490b      	ldr	r1, [pc, #44]	; (8003294 <HAL_RCC_ClockConfig+0x1f4>)
 8003266:	5ccb      	ldrb	r3, [r1, r3]
 8003268:	f003 031f 	and.w	r3, r3, #31
 800326c:	fa22 f303 	lsr.w	r3, r2, r3
 8003270:	4a09      	ldr	r2, [pc, #36]	; (8003298 <HAL_RCC_ClockConfig+0x1f8>)
 8003272:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003274:	4b09      	ldr	r3, [pc, #36]	; (800329c <HAL_RCC_ClockConfig+0x1fc>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4618      	mov	r0, r3
 800327a:	f7fe fb21 	bl	80018c0 <HAL_InitTick>
 800327e:	4603      	mov	r3, r0
 8003280:	72fb      	strb	r3, [r7, #11]

  return status;
 8003282:	7afb      	ldrb	r3, [r7, #11]
}
 8003284:	4618      	mov	r0, r3
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	40022000 	.word	0x40022000
 8003290:	40021000 	.word	0x40021000
 8003294:	080082ac 	.word	0x080082ac
 8003298:	20000000 	.word	0x20000000
 800329c:	20000004 	.word	0x20000004

080032a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b089      	sub	sp, #36	; 0x24
 80032a4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80032a6:	2300      	movs	r3, #0
 80032a8:	61fb      	str	r3, [r7, #28]
 80032aa:	2300      	movs	r3, #0
 80032ac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032ae:	4b3e      	ldr	r3, [pc, #248]	; (80033a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f003 030c 	and.w	r3, r3, #12
 80032b6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032b8:	4b3b      	ldr	r3, [pc, #236]	; (80033a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	f003 0303 	and.w	r3, r3, #3
 80032c0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d005      	beq.n	80032d4 <HAL_RCC_GetSysClockFreq+0x34>
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	2b0c      	cmp	r3, #12
 80032cc:	d121      	bne.n	8003312 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d11e      	bne.n	8003312 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80032d4:	4b34      	ldr	r3, [pc, #208]	; (80033a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0308 	and.w	r3, r3, #8
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d107      	bne.n	80032f0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80032e0:	4b31      	ldr	r3, [pc, #196]	; (80033a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80032e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032e6:	0a1b      	lsrs	r3, r3, #8
 80032e8:	f003 030f 	and.w	r3, r3, #15
 80032ec:	61fb      	str	r3, [r7, #28]
 80032ee:	e005      	b.n	80032fc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80032f0:	4b2d      	ldr	r3, [pc, #180]	; (80033a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	091b      	lsrs	r3, r3, #4
 80032f6:	f003 030f 	and.w	r3, r3, #15
 80032fa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80032fc:	4a2b      	ldr	r2, [pc, #172]	; (80033ac <HAL_RCC_GetSysClockFreq+0x10c>)
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003304:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d10d      	bne.n	8003328 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003310:	e00a      	b.n	8003328 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	2b04      	cmp	r3, #4
 8003316:	d102      	bne.n	800331e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003318:	4b25      	ldr	r3, [pc, #148]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x110>)
 800331a:	61bb      	str	r3, [r7, #24]
 800331c:	e004      	b.n	8003328 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	2b08      	cmp	r3, #8
 8003322:	d101      	bne.n	8003328 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003324:	4b23      	ldr	r3, [pc, #140]	; (80033b4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003326:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	2b0c      	cmp	r3, #12
 800332c:	d134      	bne.n	8003398 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800332e:	4b1e      	ldr	r3, [pc, #120]	; (80033a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	f003 0303 	and.w	r3, r3, #3
 8003336:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	2b02      	cmp	r3, #2
 800333c:	d003      	beq.n	8003346 <HAL_RCC_GetSysClockFreq+0xa6>
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	2b03      	cmp	r3, #3
 8003342:	d003      	beq.n	800334c <HAL_RCC_GetSysClockFreq+0xac>
 8003344:	e005      	b.n	8003352 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003346:	4b1a      	ldr	r3, [pc, #104]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003348:	617b      	str	r3, [r7, #20]
      break;
 800334a:	e005      	b.n	8003358 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800334c:	4b19      	ldr	r3, [pc, #100]	; (80033b4 <HAL_RCC_GetSysClockFreq+0x114>)
 800334e:	617b      	str	r3, [r7, #20]
      break;
 8003350:	e002      	b.n	8003358 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	617b      	str	r3, [r7, #20]
      break;
 8003356:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003358:	4b13      	ldr	r3, [pc, #76]	; (80033a8 <HAL_RCC_GetSysClockFreq+0x108>)
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	091b      	lsrs	r3, r3, #4
 800335e:	f003 0307 	and.w	r3, r3, #7
 8003362:	3301      	adds	r3, #1
 8003364:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003366:	4b10      	ldr	r3, [pc, #64]	; (80033a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	0a1b      	lsrs	r3, r3, #8
 800336c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003370:	697a      	ldr	r2, [r7, #20]
 8003372:	fb03 f202 	mul.w	r2, r3, r2
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	fbb2 f3f3 	udiv	r3, r2, r3
 800337c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800337e:	4b0a      	ldr	r3, [pc, #40]	; (80033a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	0e5b      	lsrs	r3, r3, #25
 8003384:	f003 0303 	and.w	r3, r3, #3
 8003388:	3301      	adds	r3, #1
 800338a:	005b      	lsls	r3, r3, #1
 800338c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800338e:	697a      	ldr	r2, [r7, #20]
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	fbb2 f3f3 	udiv	r3, r2, r3
 8003396:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003398:	69bb      	ldr	r3, [r7, #24]
}
 800339a:	4618      	mov	r0, r3
 800339c:	3724      	adds	r7, #36	; 0x24
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	40021000 	.word	0x40021000
 80033ac:	080082c4 	.word	0x080082c4
 80033b0:	00f42400 	.word	0x00f42400
 80033b4:	007a1200 	.word	0x007a1200

080033b8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033bc:	4b03      	ldr	r3, [pc, #12]	; (80033cc <HAL_RCC_GetHCLKFreq+0x14>)
 80033be:	681b      	ldr	r3, [r3, #0]
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	20000000 	.word	0x20000000

080033d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80033d4:	f7ff fff0 	bl	80033b8 <HAL_RCC_GetHCLKFreq>
 80033d8:	4602      	mov	r2, r0
 80033da:	4b06      	ldr	r3, [pc, #24]	; (80033f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	0a1b      	lsrs	r3, r3, #8
 80033e0:	f003 0307 	and.w	r3, r3, #7
 80033e4:	4904      	ldr	r1, [pc, #16]	; (80033f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80033e6:	5ccb      	ldrb	r3, [r1, r3]
 80033e8:	f003 031f 	and.w	r3, r3, #31
 80033ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	40021000 	.word	0x40021000
 80033f8:	080082bc 	.word	0x080082bc

080033fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003400:	f7ff ffda 	bl	80033b8 <HAL_RCC_GetHCLKFreq>
 8003404:	4602      	mov	r2, r0
 8003406:	4b06      	ldr	r3, [pc, #24]	; (8003420 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	0adb      	lsrs	r3, r3, #11
 800340c:	f003 0307 	and.w	r3, r3, #7
 8003410:	4904      	ldr	r1, [pc, #16]	; (8003424 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003412:	5ccb      	ldrb	r3, [r1, r3]
 8003414:	f003 031f 	and.w	r3, r3, #31
 8003418:	fa22 f303 	lsr.w	r3, r2, r3
}
 800341c:	4618      	mov	r0, r3
 800341e:	bd80      	pop	{r7, pc}
 8003420:	40021000 	.word	0x40021000
 8003424:	080082bc 	.word	0x080082bc

08003428 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b086      	sub	sp, #24
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003430:	2300      	movs	r3, #0
 8003432:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003434:	4b2a      	ldr	r3, [pc, #168]	; (80034e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003436:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003438:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d003      	beq.n	8003448 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003440:	f7ff f9ee 	bl	8002820 <HAL_PWREx_GetVoltageRange>
 8003444:	6178      	str	r0, [r7, #20]
 8003446:	e014      	b.n	8003472 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003448:	4b25      	ldr	r3, [pc, #148]	; (80034e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800344a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800344c:	4a24      	ldr	r2, [pc, #144]	; (80034e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800344e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003452:	6593      	str	r3, [r2, #88]	; 0x58
 8003454:	4b22      	ldr	r3, [pc, #136]	; (80034e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003456:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003458:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800345c:	60fb      	str	r3, [r7, #12]
 800345e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003460:	f7ff f9de 	bl	8002820 <HAL_PWREx_GetVoltageRange>
 8003464:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003466:	4b1e      	ldr	r3, [pc, #120]	; (80034e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003468:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800346a:	4a1d      	ldr	r2, [pc, #116]	; (80034e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800346c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003470:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003478:	d10b      	bne.n	8003492 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2b80      	cmp	r3, #128	; 0x80
 800347e:	d919      	bls.n	80034b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2ba0      	cmp	r3, #160	; 0xa0
 8003484:	d902      	bls.n	800348c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003486:	2302      	movs	r3, #2
 8003488:	613b      	str	r3, [r7, #16]
 800348a:	e013      	b.n	80034b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800348c:	2301      	movs	r3, #1
 800348e:	613b      	str	r3, [r7, #16]
 8003490:	e010      	b.n	80034b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2b80      	cmp	r3, #128	; 0x80
 8003496:	d902      	bls.n	800349e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003498:	2303      	movs	r3, #3
 800349a:	613b      	str	r3, [r7, #16]
 800349c:	e00a      	b.n	80034b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2b80      	cmp	r3, #128	; 0x80
 80034a2:	d102      	bne.n	80034aa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034a4:	2302      	movs	r3, #2
 80034a6:	613b      	str	r3, [r7, #16]
 80034a8:	e004      	b.n	80034b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2b70      	cmp	r3, #112	; 0x70
 80034ae:	d101      	bne.n	80034b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034b0:	2301      	movs	r3, #1
 80034b2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80034b4:	4b0b      	ldr	r3, [pc, #44]	; (80034e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f023 0207 	bic.w	r2, r3, #7
 80034bc:	4909      	ldr	r1, [pc, #36]	; (80034e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80034c4:	4b07      	ldr	r3, [pc, #28]	; (80034e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0307 	and.w	r3, r3, #7
 80034cc:	693a      	ldr	r2, [r7, #16]
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d001      	beq.n	80034d6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e000      	b.n	80034d8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80034d6:	2300      	movs	r3, #0
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3718      	adds	r7, #24
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	40021000 	.word	0x40021000
 80034e4:	40022000 	.word	0x40022000

080034e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b086      	sub	sp, #24
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80034f0:	2300      	movs	r3, #0
 80034f2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034f4:	2300      	movs	r3, #0
 80034f6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003500:	2b00      	cmp	r3, #0
 8003502:	d041      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003508:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800350c:	d02a      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800350e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003512:	d824      	bhi.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003514:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003518:	d008      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800351a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800351e:	d81e      	bhi.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003520:	2b00      	cmp	r3, #0
 8003522:	d00a      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003524:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003528:	d010      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800352a:	e018      	b.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800352c:	4b86      	ldr	r3, [pc, #536]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	4a85      	ldr	r2, [pc, #532]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003532:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003536:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003538:	e015      	b.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	3304      	adds	r3, #4
 800353e:	2100      	movs	r1, #0
 8003540:	4618      	mov	r0, r3
 8003542:	f000 fabb 	bl	8003abc <RCCEx_PLLSAI1_Config>
 8003546:	4603      	mov	r3, r0
 8003548:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800354a:	e00c      	b.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	3320      	adds	r3, #32
 8003550:	2100      	movs	r1, #0
 8003552:	4618      	mov	r0, r3
 8003554:	f000 fba6 	bl	8003ca4 <RCCEx_PLLSAI2_Config>
 8003558:	4603      	mov	r3, r0
 800355a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800355c:	e003      	b.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	74fb      	strb	r3, [r7, #19]
      break;
 8003562:	e000      	b.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003564:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003566:	7cfb      	ldrb	r3, [r7, #19]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d10b      	bne.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800356c:	4b76      	ldr	r3, [pc, #472]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800356e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003572:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800357a:	4973      	ldr	r1, [pc, #460]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800357c:	4313      	orrs	r3, r2
 800357e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003582:	e001      	b.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003584:	7cfb      	ldrb	r3, [r7, #19]
 8003586:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d041      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003598:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800359c:	d02a      	beq.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800359e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80035a2:	d824      	bhi.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035a4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80035a8:	d008      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80035aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80035ae:	d81e      	bhi.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d00a      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80035b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035b8:	d010      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80035ba:	e018      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80035bc:	4b62      	ldr	r3, [pc, #392]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	4a61      	ldr	r2, [pc, #388]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035c6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035c8:	e015      	b.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	3304      	adds	r3, #4
 80035ce:	2100      	movs	r1, #0
 80035d0:	4618      	mov	r0, r3
 80035d2:	f000 fa73 	bl	8003abc <RCCEx_PLLSAI1_Config>
 80035d6:	4603      	mov	r3, r0
 80035d8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035da:	e00c      	b.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3320      	adds	r3, #32
 80035e0:	2100      	movs	r1, #0
 80035e2:	4618      	mov	r0, r3
 80035e4:	f000 fb5e 	bl	8003ca4 <RCCEx_PLLSAI2_Config>
 80035e8:	4603      	mov	r3, r0
 80035ea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035ec:	e003      	b.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	74fb      	strb	r3, [r7, #19]
      break;
 80035f2:	e000      	b.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80035f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035f6:	7cfb      	ldrb	r3, [r7, #19]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d10b      	bne.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80035fc:	4b52      	ldr	r3, [pc, #328]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003602:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800360a:	494f      	ldr	r1, [pc, #316]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800360c:	4313      	orrs	r3, r2
 800360e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003612:	e001      	b.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003614:	7cfb      	ldrb	r3, [r7, #19]
 8003616:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003620:	2b00      	cmp	r3, #0
 8003622:	f000 80a0 	beq.w	8003766 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003626:	2300      	movs	r3, #0
 8003628:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800362a:	4b47      	ldr	r3, [pc, #284]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800362c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800362e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d101      	bne.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003636:	2301      	movs	r3, #1
 8003638:	e000      	b.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800363a:	2300      	movs	r3, #0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d00d      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003640:	4b41      	ldr	r3, [pc, #260]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003642:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003644:	4a40      	ldr	r2, [pc, #256]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003646:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800364a:	6593      	str	r3, [r2, #88]	; 0x58
 800364c:	4b3e      	ldr	r3, [pc, #248]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800364e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003650:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003654:	60bb      	str	r3, [r7, #8]
 8003656:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003658:	2301      	movs	r3, #1
 800365a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800365c:	4b3b      	ldr	r3, [pc, #236]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a3a      	ldr	r2, [pc, #232]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003662:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003666:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003668:	f7fe f97a 	bl	8001960 <HAL_GetTick>
 800366c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800366e:	e009      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003670:	f7fe f976 	bl	8001960 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b02      	cmp	r3, #2
 800367c:	d902      	bls.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	74fb      	strb	r3, [r7, #19]
        break;
 8003682:	e005      	b.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003684:	4b31      	ldr	r3, [pc, #196]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800368c:	2b00      	cmp	r3, #0
 800368e:	d0ef      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003690:	7cfb      	ldrb	r3, [r7, #19]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d15c      	bne.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003696:	4b2c      	ldr	r3, [pc, #176]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003698:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800369c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036a0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d01f      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036ae:	697a      	ldr	r2, [r7, #20]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d019      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036b4:	4b24      	ldr	r3, [pc, #144]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036be:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036c0:	4b21      	ldr	r3, [pc, #132]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036c6:	4a20      	ldr	r2, [pc, #128]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036d0:	4b1d      	ldr	r3, [pc, #116]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036d6:	4a1c      	ldr	r2, [pc, #112]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80036e0:	4a19      	ldr	r2, [pc, #100]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	f003 0301 	and.w	r3, r3, #1
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d016      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036f2:	f7fe f935 	bl	8001960 <HAL_GetTick>
 80036f6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036f8:	e00b      	b.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036fa:	f7fe f931 	bl	8001960 <HAL_GetTick>
 80036fe:	4602      	mov	r2, r0
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	1ad3      	subs	r3, r2, r3
 8003704:	f241 3288 	movw	r2, #5000	; 0x1388
 8003708:	4293      	cmp	r3, r2
 800370a:	d902      	bls.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	74fb      	strb	r3, [r7, #19]
            break;
 8003710:	e006      	b.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003712:	4b0d      	ldr	r3, [pc, #52]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003714:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003718:	f003 0302 	and.w	r3, r3, #2
 800371c:	2b00      	cmp	r3, #0
 800371e:	d0ec      	beq.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003720:	7cfb      	ldrb	r3, [r7, #19]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d10c      	bne.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003726:	4b08      	ldr	r3, [pc, #32]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003728:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800372c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003736:	4904      	ldr	r1, [pc, #16]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003738:	4313      	orrs	r3, r2
 800373a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800373e:	e009      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003740:	7cfb      	ldrb	r3, [r7, #19]
 8003742:	74bb      	strb	r3, [r7, #18]
 8003744:	e006      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003746:	bf00      	nop
 8003748:	40021000 	.word	0x40021000
 800374c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003750:	7cfb      	ldrb	r3, [r7, #19]
 8003752:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003754:	7c7b      	ldrb	r3, [r7, #17]
 8003756:	2b01      	cmp	r3, #1
 8003758:	d105      	bne.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800375a:	4b9e      	ldr	r3, [pc, #632]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800375c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800375e:	4a9d      	ldr	r2, [pc, #628]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003760:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003764:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00a      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003772:	4b98      	ldr	r3, [pc, #608]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003774:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003778:	f023 0203 	bic.w	r2, r3, #3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003780:	4994      	ldr	r1, [pc, #592]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003782:	4313      	orrs	r3, r2
 8003784:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0302 	and.w	r3, r3, #2
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00a      	beq.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003794:	4b8f      	ldr	r3, [pc, #572]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003796:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800379a:	f023 020c 	bic.w	r2, r3, #12
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037a2:	498c      	ldr	r1, [pc, #560]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0304 	and.w	r3, r3, #4
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d00a      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037b6:	4b87      	ldr	r3, [pc, #540]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037bc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c4:	4983      	ldr	r1, [pc, #524]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0308 	and.w	r3, r3, #8
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00a      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80037d8:	4b7e      	ldr	r3, [pc, #504]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037de:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037e6:	497b      	ldr	r1, [pc, #492]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e8:	4313      	orrs	r3, r2
 80037ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0310 	and.w	r3, r3, #16
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00a      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80037fa:	4b76      	ldr	r3, [pc, #472]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003800:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003808:	4972      	ldr	r1, [pc, #456]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800380a:	4313      	orrs	r3, r2
 800380c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0320 	and.w	r3, r3, #32
 8003818:	2b00      	cmp	r3, #0
 800381a:	d00a      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800381c:	4b6d      	ldr	r3, [pc, #436]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800381e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003822:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800382a:	496a      	ldr	r1, [pc, #424]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800382c:	4313      	orrs	r3, r2
 800382e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800383a:	2b00      	cmp	r3, #0
 800383c:	d00a      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800383e:	4b65      	ldr	r3, [pc, #404]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003840:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003844:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800384c:	4961      	ldr	r1, [pc, #388]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800384e:	4313      	orrs	r3, r2
 8003850:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800385c:	2b00      	cmp	r3, #0
 800385e:	d00a      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003860:	4b5c      	ldr	r3, [pc, #368]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003862:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003866:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800386e:	4959      	ldr	r1, [pc, #356]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003870:	4313      	orrs	r3, r2
 8003872:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00a      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003882:	4b54      	ldr	r3, [pc, #336]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003884:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003888:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003890:	4950      	ldr	r1, [pc, #320]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003892:	4313      	orrs	r3, r2
 8003894:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d00a      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038a4:	4b4b      	ldr	r3, [pc, #300]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038aa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038b2:	4948      	ldr	r1, [pc, #288]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d00a      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038c6:	4b43      	ldr	r3, [pc, #268]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038d4:	493f      	ldr	r1, [pc, #252]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d028      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038e8:	4b3a      	ldr	r3, [pc, #232]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80038f6:	4937      	ldr	r1, [pc, #220]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003902:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003906:	d106      	bne.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003908:	4b32      	ldr	r3, [pc, #200]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	4a31      	ldr	r2, [pc, #196]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800390e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003912:	60d3      	str	r3, [r2, #12]
 8003914:	e011      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800391a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800391e:	d10c      	bne.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	3304      	adds	r3, #4
 8003924:	2101      	movs	r1, #1
 8003926:	4618      	mov	r0, r3
 8003928:	f000 f8c8 	bl	8003abc <RCCEx_PLLSAI1_Config>
 800392c:	4603      	mov	r3, r0
 800392e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003930:	7cfb      	ldrb	r3, [r7, #19]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003936:	7cfb      	ldrb	r3, [r7, #19]
 8003938:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d028      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003946:	4b23      	ldr	r3, [pc, #140]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800394c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003954:	491f      	ldr	r1, [pc, #124]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003956:	4313      	orrs	r3, r2
 8003958:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003960:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003964:	d106      	bne.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003966:	4b1b      	ldr	r3, [pc, #108]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	4a1a      	ldr	r2, [pc, #104]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800396c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003970:	60d3      	str	r3, [r2, #12]
 8003972:	e011      	b.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003978:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800397c:	d10c      	bne.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	3304      	adds	r3, #4
 8003982:	2101      	movs	r1, #1
 8003984:	4618      	mov	r0, r3
 8003986:	f000 f899 	bl	8003abc <RCCEx_PLLSAI1_Config>
 800398a:	4603      	mov	r3, r0
 800398c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800398e:	7cfb      	ldrb	r3, [r7, #19]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d001      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003994:	7cfb      	ldrb	r3, [r7, #19]
 8003996:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d02b      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80039a4:	4b0b      	ldr	r3, [pc, #44]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039aa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039b2:	4908      	ldr	r1, [pc, #32]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039c2:	d109      	bne.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039c4:	4b03      	ldr	r3, [pc, #12]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	4a02      	ldr	r2, [pc, #8]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80039ce:	60d3      	str	r3, [r2, #12]
 80039d0:	e014      	b.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80039d2:	bf00      	nop
 80039d4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80039e0:	d10c      	bne.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	3304      	adds	r3, #4
 80039e6:	2101      	movs	r1, #1
 80039e8:	4618      	mov	r0, r3
 80039ea:	f000 f867 	bl	8003abc <RCCEx_PLLSAI1_Config>
 80039ee:	4603      	mov	r3, r0
 80039f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039f2:	7cfb      	ldrb	r3, [r7, #19]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d001      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80039f8:	7cfb      	ldrb	r3, [r7, #19]
 80039fa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d02f      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a08:	4b2b      	ldr	r3, [pc, #172]	; (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a0e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a16:	4928      	ldr	r1, [pc, #160]	; (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a22:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003a26:	d10d      	bne.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	3304      	adds	r3, #4
 8003a2c:	2102      	movs	r1, #2
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f000 f844 	bl	8003abc <RCCEx_PLLSAI1_Config>
 8003a34:	4603      	mov	r3, r0
 8003a36:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a38:	7cfb      	ldrb	r3, [r7, #19]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d014      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003a3e:	7cfb      	ldrb	r3, [r7, #19]
 8003a40:	74bb      	strb	r3, [r7, #18]
 8003a42:	e011      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a4c:	d10c      	bne.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	3320      	adds	r3, #32
 8003a52:	2102      	movs	r1, #2
 8003a54:	4618      	mov	r0, r3
 8003a56:	f000 f925 	bl	8003ca4 <RCCEx_PLLSAI2_Config>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a5e:	7cfb      	ldrb	r3, [r7, #19]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d001      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003a64:	7cfb      	ldrb	r3, [r7, #19]
 8003a66:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d00a      	beq.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003a74:	4b10      	ldr	r3, [pc, #64]	; (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a7a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a82:	490d      	ldr	r1, [pc, #52]	; (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a84:	4313      	orrs	r3, r2
 8003a86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d00b      	beq.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003a96:	4b08      	ldr	r3, [pc, #32]	; (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a9c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003aa6:	4904      	ldr	r1, [pc, #16]	; (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003aae:	7cbb      	ldrb	r3, [r7, #18]
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3718      	adds	r7, #24
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	40021000 	.word	0x40021000

08003abc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003aca:	4b75      	ldr	r3, [pc, #468]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	f003 0303 	and.w	r3, r3, #3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d018      	beq.n	8003b08 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003ad6:	4b72      	ldr	r3, [pc, #456]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ad8:	68db      	ldr	r3, [r3, #12]
 8003ada:	f003 0203 	and.w	r2, r3, #3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d10d      	bne.n	8003b02 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
       ||
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d009      	beq.n	8003b02 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003aee:	4b6c      	ldr	r3, [pc, #432]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003af0:	68db      	ldr	r3, [r3, #12]
 8003af2:	091b      	lsrs	r3, r3, #4
 8003af4:	f003 0307 	and.w	r3, r3, #7
 8003af8:	1c5a      	adds	r2, r3, #1
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
       ||
 8003afe:	429a      	cmp	r2, r3
 8003b00:	d047      	beq.n	8003b92 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	73fb      	strb	r3, [r7, #15]
 8003b06:	e044      	b.n	8003b92 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2b03      	cmp	r3, #3
 8003b0e:	d018      	beq.n	8003b42 <RCCEx_PLLSAI1_Config+0x86>
 8003b10:	2b03      	cmp	r3, #3
 8003b12:	d825      	bhi.n	8003b60 <RCCEx_PLLSAI1_Config+0xa4>
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d002      	beq.n	8003b1e <RCCEx_PLLSAI1_Config+0x62>
 8003b18:	2b02      	cmp	r3, #2
 8003b1a:	d009      	beq.n	8003b30 <RCCEx_PLLSAI1_Config+0x74>
 8003b1c:	e020      	b.n	8003b60 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003b1e:	4b60      	ldr	r3, [pc, #384]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0302 	and.w	r3, r3, #2
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d11d      	bne.n	8003b66 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b2e:	e01a      	b.n	8003b66 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003b30:	4b5b      	ldr	r3, [pc, #364]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d116      	bne.n	8003b6a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b40:	e013      	b.n	8003b6a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003b42:	4b57      	ldr	r3, [pc, #348]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d10f      	bne.n	8003b6e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003b4e:	4b54      	ldr	r3, [pc, #336]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d109      	bne.n	8003b6e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003b5e:	e006      	b.n	8003b6e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	73fb      	strb	r3, [r7, #15]
      break;
 8003b64:	e004      	b.n	8003b70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b66:	bf00      	nop
 8003b68:	e002      	b.n	8003b70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b6a:	bf00      	nop
 8003b6c:	e000      	b.n	8003b70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b6e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003b70:	7bfb      	ldrb	r3, [r7, #15]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d10d      	bne.n	8003b92 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003b76:	4b4a      	ldr	r3, [pc, #296]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6819      	ldr	r1, [r3, #0]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	3b01      	subs	r3, #1
 8003b88:	011b      	lsls	r3, r3, #4
 8003b8a:	430b      	orrs	r3, r1
 8003b8c:	4944      	ldr	r1, [pc, #272]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003b92:	7bfb      	ldrb	r3, [r7, #15]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d17d      	bne.n	8003c94 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003b98:	4b41      	ldr	r3, [pc, #260]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a40      	ldr	r2, [pc, #256]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b9e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003ba2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ba4:	f7fd fedc 	bl	8001960 <HAL_GetTick>
 8003ba8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003baa:	e009      	b.n	8003bc0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003bac:	f7fd fed8 	bl	8001960 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d902      	bls.n	8003bc0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	73fb      	strb	r3, [r7, #15]
        break;
 8003bbe:	e005      	b.n	8003bcc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003bc0:	4b37      	ldr	r3, [pc, #220]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d1ef      	bne.n	8003bac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003bcc:	7bfb      	ldrb	r3, [r7, #15]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d160      	bne.n	8003c94 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d111      	bne.n	8003bfc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003bd8:	4b31      	ldr	r3, [pc, #196]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bda:	691b      	ldr	r3, [r3, #16]
 8003bdc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003be0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	6892      	ldr	r2, [r2, #8]
 8003be8:	0211      	lsls	r1, r2, #8
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	68d2      	ldr	r2, [r2, #12]
 8003bee:	0912      	lsrs	r2, r2, #4
 8003bf0:	0452      	lsls	r2, r2, #17
 8003bf2:	430a      	orrs	r2, r1
 8003bf4:	492a      	ldr	r1, [pc, #168]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	610b      	str	r3, [r1, #16]
 8003bfa:	e027      	b.n	8003c4c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d112      	bne.n	8003c28 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c02:	4b27      	ldr	r3, [pc, #156]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003c0a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	6892      	ldr	r2, [r2, #8]
 8003c12:	0211      	lsls	r1, r2, #8
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	6912      	ldr	r2, [r2, #16]
 8003c18:	0852      	lsrs	r2, r2, #1
 8003c1a:	3a01      	subs	r2, #1
 8003c1c:	0552      	lsls	r2, r2, #21
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	491f      	ldr	r1, [pc, #124]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	610b      	str	r3, [r1, #16]
 8003c26:	e011      	b.n	8003c4c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c28:	4b1d      	ldr	r3, [pc, #116]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c2a:	691b      	ldr	r3, [r3, #16]
 8003c2c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003c30:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	6892      	ldr	r2, [r2, #8]
 8003c38:	0211      	lsls	r1, r2, #8
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	6952      	ldr	r2, [r2, #20]
 8003c3e:	0852      	lsrs	r2, r2, #1
 8003c40:	3a01      	subs	r2, #1
 8003c42:	0652      	lsls	r2, r2, #25
 8003c44:	430a      	orrs	r2, r1
 8003c46:	4916      	ldr	r1, [pc, #88]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003c4c:	4b14      	ldr	r3, [pc, #80]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a13      	ldr	r2, [pc, #76]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c52:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003c56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c58:	f7fd fe82 	bl	8001960 <HAL_GetTick>
 8003c5c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c5e:	e009      	b.n	8003c74 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c60:	f7fd fe7e 	bl	8001960 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d902      	bls.n	8003c74 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	73fb      	strb	r3, [r7, #15]
          break;
 8003c72:	e005      	b.n	8003c80 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c74:	4b0a      	ldr	r3, [pc, #40]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d0ef      	beq.n	8003c60 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003c80:	7bfb      	ldrb	r3, [r7, #15]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d106      	bne.n	8003c94 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003c86:	4b06      	ldr	r3, [pc, #24]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c88:	691a      	ldr	r2, [r3, #16]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	699b      	ldr	r3, [r3, #24]
 8003c8e:	4904      	ldr	r1, [pc, #16]	; (8003ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3710      	adds	r7, #16
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	40021000 	.word	0x40021000

08003ca4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003cb2:	4b6a      	ldr	r3, [pc, #424]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	f003 0303 	and.w	r3, r3, #3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d018      	beq.n	8003cf0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003cbe:	4b67      	ldr	r3, [pc, #412]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cc0:	68db      	ldr	r3, [r3, #12]
 8003cc2:	f003 0203 	and.w	r2, r3, #3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	d10d      	bne.n	8003cea <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
       ||
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d009      	beq.n	8003cea <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003cd6:	4b61      	ldr	r3, [pc, #388]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	091b      	lsrs	r3, r3, #4
 8003cdc:	f003 0307 	and.w	r3, r3, #7
 8003ce0:	1c5a      	adds	r2, r3, #1
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	685b      	ldr	r3, [r3, #4]
       ||
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d047      	beq.n	8003d7a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	73fb      	strb	r3, [r7, #15]
 8003cee:	e044      	b.n	8003d7a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2b03      	cmp	r3, #3
 8003cf6:	d018      	beq.n	8003d2a <RCCEx_PLLSAI2_Config+0x86>
 8003cf8:	2b03      	cmp	r3, #3
 8003cfa:	d825      	bhi.n	8003d48 <RCCEx_PLLSAI2_Config+0xa4>
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d002      	beq.n	8003d06 <RCCEx_PLLSAI2_Config+0x62>
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d009      	beq.n	8003d18 <RCCEx_PLLSAI2_Config+0x74>
 8003d04:	e020      	b.n	8003d48 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d06:	4b55      	ldr	r3, [pc, #340]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d11d      	bne.n	8003d4e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d16:	e01a      	b.n	8003d4e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d18:	4b50      	ldr	r3, [pc, #320]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d116      	bne.n	8003d52 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d28:	e013      	b.n	8003d52 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d2a:	4b4c      	ldr	r3, [pc, #304]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10f      	bne.n	8003d56 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d36:	4b49      	ldr	r3, [pc, #292]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d109      	bne.n	8003d56 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d46:	e006      	b.n	8003d56 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d4c:	e004      	b.n	8003d58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d4e:	bf00      	nop
 8003d50:	e002      	b.n	8003d58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d52:	bf00      	nop
 8003d54:	e000      	b.n	8003d58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d56:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d58:	7bfb      	ldrb	r3, [r7, #15]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d10d      	bne.n	8003d7a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003d5e:	4b3f      	ldr	r3, [pc, #252]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6819      	ldr	r1, [r3, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	011b      	lsls	r3, r3, #4
 8003d72:	430b      	orrs	r3, r1
 8003d74:	4939      	ldr	r1, [pc, #228]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d76:	4313      	orrs	r3, r2
 8003d78:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003d7a:	7bfb      	ldrb	r3, [r7, #15]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d167      	bne.n	8003e50 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003d80:	4b36      	ldr	r3, [pc, #216]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a35      	ldr	r2, [pc, #212]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d8a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d8c:	f7fd fde8 	bl	8001960 <HAL_GetTick>
 8003d90:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003d92:	e009      	b.n	8003da8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d94:	f7fd fde4 	bl	8001960 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d902      	bls.n	8003da8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003da2:	2303      	movs	r3, #3
 8003da4:	73fb      	strb	r3, [r7, #15]
        break;
 8003da6:	e005      	b.n	8003db4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003da8:	4b2c      	ldr	r3, [pc, #176]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1ef      	bne.n	8003d94 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003db4:	7bfb      	ldrb	r3, [r7, #15]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d14a      	bne.n	8003e50 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d111      	bne.n	8003de4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003dc0:	4b26      	ldr	r3, [pc, #152]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dc2:	695b      	ldr	r3, [r3, #20]
 8003dc4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003dc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	6892      	ldr	r2, [r2, #8]
 8003dd0:	0211      	lsls	r1, r2, #8
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	68d2      	ldr	r2, [r2, #12]
 8003dd6:	0912      	lsrs	r2, r2, #4
 8003dd8:	0452      	lsls	r2, r2, #17
 8003dda:	430a      	orrs	r2, r1
 8003ddc:	491f      	ldr	r1, [pc, #124]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dde:	4313      	orrs	r3, r2
 8003de0:	614b      	str	r3, [r1, #20]
 8003de2:	e011      	b.n	8003e08 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003de4:	4b1d      	ldr	r3, [pc, #116]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003de6:	695b      	ldr	r3, [r3, #20]
 8003de8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003dec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003df0:	687a      	ldr	r2, [r7, #4]
 8003df2:	6892      	ldr	r2, [r2, #8]
 8003df4:	0211      	lsls	r1, r2, #8
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	6912      	ldr	r2, [r2, #16]
 8003dfa:	0852      	lsrs	r2, r2, #1
 8003dfc:	3a01      	subs	r2, #1
 8003dfe:	0652      	lsls	r2, r2, #25
 8003e00:	430a      	orrs	r2, r1
 8003e02:	4916      	ldr	r1, [pc, #88]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e04:	4313      	orrs	r3, r2
 8003e06:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003e08:	4b14      	ldr	r3, [pc, #80]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a13      	ldr	r2, [pc, #76]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e12:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e14:	f7fd fda4 	bl	8001960 <HAL_GetTick>
 8003e18:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e1a:	e009      	b.n	8003e30 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e1c:	f7fd fda0 	bl	8001960 <HAL_GetTick>
 8003e20:	4602      	mov	r2, r0
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	1ad3      	subs	r3, r2, r3
 8003e26:	2b02      	cmp	r3, #2
 8003e28:	d902      	bls.n	8003e30 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	73fb      	strb	r3, [r7, #15]
          break;
 8003e2e:	e005      	b.n	8003e3c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e30:	4b0a      	ldr	r3, [pc, #40]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d0ef      	beq.n	8003e1c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003e3c:	7bfb      	ldrb	r3, [r7, #15]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d106      	bne.n	8003e50 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003e42:	4b06      	ldr	r3, [pc, #24]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e44:	695a      	ldr	r2, [r3, #20]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	695b      	ldr	r3, [r3, #20]
 8003e4a:	4904      	ldr	r1, [pc, #16]	; (8003e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3710      	adds	r7, #16
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	40021000 	.word	0x40021000

08003e60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e049      	b.n	8003f06 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d106      	bne.n	8003e8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f7fd fb0a 	bl	80014a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2202      	movs	r2, #2
 8003e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	3304      	adds	r3, #4
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	4610      	mov	r0, r2
 8003ea0:	f000 fa74 	bl	800438c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f04:	2300      	movs	r3, #0
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3708      	adds	r7, #8
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}

08003f0e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f0e:	b580      	push	{r7, lr}
 8003f10:	b082      	sub	sp, #8
 8003f12:	af00      	add	r7, sp, #0
 8003f14:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d101      	bne.n	8003f20 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e049      	b.n	8003fb4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d106      	bne.n	8003f3a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	f000 f841 	bl	8003fbc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2202      	movs	r2, #2
 8003f3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	3304      	adds	r3, #4
 8003f4a:	4619      	mov	r1, r3
 8003f4c:	4610      	mov	r0, r2
 8003f4e:	f000 fa1d 	bl	800438c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2201      	movs	r2, #1
 8003f56:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2201      	movs	r2, #1
 8003f86:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2201      	movs	r2, #1
 8003f96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2201      	movs	r2, #1
 8003fae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003fb2:	2300      	movs	r3, #0
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3708      	adds	r7, #8
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}

08003fbc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003fc4:	bf00      	nop
 8003fc6:	370c      	adds	r7, #12
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d101      	bne.n	8003fee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003fea:	2302      	movs	r3, #2
 8003fec:	e0ff      	b.n	80041ee <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2b14      	cmp	r3, #20
 8003ffa:	f200 80f0 	bhi.w	80041de <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003ffe:	a201      	add	r2, pc, #4	; (adr r2, 8004004 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004004:	08004059 	.word	0x08004059
 8004008:	080041df 	.word	0x080041df
 800400c:	080041df 	.word	0x080041df
 8004010:	080041df 	.word	0x080041df
 8004014:	08004099 	.word	0x08004099
 8004018:	080041df 	.word	0x080041df
 800401c:	080041df 	.word	0x080041df
 8004020:	080041df 	.word	0x080041df
 8004024:	080040db 	.word	0x080040db
 8004028:	080041df 	.word	0x080041df
 800402c:	080041df 	.word	0x080041df
 8004030:	080041df 	.word	0x080041df
 8004034:	0800411b 	.word	0x0800411b
 8004038:	080041df 	.word	0x080041df
 800403c:	080041df 	.word	0x080041df
 8004040:	080041df 	.word	0x080041df
 8004044:	0800415d 	.word	0x0800415d
 8004048:	080041df 	.word	0x080041df
 800404c:	080041df 	.word	0x080041df
 8004050:	080041df 	.word	0x080041df
 8004054:	0800419d 	.word	0x0800419d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	68b9      	ldr	r1, [r7, #8]
 800405e:	4618      	mov	r0, r3
 8004060:	f000 fa2e 	bl	80044c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	699a      	ldr	r2, [r3, #24]
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f042 0208 	orr.w	r2, r2, #8
 8004072:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	699a      	ldr	r2, [r3, #24]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f022 0204 	bic.w	r2, r2, #4
 8004082:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	6999      	ldr	r1, [r3, #24]
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	691a      	ldr	r2, [r3, #16]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	430a      	orrs	r2, r1
 8004094:	619a      	str	r2, [r3, #24]
      break;
 8004096:	e0a5      	b.n	80041e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	68b9      	ldr	r1, [r7, #8]
 800409e:	4618      	mov	r0, r3
 80040a0:	f000 fa9e 	bl	80045e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	699a      	ldr	r2, [r3, #24]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	699a      	ldr	r2, [r3, #24]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	6999      	ldr	r1, [r3, #24]
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	691b      	ldr	r3, [r3, #16]
 80040ce:	021a      	lsls	r2, r3, #8
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	430a      	orrs	r2, r1
 80040d6:	619a      	str	r2, [r3, #24]
      break;
 80040d8:	e084      	b.n	80041e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	68b9      	ldr	r1, [r7, #8]
 80040e0:	4618      	mov	r0, r3
 80040e2:	f000 fb07 	bl	80046f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	69da      	ldr	r2, [r3, #28]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f042 0208 	orr.w	r2, r2, #8
 80040f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	69da      	ldr	r2, [r3, #28]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f022 0204 	bic.w	r2, r2, #4
 8004104:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	69d9      	ldr	r1, [r3, #28]
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	691a      	ldr	r2, [r3, #16]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	430a      	orrs	r2, r1
 8004116:	61da      	str	r2, [r3, #28]
      break;
 8004118:	e064      	b.n	80041e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	68b9      	ldr	r1, [r7, #8]
 8004120:	4618      	mov	r0, r3
 8004122:	f000 fb6f 	bl	8004804 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	69da      	ldr	r2, [r3, #28]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004134:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	69da      	ldr	r2, [r3, #28]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004144:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	69d9      	ldr	r1, [r3, #28]
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	021a      	lsls	r2, r3, #8
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	430a      	orrs	r2, r1
 8004158:	61da      	str	r2, [r3, #28]
      break;
 800415a:	e043      	b.n	80041e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	68b9      	ldr	r1, [r7, #8]
 8004162:	4618      	mov	r0, r3
 8004164:	f000 fbb8 	bl	80048d8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f042 0208 	orr.w	r2, r2, #8
 8004176:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f022 0204 	bic.w	r2, r2, #4
 8004186:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	691a      	ldr	r2, [r3, #16]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	430a      	orrs	r2, r1
 8004198:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800419a:	e023      	b.n	80041e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68b9      	ldr	r1, [r7, #8]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f000 fbfc 	bl	80049a0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041b6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041c6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	691b      	ldr	r3, [r3, #16]
 80041d2:	021a      	lsls	r2, r3, #8
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	430a      	orrs	r2, r1
 80041da:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80041dc:	e002      	b.n	80041e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	75fb      	strb	r3, [r7, #23]
      break;
 80041e2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80041ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3718      	adds	r7, #24
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop

080041f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004202:	2300      	movs	r3, #0
 8004204:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800420c:	2b01      	cmp	r3, #1
 800420e:	d101      	bne.n	8004214 <HAL_TIM_ConfigClockSource+0x1c>
 8004210:	2302      	movs	r3, #2
 8004212:	e0b6      	b.n	8004382 <HAL_TIM_ConfigClockSource+0x18a>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2202      	movs	r2, #2
 8004220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004232:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004236:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800423e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	68ba      	ldr	r2, [r7, #8]
 8004246:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004250:	d03e      	beq.n	80042d0 <HAL_TIM_ConfigClockSource+0xd8>
 8004252:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004256:	f200 8087 	bhi.w	8004368 <HAL_TIM_ConfigClockSource+0x170>
 800425a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800425e:	f000 8086 	beq.w	800436e <HAL_TIM_ConfigClockSource+0x176>
 8004262:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004266:	d87f      	bhi.n	8004368 <HAL_TIM_ConfigClockSource+0x170>
 8004268:	2b70      	cmp	r3, #112	; 0x70
 800426a:	d01a      	beq.n	80042a2 <HAL_TIM_ConfigClockSource+0xaa>
 800426c:	2b70      	cmp	r3, #112	; 0x70
 800426e:	d87b      	bhi.n	8004368 <HAL_TIM_ConfigClockSource+0x170>
 8004270:	2b60      	cmp	r3, #96	; 0x60
 8004272:	d050      	beq.n	8004316 <HAL_TIM_ConfigClockSource+0x11e>
 8004274:	2b60      	cmp	r3, #96	; 0x60
 8004276:	d877      	bhi.n	8004368 <HAL_TIM_ConfigClockSource+0x170>
 8004278:	2b50      	cmp	r3, #80	; 0x50
 800427a:	d03c      	beq.n	80042f6 <HAL_TIM_ConfigClockSource+0xfe>
 800427c:	2b50      	cmp	r3, #80	; 0x50
 800427e:	d873      	bhi.n	8004368 <HAL_TIM_ConfigClockSource+0x170>
 8004280:	2b40      	cmp	r3, #64	; 0x40
 8004282:	d058      	beq.n	8004336 <HAL_TIM_ConfigClockSource+0x13e>
 8004284:	2b40      	cmp	r3, #64	; 0x40
 8004286:	d86f      	bhi.n	8004368 <HAL_TIM_ConfigClockSource+0x170>
 8004288:	2b30      	cmp	r3, #48	; 0x30
 800428a:	d064      	beq.n	8004356 <HAL_TIM_ConfigClockSource+0x15e>
 800428c:	2b30      	cmp	r3, #48	; 0x30
 800428e:	d86b      	bhi.n	8004368 <HAL_TIM_ConfigClockSource+0x170>
 8004290:	2b20      	cmp	r3, #32
 8004292:	d060      	beq.n	8004356 <HAL_TIM_ConfigClockSource+0x15e>
 8004294:	2b20      	cmp	r3, #32
 8004296:	d867      	bhi.n	8004368 <HAL_TIM_ConfigClockSource+0x170>
 8004298:	2b00      	cmp	r3, #0
 800429a:	d05c      	beq.n	8004356 <HAL_TIM_ConfigClockSource+0x15e>
 800429c:	2b10      	cmp	r3, #16
 800429e:	d05a      	beq.n	8004356 <HAL_TIM_ConfigClockSource+0x15e>
 80042a0:	e062      	b.n	8004368 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80042b2:	f000 fc55 	bl	8004b60 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80042c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	68ba      	ldr	r2, [r7, #8]
 80042cc:	609a      	str	r2, [r3, #8]
      break;
 80042ce:	e04f      	b.n	8004370 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80042e0:	f000 fc3e 	bl	8004b60 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	689a      	ldr	r2, [r3, #8]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80042f2:	609a      	str	r2, [r3, #8]
      break;
 80042f4:	e03c      	b.n	8004370 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004302:	461a      	mov	r2, r3
 8004304:	f000 fbb2 	bl	8004a6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2150      	movs	r1, #80	; 0x50
 800430e:	4618      	mov	r0, r3
 8004310:	f000 fc0b 	bl	8004b2a <TIM_ITRx_SetConfig>
      break;
 8004314:	e02c      	b.n	8004370 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004322:	461a      	mov	r2, r3
 8004324:	f000 fbd1 	bl	8004aca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2160      	movs	r1, #96	; 0x60
 800432e:	4618      	mov	r0, r3
 8004330:	f000 fbfb 	bl	8004b2a <TIM_ITRx_SetConfig>
      break;
 8004334:	e01c      	b.n	8004370 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004342:	461a      	mov	r2, r3
 8004344:	f000 fb92 	bl	8004a6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2140      	movs	r1, #64	; 0x40
 800434e:	4618      	mov	r0, r3
 8004350:	f000 fbeb 	bl	8004b2a <TIM_ITRx_SetConfig>
      break;
 8004354:	e00c      	b.n	8004370 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4619      	mov	r1, r3
 8004360:	4610      	mov	r0, r2
 8004362:	f000 fbe2 	bl	8004b2a <TIM_ITRx_SetConfig>
      break;
 8004366:	e003      	b.n	8004370 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	73fb      	strb	r3, [r7, #15]
      break;
 800436c:	e000      	b.n	8004370 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800436e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004380:	7bfb      	ldrb	r3, [r7, #15]
}
 8004382:	4618      	mov	r0, r3
 8004384:	3710      	adds	r7, #16
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
	...

0800438c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800438c:	b480      	push	{r7}
 800438e:	b085      	sub	sp, #20
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
 8004394:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	4a40      	ldr	r2, [pc, #256]	; (80044a0 <TIM_Base_SetConfig+0x114>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d013      	beq.n	80043cc <TIM_Base_SetConfig+0x40>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043aa:	d00f      	beq.n	80043cc <TIM_Base_SetConfig+0x40>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	4a3d      	ldr	r2, [pc, #244]	; (80044a4 <TIM_Base_SetConfig+0x118>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d00b      	beq.n	80043cc <TIM_Base_SetConfig+0x40>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4a3c      	ldr	r2, [pc, #240]	; (80044a8 <TIM_Base_SetConfig+0x11c>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d007      	beq.n	80043cc <TIM_Base_SetConfig+0x40>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4a3b      	ldr	r2, [pc, #236]	; (80044ac <TIM_Base_SetConfig+0x120>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d003      	beq.n	80043cc <TIM_Base_SetConfig+0x40>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	4a3a      	ldr	r2, [pc, #232]	; (80044b0 <TIM_Base_SetConfig+0x124>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d108      	bne.n	80043de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	68fa      	ldr	r2, [r7, #12]
 80043da:	4313      	orrs	r3, r2
 80043dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a2f      	ldr	r2, [pc, #188]	; (80044a0 <TIM_Base_SetConfig+0x114>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d01f      	beq.n	8004426 <TIM_Base_SetConfig+0x9a>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043ec:	d01b      	beq.n	8004426 <TIM_Base_SetConfig+0x9a>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a2c      	ldr	r2, [pc, #176]	; (80044a4 <TIM_Base_SetConfig+0x118>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d017      	beq.n	8004426 <TIM_Base_SetConfig+0x9a>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a2b      	ldr	r2, [pc, #172]	; (80044a8 <TIM_Base_SetConfig+0x11c>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d013      	beq.n	8004426 <TIM_Base_SetConfig+0x9a>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a2a      	ldr	r2, [pc, #168]	; (80044ac <TIM_Base_SetConfig+0x120>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d00f      	beq.n	8004426 <TIM_Base_SetConfig+0x9a>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a29      	ldr	r2, [pc, #164]	; (80044b0 <TIM_Base_SetConfig+0x124>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d00b      	beq.n	8004426 <TIM_Base_SetConfig+0x9a>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a28      	ldr	r2, [pc, #160]	; (80044b4 <TIM_Base_SetConfig+0x128>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d007      	beq.n	8004426 <TIM_Base_SetConfig+0x9a>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a27      	ldr	r2, [pc, #156]	; (80044b8 <TIM_Base_SetConfig+0x12c>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d003      	beq.n	8004426 <TIM_Base_SetConfig+0x9a>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a26      	ldr	r2, [pc, #152]	; (80044bc <TIM_Base_SetConfig+0x130>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d108      	bne.n	8004438 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800442c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	68fa      	ldr	r2, [r7, #12]
 8004434:	4313      	orrs	r3, r2
 8004436:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	695b      	ldr	r3, [r3, #20]
 8004442:	4313      	orrs	r3, r2
 8004444:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	68fa      	ldr	r2, [r7, #12]
 800444a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	689a      	ldr	r2, [r3, #8]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a10      	ldr	r2, [pc, #64]	; (80044a0 <TIM_Base_SetConfig+0x114>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d00f      	beq.n	8004484 <TIM_Base_SetConfig+0xf8>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a12      	ldr	r2, [pc, #72]	; (80044b0 <TIM_Base_SetConfig+0x124>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d00b      	beq.n	8004484 <TIM_Base_SetConfig+0xf8>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a11      	ldr	r2, [pc, #68]	; (80044b4 <TIM_Base_SetConfig+0x128>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d007      	beq.n	8004484 <TIM_Base_SetConfig+0xf8>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a10      	ldr	r2, [pc, #64]	; (80044b8 <TIM_Base_SetConfig+0x12c>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d003      	beq.n	8004484 <TIM_Base_SetConfig+0xf8>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4a0f      	ldr	r2, [pc, #60]	; (80044bc <TIM_Base_SetConfig+0x130>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d103      	bne.n	800448c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	691a      	ldr	r2, [r3, #16]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	615a      	str	r2, [r3, #20]
}
 8004492:	bf00      	nop
 8004494:	3714      	adds	r7, #20
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
 800449e:	bf00      	nop
 80044a0:	40012c00 	.word	0x40012c00
 80044a4:	40000400 	.word	0x40000400
 80044a8:	40000800 	.word	0x40000800
 80044ac:	40000c00 	.word	0x40000c00
 80044b0:	40013400 	.word	0x40013400
 80044b4:	40014000 	.word	0x40014000
 80044b8:	40014400 	.word	0x40014400
 80044bc:	40014800 	.word	0x40014800

080044c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b087      	sub	sp, #28
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a1b      	ldr	r3, [r3, #32]
 80044ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6a1b      	ldr	r3, [r3, #32]
 80044d4:	f023 0201 	bic.w	r2, r3, #1
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f023 0303 	bic.w	r3, r3, #3
 80044fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	68fa      	ldr	r2, [r7, #12]
 8004502:	4313      	orrs	r3, r2
 8004504:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	f023 0302 	bic.w	r3, r3, #2
 800450c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	4313      	orrs	r3, r2
 8004516:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	4a2c      	ldr	r2, [pc, #176]	; (80045cc <TIM_OC1_SetConfig+0x10c>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d00f      	beq.n	8004540 <TIM_OC1_SetConfig+0x80>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	4a2b      	ldr	r2, [pc, #172]	; (80045d0 <TIM_OC1_SetConfig+0x110>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d00b      	beq.n	8004540 <TIM_OC1_SetConfig+0x80>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a2a      	ldr	r2, [pc, #168]	; (80045d4 <TIM_OC1_SetConfig+0x114>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d007      	beq.n	8004540 <TIM_OC1_SetConfig+0x80>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	4a29      	ldr	r2, [pc, #164]	; (80045d8 <TIM_OC1_SetConfig+0x118>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d003      	beq.n	8004540 <TIM_OC1_SetConfig+0x80>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a28      	ldr	r2, [pc, #160]	; (80045dc <TIM_OC1_SetConfig+0x11c>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d10c      	bne.n	800455a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	f023 0308 	bic.w	r3, r3, #8
 8004546:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	697a      	ldr	r2, [r7, #20]
 800454e:	4313      	orrs	r3, r2
 8004550:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	f023 0304 	bic.w	r3, r3, #4
 8004558:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a1b      	ldr	r2, [pc, #108]	; (80045cc <TIM_OC1_SetConfig+0x10c>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d00f      	beq.n	8004582 <TIM_OC1_SetConfig+0xc2>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	4a1a      	ldr	r2, [pc, #104]	; (80045d0 <TIM_OC1_SetConfig+0x110>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d00b      	beq.n	8004582 <TIM_OC1_SetConfig+0xc2>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a19      	ldr	r2, [pc, #100]	; (80045d4 <TIM_OC1_SetConfig+0x114>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d007      	beq.n	8004582 <TIM_OC1_SetConfig+0xc2>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a18      	ldr	r2, [pc, #96]	; (80045d8 <TIM_OC1_SetConfig+0x118>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d003      	beq.n	8004582 <TIM_OC1_SetConfig+0xc2>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	4a17      	ldr	r2, [pc, #92]	; (80045dc <TIM_OC1_SetConfig+0x11c>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d111      	bne.n	80045a6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004588:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004590:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	695b      	ldr	r3, [r3, #20]
 8004596:	693a      	ldr	r2, [r7, #16]
 8004598:	4313      	orrs	r3, r2
 800459a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	699b      	ldr	r3, [r3, #24]
 80045a0:	693a      	ldr	r2, [r7, #16]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	68fa      	ldr	r2, [r7, #12]
 80045b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	685a      	ldr	r2, [r3, #4]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	697a      	ldr	r2, [r7, #20]
 80045be:	621a      	str	r2, [r3, #32]
}
 80045c0:	bf00      	nop
 80045c2:	371c      	adds	r7, #28
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr
 80045cc:	40012c00 	.word	0x40012c00
 80045d0:	40013400 	.word	0x40013400
 80045d4:	40014000 	.word	0x40014000
 80045d8:	40014400 	.word	0x40014400
 80045dc:	40014800 	.word	0x40014800

080045e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b087      	sub	sp, #28
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6a1b      	ldr	r3, [r3, #32]
 80045ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6a1b      	ldr	r3, [r3, #32]
 80045f4:	f023 0210 	bic.w	r2, r3, #16
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	699b      	ldr	r3, [r3, #24]
 8004606:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800460e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004612:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800461a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	021b      	lsls	r3, r3, #8
 8004622:	68fa      	ldr	r2, [r7, #12]
 8004624:	4313      	orrs	r3, r2
 8004626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	f023 0320 	bic.w	r3, r3, #32
 800462e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	011b      	lsls	r3, r3, #4
 8004636:	697a      	ldr	r2, [r7, #20]
 8004638:	4313      	orrs	r3, r2
 800463a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	4a28      	ldr	r2, [pc, #160]	; (80046e0 <TIM_OC2_SetConfig+0x100>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d003      	beq.n	800464c <TIM_OC2_SetConfig+0x6c>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	4a27      	ldr	r2, [pc, #156]	; (80046e4 <TIM_OC2_SetConfig+0x104>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d10d      	bne.n	8004668 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004652:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	011b      	lsls	r3, r3, #4
 800465a:	697a      	ldr	r2, [r7, #20]
 800465c:	4313      	orrs	r3, r2
 800465e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004666:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	4a1d      	ldr	r2, [pc, #116]	; (80046e0 <TIM_OC2_SetConfig+0x100>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d00f      	beq.n	8004690 <TIM_OC2_SetConfig+0xb0>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	4a1c      	ldr	r2, [pc, #112]	; (80046e4 <TIM_OC2_SetConfig+0x104>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d00b      	beq.n	8004690 <TIM_OC2_SetConfig+0xb0>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	4a1b      	ldr	r2, [pc, #108]	; (80046e8 <TIM_OC2_SetConfig+0x108>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d007      	beq.n	8004690 <TIM_OC2_SetConfig+0xb0>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	4a1a      	ldr	r2, [pc, #104]	; (80046ec <TIM_OC2_SetConfig+0x10c>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d003      	beq.n	8004690 <TIM_OC2_SetConfig+0xb0>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	4a19      	ldr	r2, [pc, #100]	; (80046f0 <TIM_OC2_SetConfig+0x110>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d113      	bne.n	80046b8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004696:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800469e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	695b      	ldr	r3, [r3, #20]
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	693a      	ldr	r2, [r7, #16]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	693a      	ldr	r2, [r7, #16]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	693a      	ldr	r2, [r7, #16]
 80046bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	68fa      	ldr	r2, [r7, #12]
 80046c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	685a      	ldr	r2, [r3, #4]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	697a      	ldr	r2, [r7, #20]
 80046d0:	621a      	str	r2, [r3, #32]
}
 80046d2:	bf00      	nop
 80046d4:	371c      	adds	r7, #28
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	40012c00 	.word	0x40012c00
 80046e4:	40013400 	.word	0x40013400
 80046e8:	40014000 	.word	0x40014000
 80046ec:	40014400 	.word	0x40014400
 80046f0:	40014800 	.word	0x40014800

080046f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b087      	sub	sp, #28
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a1b      	ldr	r3, [r3, #32]
 8004702:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6a1b      	ldr	r3, [r3, #32]
 8004708:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	69db      	ldr	r3, [r3, #28]
 800471a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004722:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004726:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f023 0303 	bic.w	r3, r3, #3
 800472e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68fa      	ldr	r2, [r7, #12]
 8004736:	4313      	orrs	r3, r2
 8004738:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004740:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	021b      	lsls	r3, r3, #8
 8004748:	697a      	ldr	r2, [r7, #20]
 800474a:	4313      	orrs	r3, r2
 800474c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a27      	ldr	r2, [pc, #156]	; (80047f0 <TIM_OC3_SetConfig+0xfc>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d003      	beq.n	800475e <TIM_OC3_SetConfig+0x6a>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a26      	ldr	r2, [pc, #152]	; (80047f4 <TIM_OC3_SetConfig+0x100>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d10d      	bne.n	800477a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004764:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	021b      	lsls	r3, r3, #8
 800476c:	697a      	ldr	r2, [r7, #20]
 800476e:	4313      	orrs	r3, r2
 8004770:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004778:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a1c      	ldr	r2, [pc, #112]	; (80047f0 <TIM_OC3_SetConfig+0xfc>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d00f      	beq.n	80047a2 <TIM_OC3_SetConfig+0xae>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a1b      	ldr	r2, [pc, #108]	; (80047f4 <TIM_OC3_SetConfig+0x100>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d00b      	beq.n	80047a2 <TIM_OC3_SetConfig+0xae>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4a1a      	ldr	r2, [pc, #104]	; (80047f8 <TIM_OC3_SetConfig+0x104>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d007      	beq.n	80047a2 <TIM_OC3_SetConfig+0xae>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a19      	ldr	r2, [pc, #100]	; (80047fc <TIM_OC3_SetConfig+0x108>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d003      	beq.n	80047a2 <TIM_OC3_SetConfig+0xae>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a18      	ldr	r2, [pc, #96]	; (8004800 <TIM_OC3_SetConfig+0x10c>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d113      	bne.n	80047ca <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80047b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	011b      	lsls	r3, r3, #4
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	699b      	ldr	r3, [r3, #24]
 80047c2:	011b      	lsls	r3, r3, #4
 80047c4:	693a      	ldr	r2, [r7, #16]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	693a      	ldr	r2, [r7, #16]
 80047ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	68fa      	ldr	r2, [r7, #12]
 80047d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	685a      	ldr	r2, [r3, #4]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	697a      	ldr	r2, [r7, #20]
 80047e2:	621a      	str	r2, [r3, #32]
}
 80047e4:	bf00      	nop
 80047e6:	371c      	adds	r7, #28
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr
 80047f0:	40012c00 	.word	0x40012c00
 80047f4:	40013400 	.word	0x40013400
 80047f8:	40014000 	.word	0x40014000
 80047fc:	40014400 	.word	0x40014400
 8004800:	40014800 	.word	0x40014800

08004804 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004804:	b480      	push	{r7}
 8004806:	b087      	sub	sp, #28
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a1b      	ldr	r3, [r3, #32]
 8004812:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6a1b      	ldr	r3, [r3, #32]
 8004818:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	69db      	ldr	r3, [r3, #28]
 800482a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004832:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004836:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800483e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	021b      	lsls	r3, r3, #8
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	4313      	orrs	r3, r2
 800484a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004852:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	031b      	lsls	r3, r3, #12
 800485a:	693a      	ldr	r2, [r7, #16]
 800485c:	4313      	orrs	r3, r2
 800485e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	4a18      	ldr	r2, [pc, #96]	; (80048c4 <TIM_OC4_SetConfig+0xc0>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d00f      	beq.n	8004888 <TIM_OC4_SetConfig+0x84>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	4a17      	ldr	r2, [pc, #92]	; (80048c8 <TIM_OC4_SetConfig+0xc4>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d00b      	beq.n	8004888 <TIM_OC4_SetConfig+0x84>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	4a16      	ldr	r2, [pc, #88]	; (80048cc <TIM_OC4_SetConfig+0xc8>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d007      	beq.n	8004888 <TIM_OC4_SetConfig+0x84>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a15      	ldr	r2, [pc, #84]	; (80048d0 <TIM_OC4_SetConfig+0xcc>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d003      	beq.n	8004888 <TIM_OC4_SetConfig+0x84>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a14      	ldr	r2, [pc, #80]	; (80048d4 <TIM_OC4_SetConfig+0xd0>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d109      	bne.n	800489c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800488e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	695b      	ldr	r3, [r3, #20]
 8004894:	019b      	lsls	r3, r3, #6
 8004896:	697a      	ldr	r2, [r7, #20]
 8004898:	4313      	orrs	r3, r2
 800489a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	697a      	ldr	r2, [r7, #20]
 80048a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	68fa      	ldr	r2, [r7, #12]
 80048a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	685a      	ldr	r2, [r3, #4]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	693a      	ldr	r2, [r7, #16]
 80048b4:	621a      	str	r2, [r3, #32]
}
 80048b6:	bf00      	nop
 80048b8:	371c      	adds	r7, #28
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	40012c00 	.word	0x40012c00
 80048c8:	40013400 	.word	0x40013400
 80048cc:	40014000 	.word	0x40014000
 80048d0:	40014400 	.word	0x40014400
 80048d4:	40014800 	.word	0x40014800

080048d8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80048d8:	b480      	push	{r7}
 80048da:	b087      	sub	sp, #28
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a1b      	ldr	r3, [r3, #32]
 80048ec:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800490a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	4313      	orrs	r3, r2
 8004914:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800491c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	041b      	lsls	r3, r3, #16
 8004924:	693a      	ldr	r2, [r7, #16]
 8004926:	4313      	orrs	r3, r2
 8004928:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a17      	ldr	r2, [pc, #92]	; (800498c <TIM_OC5_SetConfig+0xb4>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d00f      	beq.n	8004952 <TIM_OC5_SetConfig+0x7a>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a16      	ldr	r2, [pc, #88]	; (8004990 <TIM_OC5_SetConfig+0xb8>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d00b      	beq.n	8004952 <TIM_OC5_SetConfig+0x7a>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4a15      	ldr	r2, [pc, #84]	; (8004994 <TIM_OC5_SetConfig+0xbc>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d007      	beq.n	8004952 <TIM_OC5_SetConfig+0x7a>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	4a14      	ldr	r2, [pc, #80]	; (8004998 <TIM_OC5_SetConfig+0xc0>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d003      	beq.n	8004952 <TIM_OC5_SetConfig+0x7a>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a13      	ldr	r2, [pc, #76]	; (800499c <TIM_OC5_SetConfig+0xc4>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d109      	bne.n	8004966 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004958:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	021b      	lsls	r3, r3, #8
 8004960:	697a      	ldr	r2, [r7, #20]
 8004962:	4313      	orrs	r3, r2
 8004964:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	697a      	ldr	r2, [r7, #20]
 800496a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	68fa      	ldr	r2, [r7, #12]
 8004970:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	685a      	ldr	r2, [r3, #4]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	693a      	ldr	r2, [r7, #16]
 800497e:	621a      	str	r2, [r3, #32]
}
 8004980:	bf00      	nop
 8004982:	371c      	adds	r7, #28
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr
 800498c:	40012c00 	.word	0x40012c00
 8004990:	40013400 	.word	0x40013400
 8004994:	40014000 	.word	0x40014000
 8004998:	40014400 	.word	0x40014400
 800499c:	40014800 	.word	0x40014800

080049a0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b087      	sub	sp, #28
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a1b      	ldr	r3, [r3, #32]
 80049ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6a1b      	ldr	r3, [r3, #32]
 80049b4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80049ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	021b      	lsls	r3, r3, #8
 80049da:	68fa      	ldr	r2, [r7, #12]
 80049dc:	4313      	orrs	r3, r2
 80049de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80049e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	051b      	lsls	r3, r3, #20
 80049ee:	693a      	ldr	r2, [r7, #16]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a18      	ldr	r2, [pc, #96]	; (8004a58 <TIM_OC6_SetConfig+0xb8>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d00f      	beq.n	8004a1c <TIM_OC6_SetConfig+0x7c>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a17      	ldr	r2, [pc, #92]	; (8004a5c <TIM_OC6_SetConfig+0xbc>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d00b      	beq.n	8004a1c <TIM_OC6_SetConfig+0x7c>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	4a16      	ldr	r2, [pc, #88]	; (8004a60 <TIM_OC6_SetConfig+0xc0>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d007      	beq.n	8004a1c <TIM_OC6_SetConfig+0x7c>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4a15      	ldr	r2, [pc, #84]	; (8004a64 <TIM_OC6_SetConfig+0xc4>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d003      	beq.n	8004a1c <TIM_OC6_SetConfig+0x7c>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a14      	ldr	r2, [pc, #80]	; (8004a68 <TIM_OC6_SetConfig+0xc8>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d109      	bne.n	8004a30 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a22:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	695b      	ldr	r3, [r3, #20]
 8004a28:	029b      	lsls	r3, r3, #10
 8004a2a:	697a      	ldr	r2, [r7, #20]
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	697a      	ldr	r2, [r7, #20]
 8004a34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	685a      	ldr	r2, [r3, #4]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	693a      	ldr	r2, [r7, #16]
 8004a48:	621a      	str	r2, [r3, #32]
}
 8004a4a:	bf00      	nop
 8004a4c:	371c      	adds	r7, #28
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	40012c00 	.word	0x40012c00
 8004a5c:	40013400 	.word	0x40013400
 8004a60:	40014000 	.word	0x40014000
 8004a64:	40014400 	.word	0x40014400
 8004a68:	40014800 	.word	0x40014800

08004a6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b087      	sub	sp, #28
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6a1b      	ldr	r3, [r3, #32]
 8004a82:	f023 0201 	bic.w	r2, r3, #1
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	011b      	lsls	r3, r3, #4
 8004a9c:	693a      	ldr	r2, [r7, #16]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	f023 030a 	bic.w	r3, r3, #10
 8004aa8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	697a      	ldr	r2, [r7, #20]
 8004abc:	621a      	str	r2, [r3, #32]
}
 8004abe:	bf00      	nop
 8004ac0:	371c      	adds	r7, #28
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr

08004aca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aca:	b480      	push	{r7}
 8004acc:	b087      	sub	sp, #28
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	60f8      	str	r0, [r7, #12]
 8004ad2:	60b9      	str	r1, [r7, #8]
 8004ad4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6a1b      	ldr	r3, [r3, #32]
 8004ada:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6a1b      	ldr	r3, [r3, #32]
 8004ae0:	f023 0210 	bic.w	r2, r3, #16
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	699b      	ldr	r3, [r3, #24]
 8004aec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004af4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	031b      	lsls	r3, r3, #12
 8004afa:	693a      	ldr	r2, [r7, #16]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b06:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	011b      	lsls	r3, r3, #4
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	693a      	ldr	r2, [r7, #16]
 8004b16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	697a      	ldr	r2, [r7, #20]
 8004b1c:	621a      	str	r2, [r3, #32]
}
 8004b1e:	bf00      	nop
 8004b20:	371c      	adds	r7, #28
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr

08004b2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b2a:	b480      	push	{r7}
 8004b2c:	b085      	sub	sp, #20
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	6078      	str	r0, [r7, #4]
 8004b32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b42:	683a      	ldr	r2, [r7, #0]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	f043 0307 	orr.w	r3, r3, #7
 8004b4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	609a      	str	r2, [r3, #8]
}
 8004b54:	bf00      	nop
 8004b56:	3714      	adds	r7, #20
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr

08004b60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b087      	sub	sp, #28
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]
 8004b6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	021a      	lsls	r2, r3, #8
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	431a      	orrs	r2, r3
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	697a      	ldr	r2, [r7, #20]
 8004b92:	609a      	str	r2, [r3, #8]
}
 8004b94:	bf00      	nop
 8004b96:	371c      	adds	r7, #28
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr

08004ba0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b085      	sub	sp, #20
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d101      	bne.n	8004bb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bb4:	2302      	movs	r3, #2
 8004bb6:	e068      	b.n	8004c8a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2202      	movs	r2, #2
 8004bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a2e      	ldr	r2, [pc, #184]	; (8004c98 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d004      	beq.n	8004bec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a2d      	ldr	r2, [pc, #180]	; (8004c9c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d108      	bne.n	8004bfe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004bf2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	68fa      	ldr	r2, [r7, #12]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c04:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68fa      	ldr	r2, [r7, #12]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68fa      	ldr	r2, [r7, #12]
 8004c16:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a1e      	ldr	r2, [pc, #120]	; (8004c98 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d01d      	beq.n	8004c5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c2a:	d018      	beq.n	8004c5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a1b      	ldr	r2, [pc, #108]	; (8004ca0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d013      	beq.n	8004c5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a1a      	ldr	r2, [pc, #104]	; (8004ca4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d00e      	beq.n	8004c5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a18      	ldr	r2, [pc, #96]	; (8004ca8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d009      	beq.n	8004c5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a13      	ldr	r2, [pc, #76]	; (8004c9c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d004      	beq.n	8004c5e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a14      	ldr	r2, [pc, #80]	; (8004cac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d10c      	bne.n	8004c78 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c64:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	68ba      	ldr	r2, [r7, #8]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68ba      	ldr	r2, [r7, #8]
 8004c76:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c88:	2300      	movs	r3, #0
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3714      	adds	r7, #20
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr
 8004c96:	bf00      	nop
 8004c98:	40012c00 	.word	0x40012c00
 8004c9c:	40013400 	.word	0x40013400
 8004ca0:	40000400 	.word	0x40000400
 8004ca4:	40000800 	.word	0x40000800
 8004ca8:	40000c00 	.word	0x40000c00
 8004cac:	40014000 	.word	0x40014000

08004cb0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b082      	sub	sp, #8
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d101      	bne.n	8004cc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e040      	b.n	8004d44 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d106      	bne.n	8004cd8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f7fc fc4c 	bl	8001570 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2224      	movs	r2, #36	; 0x24
 8004cdc:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f022 0201 	bic.w	r2, r2, #1
 8004cec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d002      	beq.n	8004cfc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f000 fb6a 	bl	80053d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f000 f8af 	bl	8004e60 <UART_SetConfig>
 8004d02:	4603      	mov	r3, r0
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d101      	bne.n	8004d0c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	e01b      	b.n	8004d44 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	685a      	ldr	r2, [r3, #4]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	689a      	ldr	r2, [r3, #8]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f042 0201 	orr.w	r2, r2, #1
 8004d3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f000 fbe9 	bl	8005514 <UART_CheckIdleState>
 8004d42:	4603      	mov	r3, r0
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3708      	adds	r7, #8
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}

08004d4c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b08a      	sub	sp, #40	; 0x28
 8004d50:	af02      	add	r7, sp, #8
 8004d52:	60f8      	str	r0, [r7, #12]
 8004d54:	60b9      	str	r1, [r7, #8]
 8004d56:	603b      	str	r3, [r7, #0]
 8004d58:	4613      	mov	r3, r2
 8004d5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d60:	2b20      	cmp	r3, #32
 8004d62:	d178      	bne.n	8004e56 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d002      	beq.n	8004d70 <HAL_UART_Transmit+0x24>
 8004d6a:	88fb      	ldrh	r3, [r7, #6]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d101      	bne.n	8004d74 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	e071      	b.n	8004e58 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2200      	movs	r2, #0
 8004d78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2221      	movs	r2, #33	; 0x21
 8004d80:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d82:	f7fc fded 	bl	8001960 <HAL_GetTick>
 8004d86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	88fa      	ldrh	r2, [r7, #6]
 8004d8c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	88fa      	ldrh	r2, [r7, #6]
 8004d94:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004da0:	d108      	bne.n	8004db4 <HAL_UART_Transmit+0x68>
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	691b      	ldr	r3, [r3, #16]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d104      	bne.n	8004db4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004daa:	2300      	movs	r3, #0
 8004dac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	61bb      	str	r3, [r7, #24]
 8004db2:	e003      	b.n	8004dbc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004db8:	2300      	movs	r3, #0
 8004dba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004dbc:	e030      	b.n	8004e20 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	9300      	str	r3, [sp, #0]
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	2180      	movs	r1, #128	; 0x80
 8004dc8:	68f8      	ldr	r0, [r7, #12]
 8004dca:	f000 fc4b 	bl	8005664 <UART_WaitOnFlagUntilTimeout>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d004      	beq.n	8004dde <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2220      	movs	r2, #32
 8004dd8:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e03c      	b.n	8004e58 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d10b      	bne.n	8004dfc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004de4:	69bb      	ldr	r3, [r7, #24]
 8004de6:	881a      	ldrh	r2, [r3, #0]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004df0:	b292      	uxth	r2, r2
 8004df2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004df4:	69bb      	ldr	r3, [r7, #24]
 8004df6:	3302      	adds	r3, #2
 8004df8:	61bb      	str	r3, [r7, #24]
 8004dfa:	e008      	b.n	8004e0e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	781a      	ldrb	r2, [r3, #0]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	b292      	uxth	r2, r2
 8004e06:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	3301      	adds	r3, #1
 8004e0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	3b01      	subs	r3, #1
 8004e18:	b29a      	uxth	r2, r3
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004e26:	b29b      	uxth	r3, r3
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1c8      	bne.n	8004dbe <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	9300      	str	r3, [sp, #0]
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	2200      	movs	r2, #0
 8004e34:	2140      	movs	r1, #64	; 0x40
 8004e36:	68f8      	ldr	r0, [r7, #12]
 8004e38:	f000 fc14 	bl	8005664 <UART_WaitOnFlagUntilTimeout>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d004      	beq.n	8004e4c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2220      	movs	r2, #32
 8004e46:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004e48:	2303      	movs	r3, #3
 8004e4a:	e005      	b.n	8004e58 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2220      	movs	r2, #32
 8004e50:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004e52:	2300      	movs	r3, #0
 8004e54:	e000      	b.n	8004e58 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8004e56:	2302      	movs	r3, #2
  }
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3720      	adds	r7, #32
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e64:	b08a      	sub	sp, #40	; 0x28
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	689a      	ldr	r2, [r3, #8]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	691b      	ldr	r3, [r3, #16]
 8004e78:	431a      	orrs	r2, r3
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	695b      	ldr	r3, [r3, #20]
 8004e7e:	431a      	orrs	r2, r3
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	69db      	ldr	r3, [r3, #28]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	4ba4      	ldr	r3, [pc, #656]	; (8005120 <UART_SetConfig+0x2c0>)
 8004e90:	4013      	ands	r3, r2
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	6812      	ldr	r2, [r2, #0]
 8004e96:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004e98:	430b      	orrs	r3, r1
 8004e9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	68da      	ldr	r2, [r3, #12]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	430a      	orrs	r2, r1
 8004eb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	699b      	ldr	r3, [r3, #24]
 8004eb6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a99      	ldr	r2, [pc, #612]	; (8005124 <UART_SetConfig+0x2c4>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d004      	beq.n	8004ecc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6a1b      	ldr	r3, [r3, #32]
 8004ec6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004edc:	430a      	orrs	r2, r1
 8004ede:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a90      	ldr	r2, [pc, #576]	; (8005128 <UART_SetConfig+0x2c8>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d126      	bne.n	8004f38 <UART_SetConfig+0xd8>
 8004eea:	4b90      	ldr	r3, [pc, #576]	; (800512c <UART_SetConfig+0x2cc>)
 8004eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ef0:	f003 0303 	and.w	r3, r3, #3
 8004ef4:	2b03      	cmp	r3, #3
 8004ef6:	d81b      	bhi.n	8004f30 <UART_SetConfig+0xd0>
 8004ef8:	a201      	add	r2, pc, #4	; (adr r2, 8004f00 <UART_SetConfig+0xa0>)
 8004efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004efe:	bf00      	nop
 8004f00:	08004f11 	.word	0x08004f11
 8004f04:	08004f21 	.word	0x08004f21
 8004f08:	08004f19 	.word	0x08004f19
 8004f0c:	08004f29 	.word	0x08004f29
 8004f10:	2301      	movs	r3, #1
 8004f12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f16:	e116      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004f18:	2302      	movs	r3, #2
 8004f1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f1e:	e112      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004f20:	2304      	movs	r3, #4
 8004f22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f26:	e10e      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004f28:	2308      	movs	r3, #8
 8004f2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f2e:	e10a      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004f30:	2310      	movs	r3, #16
 8004f32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f36:	e106      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a7c      	ldr	r2, [pc, #496]	; (8005130 <UART_SetConfig+0x2d0>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d138      	bne.n	8004fb4 <UART_SetConfig+0x154>
 8004f42:	4b7a      	ldr	r3, [pc, #488]	; (800512c <UART_SetConfig+0x2cc>)
 8004f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f48:	f003 030c 	and.w	r3, r3, #12
 8004f4c:	2b0c      	cmp	r3, #12
 8004f4e:	d82d      	bhi.n	8004fac <UART_SetConfig+0x14c>
 8004f50:	a201      	add	r2, pc, #4	; (adr r2, 8004f58 <UART_SetConfig+0xf8>)
 8004f52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f56:	bf00      	nop
 8004f58:	08004f8d 	.word	0x08004f8d
 8004f5c:	08004fad 	.word	0x08004fad
 8004f60:	08004fad 	.word	0x08004fad
 8004f64:	08004fad 	.word	0x08004fad
 8004f68:	08004f9d 	.word	0x08004f9d
 8004f6c:	08004fad 	.word	0x08004fad
 8004f70:	08004fad 	.word	0x08004fad
 8004f74:	08004fad 	.word	0x08004fad
 8004f78:	08004f95 	.word	0x08004f95
 8004f7c:	08004fad 	.word	0x08004fad
 8004f80:	08004fad 	.word	0x08004fad
 8004f84:	08004fad 	.word	0x08004fad
 8004f88:	08004fa5 	.word	0x08004fa5
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f92:	e0d8      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004f94:	2302      	movs	r3, #2
 8004f96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f9a:	e0d4      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004f9c:	2304      	movs	r3, #4
 8004f9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fa2:	e0d0      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004fa4:	2308      	movs	r3, #8
 8004fa6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004faa:	e0cc      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004fac:	2310      	movs	r3, #16
 8004fae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fb2:	e0c8      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a5e      	ldr	r2, [pc, #376]	; (8005134 <UART_SetConfig+0x2d4>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d125      	bne.n	800500a <UART_SetConfig+0x1aa>
 8004fbe:	4b5b      	ldr	r3, [pc, #364]	; (800512c <UART_SetConfig+0x2cc>)
 8004fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fc4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004fc8:	2b30      	cmp	r3, #48	; 0x30
 8004fca:	d016      	beq.n	8004ffa <UART_SetConfig+0x19a>
 8004fcc:	2b30      	cmp	r3, #48	; 0x30
 8004fce:	d818      	bhi.n	8005002 <UART_SetConfig+0x1a2>
 8004fd0:	2b20      	cmp	r3, #32
 8004fd2:	d00a      	beq.n	8004fea <UART_SetConfig+0x18a>
 8004fd4:	2b20      	cmp	r3, #32
 8004fd6:	d814      	bhi.n	8005002 <UART_SetConfig+0x1a2>
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d002      	beq.n	8004fe2 <UART_SetConfig+0x182>
 8004fdc:	2b10      	cmp	r3, #16
 8004fde:	d008      	beq.n	8004ff2 <UART_SetConfig+0x192>
 8004fe0:	e00f      	b.n	8005002 <UART_SetConfig+0x1a2>
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fe8:	e0ad      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004fea:	2302      	movs	r3, #2
 8004fec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ff0:	e0a9      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004ff2:	2304      	movs	r3, #4
 8004ff4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ff8:	e0a5      	b.n	8005146 <UART_SetConfig+0x2e6>
 8004ffa:	2308      	movs	r3, #8
 8004ffc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005000:	e0a1      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005002:	2310      	movs	r3, #16
 8005004:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005008:	e09d      	b.n	8005146 <UART_SetConfig+0x2e6>
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a4a      	ldr	r2, [pc, #296]	; (8005138 <UART_SetConfig+0x2d8>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d125      	bne.n	8005060 <UART_SetConfig+0x200>
 8005014:	4b45      	ldr	r3, [pc, #276]	; (800512c <UART_SetConfig+0x2cc>)
 8005016:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800501a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800501e:	2bc0      	cmp	r3, #192	; 0xc0
 8005020:	d016      	beq.n	8005050 <UART_SetConfig+0x1f0>
 8005022:	2bc0      	cmp	r3, #192	; 0xc0
 8005024:	d818      	bhi.n	8005058 <UART_SetConfig+0x1f8>
 8005026:	2b80      	cmp	r3, #128	; 0x80
 8005028:	d00a      	beq.n	8005040 <UART_SetConfig+0x1e0>
 800502a:	2b80      	cmp	r3, #128	; 0x80
 800502c:	d814      	bhi.n	8005058 <UART_SetConfig+0x1f8>
 800502e:	2b00      	cmp	r3, #0
 8005030:	d002      	beq.n	8005038 <UART_SetConfig+0x1d8>
 8005032:	2b40      	cmp	r3, #64	; 0x40
 8005034:	d008      	beq.n	8005048 <UART_SetConfig+0x1e8>
 8005036:	e00f      	b.n	8005058 <UART_SetConfig+0x1f8>
 8005038:	2300      	movs	r3, #0
 800503a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800503e:	e082      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005040:	2302      	movs	r3, #2
 8005042:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005046:	e07e      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005048:	2304      	movs	r3, #4
 800504a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800504e:	e07a      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005050:	2308      	movs	r3, #8
 8005052:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005056:	e076      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005058:	2310      	movs	r3, #16
 800505a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800505e:	e072      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a35      	ldr	r2, [pc, #212]	; (800513c <UART_SetConfig+0x2dc>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d12a      	bne.n	80050c0 <UART_SetConfig+0x260>
 800506a:	4b30      	ldr	r3, [pc, #192]	; (800512c <UART_SetConfig+0x2cc>)
 800506c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005070:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005074:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005078:	d01a      	beq.n	80050b0 <UART_SetConfig+0x250>
 800507a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800507e:	d81b      	bhi.n	80050b8 <UART_SetConfig+0x258>
 8005080:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005084:	d00c      	beq.n	80050a0 <UART_SetConfig+0x240>
 8005086:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800508a:	d815      	bhi.n	80050b8 <UART_SetConfig+0x258>
 800508c:	2b00      	cmp	r3, #0
 800508e:	d003      	beq.n	8005098 <UART_SetConfig+0x238>
 8005090:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005094:	d008      	beq.n	80050a8 <UART_SetConfig+0x248>
 8005096:	e00f      	b.n	80050b8 <UART_SetConfig+0x258>
 8005098:	2300      	movs	r3, #0
 800509a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800509e:	e052      	b.n	8005146 <UART_SetConfig+0x2e6>
 80050a0:	2302      	movs	r3, #2
 80050a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050a6:	e04e      	b.n	8005146 <UART_SetConfig+0x2e6>
 80050a8:	2304      	movs	r3, #4
 80050aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050ae:	e04a      	b.n	8005146 <UART_SetConfig+0x2e6>
 80050b0:	2308      	movs	r3, #8
 80050b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050b6:	e046      	b.n	8005146 <UART_SetConfig+0x2e6>
 80050b8:	2310      	movs	r3, #16
 80050ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050be:	e042      	b.n	8005146 <UART_SetConfig+0x2e6>
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a17      	ldr	r2, [pc, #92]	; (8005124 <UART_SetConfig+0x2c4>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d13a      	bne.n	8005140 <UART_SetConfig+0x2e0>
 80050ca:	4b18      	ldr	r3, [pc, #96]	; (800512c <UART_SetConfig+0x2cc>)
 80050cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050d0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80050d4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80050d8:	d01a      	beq.n	8005110 <UART_SetConfig+0x2b0>
 80050da:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80050de:	d81b      	bhi.n	8005118 <UART_SetConfig+0x2b8>
 80050e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050e4:	d00c      	beq.n	8005100 <UART_SetConfig+0x2a0>
 80050e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050ea:	d815      	bhi.n	8005118 <UART_SetConfig+0x2b8>
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d003      	beq.n	80050f8 <UART_SetConfig+0x298>
 80050f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050f4:	d008      	beq.n	8005108 <UART_SetConfig+0x2a8>
 80050f6:	e00f      	b.n	8005118 <UART_SetConfig+0x2b8>
 80050f8:	2300      	movs	r3, #0
 80050fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050fe:	e022      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005100:	2302      	movs	r3, #2
 8005102:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005106:	e01e      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005108:	2304      	movs	r3, #4
 800510a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800510e:	e01a      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005110:	2308      	movs	r3, #8
 8005112:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005116:	e016      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005118:	2310      	movs	r3, #16
 800511a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800511e:	e012      	b.n	8005146 <UART_SetConfig+0x2e6>
 8005120:	efff69f3 	.word	0xefff69f3
 8005124:	40008000 	.word	0x40008000
 8005128:	40013800 	.word	0x40013800
 800512c:	40021000 	.word	0x40021000
 8005130:	40004400 	.word	0x40004400
 8005134:	40004800 	.word	0x40004800
 8005138:	40004c00 	.word	0x40004c00
 800513c:	40005000 	.word	0x40005000
 8005140:	2310      	movs	r3, #16
 8005142:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a9f      	ldr	r2, [pc, #636]	; (80053c8 <UART_SetConfig+0x568>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d17a      	bne.n	8005246 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005150:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005154:	2b08      	cmp	r3, #8
 8005156:	d824      	bhi.n	80051a2 <UART_SetConfig+0x342>
 8005158:	a201      	add	r2, pc, #4	; (adr r2, 8005160 <UART_SetConfig+0x300>)
 800515a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800515e:	bf00      	nop
 8005160:	08005185 	.word	0x08005185
 8005164:	080051a3 	.word	0x080051a3
 8005168:	0800518d 	.word	0x0800518d
 800516c:	080051a3 	.word	0x080051a3
 8005170:	08005193 	.word	0x08005193
 8005174:	080051a3 	.word	0x080051a3
 8005178:	080051a3 	.word	0x080051a3
 800517c:	080051a3 	.word	0x080051a3
 8005180:	0800519b 	.word	0x0800519b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005184:	f7fe f924 	bl	80033d0 <HAL_RCC_GetPCLK1Freq>
 8005188:	61f8      	str	r0, [r7, #28]
        break;
 800518a:	e010      	b.n	80051ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800518c:	4b8f      	ldr	r3, [pc, #572]	; (80053cc <UART_SetConfig+0x56c>)
 800518e:	61fb      	str	r3, [r7, #28]
        break;
 8005190:	e00d      	b.n	80051ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005192:	f7fe f885 	bl	80032a0 <HAL_RCC_GetSysClockFreq>
 8005196:	61f8      	str	r0, [r7, #28]
        break;
 8005198:	e009      	b.n	80051ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800519a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800519e:	61fb      	str	r3, [r7, #28]
        break;
 80051a0:	e005      	b.n	80051ae <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80051a2:	2300      	movs	r3, #0
 80051a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80051ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80051ae:	69fb      	ldr	r3, [r7, #28]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	f000 80fb 	beq.w	80053ac <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	685a      	ldr	r2, [r3, #4]
 80051ba:	4613      	mov	r3, r2
 80051bc:	005b      	lsls	r3, r3, #1
 80051be:	4413      	add	r3, r2
 80051c0:	69fa      	ldr	r2, [r7, #28]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d305      	bcc.n	80051d2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051cc:	69fa      	ldr	r2, [r7, #28]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d903      	bls.n	80051da <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80051d8:	e0e8      	b.n	80053ac <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	2200      	movs	r2, #0
 80051de:	461c      	mov	r4, r3
 80051e0:	4615      	mov	r5, r2
 80051e2:	f04f 0200 	mov.w	r2, #0
 80051e6:	f04f 0300 	mov.w	r3, #0
 80051ea:	022b      	lsls	r3, r5, #8
 80051ec:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80051f0:	0222      	lsls	r2, r4, #8
 80051f2:	68f9      	ldr	r1, [r7, #12]
 80051f4:	6849      	ldr	r1, [r1, #4]
 80051f6:	0849      	lsrs	r1, r1, #1
 80051f8:	2000      	movs	r0, #0
 80051fa:	4688      	mov	r8, r1
 80051fc:	4681      	mov	r9, r0
 80051fe:	eb12 0a08 	adds.w	sl, r2, r8
 8005202:	eb43 0b09 	adc.w	fp, r3, r9
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	603b      	str	r3, [r7, #0]
 800520e:	607a      	str	r2, [r7, #4]
 8005210:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005214:	4650      	mov	r0, sl
 8005216:	4659      	mov	r1, fp
 8005218:	f7fb fcc6 	bl	8000ba8 <__aeabi_uldivmod>
 800521c:	4602      	mov	r2, r0
 800521e:	460b      	mov	r3, r1
 8005220:	4613      	mov	r3, r2
 8005222:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005224:	69bb      	ldr	r3, [r7, #24]
 8005226:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800522a:	d308      	bcc.n	800523e <UART_SetConfig+0x3de>
 800522c:	69bb      	ldr	r3, [r7, #24]
 800522e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005232:	d204      	bcs.n	800523e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	69ba      	ldr	r2, [r7, #24]
 800523a:	60da      	str	r2, [r3, #12]
 800523c:	e0b6      	b.n	80053ac <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005244:	e0b2      	b.n	80053ac <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	69db      	ldr	r3, [r3, #28]
 800524a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800524e:	d15e      	bne.n	800530e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005250:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005254:	2b08      	cmp	r3, #8
 8005256:	d828      	bhi.n	80052aa <UART_SetConfig+0x44a>
 8005258:	a201      	add	r2, pc, #4	; (adr r2, 8005260 <UART_SetConfig+0x400>)
 800525a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800525e:	bf00      	nop
 8005260:	08005285 	.word	0x08005285
 8005264:	0800528d 	.word	0x0800528d
 8005268:	08005295 	.word	0x08005295
 800526c:	080052ab 	.word	0x080052ab
 8005270:	0800529b 	.word	0x0800529b
 8005274:	080052ab 	.word	0x080052ab
 8005278:	080052ab 	.word	0x080052ab
 800527c:	080052ab 	.word	0x080052ab
 8005280:	080052a3 	.word	0x080052a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005284:	f7fe f8a4 	bl	80033d0 <HAL_RCC_GetPCLK1Freq>
 8005288:	61f8      	str	r0, [r7, #28]
        break;
 800528a:	e014      	b.n	80052b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800528c:	f7fe f8b6 	bl	80033fc <HAL_RCC_GetPCLK2Freq>
 8005290:	61f8      	str	r0, [r7, #28]
        break;
 8005292:	e010      	b.n	80052b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005294:	4b4d      	ldr	r3, [pc, #308]	; (80053cc <UART_SetConfig+0x56c>)
 8005296:	61fb      	str	r3, [r7, #28]
        break;
 8005298:	e00d      	b.n	80052b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800529a:	f7fe f801 	bl	80032a0 <HAL_RCC_GetSysClockFreq>
 800529e:	61f8      	str	r0, [r7, #28]
        break;
 80052a0:	e009      	b.n	80052b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052a6:	61fb      	str	r3, [r7, #28]
        break;
 80052a8:	e005      	b.n	80052b6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80052aa:	2300      	movs	r3, #0
 80052ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80052b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d077      	beq.n	80053ac <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	005a      	lsls	r2, r3, #1
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	085b      	lsrs	r3, r3, #1
 80052c6:	441a      	add	r2, r3
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80052d0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	2b0f      	cmp	r3, #15
 80052d6:	d916      	bls.n	8005306 <UART_SetConfig+0x4a6>
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052de:	d212      	bcs.n	8005306 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	f023 030f 	bic.w	r3, r3, #15
 80052e8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052ea:	69bb      	ldr	r3, [r7, #24]
 80052ec:	085b      	lsrs	r3, r3, #1
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	f003 0307 	and.w	r3, r3, #7
 80052f4:	b29a      	uxth	r2, r3
 80052f6:	8afb      	ldrh	r3, [r7, #22]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	8afa      	ldrh	r2, [r7, #22]
 8005302:	60da      	str	r2, [r3, #12]
 8005304:	e052      	b.n	80053ac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800530c:	e04e      	b.n	80053ac <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800530e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005312:	2b08      	cmp	r3, #8
 8005314:	d827      	bhi.n	8005366 <UART_SetConfig+0x506>
 8005316:	a201      	add	r2, pc, #4	; (adr r2, 800531c <UART_SetConfig+0x4bc>)
 8005318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800531c:	08005341 	.word	0x08005341
 8005320:	08005349 	.word	0x08005349
 8005324:	08005351 	.word	0x08005351
 8005328:	08005367 	.word	0x08005367
 800532c:	08005357 	.word	0x08005357
 8005330:	08005367 	.word	0x08005367
 8005334:	08005367 	.word	0x08005367
 8005338:	08005367 	.word	0x08005367
 800533c:	0800535f 	.word	0x0800535f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005340:	f7fe f846 	bl	80033d0 <HAL_RCC_GetPCLK1Freq>
 8005344:	61f8      	str	r0, [r7, #28]
        break;
 8005346:	e014      	b.n	8005372 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005348:	f7fe f858 	bl	80033fc <HAL_RCC_GetPCLK2Freq>
 800534c:	61f8      	str	r0, [r7, #28]
        break;
 800534e:	e010      	b.n	8005372 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005350:	4b1e      	ldr	r3, [pc, #120]	; (80053cc <UART_SetConfig+0x56c>)
 8005352:	61fb      	str	r3, [r7, #28]
        break;
 8005354:	e00d      	b.n	8005372 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005356:	f7fd ffa3 	bl	80032a0 <HAL_RCC_GetSysClockFreq>
 800535a:	61f8      	str	r0, [r7, #28]
        break;
 800535c:	e009      	b.n	8005372 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800535e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005362:	61fb      	str	r3, [r7, #28]
        break;
 8005364:	e005      	b.n	8005372 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005366:	2300      	movs	r3, #0
 8005368:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005370:	bf00      	nop
    }

    if (pclk != 0U)
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d019      	beq.n	80053ac <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	085a      	lsrs	r2, r3, #1
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	441a      	add	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	fbb2 f3f3 	udiv	r3, r2, r3
 800538a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	2b0f      	cmp	r3, #15
 8005390:	d909      	bls.n	80053a6 <UART_SetConfig+0x546>
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005398:	d205      	bcs.n	80053a6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800539a:	69bb      	ldr	r3, [r7, #24]
 800539c:	b29a      	uxth	r2, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	60da      	str	r2, [r3, #12]
 80053a4:	e002      	b.n	80053ac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2200      	movs	r2, #0
 80053b0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2200      	movs	r2, #0
 80053b6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80053b8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3728      	adds	r7, #40	; 0x28
 80053c0:	46bd      	mov	sp, r7
 80053c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053c6:	bf00      	nop
 80053c8:	40008000 	.word	0x40008000
 80053cc:	00f42400 	.word	0x00f42400

080053d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053dc:	f003 0308 	and.w	r3, r3, #8
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d00a      	beq.n	80053fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	430a      	orrs	r2, r1
 80053f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	2b00      	cmp	r3, #0
 8005404:	d00a      	beq.n	800541c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	430a      	orrs	r2, r1
 800541a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005420:	f003 0302 	and.w	r3, r3, #2
 8005424:	2b00      	cmp	r3, #0
 8005426:	d00a      	beq.n	800543e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	430a      	orrs	r2, r1
 800543c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005442:	f003 0304 	and.w	r3, r3, #4
 8005446:	2b00      	cmp	r3, #0
 8005448:	d00a      	beq.n	8005460 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	430a      	orrs	r2, r1
 800545e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005464:	f003 0310 	and.w	r3, r3, #16
 8005468:	2b00      	cmp	r3, #0
 800546a:	d00a      	beq.n	8005482 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	430a      	orrs	r2, r1
 8005480:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005486:	f003 0320 	and.w	r3, r3, #32
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00a      	beq.n	80054a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	430a      	orrs	r2, r1
 80054a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d01a      	beq.n	80054e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	430a      	orrs	r2, r1
 80054c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054ce:	d10a      	bne.n	80054e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	430a      	orrs	r2, r1
 80054e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d00a      	beq.n	8005508 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	430a      	orrs	r2, r1
 8005506:	605a      	str	r2, [r3, #4]
  }
}
 8005508:	bf00      	nop
 800550a:	370c      	adds	r7, #12
 800550c:	46bd      	mov	sp, r7
 800550e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005512:	4770      	bx	lr

08005514 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b098      	sub	sp, #96	; 0x60
 8005518:	af02      	add	r7, sp, #8
 800551a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2200      	movs	r2, #0
 8005520:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005524:	f7fc fa1c 	bl	8001960 <HAL_GetTick>
 8005528:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0308 	and.w	r3, r3, #8
 8005534:	2b08      	cmp	r3, #8
 8005536:	d12e      	bne.n	8005596 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005538:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800553c:	9300      	str	r3, [sp, #0]
 800553e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005540:	2200      	movs	r2, #0
 8005542:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 f88c 	bl	8005664 <UART_WaitOnFlagUntilTimeout>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d021      	beq.n	8005596 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800555a:	e853 3f00 	ldrex	r3, [r3]
 800555e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005560:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005562:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005566:	653b      	str	r3, [r7, #80]	; 0x50
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	461a      	mov	r2, r3
 800556e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005570:	647b      	str	r3, [r7, #68]	; 0x44
 8005572:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005574:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005576:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005578:	e841 2300 	strex	r3, r2, [r1]
 800557c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800557e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005580:	2b00      	cmp	r3, #0
 8005582:	d1e6      	bne.n	8005552 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2220      	movs	r2, #32
 8005588:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	e062      	b.n	800565c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f003 0304 	and.w	r3, r3, #4
 80055a0:	2b04      	cmp	r3, #4
 80055a2:	d149      	bne.n	8005638 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055a4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80055a8:	9300      	str	r3, [sp, #0]
 80055aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80055ac:	2200      	movs	r2, #0
 80055ae:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 f856 	bl	8005664 <UART_WaitOnFlagUntilTimeout>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d03c      	beq.n	8005638 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c6:	e853 3f00 	ldrex	r3, [r3]
 80055ca:	623b      	str	r3, [r7, #32]
   return(result);
 80055cc:	6a3b      	ldr	r3, [r7, #32]
 80055ce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80055d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	461a      	mov	r2, r3
 80055da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055dc:	633b      	str	r3, [r7, #48]	; 0x30
 80055de:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80055e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055e4:	e841 2300 	strex	r3, r2, [r1]
 80055e8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80055ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d1e6      	bne.n	80055be <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	3308      	adds	r3, #8
 80055f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	e853 3f00 	ldrex	r3, [r3]
 80055fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f023 0301 	bic.w	r3, r3, #1
 8005606:	64bb      	str	r3, [r7, #72]	; 0x48
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	3308      	adds	r3, #8
 800560e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005610:	61fa      	str	r2, [r7, #28]
 8005612:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005614:	69b9      	ldr	r1, [r7, #24]
 8005616:	69fa      	ldr	r2, [r7, #28]
 8005618:	e841 2300 	strex	r3, r2, [r1]
 800561c:	617b      	str	r3, [r7, #20]
   return(result);
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1e5      	bne.n	80055f0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2220      	movs	r2, #32
 8005628:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2200      	movs	r2, #0
 8005630:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005634:	2303      	movs	r3, #3
 8005636:	e011      	b.n	800565c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2220      	movs	r2, #32
 800563c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2220      	movs	r2, #32
 8005642:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800565a:	2300      	movs	r3, #0
}
 800565c:	4618      	mov	r0, r3
 800565e:	3758      	adds	r7, #88	; 0x58
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}

08005664 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b084      	sub	sp, #16
 8005668:	af00      	add	r7, sp, #0
 800566a:	60f8      	str	r0, [r7, #12]
 800566c:	60b9      	str	r1, [r7, #8]
 800566e:	603b      	str	r3, [r7, #0]
 8005670:	4613      	mov	r3, r2
 8005672:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005674:	e049      	b.n	800570a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005676:	69bb      	ldr	r3, [r7, #24]
 8005678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800567c:	d045      	beq.n	800570a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800567e:	f7fc f96f 	bl	8001960 <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	69ba      	ldr	r2, [r7, #24]
 800568a:	429a      	cmp	r2, r3
 800568c:	d302      	bcc.n	8005694 <UART_WaitOnFlagUntilTimeout+0x30>
 800568e:	69bb      	ldr	r3, [r7, #24]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d101      	bne.n	8005698 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005694:	2303      	movs	r3, #3
 8005696:	e048      	b.n	800572a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0304 	and.w	r3, r3, #4
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d031      	beq.n	800570a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	69db      	ldr	r3, [r3, #28]
 80056ac:	f003 0308 	and.w	r3, r3, #8
 80056b0:	2b08      	cmp	r3, #8
 80056b2:	d110      	bne.n	80056d6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	2208      	movs	r2, #8
 80056ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056bc:	68f8      	ldr	r0, [r7, #12]
 80056be:	f000 f838 	bl	8005732 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2208      	movs	r2, #8
 80056c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2200      	movs	r2, #0
 80056ce:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e029      	b.n	800572a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	69db      	ldr	r3, [r3, #28]
 80056dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056e4:	d111      	bne.n	800570a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80056ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056f0:	68f8      	ldr	r0, [r7, #12]
 80056f2:	f000 f81e 	bl	8005732 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2220      	movs	r2, #32
 80056fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2200      	movs	r2, #0
 8005702:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005706:	2303      	movs	r3, #3
 8005708:	e00f      	b.n	800572a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	69da      	ldr	r2, [r3, #28]
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	4013      	ands	r3, r2
 8005714:	68ba      	ldr	r2, [r7, #8]
 8005716:	429a      	cmp	r2, r3
 8005718:	bf0c      	ite	eq
 800571a:	2301      	moveq	r3, #1
 800571c:	2300      	movne	r3, #0
 800571e:	b2db      	uxtb	r3, r3
 8005720:	461a      	mov	r2, r3
 8005722:	79fb      	ldrb	r3, [r7, #7]
 8005724:	429a      	cmp	r2, r3
 8005726:	d0a6      	beq.n	8005676 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005728:	2300      	movs	r3, #0
}
 800572a:	4618      	mov	r0, r3
 800572c:	3710      	adds	r7, #16
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}

08005732 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005732:	b480      	push	{r7}
 8005734:	b095      	sub	sp, #84	; 0x54
 8005736:	af00      	add	r7, sp, #0
 8005738:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005740:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005742:	e853 3f00 	ldrex	r3, [r3]
 8005746:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800574a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800574e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	461a      	mov	r2, r3
 8005756:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005758:	643b      	str	r3, [r7, #64]	; 0x40
 800575a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800575e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005760:	e841 2300 	strex	r3, r2, [r1]
 8005764:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005768:	2b00      	cmp	r3, #0
 800576a:	d1e6      	bne.n	800573a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	3308      	adds	r3, #8
 8005772:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005774:	6a3b      	ldr	r3, [r7, #32]
 8005776:	e853 3f00 	ldrex	r3, [r3]
 800577a:	61fb      	str	r3, [r7, #28]
   return(result);
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	f023 0301 	bic.w	r3, r3, #1
 8005782:	64bb      	str	r3, [r7, #72]	; 0x48
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	3308      	adds	r3, #8
 800578a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800578c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800578e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005790:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005792:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005794:	e841 2300 	strex	r3, r2, [r1]
 8005798:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800579a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579c:	2b00      	cmp	r3, #0
 800579e:	d1e5      	bne.n	800576c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d118      	bne.n	80057da <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	e853 3f00 	ldrex	r3, [r3]
 80057b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	f023 0310 	bic.w	r3, r3, #16
 80057bc:	647b      	str	r3, [r7, #68]	; 0x44
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	461a      	mov	r2, r3
 80057c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057c6:	61bb      	str	r3, [r7, #24]
 80057c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ca:	6979      	ldr	r1, [r7, #20]
 80057cc:	69ba      	ldr	r2, [r7, #24]
 80057ce:	e841 2300 	strex	r3, r2, [r1]
 80057d2:	613b      	str	r3, [r7, #16]
   return(result);
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d1e6      	bne.n	80057a8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2220      	movs	r2, #32
 80057de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2200      	movs	r2, #0
 80057ec:	669a      	str	r2, [r3, #104]	; 0x68
}
 80057ee:	bf00      	nop
 80057f0:	3754      	adds	r7, #84	; 0x54
 80057f2:	46bd      	mov	sp, r7
 80057f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f8:	4770      	bx	lr

080057fa <__cvt>:
 80057fa:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057fe:	ec55 4b10 	vmov	r4, r5, d0
 8005802:	2d00      	cmp	r5, #0
 8005804:	460e      	mov	r6, r1
 8005806:	4619      	mov	r1, r3
 8005808:	462b      	mov	r3, r5
 800580a:	bfbb      	ittet	lt
 800580c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005810:	461d      	movlt	r5, r3
 8005812:	2300      	movge	r3, #0
 8005814:	232d      	movlt	r3, #45	; 0x2d
 8005816:	700b      	strb	r3, [r1, #0]
 8005818:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800581a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800581e:	4691      	mov	r9, r2
 8005820:	f023 0820 	bic.w	r8, r3, #32
 8005824:	bfbc      	itt	lt
 8005826:	4622      	movlt	r2, r4
 8005828:	4614      	movlt	r4, r2
 800582a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800582e:	d005      	beq.n	800583c <__cvt+0x42>
 8005830:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005834:	d100      	bne.n	8005838 <__cvt+0x3e>
 8005836:	3601      	adds	r6, #1
 8005838:	2102      	movs	r1, #2
 800583a:	e000      	b.n	800583e <__cvt+0x44>
 800583c:	2103      	movs	r1, #3
 800583e:	ab03      	add	r3, sp, #12
 8005840:	9301      	str	r3, [sp, #4]
 8005842:	ab02      	add	r3, sp, #8
 8005844:	9300      	str	r3, [sp, #0]
 8005846:	ec45 4b10 	vmov	d0, r4, r5
 800584a:	4653      	mov	r3, sl
 800584c:	4632      	mov	r2, r6
 800584e:	f000 fe4b 	bl	80064e8 <_dtoa_r>
 8005852:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005856:	4607      	mov	r7, r0
 8005858:	d102      	bne.n	8005860 <__cvt+0x66>
 800585a:	f019 0f01 	tst.w	r9, #1
 800585e:	d022      	beq.n	80058a6 <__cvt+0xac>
 8005860:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005864:	eb07 0906 	add.w	r9, r7, r6
 8005868:	d110      	bne.n	800588c <__cvt+0x92>
 800586a:	783b      	ldrb	r3, [r7, #0]
 800586c:	2b30      	cmp	r3, #48	; 0x30
 800586e:	d10a      	bne.n	8005886 <__cvt+0x8c>
 8005870:	2200      	movs	r2, #0
 8005872:	2300      	movs	r3, #0
 8005874:	4620      	mov	r0, r4
 8005876:	4629      	mov	r1, r5
 8005878:	f7fb f926 	bl	8000ac8 <__aeabi_dcmpeq>
 800587c:	b918      	cbnz	r0, 8005886 <__cvt+0x8c>
 800587e:	f1c6 0601 	rsb	r6, r6, #1
 8005882:	f8ca 6000 	str.w	r6, [sl]
 8005886:	f8da 3000 	ldr.w	r3, [sl]
 800588a:	4499      	add	r9, r3
 800588c:	2200      	movs	r2, #0
 800588e:	2300      	movs	r3, #0
 8005890:	4620      	mov	r0, r4
 8005892:	4629      	mov	r1, r5
 8005894:	f7fb f918 	bl	8000ac8 <__aeabi_dcmpeq>
 8005898:	b108      	cbz	r0, 800589e <__cvt+0xa4>
 800589a:	f8cd 900c 	str.w	r9, [sp, #12]
 800589e:	2230      	movs	r2, #48	; 0x30
 80058a0:	9b03      	ldr	r3, [sp, #12]
 80058a2:	454b      	cmp	r3, r9
 80058a4:	d307      	bcc.n	80058b6 <__cvt+0xbc>
 80058a6:	9b03      	ldr	r3, [sp, #12]
 80058a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80058aa:	1bdb      	subs	r3, r3, r7
 80058ac:	4638      	mov	r0, r7
 80058ae:	6013      	str	r3, [r2, #0]
 80058b0:	b004      	add	sp, #16
 80058b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058b6:	1c59      	adds	r1, r3, #1
 80058b8:	9103      	str	r1, [sp, #12]
 80058ba:	701a      	strb	r2, [r3, #0]
 80058bc:	e7f0      	b.n	80058a0 <__cvt+0xa6>

080058be <__exponent>:
 80058be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058c0:	4603      	mov	r3, r0
 80058c2:	2900      	cmp	r1, #0
 80058c4:	bfb8      	it	lt
 80058c6:	4249      	neglt	r1, r1
 80058c8:	f803 2b02 	strb.w	r2, [r3], #2
 80058cc:	bfb4      	ite	lt
 80058ce:	222d      	movlt	r2, #45	; 0x2d
 80058d0:	222b      	movge	r2, #43	; 0x2b
 80058d2:	2909      	cmp	r1, #9
 80058d4:	7042      	strb	r2, [r0, #1]
 80058d6:	dd2a      	ble.n	800592e <__exponent+0x70>
 80058d8:	f10d 0207 	add.w	r2, sp, #7
 80058dc:	4617      	mov	r7, r2
 80058de:	260a      	movs	r6, #10
 80058e0:	4694      	mov	ip, r2
 80058e2:	fb91 f5f6 	sdiv	r5, r1, r6
 80058e6:	fb06 1415 	mls	r4, r6, r5, r1
 80058ea:	3430      	adds	r4, #48	; 0x30
 80058ec:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80058f0:	460c      	mov	r4, r1
 80058f2:	2c63      	cmp	r4, #99	; 0x63
 80058f4:	f102 32ff 	add.w	r2, r2, #4294967295
 80058f8:	4629      	mov	r1, r5
 80058fa:	dcf1      	bgt.n	80058e0 <__exponent+0x22>
 80058fc:	3130      	adds	r1, #48	; 0x30
 80058fe:	f1ac 0402 	sub.w	r4, ip, #2
 8005902:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005906:	1c41      	adds	r1, r0, #1
 8005908:	4622      	mov	r2, r4
 800590a:	42ba      	cmp	r2, r7
 800590c:	d30a      	bcc.n	8005924 <__exponent+0x66>
 800590e:	f10d 0209 	add.w	r2, sp, #9
 8005912:	eba2 020c 	sub.w	r2, r2, ip
 8005916:	42bc      	cmp	r4, r7
 8005918:	bf88      	it	hi
 800591a:	2200      	movhi	r2, #0
 800591c:	4413      	add	r3, r2
 800591e:	1a18      	subs	r0, r3, r0
 8005920:	b003      	add	sp, #12
 8005922:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005924:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005928:	f801 5f01 	strb.w	r5, [r1, #1]!
 800592c:	e7ed      	b.n	800590a <__exponent+0x4c>
 800592e:	2330      	movs	r3, #48	; 0x30
 8005930:	3130      	adds	r1, #48	; 0x30
 8005932:	7083      	strb	r3, [r0, #2]
 8005934:	70c1      	strb	r1, [r0, #3]
 8005936:	1d03      	adds	r3, r0, #4
 8005938:	e7f1      	b.n	800591e <__exponent+0x60>
	...

0800593c <_printf_float>:
 800593c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005940:	ed2d 8b02 	vpush	{d8}
 8005944:	b08d      	sub	sp, #52	; 0x34
 8005946:	460c      	mov	r4, r1
 8005948:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800594c:	4616      	mov	r6, r2
 800594e:	461f      	mov	r7, r3
 8005950:	4605      	mov	r5, r0
 8005952:	f000 fcc7 	bl	80062e4 <_localeconv_r>
 8005956:	f8d0 a000 	ldr.w	sl, [r0]
 800595a:	4650      	mov	r0, sl
 800595c:	f7fa fc88 	bl	8000270 <strlen>
 8005960:	2300      	movs	r3, #0
 8005962:	930a      	str	r3, [sp, #40]	; 0x28
 8005964:	6823      	ldr	r3, [r4, #0]
 8005966:	9305      	str	r3, [sp, #20]
 8005968:	f8d8 3000 	ldr.w	r3, [r8]
 800596c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005970:	3307      	adds	r3, #7
 8005972:	f023 0307 	bic.w	r3, r3, #7
 8005976:	f103 0208 	add.w	r2, r3, #8
 800597a:	f8c8 2000 	str.w	r2, [r8]
 800597e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005982:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005986:	9307      	str	r3, [sp, #28]
 8005988:	f8cd 8018 	str.w	r8, [sp, #24]
 800598c:	ee08 0a10 	vmov	s16, r0
 8005990:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005994:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005998:	4b9e      	ldr	r3, [pc, #632]	; (8005c14 <_printf_float+0x2d8>)
 800599a:	f04f 32ff 	mov.w	r2, #4294967295
 800599e:	f7fb f8c5 	bl	8000b2c <__aeabi_dcmpun>
 80059a2:	bb88      	cbnz	r0, 8005a08 <_printf_float+0xcc>
 80059a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80059a8:	4b9a      	ldr	r3, [pc, #616]	; (8005c14 <_printf_float+0x2d8>)
 80059aa:	f04f 32ff 	mov.w	r2, #4294967295
 80059ae:	f7fb f89f 	bl	8000af0 <__aeabi_dcmple>
 80059b2:	bb48      	cbnz	r0, 8005a08 <_printf_float+0xcc>
 80059b4:	2200      	movs	r2, #0
 80059b6:	2300      	movs	r3, #0
 80059b8:	4640      	mov	r0, r8
 80059ba:	4649      	mov	r1, r9
 80059bc:	f7fb f88e 	bl	8000adc <__aeabi_dcmplt>
 80059c0:	b110      	cbz	r0, 80059c8 <_printf_float+0x8c>
 80059c2:	232d      	movs	r3, #45	; 0x2d
 80059c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059c8:	4a93      	ldr	r2, [pc, #588]	; (8005c18 <_printf_float+0x2dc>)
 80059ca:	4b94      	ldr	r3, [pc, #592]	; (8005c1c <_printf_float+0x2e0>)
 80059cc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80059d0:	bf94      	ite	ls
 80059d2:	4690      	movls	r8, r2
 80059d4:	4698      	movhi	r8, r3
 80059d6:	2303      	movs	r3, #3
 80059d8:	6123      	str	r3, [r4, #16]
 80059da:	9b05      	ldr	r3, [sp, #20]
 80059dc:	f023 0304 	bic.w	r3, r3, #4
 80059e0:	6023      	str	r3, [r4, #0]
 80059e2:	f04f 0900 	mov.w	r9, #0
 80059e6:	9700      	str	r7, [sp, #0]
 80059e8:	4633      	mov	r3, r6
 80059ea:	aa0b      	add	r2, sp, #44	; 0x2c
 80059ec:	4621      	mov	r1, r4
 80059ee:	4628      	mov	r0, r5
 80059f0:	f000 f9da 	bl	8005da8 <_printf_common>
 80059f4:	3001      	adds	r0, #1
 80059f6:	f040 8090 	bne.w	8005b1a <_printf_float+0x1de>
 80059fa:	f04f 30ff 	mov.w	r0, #4294967295
 80059fe:	b00d      	add	sp, #52	; 0x34
 8005a00:	ecbd 8b02 	vpop	{d8}
 8005a04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a08:	4642      	mov	r2, r8
 8005a0a:	464b      	mov	r3, r9
 8005a0c:	4640      	mov	r0, r8
 8005a0e:	4649      	mov	r1, r9
 8005a10:	f7fb f88c 	bl	8000b2c <__aeabi_dcmpun>
 8005a14:	b140      	cbz	r0, 8005a28 <_printf_float+0xec>
 8005a16:	464b      	mov	r3, r9
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	bfbc      	itt	lt
 8005a1c:	232d      	movlt	r3, #45	; 0x2d
 8005a1e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005a22:	4a7f      	ldr	r2, [pc, #508]	; (8005c20 <_printf_float+0x2e4>)
 8005a24:	4b7f      	ldr	r3, [pc, #508]	; (8005c24 <_printf_float+0x2e8>)
 8005a26:	e7d1      	b.n	80059cc <_printf_float+0x90>
 8005a28:	6863      	ldr	r3, [r4, #4]
 8005a2a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005a2e:	9206      	str	r2, [sp, #24]
 8005a30:	1c5a      	adds	r2, r3, #1
 8005a32:	d13f      	bne.n	8005ab4 <_printf_float+0x178>
 8005a34:	2306      	movs	r3, #6
 8005a36:	6063      	str	r3, [r4, #4]
 8005a38:	9b05      	ldr	r3, [sp, #20]
 8005a3a:	6861      	ldr	r1, [r4, #4]
 8005a3c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005a40:	2300      	movs	r3, #0
 8005a42:	9303      	str	r3, [sp, #12]
 8005a44:	ab0a      	add	r3, sp, #40	; 0x28
 8005a46:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005a4a:	ab09      	add	r3, sp, #36	; 0x24
 8005a4c:	ec49 8b10 	vmov	d0, r8, r9
 8005a50:	9300      	str	r3, [sp, #0]
 8005a52:	6022      	str	r2, [r4, #0]
 8005a54:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005a58:	4628      	mov	r0, r5
 8005a5a:	f7ff fece 	bl	80057fa <__cvt>
 8005a5e:	9b06      	ldr	r3, [sp, #24]
 8005a60:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a62:	2b47      	cmp	r3, #71	; 0x47
 8005a64:	4680      	mov	r8, r0
 8005a66:	d108      	bne.n	8005a7a <_printf_float+0x13e>
 8005a68:	1cc8      	adds	r0, r1, #3
 8005a6a:	db02      	blt.n	8005a72 <_printf_float+0x136>
 8005a6c:	6863      	ldr	r3, [r4, #4]
 8005a6e:	4299      	cmp	r1, r3
 8005a70:	dd41      	ble.n	8005af6 <_printf_float+0x1ba>
 8005a72:	f1ab 0302 	sub.w	r3, fp, #2
 8005a76:	fa5f fb83 	uxtb.w	fp, r3
 8005a7a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005a7e:	d820      	bhi.n	8005ac2 <_printf_float+0x186>
 8005a80:	3901      	subs	r1, #1
 8005a82:	465a      	mov	r2, fp
 8005a84:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005a88:	9109      	str	r1, [sp, #36]	; 0x24
 8005a8a:	f7ff ff18 	bl	80058be <__exponent>
 8005a8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a90:	1813      	adds	r3, r2, r0
 8005a92:	2a01      	cmp	r2, #1
 8005a94:	4681      	mov	r9, r0
 8005a96:	6123      	str	r3, [r4, #16]
 8005a98:	dc02      	bgt.n	8005aa0 <_printf_float+0x164>
 8005a9a:	6822      	ldr	r2, [r4, #0]
 8005a9c:	07d2      	lsls	r2, r2, #31
 8005a9e:	d501      	bpl.n	8005aa4 <_printf_float+0x168>
 8005aa0:	3301      	adds	r3, #1
 8005aa2:	6123      	str	r3, [r4, #16]
 8005aa4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d09c      	beq.n	80059e6 <_printf_float+0xaa>
 8005aac:	232d      	movs	r3, #45	; 0x2d
 8005aae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ab2:	e798      	b.n	80059e6 <_printf_float+0xaa>
 8005ab4:	9a06      	ldr	r2, [sp, #24]
 8005ab6:	2a47      	cmp	r2, #71	; 0x47
 8005ab8:	d1be      	bne.n	8005a38 <_printf_float+0xfc>
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d1bc      	bne.n	8005a38 <_printf_float+0xfc>
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e7b9      	b.n	8005a36 <_printf_float+0xfa>
 8005ac2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005ac6:	d118      	bne.n	8005afa <_printf_float+0x1be>
 8005ac8:	2900      	cmp	r1, #0
 8005aca:	6863      	ldr	r3, [r4, #4]
 8005acc:	dd0b      	ble.n	8005ae6 <_printf_float+0x1aa>
 8005ace:	6121      	str	r1, [r4, #16]
 8005ad0:	b913      	cbnz	r3, 8005ad8 <_printf_float+0x19c>
 8005ad2:	6822      	ldr	r2, [r4, #0]
 8005ad4:	07d0      	lsls	r0, r2, #31
 8005ad6:	d502      	bpl.n	8005ade <_printf_float+0x1a2>
 8005ad8:	3301      	adds	r3, #1
 8005ada:	440b      	add	r3, r1
 8005adc:	6123      	str	r3, [r4, #16]
 8005ade:	65a1      	str	r1, [r4, #88]	; 0x58
 8005ae0:	f04f 0900 	mov.w	r9, #0
 8005ae4:	e7de      	b.n	8005aa4 <_printf_float+0x168>
 8005ae6:	b913      	cbnz	r3, 8005aee <_printf_float+0x1b2>
 8005ae8:	6822      	ldr	r2, [r4, #0]
 8005aea:	07d2      	lsls	r2, r2, #31
 8005aec:	d501      	bpl.n	8005af2 <_printf_float+0x1b6>
 8005aee:	3302      	adds	r3, #2
 8005af0:	e7f4      	b.n	8005adc <_printf_float+0x1a0>
 8005af2:	2301      	movs	r3, #1
 8005af4:	e7f2      	b.n	8005adc <_printf_float+0x1a0>
 8005af6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005afa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005afc:	4299      	cmp	r1, r3
 8005afe:	db05      	blt.n	8005b0c <_printf_float+0x1d0>
 8005b00:	6823      	ldr	r3, [r4, #0]
 8005b02:	6121      	str	r1, [r4, #16]
 8005b04:	07d8      	lsls	r0, r3, #31
 8005b06:	d5ea      	bpl.n	8005ade <_printf_float+0x1a2>
 8005b08:	1c4b      	adds	r3, r1, #1
 8005b0a:	e7e7      	b.n	8005adc <_printf_float+0x1a0>
 8005b0c:	2900      	cmp	r1, #0
 8005b0e:	bfd4      	ite	le
 8005b10:	f1c1 0202 	rsble	r2, r1, #2
 8005b14:	2201      	movgt	r2, #1
 8005b16:	4413      	add	r3, r2
 8005b18:	e7e0      	b.n	8005adc <_printf_float+0x1a0>
 8005b1a:	6823      	ldr	r3, [r4, #0]
 8005b1c:	055a      	lsls	r2, r3, #21
 8005b1e:	d407      	bmi.n	8005b30 <_printf_float+0x1f4>
 8005b20:	6923      	ldr	r3, [r4, #16]
 8005b22:	4642      	mov	r2, r8
 8005b24:	4631      	mov	r1, r6
 8005b26:	4628      	mov	r0, r5
 8005b28:	47b8      	blx	r7
 8005b2a:	3001      	adds	r0, #1
 8005b2c:	d12c      	bne.n	8005b88 <_printf_float+0x24c>
 8005b2e:	e764      	b.n	80059fa <_printf_float+0xbe>
 8005b30:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005b34:	f240 80e0 	bls.w	8005cf8 <_printf_float+0x3bc>
 8005b38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	2300      	movs	r3, #0
 8005b40:	f7fa ffc2 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b44:	2800      	cmp	r0, #0
 8005b46:	d034      	beq.n	8005bb2 <_printf_float+0x276>
 8005b48:	4a37      	ldr	r2, [pc, #220]	; (8005c28 <_printf_float+0x2ec>)
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	4631      	mov	r1, r6
 8005b4e:	4628      	mov	r0, r5
 8005b50:	47b8      	blx	r7
 8005b52:	3001      	adds	r0, #1
 8005b54:	f43f af51 	beq.w	80059fa <_printf_float+0xbe>
 8005b58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	db02      	blt.n	8005b66 <_printf_float+0x22a>
 8005b60:	6823      	ldr	r3, [r4, #0]
 8005b62:	07d8      	lsls	r0, r3, #31
 8005b64:	d510      	bpl.n	8005b88 <_printf_float+0x24c>
 8005b66:	ee18 3a10 	vmov	r3, s16
 8005b6a:	4652      	mov	r2, sl
 8005b6c:	4631      	mov	r1, r6
 8005b6e:	4628      	mov	r0, r5
 8005b70:	47b8      	blx	r7
 8005b72:	3001      	adds	r0, #1
 8005b74:	f43f af41 	beq.w	80059fa <_printf_float+0xbe>
 8005b78:	f04f 0800 	mov.w	r8, #0
 8005b7c:	f104 091a 	add.w	r9, r4, #26
 8005b80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b82:	3b01      	subs	r3, #1
 8005b84:	4543      	cmp	r3, r8
 8005b86:	dc09      	bgt.n	8005b9c <_printf_float+0x260>
 8005b88:	6823      	ldr	r3, [r4, #0]
 8005b8a:	079b      	lsls	r3, r3, #30
 8005b8c:	f100 8107 	bmi.w	8005d9e <_printf_float+0x462>
 8005b90:	68e0      	ldr	r0, [r4, #12]
 8005b92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b94:	4298      	cmp	r0, r3
 8005b96:	bfb8      	it	lt
 8005b98:	4618      	movlt	r0, r3
 8005b9a:	e730      	b.n	80059fe <_printf_float+0xc2>
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	464a      	mov	r2, r9
 8005ba0:	4631      	mov	r1, r6
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	47b8      	blx	r7
 8005ba6:	3001      	adds	r0, #1
 8005ba8:	f43f af27 	beq.w	80059fa <_printf_float+0xbe>
 8005bac:	f108 0801 	add.w	r8, r8, #1
 8005bb0:	e7e6      	b.n	8005b80 <_printf_float+0x244>
 8005bb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	dc39      	bgt.n	8005c2c <_printf_float+0x2f0>
 8005bb8:	4a1b      	ldr	r2, [pc, #108]	; (8005c28 <_printf_float+0x2ec>)
 8005bba:	2301      	movs	r3, #1
 8005bbc:	4631      	mov	r1, r6
 8005bbe:	4628      	mov	r0, r5
 8005bc0:	47b8      	blx	r7
 8005bc2:	3001      	adds	r0, #1
 8005bc4:	f43f af19 	beq.w	80059fa <_printf_float+0xbe>
 8005bc8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	d102      	bne.n	8005bd6 <_printf_float+0x29a>
 8005bd0:	6823      	ldr	r3, [r4, #0]
 8005bd2:	07d9      	lsls	r1, r3, #31
 8005bd4:	d5d8      	bpl.n	8005b88 <_printf_float+0x24c>
 8005bd6:	ee18 3a10 	vmov	r3, s16
 8005bda:	4652      	mov	r2, sl
 8005bdc:	4631      	mov	r1, r6
 8005bde:	4628      	mov	r0, r5
 8005be0:	47b8      	blx	r7
 8005be2:	3001      	adds	r0, #1
 8005be4:	f43f af09 	beq.w	80059fa <_printf_float+0xbe>
 8005be8:	f04f 0900 	mov.w	r9, #0
 8005bec:	f104 0a1a 	add.w	sl, r4, #26
 8005bf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bf2:	425b      	negs	r3, r3
 8005bf4:	454b      	cmp	r3, r9
 8005bf6:	dc01      	bgt.n	8005bfc <_printf_float+0x2c0>
 8005bf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bfa:	e792      	b.n	8005b22 <_printf_float+0x1e6>
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	4652      	mov	r2, sl
 8005c00:	4631      	mov	r1, r6
 8005c02:	4628      	mov	r0, r5
 8005c04:	47b8      	blx	r7
 8005c06:	3001      	adds	r0, #1
 8005c08:	f43f aef7 	beq.w	80059fa <_printf_float+0xbe>
 8005c0c:	f109 0901 	add.w	r9, r9, #1
 8005c10:	e7ee      	b.n	8005bf0 <_printf_float+0x2b4>
 8005c12:	bf00      	nop
 8005c14:	7fefffff 	.word	0x7fefffff
 8005c18:	080082f4 	.word	0x080082f4
 8005c1c:	080082f8 	.word	0x080082f8
 8005c20:	080082fc 	.word	0x080082fc
 8005c24:	08008300 	.word	0x08008300
 8005c28:	08008304 	.word	0x08008304
 8005c2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005c30:	429a      	cmp	r2, r3
 8005c32:	bfa8      	it	ge
 8005c34:	461a      	movge	r2, r3
 8005c36:	2a00      	cmp	r2, #0
 8005c38:	4691      	mov	r9, r2
 8005c3a:	dc37      	bgt.n	8005cac <_printf_float+0x370>
 8005c3c:	f04f 0b00 	mov.w	fp, #0
 8005c40:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c44:	f104 021a 	add.w	r2, r4, #26
 8005c48:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005c4a:	9305      	str	r3, [sp, #20]
 8005c4c:	eba3 0309 	sub.w	r3, r3, r9
 8005c50:	455b      	cmp	r3, fp
 8005c52:	dc33      	bgt.n	8005cbc <_printf_float+0x380>
 8005c54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	db3b      	blt.n	8005cd4 <_printf_float+0x398>
 8005c5c:	6823      	ldr	r3, [r4, #0]
 8005c5e:	07da      	lsls	r2, r3, #31
 8005c60:	d438      	bmi.n	8005cd4 <_printf_float+0x398>
 8005c62:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005c66:	eba2 0903 	sub.w	r9, r2, r3
 8005c6a:	9b05      	ldr	r3, [sp, #20]
 8005c6c:	1ad2      	subs	r2, r2, r3
 8005c6e:	4591      	cmp	r9, r2
 8005c70:	bfa8      	it	ge
 8005c72:	4691      	movge	r9, r2
 8005c74:	f1b9 0f00 	cmp.w	r9, #0
 8005c78:	dc35      	bgt.n	8005ce6 <_printf_float+0x3aa>
 8005c7a:	f04f 0800 	mov.w	r8, #0
 8005c7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c82:	f104 0a1a 	add.w	sl, r4, #26
 8005c86:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c8a:	1a9b      	subs	r3, r3, r2
 8005c8c:	eba3 0309 	sub.w	r3, r3, r9
 8005c90:	4543      	cmp	r3, r8
 8005c92:	f77f af79 	ble.w	8005b88 <_printf_float+0x24c>
 8005c96:	2301      	movs	r3, #1
 8005c98:	4652      	mov	r2, sl
 8005c9a:	4631      	mov	r1, r6
 8005c9c:	4628      	mov	r0, r5
 8005c9e:	47b8      	blx	r7
 8005ca0:	3001      	adds	r0, #1
 8005ca2:	f43f aeaa 	beq.w	80059fa <_printf_float+0xbe>
 8005ca6:	f108 0801 	add.w	r8, r8, #1
 8005caa:	e7ec      	b.n	8005c86 <_printf_float+0x34a>
 8005cac:	4613      	mov	r3, r2
 8005cae:	4631      	mov	r1, r6
 8005cb0:	4642      	mov	r2, r8
 8005cb2:	4628      	mov	r0, r5
 8005cb4:	47b8      	blx	r7
 8005cb6:	3001      	adds	r0, #1
 8005cb8:	d1c0      	bne.n	8005c3c <_printf_float+0x300>
 8005cba:	e69e      	b.n	80059fa <_printf_float+0xbe>
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	4631      	mov	r1, r6
 8005cc0:	4628      	mov	r0, r5
 8005cc2:	9205      	str	r2, [sp, #20]
 8005cc4:	47b8      	blx	r7
 8005cc6:	3001      	adds	r0, #1
 8005cc8:	f43f ae97 	beq.w	80059fa <_printf_float+0xbe>
 8005ccc:	9a05      	ldr	r2, [sp, #20]
 8005cce:	f10b 0b01 	add.w	fp, fp, #1
 8005cd2:	e7b9      	b.n	8005c48 <_printf_float+0x30c>
 8005cd4:	ee18 3a10 	vmov	r3, s16
 8005cd8:	4652      	mov	r2, sl
 8005cda:	4631      	mov	r1, r6
 8005cdc:	4628      	mov	r0, r5
 8005cde:	47b8      	blx	r7
 8005ce0:	3001      	adds	r0, #1
 8005ce2:	d1be      	bne.n	8005c62 <_printf_float+0x326>
 8005ce4:	e689      	b.n	80059fa <_printf_float+0xbe>
 8005ce6:	9a05      	ldr	r2, [sp, #20]
 8005ce8:	464b      	mov	r3, r9
 8005cea:	4442      	add	r2, r8
 8005cec:	4631      	mov	r1, r6
 8005cee:	4628      	mov	r0, r5
 8005cf0:	47b8      	blx	r7
 8005cf2:	3001      	adds	r0, #1
 8005cf4:	d1c1      	bne.n	8005c7a <_printf_float+0x33e>
 8005cf6:	e680      	b.n	80059fa <_printf_float+0xbe>
 8005cf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005cfa:	2a01      	cmp	r2, #1
 8005cfc:	dc01      	bgt.n	8005d02 <_printf_float+0x3c6>
 8005cfe:	07db      	lsls	r3, r3, #31
 8005d00:	d53a      	bpl.n	8005d78 <_printf_float+0x43c>
 8005d02:	2301      	movs	r3, #1
 8005d04:	4642      	mov	r2, r8
 8005d06:	4631      	mov	r1, r6
 8005d08:	4628      	mov	r0, r5
 8005d0a:	47b8      	blx	r7
 8005d0c:	3001      	adds	r0, #1
 8005d0e:	f43f ae74 	beq.w	80059fa <_printf_float+0xbe>
 8005d12:	ee18 3a10 	vmov	r3, s16
 8005d16:	4652      	mov	r2, sl
 8005d18:	4631      	mov	r1, r6
 8005d1a:	4628      	mov	r0, r5
 8005d1c:	47b8      	blx	r7
 8005d1e:	3001      	adds	r0, #1
 8005d20:	f43f ae6b 	beq.w	80059fa <_printf_float+0xbe>
 8005d24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005d28:	2200      	movs	r2, #0
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005d30:	f7fa feca 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d34:	b9d8      	cbnz	r0, 8005d6e <_printf_float+0x432>
 8005d36:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005d3a:	f108 0201 	add.w	r2, r8, #1
 8005d3e:	4631      	mov	r1, r6
 8005d40:	4628      	mov	r0, r5
 8005d42:	47b8      	blx	r7
 8005d44:	3001      	adds	r0, #1
 8005d46:	d10e      	bne.n	8005d66 <_printf_float+0x42a>
 8005d48:	e657      	b.n	80059fa <_printf_float+0xbe>
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	4652      	mov	r2, sl
 8005d4e:	4631      	mov	r1, r6
 8005d50:	4628      	mov	r0, r5
 8005d52:	47b8      	blx	r7
 8005d54:	3001      	adds	r0, #1
 8005d56:	f43f ae50 	beq.w	80059fa <_printf_float+0xbe>
 8005d5a:	f108 0801 	add.w	r8, r8, #1
 8005d5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d60:	3b01      	subs	r3, #1
 8005d62:	4543      	cmp	r3, r8
 8005d64:	dcf1      	bgt.n	8005d4a <_printf_float+0x40e>
 8005d66:	464b      	mov	r3, r9
 8005d68:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005d6c:	e6da      	b.n	8005b24 <_printf_float+0x1e8>
 8005d6e:	f04f 0800 	mov.w	r8, #0
 8005d72:	f104 0a1a 	add.w	sl, r4, #26
 8005d76:	e7f2      	b.n	8005d5e <_printf_float+0x422>
 8005d78:	2301      	movs	r3, #1
 8005d7a:	4642      	mov	r2, r8
 8005d7c:	e7df      	b.n	8005d3e <_printf_float+0x402>
 8005d7e:	2301      	movs	r3, #1
 8005d80:	464a      	mov	r2, r9
 8005d82:	4631      	mov	r1, r6
 8005d84:	4628      	mov	r0, r5
 8005d86:	47b8      	blx	r7
 8005d88:	3001      	adds	r0, #1
 8005d8a:	f43f ae36 	beq.w	80059fa <_printf_float+0xbe>
 8005d8e:	f108 0801 	add.w	r8, r8, #1
 8005d92:	68e3      	ldr	r3, [r4, #12]
 8005d94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005d96:	1a5b      	subs	r3, r3, r1
 8005d98:	4543      	cmp	r3, r8
 8005d9a:	dcf0      	bgt.n	8005d7e <_printf_float+0x442>
 8005d9c:	e6f8      	b.n	8005b90 <_printf_float+0x254>
 8005d9e:	f04f 0800 	mov.w	r8, #0
 8005da2:	f104 0919 	add.w	r9, r4, #25
 8005da6:	e7f4      	b.n	8005d92 <_printf_float+0x456>

08005da8 <_printf_common>:
 8005da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dac:	4616      	mov	r6, r2
 8005dae:	4699      	mov	r9, r3
 8005db0:	688a      	ldr	r2, [r1, #8]
 8005db2:	690b      	ldr	r3, [r1, #16]
 8005db4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005db8:	4293      	cmp	r3, r2
 8005dba:	bfb8      	it	lt
 8005dbc:	4613      	movlt	r3, r2
 8005dbe:	6033      	str	r3, [r6, #0]
 8005dc0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005dc4:	4607      	mov	r7, r0
 8005dc6:	460c      	mov	r4, r1
 8005dc8:	b10a      	cbz	r2, 8005dce <_printf_common+0x26>
 8005dca:	3301      	adds	r3, #1
 8005dcc:	6033      	str	r3, [r6, #0]
 8005dce:	6823      	ldr	r3, [r4, #0]
 8005dd0:	0699      	lsls	r1, r3, #26
 8005dd2:	bf42      	ittt	mi
 8005dd4:	6833      	ldrmi	r3, [r6, #0]
 8005dd6:	3302      	addmi	r3, #2
 8005dd8:	6033      	strmi	r3, [r6, #0]
 8005dda:	6825      	ldr	r5, [r4, #0]
 8005ddc:	f015 0506 	ands.w	r5, r5, #6
 8005de0:	d106      	bne.n	8005df0 <_printf_common+0x48>
 8005de2:	f104 0a19 	add.w	sl, r4, #25
 8005de6:	68e3      	ldr	r3, [r4, #12]
 8005de8:	6832      	ldr	r2, [r6, #0]
 8005dea:	1a9b      	subs	r3, r3, r2
 8005dec:	42ab      	cmp	r3, r5
 8005dee:	dc26      	bgt.n	8005e3e <_printf_common+0x96>
 8005df0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005df4:	1e13      	subs	r3, r2, #0
 8005df6:	6822      	ldr	r2, [r4, #0]
 8005df8:	bf18      	it	ne
 8005dfa:	2301      	movne	r3, #1
 8005dfc:	0692      	lsls	r2, r2, #26
 8005dfe:	d42b      	bmi.n	8005e58 <_printf_common+0xb0>
 8005e00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005e04:	4649      	mov	r1, r9
 8005e06:	4638      	mov	r0, r7
 8005e08:	47c0      	blx	r8
 8005e0a:	3001      	adds	r0, #1
 8005e0c:	d01e      	beq.n	8005e4c <_printf_common+0xa4>
 8005e0e:	6823      	ldr	r3, [r4, #0]
 8005e10:	6922      	ldr	r2, [r4, #16]
 8005e12:	f003 0306 	and.w	r3, r3, #6
 8005e16:	2b04      	cmp	r3, #4
 8005e18:	bf02      	ittt	eq
 8005e1a:	68e5      	ldreq	r5, [r4, #12]
 8005e1c:	6833      	ldreq	r3, [r6, #0]
 8005e1e:	1aed      	subeq	r5, r5, r3
 8005e20:	68a3      	ldr	r3, [r4, #8]
 8005e22:	bf0c      	ite	eq
 8005e24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e28:	2500      	movne	r5, #0
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	bfc4      	itt	gt
 8005e2e:	1a9b      	subgt	r3, r3, r2
 8005e30:	18ed      	addgt	r5, r5, r3
 8005e32:	2600      	movs	r6, #0
 8005e34:	341a      	adds	r4, #26
 8005e36:	42b5      	cmp	r5, r6
 8005e38:	d11a      	bne.n	8005e70 <_printf_common+0xc8>
 8005e3a:	2000      	movs	r0, #0
 8005e3c:	e008      	b.n	8005e50 <_printf_common+0xa8>
 8005e3e:	2301      	movs	r3, #1
 8005e40:	4652      	mov	r2, sl
 8005e42:	4649      	mov	r1, r9
 8005e44:	4638      	mov	r0, r7
 8005e46:	47c0      	blx	r8
 8005e48:	3001      	adds	r0, #1
 8005e4a:	d103      	bne.n	8005e54 <_printf_common+0xac>
 8005e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e54:	3501      	adds	r5, #1
 8005e56:	e7c6      	b.n	8005de6 <_printf_common+0x3e>
 8005e58:	18e1      	adds	r1, r4, r3
 8005e5a:	1c5a      	adds	r2, r3, #1
 8005e5c:	2030      	movs	r0, #48	; 0x30
 8005e5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005e62:	4422      	add	r2, r4
 8005e64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005e68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005e6c:	3302      	adds	r3, #2
 8005e6e:	e7c7      	b.n	8005e00 <_printf_common+0x58>
 8005e70:	2301      	movs	r3, #1
 8005e72:	4622      	mov	r2, r4
 8005e74:	4649      	mov	r1, r9
 8005e76:	4638      	mov	r0, r7
 8005e78:	47c0      	blx	r8
 8005e7a:	3001      	adds	r0, #1
 8005e7c:	d0e6      	beq.n	8005e4c <_printf_common+0xa4>
 8005e7e:	3601      	adds	r6, #1
 8005e80:	e7d9      	b.n	8005e36 <_printf_common+0x8e>
	...

08005e84 <_printf_i>:
 8005e84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e88:	7e0f      	ldrb	r7, [r1, #24]
 8005e8a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005e8c:	2f78      	cmp	r7, #120	; 0x78
 8005e8e:	4691      	mov	r9, r2
 8005e90:	4680      	mov	r8, r0
 8005e92:	460c      	mov	r4, r1
 8005e94:	469a      	mov	sl, r3
 8005e96:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005e9a:	d807      	bhi.n	8005eac <_printf_i+0x28>
 8005e9c:	2f62      	cmp	r7, #98	; 0x62
 8005e9e:	d80a      	bhi.n	8005eb6 <_printf_i+0x32>
 8005ea0:	2f00      	cmp	r7, #0
 8005ea2:	f000 80d4 	beq.w	800604e <_printf_i+0x1ca>
 8005ea6:	2f58      	cmp	r7, #88	; 0x58
 8005ea8:	f000 80c0 	beq.w	800602c <_printf_i+0x1a8>
 8005eac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005eb0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005eb4:	e03a      	b.n	8005f2c <_printf_i+0xa8>
 8005eb6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005eba:	2b15      	cmp	r3, #21
 8005ebc:	d8f6      	bhi.n	8005eac <_printf_i+0x28>
 8005ebe:	a101      	add	r1, pc, #4	; (adr r1, 8005ec4 <_printf_i+0x40>)
 8005ec0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ec4:	08005f1d 	.word	0x08005f1d
 8005ec8:	08005f31 	.word	0x08005f31
 8005ecc:	08005ead 	.word	0x08005ead
 8005ed0:	08005ead 	.word	0x08005ead
 8005ed4:	08005ead 	.word	0x08005ead
 8005ed8:	08005ead 	.word	0x08005ead
 8005edc:	08005f31 	.word	0x08005f31
 8005ee0:	08005ead 	.word	0x08005ead
 8005ee4:	08005ead 	.word	0x08005ead
 8005ee8:	08005ead 	.word	0x08005ead
 8005eec:	08005ead 	.word	0x08005ead
 8005ef0:	08006035 	.word	0x08006035
 8005ef4:	08005f5d 	.word	0x08005f5d
 8005ef8:	08005fef 	.word	0x08005fef
 8005efc:	08005ead 	.word	0x08005ead
 8005f00:	08005ead 	.word	0x08005ead
 8005f04:	08006057 	.word	0x08006057
 8005f08:	08005ead 	.word	0x08005ead
 8005f0c:	08005f5d 	.word	0x08005f5d
 8005f10:	08005ead 	.word	0x08005ead
 8005f14:	08005ead 	.word	0x08005ead
 8005f18:	08005ff7 	.word	0x08005ff7
 8005f1c:	682b      	ldr	r3, [r5, #0]
 8005f1e:	1d1a      	adds	r2, r3, #4
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	602a      	str	r2, [r5, #0]
 8005f24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005f28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	e09f      	b.n	8006070 <_printf_i+0x1ec>
 8005f30:	6820      	ldr	r0, [r4, #0]
 8005f32:	682b      	ldr	r3, [r5, #0]
 8005f34:	0607      	lsls	r7, r0, #24
 8005f36:	f103 0104 	add.w	r1, r3, #4
 8005f3a:	6029      	str	r1, [r5, #0]
 8005f3c:	d501      	bpl.n	8005f42 <_printf_i+0xbe>
 8005f3e:	681e      	ldr	r6, [r3, #0]
 8005f40:	e003      	b.n	8005f4a <_printf_i+0xc6>
 8005f42:	0646      	lsls	r6, r0, #25
 8005f44:	d5fb      	bpl.n	8005f3e <_printf_i+0xba>
 8005f46:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005f4a:	2e00      	cmp	r6, #0
 8005f4c:	da03      	bge.n	8005f56 <_printf_i+0xd2>
 8005f4e:	232d      	movs	r3, #45	; 0x2d
 8005f50:	4276      	negs	r6, r6
 8005f52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f56:	485a      	ldr	r0, [pc, #360]	; (80060c0 <_printf_i+0x23c>)
 8005f58:	230a      	movs	r3, #10
 8005f5a:	e012      	b.n	8005f82 <_printf_i+0xfe>
 8005f5c:	682b      	ldr	r3, [r5, #0]
 8005f5e:	6820      	ldr	r0, [r4, #0]
 8005f60:	1d19      	adds	r1, r3, #4
 8005f62:	6029      	str	r1, [r5, #0]
 8005f64:	0605      	lsls	r5, r0, #24
 8005f66:	d501      	bpl.n	8005f6c <_printf_i+0xe8>
 8005f68:	681e      	ldr	r6, [r3, #0]
 8005f6a:	e002      	b.n	8005f72 <_printf_i+0xee>
 8005f6c:	0641      	lsls	r1, r0, #25
 8005f6e:	d5fb      	bpl.n	8005f68 <_printf_i+0xe4>
 8005f70:	881e      	ldrh	r6, [r3, #0]
 8005f72:	4853      	ldr	r0, [pc, #332]	; (80060c0 <_printf_i+0x23c>)
 8005f74:	2f6f      	cmp	r7, #111	; 0x6f
 8005f76:	bf0c      	ite	eq
 8005f78:	2308      	moveq	r3, #8
 8005f7a:	230a      	movne	r3, #10
 8005f7c:	2100      	movs	r1, #0
 8005f7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005f82:	6865      	ldr	r5, [r4, #4]
 8005f84:	60a5      	str	r5, [r4, #8]
 8005f86:	2d00      	cmp	r5, #0
 8005f88:	bfa2      	ittt	ge
 8005f8a:	6821      	ldrge	r1, [r4, #0]
 8005f8c:	f021 0104 	bicge.w	r1, r1, #4
 8005f90:	6021      	strge	r1, [r4, #0]
 8005f92:	b90e      	cbnz	r6, 8005f98 <_printf_i+0x114>
 8005f94:	2d00      	cmp	r5, #0
 8005f96:	d04b      	beq.n	8006030 <_printf_i+0x1ac>
 8005f98:	4615      	mov	r5, r2
 8005f9a:	fbb6 f1f3 	udiv	r1, r6, r3
 8005f9e:	fb03 6711 	mls	r7, r3, r1, r6
 8005fa2:	5dc7      	ldrb	r7, [r0, r7]
 8005fa4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005fa8:	4637      	mov	r7, r6
 8005faa:	42bb      	cmp	r3, r7
 8005fac:	460e      	mov	r6, r1
 8005fae:	d9f4      	bls.n	8005f9a <_printf_i+0x116>
 8005fb0:	2b08      	cmp	r3, #8
 8005fb2:	d10b      	bne.n	8005fcc <_printf_i+0x148>
 8005fb4:	6823      	ldr	r3, [r4, #0]
 8005fb6:	07de      	lsls	r6, r3, #31
 8005fb8:	d508      	bpl.n	8005fcc <_printf_i+0x148>
 8005fba:	6923      	ldr	r3, [r4, #16]
 8005fbc:	6861      	ldr	r1, [r4, #4]
 8005fbe:	4299      	cmp	r1, r3
 8005fc0:	bfde      	ittt	le
 8005fc2:	2330      	movle	r3, #48	; 0x30
 8005fc4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005fc8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005fcc:	1b52      	subs	r2, r2, r5
 8005fce:	6122      	str	r2, [r4, #16]
 8005fd0:	f8cd a000 	str.w	sl, [sp]
 8005fd4:	464b      	mov	r3, r9
 8005fd6:	aa03      	add	r2, sp, #12
 8005fd8:	4621      	mov	r1, r4
 8005fda:	4640      	mov	r0, r8
 8005fdc:	f7ff fee4 	bl	8005da8 <_printf_common>
 8005fe0:	3001      	adds	r0, #1
 8005fe2:	d14a      	bne.n	800607a <_printf_i+0x1f6>
 8005fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8005fe8:	b004      	add	sp, #16
 8005fea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fee:	6823      	ldr	r3, [r4, #0]
 8005ff0:	f043 0320 	orr.w	r3, r3, #32
 8005ff4:	6023      	str	r3, [r4, #0]
 8005ff6:	4833      	ldr	r0, [pc, #204]	; (80060c4 <_printf_i+0x240>)
 8005ff8:	2778      	movs	r7, #120	; 0x78
 8005ffa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005ffe:	6823      	ldr	r3, [r4, #0]
 8006000:	6829      	ldr	r1, [r5, #0]
 8006002:	061f      	lsls	r7, r3, #24
 8006004:	f851 6b04 	ldr.w	r6, [r1], #4
 8006008:	d402      	bmi.n	8006010 <_printf_i+0x18c>
 800600a:	065f      	lsls	r7, r3, #25
 800600c:	bf48      	it	mi
 800600e:	b2b6      	uxthmi	r6, r6
 8006010:	07df      	lsls	r7, r3, #31
 8006012:	bf48      	it	mi
 8006014:	f043 0320 	orrmi.w	r3, r3, #32
 8006018:	6029      	str	r1, [r5, #0]
 800601a:	bf48      	it	mi
 800601c:	6023      	strmi	r3, [r4, #0]
 800601e:	b91e      	cbnz	r6, 8006028 <_printf_i+0x1a4>
 8006020:	6823      	ldr	r3, [r4, #0]
 8006022:	f023 0320 	bic.w	r3, r3, #32
 8006026:	6023      	str	r3, [r4, #0]
 8006028:	2310      	movs	r3, #16
 800602a:	e7a7      	b.n	8005f7c <_printf_i+0xf8>
 800602c:	4824      	ldr	r0, [pc, #144]	; (80060c0 <_printf_i+0x23c>)
 800602e:	e7e4      	b.n	8005ffa <_printf_i+0x176>
 8006030:	4615      	mov	r5, r2
 8006032:	e7bd      	b.n	8005fb0 <_printf_i+0x12c>
 8006034:	682b      	ldr	r3, [r5, #0]
 8006036:	6826      	ldr	r6, [r4, #0]
 8006038:	6961      	ldr	r1, [r4, #20]
 800603a:	1d18      	adds	r0, r3, #4
 800603c:	6028      	str	r0, [r5, #0]
 800603e:	0635      	lsls	r5, r6, #24
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	d501      	bpl.n	8006048 <_printf_i+0x1c4>
 8006044:	6019      	str	r1, [r3, #0]
 8006046:	e002      	b.n	800604e <_printf_i+0x1ca>
 8006048:	0670      	lsls	r0, r6, #25
 800604a:	d5fb      	bpl.n	8006044 <_printf_i+0x1c0>
 800604c:	8019      	strh	r1, [r3, #0]
 800604e:	2300      	movs	r3, #0
 8006050:	6123      	str	r3, [r4, #16]
 8006052:	4615      	mov	r5, r2
 8006054:	e7bc      	b.n	8005fd0 <_printf_i+0x14c>
 8006056:	682b      	ldr	r3, [r5, #0]
 8006058:	1d1a      	adds	r2, r3, #4
 800605a:	602a      	str	r2, [r5, #0]
 800605c:	681d      	ldr	r5, [r3, #0]
 800605e:	6862      	ldr	r2, [r4, #4]
 8006060:	2100      	movs	r1, #0
 8006062:	4628      	mov	r0, r5
 8006064:	f7fa f8b4 	bl	80001d0 <memchr>
 8006068:	b108      	cbz	r0, 800606e <_printf_i+0x1ea>
 800606a:	1b40      	subs	r0, r0, r5
 800606c:	6060      	str	r0, [r4, #4]
 800606e:	6863      	ldr	r3, [r4, #4]
 8006070:	6123      	str	r3, [r4, #16]
 8006072:	2300      	movs	r3, #0
 8006074:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006078:	e7aa      	b.n	8005fd0 <_printf_i+0x14c>
 800607a:	6923      	ldr	r3, [r4, #16]
 800607c:	462a      	mov	r2, r5
 800607e:	4649      	mov	r1, r9
 8006080:	4640      	mov	r0, r8
 8006082:	47d0      	blx	sl
 8006084:	3001      	adds	r0, #1
 8006086:	d0ad      	beq.n	8005fe4 <_printf_i+0x160>
 8006088:	6823      	ldr	r3, [r4, #0]
 800608a:	079b      	lsls	r3, r3, #30
 800608c:	d413      	bmi.n	80060b6 <_printf_i+0x232>
 800608e:	68e0      	ldr	r0, [r4, #12]
 8006090:	9b03      	ldr	r3, [sp, #12]
 8006092:	4298      	cmp	r0, r3
 8006094:	bfb8      	it	lt
 8006096:	4618      	movlt	r0, r3
 8006098:	e7a6      	b.n	8005fe8 <_printf_i+0x164>
 800609a:	2301      	movs	r3, #1
 800609c:	4632      	mov	r2, r6
 800609e:	4649      	mov	r1, r9
 80060a0:	4640      	mov	r0, r8
 80060a2:	47d0      	blx	sl
 80060a4:	3001      	adds	r0, #1
 80060a6:	d09d      	beq.n	8005fe4 <_printf_i+0x160>
 80060a8:	3501      	adds	r5, #1
 80060aa:	68e3      	ldr	r3, [r4, #12]
 80060ac:	9903      	ldr	r1, [sp, #12]
 80060ae:	1a5b      	subs	r3, r3, r1
 80060b0:	42ab      	cmp	r3, r5
 80060b2:	dcf2      	bgt.n	800609a <_printf_i+0x216>
 80060b4:	e7eb      	b.n	800608e <_printf_i+0x20a>
 80060b6:	2500      	movs	r5, #0
 80060b8:	f104 0619 	add.w	r6, r4, #25
 80060bc:	e7f5      	b.n	80060aa <_printf_i+0x226>
 80060be:	bf00      	nop
 80060c0:	08008306 	.word	0x08008306
 80060c4:	08008317 	.word	0x08008317

080060c8 <std>:
 80060c8:	2300      	movs	r3, #0
 80060ca:	b510      	push	{r4, lr}
 80060cc:	4604      	mov	r4, r0
 80060ce:	e9c0 3300 	strd	r3, r3, [r0]
 80060d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80060d6:	6083      	str	r3, [r0, #8]
 80060d8:	8181      	strh	r1, [r0, #12]
 80060da:	6643      	str	r3, [r0, #100]	; 0x64
 80060dc:	81c2      	strh	r2, [r0, #14]
 80060de:	6183      	str	r3, [r0, #24]
 80060e0:	4619      	mov	r1, r3
 80060e2:	2208      	movs	r2, #8
 80060e4:	305c      	adds	r0, #92	; 0x5c
 80060e6:	f000 f8f4 	bl	80062d2 <memset>
 80060ea:	4b0d      	ldr	r3, [pc, #52]	; (8006120 <std+0x58>)
 80060ec:	6263      	str	r3, [r4, #36]	; 0x24
 80060ee:	4b0d      	ldr	r3, [pc, #52]	; (8006124 <std+0x5c>)
 80060f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80060f2:	4b0d      	ldr	r3, [pc, #52]	; (8006128 <std+0x60>)
 80060f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80060f6:	4b0d      	ldr	r3, [pc, #52]	; (800612c <std+0x64>)
 80060f8:	6323      	str	r3, [r4, #48]	; 0x30
 80060fa:	4b0d      	ldr	r3, [pc, #52]	; (8006130 <std+0x68>)
 80060fc:	6224      	str	r4, [r4, #32]
 80060fe:	429c      	cmp	r4, r3
 8006100:	d006      	beq.n	8006110 <std+0x48>
 8006102:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006106:	4294      	cmp	r4, r2
 8006108:	d002      	beq.n	8006110 <std+0x48>
 800610a:	33d0      	adds	r3, #208	; 0xd0
 800610c:	429c      	cmp	r4, r3
 800610e:	d105      	bne.n	800611c <std+0x54>
 8006110:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006118:	f000 b958 	b.w	80063cc <__retarget_lock_init_recursive>
 800611c:	bd10      	pop	{r4, pc}
 800611e:	bf00      	nop
 8006120:	0800624d 	.word	0x0800624d
 8006124:	0800626f 	.word	0x0800626f
 8006128:	080062a7 	.word	0x080062a7
 800612c:	080062cb 	.word	0x080062cb
 8006130:	2000036c 	.word	0x2000036c

08006134 <stdio_exit_handler>:
 8006134:	4a02      	ldr	r2, [pc, #8]	; (8006140 <stdio_exit_handler+0xc>)
 8006136:	4903      	ldr	r1, [pc, #12]	; (8006144 <stdio_exit_handler+0x10>)
 8006138:	4803      	ldr	r0, [pc, #12]	; (8006148 <stdio_exit_handler+0x14>)
 800613a:	f000 b869 	b.w	8006210 <_fwalk_sglue>
 800613e:	bf00      	nop
 8006140:	2000000c 	.word	0x2000000c
 8006144:	08007ad1 	.word	0x08007ad1
 8006148:	20000018 	.word	0x20000018

0800614c <cleanup_stdio>:
 800614c:	6841      	ldr	r1, [r0, #4]
 800614e:	4b0c      	ldr	r3, [pc, #48]	; (8006180 <cleanup_stdio+0x34>)
 8006150:	4299      	cmp	r1, r3
 8006152:	b510      	push	{r4, lr}
 8006154:	4604      	mov	r4, r0
 8006156:	d001      	beq.n	800615c <cleanup_stdio+0x10>
 8006158:	f001 fcba 	bl	8007ad0 <_fflush_r>
 800615c:	68a1      	ldr	r1, [r4, #8]
 800615e:	4b09      	ldr	r3, [pc, #36]	; (8006184 <cleanup_stdio+0x38>)
 8006160:	4299      	cmp	r1, r3
 8006162:	d002      	beq.n	800616a <cleanup_stdio+0x1e>
 8006164:	4620      	mov	r0, r4
 8006166:	f001 fcb3 	bl	8007ad0 <_fflush_r>
 800616a:	68e1      	ldr	r1, [r4, #12]
 800616c:	4b06      	ldr	r3, [pc, #24]	; (8006188 <cleanup_stdio+0x3c>)
 800616e:	4299      	cmp	r1, r3
 8006170:	d004      	beq.n	800617c <cleanup_stdio+0x30>
 8006172:	4620      	mov	r0, r4
 8006174:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006178:	f001 bcaa 	b.w	8007ad0 <_fflush_r>
 800617c:	bd10      	pop	{r4, pc}
 800617e:	bf00      	nop
 8006180:	2000036c 	.word	0x2000036c
 8006184:	200003d4 	.word	0x200003d4
 8006188:	2000043c 	.word	0x2000043c

0800618c <global_stdio_init.part.0>:
 800618c:	b510      	push	{r4, lr}
 800618e:	4b0b      	ldr	r3, [pc, #44]	; (80061bc <global_stdio_init.part.0+0x30>)
 8006190:	4c0b      	ldr	r4, [pc, #44]	; (80061c0 <global_stdio_init.part.0+0x34>)
 8006192:	4a0c      	ldr	r2, [pc, #48]	; (80061c4 <global_stdio_init.part.0+0x38>)
 8006194:	601a      	str	r2, [r3, #0]
 8006196:	4620      	mov	r0, r4
 8006198:	2200      	movs	r2, #0
 800619a:	2104      	movs	r1, #4
 800619c:	f7ff ff94 	bl	80060c8 <std>
 80061a0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80061a4:	2201      	movs	r2, #1
 80061a6:	2109      	movs	r1, #9
 80061a8:	f7ff ff8e 	bl	80060c8 <std>
 80061ac:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80061b0:	2202      	movs	r2, #2
 80061b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061b6:	2112      	movs	r1, #18
 80061b8:	f7ff bf86 	b.w	80060c8 <std>
 80061bc:	200004a4 	.word	0x200004a4
 80061c0:	2000036c 	.word	0x2000036c
 80061c4:	08006135 	.word	0x08006135

080061c8 <__sfp_lock_acquire>:
 80061c8:	4801      	ldr	r0, [pc, #4]	; (80061d0 <__sfp_lock_acquire+0x8>)
 80061ca:	f000 b900 	b.w	80063ce <__retarget_lock_acquire_recursive>
 80061ce:	bf00      	nop
 80061d0:	200004ad 	.word	0x200004ad

080061d4 <__sfp_lock_release>:
 80061d4:	4801      	ldr	r0, [pc, #4]	; (80061dc <__sfp_lock_release+0x8>)
 80061d6:	f000 b8fb 	b.w	80063d0 <__retarget_lock_release_recursive>
 80061da:	bf00      	nop
 80061dc:	200004ad 	.word	0x200004ad

080061e0 <__sinit>:
 80061e0:	b510      	push	{r4, lr}
 80061e2:	4604      	mov	r4, r0
 80061e4:	f7ff fff0 	bl	80061c8 <__sfp_lock_acquire>
 80061e8:	6a23      	ldr	r3, [r4, #32]
 80061ea:	b11b      	cbz	r3, 80061f4 <__sinit+0x14>
 80061ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061f0:	f7ff bff0 	b.w	80061d4 <__sfp_lock_release>
 80061f4:	4b04      	ldr	r3, [pc, #16]	; (8006208 <__sinit+0x28>)
 80061f6:	6223      	str	r3, [r4, #32]
 80061f8:	4b04      	ldr	r3, [pc, #16]	; (800620c <__sinit+0x2c>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d1f5      	bne.n	80061ec <__sinit+0xc>
 8006200:	f7ff ffc4 	bl	800618c <global_stdio_init.part.0>
 8006204:	e7f2      	b.n	80061ec <__sinit+0xc>
 8006206:	bf00      	nop
 8006208:	0800614d 	.word	0x0800614d
 800620c:	200004a4 	.word	0x200004a4

08006210 <_fwalk_sglue>:
 8006210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006214:	4607      	mov	r7, r0
 8006216:	4688      	mov	r8, r1
 8006218:	4614      	mov	r4, r2
 800621a:	2600      	movs	r6, #0
 800621c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006220:	f1b9 0901 	subs.w	r9, r9, #1
 8006224:	d505      	bpl.n	8006232 <_fwalk_sglue+0x22>
 8006226:	6824      	ldr	r4, [r4, #0]
 8006228:	2c00      	cmp	r4, #0
 800622a:	d1f7      	bne.n	800621c <_fwalk_sglue+0xc>
 800622c:	4630      	mov	r0, r6
 800622e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006232:	89ab      	ldrh	r3, [r5, #12]
 8006234:	2b01      	cmp	r3, #1
 8006236:	d907      	bls.n	8006248 <_fwalk_sglue+0x38>
 8006238:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800623c:	3301      	adds	r3, #1
 800623e:	d003      	beq.n	8006248 <_fwalk_sglue+0x38>
 8006240:	4629      	mov	r1, r5
 8006242:	4638      	mov	r0, r7
 8006244:	47c0      	blx	r8
 8006246:	4306      	orrs	r6, r0
 8006248:	3568      	adds	r5, #104	; 0x68
 800624a:	e7e9      	b.n	8006220 <_fwalk_sglue+0x10>

0800624c <__sread>:
 800624c:	b510      	push	{r4, lr}
 800624e:	460c      	mov	r4, r1
 8006250:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006254:	f000 f86c 	bl	8006330 <_read_r>
 8006258:	2800      	cmp	r0, #0
 800625a:	bfab      	itete	ge
 800625c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800625e:	89a3      	ldrhlt	r3, [r4, #12]
 8006260:	181b      	addge	r3, r3, r0
 8006262:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006266:	bfac      	ite	ge
 8006268:	6563      	strge	r3, [r4, #84]	; 0x54
 800626a:	81a3      	strhlt	r3, [r4, #12]
 800626c:	bd10      	pop	{r4, pc}

0800626e <__swrite>:
 800626e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006272:	461f      	mov	r7, r3
 8006274:	898b      	ldrh	r3, [r1, #12]
 8006276:	05db      	lsls	r3, r3, #23
 8006278:	4605      	mov	r5, r0
 800627a:	460c      	mov	r4, r1
 800627c:	4616      	mov	r6, r2
 800627e:	d505      	bpl.n	800628c <__swrite+0x1e>
 8006280:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006284:	2302      	movs	r3, #2
 8006286:	2200      	movs	r2, #0
 8006288:	f000 f840 	bl	800630c <_lseek_r>
 800628c:	89a3      	ldrh	r3, [r4, #12]
 800628e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006292:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006296:	81a3      	strh	r3, [r4, #12]
 8006298:	4632      	mov	r2, r6
 800629a:	463b      	mov	r3, r7
 800629c:	4628      	mov	r0, r5
 800629e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062a2:	f000 b857 	b.w	8006354 <_write_r>

080062a6 <__sseek>:
 80062a6:	b510      	push	{r4, lr}
 80062a8:	460c      	mov	r4, r1
 80062aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062ae:	f000 f82d 	bl	800630c <_lseek_r>
 80062b2:	1c43      	adds	r3, r0, #1
 80062b4:	89a3      	ldrh	r3, [r4, #12]
 80062b6:	bf15      	itete	ne
 80062b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80062ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80062be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80062c2:	81a3      	strheq	r3, [r4, #12]
 80062c4:	bf18      	it	ne
 80062c6:	81a3      	strhne	r3, [r4, #12]
 80062c8:	bd10      	pop	{r4, pc}

080062ca <__sclose>:
 80062ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062ce:	f000 b80d 	b.w	80062ec <_close_r>

080062d2 <memset>:
 80062d2:	4402      	add	r2, r0
 80062d4:	4603      	mov	r3, r0
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d100      	bne.n	80062dc <memset+0xa>
 80062da:	4770      	bx	lr
 80062dc:	f803 1b01 	strb.w	r1, [r3], #1
 80062e0:	e7f9      	b.n	80062d6 <memset+0x4>
	...

080062e4 <_localeconv_r>:
 80062e4:	4800      	ldr	r0, [pc, #0]	; (80062e8 <_localeconv_r+0x4>)
 80062e6:	4770      	bx	lr
 80062e8:	20000158 	.word	0x20000158

080062ec <_close_r>:
 80062ec:	b538      	push	{r3, r4, r5, lr}
 80062ee:	4d06      	ldr	r5, [pc, #24]	; (8006308 <_close_r+0x1c>)
 80062f0:	2300      	movs	r3, #0
 80062f2:	4604      	mov	r4, r0
 80062f4:	4608      	mov	r0, r1
 80062f6:	602b      	str	r3, [r5, #0]
 80062f8:	f7fb fa1b 	bl	8001732 <_close>
 80062fc:	1c43      	adds	r3, r0, #1
 80062fe:	d102      	bne.n	8006306 <_close_r+0x1a>
 8006300:	682b      	ldr	r3, [r5, #0]
 8006302:	b103      	cbz	r3, 8006306 <_close_r+0x1a>
 8006304:	6023      	str	r3, [r4, #0]
 8006306:	bd38      	pop	{r3, r4, r5, pc}
 8006308:	200004a8 	.word	0x200004a8

0800630c <_lseek_r>:
 800630c:	b538      	push	{r3, r4, r5, lr}
 800630e:	4d07      	ldr	r5, [pc, #28]	; (800632c <_lseek_r+0x20>)
 8006310:	4604      	mov	r4, r0
 8006312:	4608      	mov	r0, r1
 8006314:	4611      	mov	r1, r2
 8006316:	2200      	movs	r2, #0
 8006318:	602a      	str	r2, [r5, #0]
 800631a:	461a      	mov	r2, r3
 800631c:	f7fb fa30 	bl	8001780 <_lseek>
 8006320:	1c43      	adds	r3, r0, #1
 8006322:	d102      	bne.n	800632a <_lseek_r+0x1e>
 8006324:	682b      	ldr	r3, [r5, #0]
 8006326:	b103      	cbz	r3, 800632a <_lseek_r+0x1e>
 8006328:	6023      	str	r3, [r4, #0]
 800632a:	bd38      	pop	{r3, r4, r5, pc}
 800632c:	200004a8 	.word	0x200004a8

08006330 <_read_r>:
 8006330:	b538      	push	{r3, r4, r5, lr}
 8006332:	4d07      	ldr	r5, [pc, #28]	; (8006350 <_read_r+0x20>)
 8006334:	4604      	mov	r4, r0
 8006336:	4608      	mov	r0, r1
 8006338:	4611      	mov	r1, r2
 800633a:	2200      	movs	r2, #0
 800633c:	602a      	str	r2, [r5, #0]
 800633e:	461a      	mov	r2, r3
 8006340:	f7fb f9be 	bl	80016c0 <_read>
 8006344:	1c43      	adds	r3, r0, #1
 8006346:	d102      	bne.n	800634e <_read_r+0x1e>
 8006348:	682b      	ldr	r3, [r5, #0]
 800634a:	b103      	cbz	r3, 800634e <_read_r+0x1e>
 800634c:	6023      	str	r3, [r4, #0]
 800634e:	bd38      	pop	{r3, r4, r5, pc}
 8006350:	200004a8 	.word	0x200004a8

08006354 <_write_r>:
 8006354:	b538      	push	{r3, r4, r5, lr}
 8006356:	4d07      	ldr	r5, [pc, #28]	; (8006374 <_write_r+0x20>)
 8006358:	4604      	mov	r4, r0
 800635a:	4608      	mov	r0, r1
 800635c:	4611      	mov	r1, r2
 800635e:	2200      	movs	r2, #0
 8006360:	602a      	str	r2, [r5, #0]
 8006362:	461a      	mov	r2, r3
 8006364:	f7fb f9c9 	bl	80016fa <_write>
 8006368:	1c43      	adds	r3, r0, #1
 800636a:	d102      	bne.n	8006372 <_write_r+0x1e>
 800636c:	682b      	ldr	r3, [r5, #0]
 800636e:	b103      	cbz	r3, 8006372 <_write_r+0x1e>
 8006370:	6023      	str	r3, [r4, #0]
 8006372:	bd38      	pop	{r3, r4, r5, pc}
 8006374:	200004a8 	.word	0x200004a8

08006378 <__errno>:
 8006378:	4b01      	ldr	r3, [pc, #4]	; (8006380 <__errno+0x8>)
 800637a:	6818      	ldr	r0, [r3, #0]
 800637c:	4770      	bx	lr
 800637e:	bf00      	nop
 8006380:	20000064 	.word	0x20000064

08006384 <__libc_init_array>:
 8006384:	b570      	push	{r4, r5, r6, lr}
 8006386:	4d0d      	ldr	r5, [pc, #52]	; (80063bc <__libc_init_array+0x38>)
 8006388:	4c0d      	ldr	r4, [pc, #52]	; (80063c0 <__libc_init_array+0x3c>)
 800638a:	1b64      	subs	r4, r4, r5
 800638c:	10a4      	asrs	r4, r4, #2
 800638e:	2600      	movs	r6, #0
 8006390:	42a6      	cmp	r6, r4
 8006392:	d109      	bne.n	80063a8 <__libc_init_array+0x24>
 8006394:	4d0b      	ldr	r5, [pc, #44]	; (80063c4 <__libc_init_array+0x40>)
 8006396:	4c0c      	ldr	r4, [pc, #48]	; (80063c8 <__libc_init_array+0x44>)
 8006398:	f001 feee 	bl	8008178 <_init>
 800639c:	1b64      	subs	r4, r4, r5
 800639e:	10a4      	asrs	r4, r4, #2
 80063a0:	2600      	movs	r6, #0
 80063a2:	42a6      	cmp	r6, r4
 80063a4:	d105      	bne.n	80063b2 <__libc_init_array+0x2e>
 80063a6:	bd70      	pop	{r4, r5, r6, pc}
 80063a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80063ac:	4798      	blx	r3
 80063ae:	3601      	adds	r6, #1
 80063b0:	e7ee      	b.n	8006390 <__libc_init_array+0xc>
 80063b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80063b6:	4798      	blx	r3
 80063b8:	3601      	adds	r6, #1
 80063ba:	e7f2      	b.n	80063a2 <__libc_init_array+0x1e>
 80063bc:	0800866c 	.word	0x0800866c
 80063c0:	0800866c 	.word	0x0800866c
 80063c4:	0800866c 	.word	0x0800866c
 80063c8:	08008670 	.word	0x08008670

080063cc <__retarget_lock_init_recursive>:
 80063cc:	4770      	bx	lr

080063ce <__retarget_lock_acquire_recursive>:
 80063ce:	4770      	bx	lr

080063d0 <__retarget_lock_release_recursive>:
 80063d0:	4770      	bx	lr

080063d2 <quorem>:
 80063d2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063d6:	6903      	ldr	r3, [r0, #16]
 80063d8:	690c      	ldr	r4, [r1, #16]
 80063da:	42a3      	cmp	r3, r4
 80063dc:	4607      	mov	r7, r0
 80063de:	db7e      	blt.n	80064de <quorem+0x10c>
 80063e0:	3c01      	subs	r4, #1
 80063e2:	f101 0814 	add.w	r8, r1, #20
 80063e6:	f100 0514 	add.w	r5, r0, #20
 80063ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063ee:	9301      	str	r3, [sp, #4]
 80063f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80063f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063f8:	3301      	adds	r3, #1
 80063fa:	429a      	cmp	r2, r3
 80063fc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006400:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006404:	fbb2 f6f3 	udiv	r6, r2, r3
 8006408:	d331      	bcc.n	800646e <quorem+0x9c>
 800640a:	f04f 0e00 	mov.w	lr, #0
 800640e:	4640      	mov	r0, r8
 8006410:	46ac      	mov	ip, r5
 8006412:	46f2      	mov	sl, lr
 8006414:	f850 2b04 	ldr.w	r2, [r0], #4
 8006418:	b293      	uxth	r3, r2
 800641a:	fb06 e303 	mla	r3, r6, r3, lr
 800641e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006422:	0c1a      	lsrs	r2, r3, #16
 8006424:	b29b      	uxth	r3, r3
 8006426:	ebaa 0303 	sub.w	r3, sl, r3
 800642a:	f8dc a000 	ldr.w	sl, [ip]
 800642e:	fa13 f38a 	uxtah	r3, r3, sl
 8006432:	fb06 220e 	mla	r2, r6, lr, r2
 8006436:	9300      	str	r3, [sp, #0]
 8006438:	9b00      	ldr	r3, [sp, #0]
 800643a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800643e:	b292      	uxth	r2, r2
 8006440:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006444:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006448:	f8bd 3000 	ldrh.w	r3, [sp]
 800644c:	4581      	cmp	r9, r0
 800644e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006452:	f84c 3b04 	str.w	r3, [ip], #4
 8006456:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800645a:	d2db      	bcs.n	8006414 <quorem+0x42>
 800645c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006460:	b92b      	cbnz	r3, 800646e <quorem+0x9c>
 8006462:	9b01      	ldr	r3, [sp, #4]
 8006464:	3b04      	subs	r3, #4
 8006466:	429d      	cmp	r5, r3
 8006468:	461a      	mov	r2, r3
 800646a:	d32c      	bcc.n	80064c6 <quorem+0xf4>
 800646c:	613c      	str	r4, [r7, #16]
 800646e:	4638      	mov	r0, r7
 8006470:	f001 f9a8 	bl	80077c4 <__mcmp>
 8006474:	2800      	cmp	r0, #0
 8006476:	db22      	blt.n	80064be <quorem+0xec>
 8006478:	3601      	adds	r6, #1
 800647a:	4629      	mov	r1, r5
 800647c:	2000      	movs	r0, #0
 800647e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006482:	f8d1 c000 	ldr.w	ip, [r1]
 8006486:	b293      	uxth	r3, r2
 8006488:	1ac3      	subs	r3, r0, r3
 800648a:	0c12      	lsrs	r2, r2, #16
 800648c:	fa13 f38c 	uxtah	r3, r3, ip
 8006490:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006494:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006498:	b29b      	uxth	r3, r3
 800649a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800649e:	45c1      	cmp	r9, r8
 80064a0:	f841 3b04 	str.w	r3, [r1], #4
 80064a4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80064a8:	d2e9      	bcs.n	800647e <quorem+0xac>
 80064aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80064ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80064b2:	b922      	cbnz	r2, 80064be <quorem+0xec>
 80064b4:	3b04      	subs	r3, #4
 80064b6:	429d      	cmp	r5, r3
 80064b8:	461a      	mov	r2, r3
 80064ba:	d30a      	bcc.n	80064d2 <quorem+0x100>
 80064bc:	613c      	str	r4, [r7, #16]
 80064be:	4630      	mov	r0, r6
 80064c0:	b003      	add	sp, #12
 80064c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064c6:	6812      	ldr	r2, [r2, #0]
 80064c8:	3b04      	subs	r3, #4
 80064ca:	2a00      	cmp	r2, #0
 80064cc:	d1ce      	bne.n	800646c <quorem+0x9a>
 80064ce:	3c01      	subs	r4, #1
 80064d0:	e7c9      	b.n	8006466 <quorem+0x94>
 80064d2:	6812      	ldr	r2, [r2, #0]
 80064d4:	3b04      	subs	r3, #4
 80064d6:	2a00      	cmp	r2, #0
 80064d8:	d1f0      	bne.n	80064bc <quorem+0xea>
 80064da:	3c01      	subs	r4, #1
 80064dc:	e7eb      	b.n	80064b6 <quorem+0xe4>
 80064de:	2000      	movs	r0, #0
 80064e0:	e7ee      	b.n	80064c0 <quorem+0xee>
 80064e2:	0000      	movs	r0, r0
 80064e4:	0000      	movs	r0, r0
	...

080064e8 <_dtoa_r>:
 80064e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ec:	ed2d 8b04 	vpush	{d8-d9}
 80064f0:	69c5      	ldr	r5, [r0, #28]
 80064f2:	b093      	sub	sp, #76	; 0x4c
 80064f4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80064f8:	ec57 6b10 	vmov	r6, r7, d0
 80064fc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006500:	9107      	str	r1, [sp, #28]
 8006502:	4604      	mov	r4, r0
 8006504:	920a      	str	r2, [sp, #40]	; 0x28
 8006506:	930d      	str	r3, [sp, #52]	; 0x34
 8006508:	b975      	cbnz	r5, 8006528 <_dtoa_r+0x40>
 800650a:	2010      	movs	r0, #16
 800650c:	f000 fe2a 	bl	8007164 <malloc>
 8006510:	4602      	mov	r2, r0
 8006512:	61e0      	str	r0, [r4, #28]
 8006514:	b920      	cbnz	r0, 8006520 <_dtoa_r+0x38>
 8006516:	4bae      	ldr	r3, [pc, #696]	; (80067d0 <_dtoa_r+0x2e8>)
 8006518:	21ef      	movs	r1, #239	; 0xef
 800651a:	48ae      	ldr	r0, [pc, #696]	; (80067d4 <_dtoa_r+0x2ec>)
 800651c:	f001 fb1e 	bl	8007b5c <__assert_func>
 8006520:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006524:	6005      	str	r5, [r0, #0]
 8006526:	60c5      	str	r5, [r0, #12]
 8006528:	69e3      	ldr	r3, [r4, #28]
 800652a:	6819      	ldr	r1, [r3, #0]
 800652c:	b151      	cbz	r1, 8006544 <_dtoa_r+0x5c>
 800652e:	685a      	ldr	r2, [r3, #4]
 8006530:	604a      	str	r2, [r1, #4]
 8006532:	2301      	movs	r3, #1
 8006534:	4093      	lsls	r3, r2
 8006536:	608b      	str	r3, [r1, #8]
 8006538:	4620      	mov	r0, r4
 800653a:	f000 ff07 	bl	800734c <_Bfree>
 800653e:	69e3      	ldr	r3, [r4, #28]
 8006540:	2200      	movs	r2, #0
 8006542:	601a      	str	r2, [r3, #0]
 8006544:	1e3b      	subs	r3, r7, #0
 8006546:	bfbb      	ittet	lt
 8006548:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800654c:	9303      	strlt	r3, [sp, #12]
 800654e:	2300      	movge	r3, #0
 8006550:	2201      	movlt	r2, #1
 8006552:	bfac      	ite	ge
 8006554:	f8c8 3000 	strge.w	r3, [r8]
 8006558:	f8c8 2000 	strlt.w	r2, [r8]
 800655c:	4b9e      	ldr	r3, [pc, #632]	; (80067d8 <_dtoa_r+0x2f0>)
 800655e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006562:	ea33 0308 	bics.w	r3, r3, r8
 8006566:	d11b      	bne.n	80065a0 <_dtoa_r+0xb8>
 8006568:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800656a:	f242 730f 	movw	r3, #9999	; 0x270f
 800656e:	6013      	str	r3, [r2, #0]
 8006570:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006574:	4333      	orrs	r3, r6
 8006576:	f000 8593 	beq.w	80070a0 <_dtoa_r+0xbb8>
 800657a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800657c:	b963      	cbnz	r3, 8006598 <_dtoa_r+0xb0>
 800657e:	4b97      	ldr	r3, [pc, #604]	; (80067dc <_dtoa_r+0x2f4>)
 8006580:	e027      	b.n	80065d2 <_dtoa_r+0xea>
 8006582:	4b97      	ldr	r3, [pc, #604]	; (80067e0 <_dtoa_r+0x2f8>)
 8006584:	9300      	str	r3, [sp, #0]
 8006586:	3308      	adds	r3, #8
 8006588:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800658a:	6013      	str	r3, [r2, #0]
 800658c:	9800      	ldr	r0, [sp, #0]
 800658e:	b013      	add	sp, #76	; 0x4c
 8006590:	ecbd 8b04 	vpop	{d8-d9}
 8006594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006598:	4b90      	ldr	r3, [pc, #576]	; (80067dc <_dtoa_r+0x2f4>)
 800659a:	9300      	str	r3, [sp, #0]
 800659c:	3303      	adds	r3, #3
 800659e:	e7f3      	b.n	8006588 <_dtoa_r+0xa0>
 80065a0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80065a4:	2200      	movs	r2, #0
 80065a6:	ec51 0b17 	vmov	r0, r1, d7
 80065aa:	eeb0 8a47 	vmov.f32	s16, s14
 80065ae:	eef0 8a67 	vmov.f32	s17, s15
 80065b2:	2300      	movs	r3, #0
 80065b4:	f7fa fa88 	bl	8000ac8 <__aeabi_dcmpeq>
 80065b8:	4681      	mov	r9, r0
 80065ba:	b160      	cbz	r0, 80065d6 <_dtoa_r+0xee>
 80065bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80065be:	2301      	movs	r3, #1
 80065c0:	6013      	str	r3, [r2, #0]
 80065c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f000 8568 	beq.w	800709a <_dtoa_r+0xbb2>
 80065ca:	4b86      	ldr	r3, [pc, #536]	; (80067e4 <_dtoa_r+0x2fc>)
 80065cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80065ce:	6013      	str	r3, [r2, #0]
 80065d0:	3b01      	subs	r3, #1
 80065d2:	9300      	str	r3, [sp, #0]
 80065d4:	e7da      	b.n	800658c <_dtoa_r+0xa4>
 80065d6:	aa10      	add	r2, sp, #64	; 0x40
 80065d8:	a911      	add	r1, sp, #68	; 0x44
 80065da:	4620      	mov	r0, r4
 80065dc:	eeb0 0a48 	vmov.f32	s0, s16
 80065e0:	eef0 0a68 	vmov.f32	s1, s17
 80065e4:	f001 f994 	bl	8007910 <__d2b>
 80065e8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80065ec:	4682      	mov	sl, r0
 80065ee:	2d00      	cmp	r5, #0
 80065f0:	d07f      	beq.n	80066f2 <_dtoa_r+0x20a>
 80065f2:	ee18 3a90 	vmov	r3, s17
 80065f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065fa:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80065fe:	ec51 0b18 	vmov	r0, r1, d8
 8006602:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006606:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800660a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800660e:	4619      	mov	r1, r3
 8006610:	2200      	movs	r2, #0
 8006612:	4b75      	ldr	r3, [pc, #468]	; (80067e8 <_dtoa_r+0x300>)
 8006614:	f7f9 fe38 	bl	8000288 <__aeabi_dsub>
 8006618:	a367      	add	r3, pc, #412	; (adr r3, 80067b8 <_dtoa_r+0x2d0>)
 800661a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800661e:	f7f9 ffeb 	bl	80005f8 <__aeabi_dmul>
 8006622:	a367      	add	r3, pc, #412	; (adr r3, 80067c0 <_dtoa_r+0x2d8>)
 8006624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006628:	f7f9 fe30 	bl	800028c <__adddf3>
 800662c:	4606      	mov	r6, r0
 800662e:	4628      	mov	r0, r5
 8006630:	460f      	mov	r7, r1
 8006632:	f7f9 ff77 	bl	8000524 <__aeabi_i2d>
 8006636:	a364      	add	r3, pc, #400	; (adr r3, 80067c8 <_dtoa_r+0x2e0>)
 8006638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800663c:	f7f9 ffdc 	bl	80005f8 <__aeabi_dmul>
 8006640:	4602      	mov	r2, r0
 8006642:	460b      	mov	r3, r1
 8006644:	4630      	mov	r0, r6
 8006646:	4639      	mov	r1, r7
 8006648:	f7f9 fe20 	bl	800028c <__adddf3>
 800664c:	4606      	mov	r6, r0
 800664e:	460f      	mov	r7, r1
 8006650:	f7fa fa82 	bl	8000b58 <__aeabi_d2iz>
 8006654:	2200      	movs	r2, #0
 8006656:	4683      	mov	fp, r0
 8006658:	2300      	movs	r3, #0
 800665a:	4630      	mov	r0, r6
 800665c:	4639      	mov	r1, r7
 800665e:	f7fa fa3d 	bl	8000adc <__aeabi_dcmplt>
 8006662:	b148      	cbz	r0, 8006678 <_dtoa_r+0x190>
 8006664:	4658      	mov	r0, fp
 8006666:	f7f9 ff5d 	bl	8000524 <__aeabi_i2d>
 800666a:	4632      	mov	r2, r6
 800666c:	463b      	mov	r3, r7
 800666e:	f7fa fa2b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006672:	b908      	cbnz	r0, 8006678 <_dtoa_r+0x190>
 8006674:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006678:	f1bb 0f16 	cmp.w	fp, #22
 800667c:	d857      	bhi.n	800672e <_dtoa_r+0x246>
 800667e:	4b5b      	ldr	r3, [pc, #364]	; (80067ec <_dtoa_r+0x304>)
 8006680:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006688:	ec51 0b18 	vmov	r0, r1, d8
 800668c:	f7fa fa26 	bl	8000adc <__aeabi_dcmplt>
 8006690:	2800      	cmp	r0, #0
 8006692:	d04e      	beq.n	8006732 <_dtoa_r+0x24a>
 8006694:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006698:	2300      	movs	r3, #0
 800669a:	930c      	str	r3, [sp, #48]	; 0x30
 800669c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800669e:	1b5b      	subs	r3, r3, r5
 80066a0:	1e5a      	subs	r2, r3, #1
 80066a2:	bf45      	ittet	mi
 80066a4:	f1c3 0301 	rsbmi	r3, r3, #1
 80066a8:	9305      	strmi	r3, [sp, #20]
 80066aa:	2300      	movpl	r3, #0
 80066ac:	2300      	movmi	r3, #0
 80066ae:	9206      	str	r2, [sp, #24]
 80066b0:	bf54      	ite	pl
 80066b2:	9305      	strpl	r3, [sp, #20]
 80066b4:	9306      	strmi	r3, [sp, #24]
 80066b6:	f1bb 0f00 	cmp.w	fp, #0
 80066ba:	db3c      	blt.n	8006736 <_dtoa_r+0x24e>
 80066bc:	9b06      	ldr	r3, [sp, #24]
 80066be:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80066c2:	445b      	add	r3, fp
 80066c4:	9306      	str	r3, [sp, #24]
 80066c6:	2300      	movs	r3, #0
 80066c8:	9308      	str	r3, [sp, #32]
 80066ca:	9b07      	ldr	r3, [sp, #28]
 80066cc:	2b09      	cmp	r3, #9
 80066ce:	d868      	bhi.n	80067a2 <_dtoa_r+0x2ba>
 80066d0:	2b05      	cmp	r3, #5
 80066d2:	bfc4      	itt	gt
 80066d4:	3b04      	subgt	r3, #4
 80066d6:	9307      	strgt	r3, [sp, #28]
 80066d8:	9b07      	ldr	r3, [sp, #28]
 80066da:	f1a3 0302 	sub.w	r3, r3, #2
 80066de:	bfcc      	ite	gt
 80066e0:	2500      	movgt	r5, #0
 80066e2:	2501      	movle	r5, #1
 80066e4:	2b03      	cmp	r3, #3
 80066e6:	f200 8085 	bhi.w	80067f4 <_dtoa_r+0x30c>
 80066ea:	e8df f003 	tbb	[pc, r3]
 80066ee:	3b2e      	.short	0x3b2e
 80066f0:	5839      	.short	0x5839
 80066f2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80066f6:	441d      	add	r5, r3
 80066f8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80066fc:	2b20      	cmp	r3, #32
 80066fe:	bfc1      	itttt	gt
 8006700:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006704:	fa08 f803 	lslgt.w	r8, r8, r3
 8006708:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800670c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006710:	bfd6      	itet	le
 8006712:	f1c3 0320 	rsble	r3, r3, #32
 8006716:	ea48 0003 	orrgt.w	r0, r8, r3
 800671a:	fa06 f003 	lslle.w	r0, r6, r3
 800671e:	f7f9 fef1 	bl	8000504 <__aeabi_ui2d>
 8006722:	2201      	movs	r2, #1
 8006724:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006728:	3d01      	subs	r5, #1
 800672a:	920e      	str	r2, [sp, #56]	; 0x38
 800672c:	e76f      	b.n	800660e <_dtoa_r+0x126>
 800672e:	2301      	movs	r3, #1
 8006730:	e7b3      	b.n	800669a <_dtoa_r+0x1b2>
 8006732:	900c      	str	r0, [sp, #48]	; 0x30
 8006734:	e7b2      	b.n	800669c <_dtoa_r+0x1b4>
 8006736:	9b05      	ldr	r3, [sp, #20]
 8006738:	eba3 030b 	sub.w	r3, r3, fp
 800673c:	9305      	str	r3, [sp, #20]
 800673e:	f1cb 0300 	rsb	r3, fp, #0
 8006742:	9308      	str	r3, [sp, #32]
 8006744:	2300      	movs	r3, #0
 8006746:	930b      	str	r3, [sp, #44]	; 0x2c
 8006748:	e7bf      	b.n	80066ca <_dtoa_r+0x1e2>
 800674a:	2300      	movs	r3, #0
 800674c:	9309      	str	r3, [sp, #36]	; 0x24
 800674e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006750:	2b00      	cmp	r3, #0
 8006752:	dc52      	bgt.n	80067fa <_dtoa_r+0x312>
 8006754:	2301      	movs	r3, #1
 8006756:	9301      	str	r3, [sp, #4]
 8006758:	9304      	str	r3, [sp, #16]
 800675a:	461a      	mov	r2, r3
 800675c:	920a      	str	r2, [sp, #40]	; 0x28
 800675e:	e00b      	b.n	8006778 <_dtoa_r+0x290>
 8006760:	2301      	movs	r3, #1
 8006762:	e7f3      	b.n	800674c <_dtoa_r+0x264>
 8006764:	2300      	movs	r3, #0
 8006766:	9309      	str	r3, [sp, #36]	; 0x24
 8006768:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800676a:	445b      	add	r3, fp
 800676c:	9301      	str	r3, [sp, #4]
 800676e:	3301      	adds	r3, #1
 8006770:	2b01      	cmp	r3, #1
 8006772:	9304      	str	r3, [sp, #16]
 8006774:	bfb8      	it	lt
 8006776:	2301      	movlt	r3, #1
 8006778:	69e0      	ldr	r0, [r4, #28]
 800677a:	2100      	movs	r1, #0
 800677c:	2204      	movs	r2, #4
 800677e:	f102 0614 	add.w	r6, r2, #20
 8006782:	429e      	cmp	r6, r3
 8006784:	d93d      	bls.n	8006802 <_dtoa_r+0x31a>
 8006786:	6041      	str	r1, [r0, #4]
 8006788:	4620      	mov	r0, r4
 800678a:	f000 fd9f 	bl	80072cc <_Balloc>
 800678e:	9000      	str	r0, [sp, #0]
 8006790:	2800      	cmp	r0, #0
 8006792:	d139      	bne.n	8006808 <_dtoa_r+0x320>
 8006794:	4b16      	ldr	r3, [pc, #88]	; (80067f0 <_dtoa_r+0x308>)
 8006796:	4602      	mov	r2, r0
 8006798:	f240 11af 	movw	r1, #431	; 0x1af
 800679c:	e6bd      	b.n	800651a <_dtoa_r+0x32>
 800679e:	2301      	movs	r3, #1
 80067a0:	e7e1      	b.n	8006766 <_dtoa_r+0x27e>
 80067a2:	2501      	movs	r5, #1
 80067a4:	2300      	movs	r3, #0
 80067a6:	9307      	str	r3, [sp, #28]
 80067a8:	9509      	str	r5, [sp, #36]	; 0x24
 80067aa:	f04f 33ff 	mov.w	r3, #4294967295
 80067ae:	9301      	str	r3, [sp, #4]
 80067b0:	9304      	str	r3, [sp, #16]
 80067b2:	2200      	movs	r2, #0
 80067b4:	2312      	movs	r3, #18
 80067b6:	e7d1      	b.n	800675c <_dtoa_r+0x274>
 80067b8:	636f4361 	.word	0x636f4361
 80067bc:	3fd287a7 	.word	0x3fd287a7
 80067c0:	8b60c8b3 	.word	0x8b60c8b3
 80067c4:	3fc68a28 	.word	0x3fc68a28
 80067c8:	509f79fb 	.word	0x509f79fb
 80067cc:	3fd34413 	.word	0x3fd34413
 80067d0:	08008335 	.word	0x08008335
 80067d4:	0800834c 	.word	0x0800834c
 80067d8:	7ff00000 	.word	0x7ff00000
 80067dc:	08008331 	.word	0x08008331
 80067e0:	08008328 	.word	0x08008328
 80067e4:	08008305 	.word	0x08008305
 80067e8:	3ff80000 	.word	0x3ff80000
 80067ec:	08008438 	.word	0x08008438
 80067f0:	080083a4 	.word	0x080083a4
 80067f4:	2301      	movs	r3, #1
 80067f6:	9309      	str	r3, [sp, #36]	; 0x24
 80067f8:	e7d7      	b.n	80067aa <_dtoa_r+0x2c2>
 80067fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067fc:	9301      	str	r3, [sp, #4]
 80067fe:	9304      	str	r3, [sp, #16]
 8006800:	e7ba      	b.n	8006778 <_dtoa_r+0x290>
 8006802:	3101      	adds	r1, #1
 8006804:	0052      	lsls	r2, r2, #1
 8006806:	e7ba      	b.n	800677e <_dtoa_r+0x296>
 8006808:	69e3      	ldr	r3, [r4, #28]
 800680a:	9a00      	ldr	r2, [sp, #0]
 800680c:	601a      	str	r2, [r3, #0]
 800680e:	9b04      	ldr	r3, [sp, #16]
 8006810:	2b0e      	cmp	r3, #14
 8006812:	f200 80a8 	bhi.w	8006966 <_dtoa_r+0x47e>
 8006816:	2d00      	cmp	r5, #0
 8006818:	f000 80a5 	beq.w	8006966 <_dtoa_r+0x47e>
 800681c:	f1bb 0f00 	cmp.w	fp, #0
 8006820:	dd38      	ble.n	8006894 <_dtoa_r+0x3ac>
 8006822:	4bc0      	ldr	r3, [pc, #768]	; (8006b24 <_dtoa_r+0x63c>)
 8006824:	f00b 020f 	and.w	r2, fp, #15
 8006828:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800682c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006830:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006834:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006838:	d019      	beq.n	800686e <_dtoa_r+0x386>
 800683a:	4bbb      	ldr	r3, [pc, #748]	; (8006b28 <_dtoa_r+0x640>)
 800683c:	ec51 0b18 	vmov	r0, r1, d8
 8006840:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006844:	f7fa f802 	bl	800084c <__aeabi_ddiv>
 8006848:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800684c:	f008 080f 	and.w	r8, r8, #15
 8006850:	2503      	movs	r5, #3
 8006852:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006b28 <_dtoa_r+0x640>
 8006856:	f1b8 0f00 	cmp.w	r8, #0
 800685a:	d10a      	bne.n	8006872 <_dtoa_r+0x38a>
 800685c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006860:	4632      	mov	r2, r6
 8006862:	463b      	mov	r3, r7
 8006864:	f7f9 fff2 	bl	800084c <__aeabi_ddiv>
 8006868:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800686c:	e02b      	b.n	80068c6 <_dtoa_r+0x3de>
 800686e:	2502      	movs	r5, #2
 8006870:	e7ef      	b.n	8006852 <_dtoa_r+0x36a>
 8006872:	f018 0f01 	tst.w	r8, #1
 8006876:	d008      	beq.n	800688a <_dtoa_r+0x3a2>
 8006878:	4630      	mov	r0, r6
 800687a:	4639      	mov	r1, r7
 800687c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006880:	f7f9 feba 	bl	80005f8 <__aeabi_dmul>
 8006884:	3501      	adds	r5, #1
 8006886:	4606      	mov	r6, r0
 8006888:	460f      	mov	r7, r1
 800688a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800688e:	f109 0908 	add.w	r9, r9, #8
 8006892:	e7e0      	b.n	8006856 <_dtoa_r+0x36e>
 8006894:	f000 809f 	beq.w	80069d6 <_dtoa_r+0x4ee>
 8006898:	f1cb 0600 	rsb	r6, fp, #0
 800689c:	4ba1      	ldr	r3, [pc, #644]	; (8006b24 <_dtoa_r+0x63c>)
 800689e:	4fa2      	ldr	r7, [pc, #648]	; (8006b28 <_dtoa_r+0x640>)
 80068a0:	f006 020f 	and.w	r2, r6, #15
 80068a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80068a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ac:	ec51 0b18 	vmov	r0, r1, d8
 80068b0:	f7f9 fea2 	bl	80005f8 <__aeabi_dmul>
 80068b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068b8:	1136      	asrs	r6, r6, #4
 80068ba:	2300      	movs	r3, #0
 80068bc:	2502      	movs	r5, #2
 80068be:	2e00      	cmp	r6, #0
 80068c0:	d17e      	bne.n	80069c0 <_dtoa_r+0x4d8>
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d1d0      	bne.n	8006868 <_dtoa_r+0x380>
 80068c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068c8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	f000 8084 	beq.w	80069da <_dtoa_r+0x4f2>
 80068d2:	4b96      	ldr	r3, [pc, #600]	; (8006b2c <_dtoa_r+0x644>)
 80068d4:	2200      	movs	r2, #0
 80068d6:	4640      	mov	r0, r8
 80068d8:	4649      	mov	r1, r9
 80068da:	f7fa f8ff 	bl	8000adc <__aeabi_dcmplt>
 80068de:	2800      	cmp	r0, #0
 80068e0:	d07b      	beq.n	80069da <_dtoa_r+0x4f2>
 80068e2:	9b04      	ldr	r3, [sp, #16]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d078      	beq.n	80069da <_dtoa_r+0x4f2>
 80068e8:	9b01      	ldr	r3, [sp, #4]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	dd39      	ble.n	8006962 <_dtoa_r+0x47a>
 80068ee:	4b90      	ldr	r3, [pc, #576]	; (8006b30 <_dtoa_r+0x648>)
 80068f0:	2200      	movs	r2, #0
 80068f2:	4640      	mov	r0, r8
 80068f4:	4649      	mov	r1, r9
 80068f6:	f7f9 fe7f 	bl	80005f8 <__aeabi_dmul>
 80068fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068fe:	9e01      	ldr	r6, [sp, #4]
 8006900:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006904:	3501      	adds	r5, #1
 8006906:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800690a:	4628      	mov	r0, r5
 800690c:	f7f9 fe0a 	bl	8000524 <__aeabi_i2d>
 8006910:	4642      	mov	r2, r8
 8006912:	464b      	mov	r3, r9
 8006914:	f7f9 fe70 	bl	80005f8 <__aeabi_dmul>
 8006918:	4b86      	ldr	r3, [pc, #536]	; (8006b34 <_dtoa_r+0x64c>)
 800691a:	2200      	movs	r2, #0
 800691c:	f7f9 fcb6 	bl	800028c <__adddf3>
 8006920:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006924:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006928:	9303      	str	r3, [sp, #12]
 800692a:	2e00      	cmp	r6, #0
 800692c:	d158      	bne.n	80069e0 <_dtoa_r+0x4f8>
 800692e:	4b82      	ldr	r3, [pc, #520]	; (8006b38 <_dtoa_r+0x650>)
 8006930:	2200      	movs	r2, #0
 8006932:	4640      	mov	r0, r8
 8006934:	4649      	mov	r1, r9
 8006936:	f7f9 fca7 	bl	8000288 <__aeabi_dsub>
 800693a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800693e:	4680      	mov	r8, r0
 8006940:	4689      	mov	r9, r1
 8006942:	f7fa f8e9 	bl	8000b18 <__aeabi_dcmpgt>
 8006946:	2800      	cmp	r0, #0
 8006948:	f040 8296 	bne.w	8006e78 <_dtoa_r+0x990>
 800694c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006950:	4640      	mov	r0, r8
 8006952:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006956:	4649      	mov	r1, r9
 8006958:	f7fa f8c0 	bl	8000adc <__aeabi_dcmplt>
 800695c:	2800      	cmp	r0, #0
 800695e:	f040 8289 	bne.w	8006e74 <_dtoa_r+0x98c>
 8006962:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006966:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006968:	2b00      	cmp	r3, #0
 800696a:	f2c0 814e 	blt.w	8006c0a <_dtoa_r+0x722>
 800696e:	f1bb 0f0e 	cmp.w	fp, #14
 8006972:	f300 814a 	bgt.w	8006c0a <_dtoa_r+0x722>
 8006976:	4b6b      	ldr	r3, [pc, #428]	; (8006b24 <_dtoa_r+0x63c>)
 8006978:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800697c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006980:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006982:	2b00      	cmp	r3, #0
 8006984:	f280 80dc 	bge.w	8006b40 <_dtoa_r+0x658>
 8006988:	9b04      	ldr	r3, [sp, #16]
 800698a:	2b00      	cmp	r3, #0
 800698c:	f300 80d8 	bgt.w	8006b40 <_dtoa_r+0x658>
 8006990:	f040 826f 	bne.w	8006e72 <_dtoa_r+0x98a>
 8006994:	4b68      	ldr	r3, [pc, #416]	; (8006b38 <_dtoa_r+0x650>)
 8006996:	2200      	movs	r2, #0
 8006998:	4640      	mov	r0, r8
 800699a:	4649      	mov	r1, r9
 800699c:	f7f9 fe2c 	bl	80005f8 <__aeabi_dmul>
 80069a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80069a4:	f7fa f8ae 	bl	8000b04 <__aeabi_dcmpge>
 80069a8:	9e04      	ldr	r6, [sp, #16]
 80069aa:	4637      	mov	r7, r6
 80069ac:	2800      	cmp	r0, #0
 80069ae:	f040 8245 	bne.w	8006e3c <_dtoa_r+0x954>
 80069b2:	9d00      	ldr	r5, [sp, #0]
 80069b4:	2331      	movs	r3, #49	; 0x31
 80069b6:	f805 3b01 	strb.w	r3, [r5], #1
 80069ba:	f10b 0b01 	add.w	fp, fp, #1
 80069be:	e241      	b.n	8006e44 <_dtoa_r+0x95c>
 80069c0:	07f2      	lsls	r2, r6, #31
 80069c2:	d505      	bpl.n	80069d0 <_dtoa_r+0x4e8>
 80069c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069c8:	f7f9 fe16 	bl	80005f8 <__aeabi_dmul>
 80069cc:	3501      	adds	r5, #1
 80069ce:	2301      	movs	r3, #1
 80069d0:	1076      	asrs	r6, r6, #1
 80069d2:	3708      	adds	r7, #8
 80069d4:	e773      	b.n	80068be <_dtoa_r+0x3d6>
 80069d6:	2502      	movs	r5, #2
 80069d8:	e775      	b.n	80068c6 <_dtoa_r+0x3de>
 80069da:	9e04      	ldr	r6, [sp, #16]
 80069dc:	465f      	mov	r7, fp
 80069de:	e792      	b.n	8006906 <_dtoa_r+0x41e>
 80069e0:	9900      	ldr	r1, [sp, #0]
 80069e2:	4b50      	ldr	r3, [pc, #320]	; (8006b24 <_dtoa_r+0x63c>)
 80069e4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80069e8:	4431      	add	r1, r6
 80069ea:	9102      	str	r1, [sp, #8]
 80069ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069ee:	eeb0 9a47 	vmov.f32	s18, s14
 80069f2:	eef0 9a67 	vmov.f32	s19, s15
 80069f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80069fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80069fe:	2900      	cmp	r1, #0
 8006a00:	d044      	beq.n	8006a8c <_dtoa_r+0x5a4>
 8006a02:	494e      	ldr	r1, [pc, #312]	; (8006b3c <_dtoa_r+0x654>)
 8006a04:	2000      	movs	r0, #0
 8006a06:	f7f9 ff21 	bl	800084c <__aeabi_ddiv>
 8006a0a:	ec53 2b19 	vmov	r2, r3, d9
 8006a0e:	f7f9 fc3b 	bl	8000288 <__aeabi_dsub>
 8006a12:	9d00      	ldr	r5, [sp, #0]
 8006a14:	ec41 0b19 	vmov	d9, r0, r1
 8006a18:	4649      	mov	r1, r9
 8006a1a:	4640      	mov	r0, r8
 8006a1c:	f7fa f89c 	bl	8000b58 <__aeabi_d2iz>
 8006a20:	4606      	mov	r6, r0
 8006a22:	f7f9 fd7f 	bl	8000524 <__aeabi_i2d>
 8006a26:	4602      	mov	r2, r0
 8006a28:	460b      	mov	r3, r1
 8006a2a:	4640      	mov	r0, r8
 8006a2c:	4649      	mov	r1, r9
 8006a2e:	f7f9 fc2b 	bl	8000288 <__aeabi_dsub>
 8006a32:	3630      	adds	r6, #48	; 0x30
 8006a34:	f805 6b01 	strb.w	r6, [r5], #1
 8006a38:	ec53 2b19 	vmov	r2, r3, d9
 8006a3c:	4680      	mov	r8, r0
 8006a3e:	4689      	mov	r9, r1
 8006a40:	f7fa f84c 	bl	8000adc <__aeabi_dcmplt>
 8006a44:	2800      	cmp	r0, #0
 8006a46:	d164      	bne.n	8006b12 <_dtoa_r+0x62a>
 8006a48:	4642      	mov	r2, r8
 8006a4a:	464b      	mov	r3, r9
 8006a4c:	4937      	ldr	r1, [pc, #220]	; (8006b2c <_dtoa_r+0x644>)
 8006a4e:	2000      	movs	r0, #0
 8006a50:	f7f9 fc1a 	bl	8000288 <__aeabi_dsub>
 8006a54:	ec53 2b19 	vmov	r2, r3, d9
 8006a58:	f7fa f840 	bl	8000adc <__aeabi_dcmplt>
 8006a5c:	2800      	cmp	r0, #0
 8006a5e:	f040 80b6 	bne.w	8006bce <_dtoa_r+0x6e6>
 8006a62:	9b02      	ldr	r3, [sp, #8]
 8006a64:	429d      	cmp	r5, r3
 8006a66:	f43f af7c 	beq.w	8006962 <_dtoa_r+0x47a>
 8006a6a:	4b31      	ldr	r3, [pc, #196]	; (8006b30 <_dtoa_r+0x648>)
 8006a6c:	ec51 0b19 	vmov	r0, r1, d9
 8006a70:	2200      	movs	r2, #0
 8006a72:	f7f9 fdc1 	bl	80005f8 <__aeabi_dmul>
 8006a76:	4b2e      	ldr	r3, [pc, #184]	; (8006b30 <_dtoa_r+0x648>)
 8006a78:	ec41 0b19 	vmov	d9, r0, r1
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	4640      	mov	r0, r8
 8006a80:	4649      	mov	r1, r9
 8006a82:	f7f9 fdb9 	bl	80005f8 <__aeabi_dmul>
 8006a86:	4680      	mov	r8, r0
 8006a88:	4689      	mov	r9, r1
 8006a8a:	e7c5      	b.n	8006a18 <_dtoa_r+0x530>
 8006a8c:	ec51 0b17 	vmov	r0, r1, d7
 8006a90:	f7f9 fdb2 	bl	80005f8 <__aeabi_dmul>
 8006a94:	9b02      	ldr	r3, [sp, #8]
 8006a96:	9d00      	ldr	r5, [sp, #0]
 8006a98:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a9a:	ec41 0b19 	vmov	d9, r0, r1
 8006a9e:	4649      	mov	r1, r9
 8006aa0:	4640      	mov	r0, r8
 8006aa2:	f7fa f859 	bl	8000b58 <__aeabi_d2iz>
 8006aa6:	4606      	mov	r6, r0
 8006aa8:	f7f9 fd3c 	bl	8000524 <__aeabi_i2d>
 8006aac:	3630      	adds	r6, #48	; 0x30
 8006aae:	4602      	mov	r2, r0
 8006ab0:	460b      	mov	r3, r1
 8006ab2:	4640      	mov	r0, r8
 8006ab4:	4649      	mov	r1, r9
 8006ab6:	f7f9 fbe7 	bl	8000288 <__aeabi_dsub>
 8006aba:	f805 6b01 	strb.w	r6, [r5], #1
 8006abe:	9b02      	ldr	r3, [sp, #8]
 8006ac0:	429d      	cmp	r5, r3
 8006ac2:	4680      	mov	r8, r0
 8006ac4:	4689      	mov	r9, r1
 8006ac6:	f04f 0200 	mov.w	r2, #0
 8006aca:	d124      	bne.n	8006b16 <_dtoa_r+0x62e>
 8006acc:	4b1b      	ldr	r3, [pc, #108]	; (8006b3c <_dtoa_r+0x654>)
 8006ace:	ec51 0b19 	vmov	r0, r1, d9
 8006ad2:	f7f9 fbdb 	bl	800028c <__adddf3>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	460b      	mov	r3, r1
 8006ada:	4640      	mov	r0, r8
 8006adc:	4649      	mov	r1, r9
 8006ade:	f7fa f81b 	bl	8000b18 <__aeabi_dcmpgt>
 8006ae2:	2800      	cmp	r0, #0
 8006ae4:	d173      	bne.n	8006bce <_dtoa_r+0x6e6>
 8006ae6:	ec53 2b19 	vmov	r2, r3, d9
 8006aea:	4914      	ldr	r1, [pc, #80]	; (8006b3c <_dtoa_r+0x654>)
 8006aec:	2000      	movs	r0, #0
 8006aee:	f7f9 fbcb 	bl	8000288 <__aeabi_dsub>
 8006af2:	4602      	mov	r2, r0
 8006af4:	460b      	mov	r3, r1
 8006af6:	4640      	mov	r0, r8
 8006af8:	4649      	mov	r1, r9
 8006afa:	f7f9 ffef 	bl	8000adc <__aeabi_dcmplt>
 8006afe:	2800      	cmp	r0, #0
 8006b00:	f43f af2f 	beq.w	8006962 <_dtoa_r+0x47a>
 8006b04:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006b06:	1e6b      	subs	r3, r5, #1
 8006b08:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b0a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006b0e:	2b30      	cmp	r3, #48	; 0x30
 8006b10:	d0f8      	beq.n	8006b04 <_dtoa_r+0x61c>
 8006b12:	46bb      	mov	fp, r7
 8006b14:	e04a      	b.n	8006bac <_dtoa_r+0x6c4>
 8006b16:	4b06      	ldr	r3, [pc, #24]	; (8006b30 <_dtoa_r+0x648>)
 8006b18:	f7f9 fd6e 	bl	80005f8 <__aeabi_dmul>
 8006b1c:	4680      	mov	r8, r0
 8006b1e:	4689      	mov	r9, r1
 8006b20:	e7bd      	b.n	8006a9e <_dtoa_r+0x5b6>
 8006b22:	bf00      	nop
 8006b24:	08008438 	.word	0x08008438
 8006b28:	08008410 	.word	0x08008410
 8006b2c:	3ff00000 	.word	0x3ff00000
 8006b30:	40240000 	.word	0x40240000
 8006b34:	401c0000 	.word	0x401c0000
 8006b38:	40140000 	.word	0x40140000
 8006b3c:	3fe00000 	.word	0x3fe00000
 8006b40:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006b44:	9d00      	ldr	r5, [sp, #0]
 8006b46:	4642      	mov	r2, r8
 8006b48:	464b      	mov	r3, r9
 8006b4a:	4630      	mov	r0, r6
 8006b4c:	4639      	mov	r1, r7
 8006b4e:	f7f9 fe7d 	bl	800084c <__aeabi_ddiv>
 8006b52:	f7fa f801 	bl	8000b58 <__aeabi_d2iz>
 8006b56:	9001      	str	r0, [sp, #4]
 8006b58:	f7f9 fce4 	bl	8000524 <__aeabi_i2d>
 8006b5c:	4642      	mov	r2, r8
 8006b5e:	464b      	mov	r3, r9
 8006b60:	f7f9 fd4a 	bl	80005f8 <__aeabi_dmul>
 8006b64:	4602      	mov	r2, r0
 8006b66:	460b      	mov	r3, r1
 8006b68:	4630      	mov	r0, r6
 8006b6a:	4639      	mov	r1, r7
 8006b6c:	f7f9 fb8c 	bl	8000288 <__aeabi_dsub>
 8006b70:	9e01      	ldr	r6, [sp, #4]
 8006b72:	9f04      	ldr	r7, [sp, #16]
 8006b74:	3630      	adds	r6, #48	; 0x30
 8006b76:	f805 6b01 	strb.w	r6, [r5], #1
 8006b7a:	9e00      	ldr	r6, [sp, #0]
 8006b7c:	1bae      	subs	r6, r5, r6
 8006b7e:	42b7      	cmp	r7, r6
 8006b80:	4602      	mov	r2, r0
 8006b82:	460b      	mov	r3, r1
 8006b84:	d134      	bne.n	8006bf0 <_dtoa_r+0x708>
 8006b86:	f7f9 fb81 	bl	800028c <__adddf3>
 8006b8a:	4642      	mov	r2, r8
 8006b8c:	464b      	mov	r3, r9
 8006b8e:	4606      	mov	r6, r0
 8006b90:	460f      	mov	r7, r1
 8006b92:	f7f9 ffc1 	bl	8000b18 <__aeabi_dcmpgt>
 8006b96:	b9c8      	cbnz	r0, 8006bcc <_dtoa_r+0x6e4>
 8006b98:	4642      	mov	r2, r8
 8006b9a:	464b      	mov	r3, r9
 8006b9c:	4630      	mov	r0, r6
 8006b9e:	4639      	mov	r1, r7
 8006ba0:	f7f9 ff92 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ba4:	b110      	cbz	r0, 8006bac <_dtoa_r+0x6c4>
 8006ba6:	9b01      	ldr	r3, [sp, #4]
 8006ba8:	07db      	lsls	r3, r3, #31
 8006baa:	d40f      	bmi.n	8006bcc <_dtoa_r+0x6e4>
 8006bac:	4651      	mov	r1, sl
 8006bae:	4620      	mov	r0, r4
 8006bb0:	f000 fbcc 	bl	800734c <_Bfree>
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006bb8:	702b      	strb	r3, [r5, #0]
 8006bba:	f10b 0301 	add.w	r3, fp, #1
 8006bbe:	6013      	str	r3, [r2, #0]
 8006bc0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	f43f ace2 	beq.w	800658c <_dtoa_r+0xa4>
 8006bc8:	601d      	str	r5, [r3, #0]
 8006bca:	e4df      	b.n	800658c <_dtoa_r+0xa4>
 8006bcc:	465f      	mov	r7, fp
 8006bce:	462b      	mov	r3, r5
 8006bd0:	461d      	mov	r5, r3
 8006bd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006bd6:	2a39      	cmp	r2, #57	; 0x39
 8006bd8:	d106      	bne.n	8006be8 <_dtoa_r+0x700>
 8006bda:	9a00      	ldr	r2, [sp, #0]
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d1f7      	bne.n	8006bd0 <_dtoa_r+0x6e8>
 8006be0:	9900      	ldr	r1, [sp, #0]
 8006be2:	2230      	movs	r2, #48	; 0x30
 8006be4:	3701      	adds	r7, #1
 8006be6:	700a      	strb	r2, [r1, #0]
 8006be8:	781a      	ldrb	r2, [r3, #0]
 8006bea:	3201      	adds	r2, #1
 8006bec:	701a      	strb	r2, [r3, #0]
 8006bee:	e790      	b.n	8006b12 <_dtoa_r+0x62a>
 8006bf0:	4ba3      	ldr	r3, [pc, #652]	; (8006e80 <_dtoa_r+0x998>)
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f7f9 fd00 	bl	80005f8 <__aeabi_dmul>
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	4606      	mov	r6, r0
 8006bfe:	460f      	mov	r7, r1
 8006c00:	f7f9 ff62 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c04:	2800      	cmp	r0, #0
 8006c06:	d09e      	beq.n	8006b46 <_dtoa_r+0x65e>
 8006c08:	e7d0      	b.n	8006bac <_dtoa_r+0x6c4>
 8006c0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c0c:	2a00      	cmp	r2, #0
 8006c0e:	f000 80ca 	beq.w	8006da6 <_dtoa_r+0x8be>
 8006c12:	9a07      	ldr	r2, [sp, #28]
 8006c14:	2a01      	cmp	r2, #1
 8006c16:	f300 80ad 	bgt.w	8006d74 <_dtoa_r+0x88c>
 8006c1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006c1c:	2a00      	cmp	r2, #0
 8006c1e:	f000 80a5 	beq.w	8006d6c <_dtoa_r+0x884>
 8006c22:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006c26:	9e08      	ldr	r6, [sp, #32]
 8006c28:	9d05      	ldr	r5, [sp, #20]
 8006c2a:	9a05      	ldr	r2, [sp, #20]
 8006c2c:	441a      	add	r2, r3
 8006c2e:	9205      	str	r2, [sp, #20]
 8006c30:	9a06      	ldr	r2, [sp, #24]
 8006c32:	2101      	movs	r1, #1
 8006c34:	441a      	add	r2, r3
 8006c36:	4620      	mov	r0, r4
 8006c38:	9206      	str	r2, [sp, #24]
 8006c3a:	f000 fc3d 	bl	80074b8 <__i2b>
 8006c3e:	4607      	mov	r7, r0
 8006c40:	b165      	cbz	r5, 8006c5c <_dtoa_r+0x774>
 8006c42:	9b06      	ldr	r3, [sp, #24]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	dd09      	ble.n	8006c5c <_dtoa_r+0x774>
 8006c48:	42ab      	cmp	r3, r5
 8006c4a:	9a05      	ldr	r2, [sp, #20]
 8006c4c:	bfa8      	it	ge
 8006c4e:	462b      	movge	r3, r5
 8006c50:	1ad2      	subs	r2, r2, r3
 8006c52:	9205      	str	r2, [sp, #20]
 8006c54:	9a06      	ldr	r2, [sp, #24]
 8006c56:	1aed      	subs	r5, r5, r3
 8006c58:	1ad3      	subs	r3, r2, r3
 8006c5a:	9306      	str	r3, [sp, #24]
 8006c5c:	9b08      	ldr	r3, [sp, #32]
 8006c5e:	b1f3      	cbz	r3, 8006c9e <_dtoa_r+0x7b6>
 8006c60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	f000 80a3 	beq.w	8006dae <_dtoa_r+0x8c6>
 8006c68:	2e00      	cmp	r6, #0
 8006c6a:	dd10      	ble.n	8006c8e <_dtoa_r+0x7a6>
 8006c6c:	4639      	mov	r1, r7
 8006c6e:	4632      	mov	r2, r6
 8006c70:	4620      	mov	r0, r4
 8006c72:	f000 fce1 	bl	8007638 <__pow5mult>
 8006c76:	4652      	mov	r2, sl
 8006c78:	4601      	mov	r1, r0
 8006c7a:	4607      	mov	r7, r0
 8006c7c:	4620      	mov	r0, r4
 8006c7e:	f000 fc31 	bl	80074e4 <__multiply>
 8006c82:	4651      	mov	r1, sl
 8006c84:	4680      	mov	r8, r0
 8006c86:	4620      	mov	r0, r4
 8006c88:	f000 fb60 	bl	800734c <_Bfree>
 8006c8c:	46c2      	mov	sl, r8
 8006c8e:	9b08      	ldr	r3, [sp, #32]
 8006c90:	1b9a      	subs	r2, r3, r6
 8006c92:	d004      	beq.n	8006c9e <_dtoa_r+0x7b6>
 8006c94:	4651      	mov	r1, sl
 8006c96:	4620      	mov	r0, r4
 8006c98:	f000 fcce 	bl	8007638 <__pow5mult>
 8006c9c:	4682      	mov	sl, r0
 8006c9e:	2101      	movs	r1, #1
 8006ca0:	4620      	mov	r0, r4
 8006ca2:	f000 fc09 	bl	80074b8 <__i2b>
 8006ca6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	4606      	mov	r6, r0
 8006cac:	f340 8081 	ble.w	8006db2 <_dtoa_r+0x8ca>
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	4601      	mov	r1, r0
 8006cb4:	4620      	mov	r0, r4
 8006cb6:	f000 fcbf 	bl	8007638 <__pow5mult>
 8006cba:	9b07      	ldr	r3, [sp, #28]
 8006cbc:	2b01      	cmp	r3, #1
 8006cbe:	4606      	mov	r6, r0
 8006cc0:	dd7a      	ble.n	8006db8 <_dtoa_r+0x8d0>
 8006cc2:	f04f 0800 	mov.w	r8, #0
 8006cc6:	6933      	ldr	r3, [r6, #16]
 8006cc8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006ccc:	6918      	ldr	r0, [r3, #16]
 8006cce:	f000 fba5 	bl	800741c <__hi0bits>
 8006cd2:	f1c0 0020 	rsb	r0, r0, #32
 8006cd6:	9b06      	ldr	r3, [sp, #24]
 8006cd8:	4418      	add	r0, r3
 8006cda:	f010 001f 	ands.w	r0, r0, #31
 8006cde:	f000 8094 	beq.w	8006e0a <_dtoa_r+0x922>
 8006ce2:	f1c0 0320 	rsb	r3, r0, #32
 8006ce6:	2b04      	cmp	r3, #4
 8006ce8:	f340 8085 	ble.w	8006df6 <_dtoa_r+0x90e>
 8006cec:	9b05      	ldr	r3, [sp, #20]
 8006cee:	f1c0 001c 	rsb	r0, r0, #28
 8006cf2:	4403      	add	r3, r0
 8006cf4:	9305      	str	r3, [sp, #20]
 8006cf6:	9b06      	ldr	r3, [sp, #24]
 8006cf8:	4403      	add	r3, r0
 8006cfa:	4405      	add	r5, r0
 8006cfc:	9306      	str	r3, [sp, #24]
 8006cfe:	9b05      	ldr	r3, [sp, #20]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	dd05      	ble.n	8006d10 <_dtoa_r+0x828>
 8006d04:	4651      	mov	r1, sl
 8006d06:	461a      	mov	r2, r3
 8006d08:	4620      	mov	r0, r4
 8006d0a:	f000 fcef 	bl	80076ec <__lshift>
 8006d0e:	4682      	mov	sl, r0
 8006d10:	9b06      	ldr	r3, [sp, #24]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	dd05      	ble.n	8006d22 <_dtoa_r+0x83a>
 8006d16:	4631      	mov	r1, r6
 8006d18:	461a      	mov	r2, r3
 8006d1a:	4620      	mov	r0, r4
 8006d1c:	f000 fce6 	bl	80076ec <__lshift>
 8006d20:	4606      	mov	r6, r0
 8006d22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d072      	beq.n	8006e0e <_dtoa_r+0x926>
 8006d28:	4631      	mov	r1, r6
 8006d2a:	4650      	mov	r0, sl
 8006d2c:	f000 fd4a 	bl	80077c4 <__mcmp>
 8006d30:	2800      	cmp	r0, #0
 8006d32:	da6c      	bge.n	8006e0e <_dtoa_r+0x926>
 8006d34:	2300      	movs	r3, #0
 8006d36:	4651      	mov	r1, sl
 8006d38:	220a      	movs	r2, #10
 8006d3a:	4620      	mov	r0, r4
 8006d3c:	f000 fb28 	bl	8007390 <__multadd>
 8006d40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d42:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006d46:	4682      	mov	sl, r0
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	f000 81b0 	beq.w	80070ae <_dtoa_r+0xbc6>
 8006d4e:	2300      	movs	r3, #0
 8006d50:	4639      	mov	r1, r7
 8006d52:	220a      	movs	r2, #10
 8006d54:	4620      	mov	r0, r4
 8006d56:	f000 fb1b 	bl	8007390 <__multadd>
 8006d5a:	9b01      	ldr	r3, [sp, #4]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	4607      	mov	r7, r0
 8006d60:	f300 8096 	bgt.w	8006e90 <_dtoa_r+0x9a8>
 8006d64:	9b07      	ldr	r3, [sp, #28]
 8006d66:	2b02      	cmp	r3, #2
 8006d68:	dc59      	bgt.n	8006e1e <_dtoa_r+0x936>
 8006d6a:	e091      	b.n	8006e90 <_dtoa_r+0x9a8>
 8006d6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006d6e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006d72:	e758      	b.n	8006c26 <_dtoa_r+0x73e>
 8006d74:	9b04      	ldr	r3, [sp, #16]
 8006d76:	1e5e      	subs	r6, r3, #1
 8006d78:	9b08      	ldr	r3, [sp, #32]
 8006d7a:	42b3      	cmp	r3, r6
 8006d7c:	bfbf      	itttt	lt
 8006d7e:	9b08      	ldrlt	r3, [sp, #32]
 8006d80:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006d82:	9608      	strlt	r6, [sp, #32]
 8006d84:	1af3      	sublt	r3, r6, r3
 8006d86:	bfb4      	ite	lt
 8006d88:	18d2      	addlt	r2, r2, r3
 8006d8a:	1b9e      	subge	r6, r3, r6
 8006d8c:	9b04      	ldr	r3, [sp, #16]
 8006d8e:	bfbc      	itt	lt
 8006d90:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006d92:	2600      	movlt	r6, #0
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	bfb7      	itett	lt
 8006d98:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006d9c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006da0:	1a9d      	sublt	r5, r3, r2
 8006da2:	2300      	movlt	r3, #0
 8006da4:	e741      	b.n	8006c2a <_dtoa_r+0x742>
 8006da6:	9e08      	ldr	r6, [sp, #32]
 8006da8:	9d05      	ldr	r5, [sp, #20]
 8006daa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006dac:	e748      	b.n	8006c40 <_dtoa_r+0x758>
 8006dae:	9a08      	ldr	r2, [sp, #32]
 8006db0:	e770      	b.n	8006c94 <_dtoa_r+0x7ac>
 8006db2:	9b07      	ldr	r3, [sp, #28]
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	dc19      	bgt.n	8006dec <_dtoa_r+0x904>
 8006db8:	9b02      	ldr	r3, [sp, #8]
 8006dba:	b9bb      	cbnz	r3, 8006dec <_dtoa_r+0x904>
 8006dbc:	9b03      	ldr	r3, [sp, #12]
 8006dbe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006dc2:	b99b      	cbnz	r3, 8006dec <_dtoa_r+0x904>
 8006dc4:	9b03      	ldr	r3, [sp, #12]
 8006dc6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006dca:	0d1b      	lsrs	r3, r3, #20
 8006dcc:	051b      	lsls	r3, r3, #20
 8006dce:	b183      	cbz	r3, 8006df2 <_dtoa_r+0x90a>
 8006dd0:	9b05      	ldr	r3, [sp, #20]
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	9305      	str	r3, [sp, #20]
 8006dd6:	9b06      	ldr	r3, [sp, #24]
 8006dd8:	3301      	adds	r3, #1
 8006dda:	9306      	str	r3, [sp, #24]
 8006ddc:	f04f 0801 	mov.w	r8, #1
 8006de0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	f47f af6f 	bne.w	8006cc6 <_dtoa_r+0x7de>
 8006de8:	2001      	movs	r0, #1
 8006dea:	e774      	b.n	8006cd6 <_dtoa_r+0x7ee>
 8006dec:	f04f 0800 	mov.w	r8, #0
 8006df0:	e7f6      	b.n	8006de0 <_dtoa_r+0x8f8>
 8006df2:	4698      	mov	r8, r3
 8006df4:	e7f4      	b.n	8006de0 <_dtoa_r+0x8f8>
 8006df6:	d082      	beq.n	8006cfe <_dtoa_r+0x816>
 8006df8:	9a05      	ldr	r2, [sp, #20]
 8006dfa:	331c      	adds	r3, #28
 8006dfc:	441a      	add	r2, r3
 8006dfe:	9205      	str	r2, [sp, #20]
 8006e00:	9a06      	ldr	r2, [sp, #24]
 8006e02:	441a      	add	r2, r3
 8006e04:	441d      	add	r5, r3
 8006e06:	9206      	str	r2, [sp, #24]
 8006e08:	e779      	b.n	8006cfe <_dtoa_r+0x816>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	e7f4      	b.n	8006df8 <_dtoa_r+0x910>
 8006e0e:	9b04      	ldr	r3, [sp, #16]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	dc37      	bgt.n	8006e84 <_dtoa_r+0x99c>
 8006e14:	9b07      	ldr	r3, [sp, #28]
 8006e16:	2b02      	cmp	r3, #2
 8006e18:	dd34      	ble.n	8006e84 <_dtoa_r+0x99c>
 8006e1a:	9b04      	ldr	r3, [sp, #16]
 8006e1c:	9301      	str	r3, [sp, #4]
 8006e1e:	9b01      	ldr	r3, [sp, #4]
 8006e20:	b963      	cbnz	r3, 8006e3c <_dtoa_r+0x954>
 8006e22:	4631      	mov	r1, r6
 8006e24:	2205      	movs	r2, #5
 8006e26:	4620      	mov	r0, r4
 8006e28:	f000 fab2 	bl	8007390 <__multadd>
 8006e2c:	4601      	mov	r1, r0
 8006e2e:	4606      	mov	r6, r0
 8006e30:	4650      	mov	r0, sl
 8006e32:	f000 fcc7 	bl	80077c4 <__mcmp>
 8006e36:	2800      	cmp	r0, #0
 8006e38:	f73f adbb 	bgt.w	80069b2 <_dtoa_r+0x4ca>
 8006e3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e3e:	9d00      	ldr	r5, [sp, #0]
 8006e40:	ea6f 0b03 	mvn.w	fp, r3
 8006e44:	f04f 0800 	mov.w	r8, #0
 8006e48:	4631      	mov	r1, r6
 8006e4a:	4620      	mov	r0, r4
 8006e4c:	f000 fa7e 	bl	800734c <_Bfree>
 8006e50:	2f00      	cmp	r7, #0
 8006e52:	f43f aeab 	beq.w	8006bac <_dtoa_r+0x6c4>
 8006e56:	f1b8 0f00 	cmp.w	r8, #0
 8006e5a:	d005      	beq.n	8006e68 <_dtoa_r+0x980>
 8006e5c:	45b8      	cmp	r8, r7
 8006e5e:	d003      	beq.n	8006e68 <_dtoa_r+0x980>
 8006e60:	4641      	mov	r1, r8
 8006e62:	4620      	mov	r0, r4
 8006e64:	f000 fa72 	bl	800734c <_Bfree>
 8006e68:	4639      	mov	r1, r7
 8006e6a:	4620      	mov	r0, r4
 8006e6c:	f000 fa6e 	bl	800734c <_Bfree>
 8006e70:	e69c      	b.n	8006bac <_dtoa_r+0x6c4>
 8006e72:	2600      	movs	r6, #0
 8006e74:	4637      	mov	r7, r6
 8006e76:	e7e1      	b.n	8006e3c <_dtoa_r+0x954>
 8006e78:	46bb      	mov	fp, r7
 8006e7a:	4637      	mov	r7, r6
 8006e7c:	e599      	b.n	80069b2 <_dtoa_r+0x4ca>
 8006e7e:	bf00      	nop
 8006e80:	40240000 	.word	0x40240000
 8006e84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	f000 80c8 	beq.w	800701c <_dtoa_r+0xb34>
 8006e8c:	9b04      	ldr	r3, [sp, #16]
 8006e8e:	9301      	str	r3, [sp, #4]
 8006e90:	2d00      	cmp	r5, #0
 8006e92:	dd05      	ble.n	8006ea0 <_dtoa_r+0x9b8>
 8006e94:	4639      	mov	r1, r7
 8006e96:	462a      	mov	r2, r5
 8006e98:	4620      	mov	r0, r4
 8006e9a:	f000 fc27 	bl	80076ec <__lshift>
 8006e9e:	4607      	mov	r7, r0
 8006ea0:	f1b8 0f00 	cmp.w	r8, #0
 8006ea4:	d05b      	beq.n	8006f5e <_dtoa_r+0xa76>
 8006ea6:	6879      	ldr	r1, [r7, #4]
 8006ea8:	4620      	mov	r0, r4
 8006eaa:	f000 fa0f 	bl	80072cc <_Balloc>
 8006eae:	4605      	mov	r5, r0
 8006eb0:	b928      	cbnz	r0, 8006ebe <_dtoa_r+0x9d6>
 8006eb2:	4b83      	ldr	r3, [pc, #524]	; (80070c0 <_dtoa_r+0xbd8>)
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006eba:	f7ff bb2e 	b.w	800651a <_dtoa_r+0x32>
 8006ebe:	693a      	ldr	r2, [r7, #16]
 8006ec0:	3202      	adds	r2, #2
 8006ec2:	0092      	lsls	r2, r2, #2
 8006ec4:	f107 010c 	add.w	r1, r7, #12
 8006ec8:	300c      	adds	r0, #12
 8006eca:	f000 fe39 	bl	8007b40 <memcpy>
 8006ece:	2201      	movs	r2, #1
 8006ed0:	4629      	mov	r1, r5
 8006ed2:	4620      	mov	r0, r4
 8006ed4:	f000 fc0a 	bl	80076ec <__lshift>
 8006ed8:	9b00      	ldr	r3, [sp, #0]
 8006eda:	3301      	adds	r3, #1
 8006edc:	9304      	str	r3, [sp, #16]
 8006ede:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ee2:	4413      	add	r3, r2
 8006ee4:	9308      	str	r3, [sp, #32]
 8006ee6:	9b02      	ldr	r3, [sp, #8]
 8006ee8:	f003 0301 	and.w	r3, r3, #1
 8006eec:	46b8      	mov	r8, r7
 8006eee:	9306      	str	r3, [sp, #24]
 8006ef0:	4607      	mov	r7, r0
 8006ef2:	9b04      	ldr	r3, [sp, #16]
 8006ef4:	4631      	mov	r1, r6
 8006ef6:	3b01      	subs	r3, #1
 8006ef8:	4650      	mov	r0, sl
 8006efa:	9301      	str	r3, [sp, #4]
 8006efc:	f7ff fa69 	bl	80063d2 <quorem>
 8006f00:	4641      	mov	r1, r8
 8006f02:	9002      	str	r0, [sp, #8]
 8006f04:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006f08:	4650      	mov	r0, sl
 8006f0a:	f000 fc5b 	bl	80077c4 <__mcmp>
 8006f0e:	463a      	mov	r2, r7
 8006f10:	9005      	str	r0, [sp, #20]
 8006f12:	4631      	mov	r1, r6
 8006f14:	4620      	mov	r0, r4
 8006f16:	f000 fc71 	bl	80077fc <__mdiff>
 8006f1a:	68c2      	ldr	r2, [r0, #12]
 8006f1c:	4605      	mov	r5, r0
 8006f1e:	bb02      	cbnz	r2, 8006f62 <_dtoa_r+0xa7a>
 8006f20:	4601      	mov	r1, r0
 8006f22:	4650      	mov	r0, sl
 8006f24:	f000 fc4e 	bl	80077c4 <__mcmp>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	4629      	mov	r1, r5
 8006f2c:	4620      	mov	r0, r4
 8006f2e:	9209      	str	r2, [sp, #36]	; 0x24
 8006f30:	f000 fa0c 	bl	800734c <_Bfree>
 8006f34:	9b07      	ldr	r3, [sp, #28]
 8006f36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f38:	9d04      	ldr	r5, [sp, #16]
 8006f3a:	ea43 0102 	orr.w	r1, r3, r2
 8006f3e:	9b06      	ldr	r3, [sp, #24]
 8006f40:	4319      	orrs	r1, r3
 8006f42:	d110      	bne.n	8006f66 <_dtoa_r+0xa7e>
 8006f44:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006f48:	d029      	beq.n	8006f9e <_dtoa_r+0xab6>
 8006f4a:	9b05      	ldr	r3, [sp, #20]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	dd02      	ble.n	8006f56 <_dtoa_r+0xa6e>
 8006f50:	9b02      	ldr	r3, [sp, #8]
 8006f52:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006f56:	9b01      	ldr	r3, [sp, #4]
 8006f58:	f883 9000 	strb.w	r9, [r3]
 8006f5c:	e774      	b.n	8006e48 <_dtoa_r+0x960>
 8006f5e:	4638      	mov	r0, r7
 8006f60:	e7ba      	b.n	8006ed8 <_dtoa_r+0x9f0>
 8006f62:	2201      	movs	r2, #1
 8006f64:	e7e1      	b.n	8006f2a <_dtoa_r+0xa42>
 8006f66:	9b05      	ldr	r3, [sp, #20]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	db04      	blt.n	8006f76 <_dtoa_r+0xa8e>
 8006f6c:	9907      	ldr	r1, [sp, #28]
 8006f6e:	430b      	orrs	r3, r1
 8006f70:	9906      	ldr	r1, [sp, #24]
 8006f72:	430b      	orrs	r3, r1
 8006f74:	d120      	bne.n	8006fb8 <_dtoa_r+0xad0>
 8006f76:	2a00      	cmp	r2, #0
 8006f78:	dded      	ble.n	8006f56 <_dtoa_r+0xa6e>
 8006f7a:	4651      	mov	r1, sl
 8006f7c:	2201      	movs	r2, #1
 8006f7e:	4620      	mov	r0, r4
 8006f80:	f000 fbb4 	bl	80076ec <__lshift>
 8006f84:	4631      	mov	r1, r6
 8006f86:	4682      	mov	sl, r0
 8006f88:	f000 fc1c 	bl	80077c4 <__mcmp>
 8006f8c:	2800      	cmp	r0, #0
 8006f8e:	dc03      	bgt.n	8006f98 <_dtoa_r+0xab0>
 8006f90:	d1e1      	bne.n	8006f56 <_dtoa_r+0xa6e>
 8006f92:	f019 0f01 	tst.w	r9, #1
 8006f96:	d0de      	beq.n	8006f56 <_dtoa_r+0xa6e>
 8006f98:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006f9c:	d1d8      	bne.n	8006f50 <_dtoa_r+0xa68>
 8006f9e:	9a01      	ldr	r2, [sp, #4]
 8006fa0:	2339      	movs	r3, #57	; 0x39
 8006fa2:	7013      	strb	r3, [r2, #0]
 8006fa4:	462b      	mov	r3, r5
 8006fa6:	461d      	mov	r5, r3
 8006fa8:	3b01      	subs	r3, #1
 8006faa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006fae:	2a39      	cmp	r2, #57	; 0x39
 8006fb0:	d06c      	beq.n	800708c <_dtoa_r+0xba4>
 8006fb2:	3201      	adds	r2, #1
 8006fb4:	701a      	strb	r2, [r3, #0]
 8006fb6:	e747      	b.n	8006e48 <_dtoa_r+0x960>
 8006fb8:	2a00      	cmp	r2, #0
 8006fba:	dd07      	ble.n	8006fcc <_dtoa_r+0xae4>
 8006fbc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006fc0:	d0ed      	beq.n	8006f9e <_dtoa_r+0xab6>
 8006fc2:	9a01      	ldr	r2, [sp, #4]
 8006fc4:	f109 0301 	add.w	r3, r9, #1
 8006fc8:	7013      	strb	r3, [r2, #0]
 8006fca:	e73d      	b.n	8006e48 <_dtoa_r+0x960>
 8006fcc:	9b04      	ldr	r3, [sp, #16]
 8006fce:	9a08      	ldr	r2, [sp, #32]
 8006fd0:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d043      	beq.n	8007060 <_dtoa_r+0xb78>
 8006fd8:	4651      	mov	r1, sl
 8006fda:	2300      	movs	r3, #0
 8006fdc:	220a      	movs	r2, #10
 8006fde:	4620      	mov	r0, r4
 8006fe0:	f000 f9d6 	bl	8007390 <__multadd>
 8006fe4:	45b8      	cmp	r8, r7
 8006fe6:	4682      	mov	sl, r0
 8006fe8:	f04f 0300 	mov.w	r3, #0
 8006fec:	f04f 020a 	mov.w	r2, #10
 8006ff0:	4641      	mov	r1, r8
 8006ff2:	4620      	mov	r0, r4
 8006ff4:	d107      	bne.n	8007006 <_dtoa_r+0xb1e>
 8006ff6:	f000 f9cb 	bl	8007390 <__multadd>
 8006ffa:	4680      	mov	r8, r0
 8006ffc:	4607      	mov	r7, r0
 8006ffe:	9b04      	ldr	r3, [sp, #16]
 8007000:	3301      	adds	r3, #1
 8007002:	9304      	str	r3, [sp, #16]
 8007004:	e775      	b.n	8006ef2 <_dtoa_r+0xa0a>
 8007006:	f000 f9c3 	bl	8007390 <__multadd>
 800700a:	4639      	mov	r1, r7
 800700c:	4680      	mov	r8, r0
 800700e:	2300      	movs	r3, #0
 8007010:	220a      	movs	r2, #10
 8007012:	4620      	mov	r0, r4
 8007014:	f000 f9bc 	bl	8007390 <__multadd>
 8007018:	4607      	mov	r7, r0
 800701a:	e7f0      	b.n	8006ffe <_dtoa_r+0xb16>
 800701c:	9b04      	ldr	r3, [sp, #16]
 800701e:	9301      	str	r3, [sp, #4]
 8007020:	9d00      	ldr	r5, [sp, #0]
 8007022:	4631      	mov	r1, r6
 8007024:	4650      	mov	r0, sl
 8007026:	f7ff f9d4 	bl	80063d2 <quorem>
 800702a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800702e:	9b00      	ldr	r3, [sp, #0]
 8007030:	f805 9b01 	strb.w	r9, [r5], #1
 8007034:	1aea      	subs	r2, r5, r3
 8007036:	9b01      	ldr	r3, [sp, #4]
 8007038:	4293      	cmp	r3, r2
 800703a:	dd07      	ble.n	800704c <_dtoa_r+0xb64>
 800703c:	4651      	mov	r1, sl
 800703e:	2300      	movs	r3, #0
 8007040:	220a      	movs	r2, #10
 8007042:	4620      	mov	r0, r4
 8007044:	f000 f9a4 	bl	8007390 <__multadd>
 8007048:	4682      	mov	sl, r0
 800704a:	e7ea      	b.n	8007022 <_dtoa_r+0xb3a>
 800704c:	9b01      	ldr	r3, [sp, #4]
 800704e:	2b00      	cmp	r3, #0
 8007050:	bfc8      	it	gt
 8007052:	461d      	movgt	r5, r3
 8007054:	9b00      	ldr	r3, [sp, #0]
 8007056:	bfd8      	it	le
 8007058:	2501      	movle	r5, #1
 800705a:	441d      	add	r5, r3
 800705c:	f04f 0800 	mov.w	r8, #0
 8007060:	4651      	mov	r1, sl
 8007062:	2201      	movs	r2, #1
 8007064:	4620      	mov	r0, r4
 8007066:	f000 fb41 	bl	80076ec <__lshift>
 800706a:	4631      	mov	r1, r6
 800706c:	4682      	mov	sl, r0
 800706e:	f000 fba9 	bl	80077c4 <__mcmp>
 8007072:	2800      	cmp	r0, #0
 8007074:	dc96      	bgt.n	8006fa4 <_dtoa_r+0xabc>
 8007076:	d102      	bne.n	800707e <_dtoa_r+0xb96>
 8007078:	f019 0f01 	tst.w	r9, #1
 800707c:	d192      	bne.n	8006fa4 <_dtoa_r+0xabc>
 800707e:	462b      	mov	r3, r5
 8007080:	461d      	mov	r5, r3
 8007082:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007086:	2a30      	cmp	r2, #48	; 0x30
 8007088:	d0fa      	beq.n	8007080 <_dtoa_r+0xb98>
 800708a:	e6dd      	b.n	8006e48 <_dtoa_r+0x960>
 800708c:	9a00      	ldr	r2, [sp, #0]
 800708e:	429a      	cmp	r2, r3
 8007090:	d189      	bne.n	8006fa6 <_dtoa_r+0xabe>
 8007092:	f10b 0b01 	add.w	fp, fp, #1
 8007096:	2331      	movs	r3, #49	; 0x31
 8007098:	e796      	b.n	8006fc8 <_dtoa_r+0xae0>
 800709a:	4b0a      	ldr	r3, [pc, #40]	; (80070c4 <_dtoa_r+0xbdc>)
 800709c:	f7ff ba99 	b.w	80065d2 <_dtoa_r+0xea>
 80070a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	f47f aa6d 	bne.w	8006582 <_dtoa_r+0x9a>
 80070a8:	4b07      	ldr	r3, [pc, #28]	; (80070c8 <_dtoa_r+0xbe0>)
 80070aa:	f7ff ba92 	b.w	80065d2 <_dtoa_r+0xea>
 80070ae:	9b01      	ldr	r3, [sp, #4]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	dcb5      	bgt.n	8007020 <_dtoa_r+0xb38>
 80070b4:	9b07      	ldr	r3, [sp, #28]
 80070b6:	2b02      	cmp	r3, #2
 80070b8:	f73f aeb1 	bgt.w	8006e1e <_dtoa_r+0x936>
 80070bc:	e7b0      	b.n	8007020 <_dtoa_r+0xb38>
 80070be:	bf00      	nop
 80070c0:	080083a4 	.word	0x080083a4
 80070c4:	08008304 	.word	0x08008304
 80070c8:	08008328 	.word	0x08008328

080070cc <_free_r>:
 80070cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80070ce:	2900      	cmp	r1, #0
 80070d0:	d044      	beq.n	800715c <_free_r+0x90>
 80070d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070d6:	9001      	str	r0, [sp, #4]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	f1a1 0404 	sub.w	r4, r1, #4
 80070de:	bfb8      	it	lt
 80070e0:	18e4      	addlt	r4, r4, r3
 80070e2:	f000 f8e7 	bl	80072b4 <__malloc_lock>
 80070e6:	4a1e      	ldr	r2, [pc, #120]	; (8007160 <_free_r+0x94>)
 80070e8:	9801      	ldr	r0, [sp, #4]
 80070ea:	6813      	ldr	r3, [r2, #0]
 80070ec:	b933      	cbnz	r3, 80070fc <_free_r+0x30>
 80070ee:	6063      	str	r3, [r4, #4]
 80070f0:	6014      	str	r4, [r2, #0]
 80070f2:	b003      	add	sp, #12
 80070f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80070f8:	f000 b8e2 	b.w	80072c0 <__malloc_unlock>
 80070fc:	42a3      	cmp	r3, r4
 80070fe:	d908      	bls.n	8007112 <_free_r+0x46>
 8007100:	6825      	ldr	r5, [r4, #0]
 8007102:	1961      	adds	r1, r4, r5
 8007104:	428b      	cmp	r3, r1
 8007106:	bf01      	itttt	eq
 8007108:	6819      	ldreq	r1, [r3, #0]
 800710a:	685b      	ldreq	r3, [r3, #4]
 800710c:	1949      	addeq	r1, r1, r5
 800710e:	6021      	streq	r1, [r4, #0]
 8007110:	e7ed      	b.n	80070ee <_free_r+0x22>
 8007112:	461a      	mov	r2, r3
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	b10b      	cbz	r3, 800711c <_free_r+0x50>
 8007118:	42a3      	cmp	r3, r4
 800711a:	d9fa      	bls.n	8007112 <_free_r+0x46>
 800711c:	6811      	ldr	r1, [r2, #0]
 800711e:	1855      	adds	r5, r2, r1
 8007120:	42a5      	cmp	r5, r4
 8007122:	d10b      	bne.n	800713c <_free_r+0x70>
 8007124:	6824      	ldr	r4, [r4, #0]
 8007126:	4421      	add	r1, r4
 8007128:	1854      	adds	r4, r2, r1
 800712a:	42a3      	cmp	r3, r4
 800712c:	6011      	str	r1, [r2, #0]
 800712e:	d1e0      	bne.n	80070f2 <_free_r+0x26>
 8007130:	681c      	ldr	r4, [r3, #0]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	6053      	str	r3, [r2, #4]
 8007136:	440c      	add	r4, r1
 8007138:	6014      	str	r4, [r2, #0]
 800713a:	e7da      	b.n	80070f2 <_free_r+0x26>
 800713c:	d902      	bls.n	8007144 <_free_r+0x78>
 800713e:	230c      	movs	r3, #12
 8007140:	6003      	str	r3, [r0, #0]
 8007142:	e7d6      	b.n	80070f2 <_free_r+0x26>
 8007144:	6825      	ldr	r5, [r4, #0]
 8007146:	1961      	adds	r1, r4, r5
 8007148:	428b      	cmp	r3, r1
 800714a:	bf04      	itt	eq
 800714c:	6819      	ldreq	r1, [r3, #0]
 800714e:	685b      	ldreq	r3, [r3, #4]
 8007150:	6063      	str	r3, [r4, #4]
 8007152:	bf04      	itt	eq
 8007154:	1949      	addeq	r1, r1, r5
 8007156:	6021      	streq	r1, [r4, #0]
 8007158:	6054      	str	r4, [r2, #4]
 800715a:	e7ca      	b.n	80070f2 <_free_r+0x26>
 800715c:	b003      	add	sp, #12
 800715e:	bd30      	pop	{r4, r5, pc}
 8007160:	200004b0 	.word	0x200004b0

08007164 <malloc>:
 8007164:	4b02      	ldr	r3, [pc, #8]	; (8007170 <malloc+0xc>)
 8007166:	4601      	mov	r1, r0
 8007168:	6818      	ldr	r0, [r3, #0]
 800716a:	f000 b823 	b.w	80071b4 <_malloc_r>
 800716e:	bf00      	nop
 8007170:	20000064 	.word	0x20000064

08007174 <sbrk_aligned>:
 8007174:	b570      	push	{r4, r5, r6, lr}
 8007176:	4e0e      	ldr	r6, [pc, #56]	; (80071b0 <sbrk_aligned+0x3c>)
 8007178:	460c      	mov	r4, r1
 800717a:	6831      	ldr	r1, [r6, #0]
 800717c:	4605      	mov	r5, r0
 800717e:	b911      	cbnz	r1, 8007186 <sbrk_aligned+0x12>
 8007180:	f000 fcce 	bl	8007b20 <_sbrk_r>
 8007184:	6030      	str	r0, [r6, #0]
 8007186:	4621      	mov	r1, r4
 8007188:	4628      	mov	r0, r5
 800718a:	f000 fcc9 	bl	8007b20 <_sbrk_r>
 800718e:	1c43      	adds	r3, r0, #1
 8007190:	d00a      	beq.n	80071a8 <sbrk_aligned+0x34>
 8007192:	1cc4      	adds	r4, r0, #3
 8007194:	f024 0403 	bic.w	r4, r4, #3
 8007198:	42a0      	cmp	r0, r4
 800719a:	d007      	beq.n	80071ac <sbrk_aligned+0x38>
 800719c:	1a21      	subs	r1, r4, r0
 800719e:	4628      	mov	r0, r5
 80071a0:	f000 fcbe 	bl	8007b20 <_sbrk_r>
 80071a4:	3001      	adds	r0, #1
 80071a6:	d101      	bne.n	80071ac <sbrk_aligned+0x38>
 80071a8:	f04f 34ff 	mov.w	r4, #4294967295
 80071ac:	4620      	mov	r0, r4
 80071ae:	bd70      	pop	{r4, r5, r6, pc}
 80071b0:	200004b4 	.word	0x200004b4

080071b4 <_malloc_r>:
 80071b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071b8:	1ccd      	adds	r5, r1, #3
 80071ba:	f025 0503 	bic.w	r5, r5, #3
 80071be:	3508      	adds	r5, #8
 80071c0:	2d0c      	cmp	r5, #12
 80071c2:	bf38      	it	cc
 80071c4:	250c      	movcc	r5, #12
 80071c6:	2d00      	cmp	r5, #0
 80071c8:	4607      	mov	r7, r0
 80071ca:	db01      	blt.n	80071d0 <_malloc_r+0x1c>
 80071cc:	42a9      	cmp	r1, r5
 80071ce:	d905      	bls.n	80071dc <_malloc_r+0x28>
 80071d0:	230c      	movs	r3, #12
 80071d2:	603b      	str	r3, [r7, #0]
 80071d4:	2600      	movs	r6, #0
 80071d6:	4630      	mov	r0, r6
 80071d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071dc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80072b0 <_malloc_r+0xfc>
 80071e0:	f000 f868 	bl	80072b4 <__malloc_lock>
 80071e4:	f8d8 3000 	ldr.w	r3, [r8]
 80071e8:	461c      	mov	r4, r3
 80071ea:	bb5c      	cbnz	r4, 8007244 <_malloc_r+0x90>
 80071ec:	4629      	mov	r1, r5
 80071ee:	4638      	mov	r0, r7
 80071f0:	f7ff ffc0 	bl	8007174 <sbrk_aligned>
 80071f4:	1c43      	adds	r3, r0, #1
 80071f6:	4604      	mov	r4, r0
 80071f8:	d155      	bne.n	80072a6 <_malloc_r+0xf2>
 80071fa:	f8d8 4000 	ldr.w	r4, [r8]
 80071fe:	4626      	mov	r6, r4
 8007200:	2e00      	cmp	r6, #0
 8007202:	d145      	bne.n	8007290 <_malloc_r+0xdc>
 8007204:	2c00      	cmp	r4, #0
 8007206:	d048      	beq.n	800729a <_malloc_r+0xe6>
 8007208:	6823      	ldr	r3, [r4, #0]
 800720a:	4631      	mov	r1, r6
 800720c:	4638      	mov	r0, r7
 800720e:	eb04 0903 	add.w	r9, r4, r3
 8007212:	f000 fc85 	bl	8007b20 <_sbrk_r>
 8007216:	4581      	cmp	r9, r0
 8007218:	d13f      	bne.n	800729a <_malloc_r+0xe6>
 800721a:	6821      	ldr	r1, [r4, #0]
 800721c:	1a6d      	subs	r5, r5, r1
 800721e:	4629      	mov	r1, r5
 8007220:	4638      	mov	r0, r7
 8007222:	f7ff ffa7 	bl	8007174 <sbrk_aligned>
 8007226:	3001      	adds	r0, #1
 8007228:	d037      	beq.n	800729a <_malloc_r+0xe6>
 800722a:	6823      	ldr	r3, [r4, #0]
 800722c:	442b      	add	r3, r5
 800722e:	6023      	str	r3, [r4, #0]
 8007230:	f8d8 3000 	ldr.w	r3, [r8]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d038      	beq.n	80072aa <_malloc_r+0xf6>
 8007238:	685a      	ldr	r2, [r3, #4]
 800723a:	42a2      	cmp	r2, r4
 800723c:	d12b      	bne.n	8007296 <_malloc_r+0xe2>
 800723e:	2200      	movs	r2, #0
 8007240:	605a      	str	r2, [r3, #4]
 8007242:	e00f      	b.n	8007264 <_malloc_r+0xb0>
 8007244:	6822      	ldr	r2, [r4, #0]
 8007246:	1b52      	subs	r2, r2, r5
 8007248:	d41f      	bmi.n	800728a <_malloc_r+0xd6>
 800724a:	2a0b      	cmp	r2, #11
 800724c:	d917      	bls.n	800727e <_malloc_r+0xca>
 800724e:	1961      	adds	r1, r4, r5
 8007250:	42a3      	cmp	r3, r4
 8007252:	6025      	str	r5, [r4, #0]
 8007254:	bf18      	it	ne
 8007256:	6059      	strne	r1, [r3, #4]
 8007258:	6863      	ldr	r3, [r4, #4]
 800725a:	bf08      	it	eq
 800725c:	f8c8 1000 	streq.w	r1, [r8]
 8007260:	5162      	str	r2, [r4, r5]
 8007262:	604b      	str	r3, [r1, #4]
 8007264:	4638      	mov	r0, r7
 8007266:	f104 060b 	add.w	r6, r4, #11
 800726a:	f000 f829 	bl	80072c0 <__malloc_unlock>
 800726e:	f026 0607 	bic.w	r6, r6, #7
 8007272:	1d23      	adds	r3, r4, #4
 8007274:	1af2      	subs	r2, r6, r3
 8007276:	d0ae      	beq.n	80071d6 <_malloc_r+0x22>
 8007278:	1b9b      	subs	r3, r3, r6
 800727a:	50a3      	str	r3, [r4, r2]
 800727c:	e7ab      	b.n	80071d6 <_malloc_r+0x22>
 800727e:	42a3      	cmp	r3, r4
 8007280:	6862      	ldr	r2, [r4, #4]
 8007282:	d1dd      	bne.n	8007240 <_malloc_r+0x8c>
 8007284:	f8c8 2000 	str.w	r2, [r8]
 8007288:	e7ec      	b.n	8007264 <_malloc_r+0xb0>
 800728a:	4623      	mov	r3, r4
 800728c:	6864      	ldr	r4, [r4, #4]
 800728e:	e7ac      	b.n	80071ea <_malloc_r+0x36>
 8007290:	4634      	mov	r4, r6
 8007292:	6876      	ldr	r6, [r6, #4]
 8007294:	e7b4      	b.n	8007200 <_malloc_r+0x4c>
 8007296:	4613      	mov	r3, r2
 8007298:	e7cc      	b.n	8007234 <_malloc_r+0x80>
 800729a:	230c      	movs	r3, #12
 800729c:	603b      	str	r3, [r7, #0]
 800729e:	4638      	mov	r0, r7
 80072a0:	f000 f80e 	bl	80072c0 <__malloc_unlock>
 80072a4:	e797      	b.n	80071d6 <_malloc_r+0x22>
 80072a6:	6025      	str	r5, [r4, #0]
 80072a8:	e7dc      	b.n	8007264 <_malloc_r+0xb0>
 80072aa:	605b      	str	r3, [r3, #4]
 80072ac:	deff      	udf	#255	; 0xff
 80072ae:	bf00      	nop
 80072b0:	200004b0 	.word	0x200004b0

080072b4 <__malloc_lock>:
 80072b4:	4801      	ldr	r0, [pc, #4]	; (80072bc <__malloc_lock+0x8>)
 80072b6:	f7ff b88a 	b.w	80063ce <__retarget_lock_acquire_recursive>
 80072ba:	bf00      	nop
 80072bc:	200004ac 	.word	0x200004ac

080072c0 <__malloc_unlock>:
 80072c0:	4801      	ldr	r0, [pc, #4]	; (80072c8 <__malloc_unlock+0x8>)
 80072c2:	f7ff b885 	b.w	80063d0 <__retarget_lock_release_recursive>
 80072c6:	bf00      	nop
 80072c8:	200004ac 	.word	0x200004ac

080072cc <_Balloc>:
 80072cc:	b570      	push	{r4, r5, r6, lr}
 80072ce:	69c6      	ldr	r6, [r0, #28]
 80072d0:	4604      	mov	r4, r0
 80072d2:	460d      	mov	r5, r1
 80072d4:	b976      	cbnz	r6, 80072f4 <_Balloc+0x28>
 80072d6:	2010      	movs	r0, #16
 80072d8:	f7ff ff44 	bl	8007164 <malloc>
 80072dc:	4602      	mov	r2, r0
 80072de:	61e0      	str	r0, [r4, #28]
 80072e0:	b920      	cbnz	r0, 80072ec <_Balloc+0x20>
 80072e2:	4b18      	ldr	r3, [pc, #96]	; (8007344 <_Balloc+0x78>)
 80072e4:	4818      	ldr	r0, [pc, #96]	; (8007348 <_Balloc+0x7c>)
 80072e6:	216b      	movs	r1, #107	; 0x6b
 80072e8:	f000 fc38 	bl	8007b5c <__assert_func>
 80072ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80072f0:	6006      	str	r6, [r0, #0]
 80072f2:	60c6      	str	r6, [r0, #12]
 80072f4:	69e6      	ldr	r6, [r4, #28]
 80072f6:	68f3      	ldr	r3, [r6, #12]
 80072f8:	b183      	cbz	r3, 800731c <_Balloc+0x50>
 80072fa:	69e3      	ldr	r3, [r4, #28]
 80072fc:	68db      	ldr	r3, [r3, #12]
 80072fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007302:	b9b8      	cbnz	r0, 8007334 <_Balloc+0x68>
 8007304:	2101      	movs	r1, #1
 8007306:	fa01 f605 	lsl.w	r6, r1, r5
 800730a:	1d72      	adds	r2, r6, #5
 800730c:	0092      	lsls	r2, r2, #2
 800730e:	4620      	mov	r0, r4
 8007310:	f000 fc42 	bl	8007b98 <_calloc_r>
 8007314:	b160      	cbz	r0, 8007330 <_Balloc+0x64>
 8007316:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800731a:	e00e      	b.n	800733a <_Balloc+0x6e>
 800731c:	2221      	movs	r2, #33	; 0x21
 800731e:	2104      	movs	r1, #4
 8007320:	4620      	mov	r0, r4
 8007322:	f000 fc39 	bl	8007b98 <_calloc_r>
 8007326:	69e3      	ldr	r3, [r4, #28]
 8007328:	60f0      	str	r0, [r6, #12]
 800732a:	68db      	ldr	r3, [r3, #12]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d1e4      	bne.n	80072fa <_Balloc+0x2e>
 8007330:	2000      	movs	r0, #0
 8007332:	bd70      	pop	{r4, r5, r6, pc}
 8007334:	6802      	ldr	r2, [r0, #0]
 8007336:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800733a:	2300      	movs	r3, #0
 800733c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007340:	e7f7      	b.n	8007332 <_Balloc+0x66>
 8007342:	bf00      	nop
 8007344:	08008335 	.word	0x08008335
 8007348:	080083b5 	.word	0x080083b5

0800734c <_Bfree>:
 800734c:	b570      	push	{r4, r5, r6, lr}
 800734e:	69c6      	ldr	r6, [r0, #28]
 8007350:	4605      	mov	r5, r0
 8007352:	460c      	mov	r4, r1
 8007354:	b976      	cbnz	r6, 8007374 <_Bfree+0x28>
 8007356:	2010      	movs	r0, #16
 8007358:	f7ff ff04 	bl	8007164 <malloc>
 800735c:	4602      	mov	r2, r0
 800735e:	61e8      	str	r0, [r5, #28]
 8007360:	b920      	cbnz	r0, 800736c <_Bfree+0x20>
 8007362:	4b09      	ldr	r3, [pc, #36]	; (8007388 <_Bfree+0x3c>)
 8007364:	4809      	ldr	r0, [pc, #36]	; (800738c <_Bfree+0x40>)
 8007366:	218f      	movs	r1, #143	; 0x8f
 8007368:	f000 fbf8 	bl	8007b5c <__assert_func>
 800736c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007370:	6006      	str	r6, [r0, #0]
 8007372:	60c6      	str	r6, [r0, #12]
 8007374:	b13c      	cbz	r4, 8007386 <_Bfree+0x3a>
 8007376:	69eb      	ldr	r3, [r5, #28]
 8007378:	6862      	ldr	r2, [r4, #4]
 800737a:	68db      	ldr	r3, [r3, #12]
 800737c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007380:	6021      	str	r1, [r4, #0]
 8007382:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007386:	bd70      	pop	{r4, r5, r6, pc}
 8007388:	08008335 	.word	0x08008335
 800738c:	080083b5 	.word	0x080083b5

08007390 <__multadd>:
 8007390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007394:	690d      	ldr	r5, [r1, #16]
 8007396:	4607      	mov	r7, r0
 8007398:	460c      	mov	r4, r1
 800739a:	461e      	mov	r6, r3
 800739c:	f101 0c14 	add.w	ip, r1, #20
 80073a0:	2000      	movs	r0, #0
 80073a2:	f8dc 3000 	ldr.w	r3, [ip]
 80073a6:	b299      	uxth	r1, r3
 80073a8:	fb02 6101 	mla	r1, r2, r1, r6
 80073ac:	0c1e      	lsrs	r6, r3, #16
 80073ae:	0c0b      	lsrs	r3, r1, #16
 80073b0:	fb02 3306 	mla	r3, r2, r6, r3
 80073b4:	b289      	uxth	r1, r1
 80073b6:	3001      	adds	r0, #1
 80073b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80073bc:	4285      	cmp	r5, r0
 80073be:	f84c 1b04 	str.w	r1, [ip], #4
 80073c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80073c6:	dcec      	bgt.n	80073a2 <__multadd+0x12>
 80073c8:	b30e      	cbz	r6, 800740e <__multadd+0x7e>
 80073ca:	68a3      	ldr	r3, [r4, #8]
 80073cc:	42ab      	cmp	r3, r5
 80073ce:	dc19      	bgt.n	8007404 <__multadd+0x74>
 80073d0:	6861      	ldr	r1, [r4, #4]
 80073d2:	4638      	mov	r0, r7
 80073d4:	3101      	adds	r1, #1
 80073d6:	f7ff ff79 	bl	80072cc <_Balloc>
 80073da:	4680      	mov	r8, r0
 80073dc:	b928      	cbnz	r0, 80073ea <__multadd+0x5a>
 80073de:	4602      	mov	r2, r0
 80073e0:	4b0c      	ldr	r3, [pc, #48]	; (8007414 <__multadd+0x84>)
 80073e2:	480d      	ldr	r0, [pc, #52]	; (8007418 <__multadd+0x88>)
 80073e4:	21ba      	movs	r1, #186	; 0xba
 80073e6:	f000 fbb9 	bl	8007b5c <__assert_func>
 80073ea:	6922      	ldr	r2, [r4, #16]
 80073ec:	3202      	adds	r2, #2
 80073ee:	f104 010c 	add.w	r1, r4, #12
 80073f2:	0092      	lsls	r2, r2, #2
 80073f4:	300c      	adds	r0, #12
 80073f6:	f000 fba3 	bl	8007b40 <memcpy>
 80073fa:	4621      	mov	r1, r4
 80073fc:	4638      	mov	r0, r7
 80073fe:	f7ff ffa5 	bl	800734c <_Bfree>
 8007402:	4644      	mov	r4, r8
 8007404:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007408:	3501      	adds	r5, #1
 800740a:	615e      	str	r6, [r3, #20]
 800740c:	6125      	str	r5, [r4, #16]
 800740e:	4620      	mov	r0, r4
 8007410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007414:	080083a4 	.word	0x080083a4
 8007418:	080083b5 	.word	0x080083b5

0800741c <__hi0bits>:
 800741c:	0c03      	lsrs	r3, r0, #16
 800741e:	041b      	lsls	r3, r3, #16
 8007420:	b9d3      	cbnz	r3, 8007458 <__hi0bits+0x3c>
 8007422:	0400      	lsls	r0, r0, #16
 8007424:	2310      	movs	r3, #16
 8007426:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800742a:	bf04      	itt	eq
 800742c:	0200      	lsleq	r0, r0, #8
 800742e:	3308      	addeq	r3, #8
 8007430:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007434:	bf04      	itt	eq
 8007436:	0100      	lsleq	r0, r0, #4
 8007438:	3304      	addeq	r3, #4
 800743a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800743e:	bf04      	itt	eq
 8007440:	0080      	lsleq	r0, r0, #2
 8007442:	3302      	addeq	r3, #2
 8007444:	2800      	cmp	r0, #0
 8007446:	db05      	blt.n	8007454 <__hi0bits+0x38>
 8007448:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800744c:	f103 0301 	add.w	r3, r3, #1
 8007450:	bf08      	it	eq
 8007452:	2320      	moveq	r3, #32
 8007454:	4618      	mov	r0, r3
 8007456:	4770      	bx	lr
 8007458:	2300      	movs	r3, #0
 800745a:	e7e4      	b.n	8007426 <__hi0bits+0xa>

0800745c <__lo0bits>:
 800745c:	6803      	ldr	r3, [r0, #0]
 800745e:	f013 0207 	ands.w	r2, r3, #7
 8007462:	d00c      	beq.n	800747e <__lo0bits+0x22>
 8007464:	07d9      	lsls	r1, r3, #31
 8007466:	d422      	bmi.n	80074ae <__lo0bits+0x52>
 8007468:	079a      	lsls	r2, r3, #30
 800746a:	bf49      	itett	mi
 800746c:	085b      	lsrmi	r3, r3, #1
 800746e:	089b      	lsrpl	r3, r3, #2
 8007470:	6003      	strmi	r3, [r0, #0]
 8007472:	2201      	movmi	r2, #1
 8007474:	bf5c      	itt	pl
 8007476:	6003      	strpl	r3, [r0, #0]
 8007478:	2202      	movpl	r2, #2
 800747a:	4610      	mov	r0, r2
 800747c:	4770      	bx	lr
 800747e:	b299      	uxth	r1, r3
 8007480:	b909      	cbnz	r1, 8007486 <__lo0bits+0x2a>
 8007482:	0c1b      	lsrs	r3, r3, #16
 8007484:	2210      	movs	r2, #16
 8007486:	b2d9      	uxtb	r1, r3
 8007488:	b909      	cbnz	r1, 800748e <__lo0bits+0x32>
 800748a:	3208      	adds	r2, #8
 800748c:	0a1b      	lsrs	r3, r3, #8
 800748e:	0719      	lsls	r1, r3, #28
 8007490:	bf04      	itt	eq
 8007492:	091b      	lsreq	r3, r3, #4
 8007494:	3204      	addeq	r2, #4
 8007496:	0799      	lsls	r1, r3, #30
 8007498:	bf04      	itt	eq
 800749a:	089b      	lsreq	r3, r3, #2
 800749c:	3202      	addeq	r2, #2
 800749e:	07d9      	lsls	r1, r3, #31
 80074a0:	d403      	bmi.n	80074aa <__lo0bits+0x4e>
 80074a2:	085b      	lsrs	r3, r3, #1
 80074a4:	f102 0201 	add.w	r2, r2, #1
 80074a8:	d003      	beq.n	80074b2 <__lo0bits+0x56>
 80074aa:	6003      	str	r3, [r0, #0]
 80074ac:	e7e5      	b.n	800747a <__lo0bits+0x1e>
 80074ae:	2200      	movs	r2, #0
 80074b0:	e7e3      	b.n	800747a <__lo0bits+0x1e>
 80074b2:	2220      	movs	r2, #32
 80074b4:	e7e1      	b.n	800747a <__lo0bits+0x1e>
	...

080074b8 <__i2b>:
 80074b8:	b510      	push	{r4, lr}
 80074ba:	460c      	mov	r4, r1
 80074bc:	2101      	movs	r1, #1
 80074be:	f7ff ff05 	bl	80072cc <_Balloc>
 80074c2:	4602      	mov	r2, r0
 80074c4:	b928      	cbnz	r0, 80074d2 <__i2b+0x1a>
 80074c6:	4b05      	ldr	r3, [pc, #20]	; (80074dc <__i2b+0x24>)
 80074c8:	4805      	ldr	r0, [pc, #20]	; (80074e0 <__i2b+0x28>)
 80074ca:	f240 1145 	movw	r1, #325	; 0x145
 80074ce:	f000 fb45 	bl	8007b5c <__assert_func>
 80074d2:	2301      	movs	r3, #1
 80074d4:	6144      	str	r4, [r0, #20]
 80074d6:	6103      	str	r3, [r0, #16]
 80074d8:	bd10      	pop	{r4, pc}
 80074da:	bf00      	nop
 80074dc:	080083a4 	.word	0x080083a4
 80074e0:	080083b5 	.word	0x080083b5

080074e4 <__multiply>:
 80074e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074e8:	4691      	mov	r9, r2
 80074ea:	690a      	ldr	r2, [r1, #16]
 80074ec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	bfb8      	it	lt
 80074f4:	460b      	movlt	r3, r1
 80074f6:	460c      	mov	r4, r1
 80074f8:	bfbc      	itt	lt
 80074fa:	464c      	movlt	r4, r9
 80074fc:	4699      	movlt	r9, r3
 80074fe:	6927      	ldr	r7, [r4, #16]
 8007500:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007504:	68a3      	ldr	r3, [r4, #8]
 8007506:	6861      	ldr	r1, [r4, #4]
 8007508:	eb07 060a 	add.w	r6, r7, sl
 800750c:	42b3      	cmp	r3, r6
 800750e:	b085      	sub	sp, #20
 8007510:	bfb8      	it	lt
 8007512:	3101      	addlt	r1, #1
 8007514:	f7ff feda 	bl	80072cc <_Balloc>
 8007518:	b930      	cbnz	r0, 8007528 <__multiply+0x44>
 800751a:	4602      	mov	r2, r0
 800751c:	4b44      	ldr	r3, [pc, #272]	; (8007630 <__multiply+0x14c>)
 800751e:	4845      	ldr	r0, [pc, #276]	; (8007634 <__multiply+0x150>)
 8007520:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007524:	f000 fb1a 	bl	8007b5c <__assert_func>
 8007528:	f100 0514 	add.w	r5, r0, #20
 800752c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007530:	462b      	mov	r3, r5
 8007532:	2200      	movs	r2, #0
 8007534:	4543      	cmp	r3, r8
 8007536:	d321      	bcc.n	800757c <__multiply+0x98>
 8007538:	f104 0314 	add.w	r3, r4, #20
 800753c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007540:	f109 0314 	add.w	r3, r9, #20
 8007544:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007548:	9202      	str	r2, [sp, #8]
 800754a:	1b3a      	subs	r2, r7, r4
 800754c:	3a15      	subs	r2, #21
 800754e:	f022 0203 	bic.w	r2, r2, #3
 8007552:	3204      	adds	r2, #4
 8007554:	f104 0115 	add.w	r1, r4, #21
 8007558:	428f      	cmp	r7, r1
 800755a:	bf38      	it	cc
 800755c:	2204      	movcc	r2, #4
 800755e:	9201      	str	r2, [sp, #4]
 8007560:	9a02      	ldr	r2, [sp, #8]
 8007562:	9303      	str	r3, [sp, #12]
 8007564:	429a      	cmp	r2, r3
 8007566:	d80c      	bhi.n	8007582 <__multiply+0x9e>
 8007568:	2e00      	cmp	r6, #0
 800756a:	dd03      	ble.n	8007574 <__multiply+0x90>
 800756c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007570:	2b00      	cmp	r3, #0
 8007572:	d05b      	beq.n	800762c <__multiply+0x148>
 8007574:	6106      	str	r6, [r0, #16]
 8007576:	b005      	add	sp, #20
 8007578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800757c:	f843 2b04 	str.w	r2, [r3], #4
 8007580:	e7d8      	b.n	8007534 <__multiply+0x50>
 8007582:	f8b3 a000 	ldrh.w	sl, [r3]
 8007586:	f1ba 0f00 	cmp.w	sl, #0
 800758a:	d024      	beq.n	80075d6 <__multiply+0xf2>
 800758c:	f104 0e14 	add.w	lr, r4, #20
 8007590:	46a9      	mov	r9, r5
 8007592:	f04f 0c00 	mov.w	ip, #0
 8007596:	f85e 2b04 	ldr.w	r2, [lr], #4
 800759a:	f8d9 1000 	ldr.w	r1, [r9]
 800759e:	fa1f fb82 	uxth.w	fp, r2
 80075a2:	b289      	uxth	r1, r1
 80075a4:	fb0a 110b 	mla	r1, sl, fp, r1
 80075a8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80075ac:	f8d9 2000 	ldr.w	r2, [r9]
 80075b0:	4461      	add	r1, ip
 80075b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80075b6:	fb0a c20b 	mla	r2, sl, fp, ip
 80075ba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80075be:	b289      	uxth	r1, r1
 80075c0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80075c4:	4577      	cmp	r7, lr
 80075c6:	f849 1b04 	str.w	r1, [r9], #4
 80075ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80075ce:	d8e2      	bhi.n	8007596 <__multiply+0xb2>
 80075d0:	9a01      	ldr	r2, [sp, #4]
 80075d2:	f845 c002 	str.w	ip, [r5, r2]
 80075d6:	9a03      	ldr	r2, [sp, #12]
 80075d8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80075dc:	3304      	adds	r3, #4
 80075de:	f1b9 0f00 	cmp.w	r9, #0
 80075e2:	d021      	beq.n	8007628 <__multiply+0x144>
 80075e4:	6829      	ldr	r1, [r5, #0]
 80075e6:	f104 0c14 	add.w	ip, r4, #20
 80075ea:	46ae      	mov	lr, r5
 80075ec:	f04f 0a00 	mov.w	sl, #0
 80075f0:	f8bc b000 	ldrh.w	fp, [ip]
 80075f4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80075f8:	fb09 220b 	mla	r2, r9, fp, r2
 80075fc:	4452      	add	r2, sl
 80075fe:	b289      	uxth	r1, r1
 8007600:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007604:	f84e 1b04 	str.w	r1, [lr], #4
 8007608:	f85c 1b04 	ldr.w	r1, [ip], #4
 800760c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007610:	f8be 1000 	ldrh.w	r1, [lr]
 8007614:	fb09 110a 	mla	r1, r9, sl, r1
 8007618:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800761c:	4567      	cmp	r7, ip
 800761e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007622:	d8e5      	bhi.n	80075f0 <__multiply+0x10c>
 8007624:	9a01      	ldr	r2, [sp, #4]
 8007626:	50a9      	str	r1, [r5, r2]
 8007628:	3504      	adds	r5, #4
 800762a:	e799      	b.n	8007560 <__multiply+0x7c>
 800762c:	3e01      	subs	r6, #1
 800762e:	e79b      	b.n	8007568 <__multiply+0x84>
 8007630:	080083a4 	.word	0x080083a4
 8007634:	080083b5 	.word	0x080083b5

08007638 <__pow5mult>:
 8007638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800763c:	4615      	mov	r5, r2
 800763e:	f012 0203 	ands.w	r2, r2, #3
 8007642:	4606      	mov	r6, r0
 8007644:	460f      	mov	r7, r1
 8007646:	d007      	beq.n	8007658 <__pow5mult+0x20>
 8007648:	4c25      	ldr	r4, [pc, #148]	; (80076e0 <__pow5mult+0xa8>)
 800764a:	3a01      	subs	r2, #1
 800764c:	2300      	movs	r3, #0
 800764e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007652:	f7ff fe9d 	bl	8007390 <__multadd>
 8007656:	4607      	mov	r7, r0
 8007658:	10ad      	asrs	r5, r5, #2
 800765a:	d03d      	beq.n	80076d8 <__pow5mult+0xa0>
 800765c:	69f4      	ldr	r4, [r6, #28]
 800765e:	b97c      	cbnz	r4, 8007680 <__pow5mult+0x48>
 8007660:	2010      	movs	r0, #16
 8007662:	f7ff fd7f 	bl	8007164 <malloc>
 8007666:	4602      	mov	r2, r0
 8007668:	61f0      	str	r0, [r6, #28]
 800766a:	b928      	cbnz	r0, 8007678 <__pow5mult+0x40>
 800766c:	4b1d      	ldr	r3, [pc, #116]	; (80076e4 <__pow5mult+0xac>)
 800766e:	481e      	ldr	r0, [pc, #120]	; (80076e8 <__pow5mult+0xb0>)
 8007670:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007674:	f000 fa72 	bl	8007b5c <__assert_func>
 8007678:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800767c:	6004      	str	r4, [r0, #0]
 800767e:	60c4      	str	r4, [r0, #12]
 8007680:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007684:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007688:	b94c      	cbnz	r4, 800769e <__pow5mult+0x66>
 800768a:	f240 2171 	movw	r1, #625	; 0x271
 800768e:	4630      	mov	r0, r6
 8007690:	f7ff ff12 	bl	80074b8 <__i2b>
 8007694:	2300      	movs	r3, #0
 8007696:	f8c8 0008 	str.w	r0, [r8, #8]
 800769a:	4604      	mov	r4, r0
 800769c:	6003      	str	r3, [r0, #0]
 800769e:	f04f 0900 	mov.w	r9, #0
 80076a2:	07eb      	lsls	r3, r5, #31
 80076a4:	d50a      	bpl.n	80076bc <__pow5mult+0x84>
 80076a6:	4639      	mov	r1, r7
 80076a8:	4622      	mov	r2, r4
 80076aa:	4630      	mov	r0, r6
 80076ac:	f7ff ff1a 	bl	80074e4 <__multiply>
 80076b0:	4639      	mov	r1, r7
 80076b2:	4680      	mov	r8, r0
 80076b4:	4630      	mov	r0, r6
 80076b6:	f7ff fe49 	bl	800734c <_Bfree>
 80076ba:	4647      	mov	r7, r8
 80076bc:	106d      	asrs	r5, r5, #1
 80076be:	d00b      	beq.n	80076d8 <__pow5mult+0xa0>
 80076c0:	6820      	ldr	r0, [r4, #0]
 80076c2:	b938      	cbnz	r0, 80076d4 <__pow5mult+0x9c>
 80076c4:	4622      	mov	r2, r4
 80076c6:	4621      	mov	r1, r4
 80076c8:	4630      	mov	r0, r6
 80076ca:	f7ff ff0b 	bl	80074e4 <__multiply>
 80076ce:	6020      	str	r0, [r4, #0]
 80076d0:	f8c0 9000 	str.w	r9, [r0]
 80076d4:	4604      	mov	r4, r0
 80076d6:	e7e4      	b.n	80076a2 <__pow5mult+0x6a>
 80076d8:	4638      	mov	r0, r7
 80076da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076de:	bf00      	nop
 80076e0:	08008500 	.word	0x08008500
 80076e4:	08008335 	.word	0x08008335
 80076e8:	080083b5 	.word	0x080083b5

080076ec <__lshift>:
 80076ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076f0:	460c      	mov	r4, r1
 80076f2:	6849      	ldr	r1, [r1, #4]
 80076f4:	6923      	ldr	r3, [r4, #16]
 80076f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80076fa:	68a3      	ldr	r3, [r4, #8]
 80076fc:	4607      	mov	r7, r0
 80076fe:	4691      	mov	r9, r2
 8007700:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007704:	f108 0601 	add.w	r6, r8, #1
 8007708:	42b3      	cmp	r3, r6
 800770a:	db0b      	blt.n	8007724 <__lshift+0x38>
 800770c:	4638      	mov	r0, r7
 800770e:	f7ff fddd 	bl	80072cc <_Balloc>
 8007712:	4605      	mov	r5, r0
 8007714:	b948      	cbnz	r0, 800772a <__lshift+0x3e>
 8007716:	4602      	mov	r2, r0
 8007718:	4b28      	ldr	r3, [pc, #160]	; (80077bc <__lshift+0xd0>)
 800771a:	4829      	ldr	r0, [pc, #164]	; (80077c0 <__lshift+0xd4>)
 800771c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007720:	f000 fa1c 	bl	8007b5c <__assert_func>
 8007724:	3101      	adds	r1, #1
 8007726:	005b      	lsls	r3, r3, #1
 8007728:	e7ee      	b.n	8007708 <__lshift+0x1c>
 800772a:	2300      	movs	r3, #0
 800772c:	f100 0114 	add.w	r1, r0, #20
 8007730:	f100 0210 	add.w	r2, r0, #16
 8007734:	4618      	mov	r0, r3
 8007736:	4553      	cmp	r3, sl
 8007738:	db33      	blt.n	80077a2 <__lshift+0xb6>
 800773a:	6920      	ldr	r0, [r4, #16]
 800773c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007740:	f104 0314 	add.w	r3, r4, #20
 8007744:	f019 091f 	ands.w	r9, r9, #31
 8007748:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800774c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007750:	d02b      	beq.n	80077aa <__lshift+0xbe>
 8007752:	f1c9 0e20 	rsb	lr, r9, #32
 8007756:	468a      	mov	sl, r1
 8007758:	2200      	movs	r2, #0
 800775a:	6818      	ldr	r0, [r3, #0]
 800775c:	fa00 f009 	lsl.w	r0, r0, r9
 8007760:	4310      	orrs	r0, r2
 8007762:	f84a 0b04 	str.w	r0, [sl], #4
 8007766:	f853 2b04 	ldr.w	r2, [r3], #4
 800776a:	459c      	cmp	ip, r3
 800776c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007770:	d8f3      	bhi.n	800775a <__lshift+0x6e>
 8007772:	ebac 0304 	sub.w	r3, ip, r4
 8007776:	3b15      	subs	r3, #21
 8007778:	f023 0303 	bic.w	r3, r3, #3
 800777c:	3304      	adds	r3, #4
 800777e:	f104 0015 	add.w	r0, r4, #21
 8007782:	4584      	cmp	ip, r0
 8007784:	bf38      	it	cc
 8007786:	2304      	movcc	r3, #4
 8007788:	50ca      	str	r2, [r1, r3]
 800778a:	b10a      	cbz	r2, 8007790 <__lshift+0xa4>
 800778c:	f108 0602 	add.w	r6, r8, #2
 8007790:	3e01      	subs	r6, #1
 8007792:	4638      	mov	r0, r7
 8007794:	612e      	str	r6, [r5, #16]
 8007796:	4621      	mov	r1, r4
 8007798:	f7ff fdd8 	bl	800734c <_Bfree>
 800779c:	4628      	mov	r0, r5
 800779e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80077a6:	3301      	adds	r3, #1
 80077a8:	e7c5      	b.n	8007736 <__lshift+0x4a>
 80077aa:	3904      	subs	r1, #4
 80077ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80077b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80077b4:	459c      	cmp	ip, r3
 80077b6:	d8f9      	bhi.n	80077ac <__lshift+0xc0>
 80077b8:	e7ea      	b.n	8007790 <__lshift+0xa4>
 80077ba:	bf00      	nop
 80077bc:	080083a4 	.word	0x080083a4
 80077c0:	080083b5 	.word	0x080083b5

080077c4 <__mcmp>:
 80077c4:	b530      	push	{r4, r5, lr}
 80077c6:	6902      	ldr	r2, [r0, #16]
 80077c8:	690c      	ldr	r4, [r1, #16]
 80077ca:	1b12      	subs	r2, r2, r4
 80077cc:	d10e      	bne.n	80077ec <__mcmp+0x28>
 80077ce:	f100 0314 	add.w	r3, r0, #20
 80077d2:	3114      	adds	r1, #20
 80077d4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80077d8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80077dc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80077e0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80077e4:	42a5      	cmp	r5, r4
 80077e6:	d003      	beq.n	80077f0 <__mcmp+0x2c>
 80077e8:	d305      	bcc.n	80077f6 <__mcmp+0x32>
 80077ea:	2201      	movs	r2, #1
 80077ec:	4610      	mov	r0, r2
 80077ee:	bd30      	pop	{r4, r5, pc}
 80077f0:	4283      	cmp	r3, r0
 80077f2:	d3f3      	bcc.n	80077dc <__mcmp+0x18>
 80077f4:	e7fa      	b.n	80077ec <__mcmp+0x28>
 80077f6:	f04f 32ff 	mov.w	r2, #4294967295
 80077fa:	e7f7      	b.n	80077ec <__mcmp+0x28>

080077fc <__mdiff>:
 80077fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007800:	460c      	mov	r4, r1
 8007802:	4606      	mov	r6, r0
 8007804:	4611      	mov	r1, r2
 8007806:	4620      	mov	r0, r4
 8007808:	4690      	mov	r8, r2
 800780a:	f7ff ffdb 	bl	80077c4 <__mcmp>
 800780e:	1e05      	subs	r5, r0, #0
 8007810:	d110      	bne.n	8007834 <__mdiff+0x38>
 8007812:	4629      	mov	r1, r5
 8007814:	4630      	mov	r0, r6
 8007816:	f7ff fd59 	bl	80072cc <_Balloc>
 800781a:	b930      	cbnz	r0, 800782a <__mdiff+0x2e>
 800781c:	4b3a      	ldr	r3, [pc, #232]	; (8007908 <__mdiff+0x10c>)
 800781e:	4602      	mov	r2, r0
 8007820:	f240 2137 	movw	r1, #567	; 0x237
 8007824:	4839      	ldr	r0, [pc, #228]	; (800790c <__mdiff+0x110>)
 8007826:	f000 f999 	bl	8007b5c <__assert_func>
 800782a:	2301      	movs	r3, #1
 800782c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007830:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007834:	bfa4      	itt	ge
 8007836:	4643      	movge	r3, r8
 8007838:	46a0      	movge	r8, r4
 800783a:	4630      	mov	r0, r6
 800783c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007840:	bfa6      	itte	ge
 8007842:	461c      	movge	r4, r3
 8007844:	2500      	movge	r5, #0
 8007846:	2501      	movlt	r5, #1
 8007848:	f7ff fd40 	bl	80072cc <_Balloc>
 800784c:	b920      	cbnz	r0, 8007858 <__mdiff+0x5c>
 800784e:	4b2e      	ldr	r3, [pc, #184]	; (8007908 <__mdiff+0x10c>)
 8007850:	4602      	mov	r2, r0
 8007852:	f240 2145 	movw	r1, #581	; 0x245
 8007856:	e7e5      	b.n	8007824 <__mdiff+0x28>
 8007858:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800785c:	6926      	ldr	r6, [r4, #16]
 800785e:	60c5      	str	r5, [r0, #12]
 8007860:	f104 0914 	add.w	r9, r4, #20
 8007864:	f108 0514 	add.w	r5, r8, #20
 8007868:	f100 0e14 	add.w	lr, r0, #20
 800786c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007870:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007874:	f108 0210 	add.w	r2, r8, #16
 8007878:	46f2      	mov	sl, lr
 800787a:	2100      	movs	r1, #0
 800787c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007880:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007884:	fa11 f88b 	uxtah	r8, r1, fp
 8007888:	b299      	uxth	r1, r3
 800788a:	0c1b      	lsrs	r3, r3, #16
 800788c:	eba8 0801 	sub.w	r8, r8, r1
 8007890:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007894:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007898:	fa1f f888 	uxth.w	r8, r8
 800789c:	1419      	asrs	r1, r3, #16
 800789e:	454e      	cmp	r6, r9
 80078a0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80078a4:	f84a 3b04 	str.w	r3, [sl], #4
 80078a8:	d8e8      	bhi.n	800787c <__mdiff+0x80>
 80078aa:	1b33      	subs	r3, r6, r4
 80078ac:	3b15      	subs	r3, #21
 80078ae:	f023 0303 	bic.w	r3, r3, #3
 80078b2:	3304      	adds	r3, #4
 80078b4:	3415      	adds	r4, #21
 80078b6:	42a6      	cmp	r6, r4
 80078b8:	bf38      	it	cc
 80078ba:	2304      	movcc	r3, #4
 80078bc:	441d      	add	r5, r3
 80078be:	4473      	add	r3, lr
 80078c0:	469e      	mov	lr, r3
 80078c2:	462e      	mov	r6, r5
 80078c4:	4566      	cmp	r6, ip
 80078c6:	d30e      	bcc.n	80078e6 <__mdiff+0xea>
 80078c8:	f10c 0203 	add.w	r2, ip, #3
 80078cc:	1b52      	subs	r2, r2, r5
 80078ce:	f022 0203 	bic.w	r2, r2, #3
 80078d2:	3d03      	subs	r5, #3
 80078d4:	45ac      	cmp	ip, r5
 80078d6:	bf38      	it	cc
 80078d8:	2200      	movcc	r2, #0
 80078da:	4413      	add	r3, r2
 80078dc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80078e0:	b17a      	cbz	r2, 8007902 <__mdiff+0x106>
 80078e2:	6107      	str	r7, [r0, #16]
 80078e4:	e7a4      	b.n	8007830 <__mdiff+0x34>
 80078e6:	f856 8b04 	ldr.w	r8, [r6], #4
 80078ea:	fa11 f288 	uxtah	r2, r1, r8
 80078ee:	1414      	asrs	r4, r2, #16
 80078f0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80078f4:	b292      	uxth	r2, r2
 80078f6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80078fa:	f84e 2b04 	str.w	r2, [lr], #4
 80078fe:	1421      	asrs	r1, r4, #16
 8007900:	e7e0      	b.n	80078c4 <__mdiff+0xc8>
 8007902:	3f01      	subs	r7, #1
 8007904:	e7ea      	b.n	80078dc <__mdiff+0xe0>
 8007906:	bf00      	nop
 8007908:	080083a4 	.word	0x080083a4
 800790c:	080083b5 	.word	0x080083b5

08007910 <__d2b>:
 8007910:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007914:	460f      	mov	r7, r1
 8007916:	2101      	movs	r1, #1
 8007918:	ec59 8b10 	vmov	r8, r9, d0
 800791c:	4616      	mov	r6, r2
 800791e:	f7ff fcd5 	bl	80072cc <_Balloc>
 8007922:	4604      	mov	r4, r0
 8007924:	b930      	cbnz	r0, 8007934 <__d2b+0x24>
 8007926:	4602      	mov	r2, r0
 8007928:	4b24      	ldr	r3, [pc, #144]	; (80079bc <__d2b+0xac>)
 800792a:	4825      	ldr	r0, [pc, #148]	; (80079c0 <__d2b+0xb0>)
 800792c:	f240 310f 	movw	r1, #783	; 0x30f
 8007930:	f000 f914 	bl	8007b5c <__assert_func>
 8007934:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007938:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800793c:	bb2d      	cbnz	r5, 800798a <__d2b+0x7a>
 800793e:	9301      	str	r3, [sp, #4]
 8007940:	f1b8 0300 	subs.w	r3, r8, #0
 8007944:	d026      	beq.n	8007994 <__d2b+0x84>
 8007946:	4668      	mov	r0, sp
 8007948:	9300      	str	r3, [sp, #0]
 800794a:	f7ff fd87 	bl	800745c <__lo0bits>
 800794e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007952:	b1e8      	cbz	r0, 8007990 <__d2b+0x80>
 8007954:	f1c0 0320 	rsb	r3, r0, #32
 8007958:	fa02 f303 	lsl.w	r3, r2, r3
 800795c:	430b      	orrs	r3, r1
 800795e:	40c2      	lsrs	r2, r0
 8007960:	6163      	str	r3, [r4, #20]
 8007962:	9201      	str	r2, [sp, #4]
 8007964:	9b01      	ldr	r3, [sp, #4]
 8007966:	61a3      	str	r3, [r4, #24]
 8007968:	2b00      	cmp	r3, #0
 800796a:	bf14      	ite	ne
 800796c:	2202      	movne	r2, #2
 800796e:	2201      	moveq	r2, #1
 8007970:	6122      	str	r2, [r4, #16]
 8007972:	b1bd      	cbz	r5, 80079a4 <__d2b+0x94>
 8007974:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007978:	4405      	add	r5, r0
 800797a:	603d      	str	r5, [r7, #0]
 800797c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007980:	6030      	str	r0, [r6, #0]
 8007982:	4620      	mov	r0, r4
 8007984:	b003      	add	sp, #12
 8007986:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800798a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800798e:	e7d6      	b.n	800793e <__d2b+0x2e>
 8007990:	6161      	str	r1, [r4, #20]
 8007992:	e7e7      	b.n	8007964 <__d2b+0x54>
 8007994:	a801      	add	r0, sp, #4
 8007996:	f7ff fd61 	bl	800745c <__lo0bits>
 800799a:	9b01      	ldr	r3, [sp, #4]
 800799c:	6163      	str	r3, [r4, #20]
 800799e:	3020      	adds	r0, #32
 80079a0:	2201      	movs	r2, #1
 80079a2:	e7e5      	b.n	8007970 <__d2b+0x60>
 80079a4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80079a8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80079ac:	6038      	str	r0, [r7, #0]
 80079ae:	6918      	ldr	r0, [r3, #16]
 80079b0:	f7ff fd34 	bl	800741c <__hi0bits>
 80079b4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80079b8:	e7e2      	b.n	8007980 <__d2b+0x70>
 80079ba:	bf00      	nop
 80079bc:	080083a4 	.word	0x080083a4
 80079c0:	080083b5 	.word	0x080083b5

080079c4 <__sflush_r>:
 80079c4:	898a      	ldrh	r2, [r1, #12]
 80079c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079ca:	4605      	mov	r5, r0
 80079cc:	0710      	lsls	r0, r2, #28
 80079ce:	460c      	mov	r4, r1
 80079d0:	d458      	bmi.n	8007a84 <__sflush_r+0xc0>
 80079d2:	684b      	ldr	r3, [r1, #4]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	dc05      	bgt.n	80079e4 <__sflush_r+0x20>
 80079d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80079da:	2b00      	cmp	r3, #0
 80079dc:	dc02      	bgt.n	80079e4 <__sflush_r+0x20>
 80079de:	2000      	movs	r0, #0
 80079e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80079e6:	2e00      	cmp	r6, #0
 80079e8:	d0f9      	beq.n	80079de <__sflush_r+0x1a>
 80079ea:	2300      	movs	r3, #0
 80079ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80079f0:	682f      	ldr	r7, [r5, #0]
 80079f2:	6a21      	ldr	r1, [r4, #32]
 80079f4:	602b      	str	r3, [r5, #0]
 80079f6:	d032      	beq.n	8007a5e <__sflush_r+0x9a>
 80079f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80079fa:	89a3      	ldrh	r3, [r4, #12]
 80079fc:	075a      	lsls	r2, r3, #29
 80079fe:	d505      	bpl.n	8007a0c <__sflush_r+0x48>
 8007a00:	6863      	ldr	r3, [r4, #4]
 8007a02:	1ac0      	subs	r0, r0, r3
 8007a04:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007a06:	b10b      	cbz	r3, 8007a0c <__sflush_r+0x48>
 8007a08:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007a0a:	1ac0      	subs	r0, r0, r3
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	4602      	mov	r2, r0
 8007a10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007a12:	6a21      	ldr	r1, [r4, #32]
 8007a14:	4628      	mov	r0, r5
 8007a16:	47b0      	blx	r6
 8007a18:	1c43      	adds	r3, r0, #1
 8007a1a:	89a3      	ldrh	r3, [r4, #12]
 8007a1c:	d106      	bne.n	8007a2c <__sflush_r+0x68>
 8007a1e:	6829      	ldr	r1, [r5, #0]
 8007a20:	291d      	cmp	r1, #29
 8007a22:	d82b      	bhi.n	8007a7c <__sflush_r+0xb8>
 8007a24:	4a29      	ldr	r2, [pc, #164]	; (8007acc <__sflush_r+0x108>)
 8007a26:	410a      	asrs	r2, r1
 8007a28:	07d6      	lsls	r6, r2, #31
 8007a2a:	d427      	bmi.n	8007a7c <__sflush_r+0xb8>
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	6062      	str	r2, [r4, #4]
 8007a30:	04d9      	lsls	r1, r3, #19
 8007a32:	6922      	ldr	r2, [r4, #16]
 8007a34:	6022      	str	r2, [r4, #0]
 8007a36:	d504      	bpl.n	8007a42 <__sflush_r+0x7e>
 8007a38:	1c42      	adds	r2, r0, #1
 8007a3a:	d101      	bne.n	8007a40 <__sflush_r+0x7c>
 8007a3c:	682b      	ldr	r3, [r5, #0]
 8007a3e:	b903      	cbnz	r3, 8007a42 <__sflush_r+0x7e>
 8007a40:	6560      	str	r0, [r4, #84]	; 0x54
 8007a42:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a44:	602f      	str	r7, [r5, #0]
 8007a46:	2900      	cmp	r1, #0
 8007a48:	d0c9      	beq.n	80079de <__sflush_r+0x1a>
 8007a4a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a4e:	4299      	cmp	r1, r3
 8007a50:	d002      	beq.n	8007a58 <__sflush_r+0x94>
 8007a52:	4628      	mov	r0, r5
 8007a54:	f7ff fb3a 	bl	80070cc <_free_r>
 8007a58:	2000      	movs	r0, #0
 8007a5a:	6360      	str	r0, [r4, #52]	; 0x34
 8007a5c:	e7c0      	b.n	80079e0 <__sflush_r+0x1c>
 8007a5e:	2301      	movs	r3, #1
 8007a60:	4628      	mov	r0, r5
 8007a62:	47b0      	blx	r6
 8007a64:	1c41      	adds	r1, r0, #1
 8007a66:	d1c8      	bne.n	80079fa <__sflush_r+0x36>
 8007a68:	682b      	ldr	r3, [r5, #0]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d0c5      	beq.n	80079fa <__sflush_r+0x36>
 8007a6e:	2b1d      	cmp	r3, #29
 8007a70:	d001      	beq.n	8007a76 <__sflush_r+0xb2>
 8007a72:	2b16      	cmp	r3, #22
 8007a74:	d101      	bne.n	8007a7a <__sflush_r+0xb6>
 8007a76:	602f      	str	r7, [r5, #0]
 8007a78:	e7b1      	b.n	80079de <__sflush_r+0x1a>
 8007a7a:	89a3      	ldrh	r3, [r4, #12]
 8007a7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a80:	81a3      	strh	r3, [r4, #12]
 8007a82:	e7ad      	b.n	80079e0 <__sflush_r+0x1c>
 8007a84:	690f      	ldr	r7, [r1, #16]
 8007a86:	2f00      	cmp	r7, #0
 8007a88:	d0a9      	beq.n	80079de <__sflush_r+0x1a>
 8007a8a:	0793      	lsls	r3, r2, #30
 8007a8c:	680e      	ldr	r6, [r1, #0]
 8007a8e:	bf08      	it	eq
 8007a90:	694b      	ldreq	r3, [r1, #20]
 8007a92:	600f      	str	r7, [r1, #0]
 8007a94:	bf18      	it	ne
 8007a96:	2300      	movne	r3, #0
 8007a98:	eba6 0807 	sub.w	r8, r6, r7
 8007a9c:	608b      	str	r3, [r1, #8]
 8007a9e:	f1b8 0f00 	cmp.w	r8, #0
 8007aa2:	dd9c      	ble.n	80079de <__sflush_r+0x1a>
 8007aa4:	6a21      	ldr	r1, [r4, #32]
 8007aa6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007aa8:	4643      	mov	r3, r8
 8007aaa:	463a      	mov	r2, r7
 8007aac:	4628      	mov	r0, r5
 8007aae:	47b0      	blx	r6
 8007ab0:	2800      	cmp	r0, #0
 8007ab2:	dc06      	bgt.n	8007ac2 <__sflush_r+0xfe>
 8007ab4:	89a3      	ldrh	r3, [r4, #12]
 8007ab6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007aba:	81a3      	strh	r3, [r4, #12]
 8007abc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ac0:	e78e      	b.n	80079e0 <__sflush_r+0x1c>
 8007ac2:	4407      	add	r7, r0
 8007ac4:	eba8 0800 	sub.w	r8, r8, r0
 8007ac8:	e7e9      	b.n	8007a9e <__sflush_r+0xda>
 8007aca:	bf00      	nop
 8007acc:	dfbffffe 	.word	0xdfbffffe

08007ad0 <_fflush_r>:
 8007ad0:	b538      	push	{r3, r4, r5, lr}
 8007ad2:	690b      	ldr	r3, [r1, #16]
 8007ad4:	4605      	mov	r5, r0
 8007ad6:	460c      	mov	r4, r1
 8007ad8:	b913      	cbnz	r3, 8007ae0 <_fflush_r+0x10>
 8007ada:	2500      	movs	r5, #0
 8007adc:	4628      	mov	r0, r5
 8007ade:	bd38      	pop	{r3, r4, r5, pc}
 8007ae0:	b118      	cbz	r0, 8007aea <_fflush_r+0x1a>
 8007ae2:	6a03      	ldr	r3, [r0, #32]
 8007ae4:	b90b      	cbnz	r3, 8007aea <_fflush_r+0x1a>
 8007ae6:	f7fe fb7b 	bl	80061e0 <__sinit>
 8007aea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d0f3      	beq.n	8007ada <_fflush_r+0xa>
 8007af2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007af4:	07d0      	lsls	r0, r2, #31
 8007af6:	d404      	bmi.n	8007b02 <_fflush_r+0x32>
 8007af8:	0599      	lsls	r1, r3, #22
 8007afa:	d402      	bmi.n	8007b02 <_fflush_r+0x32>
 8007afc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007afe:	f7fe fc66 	bl	80063ce <__retarget_lock_acquire_recursive>
 8007b02:	4628      	mov	r0, r5
 8007b04:	4621      	mov	r1, r4
 8007b06:	f7ff ff5d 	bl	80079c4 <__sflush_r>
 8007b0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b0c:	07da      	lsls	r2, r3, #31
 8007b0e:	4605      	mov	r5, r0
 8007b10:	d4e4      	bmi.n	8007adc <_fflush_r+0xc>
 8007b12:	89a3      	ldrh	r3, [r4, #12]
 8007b14:	059b      	lsls	r3, r3, #22
 8007b16:	d4e1      	bmi.n	8007adc <_fflush_r+0xc>
 8007b18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b1a:	f7fe fc59 	bl	80063d0 <__retarget_lock_release_recursive>
 8007b1e:	e7dd      	b.n	8007adc <_fflush_r+0xc>

08007b20 <_sbrk_r>:
 8007b20:	b538      	push	{r3, r4, r5, lr}
 8007b22:	4d06      	ldr	r5, [pc, #24]	; (8007b3c <_sbrk_r+0x1c>)
 8007b24:	2300      	movs	r3, #0
 8007b26:	4604      	mov	r4, r0
 8007b28:	4608      	mov	r0, r1
 8007b2a:	602b      	str	r3, [r5, #0]
 8007b2c:	f7f9 fe36 	bl	800179c <_sbrk>
 8007b30:	1c43      	adds	r3, r0, #1
 8007b32:	d102      	bne.n	8007b3a <_sbrk_r+0x1a>
 8007b34:	682b      	ldr	r3, [r5, #0]
 8007b36:	b103      	cbz	r3, 8007b3a <_sbrk_r+0x1a>
 8007b38:	6023      	str	r3, [r4, #0]
 8007b3a:	bd38      	pop	{r3, r4, r5, pc}
 8007b3c:	200004a8 	.word	0x200004a8

08007b40 <memcpy>:
 8007b40:	440a      	add	r2, r1
 8007b42:	4291      	cmp	r1, r2
 8007b44:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b48:	d100      	bne.n	8007b4c <memcpy+0xc>
 8007b4a:	4770      	bx	lr
 8007b4c:	b510      	push	{r4, lr}
 8007b4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b52:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b56:	4291      	cmp	r1, r2
 8007b58:	d1f9      	bne.n	8007b4e <memcpy+0xe>
 8007b5a:	bd10      	pop	{r4, pc}

08007b5c <__assert_func>:
 8007b5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b5e:	4614      	mov	r4, r2
 8007b60:	461a      	mov	r2, r3
 8007b62:	4b09      	ldr	r3, [pc, #36]	; (8007b88 <__assert_func+0x2c>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4605      	mov	r5, r0
 8007b68:	68d8      	ldr	r0, [r3, #12]
 8007b6a:	b14c      	cbz	r4, 8007b80 <__assert_func+0x24>
 8007b6c:	4b07      	ldr	r3, [pc, #28]	; (8007b8c <__assert_func+0x30>)
 8007b6e:	9100      	str	r1, [sp, #0]
 8007b70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007b74:	4906      	ldr	r1, [pc, #24]	; (8007b90 <__assert_func+0x34>)
 8007b76:	462b      	mov	r3, r5
 8007b78:	f000 f844 	bl	8007c04 <fiprintf>
 8007b7c:	f000 f854 	bl	8007c28 <abort>
 8007b80:	4b04      	ldr	r3, [pc, #16]	; (8007b94 <__assert_func+0x38>)
 8007b82:	461c      	mov	r4, r3
 8007b84:	e7f3      	b.n	8007b6e <__assert_func+0x12>
 8007b86:	bf00      	nop
 8007b88:	20000064 	.word	0x20000064
 8007b8c:	08008516 	.word	0x08008516
 8007b90:	08008523 	.word	0x08008523
 8007b94:	08008551 	.word	0x08008551

08007b98 <_calloc_r>:
 8007b98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007b9a:	fba1 2402 	umull	r2, r4, r1, r2
 8007b9e:	b94c      	cbnz	r4, 8007bb4 <_calloc_r+0x1c>
 8007ba0:	4611      	mov	r1, r2
 8007ba2:	9201      	str	r2, [sp, #4]
 8007ba4:	f7ff fb06 	bl	80071b4 <_malloc_r>
 8007ba8:	9a01      	ldr	r2, [sp, #4]
 8007baa:	4605      	mov	r5, r0
 8007bac:	b930      	cbnz	r0, 8007bbc <_calloc_r+0x24>
 8007bae:	4628      	mov	r0, r5
 8007bb0:	b003      	add	sp, #12
 8007bb2:	bd30      	pop	{r4, r5, pc}
 8007bb4:	220c      	movs	r2, #12
 8007bb6:	6002      	str	r2, [r0, #0]
 8007bb8:	2500      	movs	r5, #0
 8007bba:	e7f8      	b.n	8007bae <_calloc_r+0x16>
 8007bbc:	4621      	mov	r1, r4
 8007bbe:	f7fe fb88 	bl	80062d2 <memset>
 8007bc2:	e7f4      	b.n	8007bae <_calloc_r+0x16>

08007bc4 <__ascii_mbtowc>:
 8007bc4:	b082      	sub	sp, #8
 8007bc6:	b901      	cbnz	r1, 8007bca <__ascii_mbtowc+0x6>
 8007bc8:	a901      	add	r1, sp, #4
 8007bca:	b142      	cbz	r2, 8007bde <__ascii_mbtowc+0x1a>
 8007bcc:	b14b      	cbz	r3, 8007be2 <__ascii_mbtowc+0x1e>
 8007bce:	7813      	ldrb	r3, [r2, #0]
 8007bd0:	600b      	str	r3, [r1, #0]
 8007bd2:	7812      	ldrb	r2, [r2, #0]
 8007bd4:	1e10      	subs	r0, r2, #0
 8007bd6:	bf18      	it	ne
 8007bd8:	2001      	movne	r0, #1
 8007bda:	b002      	add	sp, #8
 8007bdc:	4770      	bx	lr
 8007bde:	4610      	mov	r0, r2
 8007be0:	e7fb      	b.n	8007bda <__ascii_mbtowc+0x16>
 8007be2:	f06f 0001 	mvn.w	r0, #1
 8007be6:	e7f8      	b.n	8007bda <__ascii_mbtowc+0x16>

08007be8 <__ascii_wctomb>:
 8007be8:	b149      	cbz	r1, 8007bfe <__ascii_wctomb+0x16>
 8007bea:	2aff      	cmp	r2, #255	; 0xff
 8007bec:	bf85      	ittet	hi
 8007bee:	238a      	movhi	r3, #138	; 0x8a
 8007bf0:	6003      	strhi	r3, [r0, #0]
 8007bf2:	700a      	strbls	r2, [r1, #0]
 8007bf4:	f04f 30ff 	movhi.w	r0, #4294967295
 8007bf8:	bf98      	it	ls
 8007bfa:	2001      	movls	r0, #1
 8007bfc:	4770      	bx	lr
 8007bfe:	4608      	mov	r0, r1
 8007c00:	4770      	bx	lr
	...

08007c04 <fiprintf>:
 8007c04:	b40e      	push	{r1, r2, r3}
 8007c06:	b503      	push	{r0, r1, lr}
 8007c08:	4601      	mov	r1, r0
 8007c0a:	ab03      	add	r3, sp, #12
 8007c0c:	4805      	ldr	r0, [pc, #20]	; (8007c24 <fiprintf+0x20>)
 8007c0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c12:	6800      	ldr	r0, [r0, #0]
 8007c14:	9301      	str	r3, [sp, #4]
 8007c16:	f000 f837 	bl	8007c88 <_vfiprintf_r>
 8007c1a:	b002      	add	sp, #8
 8007c1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c20:	b003      	add	sp, #12
 8007c22:	4770      	bx	lr
 8007c24:	20000064 	.word	0x20000064

08007c28 <abort>:
 8007c28:	b508      	push	{r3, lr}
 8007c2a:	2006      	movs	r0, #6
 8007c2c:	f000 fa04 	bl	8008038 <raise>
 8007c30:	2001      	movs	r0, #1
 8007c32:	f7f9 fd3b 	bl	80016ac <_exit>

08007c36 <__sfputc_r>:
 8007c36:	6893      	ldr	r3, [r2, #8]
 8007c38:	3b01      	subs	r3, #1
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	b410      	push	{r4}
 8007c3e:	6093      	str	r3, [r2, #8]
 8007c40:	da08      	bge.n	8007c54 <__sfputc_r+0x1e>
 8007c42:	6994      	ldr	r4, [r2, #24]
 8007c44:	42a3      	cmp	r3, r4
 8007c46:	db01      	blt.n	8007c4c <__sfputc_r+0x16>
 8007c48:	290a      	cmp	r1, #10
 8007c4a:	d103      	bne.n	8007c54 <__sfputc_r+0x1e>
 8007c4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c50:	f000 b934 	b.w	8007ebc <__swbuf_r>
 8007c54:	6813      	ldr	r3, [r2, #0]
 8007c56:	1c58      	adds	r0, r3, #1
 8007c58:	6010      	str	r0, [r2, #0]
 8007c5a:	7019      	strb	r1, [r3, #0]
 8007c5c:	4608      	mov	r0, r1
 8007c5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c62:	4770      	bx	lr

08007c64 <__sfputs_r>:
 8007c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c66:	4606      	mov	r6, r0
 8007c68:	460f      	mov	r7, r1
 8007c6a:	4614      	mov	r4, r2
 8007c6c:	18d5      	adds	r5, r2, r3
 8007c6e:	42ac      	cmp	r4, r5
 8007c70:	d101      	bne.n	8007c76 <__sfputs_r+0x12>
 8007c72:	2000      	movs	r0, #0
 8007c74:	e007      	b.n	8007c86 <__sfputs_r+0x22>
 8007c76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c7a:	463a      	mov	r2, r7
 8007c7c:	4630      	mov	r0, r6
 8007c7e:	f7ff ffda 	bl	8007c36 <__sfputc_r>
 8007c82:	1c43      	adds	r3, r0, #1
 8007c84:	d1f3      	bne.n	8007c6e <__sfputs_r+0xa>
 8007c86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007c88 <_vfiprintf_r>:
 8007c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c8c:	460d      	mov	r5, r1
 8007c8e:	b09d      	sub	sp, #116	; 0x74
 8007c90:	4614      	mov	r4, r2
 8007c92:	4698      	mov	r8, r3
 8007c94:	4606      	mov	r6, r0
 8007c96:	b118      	cbz	r0, 8007ca0 <_vfiprintf_r+0x18>
 8007c98:	6a03      	ldr	r3, [r0, #32]
 8007c9a:	b90b      	cbnz	r3, 8007ca0 <_vfiprintf_r+0x18>
 8007c9c:	f7fe faa0 	bl	80061e0 <__sinit>
 8007ca0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ca2:	07d9      	lsls	r1, r3, #31
 8007ca4:	d405      	bmi.n	8007cb2 <_vfiprintf_r+0x2a>
 8007ca6:	89ab      	ldrh	r3, [r5, #12]
 8007ca8:	059a      	lsls	r2, r3, #22
 8007caa:	d402      	bmi.n	8007cb2 <_vfiprintf_r+0x2a>
 8007cac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007cae:	f7fe fb8e 	bl	80063ce <__retarget_lock_acquire_recursive>
 8007cb2:	89ab      	ldrh	r3, [r5, #12]
 8007cb4:	071b      	lsls	r3, r3, #28
 8007cb6:	d501      	bpl.n	8007cbc <_vfiprintf_r+0x34>
 8007cb8:	692b      	ldr	r3, [r5, #16]
 8007cba:	b99b      	cbnz	r3, 8007ce4 <_vfiprintf_r+0x5c>
 8007cbc:	4629      	mov	r1, r5
 8007cbe:	4630      	mov	r0, r6
 8007cc0:	f000 f93a 	bl	8007f38 <__swsetup_r>
 8007cc4:	b170      	cbz	r0, 8007ce4 <_vfiprintf_r+0x5c>
 8007cc6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007cc8:	07dc      	lsls	r4, r3, #31
 8007cca:	d504      	bpl.n	8007cd6 <_vfiprintf_r+0x4e>
 8007ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8007cd0:	b01d      	add	sp, #116	; 0x74
 8007cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cd6:	89ab      	ldrh	r3, [r5, #12]
 8007cd8:	0598      	lsls	r0, r3, #22
 8007cda:	d4f7      	bmi.n	8007ccc <_vfiprintf_r+0x44>
 8007cdc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007cde:	f7fe fb77 	bl	80063d0 <__retarget_lock_release_recursive>
 8007ce2:	e7f3      	b.n	8007ccc <_vfiprintf_r+0x44>
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	9309      	str	r3, [sp, #36]	; 0x24
 8007ce8:	2320      	movs	r3, #32
 8007cea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007cee:	f8cd 800c 	str.w	r8, [sp, #12]
 8007cf2:	2330      	movs	r3, #48	; 0x30
 8007cf4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007ea8 <_vfiprintf_r+0x220>
 8007cf8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007cfc:	f04f 0901 	mov.w	r9, #1
 8007d00:	4623      	mov	r3, r4
 8007d02:	469a      	mov	sl, r3
 8007d04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d08:	b10a      	cbz	r2, 8007d0e <_vfiprintf_r+0x86>
 8007d0a:	2a25      	cmp	r2, #37	; 0x25
 8007d0c:	d1f9      	bne.n	8007d02 <_vfiprintf_r+0x7a>
 8007d0e:	ebba 0b04 	subs.w	fp, sl, r4
 8007d12:	d00b      	beq.n	8007d2c <_vfiprintf_r+0xa4>
 8007d14:	465b      	mov	r3, fp
 8007d16:	4622      	mov	r2, r4
 8007d18:	4629      	mov	r1, r5
 8007d1a:	4630      	mov	r0, r6
 8007d1c:	f7ff ffa2 	bl	8007c64 <__sfputs_r>
 8007d20:	3001      	adds	r0, #1
 8007d22:	f000 80a9 	beq.w	8007e78 <_vfiprintf_r+0x1f0>
 8007d26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d28:	445a      	add	r2, fp
 8007d2a:	9209      	str	r2, [sp, #36]	; 0x24
 8007d2c:	f89a 3000 	ldrb.w	r3, [sl]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	f000 80a1 	beq.w	8007e78 <_vfiprintf_r+0x1f0>
 8007d36:	2300      	movs	r3, #0
 8007d38:	f04f 32ff 	mov.w	r2, #4294967295
 8007d3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d40:	f10a 0a01 	add.w	sl, sl, #1
 8007d44:	9304      	str	r3, [sp, #16]
 8007d46:	9307      	str	r3, [sp, #28]
 8007d48:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007d4c:	931a      	str	r3, [sp, #104]	; 0x68
 8007d4e:	4654      	mov	r4, sl
 8007d50:	2205      	movs	r2, #5
 8007d52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d56:	4854      	ldr	r0, [pc, #336]	; (8007ea8 <_vfiprintf_r+0x220>)
 8007d58:	f7f8 fa3a 	bl	80001d0 <memchr>
 8007d5c:	9a04      	ldr	r2, [sp, #16]
 8007d5e:	b9d8      	cbnz	r0, 8007d98 <_vfiprintf_r+0x110>
 8007d60:	06d1      	lsls	r1, r2, #27
 8007d62:	bf44      	itt	mi
 8007d64:	2320      	movmi	r3, #32
 8007d66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d6a:	0713      	lsls	r3, r2, #28
 8007d6c:	bf44      	itt	mi
 8007d6e:	232b      	movmi	r3, #43	; 0x2b
 8007d70:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d74:	f89a 3000 	ldrb.w	r3, [sl]
 8007d78:	2b2a      	cmp	r3, #42	; 0x2a
 8007d7a:	d015      	beq.n	8007da8 <_vfiprintf_r+0x120>
 8007d7c:	9a07      	ldr	r2, [sp, #28]
 8007d7e:	4654      	mov	r4, sl
 8007d80:	2000      	movs	r0, #0
 8007d82:	f04f 0c0a 	mov.w	ip, #10
 8007d86:	4621      	mov	r1, r4
 8007d88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d8c:	3b30      	subs	r3, #48	; 0x30
 8007d8e:	2b09      	cmp	r3, #9
 8007d90:	d94d      	bls.n	8007e2e <_vfiprintf_r+0x1a6>
 8007d92:	b1b0      	cbz	r0, 8007dc2 <_vfiprintf_r+0x13a>
 8007d94:	9207      	str	r2, [sp, #28]
 8007d96:	e014      	b.n	8007dc2 <_vfiprintf_r+0x13a>
 8007d98:	eba0 0308 	sub.w	r3, r0, r8
 8007d9c:	fa09 f303 	lsl.w	r3, r9, r3
 8007da0:	4313      	orrs	r3, r2
 8007da2:	9304      	str	r3, [sp, #16]
 8007da4:	46a2      	mov	sl, r4
 8007da6:	e7d2      	b.n	8007d4e <_vfiprintf_r+0xc6>
 8007da8:	9b03      	ldr	r3, [sp, #12]
 8007daa:	1d19      	adds	r1, r3, #4
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	9103      	str	r1, [sp, #12]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	bfbb      	ittet	lt
 8007db4:	425b      	neglt	r3, r3
 8007db6:	f042 0202 	orrlt.w	r2, r2, #2
 8007dba:	9307      	strge	r3, [sp, #28]
 8007dbc:	9307      	strlt	r3, [sp, #28]
 8007dbe:	bfb8      	it	lt
 8007dc0:	9204      	strlt	r2, [sp, #16]
 8007dc2:	7823      	ldrb	r3, [r4, #0]
 8007dc4:	2b2e      	cmp	r3, #46	; 0x2e
 8007dc6:	d10c      	bne.n	8007de2 <_vfiprintf_r+0x15a>
 8007dc8:	7863      	ldrb	r3, [r4, #1]
 8007dca:	2b2a      	cmp	r3, #42	; 0x2a
 8007dcc:	d134      	bne.n	8007e38 <_vfiprintf_r+0x1b0>
 8007dce:	9b03      	ldr	r3, [sp, #12]
 8007dd0:	1d1a      	adds	r2, r3, #4
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	9203      	str	r2, [sp, #12]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	bfb8      	it	lt
 8007dda:	f04f 33ff 	movlt.w	r3, #4294967295
 8007dde:	3402      	adds	r4, #2
 8007de0:	9305      	str	r3, [sp, #20]
 8007de2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007eb8 <_vfiprintf_r+0x230>
 8007de6:	7821      	ldrb	r1, [r4, #0]
 8007de8:	2203      	movs	r2, #3
 8007dea:	4650      	mov	r0, sl
 8007dec:	f7f8 f9f0 	bl	80001d0 <memchr>
 8007df0:	b138      	cbz	r0, 8007e02 <_vfiprintf_r+0x17a>
 8007df2:	9b04      	ldr	r3, [sp, #16]
 8007df4:	eba0 000a 	sub.w	r0, r0, sl
 8007df8:	2240      	movs	r2, #64	; 0x40
 8007dfa:	4082      	lsls	r2, r0
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	3401      	adds	r4, #1
 8007e00:	9304      	str	r3, [sp, #16]
 8007e02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e06:	4829      	ldr	r0, [pc, #164]	; (8007eac <_vfiprintf_r+0x224>)
 8007e08:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e0c:	2206      	movs	r2, #6
 8007e0e:	f7f8 f9df 	bl	80001d0 <memchr>
 8007e12:	2800      	cmp	r0, #0
 8007e14:	d03f      	beq.n	8007e96 <_vfiprintf_r+0x20e>
 8007e16:	4b26      	ldr	r3, [pc, #152]	; (8007eb0 <_vfiprintf_r+0x228>)
 8007e18:	bb1b      	cbnz	r3, 8007e62 <_vfiprintf_r+0x1da>
 8007e1a:	9b03      	ldr	r3, [sp, #12]
 8007e1c:	3307      	adds	r3, #7
 8007e1e:	f023 0307 	bic.w	r3, r3, #7
 8007e22:	3308      	adds	r3, #8
 8007e24:	9303      	str	r3, [sp, #12]
 8007e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e28:	443b      	add	r3, r7
 8007e2a:	9309      	str	r3, [sp, #36]	; 0x24
 8007e2c:	e768      	b.n	8007d00 <_vfiprintf_r+0x78>
 8007e2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e32:	460c      	mov	r4, r1
 8007e34:	2001      	movs	r0, #1
 8007e36:	e7a6      	b.n	8007d86 <_vfiprintf_r+0xfe>
 8007e38:	2300      	movs	r3, #0
 8007e3a:	3401      	adds	r4, #1
 8007e3c:	9305      	str	r3, [sp, #20]
 8007e3e:	4619      	mov	r1, r3
 8007e40:	f04f 0c0a 	mov.w	ip, #10
 8007e44:	4620      	mov	r0, r4
 8007e46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e4a:	3a30      	subs	r2, #48	; 0x30
 8007e4c:	2a09      	cmp	r2, #9
 8007e4e:	d903      	bls.n	8007e58 <_vfiprintf_r+0x1d0>
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d0c6      	beq.n	8007de2 <_vfiprintf_r+0x15a>
 8007e54:	9105      	str	r1, [sp, #20]
 8007e56:	e7c4      	b.n	8007de2 <_vfiprintf_r+0x15a>
 8007e58:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e5c:	4604      	mov	r4, r0
 8007e5e:	2301      	movs	r3, #1
 8007e60:	e7f0      	b.n	8007e44 <_vfiprintf_r+0x1bc>
 8007e62:	ab03      	add	r3, sp, #12
 8007e64:	9300      	str	r3, [sp, #0]
 8007e66:	462a      	mov	r2, r5
 8007e68:	4b12      	ldr	r3, [pc, #72]	; (8007eb4 <_vfiprintf_r+0x22c>)
 8007e6a:	a904      	add	r1, sp, #16
 8007e6c:	4630      	mov	r0, r6
 8007e6e:	f7fd fd65 	bl	800593c <_printf_float>
 8007e72:	4607      	mov	r7, r0
 8007e74:	1c78      	adds	r0, r7, #1
 8007e76:	d1d6      	bne.n	8007e26 <_vfiprintf_r+0x19e>
 8007e78:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e7a:	07d9      	lsls	r1, r3, #31
 8007e7c:	d405      	bmi.n	8007e8a <_vfiprintf_r+0x202>
 8007e7e:	89ab      	ldrh	r3, [r5, #12]
 8007e80:	059a      	lsls	r2, r3, #22
 8007e82:	d402      	bmi.n	8007e8a <_vfiprintf_r+0x202>
 8007e84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e86:	f7fe faa3 	bl	80063d0 <__retarget_lock_release_recursive>
 8007e8a:	89ab      	ldrh	r3, [r5, #12]
 8007e8c:	065b      	lsls	r3, r3, #25
 8007e8e:	f53f af1d 	bmi.w	8007ccc <_vfiprintf_r+0x44>
 8007e92:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e94:	e71c      	b.n	8007cd0 <_vfiprintf_r+0x48>
 8007e96:	ab03      	add	r3, sp, #12
 8007e98:	9300      	str	r3, [sp, #0]
 8007e9a:	462a      	mov	r2, r5
 8007e9c:	4b05      	ldr	r3, [pc, #20]	; (8007eb4 <_vfiprintf_r+0x22c>)
 8007e9e:	a904      	add	r1, sp, #16
 8007ea0:	4630      	mov	r0, r6
 8007ea2:	f7fd ffef 	bl	8005e84 <_printf_i>
 8007ea6:	e7e4      	b.n	8007e72 <_vfiprintf_r+0x1ea>
 8007ea8:	08008653 	.word	0x08008653
 8007eac:	0800865d 	.word	0x0800865d
 8007eb0:	0800593d 	.word	0x0800593d
 8007eb4:	08007c65 	.word	0x08007c65
 8007eb8:	08008659 	.word	0x08008659

08007ebc <__swbuf_r>:
 8007ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ebe:	460e      	mov	r6, r1
 8007ec0:	4614      	mov	r4, r2
 8007ec2:	4605      	mov	r5, r0
 8007ec4:	b118      	cbz	r0, 8007ece <__swbuf_r+0x12>
 8007ec6:	6a03      	ldr	r3, [r0, #32]
 8007ec8:	b90b      	cbnz	r3, 8007ece <__swbuf_r+0x12>
 8007eca:	f7fe f989 	bl	80061e0 <__sinit>
 8007ece:	69a3      	ldr	r3, [r4, #24]
 8007ed0:	60a3      	str	r3, [r4, #8]
 8007ed2:	89a3      	ldrh	r3, [r4, #12]
 8007ed4:	071a      	lsls	r2, r3, #28
 8007ed6:	d525      	bpl.n	8007f24 <__swbuf_r+0x68>
 8007ed8:	6923      	ldr	r3, [r4, #16]
 8007eda:	b31b      	cbz	r3, 8007f24 <__swbuf_r+0x68>
 8007edc:	6823      	ldr	r3, [r4, #0]
 8007ede:	6922      	ldr	r2, [r4, #16]
 8007ee0:	1a98      	subs	r0, r3, r2
 8007ee2:	6963      	ldr	r3, [r4, #20]
 8007ee4:	b2f6      	uxtb	r6, r6
 8007ee6:	4283      	cmp	r3, r0
 8007ee8:	4637      	mov	r7, r6
 8007eea:	dc04      	bgt.n	8007ef6 <__swbuf_r+0x3a>
 8007eec:	4621      	mov	r1, r4
 8007eee:	4628      	mov	r0, r5
 8007ef0:	f7ff fdee 	bl	8007ad0 <_fflush_r>
 8007ef4:	b9e0      	cbnz	r0, 8007f30 <__swbuf_r+0x74>
 8007ef6:	68a3      	ldr	r3, [r4, #8]
 8007ef8:	3b01      	subs	r3, #1
 8007efa:	60a3      	str	r3, [r4, #8]
 8007efc:	6823      	ldr	r3, [r4, #0]
 8007efe:	1c5a      	adds	r2, r3, #1
 8007f00:	6022      	str	r2, [r4, #0]
 8007f02:	701e      	strb	r6, [r3, #0]
 8007f04:	6962      	ldr	r2, [r4, #20]
 8007f06:	1c43      	adds	r3, r0, #1
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	d004      	beq.n	8007f16 <__swbuf_r+0x5a>
 8007f0c:	89a3      	ldrh	r3, [r4, #12]
 8007f0e:	07db      	lsls	r3, r3, #31
 8007f10:	d506      	bpl.n	8007f20 <__swbuf_r+0x64>
 8007f12:	2e0a      	cmp	r6, #10
 8007f14:	d104      	bne.n	8007f20 <__swbuf_r+0x64>
 8007f16:	4621      	mov	r1, r4
 8007f18:	4628      	mov	r0, r5
 8007f1a:	f7ff fdd9 	bl	8007ad0 <_fflush_r>
 8007f1e:	b938      	cbnz	r0, 8007f30 <__swbuf_r+0x74>
 8007f20:	4638      	mov	r0, r7
 8007f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f24:	4621      	mov	r1, r4
 8007f26:	4628      	mov	r0, r5
 8007f28:	f000 f806 	bl	8007f38 <__swsetup_r>
 8007f2c:	2800      	cmp	r0, #0
 8007f2e:	d0d5      	beq.n	8007edc <__swbuf_r+0x20>
 8007f30:	f04f 37ff 	mov.w	r7, #4294967295
 8007f34:	e7f4      	b.n	8007f20 <__swbuf_r+0x64>
	...

08007f38 <__swsetup_r>:
 8007f38:	b538      	push	{r3, r4, r5, lr}
 8007f3a:	4b2a      	ldr	r3, [pc, #168]	; (8007fe4 <__swsetup_r+0xac>)
 8007f3c:	4605      	mov	r5, r0
 8007f3e:	6818      	ldr	r0, [r3, #0]
 8007f40:	460c      	mov	r4, r1
 8007f42:	b118      	cbz	r0, 8007f4c <__swsetup_r+0x14>
 8007f44:	6a03      	ldr	r3, [r0, #32]
 8007f46:	b90b      	cbnz	r3, 8007f4c <__swsetup_r+0x14>
 8007f48:	f7fe f94a 	bl	80061e0 <__sinit>
 8007f4c:	89a3      	ldrh	r3, [r4, #12]
 8007f4e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f52:	0718      	lsls	r0, r3, #28
 8007f54:	d422      	bmi.n	8007f9c <__swsetup_r+0x64>
 8007f56:	06d9      	lsls	r1, r3, #27
 8007f58:	d407      	bmi.n	8007f6a <__swsetup_r+0x32>
 8007f5a:	2309      	movs	r3, #9
 8007f5c:	602b      	str	r3, [r5, #0]
 8007f5e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f62:	81a3      	strh	r3, [r4, #12]
 8007f64:	f04f 30ff 	mov.w	r0, #4294967295
 8007f68:	e034      	b.n	8007fd4 <__swsetup_r+0x9c>
 8007f6a:	0758      	lsls	r0, r3, #29
 8007f6c:	d512      	bpl.n	8007f94 <__swsetup_r+0x5c>
 8007f6e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f70:	b141      	cbz	r1, 8007f84 <__swsetup_r+0x4c>
 8007f72:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f76:	4299      	cmp	r1, r3
 8007f78:	d002      	beq.n	8007f80 <__swsetup_r+0x48>
 8007f7a:	4628      	mov	r0, r5
 8007f7c:	f7ff f8a6 	bl	80070cc <_free_r>
 8007f80:	2300      	movs	r3, #0
 8007f82:	6363      	str	r3, [r4, #52]	; 0x34
 8007f84:	89a3      	ldrh	r3, [r4, #12]
 8007f86:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007f8a:	81a3      	strh	r3, [r4, #12]
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	6063      	str	r3, [r4, #4]
 8007f90:	6923      	ldr	r3, [r4, #16]
 8007f92:	6023      	str	r3, [r4, #0]
 8007f94:	89a3      	ldrh	r3, [r4, #12]
 8007f96:	f043 0308 	orr.w	r3, r3, #8
 8007f9a:	81a3      	strh	r3, [r4, #12]
 8007f9c:	6923      	ldr	r3, [r4, #16]
 8007f9e:	b94b      	cbnz	r3, 8007fb4 <__swsetup_r+0x7c>
 8007fa0:	89a3      	ldrh	r3, [r4, #12]
 8007fa2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007fa6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007faa:	d003      	beq.n	8007fb4 <__swsetup_r+0x7c>
 8007fac:	4621      	mov	r1, r4
 8007fae:	4628      	mov	r0, r5
 8007fb0:	f000 f884 	bl	80080bc <__smakebuf_r>
 8007fb4:	89a0      	ldrh	r0, [r4, #12]
 8007fb6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007fba:	f010 0301 	ands.w	r3, r0, #1
 8007fbe:	d00a      	beq.n	8007fd6 <__swsetup_r+0x9e>
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	60a3      	str	r3, [r4, #8]
 8007fc4:	6963      	ldr	r3, [r4, #20]
 8007fc6:	425b      	negs	r3, r3
 8007fc8:	61a3      	str	r3, [r4, #24]
 8007fca:	6923      	ldr	r3, [r4, #16]
 8007fcc:	b943      	cbnz	r3, 8007fe0 <__swsetup_r+0xa8>
 8007fce:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007fd2:	d1c4      	bne.n	8007f5e <__swsetup_r+0x26>
 8007fd4:	bd38      	pop	{r3, r4, r5, pc}
 8007fd6:	0781      	lsls	r1, r0, #30
 8007fd8:	bf58      	it	pl
 8007fda:	6963      	ldrpl	r3, [r4, #20]
 8007fdc:	60a3      	str	r3, [r4, #8]
 8007fde:	e7f4      	b.n	8007fca <__swsetup_r+0x92>
 8007fe0:	2000      	movs	r0, #0
 8007fe2:	e7f7      	b.n	8007fd4 <__swsetup_r+0x9c>
 8007fe4:	20000064 	.word	0x20000064

08007fe8 <_raise_r>:
 8007fe8:	291f      	cmp	r1, #31
 8007fea:	b538      	push	{r3, r4, r5, lr}
 8007fec:	4604      	mov	r4, r0
 8007fee:	460d      	mov	r5, r1
 8007ff0:	d904      	bls.n	8007ffc <_raise_r+0x14>
 8007ff2:	2316      	movs	r3, #22
 8007ff4:	6003      	str	r3, [r0, #0]
 8007ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8007ffa:	bd38      	pop	{r3, r4, r5, pc}
 8007ffc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007ffe:	b112      	cbz	r2, 8008006 <_raise_r+0x1e>
 8008000:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008004:	b94b      	cbnz	r3, 800801a <_raise_r+0x32>
 8008006:	4620      	mov	r0, r4
 8008008:	f000 f830 	bl	800806c <_getpid_r>
 800800c:	462a      	mov	r2, r5
 800800e:	4601      	mov	r1, r0
 8008010:	4620      	mov	r0, r4
 8008012:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008016:	f000 b817 	b.w	8008048 <_kill_r>
 800801a:	2b01      	cmp	r3, #1
 800801c:	d00a      	beq.n	8008034 <_raise_r+0x4c>
 800801e:	1c59      	adds	r1, r3, #1
 8008020:	d103      	bne.n	800802a <_raise_r+0x42>
 8008022:	2316      	movs	r3, #22
 8008024:	6003      	str	r3, [r0, #0]
 8008026:	2001      	movs	r0, #1
 8008028:	e7e7      	b.n	8007ffa <_raise_r+0x12>
 800802a:	2400      	movs	r4, #0
 800802c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008030:	4628      	mov	r0, r5
 8008032:	4798      	blx	r3
 8008034:	2000      	movs	r0, #0
 8008036:	e7e0      	b.n	8007ffa <_raise_r+0x12>

08008038 <raise>:
 8008038:	4b02      	ldr	r3, [pc, #8]	; (8008044 <raise+0xc>)
 800803a:	4601      	mov	r1, r0
 800803c:	6818      	ldr	r0, [r3, #0]
 800803e:	f7ff bfd3 	b.w	8007fe8 <_raise_r>
 8008042:	bf00      	nop
 8008044:	20000064 	.word	0x20000064

08008048 <_kill_r>:
 8008048:	b538      	push	{r3, r4, r5, lr}
 800804a:	4d07      	ldr	r5, [pc, #28]	; (8008068 <_kill_r+0x20>)
 800804c:	2300      	movs	r3, #0
 800804e:	4604      	mov	r4, r0
 8008050:	4608      	mov	r0, r1
 8008052:	4611      	mov	r1, r2
 8008054:	602b      	str	r3, [r5, #0]
 8008056:	f7f9 fb19 	bl	800168c <_kill>
 800805a:	1c43      	adds	r3, r0, #1
 800805c:	d102      	bne.n	8008064 <_kill_r+0x1c>
 800805e:	682b      	ldr	r3, [r5, #0]
 8008060:	b103      	cbz	r3, 8008064 <_kill_r+0x1c>
 8008062:	6023      	str	r3, [r4, #0]
 8008064:	bd38      	pop	{r3, r4, r5, pc}
 8008066:	bf00      	nop
 8008068:	200004a8 	.word	0x200004a8

0800806c <_getpid_r>:
 800806c:	f7f9 bb06 	b.w	800167c <_getpid>

08008070 <__swhatbuf_r>:
 8008070:	b570      	push	{r4, r5, r6, lr}
 8008072:	460c      	mov	r4, r1
 8008074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008078:	2900      	cmp	r1, #0
 800807a:	b096      	sub	sp, #88	; 0x58
 800807c:	4615      	mov	r5, r2
 800807e:	461e      	mov	r6, r3
 8008080:	da0d      	bge.n	800809e <__swhatbuf_r+0x2e>
 8008082:	89a3      	ldrh	r3, [r4, #12]
 8008084:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008088:	f04f 0100 	mov.w	r1, #0
 800808c:	bf0c      	ite	eq
 800808e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008092:	2340      	movne	r3, #64	; 0x40
 8008094:	2000      	movs	r0, #0
 8008096:	6031      	str	r1, [r6, #0]
 8008098:	602b      	str	r3, [r5, #0]
 800809a:	b016      	add	sp, #88	; 0x58
 800809c:	bd70      	pop	{r4, r5, r6, pc}
 800809e:	466a      	mov	r2, sp
 80080a0:	f000 f848 	bl	8008134 <_fstat_r>
 80080a4:	2800      	cmp	r0, #0
 80080a6:	dbec      	blt.n	8008082 <__swhatbuf_r+0x12>
 80080a8:	9901      	ldr	r1, [sp, #4]
 80080aa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80080ae:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80080b2:	4259      	negs	r1, r3
 80080b4:	4159      	adcs	r1, r3
 80080b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080ba:	e7eb      	b.n	8008094 <__swhatbuf_r+0x24>

080080bc <__smakebuf_r>:
 80080bc:	898b      	ldrh	r3, [r1, #12]
 80080be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80080c0:	079d      	lsls	r5, r3, #30
 80080c2:	4606      	mov	r6, r0
 80080c4:	460c      	mov	r4, r1
 80080c6:	d507      	bpl.n	80080d8 <__smakebuf_r+0x1c>
 80080c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80080cc:	6023      	str	r3, [r4, #0]
 80080ce:	6123      	str	r3, [r4, #16]
 80080d0:	2301      	movs	r3, #1
 80080d2:	6163      	str	r3, [r4, #20]
 80080d4:	b002      	add	sp, #8
 80080d6:	bd70      	pop	{r4, r5, r6, pc}
 80080d8:	ab01      	add	r3, sp, #4
 80080da:	466a      	mov	r2, sp
 80080dc:	f7ff ffc8 	bl	8008070 <__swhatbuf_r>
 80080e0:	9900      	ldr	r1, [sp, #0]
 80080e2:	4605      	mov	r5, r0
 80080e4:	4630      	mov	r0, r6
 80080e6:	f7ff f865 	bl	80071b4 <_malloc_r>
 80080ea:	b948      	cbnz	r0, 8008100 <__smakebuf_r+0x44>
 80080ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080f0:	059a      	lsls	r2, r3, #22
 80080f2:	d4ef      	bmi.n	80080d4 <__smakebuf_r+0x18>
 80080f4:	f023 0303 	bic.w	r3, r3, #3
 80080f8:	f043 0302 	orr.w	r3, r3, #2
 80080fc:	81a3      	strh	r3, [r4, #12]
 80080fe:	e7e3      	b.n	80080c8 <__smakebuf_r+0xc>
 8008100:	89a3      	ldrh	r3, [r4, #12]
 8008102:	6020      	str	r0, [r4, #0]
 8008104:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008108:	81a3      	strh	r3, [r4, #12]
 800810a:	9b00      	ldr	r3, [sp, #0]
 800810c:	6163      	str	r3, [r4, #20]
 800810e:	9b01      	ldr	r3, [sp, #4]
 8008110:	6120      	str	r0, [r4, #16]
 8008112:	b15b      	cbz	r3, 800812c <__smakebuf_r+0x70>
 8008114:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008118:	4630      	mov	r0, r6
 800811a:	f000 f81d 	bl	8008158 <_isatty_r>
 800811e:	b128      	cbz	r0, 800812c <__smakebuf_r+0x70>
 8008120:	89a3      	ldrh	r3, [r4, #12]
 8008122:	f023 0303 	bic.w	r3, r3, #3
 8008126:	f043 0301 	orr.w	r3, r3, #1
 800812a:	81a3      	strh	r3, [r4, #12]
 800812c:	89a3      	ldrh	r3, [r4, #12]
 800812e:	431d      	orrs	r5, r3
 8008130:	81a5      	strh	r5, [r4, #12]
 8008132:	e7cf      	b.n	80080d4 <__smakebuf_r+0x18>

08008134 <_fstat_r>:
 8008134:	b538      	push	{r3, r4, r5, lr}
 8008136:	4d07      	ldr	r5, [pc, #28]	; (8008154 <_fstat_r+0x20>)
 8008138:	2300      	movs	r3, #0
 800813a:	4604      	mov	r4, r0
 800813c:	4608      	mov	r0, r1
 800813e:	4611      	mov	r1, r2
 8008140:	602b      	str	r3, [r5, #0]
 8008142:	f7f9 fb02 	bl	800174a <_fstat>
 8008146:	1c43      	adds	r3, r0, #1
 8008148:	d102      	bne.n	8008150 <_fstat_r+0x1c>
 800814a:	682b      	ldr	r3, [r5, #0]
 800814c:	b103      	cbz	r3, 8008150 <_fstat_r+0x1c>
 800814e:	6023      	str	r3, [r4, #0]
 8008150:	bd38      	pop	{r3, r4, r5, pc}
 8008152:	bf00      	nop
 8008154:	200004a8 	.word	0x200004a8

08008158 <_isatty_r>:
 8008158:	b538      	push	{r3, r4, r5, lr}
 800815a:	4d06      	ldr	r5, [pc, #24]	; (8008174 <_isatty_r+0x1c>)
 800815c:	2300      	movs	r3, #0
 800815e:	4604      	mov	r4, r0
 8008160:	4608      	mov	r0, r1
 8008162:	602b      	str	r3, [r5, #0]
 8008164:	f7f9 fb01 	bl	800176a <_isatty>
 8008168:	1c43      	adds	r3, r0, #1
 800816a:	d102      	bne.n	8008172 <_isatty_r+0x1a>
 800816c:	682b      	ldr	r3, [r5, #0]
 800816e:	b103      	cbz	r3, 8008172 <_isatty_r+0x1a>
 8008170:	6023      	str	r3, [r4, #0]
 8008172:	bd38      	pop	{r3, r4, r5, pc}
 8008174:	200004a8 	.word	0x200004a8

08008178 <_init>:
 8008178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800817a:	bf00      	nop
 800817c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800817e:	bc08      	pop	{r3}
 8008180:	469e      	mov	lr, r3
 8008182:	4770      	bx	lr

08008184 <_fini>:
 8008184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008186:	bf00      	nop
 8008188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800818a:	bc08      	pop	{r3}
 800818c:	469e      	mov	lr, r3
 800818e:	4770      	bx	lr
