#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Mar 12 05:10:05 2024
# Process ID: 51671
# Current directory: /tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_0_0_synth_1
# Command line: vivado -log finn_design_MatrixVectorActivation_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_MatrixVectorActivation_0_0.tcl
# Log file: /tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_0_0_synth_1/finn_design_MatrixVectorActivation_0_0.vds
# Journal file: /tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_0_0_synth_1/vivado.jou
# Running On: finn_dev_artti, OS: Linux, CPU Frequency: 3903.625 MHz, CPU Physical cores: 6, Host memory: 16689 MB
#-----------------------------------------------------------
source finn_design_MatrixVectorActivation_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1332.824 ; gain = 0.023 ; free physical = 250 ; free virtual = 6254
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/artti/Desktop/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_0_3u5ua66k/project_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_FMPadding_Batch_0_m37mhnkm/project_FMPadding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_1_f_6r6bm9/project_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_0__zgafjeu/project_ConvolutionInputGenerator_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_2_7c56qrd2/project_StreamingFIFO_2/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_b9u2bkug'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_3_xzhbw8oz/project_StreamingFIFO_3/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_4_k51m1iab/project_StreamingFIFO_4/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_1_eko4hn2z/project_MatrixVectorActivation_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_n4dipuyq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_6_x5lc240_/project_StreamingFIFO_6/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_2_1ru3gfzt/project_MatrixVectorActivation_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_LabelSelect_Batch_0_x4f4por1/project_LabelSelect_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: finn_design_MatrixVectorActivation_0_0
Command: synth_design -top finn_design_MatrixVectorActivation_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 51730
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2052.016 ; gain = 403.629 ; free physical = 168 ; free virtual = 2325
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finn_design_MatrixVectorActivation_0_0' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_0_0/synth/finn_design_MatrixVectorActivation_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_38_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_38_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_38_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_38_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_38_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_38_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_0_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_0_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_1_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_1_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_2_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_2_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_3_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_3_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_4_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_4_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_5_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_5_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_6_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_6_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_7_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_7_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_7_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_8_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_8_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_8_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_9_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_9_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_9_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_10_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_10_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_10_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_11_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_11_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_11_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_12_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_12_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_12_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_13_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_13_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_13_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_14_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_14_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_14_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_15_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_15_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_15_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_15_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_15_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_15_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_16_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_16_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_16_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_16_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_16_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_16_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_17_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_17_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_17_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_17_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_17_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_17_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_18_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_18_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_18_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_18_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_18_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_18_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_19_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_19_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_19_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_19_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_19_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_19_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_20_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_20_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_20_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_20_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_20_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_20_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_21_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_21_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_21_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_21_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_21_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_21_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_22_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_22_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_22_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_22_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_22_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_22_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_23_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_23_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_23_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_23_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_23_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_23_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_24_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_24_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_24_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_24_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_24_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_24_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_25_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_25_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_25_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_25_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_25_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_25_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_26_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_26_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_26_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_26_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_26_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_26_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_27_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_27_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_27_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_27_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_27_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_27_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_28_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_28_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_28_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_28_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_28_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_28_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_29_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_29_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_29_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_29_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_29_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_29_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_30_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_30_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_30_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_30_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_30_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_30_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_31_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_31_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_31_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_31_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_31_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_31_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_32_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_32_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_32_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_32_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_32_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_32_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_33_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_33_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_33_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_33_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_33_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_33_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_34_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_34_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_34_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_34_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_34_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_34_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_35_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_35_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_35_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_35_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_35_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_35_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_36_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_36_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_36_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_36_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_36_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_36_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_37_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_37_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_37_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_37_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_37_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_37_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_38_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_38_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_38_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_38_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_38_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_38_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_39_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_39_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_39_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_39_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_39_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_39_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_40_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_40_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_40_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_40_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_40_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_40_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_41_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_41_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_41_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_41_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_41_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_41_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_42_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_42_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_42_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_42_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_42_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_42_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_43_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_43_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_43_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_43_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_43_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_43_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_44_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_44_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_44_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_44_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_44_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_44_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_45_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_45_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_45_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_45_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_45_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_45_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_46_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_46_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_46_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_46_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_46_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_46_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_47_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_47_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_47_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_47_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_47_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_47_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_48_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_48_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_48_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_48_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_48_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_48_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_49_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_49_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_49_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_49_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_49_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_49_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_50_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_50_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_50_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_50_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_50_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_50_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_51_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_51_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_51_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_51_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_51_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_51_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_52_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_52_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_52_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_52_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_52_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_52_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_53_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_53_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_53_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_53_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_53_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_53_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_54_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_54_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_54_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_54_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_54_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_54_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_55_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_55_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_55_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_55_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_55_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_55_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_56_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_56_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_56_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_56_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_56_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_56_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_57_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_57_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_57_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_57_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_57_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_57_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_58_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_58_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_58_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_58_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_58_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_58_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_59_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_59_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_59_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_59_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_59_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_59_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_60_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_60_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_60_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_60_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_60_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_60_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_61_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_61_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_61_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_61_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_61_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_61_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_62_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_62_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_62_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_62_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_62_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_62_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_63_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_63_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_63_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_63_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_63_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_63_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_64_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_64_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_64_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_64_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_64_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_64_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_65_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_65_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_65_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_65_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_65_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_65_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_66_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_66_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_66_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_66_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_66_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_66_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_67_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_67_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_67_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_67_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_67_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_67_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_68_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_68_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_68_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_68_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_68_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_68_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_69_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_69_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_69_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_69_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_69_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_69_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_70_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_70_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_70_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_70_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_70_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_70_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_71_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_71_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_71_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_71_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_71_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_71_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_72_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_72_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_72_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_72_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_72_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_72_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_73_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_73_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_73_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_73_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_73_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_73_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_74_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_74_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_74_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_74_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_74_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_74_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_75_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_75_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_75_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_75_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_75_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_75_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_76_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_76_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_76_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_76_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_76_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_76_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_77_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_77_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_77_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_77_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_77_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_77_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_78_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_78_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_78_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_78_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_78_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_78_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_79_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_79_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_79_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_79_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_79_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_79_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_80_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_80_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_80_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_80_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_80_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_80_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_81_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_81_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_81_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_81_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_81_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_81_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_82_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_82_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_82_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_82_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_82_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_82_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_83_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_83_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_83_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_83_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_83_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_83_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_84_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_84_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_84_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_84_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_84_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_84_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_85_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_85_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_85_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_85_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_85_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_85_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_86_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_86_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_86_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_86_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_86_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_86_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_87_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_87_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_87_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_87_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_87_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_87_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_88_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_88_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_88_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_88_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_88_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_88_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_89_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_89_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_89_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_89_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_89_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_89_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_90_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_90_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_90_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_90_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_90_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_90_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_91_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_91_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_91_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_91_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_91_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_91_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_92_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_92_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_92_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_92_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_92_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_92_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_93_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_93_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_93_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_93_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_93_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_93_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_94_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_94_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_94_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_94_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_94_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_94_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_95_ROM_AUTO_1R' [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_95_ROM_AUTO_1R.v:7]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_95_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_95_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_95_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_95_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_96_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_96_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_96_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_96_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_97_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_97_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_97_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_97_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_pyc6n7rh/project_MatrixVectorActivation_0/sol1/impl/ip/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_98_ROM_AUTO_1R.dat' is read successfully [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_98_ROM_AUTO_1R.v:28]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_98_ROM_AUTO_1R' (0#1) [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_98_ROM_AUTO_1R.v:7]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_254_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_253_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_252_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_251_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_250_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_249_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_248_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_247_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_246_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_245_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_244_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_243_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_242_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_241_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_240_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_239_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_238_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_237_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_236_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_235_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_234_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_233_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_232_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_231_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_230_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_229_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_228_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_227_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_226_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_225_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_224_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_223_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_222_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_221_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_220_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_219_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_218_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_217_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_216_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_215_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_214_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_213_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_212_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_211_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_210_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_209_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_208_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_207_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_206_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_205_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_204_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_203_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_202_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_201_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_200_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_199_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_198_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_197_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_196_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_195_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_194_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_193_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_192_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_191_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_190_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_189_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_188_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_187_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_186_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_185_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_184_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_183_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_182_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_181_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_180_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_179_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_178_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_177_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_176_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_175_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_174_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_173_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_172_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_171_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_170_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_169_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_168_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_167_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_166_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_165_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_164_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_163_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_162_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_161_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_160_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_159_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_158_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_157_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_156_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_p_ZL7threshs_155_ROM_AUTO_1R is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2183.953 ; gain = 535.566 ; free physical = 199 ; free virtual = 1918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2192.859 ; gain = 544.473 ; free physical = 195 ; free virtual = 1916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2192.859 ; gain = 544.473 ; free physical = 195 ; free virtual = 1916
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2192.859 ; gain = 0.000 ; free physical = 192 ; free virtual = 1912
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_0_0/constraints/MatrixVectorActivation_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_0_0/constraints/MatrixVectorActivation_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2309.602 ; gain = 0.000 ; free physical = 186 ; free virtual = 1909
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2309.637 ; gain = 0.000 ; free physical = 187 ; free virtual = 1909
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2309.637 ; gain = 661.250 ; free physical = 227 ; free virtual = 1866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2309.637 ; gain = 661.250 ; free physical = 227 ; free virtual = 1866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2309.637 ; gain = 661.250 ; free physical = 227 ; free virtual = 1866
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_12633_pp0_iter2_reg_reg' and it is trimmed from '32' to '5' bits. [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch.v:6359]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_12633_pp0_iter1_reg_reg' and it is trimmed from '32' to '5' bits. [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch.v:6347]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_12633_reg' and it is trimmed from '32' to '5' bits. [/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0375/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch.v:6336]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter5_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter6_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter7_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter8_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter5_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter6_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter7_fsm_state0 |                               01 |                               01
  ap_ST_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter7_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter8_fsm_state0 |                               01 |                               01
  ap_ST_iter8_fsm_state9 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter8_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2309.637 ; gain = 661.250 ; free physical = 272 ; free virtual = 1857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   4 Input    7 Bit       Adders := 2     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 1     
	  16 Input    5 Bit       Adders := 14    
	   3 Input    5 Bit       Adders := 1     
	   8 Input    4 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 1     
	   4 Input    3 Bit       Adders := 2     
	   7 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 255   
+---Registers : 
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 22    
	               15 Bit    Registers := 85    
	               14 Bit    Registers := 46    
	               13 Bit    Registers := 42    
	               12 Bit    Registers := 34    
	               11 Bit    Registers := 20    
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 294   
+---Multipliers : 
	                6x9  Multipliers := 2     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	  21 Input   15 Bit        Muxes := 85    
	  21 Input   14 Bit        Muxes := 44    
	  21 Input   13 Bit        Muxes := 42    
	  21 Input   12 Bit        Muxes := 33    
	  21 Input   11 Bit        Muxes := 20    
	  21 Input   10 Bit        Muxes := 13    
	  21 Input    9 Bit        Muxes := 8     
	  21 Input    8 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 1     
	  21 Input    7 Bit        Muxes := 2     
	  21 Input    5 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  21 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 25    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6040] Register tile_fu_630_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2309.637 ; gain = 661.250 ; free physical = 4754 ; free virtual = 6453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------------------------------------------+---------------------+---------------+----------------+
|Module Name                                           | RTL Object          | Depth x Width | Implemented As | 
+------------------------------------------------------+---------------------+---------------+----------------+
|MatrixVectorActivation_0_Matrix_Vector_Activate_Batch | weights_38_U/q0_reg | 512x12        | Block RAM      | 
+------------------------------------------------------+---------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2309.637 ; gain = 661.250 ; free physical = 4489 ; free virtual = 6214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2309.637 ; gain = 661.250 ; free physical = 4370 ; free virtual = 6159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 2309.637 ; gain = 661.250 ; free physical = 4328 ; free virtual = 6123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2309.637 ; gain = 661.250 ; free physical = 3213 ; free virtual = 5110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2309.637 ; gain = 661.250 ; free physical = 3213 ; free virtual = 5110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2309.637 ; gain = 661.250 ; free physical = 3213 ; free virtual = 5111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2309.637 ; gain = 661.250 ; free physical = 3213 ; free virtual = 5111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2309.637 ; gain = 661.250 ; free physical = 3213 ; free virtual = 5111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2309.637 ; gain = 661.250 ; free physical = 3213 ; free virtual = 5110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   768|
|2     |LUT1     |   441|
|3     |LUT2     |  3261|
|4     |LUT3     |   276|
|5     |LUT4     |    73|
|6     |LUT5     |   150|
|7     |LUT6     |   329|
|8     |MUXF7    |    34|
|9     |MUXF8    |    16|
|10    |RAMB18E1 |     1|
|11    |FDRE     |   983|
|12    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2309.637 ; gain = 661.250 ; free physical = 3213 ; free virtual = 5110
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2309.637 ; gain = 544.473 ; free physical = 3213 ; free virtual = 5110
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2309.637 ; gain = 661.250 ; free physical = 3213 ; free virtual = 5110
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2309.637 ; gain = 0.000 ; free physical = 3486 ; free virtual = 5380
INFO: [Netlist 29-17] Analyzing 819 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'finn_design_MatrixVectorActivation_0_0' is not ideal for floorplanning, since the cellview 'MatrixVectorActivation_0_Matrix_Vector_Activate_Batch' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2309.637 ; gain = 0.000 ; free physical = 3500 ; free virtual = 5397
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5aa1c65e
INFO: [Common 17-83] Releasing license: Synthesis
354 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2309.637 ; gain = 976.812 ; free physical = 3501 ; free virtual = 5398
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1820.729; main = 1463.685; forked = 357.045
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3279.180; main = 2309.605; forked = 985.582
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2333.613 ; gain = 0.000 ; free physical = 3500 ; free virtual = 5398
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_0_0_synth_1/finn_design_MatrixVectorActivation_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP finn_design_MatrixVectorActivation_0_0, cache-ID = 1ea1269a066a425e
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2333.613 ; gain = 0.000 ; free physical = 3448 ; free virtual = 5355
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_artti/vivado_stitch_proj_fwwmjlpx/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_0_0_synth_1/finn_design_MatrixVectorActivation_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finn_design_MatrixVectorActivation_0_0_utilization_synth.rpt -pb finn_design_MatrixVectorActivation_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 05:11:02 2024...
