OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 54 270
[INFO GPL-0004] CoreAreaLxLy: 2052 2160
[INFO GPL-0005] CoreAreaUxUy: 100332 100170
[INFO GPL-0006] NumInstances: 30779
[INFO GPL-0007] NumPlaceInstances: 29506
[INFO GPL-0008] NumFixedInstances: 1273
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 29544
[INFO GPL-0011] NumPins: 91619
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 102385 102385
[INFO GPL-0014] CoreAreaLxLy: 2052 2160
[INFO GPL-0015] CoreAreaUxUy: 100332 100170
[INFO GPL-0016] CoreArea: 9632422800
[INFO GPL-0017] NonPlaceInstsArea: 37120680
[INFO GPL-0018] PlaceInstsArea: 5479047360
[INFO GPL-0019] Util(%): 57.10
[INFO GPL-0020] StdInstsArea: 5479047360
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00239666 HPWL: 85003752
[InitialPlace]  Iter: 2 CG residual: 0.00408090 HPWL: 32542623
[InitialPlace]  Iter: 3 CG residual: 0.00450887 HPWL: 32587766
[InitialPlace]  Iter: 4 CG residual: 0.00385912 HPWL: 32383711
[InitialPlace]  Iter: 5 CG residual: 0.00297649 HPWL: 32257822
[InitialPlace]  Iter: 6 CG residual: 0.00164450 HPWL: 32086348
[InitialPlace]  Iter: 7 CG residual: 0.00060847 HPWL: 32017137
[InitialPlace]  Iter: 8 CG residual: 0.00022170 HPWL: 31844082
[InitialPlace]  Iter: 9 CG residual: 0.00038447 HPWL: 31885863
[InitialPlace]  Iter: 10 CG residual: 0.00022372 HPWL: 31833460
[InitialPlace]  Iter: 11 CG residual: 0.00005947 HPWL: 31866232
[InitialPlace]  Iter: 12 CG residual: 0.00007619 HPWL: 31774152
[InitialPlace]  Iter: 13 CG residual: 0.00006476 HPWL: 31807287
[InitialPlace]  Iter: 14 CG residual: 0.00002576 HPWL: 31751741
[InitialPlace]  Iter: 15 CG residual: 0.00001732 HPWL: 31796873
[InitialPlace]  Iter: 16 CG residual: 0.00002082 HPWL: 31754241
[InitialPlace]  Iter: 17 CG residual: 0.00001692 HPWL: 31796929
[InitialPlace]  Iter: 18 CG residual: 0.00001441 HPWL: 31754079
[InitialPlace]  Iter: 19 CG residual: 0.00001377 HPWL: 31796322
[InitialPlace]  Iter: 20 CG residual: 0.00001324 HPWL: 31757838
[INFO GPL-0031] FillerInit: NumGCells: 31014
[INFO GPL-0032] FillerInit: NumGNets: 29544
[INFO GPL-0033] FillerInit: NumGPins: 91619
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 185692
[INFO GPL-0025] IdealBinArea: 309487
[INFO GPL-0026] IdealBinCnt: 31123
[INFO GPL-0027] TotalBinArea: 9632422800
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 768 766
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.994351 HPWL: 6578962
[NesterovSolve] Iter: 10 overflow: 0.991405 HPWL: 9629909
[NesterovSolve] Iter: 20 overflow: 0.990655 HPWL: 9138132
[NesterovSolve] Iter: 30 overflow: 0.990266 HPWL: 9280369
[NesterovSolve] Iter: 40 overflow: 0.989924 HPWL: 9365222
[NesterovSolve] Iter: 50 overflow: 0.990109 HPWL: 9238710
[NesterovSolve] Iter: 60 overflow: 0.989939 HPWL: 9212147
[NesterovSolve] Iter: 70 overflow: 0.989728 HPWL: 9330620
[NesterovSolve] Iter: 80 overflow: 0.989509 HPWL: 9459252
[NesterovSolve] Iter: 90 overflow: 0.989344 HPWL: 9544134
[NesterovSolve] Iter: 100 overflow: 0.989434 HPWL: 9596313
[NesterovSolve] Iter: 110 overflow: 0.989244 HPWL: 9648274
[NesterovSolve] Iter: 120 overflow: 0.988981 HPWL: 9724140
[NesterovSolve] Iter: 130 overflow: 0.988762 HPWL: 9829065
[NesterovSolve] Iter: 140 overflow: 0.988485 HPWL: 9956806
[NesterovSolve] Iter: 150 overflow: 0.988257 HPWL: 10124031
[NesterovSolve] Iter: 160 overflow: 0.987862 HPWL: 10367981
[NesterovSolve] Iter: 170 overflow: 0.987419 HPWL: 10770277
[NesterovSolve] Iter: 180 overflow: 0.986683 HPWL: 11415071
[NesterovSolve] Iter: 190 overflow: 0.985221 HPWL: 12309719
[NesterovSolve] Iter: 200 overflow: 0.983085 HPWL: 13489761
[NesterovSolve] Iter: 210 overflow: 0.979467 HPWL: 14921263
[NesterovSolve] Iter: 220 overflow: 0.974715 HPWL: 16532288
[NesterovSolve] Iter: 230 overflow: 0.967988 HPWL: 18484940
[NesterovSolve] Iter: 240 overflow: 0.959375 HPWL: 21076231
[NesterovSolve] Iter: 250 overflow: 0.947057 HPWL: 24559195
[NesterovSolve] Iter: 260 overflow: 0.929556 HPWL: 28856548
[NesterovSolve] Iter: 270 overflow: 0.908555 HPWL: 33621501
[NesterovSolve] Iter: 280 overflow: 0.884697 HPWL: 38366289
[NesterovSolve] Iter: 290 overflow: 0.858352 HPWL: 42893201
[NesterovSolve] Iter: 300 overflow: 0.827702 HPWL: 46346687
[NesterovSolve] Iter: 310 overflow: 0.794195 HPWL: 48231208
[INFO GPL-0100] worst slack -4.98e-10
[INFO GPL-0103] Weighted 3690 nets.
[NesterovSolve] Iter: 320 overflow: 0.771367 HPWL: 48684189
[NesterovSolve] Iter: 330 overflow: 0.745549 HPWL: 52380491
[NesterovSolve] Iter: 340 overflow: 0.703709 HPWL: 57750328
[NesterovSolve] Iter: 350 overflow: 0.665538 HPWL: 60164769
[INFO GPL-0100] worst slack -5.7e-10
[INFO GPL-0103] Weighted 3690 nets.
[NesterovSolve] Iter: 360 overflow: 0.62843 HPWL: 60243182
[NesterovSolve] Snapshot saved at iter = 365
[NesterovSolve] Iter: 370 overflow: 0.578172 HPWL: 63998338
[NesterovSolve] Iter: 380 overflow: 0.535626 HPWL: 63901818
[INFO GPL-0100] worst slack -5.14e-10
[INFO GPL-0103] Weighted 3690 nets.
[NesterovSolve] Iter: 390 overflow: 0.478182 HPWL: 64329331
[NesterovSolve] Iter: 400 overflow: 0.422567 HPWL: 63358828
[NesterovSolve] Iter: 410 overflow: 0.369269 HPWL: 63265629
[NesterovSolve] Iter: 420 overflow: 0.320675 HPWL: 61550959
[NesterovSolve] Iter: 430 overflow: 0.28321 HPWL: 60311875
[INFO GPL-0100] worst slack -5.47e-10
[INFO GPL-0103] Weighted 3690 nets.
[NesterovSolve] Iter: 440 overflow: 0.265201 HPWL: 59650902
[NesterovSolve] Iter: 450 overflow: 0.222545 HPWL: 59086616
[NesterovSolve] Iter: 460 overflow: 0.20754 HPWL: 58448246
[INFO GPL-0100] worst slack -5.37e-10
[INFO GPL-0103] Weighted 3690 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 540 540
[INFO GPL-0038] TileCnt: 189 189
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 35721
[INFO GPL-0063] TotalRouteOverflowH2: 405.2909816503525
[INFO GPL-0064] TotalRouteOverflowV2: 9.103031516075134
[INFO GPL-0065] OverflowTileCnt2: 2920
[INFO GPL-0066] 0.5%RC: 1.2662567044005675
[INFO GPL-0067] 1.0%RC: 1.2331771659219037
[INFO GPL-0068] 2.0%RC: 1.197362448663529
[INFO GPL-0069] 5.0%RC: 1.1194139604155429
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.2497169
[NesterovSolve] Iter: 470 overflow: 0.172462 HPWL: 58219117
[NesterovSolve] Iter: 480 overflow: 0.15394 HPWL: 58029054
[INFO GPL-0100] worst slack -5.01e-10
[INFO GPL-0103] Weighted 3690 nets.
[NesterovSolve] Iter: 490 overflow: 0.133433 HPWL: 57903602
[NesterovSolve] Iter: 500 overflow: 0.112755 HPWL: 57893667
[NesterovSolve] Finished with Overflow: 0.099631

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -6203064.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -8028.52

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -8028.52

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/_39771_/CLK ^
 169.28
_716_/CLK ^
   0.00      0.00     169.28


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_45484_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
     2   14.77                           rst_ni (net)
                  0.25    0.08  150.08 ^ lut/_37250_/A (INVx1_ASAP7_75t_R)
                 82.01   35.92  186.00 v lut/_37250_/Y (INVx1_ASAP7_75t_R)
    16   15.28                           lut/_00016_ (net)
                 82.03    0.85  186.85 v lut/_45484_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                186.85   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/_45484_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         54.45   54.45   library removal time
                                 54.45   data required time
-----------------------------------------------------------------------------
                                 54.45   data required time
                               -186.85   data arrival time
-----------------------------------------------------------------------------
                                132.40   slack (MET)


Startpoint: lut/_44410_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_37162_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock network delay (ideal)
                  0.00    0.00  750.00 v lut/_44410_/CLK (DLLx1_ASAP7_75t_R)
                  7.87   18.26  768.26 ^ lut/_44410_/Q (DLLx1_ASAP7_75t_R)
     1    0.60                           lut/gen_sub_units_scm[14].sub_unit_i.gen_cg_word_iter[8].cg_i.en_latch (net)
                  7.87    0.00  768.26 ^ lut/_37162_/C (AND3x1_ASAP7_75t_R)
                                768.26   data arrival time

                  0.00  750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock network delay (ideal)
                          0.00  750.00   clock reconvergence pessimism
                                750.00 v lut/_37162_/A (AND3x1_ASAP7_75t_R)
                          0.00  750.00   clock gating hold time
                                750.00   data required time
-----------------------------------------------------------------------------
                                750.00   data required time
                               -768.26   data arrival time
-----------------------------------------------------------------------------
                                 18.26   slack (MET)


Startpoint: _783_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _783_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _783_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 13.55   36.19   36.19 ^ _783_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1    0.69                           _012_ (net)
                 13.55    0.00   36.20 ^ _371_/A (INVx1_ASAP7_75t_R)
                 13.29   10.19   46.38 v _371_/Y (INVx1_ASAP7_75t_R)
     2    2.01                           result_o[19] (net)
                 13.29    0.02   46.41 v _670_/B (OAI21x1_ASAP7_75t_R)
                  8.57    7.71   54.12 ^ _670_/Y (OAI21x1_ASAP7_75t_R)
     1    1.49                           _330_ (net)
                  8.57    0.03   54.15 ^ _671_/B (OAI21x1_ASAP7_75t_R)
                  5.97    5.39   59.54 v _671_/Y (OAI21x1_ASAP7_75t_R)
     1    0.66                           _160_ (net)
                  5.97    0.00   59.54 v _783_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                 59.54   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _783_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          5.23    5.23   library hold time
                                  5.23   data required time
-----------------------------------------------------------------------------
                                  5.23   data required time
                                -59.54   data arrival time
-----------------------------------------------------------------------------
                                 54.31   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _773_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
     2   14.77                           rst_ni (net)
                 37.31   11.77  161.77 ^ _358_/A (INVx1_ASAP7_75t_R)
                483.91  186.52  348.29 v _358_/Y (INVx1_ASAP7_75t_R)
    86   87.19                           _086_ (net)
                499.37   47.44  395.73 v _773_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                395.73   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ _773_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         40.70 1540.70   library recovery time
                               1540.70   data required time
-----------------------------------------------------------------------------
                               1540.70   data required time
                               -395.73   data arrival time
-----------------------------------------------------------------------------
                               1144.97   slack (MET)


Startpoint: lut/_39514_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_36810_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock network delay (ideal)
                  0.00    0.00  750.00 v lut/_39514_/CLK (DLLx1_ASAP7_75t_R)
                187.85   88.99  838.99 ^ lut/_39514_/Q (DLLx1_ASAP7_75t_R)
    33   28.89                           lut/gen_sub_units_scm[5].sub_unit_i.cg_we_global.en_latch (net)
                191.25   13.99  852.98 ^ lut/_36810_/B (AND3x1_ASAP7_75t_R)
                                852.98   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ lut/_36810_/A (AND3x1_ASAP7_75t_R)
                          0.00 1500.00   clock gating setup time
                               1500.00   data required time
-----------------------------------------------------------------------------
                               1500.00   data required time
                               -852.98   data arrival time
-----------------------------------------------------------------------------
                                647.02   slack (MET)


Startpoint: c_addr_i[0] (input port clocked by clk_i)
Endpoint: _731_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ c_addr_i[0] (in)
   213  395.35                           c_addr_i[0] (net)
                579.78  182.90  332.90 ^ lut/_18117_/A (INVx3_ASAP7_75t_R)
               2404.26 1141.92 1474.82 v lut/_18117_/Y (INVx3_ASAP7_75t_R)
   500  791.27                           lut/_17997_ (net)
               2414.28   92.94 1567.76 v lut/_18137_/A (NOR3x2_ASAP7_75t_R)
               1803.83 2818.11 4385.87 ^ lut/_18137_/Y (NOR3x2_ASAP7_75t_R)
   249  460.95                           lut/_18017_ (net)
               1825.88  118.05 4503.92 ^ lut/_18360_/B (NAND2x1_ASAP7_75t_R)
               2313.38 4297.71 8801.63 v lut/_18360_/Y (NAND2x1_ASAP7_75t_R)
   255  411.00                           lut/_00159_ (net)
               2466.86  333.67 9135.30 v lut/_19636_/B1 (OAI22x1_ASAP7_75t_R)
                255.41  187.51 9322.81 ^ lut/_19636_/Y (OAI22x1_ASAP7_75t_R)
     1    1.04                           lut/_01435_ (net)
                255.41    0.00 9322.81 ^ lut/_19642_/A (NOR2x1_ASAP7_75t_R)
                 47.27   38.57 9361.38 v lut/_19642_/Y (NOR2x1_ASAP7_75t_R)
     1    1.10                           lut/_01441_ (net)
                 47.27    0.01 9361.39 v lut/_19654_/A (NAND2x1_ASAP7_75t_R)
                 22.43   22.34 9383.73 ^ lut/_19654_/Y (NAND2x1_ASAP7_75t_R)
     1    1.15                           lut/_01453_ (net)
                 22.43    0.02 9383.75 ^ lut/_19673_/A (NOR2x1_ASAP7_75t_R)
                 14.50   14.42 9398.18 v lut/_19673_/Y (NOR2x1_ASAP7_75t_R)
     1    1.26                           lut/_01472_ (net)
                 14.50    0.04 9398.21 v lut/_19679_/A2 (AOI21x1_ASAP7_75t_R)
                 25.42   14.55 9412.77 ^ lut/_19679_/Y (AOI21x1_ASAP7_75t_R)
     1    2.60                           lut/_01478_ (net)
                 25.45    0.52 9413.29 ^ lut/_19680_/B (NOR2x1_ASAP7_75t_R)
                 15.33   13.76 9427.05 v lut/_19680_/Y (NOR2x1_ASAP7_75t_R)
     1    1.40                           lut/_01479_ (net)
                 15.34    0.08 9427.13 v lut/_19681_/B (NAND2x1_ASAP7_75t_R)
                 44.96   24.63 9451.75 ^ lut/_19681_/Y (NAND2x1_ASAP7_75t_R)
     1    5.45                           lut/_01480_ (net)
                 45.47    2.64 9454.40 ^ lut/_19682_/B (NOR2x1_ASAP7_75t_R)
                 17.31   15.60 9470.00 v lut/_19682_/Y (NOR2x1_ASAP7_75t_R)
     1    1.07                           lut/_01481_ (net)
                 17.31    0.00 9470.00 v lut/_19683_/B (NAND2x1_ASAP7_75t_R)
                 46.49   25.89 9495.89 ^ lut/_19683_/Y (NAND2x1_ASAP7_75t_R)
     1    5.63                           rdata_o[15] (net)
                 47.09    2.91 9498.80 ^ _501_/A2 (AO21x1_ASAP7_75t_R)
                  8.21   19.09 9517.88 ^ _501_/Y (AO21x1_ASAP7_75t_R)
     1    0.66                           _108_ (net)
                  8.21    0.00 9517.89 ^ _731_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               9517.89   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ _731_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -10.64 1489.36   library setup time
                               1489.36   data required time
-----------------------------------------------------------------------------
                               1489.36   data required time
                               -9517.89   data arrival time
-----------------------------------------------------------------------------
                               -8028.52   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _773_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
     2   14.77                           rst_ni (net)
                 37.31   11.77  161.77 ^ _358_/A (INVx1_ASAP7_75t_R)
                483.91  186.52  348.29 v _358_/Y (INVx1_ASAP7_75t_R)
    86   87.19                           _086_ (net)
                499.37   47.44  395.73 v _773_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                395.73   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ _773_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         40.70 1540.70   library recovery time
                               1540.70   data required time
-----------------------------------------------------------------------------
                               1540.70   data required time
                               -395.73   data arrival time
-----------------------------------------------------------------------------
                               1144.97   slack (MET)


Startpoint: lut/_39514_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_36810_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock network delay (ideal)
                  0.00    0.00  750.00 v lut/_39514_/CLK (DLLx1_ASAP7_75t_R)
                187.85   88.99  838.99 ^ lut/_39514_/Q (DLLx1_ASAP7_75t_R)
    33   28.89                           lut/gen_sub_units_scm[5].sub_unit_i.cg_we_global.en_latch (net)
                191.25   13.99  852.98 ^ lut/_36810_/B (AND3x1_ASAP7_75t_R)
                                852.98   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ lut/_36810_/A (AND3x1_ASAP7_75t_R)
                          0.00 1500.00   clock gating setup time
                               1500.00   data required time
-----------------------------------------------------------------------------
                               1500.00   data required time
                               -852.98   data arrival time
-----------------------------------------------------------------------------
                                647.02   slack (MET)


Startpoint: c_addr_i[0] (input port clocked by clk_i)
Endpoint: _731_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ c_addr_i[0] (in)
   213  395.35                           c_addr_i[0] (net)
                579.78  182.90  332.90 ^ lut/_18117_/A (INVx3_ASAP7_75t_R)
               2404.26 1141.92 1474.82 v lut/_18117_/Y (INVx3_ASAP7_75t_R)
   500  791.27                           lut/_17997_ (net)
               2414.28   92.94 1567.76 v lut/_18137_/A (NOR3x2_ASAP7_75t_R)
               1803.83 2818.11 4385.87 ^ lut/_18137_/Y (NOR3x2_ASAP7_75t_R)
   249  460.95                           lut/_18017_ (net)
               1825.88  118.05 4503.92 ^ lut/_18360_/B (NAND2x1_ASAP7_75t_R)
               2313.38 4297.71 8801.63 v lut/_18360_/Y (NAND2x1_ASAP7_75t_R)
   255  411.00                           lut/_00159_ (net)
               2466.86  333.67 9135.30 v lut/_19636_/B1 (OAI22x1_ASAP7_75t_R)
                255.41  187.51 9322.81 ^ lut/_19636_/Y (OAI22x1_ASAP7_75t_R)
     1    1.04                           lut/_01435_ (net)
                255.41    0.00 9322.81 ^ lut/_19642_/A (NOR2x1_ASAP7_75t_R)
                 47.27   38.57 9361.38 v lut/_19642_/Y (NOR2x1_ASAP7_75t_R)
     1    1.10                           lut/_01441_ (net)
                 47.27    0.01 9361.39 v lut/_19654_/A (NAND2x1_ASAP7_75t_R)
                 22.43   22.34 9383.73 ^ lut/_19654_/Y (NAND2x1_ASAP7_75t_R)
     1    1.15                           lut/_01453_ (net)
                 22.43    0.02 9383.75 ^ lut/_19673_/A (NOR2x1_ASAP7_75t_R)
                 14.50   14.42 9398.18 v lut/_19673_/Y (NOR2x1_ASAP7_75t_R)
     1    1.26                           lut/_01472_ (net)
                 14.50    0.04 9398.21 v lut/_19679_/A2 (AOI21x1_ASAP7_75t_R)
                 25.42   14.55 9412.77 ^ lut/_19679_/Y (AOI21x1_ASAP7_75t_R)
     1    2.60                           lut/_01478_ (net)
                 25.45    0.52 9413.29 ^ lut/_19680_/B (NOR2x1_ASAP7_75t_R)
                 15.33   13.76 9427.05 v lut/_19680_/Y (NOR2x1_ASAP7_75t_R)
     1    1.40                           lut/_01479_ (net)
                 15.34    0.08 9427.13 v lut/_19681_/B (NAND2x1_ASAP7_75t_R)
                 44.96   24.63 9451.75 ^ lut/_19681_/Y (NAND2x1_ASAP7_75t_R)
     1    5.45                           lut/_01480_ (net)
                 45.47    2.64 9454.40 ^ lut/_19682_/B (NOR2x1_ASAP7_75t_R)
                 17.31   15.60 9470.00 v lut/_19682_/Y (NOR2x1_ASAP7_75t_R)
     1    1.07                           lut/_01481_ (net)
                 17.31    0.00 9470.00 v lut/_19683_/B (NAND2x1_ASAP7_75t_R)
                 46.49   25.89 9495.89 ^ lut/_19683_/Y (NAND2x1_ASAP7_75t_R)
     1    5.63                           rdata_o[15] (net)
                 47.09    2.91 9498.80 ^ _501_/A2 (AO21x1_ASAP7_75t_R)
                  8.21   19.09 9517.88 ^ _501_/Y (AO21x1_ASAP7_75t_R)
     1    0.66                           _108_ (net)
                  8.21    0.00 9517.89 ^ _731_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               9517.89   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ _731_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -10.64 1489.36   library setup time
                               1489.36   data required time
-----------------------------------------------------------------------------
                               1489.36   data required time
                               -9517.89   data arrival time
-----------------------------------------------------------------------------
                               -8028.52   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.22e-03   1.38e-04   8.21e-07   5.36e-03  52.2%
Combinational          1.64e-03   3.25e-03   1.89e-06   4.90e-03  47.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.86e-03   3.39e-03   2.71e-06   1.03e-02 100.0%
                          66.9%      33.0%       0.0%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 3795 u^2 39% utilization.

Elapsed time: 1:53.84[h:]min:sec. CPU time: user 113.34 sys 0.22 (99%). Peak memory: 531400KB.
