{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607182135424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607182135425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  5 15:28:55 2020 " "Processing started: Sat Dec  5 15:28:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607182135425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607182135425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off checker_crc8 -c checker_crc8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off checker_crc8 -c checker_crc8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607182135425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607182135583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607182135583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checker_crc8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checker_crc8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checker_crc8-logicFunction " "Found design unit 1: checker_crc8-logicFunction" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607182143967 ""} { "Info" "ISGN_ENTITY_NAME" "1 checker_crc8 " "Found entity 1: checker_crc8" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607182143967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607182143967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "checker_crc8 " "Elaborating entity \"checker_crc8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607182144015 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "error checker_crc8.vhd(9) " "VHDL Signal Declaration warning at checker_crc8.vhd(9): used implicit default value for signal \"error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607182144016 "|checker_crc8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_r checker_crc8.vhd(13) " "Verilog HDL or VHDL warning at checker_crc8.vhd(13): object \"a_r\" assigned a value but never read" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607182144016 "|checker_crc8"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "error GND " "Pin \"error\" is stuck at GND" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607182144388 "|checker_crc8|error"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607182144388 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607182144466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607182144466 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "No output dependent on input pin \"a\[0\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[4\] " "No output dependent on input pin \"a\[4\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[5\] " "No output dependent on input pin \"a\[5\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[6\] " "No output dependent on input pin \"a\[6\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[7\] " "No output dependent on input pin \"a\[7\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[8\] " "No output dependent on input pin \"a\[8\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|a[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[9\] " "No output dependent on input pin \"a\[9\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|a[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[10\] " "No output dependent on input pin \"a\[10\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|a[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[11\] " "No output dependent on input pin \"a\[11\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|a[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[12\] " "No output dependent on input pin \"a\[12\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|a[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[13\] " "No output dependent on input pin \"a\[13\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|a[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[14\] " "No output dependent on input pin \"a\[14\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|a[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[15\] " "No output dependent on input pin \"a\[15\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|a[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r\[0\] " "No output dependent on input pin \"r\[0\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|r[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r\[1\] " "No output dependent on input pin \"r\[1\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|r[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r\[2\] " "No output dependent on input pin \"r\[2\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|r[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r\[3\] " "No output dependent on input pin \"r\[3\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|r[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r\[4\] " "No output dependent on input pin \"r\[4\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|r[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r\[5\] " "No output dependent on input pin \"r\[5\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|r[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r\[6\] " "No output dependent on input pin \"r\[6\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|r[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r\[7\] " "No output dependent on input pin \"r\[7\]\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|r[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Grst " "No output dependent on input pin \"Grst\"" {  } { { "checker_crc8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker/checker_crc8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607182144492 "|checker_crc8|Grst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607182144492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607182144492 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607182144492 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607182144492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607182144499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  5 15:29:04 2020 " "Processing ended: Sat Dec  5 15:29:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607182144499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607182144499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607182144499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607182144499 ""}
