// Seed: 1530726578
module module_0 (
    id_1
);
  inout wire id_1;
  always @(id_1 or posedge 1) begin
    id_1 = id_1 == id_1;
  end
  tri0  id_2;
  uwire id_3 = 1'd0;
  wire  id_4;
  assign id_2 = 1;
  always @(id_3 or posedge 1)
    if (id_1#(.id_3(1'b0))) begin
      id_2 = 1;
    end
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  initial id_2 <= 1;
  module_0(
      id_1
  );
endmodule
