[{"raw":{},"required":["Filename","Size"],"package":"yosys","version":"0.9-2","section":"universe/electronics","priority":"optional","architecture":"amd64","depends":["libc6 (>= 2.34)","libffi8 (>= 3.4)","libgcc-s1 (>= 3.0)","libreadline8 (>= 6.0)","libstdc++6 (>= 11)","libtcl8.6 (>= 8.6.0)","python3:any","berkeley-abc (>= 1.01+20161002hgeb6eca6+dfsg)","xdot"],"installedSize":8341,"maintainer":"Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>","description":"Framework for Verilog RTL synthesis","homepage":"http://www.clifford.at/yosys","filename":"pool/universe/y/yosys/yosys_0.9-2_amd64.deb","size":2448952,"md5":"749d424333af175d0a93b6abc31e62b4","sha1":"419a831e5e859e3f10d0ee483ae069caa15cf38d","sha256":"b9f27c0a999753ecc12efa31ebdf97de5a0ca4f970780ddf580b8668a47e8a20","sha512":"5ab5ae7cc4cdecee646c68587e5147b2ed7f3cf207ff619dd454749cbd960d28a75767d30848f38b4519097ce5a84d4fb4216ab74d0c1c9cc4634c99cb7c1737","descriptionMd5":"b4a38d1bfabb13bedbd16816bf4105ab"}]