// Seed: 2112576945
program module_0;
  assign id_1[1] = 1'b0 | -1'b0 + 1 && -1;
endmodule
module module_1;
  wire  id_1;
  uwire id_4 = id_4 && -1'b0, id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = -1;
  assign id_2 = id_3;
  wire id_4;
  module_0 modCall_1 ();
  wire id_5, id_6, id_7;
endmodule
module module_3 (
    output tri  id_0,
    input  wire id_1,
    input  wire id_2,
    input  tri  id_3
);
  tri id_5, id_6;
  assign id_0 = 1;
  assign id_5 = 1'b0;
  module_0 modCall_1 ();
  id_7(
      id_6, 1'h0, ~id_6, id_3
  );
endmodule
