#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat May  8 09:53:19 2021
# Process ID: 25356
# Current directory: D:/ISE/vivado/OExp02-IP2SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15484 D:\ISE\vivado\OExp02-IP2SOC\OExp02-IP2SOC.xpr
# Log file: D:/ISE/vivado/OExp02-IP2SOC/vivado.log
# Journal file: D:/ISE/vivado/OExp02-IP2SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.xpr
update_compile_order -fileset sources_1
close_project
create_project OExp04-ExtSCPU D:/ISE/vivado/OExp04/OExp04-ExtSCPU -part xc7k160tffg676-2L
import_files -norecurse D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd
export_ip_user_files -of_objects  [get_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd] -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
set_property  ip_repo_paths  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/scpu00 [current_project]
update_ip_catalog
regenerate_bd_layout
validate_bd_design -force
save_bd_design
validate_bd_design -force
export_ip_user_files -of_objects  [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd] -no_script -reset -force -quiet
remove_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd
file delete -force D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU
create_bd_design "IP2CPU"
open_project D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
current_project OExp04-ExtSCPU
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  d:/ISE/vivado/OExp04/OExp04-ExtSCPU/scpu00 [current_project]
update_ip_catalog
current_project OExp04-IP2CPU
close_project
create_bd_design "datapath"
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ALU_wrapper:1.0 ALU_wrapper_0
endgroup
ipx::edit_ip_in_project -upgrade true -name ALU_wrapper_v1_0_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.tmp/ALU_wrapper_v1_0_project d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/component.xml
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/src/ALU_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/src/ALU_wrapper.v
update_compile_order -fileset sources_1
close_project
delete_bd_objs [get_bd_cells ALU_wrapper_0]
save_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
file mkdir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new
close [ open D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v w ]
add_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v
update_compile_order -fileset sources_1
file mkdir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sim_1/new/alu_tb.v w ]
add_files -fileset sim_1 D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sim_1/new/alu_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top alu_tb [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source alu_tb.tcl
run all
close_sim
launch_simulation
source alu_tb.tcl
run all
close_sim
launch_simulation
source alu_tb.tcl
close_sim
launch_simulation
source alu_tb.tcl
run all
run all
close_sim
launch_simulation
source alu_tb.tcl
run all
close_sim
launch_simulation
source alu_tb.tcl
run all
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
close_hw
close_sim
launch_simulation
source alu_tb.tcl
run all
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd}
import_files -norecurse D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen/src/ImmGen.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ImmGen [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen/component.xml
update_compile_order -fileset sources_1
current_project OExp04-ExtSCPU
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project tmp_edit_project
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {0.5 -88 -126} [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {4}] [get_bd_cells xlconstant_0]
set_property name PC4 [get_bd_cells xlconstant_0]
set_property name not1 [get_bd_cells util_vector_logic_0]
copy_bd_objs /  [get_bd_cells {not1}]
set_property -dict [list CONFIG.C_SIZE {3} CONFIG.C_OPERATION {and} CONFIG.LOGO_FILE {data/sym_andgate.png}] [get_bd_cells not2]
set_property name AND3 [get_bd_cells not2]
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells AND3]
copy_bd_objs /  [get_bd_cells {AND3}]
set_property location {2 221 2} [get_bd_cells AND4]
set_property name AND2 [get_bd_cells AND4]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ImmGen:1.0 ImmGen_0
endgroup
set_property location {3 421 122} [get_bd_cells ImmGen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:add_32:1.0 add_32_0
endgroup
set_property location {3.5 772 -302} [get_bd_cells add_32_0]
copy_bd_objs /  [get_bd_cells {add_32_0}]
set_property location {3 743 -322} [get_bd_cells add_32_1]
set_property location {4 916 -149} [get_bd_cells add_32_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {3 830 -26} [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {or} CONFIG.LOGO_FILE {data/sym_orgate.png}] [get_bd_cells util_vector_logic_0]
set_property name or2 [get_bd_cells util_vector_logic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:MUX4T1_32:1.0 MUX4T1_32_0
endgroup
set_property location {3 915 119} [get_bd_cells MUX4T1_32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {3 896 266} [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_TO {15} CONFIG.DIN_FROM {19} CONFIG.DIN_FROM {19} CONFIG.DOUT_WIDTH {5}] [get_bd_cells xlslice_0]
set_property name Rs1 [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {Rs1}]
set_property location {3 945 416} [get_bd_cells Rs2]
set_property -dict [list CONFIG.DIN_TO {20} CONFIG.DIN_FROM {24} CONFIG.DIN_FROM {24} CONFIG.DOUT_WIDTH {5}] [get_bd_cells Rs2]
copy_bd_objs /  [get_bd_cells {Rs1}]
set_property location {3 936 517} [get_bd_cells Rs3]
set_property -dict [list CONFIG.DIN_TO {7} CONFIG.DIN_FROM {11} CONFIG.DIN_FROM {11}] [get_bd_cells Rs3]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:MUX2T1_32:1.0 MUX2T1_32_0
endgroup
set_property location {3.5 1175 -241} [get_bd_cells MUX2T1_32_0]
set_property location {4 1166 -213} [get_bd_cells MUX2T1_32_0]
copy_bd_objs /  [get_bd_cells {MUX4T1_32_0}]
set_property location {4.5 1363 -237} [get_bd_cells MUX4T1_32_1]
set_property location {5 1363 -398} [get_bd_cells MUX4T1_32_1]
copy_bd_objs /  [get_bd_cells {MUX2T1_32_0}]
set_property location {5 1313 -93} [get_bd_cells MUX2T1_32_1]
set_property location {3 921 -165} [get_bd_cells or2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:regs:1.0 regs_0
endgroup
set_property location {5 1376 476} [get_bd_cells regs_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {5.5 1623 -338} [get_bd_cells xlconstant_0]
set_property location {6.5 1651 -356} [get_bd_cells xlconstant_0]
set_property name VCC [get_bd_cells xlconstant_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:REG32:1.0 REG32_0
endgroup
set_property location {6 1673 -216} [get_bd_cells REG32_0]
set_property location {6 1662 -192} [get_bd_cells REG32_0]
set_property name PC [get_bd_cells REG32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ALU:1.0 ALU_0
endgroup
set_property location {6 1595 35} [get_bd_cells ALU_0]
save_bd_design
set_property location {2 495 -482} [get_bd_cells PC4]
set_property location {2 516 -347} [get_bd_cells AND3]
set_property location {2 510 -211} [get_bd_cells AND2]
set_property location {2 489 -72} [get_bd_cells AND2]
set_property location {5 1384 -24} [get_bd_cells MUX2T1_32_1]
connect_bd_net [get_bd_pins not1/Op1] [get_bd_pins ALU_0/zero]
connect_bd_net [get_bd_pins AND3/Op2] [get_bd_pins ALU_0/zero]
startgroup
make_bd_pins_external  [get_bd_pins AND3/Op1]
endgroup
save_bd_design
set_property name Branch [get_bd_ports Op1_0]
connect_bd_net [get_bd_pins not1/Res] [get_bd_pins AND2/Op1]
startgroup
make_bd_pins_external  [get_bd_pins AND2/Op2]
endgroup
set_property name BranchN [get_bd_ports Op2_0]
startgroup
make_bd_pins_external  [get_bd_pins ImmGen_0/ImmSel]
endgroup
set_property name ImmSel [get_bd_ports ImmSel_0]
startgroup
make_bd_pins_external  [get_bd_pins ImmGen_0/inst_field]
endgroup
set_property name inst_field [get_bd_ports inst_field_0]
connect_bd_net [get_bd_pins PC4/dout] [get_bd_pins add_32_0/a]
set_property location {2 495 -461} [get_bd_cells PC4]
connect_bd_net [get_bd_pins add_32_0/b] [get_bd_pins add_32_1/a]
connect_bd_net [get_bd_pins add_32_1/b] [get_bd_pins ImmGen_0/Imm_out]
connect_bd_net [get_bd_pins AND3/Res] [get_bd_pins or2/Op1]
connect_bd_net [get_bd_pins AND2/Res] [get_bd_pins or2/Op2]
set_property location {3 852 -80} [get_bd_cells or2]
startgroup
make_bd_pins_external  [get_bd_pins MUX4T1_32_0/s]
endgroup
set_property name MemtoReg [get_bd_ports s_0]
connect_bd_net [get_bd_pins MUX4T1_32_0/I0] [get_bd_pins ALU_0/res]
startgroup
make_bd_pins_external  [get_bd_pins MUX4T1_32_0/I1]
endgroup
set_property name Data_in [get_bd_ports I1_0]
startgroup
connect_bd_net [get_bd_pins add_32_0/c] [get_bd_pins MUX4T1_32_0/I2]
endgroup
connect_bd_net [get_bd_pins ImmGen_0/Imm_out] [get_bd_pins MUX4T1_32_0/I3]
connect_bd_net [get_bd_ports inst_field] [get_bd_pins Rs1/Din]
connect_bd_net [get_bd_ports inst_field] [get_bd_pins Rs2/Din]
connect_bd_net [get_bd_ports inst_field] [get_bd_pins Rs3/Din]
startgroup
make_bd_pins_external  [get_bd_pins regs_0/clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins regs_0/rst]
endgroup
set_property name clk [get_bd_ports clk_0]
set_property name rst [get_bd_ports rst_0]
startgroup
make_bd_pins_external  [get_bd_pins regs_0/RegWrite]
endgroup
set_property name RegWrite [get_bd_ports RegWrite_0]
connect_bd_net [get_bd_pins Rs1/Dout] [get_bd_pins regs_0/Rs1_addr]
connect_bd_net [get_bd_pins Rs2/Dout] [get_bd_pins regs_0/Rs2_addr]
connect_bd_net [get_bd_pins Rs3/Dout] [get_bd_pins regs_0/Wt_addr]
connect_bd_net [get_bd_pins regs_0/Wt_data] [get_bd_pins MUX4T1_32_0/o]
connect_bd_net [get_bd_pins or2/Res] [get_bd_pins MUX2T1_32_0/s]
connect_bd_net [get_bd_pins add_32_1/c] [get_bd_pins MUX2T1_32_0/I1]
connect_bd_net [get_bd_pins MUX2T1_32_0/I0] [get_bd_pins add_32_0/c]
connect_bd_net [get_bd_pins MUX2T1_32_0/o] [get_bd_pins MUX4T1_32_1/I0]
connect_bd_net [get_bd_pins MUX2T1_32_0/o] [get_bd_pins MUX4T1_32_1/I3]
connect_bd_net [get_bd_pins MUX4T1_32_1/I2] [get_bd_pins ALU_0/res]
startgroup
make_bd_pins_external  [get_bd_cells ALU_0]
make_bd_intf_pins_external  [get_bd_cells ALU_0]
endgroup
undo
delete_bd_objs [get_bd_nets ALU_0_res]
startgroup
make_bd_pins_external  [get_bd_pins ALU_0/res]
endgroup
set_property name ALU_out [get_bd_ports res_0]
startgroup
make_bd_pins_external  [get_bd_pins PC/Q]
endgroup
set_property name PC_out [get_bd_ports Q_0]
startgroup
make_bd_pins_external  [get_bd_pins regs_0/Rs2_data]
endgroup
set_property name Data_out [get_bd_ports Rs2_data_0]
startgroup
connect_bd_net [get_bd_pins regs_0/Rs1_data] [get_bd_pins ALU_0/A]
endgroup
connect_bd_net [get_bd_pins ALU_0/res] [get_bd_pins MUX4T1_32_1/I2]
connect_bd_net [get_bd_pins ALU_0/res] [get_bd_pins MUX4T1_32_0/I0]
connect_bd_net [get_bd_pins MUX4T1_32_1/I1] [get_bd_pins add_32_1/c]
startgroup
make_bd_pins_external  [get_bd_pins MUX4T1_32_1/s]
endgroup
set_property name Jump [get_bd_ports s_0]
connect_bd_net [get_bd_pins MUX4T1_32_1/o] [get_bd_pins PC/D]
startgroup
make_bd_pins_external  [get_bd_pins MUX2T1_32_1/s]
endgroup
set_property name ALUSrc_B [get_bd_ports s_0]
connect_bd_net [get_bd_pins MUX2T1_32_1/I0] [get_bd_pins regs_0/Rs2_data]
connect_bd_net [get_bd_pins MUX2T1_32_1/I1] [get_bd_pins ImmGen_0/Imm_out]
set_property location {5 1375 519} [get_bd_cells regs_0]
connect_bd_net [get_bd_pins MUX2T1_32_1/o] [get_bd_pins ALU_0/B]
startgroup
make_bd_pins_external  [get_bd_pins ALU_0/ALU_operation]
endgroup
set_property name ALU_Control [get_bd_ports ALU_operation_0]
connect_bd_net [get_bd_ports clk] [get_bd_pins PC/clk]
startgroup
connect_bd_net [get_bd_ports rst] [get_bd_pins PC/rst]
endgroup
connect_bd_net [get_bd_pins VCC/dout] [get_bd_pins PC/CE]
startgroup
make_bd_pins_external  [get_bd_cells regs_0]
make_bd_intf_pins_external  [get_bd_cells regs_0]
endgroup
set_property name x0 [get_bd_ports x0_0]
set_property name ra [get_bd_ports ra_0]
set_property name sp [get_bd_ports sp_0]
set_property name gp [get_bd_ports gp_0]
set_property name tp [get_bd_ports tp_0]
set_property name t0 [get_bd_ports t0_0]
set_property name t1 [get_bd_ports t1_0]
set_property name t2 [get_bd_ports t2_0]
set_property name s0 [get_bd_ports s0_0]
set_property name s1 [get_bd_ports s1_0]
set_property name a0 [get_bd_ports a0_0]
set_property name a1 [get_bd_ports a1_0]
set_property name a2 [get_bd_ports a2_0]
set_property name a3 [get_bd_ports a3_0]
set_property name a4 [get_bd_ports a4_0]
set_property name a5 [get_bd_ports a5_0]
set_property name a6 [get_bd_ports a6_0]
set_property name a7 [get_bd_ports a7_0]
set_property name s2 [get_bd_ports s2_0]
set_property name s3 [get_bd_ports s3_0]
set_property name s4 [get_bd_ports s4_0]
set_property name s5 [get_bd_ports s5_0]
set_property name s6 [get_bd_ports s6_0]
set_property name s7 [get_bd_ports s7_0]
set_property name s8 [get_bd_ports s8_0]
set_property name s9 [get_bd_ports s9_0]
set_property name s10 [get_bd_ports s10_0]
set_property name s11 [get_bd_ports s11_0]
set_property name t3 [get_bd_ports t3_0]
set_property name t4 [get_bd_ports t4_0]
set_property name t5 [get_bd_ports t5_0]
set_property name t6 [get_bd_ports t6_0]
regenerate_bd_layout
undo
validate_bd_design
connect_bd_net [get_bd_pins PC/Q] [get_bd_pins add_32_0/b]
validate_bd_design
save_bd_design
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd}
close_sim
close_project
open_project D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/vivado/OExp02-IP2SOC/COE/COE/I_mem_basic.coe}] [get_bd_cells U2]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
open_bd_design {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/vivado/OExp02-IP2SOC/COE/COE/D_mem.coe}] [get_bd_cells U3]
endgroup
save_bd_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
open_project D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.xpr
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
current_project OExp02-IP2SOC
current_project OExp02-IP2SOC(2)
open_bd_design {D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/vivado/OExp02-IP2SOC/COE/COE/I_mem_basic.coe}] [get_bd_cells U2]
endgroup
validate_bd_design
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_project D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.xpr
current_project OExp02-IP2SOC
close_project
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd}
validate_bd_design -force
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:\ISE\vivado\OExp02-IP2SOC\OExp02-IP2SOC.runs\impl_1\CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
import_files -norecurse D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top SCPU_ctrl [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
current_project OExp02-IP2SOC(2)
close_project
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd}
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/Controller -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/Controller/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/Controller d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/Controller/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ALU [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ImmGen [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP
report_ip_status -name ip_status 
upgrade_ip [get_ips  {datapath_ALU_0_0 datapath_ImmGen_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {datapath_ALU_0_0 datapath_ImmGen_0_0}] -no_script -sync -force -quiet
set_property synth_checkpoint_mode Singular [get_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd]
generate_target all [get_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd]
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd]
launch_runs -jobs 4 datapath_synth_1
export_simulation -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd] -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -srcset datapath -vlnv xilinx.com:user:ImmGen:1.0 [get_ips  datapath_ImmGen_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips datapath_ImmGen_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd]
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd] -no_script -sync -force -quiet
reset_run datapath_synth_1
launch_runs -jobs 4 datapath_synth_1
export_simulation -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd] -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd}
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SCPU_ctrl:1.0 SCPU_ctrl_0
endgroup
save_bd_design
make_wrapper -files [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd] -top
add_files -norecurse D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/hdl/datapath_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top datapath_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more d:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more/component.xml
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP} [current_project]
update_ip_catalog
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:datapath_wrapper:1.0 datapath_wrapper_0
endgroup
set_property location {2.5 787 301} [get_bd_cells datapath_wrapper_0]
set_property location {2 737 465} [get_bd_cells datapath_wrapper_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_TO {2} CONFIG.DIN_FROM {6} CONFIG.DIN_FROM {6} CONFIG.DOUT_WIDTH {5}] [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
set_property location {1 125 -9} [get_bd_cells xlslice_1]
set_property -dict [list CONFIG.DIN_TO {12} CONFIG.DIN_FROM {14} CONFIG.DIN_FROM {14} CONFIG.DOUT_WIDTH {3}] [get_bd_cells xlslice_1]
copy_bd_objs /  [get_bd_cells {xlslice_1}]
set_property location {1 125 127} [get_bd_cells xlslice_2]
set_property -dict [list CONFIG.DIN_TO {30} CONFIG.DIN_FROM {30} CONFIG.DIN_FROM {30} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_2]
set_property name inst6_2 [get_bd_cells xlslice_0]
set_property name inst14_12 [get_bd_cells xlslice_1]
set_property name inst30 [get_bd_cells xlslice_2]
connect_bd_net [get_bd_pins inst30/Dout] [get_bd_pins SCPU_ctrl_0/Fun7]
connect_bd_net [get_bd_pins inst14_12/Dout] [get_bd_pins SCPU_ctrl_0/Fun3]
connect_bd_net [get_bd_pins inst6_2/Dout] [get_bd_pins SCPU_ctrl_0/OPcode]
startgroup
make_bd_pins_external  [get_bd_pins SCPU_ctrl_0/MIO_ready]
endgroup
set_property name MIO_ready [get_bd_ports MIO_ready_0]
startgroup
make_bd_pins_external  [get_bd_pins datapath_wrapper_0/Data_in]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins datapath_wrapper_0/clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins datapath_wrapper_0/rst]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins datapath_wrapper_0/inst_field]
endgroup
set_property name inst_in [get_bd_ports inst_field_0]
set_property name clk [get_bd_ports clk_0]
set_property name rst [get_bd_ports rst_0]
set_property name Data_in [get_bd_ports Data_in_0]
set_property location {1.5 407 -13} [get_bd_cells SCPU_ctrl_0]
connect_bd_net [get_bd_pins SCPU_ctrl_0/ImmSel] [get_bd_pins datapath_wrapper_0/ImmSel]
connect_bd_net [get_bd_pins SCPU_ctrl_0/ALUSrc_B] [get_bd_pins datapath_wrapper_0/ALUSrc_B]
connect_bd_net [get_bd_pins SCPU_ctrl_0/MemtoReg] [get_bd_pins datapath_wrapper_0/MemtoReg]
connect_bd_net [get_bd_pins SCPU_ctrl_0/Jump] [get_bd_pins datapath_wrapper_0/Jump]
connect_bd_net [get_bd_pins SCPU_ctrl_0/Branch] [get_bd_pins datapath_wrapper_0/Branch]
connect_bd_net [get_bd_pins SCPU_ctrl_0/BranchN] [get_bd_pins datapath_wrapper_0/BranchN]
connect_bd_net [get_bd_pins SCPU_ctrl_0/RegWrite] [get_bd_pins datapath_wrapper_0/RegWrite]
startgroup
make_bd_pins_external  [get_bd_pins SCPU_ctrl_0/MemRW]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SCPU_ctrl_0/CPU_MIO]
endgroup
connect_bd_net [get_bd_pins SCPU_ctrl_0/ALU_Control] [get_bd_pins datapath_wrapper_0/ALU_Control]
startgroup
make_bd_pins_external  [get_bd_cells datapath_wrapper_0]
make_bd_intf_pins_external  [get_bd_cells datapath_wrapper_0]
endgroup
set_property name Addr_out [get_bd_ports ALU_out_0]
set_property name Data_out [get_bd_ports Data_out_0]
set_property name PC_out [get_bd_ports PC_out_0]
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd}
report_ip_status -name ip_status 
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top SCPU_ctrl [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/Controller -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/Controller/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/Controller d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/Controller/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:SCPU_ctrl:1.0 [get_ips  IP2CPU_SCPU_ctrl_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips IP2CPU_SCPU_ctrl_0_0] -no_script -sync -force -quiet
set_property synth_checkpoint_mode None [get_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd]
generate_target all [get_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd]
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd] -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
set_property name MemRW [get_bd_ports MemRW_0]
set_property name CPU_MIO [get_bd_ports CPU_MIO_0]
set_property name a0 [get_bd_ports a0_0]
set_property name a1 [get_bd_ports a1_0]
set_property name a2 [get_bd_ports a2_0]
set_property name a3 [get_bd_ports a3_0]
set_property name a4 [get_bd_ports a4_0]
set_property name a5 [get_bd_ports a5_0]
set_property name a6 [get_bd_ports a6_0]
set_property name a7 [get_bd_ports a7_0]
set_property name gp [get_bd_ports gp_0]
set_property name ra [get_bd_ports ra_0]
set_property name s0 [get_bd_ports s0_0]
set_property name s1 [get_bd_ports s1_0]
set_property name s10 [get_bd_ports s10_0]
set_property name s11 [get_bd_ports s11_0]
set_property name s2 [get_bd_ports s2_0]
set_property name s3 [get_bd_ports s3_0]
set_property name s4 [get_bd_ports s4_0]
set_property name s5 [get_bd_ports s5_0]
set_property name s6 [get_bd_ports s6_0]
set_property name s7 [get_bd_ports s7_0]
set_property name s8 [get_bd_ports s8_0]
set_property name s9 [get_bd_ports s9_0]
set_property name sp [get_bd_ports sp_0]
set_property name t0 [get_bd_ports t0_0]
set_property name t1 [get_bd_ports t1_0]
set_property name t2 [get_bd_ports t2_0]
set_property name t3 [get_bd_ports t3_0]
set_property name t4 [get_bd_ports t4_0]
set_property name t5 [get_bd_ports t5_0]
set_property name t6 [get_bd_ports t6_0]
set_property name tp [get_bd_ports tp_0]
set_property name x0 [get_bd_ports x0_0]
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd] -top
add_files -norecurse D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/hdl/IP2CPU_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top IP2CPU_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ALU [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
report_ip_status -name ip_status 
upgrade_ip -srcset datapath -vlnv xilinx.com:user:ALU:1.0 [get_ips  datapath_ALU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips datapath_ALU_0_0] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset datapath] D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd]
set_property synth_checkpoint_mode None [get_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd]
generate_target all [get_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd]
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd] -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
reset_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top IP2CPU_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/cpu_more -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/cpu_more/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/cpu_more d:/ISE/vivado/OExp04/OExp04-ExtSCPU/cpu_more/component.xml
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/OExp04-ExtSCPU/cpu_more d:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP} [current_project]
update_ip_catalog
report_ip_status -name ip_status 
open_project D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.xpr
current_project OExp04-ExtSCPU
close_project
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:IP2CPU_wrapper:1.0 [get_ips  CSSTE_IP2CPU_wrapper_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips CSSTE_IP2CPU_wrapper_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
validate_bd_design -force
connect_bd_net [get_bd_pins IP2CPU_wrapper_0/Addr_out] [get_bd_pins U5/data4]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
