m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim
vspipll_altpll
!s110 1429274965
!i10b 1
!s100 DQ2AAYYdN]AKRnNeK`0YU0
IC`S?nzE5lzSl5@kfbQR3z1
V`JN@9S9cnhjKRR_L]QIcM3
R0
w1429186890
8C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v
FC:/Users/Greg/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v
L0 30
OV;L;10.3c;59
r1
!s85 0
31
!s108 1429274965.157000
!s107 C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Greg/GitHub/FPGA/Codes/submarines/db|C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/Greg/GitHub/FPGA/Codes/submarines/db
Evga
w1429274827
DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
8C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd
FC:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd
l0
L7
VAf@c=Ck>P_OjeA@m_jj^`1
!s100 Fd]K`:Y]<Q6GPTM<52DF]3
OV;C;10.3c;59
31
!s110 1429274966
!i10b 1
!s108 1429274965.843000
!s90 -reportprogress|300|-93|-work|work|C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd|
!s107 C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd|
!i113 1
o-93 -work work
tExplicit 1
