

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_VITIS_LOOP_205_1'
================================================================
* Date:           Tue Dec 17 15:07:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.966 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9002|     9002|  90.020 us|  90.020 us|  9002|  9002|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_205_1  |     9000|     9000|         2|          1|          1|  9000|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.98>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %global_training_set, void @empty_2, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_4 = load i14 %i" [digitrec.cpp:205]   --->   Operation 9 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "%icmp_ln205 = icmp_eq  i14 %i_4, i14 9000" [digitrec.cpp:205]   --->   Operation 10 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9000, i64 9000, i64 9000"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.76ns)   --->   "%add_ln205 = add i14 %i_4, i14 1" [digitrec.cpp:205]   --->   Operation 12 'add' 'add_ln205' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %for.inc.split, void %cleanup.loopexit15.exitStub" [digitrec.cpp:205]   --->   Operation 13 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i14 %i_4" [digitrec.cpp:205]   --->   Operation 14 'zext' 'zext_ln205' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%global_training_set_addr = getelementptr i256 %global_training_set, i64 0, i64 %zext_ln205" [digitrec.cpp:207]   --->   Operation 15 'getelementptr' 'global_training_set_addr' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.98ns)   --->   "%global_training_set_load = load i14 %global_training_set_addr" [digitrec.cpp:207]   --->   Operation 16 'load' 'global_training_set_load' <Predicate = (!icmp_ln205)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9000> <RAM>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln205 = store i14 %add_ln205, i14 %i" [digitrec.cpp:205]   --->   Operation 17 'store' 'store_ln205' <Predicate = (!icmp_ln205)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln205)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.96>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln206 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [digitrec.cpp:206]   --->   Operation 18 'specpipeline' 'specpipeline_ln206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [digitrec.cpp:205]   --->   Operation 19 'specloopname' 'specloopname_ln205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%training_set_V_addr = getelementptr i256 %training_set_V, i64 0, i64 %zext_ln205" [digitrec.cpp:207]   --->   Operation 20 'getelementptr' 'training_set_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (2.98ns)   --->   "%global_training_set_load = load i14 %global_training_set_addr" [digitrec.cpp:207]   --->   Operation 21 'load' 'global_training_set_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9000> <RAM>
ST_2 : Operation 22 [1/1] (2.98ns)   --->   "%store_ln207 = store i256 %global_training_set_load, i15 %training_set_V_addr" [digitrec.cpp:207]   --->   Operation 22 'store' 'store_ln207' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 18000> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln205 = br void %for.inc" [digitrec.cpp:205]   --->   Operation 23 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.98ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', digitrec.cpp:205) on local variable 'i' [8]  (0 ns)
	'getelementptr' operation ('global_training_set_addr', digitrec.cpp:207) [18]  (0 ns)
	'load' operation ('global_training_set_load', digitrec.cpp:207) on array 'global_training_set' [19]  (2.98 ns)

 <State 2>: 5.97ns
The critical path consists of the following:
	'load' operation ('global_training_set_load', digitrec.cpp:207) on array 'global_training_set' [19]  (2.98 ns)
	'store' operation ('store_ln207', digitrec.cpp:207) of variable 'global_training_set_load', digitrec.cpp:207 on array 'training_set_V' [20]  (2.98 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
