From 1db1435b9e9b3f986050ee309fbad1c0a8e7771f Mon Sep 17 00:00:00 2001
From: Armbian Builder <support@armbian.com>
Date: Fri, 23 Jan 2026 18:55:33 +0000
Subject: [PATCH] Add BSP support files 70a279d673

---
 Makefile                                      |    4 +
 arch/arm64/boot/dts/allwinner/sun55iw3p1.dtsi | 5632 +++++++++++++++++
 .../boot/dts/allwinner/sun60iw2p1-cpu-vf.dtsi | 2176 +++++++
 arch/arm64/boot/dts/allwinner/sun60iw2p1.dtsi | 5068 +++++++++++++++
 arch/arm64/boot/dts/allwinner/sun65iw1p1.dtsi |  328 +
 include/dt-bindings/clock/sun20iw5-aon-ccu.h  |   43 +
 include/dt-bindings/clock/sun20iw5-app-ccu.h  |  110 +
 include/dt-bindings/clock/sun50i-a100-ccu.h   |    3 +-
 include/dt-bindings/clock/sun50i-a100-r-ccu.h |    3 +-
 include/dt-bindings/clock/sun50iw10-ccu.h     |  159 +
 include/dt-bindings/clock/sun50iw10-r-ccu.h   |   26 +
 include/dt-bindings/clock/sun50iw10-rtc.h     |   16 +
 include/dt-bindings/clock/sun50iw12-ccu.h     |  146 +
 include/dt-bindings/clock/sun50iw12-r-ccu.h   |   33 +
 include/dt-bindings/clock/sun50iw12-rtc.h     |   16 +
 include/dt-bindings/clock/sun50iw9-ccu-rtc.h  |   16 +
 include/dt-bindings/clock/sun50iw9-ccu.h      |  151 +
 include/dt-bindings/clock/sun50iw9-r-ccu.h    |   20 +
 include/dt-bindings/clock/sun55iw3-ccu.h      |  207 +
 .../dt-bindings/clock/sun55iw3-displl-ccu.h   |   19 +
 include/dt-bindings/clock/sun55iw3-mcu-ccu.h  |   58 +
 include/dt-bindings/clock/sun55iw3-r-ccu.h    |   40 +
 include/dt-bindings/clock/sun55iw3-rtc.h      |   24 +
 include/dt-bindings/clock/sun55iw5-ccu.h      |  151 +
 include/dt-bindings/clock/sun55iw5-r-ccu.h    |   40 +
 include/dt-bindings/clock/sun55iw5-rtc.h      |   24 +
 include/dt-bindings/clock/sun55iw6-ccu.h      |  227 +
 include/dt-bindings/clock/sun55iw6-r-ccu.h    |   41 +
 include/dt-bindings/clock/sun55iw6-rtc.h      |   24 +
 include/dt-bindings/clock/sun60iw1-ccu.h      |  256 +
 include/dt-bindings/clock/sun60iw1-dsp-ccu.h  |   49 +
 include/dt-bindings/clock/sun60iw1-r-ccu.h    |   41 +
 include/dt-bindings/clock/sun60iw1-rtc.h      |   23 +
 include/dt-bindings/clock/sun60iw2-ccu.h      |  336 +
 .../dt-bindings/clock/sun60iw2-cpupll-ccu.h   |   18 +
 include/dt-bindings/clock/sun60iw2-r-ccu.h    |   49 +
 include/dt-bindings/clock/sun60iw2-rtc.h      |   26 +
 include/dt-bindings/clock/sun65iw1-ccu.h      |  188 +
 include/dt-bindings/clock/sun65iw1-r-ccu.h    |   37 +
 include/dt-bindings/clock/sun65iw1-rtc.h      |   23 +
 include/dt-bindings/clock/sun8iw11-ccu.h      |  182 +
 include/dt-bindings/clock/sun8iw18-ccu.h      |   87 +
 include/dt-bindings/clock/sun8iw18-rtc.h      |   16 +
 include/dt-bindings/clock/sun8iw20-ccu.h      |  161 +
 include/dt-bindings/clock/sun8iw20-r-ccu.h    |   22 +
 include/dt-bindings/clock/sun8iw20-rtc.h      |   22 +
 include/dt-bindings/clock/sun8iw21-ccu.h      |  139 +
 include/dt-bindings/clock/sun8iw21-r-ccu.h    |   16 +
 include/dt-bindings/clock/sun8iw21-rtc.h      |   24 +
 include/dt-bindings/clock/sunxi-ccu.h         |   41 +
 include/dt-bindings/clock/sunxi-clk.h         |   18 +
 include/dt-bindings/display/lcd_command.h     |   48 +
 include/dt-bindings/display/sunxi-lcd.h       |   33 +
 include/dt-bindings/gpio/sun4i-gpio.h         |   28 +
 .../dt-bindings/gpio/sun55iw3-share-irq-dt.h  |   99 +
 include/dt-bindings/gpio/sun8iw21-share-irq.h |   54 +
 include/dt-bindings/power/a523-power.h        |   18 +
 include/dt-bindings/power/r528-power.h        |    9 +
 include/dt-bindings/power/sun60iw2-power.h    |   17 +
 include/dt-bindings/power/tv303-power.h       |   11 +
 include/dt-bindings/power/v851-power.h        |    9 +
 include/dt-bindings/power/v853-power.h        |    9 +
 include/dt-bindings/reset/sun20iw5-aon-ccu.h  |   12 +
 include/dt-bindings/reset/sun20iw5-app-ccu.h  |   67 +
 include/dt-bindings/reset/sun50i-a100-ccu.h   |    3 +-
 include/dt-bindings/reset/sun50i-a100-r-ccu.h |    3 +-
 include/dt-bindings/reset/sun50iw10-ccu.h     |   79 +
 include/dt-bindings/reset/sun50iw10-r-ccu.h   |   19 +
 include/dt-bindings/reset/sun50iw12-ccu.h     |   69 +
 include/dt-bindings/reset/sun50iw12-r-ccu.h   |   23 +
 include/dt-bindings/reset/sun50iw9-ccu.h      |   77 +
 include/dt-bindings/reset/sun50iw9-r-ccu.h    |   14 +
 include/dt-bindings/reset/sun55iw3-ccu.h      |   88 +
 include/dt-bindings/reset/sun55iw3-mcu-ccu.h  |   31 +
 include/dt-bindings/reset/sun55iw3-r-ccu.h    |   27 +
 include/dt-bindings/reset/sun55iw5-ccu.h      |   60 +
 include/dt-bindings/reset/sun55iw5-r-ccu.h    |   24 +
 include/dt-bindings/reset/sun55iw6-ccu.h      |  120 +
 include/dt-bindings/reset/sun55iw6-r-ccu.h    |   23 +
 include/dt-bindings/reset/sun60iw1-ccu.h      |  155 +
 include/dt-bindings/reset/sun60iw1-dsp-ccu.h  |   30 +
 include/dt-bindings/reset/sun60iw1-r-ccu.h    |   25 +
 include/dt-bindings/reset/sun60iw2-ccu.h      |  131 +
 include/dt-bindings/reset/sun60iw2-r-ccu.h    |   25 +
 include/dt-bindings/reset/sun65iw1-ccu.h      |   86 +
 include/dt-bindings/reset/sun65iw1-r-ccu.h    |   24 +
 include/dt-bindings/reset/sun8iw11-ccu.h      |   90 +
 include/dt-bindings/reset/sun8iw18-ccu.h      |   51 +
 include/dt-bindings/reset/sun8iw20-ccu.h      |   79 +
 include/dt-bindings/reset/sun8iw20-r-ccu.h    |   17 +
 include/dt-bindings/reset/sun8iw21-ccu.h      |   60 +
 include/dt-bindings/reset/sun8iw21-r-ccu.h    |   14 +
 include/dt-bindings/spi/sunxi-spi.h           |   18 +
 93 files changed, 18454 insertions(+), 4 deletions(-)
 create mode 100644 arch/arm64/boot/dts/allwinner/sun55iw3p1.dtsi
 create mode 100644 arch/arm64/boot/dts/allwinner/sun60iw2p1-cpu-vf.dtsi
 create mode 100644 arch/arm64/boot/dts/allwinner/sun60iw2p1.dtsi
 create mode 100644 arch/arm64/boot/dts/allwinner/sun65iw1p1.dtsi
 create mode 100644 include/dt-bindings/clock/sun20iw5-aon-ccu.h
 create mode 100644 include/dt-bindings/clock/sun20iw5-app-ccu.h
 create mode 100644 include/dt-bindings/clock/sun50iw10-ccu.h
 create mode 100644 include/dt-bindings/clock/sun50iw10-r-ccu.h
 create mode 100644 include/dt-bindings/clock/sun50iw10-rtc.h
 create mode 100644 include/dt-bindings/clock/sun50iw12-ccu.h
 create mode 100644 include/dt-bindings/clock/sun50iw12-r-ccu.h
 create mode 100644 include/dt-bindings/clock/sun50iw12-rtc.h
 create mode 100644 include/dt-bindings/clock/sun50iw9-ccu-rtc.h
 create mode 100644 include/dt-bindings/clock/sun50iw9-ccu.h
 create mode 100644 include/dt-bindings/clock/sun50iw9-r-ccu.h
 create mode 100644 include/dt-bindings/clock/sun55iw3-ccu.h
 create mode 100644 include/dt-bindings/clock/sun55iw3-displl-ccu.h
 create mode 100644 include/dt-bindings/clock/sun55iw3-mcu-ccu.h
 create mode 100644 include/dt-bindings/clock/sun55iw3-r-ccu.h
 create mode 100644 include/dt-bindings/clock/sun55iw3-rtc.h
 create mode 100644 include/dt-bindings/clock/sun55iw5-ccu.h
 create mode 100644 include/dt-bindings/clock/sun55iw5-r-ccu.h
 create mode 100644 include/dt-bindings/clock/sun55iw5-rtc.h
 create mode 100644 include/dt-bindings/clock/sun55iw6-ccu.h
 create mode 100644 include/dt-bindings/clock/sun55iw6-r-ccu.h
 create mode 100644 include/dt-bindings/clock/sun55iw6-rtc.h
 create mode 100644 include/dt-bindings/clock/sun60iw1-ccu.h
 create mode 100644 include/dt-bindings/clock/sun60iw1-dsp-ccu.h
 create mode 100644 include/dt-bindings/clock/sun60iw1-r-ccu.h
 create mode 100644 include/dt-bindings/clock/sun60iw1-rtc.h
 create mode 100644 include/dt-bindings/clock/sun60iw2-ccu.h
 create mode 100644 include/dt-bindings/clock/sun60iw2-cpupll-ccu.h
 create mode 100644 include/dt-bindings/clock/sun60iw2-r-ccu.h
 create mode 100644 include/dt-bindings/clock/sun60iw2-rtc.h
 create mode 100644 include/dt-bindings/clock/sun65iw1-ccu.h
 create mode 100644 include/dt-bindings/clock/sun65iw1-r-ccu.h
 create mode 100644 include/dt-bindings/clock/sun65iw1-rtc.h
 create mode 100644 include/dt-bindings/clock/sun8iw11-ccu.h
 create mode 100644 include/dt-bindings/clock/sun8iw18-ccu.h
 create mode 100644 include/dt-bindings/clock/sun8iw18-rtc.h
 create mode 100644 include/dt-bindings/clock/sun8iw20-ccu.h
 create mode 100644 include/dt-bindings/clock/sun8iw20-r-ccu.h
 create mode 100644 include/dt-bindings/clock/sun8iw20-rtc.h
 create mode 100644 include/dt-bindings/clock/sun8iw21-ccu.h
 create mode 100644 include/dt-bindings/clock/sun8iw21-r-ccu.h
 create mode 100644 include/dt-bindings/clock/sun8iw21-rtc.h
 create mode 100644 include/dt-bindings/clock/sunxi-ccu.h
 create mode 100644 include/dt-bindings/clock/sunxi-clk.h
 create mode 100644 include/dt-bindings/display/lcd_command.h
 create mode 100644 include/dt-bindings/display/sunxi-lcd.h
 create mode 100644 include/dt-bindings/gpio/sun4i-gpio.h
 create mode 100644 include/dt-bindings/gpio/sun55iw3-share-irq-dt.h
 create mode 100644 include/dt-bindings/gpio/sun8iw21-share-irq.h
 create mode 100644 include/dt-bindings/power/a523-power.h
 create mode 100644 include/dt-bindings/power/r528-power.h
 create mode 100644 include/dt-bindings/power/sun60iw2-power.h
 create mode 100644 include/dt-bindings/power/tv303-power.h
 create mode 100644 include/dt-bindings/power/v851-power.h
 create mode 100644 include/dt-bindings/power/v853-power.h
 create mode 100644 include/dt-bindings/reset/sun20iw5-aon-ccu.h
 create mode 100644 include/dt-bindings/reset/sun20iw5-app-ccu.h
 create mode 100644 include/dt-bindings/reset/sun50iw10-ccu.h
 create mode 100644 include/dt-bindings/reset/sun50iw10-r-ccu.h
 create mode 100644 include/dt-bindings/reset/sun50iw12-ccu.h
 create mode 100644 include/dt-bindings/reset/sun50iw12-r-ccu.h
 create mode 100644 include/dt-bindings/reset/sun50iw9-ccu.h
 create mode 100644 include/dt-bindings/reset/sun50iw9-r-ccu.h
 create mode 100644 include/dt-bindings/reset/sun55iw3-ccu.h
 create mode 100644 include/dt-bindings/reset/sun55iw3-mcu-ccu.h
 create mode 100644 include/dt-bindings/reset/sun55iw3-r-ccu.h
 create mode 100644 include/dt-bindings/reset/sun55iw5-ccu.h
 create mode 100644 include/dt-bindings/reset/sun55iw5-r-ccu.h
 create mode 100644 include/dt-bindings/reset/sun55iw6-ccu.h
 create mode 100644 include/dt-bindings/reset/sun55iw6-r-ccu.h
 create mode 100644 include/dt-bindings/reset/sun60iw1-ccu.h
 create mode 100644 include/dt-bindings/reset/sun60iw1-dsp-ccu.h
 create mode 100644 include/dt-bindings/reset/sun60iw1-r-ccu.h
 create mode 100644 include/dt-bindings/reset/sun60iw2-ccu.h
 create mode 100644 include/dt-bindings/reset/sun60iw2-r-ccu.h
 create mode 100644 include/dt-bindings/reset/sun65iw1-ccu.h
 create mode 100644 include/dt-bindings/reset/sun65iw1-r-ccu.h
 create mode 100644 include/dt-bindings/reset/sun8iw11-ccu.h
 create mode 100644 include/dt-bindings/reset/sun8iw18-ccu.h
 create mode 100644 include/dt-bindings/reset/sun8iw20-ccu.h
 create mode 100644 include/dt-bindings/reset/sun8iw20-r-ccu.h
 create mode 100644 include/dt-bindings/reset/sun8iw21-ccu.h
 create mode 100644 include/dt-bindings/reset/sun8iw21-r-ccu.h
 create mode 100644 include/dt-bindings/spi/sunxi-spi.h

diff --git a/Makefile b/Makefile
index 37ae222eccf9..99bfda085df1 100644
--- a/Makefile
+++ b/Makefile
@@ -10,6 +10,10 @@ NAME = PinguÃ¯n Aangedreven
 # More info can be located in ./README
 # Comments in this file are targeted only to the developer, do not
 # expect to learn how to build the kernel reading this file.
+export BSP_TOP := bsp/
+export LICHEE_KERN_DIR := ./
+export KBUILD_DEFCONFIG := bsp.config
+
 
 ifeq ($(filter undefine,$(.FEATURES)),)
 $(error GNU Make >= 3.82 is required. Your Make version is $(MAKE_VERSION))
diff --git a/arch/arm64/boot/dts/allwinner/sun55iw3p1.dtsi b/arch/arm64/boot/dts/allwinner/sun55iw3p1.dtsi
new file mode 100644
index 000000000000..7ac6412cc26b
--- /dev/null
+++ b/arch/arm64/boot/dts/allwinner/sun55iw3p1.dtsi
@@ -0,0 +1,5632 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/*
+ * Copyright (C) 2021 liujuan1@allwinnertech.com
+ */
+
+#include <dt-bindings/clock/sun55iw3-ccu.h>
+#include <dt-bindings/clock/sun55iw3-rtc.h>
+#include <dt-bindings/clock/sun55iw3-r-ccu.h>
+#include <dt-bindings/clock/sun55iw3-mcu-ccu.h>
+#include <dt-bindings/clock/sun55iw3-displl-ccu.h>
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/gpio/sun4i-gpio.h>
+#include <dt-bindings/gpio/sun55iw3-share-irq-dt.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/reset/sun55iw3-ccu.h>
+#include <dt-bindings/reset/sun55iw3-r-ccu.h>
+#include <dt-bindings/reset/sun55iw3-mcu-ccu.h>
+#include <dt-bindings/power/a523-power.h>
+#include <dt-bindings/phy/phy.h>
+#include <dt-bindings/usb/pd.h>
+#include <dt-bindings/thermal/thermal.h>
+#include <dt-bindings/spi/sunxi-spi.h>
+#include <dt-bindings/clock/sunxi-ccu.h>
+#include <dt-bindings/display/sunxi-lcd.h>
+
+/ {
+	model = "sun55iw3";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		serial0 = &uart0;
+		serial1 = &uart1;
+		serial2 = &uart2;
+		serial3 = &uart3;
+		serial4 = &uart4;
+		serial5 = &uart5;
+		serial6 = &uart6;
+		serial7 = &uart7;
+		serial8 = &uart8;
+		serial9 = &uart9;
+		ir0 = &irrx;
+		ir1 = &s_irrx;
+		ir2 = &irtx;
+		pcie = &pcie;
+		gpadc0 = &gpadc0;
+		gpadc1 = &gpadc1;
+		twi0 = &twi0;
+		twi1 = &twi1;
+		twi2 = &twi2;
+		twi3 = &twi3;
+		twi4 = &twi4;
+		twi5 = &twi5;
+		twi6 = &twi6;
+		twi7 = &twi7;
+		twi8 = &twi8;
+		pwm0 = &pwm0;
+		spi0 = &spi0;
+		spi1 = &spi1;
+		spi2 = &spi2;
+		spi3 = &r_spi0;
+		spif0 = &spif0;
+		nand0 = &nand0;
+		ve0 = &ve;
+		ve1 = &ve1;
+		sunxi-mmc0 = &sdc0;
+		sunxi-mmc2 = &sdc2;
+		gmac0 = &gmac0;
+		gmac1 = &gmac1;
+		edp0 = &edp0;
+		nsi0 = &nsi0;
+		npu = &npu;
+	};
+
+	reg_vdd_sys: vdd-sys {
+		compatible = "regulator-fixed";
+		regulator-name = "vdd_sys";
+		regulator-min-microvolt = <900000>;
+		regulator-max-microvolt = <900000>;
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		bl31 {
+			reg = <0x0 0x48000000 0x0 0x01000000>;
+		};
+	};
+
+	firmware {
+		android {
+			compatible = "android,firmware";
+			name = "android";
+			boot_devices = "soc@3000000/4020000.sdmmc,soc@3000000/4022000.sdmmc,soc@3000000";
+			vbmeta {
+				compatible = "android,vbmeta";
+				parts = "vbmeta,vbmeta_system,vbmeta_vendor,boot,init_boot";
+			};
+		};
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	cpus {
+		#address-cells = <2>;
+		#size-cells = <0>;
+
+		cpu0: cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x0>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+			capacity-dmips-mhz = <922>;
+			clocks = <&cpupll_ccu CLK_PLL_CPU1>;
+			operating-points-v2 = <&cluster0_opp_table>;
+			#cooling-cells = <2>;
+			dynamic-power-coefficient = <286>;
+		};
+
+		cpu1: cpu@100 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x100>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+			capacity-dmips-mhz = <922>;
+			clocks = <&cpupll_ccu CLK_PLL_CPU1>;
+			operating-points-v2 = <&cluster0_opp_table>;
+			#cooling-cells = <2>;
+		};
+
+		cpu2: cpu@200 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x200>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+			capacity-dmips-mhz = <922>;
+			clocks = <&cpupll_ccu CLK_PLL_CPU1>;
+			operating-points-v2 = <&cluster0_opp_table>;
+			#cooling-cells = <2>;
+		};
+
+		cpu3: cpu@300 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x300>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+			capacity-dmips-mhz = <922>;
+			clocks = <&cpupll_ccu CLK_PLL_CPU1>;
+			operating-points-v2 = <&cluster0_opp_table>;
+			#cooling-cells = <2>;
+		};
+
+		cpu4: cpu@400 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x400>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+			capacity-dmips-mhz = <1024>;
+			clocks = <&cpupll_ccu CLK_PLL_CPU3>;
+			operating-points-v2 = <&cluster1_opp_table>;
+			#cooling-cells = <2>;
+			dynamic-power-coefficient = <354>;
+		};
+
+		cpu5: cpu@500 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x500>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+			capacity-dmips-mhz = <1024>;
+			clocks = <&cpupll_ccu CLK_PLL_CPU3>;
+			operating-points-v2 = <&cluster1_opp_table>;
+			#cooling-cells = <2>;
+		};
+
+		cpu6: cpu@600 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x600>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+			capacity-dmips-mhz = <1024>;
+			clocks = <&cpupll_ccu CLK_PLL_CPU3>;
+			operating-points-v2 = <&cluster1_opp_table>;
+			#cooling-cells = <2>;
+		};
+
+		cpu7: cpu@700 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x700>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+			capacity-dmips-mhz = <1024>;
+			clocks = <&cpupll_ccu CLK_PLL_CPU3>;
+			operating-points-v2 = <&cluster1_opp_table>;
+			#cooling-cells = <2>;
+		};
+
+		cpu-map {
+			cluster0 {
+				core0 {
+					cpu = <&cpu0>;
+				};
+				core1 {
+					cpu = <&cpu1>;
+				};
+				core2 {
+					cpu = <&cpu2>;
+				};
+				core3 {
+					cpu = <&cpu3>;
+				};
+			};
+
+			cluster1 {
+				core0 {
+					cpu = <&cpu4>;
+				};
+				core1 {
+					cpu = <&cpu5>;
+				};
+				core2 {
+					cpu = <&cpu6>;
+				};
+				core3 {
+					cpu = <&cpu7>;
+				};
+			};
+		};
+
+		idle-states {
+			entry-method = "arm,psci";
+
+			CPU_SLEEP_0: cpu-sleep-0 {
+				compatible = "arm,idle-state";
+				arm,psci-suspend-param = <0x0010000>;
+				entry-latency-us = <46>;
+				exit-latency-us = <59>;
+				min-residency-us = <3570>;
+				local-timer-stop;
+			};
+
+			CLUSTER_SLEEP_0: cluster-sleep-0 {
+				compatible = "arm,idle-state";
+				arm,psci-suspend-param = <0x1010000>;
+				entry-latency-us = <47>;
+				exit-latency-us = <74>;
+				min-residency-us = <5000>;
+				local-timer-stop;
+			};
+		};
+	};
+
+	vf_mapping_table: vf_mapping_table {
+		vf-version = "V0.71";
+		table = <
+			0x00 0x0000
+			0x01 0x0100
+			0x21 0x0102
+			0x02 0x0200
+			0x12 0x0201
+			0x04 0x0300
+			0x14 0x0301
+			0x24 0x0302
+			0x05 0x0400
+			0x06 0x0500
+			0x26 0x0502
+			>;
+	};
+
+	gpu_vf_mapping_table: gpu_vf_mapping_table {
+		table = <
+			0x01 1
+			0x02 2
+			0x12 21
+			0x04 3
+			0x14 31
+			0x05 4
+			0x06 5
+			>;
+	};
+
+	npu_vf_mapping_table: npu_vf_mapping_table {
+		table = <
+			0x01 1
+			0x21 12
+			0x02 2
+			0x12 21
+			0x04 3
+			0x14 31
+			0x24 32
+			0x05 4
+			0x06 5
+			0x26 52
+			>;
+	};
+
+	cluster0_opp_table: cluster0-opp-table {
+		compatible = "allwinner,sun50i-operating-points";
+		opp-shared;
+
+		opp@408000000 {
+			opp-hz = /bits/ 64 <408000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <900000>;
+			opp-microvolt-vf0100 = <900000>;
+			opp-microvolt-vf0102 = <900000>;
+			opp-microvolt-vf0200 = <900000>;
+			opp-microvolt-vf0201 = <900000>;
+			opp-microvolt-vf0300 = <900000>;
+			opp-microvolt-vf0301 = <900000>;
+			opp-microvolt-vf0302 = <900000>;
+			opp-microvolt-vf0400 = <900000>;
+			opp-microvolt-vf0500 = <900000>;
+			opp-microvolt-vf0502 = <900000>;
+		};
+
+		opp@672000000 {
+			opp-hz = /bits/ 64 <672000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <900000>;
+			opp-microvolt-vf0102 = <900000>;
+			opp-microvolt-vf0200 = <900000>;
+			opp-microvolt-vf0201 = <900000>;
+			opp-microvolt-vf0300 = <900000>;
+			opp-microvolt-vf0301 = <900000>;
+			opp-microvolt-vf0302 = <900000>;
+			opp-microvolt-vf0400 = <900000>;
+			opp-microvolt-vf0500 = <900000>;
+			opp-microvolt-vf0502 = <900000>;
+		};
+
+		opp@720000000 {
+			opp-hz = /bits/ 64 <720000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <900000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0201 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0301 = <0>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@792000000 {
+			opp-hz = /bits/ 64 <792000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <900000>;
+			opp-microvolt-vf0102 = <900000>;
+			opp-microvolt-vf0200 = <900000>;
+			opp-microvolt-vf0201 = <900000>;
+			opp-microvolt-vf0300 = <900000>;
+			opp-microvolt-vf0301 = <900000>;
+			opp-microvolt-vf0302 = <900000>;
+			opp-microvolt-vf0400 = <900000>;
+			opp-microvolt-vf0500 = <900000>;
+			opp-microvolt-vf0502 = <900000>;
+		};
+
+		opp@936000000 {
+			opp-hz = /bits/ 64 <936000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <900000>;
+			opp-microvolt-vf0100 = <920000>;
+			opp-microvolt-vf0102 = <920000>;
+			opp-microvolt-vf0200 = <920000>;
+			opp-microvolt-vf0201 = <920000>;
+			opp-microvolt-vf0300 = <900000>;
+			opp-microvolt-vf0301 = <900000>;
+			opp-microvolt-vf0302 = <900000>;
+			opp-microvolt-vf0400 = <900000>;
+			opp-microvolt-vf0500 = <900000>;
+			opp-microvolt-vf0502 = <900000>;
+		};
+
+		opp@1008000000 {
+			opp-hz = /bits/ 64 <1008000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <960000>;
+			opp-microvolt-vf0102 = <960000>;
+			opp-microvolt-vf0200 = <960000>;
+			opp-microvolt-vf0201 = <960000>;
+			opp-microvolt-vf0300 = <920000>;
+			opp-microvolt-vf0301 = <920000>;
+			opp-microvolt-vf0302 = <920000>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <920000>;
+			opp-microvolt-vf0502 = <920000>;
+		};
+
+		opp@1032000000 {
+			opp-hz = /bits/ 64 <1032000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0201 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0301 = <0>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <920000>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@1104000000 {
+			opp-hz = /bits/ 64 <1104000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <1000000>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <1000000>;
+			opp-microvolt-vf0201 = <1000000>;
+			opp-microvolt-vf0300 = <960000>;
+			opp-microvolt-vf0301 = <960000>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <960000>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@1128000000 {
+			opp-hz = /bits/ 64 <1128000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <1000000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0201 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0301 = <0>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <960000>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@1224000000 {
+			opp-hz = /bits/ 64 <1224000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <1050000>;
+			opp-microvolt-vf0100 = <1050000>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <1050000>;
+			opp-microvolt-vf0201 = <1050000>;
+			opp-microvolt-vf0300 = <1000000>;
+			opp-microvolt-vf0301 = <1000000>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <1000000>;
+			opp-microvolt-vf0500 = <1000000>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@1296000000 {
+			opp-hz = /bits/ 64 <1296000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <1100000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0201 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0301 = <0>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@1320000000 {
+			opp-hz = /bits/ 64 <1320000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <1120000>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <1120000>;
+			opp-microvolt-vf0201 = <1120000>;
+			opp-microvolt-vf0300 = <1050000>;
+			opp-microvolt-vf0301 = <1050000>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <1050000>;
+			opp-microvolt-vf0500 = <1050000>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@1416000000 {
+			opp-hz = /bits/ 64 <1416000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <1150000>;
+			opp-microvolt-vf0100 = <1150000>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <1150000>;
+			opp-microvolt-vf0201 = <1150000>;
+			opp-microvolt-vf0300 = <1100000>;
+			opp-microvolt-vf0301 = <1100000>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <1100000>;
+			opp-microvolt-vf0500 = <1100000>;
+			opp-microvolt-vf0502 = <0>;
+		};
+	};
+
+	cluster1_opp_table: cluster1-opp-table {
+		compatible = "allwinner,sun50i-operating-points";
+		opp-shared;
+
+		opp@408000000 {
+			opp-hz = /bits/ 64 <408000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <900000>;
+			opp-microvolt-vf0100 = <900000>;
+			opp-microvolt-vf0102 = <900000>;
+			opp-microvolt-vf0200 = <900000>;
+			opp-microvolt-vf0201 = <900000>;
+			opp-microvolt-vf0300 = <900000>;
+			opp-microvolt-vf0301 = <900000>;
+			opp-microvolt-vf0302 = <900000>;
+			opp-microvolt-vf0400 = <900000>;
+			opp-microvolt-vf0500 = <900000>;
+			opp-microvolt-vf0502 = <900000>;
+		};
+
+		opp@672000000 {
+			opp-hz = /bits/ 64 <672000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <900000>;
+			opp-microvolt-vf0102 = <900000>;
+			opp-microvolt-vf0200 = <900000>;
+			opp-microvolt-vf0201 = <900000>;
+			opp-microvolt-vf0300 = <900000>;
+			opp-microvolt-vf0301 = <900000>;
+			opp-microvolt-vf0302 = <900000>;
+			opp-microvolt-vf0400 = <900000>;
+			opp-microvolt-vf0500 = <900000>;
+			opp-microvolt-vf0502 = <900000>;
+		};
+
+		opp@720000000 {
+			opp-hz = /bits/ 64 <720000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <900000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0201 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0301 = <0>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@840000000 {
+			opp-hz = /bits/ 64 <840000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <900000>;
+			opp-microvolt-vf0102 = <900000>;
+			opp-microvolt-vf0200 = <900000>;
+			opp-microvolt-vf0201 = <900000>;
+			opp-microvolt-vf0300 = <900000>;
+			opp-microvolt-vf0301 = <900000>;
+			opp-microvolt-vf0302 = <900000>;
+			opp-microvolt-vf0400 = <900000>;
+			opp-microvolt-vf0500 = <900000>;
+			opp-microvolt-vf0502 = <900000>;
+		};
+
+		opp@1008000000 {
+			opp-hz = /bits/ 64 <1008000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <900000>;
+			opp-microvolt-vf0102 = <900000>;
+			opp-microvolt-vf0200 = <900000>;
+			opp-microvolt-vf0201 = <900000>;
+			opp-microvolt-vf0300 = <900000>;
+			opp-microvolt-vf0301 = <900000>;
+			opp-microvolt-vf0302 = <900000>;
+			opp-microvolt-vf0400 = <900000>;
+			opp-microvolt-vf0500 = <900000>;
+			opp-microvolt-vf0502 = <900000>;
+		};
+
+		opp@1200000000 {
+			opp-hz = /bits/ 64 <1200000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <920000>;
+			opp-microvolt-vf0102 = <920000>;
+			opp-microvolt-vf0200 = <920000>;
+			opp-microvolt-vf0201 = <920000>;
+			opp-microvolt-vf0300 = <920000>;
+			opp-microvolt-vf0301 = <920000>;
+			opp-microvolt-vf0302 = <920000>;
+			opp-microvolt-vf0400 = <920000>;
+			opp-microvolt-vf0500 = <920000>;
+			opp-microvolt-vf0502 = <920000>;
+		};
+
+		opp@1248000000 {
+			opp-hz = /bits/ 64 <1248000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <900000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0201 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0301 = <0>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@1344000000 {
+			opp-hz = /bits/ 64 <1344000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <960000>;
+			opp-microvolt-vf0102 = <960000>;
+			opp-microvolt-vf0200 = <960000>;
+			opp-microvolt-vf0201 = <960000>;
+			opp-microvolt-vf0300 = <960000>;
+			opp-microvolt-vf0301 = <960000>;
+			opp-microvolt-vf0302 = <960000>;
+			opp-microvolt-vf0400 = <960000>;
+			opp-microvolt-vf0500 = <960000>;
+			opp-microvolt-vf0502 = <960000>;
+		};
+
+		opp@1488000000 {
+			opp-hz = /bits/ 64 <1488000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <1000000>;
+			opp-microvolt-vf0100 = <1000000>;
+			opp-microvolt-vf0102 = <1000000>;
+			opp-microvolt-vf0200 = <1000000>;
+			opp-microvolt-vf0201 = <1000000>;
+			opp-microvolt-vf0300 = <1000000>;
+			opp-microvolt-vf0301 = <1000000>;
+			opp-microvolt-vf0302 = <1000000>;
+			opp-microvolt-vf0400 = <1000000>;
+			opp-microvolt-vf0500 = <1000000>;
+			opp-microvolt-vf0502 = <1000000>;
+		};
+
+		opp@1584000000 {
+			opp-hz = /bits/ 64 <1584000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <1050000>;
+			opp-microvolt-vf0100 = <1050000>;
+			opp-microvolt-vf0102 = <1050000>;
+			opp-microvolt-vf0200 = <1050000>;
+			opp-microvolt-vf0201 = <1050000>;
+			opp-microvolt-vf0300 = <1050000>;
+			opp-microvolt-vf0301 = <1050000>;
+			opp-microvolt-vf0302 = <1050000>;
+			opp-microvolt-vf0400 = <1050000>;
+			opp-microvolt-vf0500 = <1050000>;
+			opp-microvolt-vf0502 = <1050000>;
+		};
+
+		opp@1680000000 {
+			opp-hz = /bits/ 64 <1680000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <1100000>;
+			opp-microvolt-vf0100 = <1100000>;
+			opp-microvolt-vf0102 = <1100000>;
+			opp-microvolt-vf0200 = <1100000>;
+			opp-microvolt-vf0201 = <1100000>;
+			opp-microvolt-vf0300 = <1100000>;
+			opp-microvolt-vf0301 = <1100000>;
+			opp-microvolt-vf0302 = <1100000>;
+			opp-microvolt-vf0400 = <1100000>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@1800000000 {
+			opp-hz = /bits/ 64 <1800000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <1150000>;
+			opp-microvolt-vf0100 = <1150000>;
+			opp-microvolt-vf0102 = <1150000>;
+			opp-microvolt-vf0200 = <1150000>;
+			opp-microvolt-vf0201 = <1150000>;
+			opp-microvolt-vf0300 = <1150000>;
+			opp-microvolt-vf0301 = <1150000>;
+			opp-microvolt-vf0302 = <1150000>;
+			opp-microvolt-vf0400 = <1150000>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@1992000000 {
+			opp-hz = /bits/ 64 <1992000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0201 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0301 = <0>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <1220000>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0502 = <0>;
+		};
+	};
+
+	dsufreq: dsufreq@0 {
+		compatible = "allwinner,sun55iw3-dsufreq";
+		reg = <0x0 0x08815000 0x0 0x1000>;
+		clocks = <&cpupll_ccu CLK_PLL_CPU2>;
+		operating-points-v2 = <&dsu_opp_table>;
+	};
+
+	dsu_opp_table: dsu-opp-table {
+		compatible = "allwinner,dsu-operating-points";
+
+		opp@288000000 {
+			opp-hz = /bits/ 64 <288000000>;
+			opp-microvolt-vf0000 = <900000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0201 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0301 = <0>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@408000000 {
+			opp-hz = /bits/ 64 <408000000>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <900000>;
+			opp-microvolt-vf0102 = <900000>;
+			opp-microvolt-vf0200 = <900000>;
+			opp-microvolt-vf0201 = <900000>;
+			opp-microvolt-vf0300 = <900000>;
+			opp-microvolt-vf0301 = <900000>;
+			opp-microvolt-vf0302 = <900000>;
+			opp-microvolt-vf0400 = <900000>;
+			opp-microvolt-vf0500 = <900000>;
+			opp-microvolt-vf0502 = <900000>;
+		};
+
+		opp@528000000 {
+			opp-hz = /bits/ 64 <528000000>;
+			opp-microvolt-vf0000 = <900000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0201 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0301 = <0>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@600000000 {
+			opp-hz = /bits/ 64 <600000000>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <900000>;
+			opp-microvolt-vf0102 = <900000>;
+			opp-microvolt-vf0200 = <900000>;
+			opp-microvolt-vf0201 = <900000>;
+			opp-microvolt-vf0300 = <900000>;
+			opp-microvolt-vf0301 = <900000>;
+			opp-microvolt-vf0302 = <900000>;
+			opp-microvolt-vf0400 = <900000>;
+			opp-microvolt-vf0500 = <900000>;
+			opp-microvolt-vf0502 = <900000>;
+		};
+
+		opp@696000000 {
+			opp-hz = /bits/ 64 <696000000>;
+			opp-microvolt-vf0000 = <900000>;
+			opp-microvolt-vf0100 = <900000>;
+			opp-microvolt-vf0102 = <900000>;
+			opp-microvolt-vf0200 = <900000>;
+			opp-microvolt-vf0201 = <900000>;
+			opp-microvolt-vf0300 = <900000>;
+			opp-microvolt-vf0301 = <900000>;
+			opp-microvolt-vf0302 = <900000>;
+			opp-microvolt-vf0400 = <900000>;
+			opp-microvolt-vf0500 = <900000>;
+			opp-microvolt-vf0502 = <900000>;
+		};
+
+		opp@792000000 {
+			opp-hz = /bits/ 64 <792000000>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <920000>;
+			opp-microvolt-vf0102 = <920000>;
+			opp-microvolt-vf0200 = <920000>;
+			opp-microvolt-vf0201 = <920000>;
+			opp-microvolt-vf0300 = <900000>;
+			opp-microvolt-vf0301 = <900000>;
+			opp-microvolt-vf0302 = <900000>;
+			opp-microvolt-vf0400 = <900000>;
+			opp-microvolt-vf0500 = <900000>;
+			opp-microvolt-vf0502 = <900000>;
+		};
+
+		opp@864000000 {
+			opp-hz = /bits/ 64 <864000000>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <960000>;
+			opp-microvolt-vf0102 = <960000>;
+			opp-microvolt-vf0200 = <960000>;
+			opp-microvolt-vf0201 = <960000>;
+			opp-microvolt-vf0300 = <920000>;
+			opp-microvolt-vf0301 = <920000>;
+			opp-microvolt-vf0302 = <920000>;
+			opp-microvolt-vf0400 = <920000>;
+			opp-microvolt-vf0500 = <920000>;
+			opp-microvolt-vf0502 = <920000>;
+		};
+
+		opp@936000000 {
+			opp-hz = /bits/ 64 <936000000>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <1000000>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <1000000>;
+			opp-microvolt-vf0201 = <1000000>;
+			opp-microvolt-vf0300 = <960000>;
+			opp-microvolt-vf0301 = <960000>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <960000>;
+			opp-microvolt-vf0500 = <960000>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@984000000 {
+			opp-hz = /bits/ 64 <984000000>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <1050000>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <1050000>;
+			opp-microvolt-vf0201 = <1050000>;
+			opp-microvolt-vf0300 = <1000000>;
+			opp-microvolt-vf0301 = <1000000>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <1000000>;
+			opp-microvolt-vf0500 = <1000000>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@1008000000 {
+			opp-hz = /bits/ 64 <1008000000>;
+			opp-microvolt-vf0000 = <1000000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0201 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0301 = <0>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@1056000000 {
+			opp-hz = /bits/ 64 <1056000000>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <1120000>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <1120000>;
+			opp-microvolt-vf0201 = <1120000>;
+			opp-microvolt-vf0300 = <1050000>;
+			opp-microvolt-vf0301 = <1050000>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <1050000>;
+			opp-microvolt-vf0500 = <1050000>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@1104000000 {
+			opp-hz = /bits/ 64 <1104000000>;
+			opp-microvolt-vf0000 = <1050000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0201 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0301 = <0>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@1128000000 {
+			opp-hz = /bits/ 64 <1128000000>;
+			opp-microvolt-vf0000 = <1100000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0201 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0301 = <0>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0502 = <0>;
+		};
+
+		opp@1152000000 {
+			opp-hz = /bits/ 64 <1152000000>;
+			opp-microvolt-vf0000 = <1150000>;
+			opp-microvolt-vf0100 = <1150000>;
+			opp-microvolt-vf0102 = <0>;
+			opp-microvolt-vf0200 = <1150000>;
+			opp-microvolt-vf0201 = <1150000>;
+			opp-microvolt-vf0300 = <1100000>;
+			opp-microvolt-vf0301 = <1100000>;
+			opp-microvolt-vf0302 = <0>;
+			opp-microvolt-vf0400 = <1100000>;
+			opp-microvolt-vf0500 = <1100000>;
+			opp-microvolt-vf0502 = <0>;
+		};
+	};
+
+	thermal-zones {
+		cpul_thermal_zone: cpul_thermal_zone {
+			polling-delay-passive = <100>;
+			polling-delay = <1000>;
+			thermal-sensors = <&ths1 1>;
+			sustainable-power = <1200>;
+
+			cpul_trips: trips {
+				cpul_threshold: trip-point@0 {
+					temperature = <70000>;
+					type = "passive";
+					hysteresis = <0>;
+				};
+				cpul_target: trip-point@1 {
+					temperature = <90000>;
+					type = "passive";
+					hysteresis = <0>;
+				};
+				cpul_crit: cpu_crit@0 {
+					temperature = <110000>;
+					type = "critical";
+					hysteresis = <0>;
+				};
+			};
+
+			cooling-maps {
+				map0 {
+					trip = <&cpul_target>;
+					cooling-device = <&cpu0
+					THERMAL_NO_LIMIT
+					THERMAL_NO_LIMIT>;
+					contribution = <1024>;
+				};
+			};
+		};
+
+		cpub_thermal_zone: cpub_thermal_zone {
+			polling-delay-passive = <100>;
+			polling-delay = <1000>;
+			thermal-sensors = <&ths1 0>;
+			sustainable-power = <1600>;
+
+			cpub_trips: trips {
+				cpub_threshold: trip-point@0 {
+					temperature = <70000>;
+					type = "passive";
+					hysteresis = <0>;
+				};
+				cpub_target: trip-point@1 {
+					temperature = <90000>;
+					type = "passive";
+					hysteresis = <0>;
+				};
+				cpub_crit: cpu_crit@0 {
+					temperature = <110000>;
+					type = "critical";
+					hysteresis = <0>;
+				};
+			};
+
+			cooling-maps {
+				map0 {
+					trip = <&cpub_target>;
+					cooling-device = <&cpu4
+					THERMAL_NO_LIMIT
+					THERMAL_NO_LIMIT>;
+					contribution = <1024>;
+				};
+			};
+		};
+
+		gpu_thermal_zone: gpu_thermal_zone {
+			polling-delay-passive = <100>;
+			polling-delay = <1000>;
+			thermal-sensors = <&ths1 2>;
+			sustainable-power = <2400>;
+
+			gpu_trips: trips {
+				gpu_threshold: trip-point@0 {
+					temperature = <60000>;
+					type = "passive";
+					hysteresis = <0>;
+				};
+				gpu_target: trip-point@1 {
+					temperature = <90000>;
+					type = "passive";
+					hysteresis = <0>;
+				};
+				gpu_crit: gpu_crit@0 {
+					temperature = <110000>;
+					type = "critical";
+					hysteresis = <0>;
+				};
+			};
+
+			cooling-maps {
+				map0 {
+					trip = <&gpu_target>;
+					cooling-device = <&gpu
+					THERMAL_NO_LIMIT
+					THERMAL_NO_LIMIT>;
+					contribution = <1024>;
+				};
+			};
+		};
+
+		npu_thermal_zone: npu_thermal_zone {
+			polling-delay-passive = <100>;
+			polling-delay = <1000>;
+			thermal-sensors = <&ths1 3>;
+
+			npu_trips: trips {
+				npu_crit: npu_crit@0 {
+					temperature = <110000>;
+					type = "critical";
+					hysteresis = <0>;
+				};
+			};
+		};
+
+		ddr_thermal_zone: ddr_thermal_zone {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&ths0 0>;
+
+			ddr_trips: trips {
+				ddr_crit: ddr_crit@0 {
+					temperature = <110000>;
+					type = "critical";
+					hysteresis = <0>;
+				};
+			};
+		};
+	};
+
+	psci {
+		compatible = "arm,psci-1.0";
+		method = "smc";
+	};
+
+	dcxo24M: dcxo24M_clk {
+		#clock-cells = <0>;
+		compatible = "fixed-clock";
+		clock-frequency = <24000000>;
+		clock-output-names = "dcxo24M";
+	};
+
+	rc_16m: rc16m_clk {
+		#clock-cells = <0>;
+		compatible = "fixed-clock";
+		clock-frequency = <16000000>;
+		clock-accuracy = <300000000>;
+		clock-output-names = "rc-16m";
+	};
+
+	ext_32k: ext32k_clk {
+		#clock-cells = <0>;
+		compatible = "fixed-clock";
+		clock-frequency = <32768>;
+		clock-output-names = "ext-32k";
+	};
+
+	gic: interrupt-controller@3400000 {
+		compatible = "arm,gic-v3";
+		#interrupt-cells = <3>;
+		#address-cells = <0>;
+		interrupt-controller;
+		reg = <0x0 0x03400000 0 0x10000>, /* GIC Dist */
+		      <0x0 0x03460000 0 0xFF004>; /* GIC Re */
+		interrupt-parent = <&gic>;
+	};
+
+	wakeupgen: interrupt-controller@0 {
+		compatible = "allwinner,sunxi-wakeupgen";
+		interrupt-controller;
+		#interrupt-cells = <3>;
+		#address-cells = <0>;
+		interrupt-parent = <&gic>;
+	};
+
+	timer_arch {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			   <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			   <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			   <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
+		clock-frequency = <24000000>;
+		interrupt-parent = <&gic>;
+		arm,no-tick-in-suspend;
+	};
+
+	power: power-management@7001400 {
+		compatible = "allwinner,a523-pmu", "syscon", "simple-mfd";
+		reg = <0x0 0x07001400 0x0 0x400>;
+
+		pd: power-controller {
+			compatible = "allwinner,a523-power-controller";
+			clocks = <&r_ccu CLK_R_PPU1>;
+			clock-names = "ppu";
+			resets = <&r_ccu RST_R_PPU1>;
+			reset-names = "ppu_rst";
+			#power-domain-cells = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			pd_dsp@A523_PD_DSP {
+				reg = <A523_PD_DSP>;
+			};
+			pd_npu@A523_PD_NPU {
+				reg = <A523_PD_NPU>;
+			};
+			pd_sram@A523_PD_SRAM {
+				reg = <A523_PD_SRAM>;
+			};
+			pd_riscv@A523_PD_RISCV {
+				reg = <A523_PD_RISCV>;
+			};
+		};
+	};
+
+	pck: pck-600@7060000 {
+		compatible = "allwinner,a523-pck", "syscon", "simple-mfd";
+		reg = <0x0 0x07060000 0x0 0x8000>;
+
+		pd1: power-controller {
+			compatible = "allwinner,a523-pck-600";
+			clocks = <&r_ccu CLK_R_PPU>;
+			clock-names = "pck";
+			resets = <&r_ccu RST_R_PPU>;
+			reset-names = "pck_rst";
+			#power-domain-cells = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			pd1_ve@A523_PCK_VE {
+				reg = <A523_PCK_VE>;
+			};
+			pd1_vi@A523_PCK_VI {
+				reg = <A523_PCK_VI>;
+			};
+			pd1_vo0@A523_PCK_VO0 {
+				reg = <A523_PCK_VO0>;
+			};
+			pd1_vo1@A523_PCK_VO1 {
+				reg = <A523_PCK_VO1>;
+			};
+			pd1_de@A523_PCK_DE {
+				reg = <A523_PCK_DE>;
+			};
+			pd1_nand@A523_PCK_NAND {
+				reg = <A523_PCK_NAND>;
+			};
+			pd1_pcie@A523_PCK_PCIE {
+				reg = <A523_PCK_PCIE>;
+			};
+		};
+	};
+
+	nmi_intc: intc-nmi@7010320 {
+		compatible = "allwinner,sun8i-nmi";
+		interrupt-parent = <&gic>;
+		#interrupt-cells = <2>;
+		#address-cells = <0>;
+		interrupt-controller;
+		reg = <0x0 0x07010320 0 0xc>;
+		interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
+	};
+
+	mmu_aw: iommu@2010000 {
+		compatible = "allwinner,iommu-v15-sun55iw3";
+		reg = <0x0 0x02010000 0x0 0x1000>;
+		interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-names = "iommu-irq";
+		clocks = <&ccu CLK_IOMMU>;
+		clock-names = "iommu";
+		/* clock-frequency = <24000000>; */
+		#iommu-cells = <2>;
+	};
+
+	dram: dram {
+		compatible = "allwinner,dram";
+		clocks = <&ccu CLK_PLL_DDR>;
+		clock-names = "pll_ddr";
+	};
+
+	ddr_clk: clk_ddr {
+		compatible = "allwinner,clock_ddr";
+		reg = <0x0 0x02001000 0x0 0x1000>;
+		clocks = <&ccu CLK_PLL_DDR>;
+		clock-names = "pll_ddr";
+		#clock-cells = <0>;
+	};
+
+	dram_opp_table: opp_table {
+		compatible = "operating-points-v2";
+		opp@150000000 {
+			opp-hz = /bits/ 64 <150000000>;
+			clock-latency-ns = <150000>;
+			opp-microvolt = <900000>;
+		};
+	};
+
+	sunxi_dmcfreq: dmcfreq@3120000 {
+		compatible = "allwinner,sun55iw3-dmc", "syscon";
+		reg = <0x0 0x03120000 0x0 0x11000>,
+			  <0x0 0x02020000 0x0 0x4000>;
+		interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&ddr_clk>, <&ccu CLK_NSI>;
+		clock-names = "dram", "bus";
+		operating-points-v2 = <&dram_opp_table>;
+		upthreshold = <60>;
+		downdifferential = <20>;
+		vddcore-supply = <&reg_vdd_sys>;
+		normalvoltage = <900000>;
+		boostvoltage = <900000>;
+	};
+
+	soc: soc@3000000 {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		rt-media@1c0e000 {
+			compatible = "allwinner,rt-media";
+		};
+
+		ve: ve@1c0e000 {
+			compatible = "allwinner,sunxi-cedar-ve";
+			reg = <0x0 0x01c0e000 0x0 0x1000>,
+				  <0x0 0x03000000 0x0 0x10>;
+			interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
+			clocks =<&ccu CLK_BUS_VE>, <&ccu CLK_VE>, <&ccu CLK_VE_MBUS_GATE>;
+			clock-names = "bus_ve", "ve", "mbus_ve";
+			resets = <&ccu RST_BUS_VE>;
+			reset-names = "reset_ve";
+			iommus = <&mmu_aw 2 1>;
+			power-domains = <&pd1 A523_PCK_VE>;
+		};
+
+		ve1: ve1@1c0e000 {
+			compatible = "allwinner,sunxi-cedar-ve";
+			iommus = <&mmu_aw 3 1>;
+		};
+
+		pd_ve_test: pd-ve-test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			reg = <0x0 0x0 0x0 0x0>;
+			power-domains = <&pd1 A523_PCK_VE>;
+			status = "okay";
+		};
+
+		pd_vi_test: pd-vi-test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			reg = <0x0 0x0 0x0 0x0>;
+			power-domains = <&pd1 A523_PCK_VI>;
+			status = "okay";
+		};
+
+		pd_vo0_test: pd-vo0-test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			reg = <0x0 0x0 0x0 0x0>;
+			power-domains = <&pd1 A523_PCK_VO0>;
+			status = "okay";
+		};
+
+		pd_vo1_test: pd-vo1-test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			reg = <0x0 0x0 0x0 0x0>;
+			power-domains = <&pd1 A523_PCK_VO1>;
+			status = "okay";
+		};
+
+		pd_de_test: pd-de-test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			reg = <0x0 0x0 0x0 0x0>;
+			power-domains = <&pd1 A523_PCK_DE>;
+			status = "okay";
+		};
+
+		pd_nand_test: pd-nand-test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			reg = <0x0 0x0 0x0 0x0>;
+			power-domains = <&pd1 A523_PCK_NAND>;
+			status = "okay";
+		};
+
+		pd_pcie_test: pd-pcie-test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			reg = <0x0 0x0 0x0 0x0>;
+			power-domains = <&pd1 A523_PCK_PCIE>;
+			status = "okay";
+		};
+
+		pd_dsp_test: pd-dsp-test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			reg = <0x0 0x0 0x0 0x0>;
+			power-domains = <&pd A523_PD_DSP>;
+			status = "okay";
+		};
+
+		pd_npu_test: pd-npu-test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			reg = <0x0 0x0 0x0 0x0>;
+			power-domains = <&pd A523_PD_NPU>;
+			status = "okay";
+		};
+
+		pd_sram_test: pd-sram-test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			reg = <0x0 0x0 0x0 0x0>;
+			power-domains = <&pd A523_PD_SRAM>;
+			status = "okay";
+		};
+
+		pd_riscv_test: pd-riscv-test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			reg = <0x0 0x0 0x0 0x0>;
+			power-domains = <&pd A523_PD_RISCV>;
+			status = "okay";
+		};
+
+		test_ccu: test_ccu@3000090 {
+			compatible = "allwinner,sun55iw3-test-ccu";
+			device_type = "ccu-test";
+			resets = <&ccu RST_BUS_UART7>, <&ccu RST_BUS_UART6>;
+			reset-names = "rst-uart7", "rst-uart6";
+			reg = <0x0 0x3000090 0x0 0x8>;
+			#clock-cells = <1>;
+		};
+
+		rtc_ccu: rtc_ccu@7090000 {
+			compatible = "allwinner,sun55iw3-rtc-ccu";
+			reg = <0x0 0x07090000 0x0 0x400>;
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+		};
+
+		cpupll_ccu: clock@8817000 {
+			compatible = "allwinner,sun55iw3-cpupll";
+			reg = <0x0 0x08817000 0x0 0x4000>;
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+			pll_step = <0x9>;
+			/* pll_ssc will divid pll_ssc_scale in code
+			 * keep value 0 < pll_ssc < 10
+			 */
+			pll_ssc_scale = <0xa>;
+			pll_ssc = <0x1>;
+		};
+
+		ccu: ccu@2001000 {
+			compatible = "allwinner,sun55iw3-ccu";
+			reg = <0x0 0x02001000 0x0 0x1000>;
+			clocks = <&dcxo24M>, <&rtc_ccu CLK_OSC32K>, <&rc_16m>;
+			clock-names = "hosc", "losc", "iosc";
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+			/*
+			 * sdm info:
+			 * for example:
+			 * pll_npux4 {
+			 * 	sdm-enable = <1>; // required
+			 * 	sdm-factor = <4>; // required
+			 *	freq-mod   = <TR_N>; // optional: default TR_N
+			 * 	sdm-freq   = <FREQ_32>; // optional: default FREQ_31_5
+			 * };
+			 */
+		};
+
+		r_ccu: r_ccu@7010000 {
+			compatible = "allwinner,sun55iw3-r-ccu";
+			reg = <0x0 0x07010000 0x0 0x230>;
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+		};
+
+		mcu_ccu: mcu_ccu@7102000 {
+			compatible = "allwinner,sun55iw3-mcu-ccu";
+			reg = <0x0 0x07102000 0x0 0x165>;
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+		};
+
+		sunxi_drm: sunxi-drm {
+			compatible = "allwinner,sunxi-drm";
+			fb_base = <0>;
+			status = "okay";
+		};
+
+		de: de@5000000 {
+			compatible = "allwinner,display-engine-v350";
+			iommus = <&mmu_aw 5 1>;
+			power-domains = <&pd1 A523_PCK_DE>;
+			reg = <0x0 0x5000000 0x0 0x400000>;
+			interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_DE>,
+				 <&ccu CLK_DE0>;
+			clock-names = "clk_de",
+				      "clk_bus_de";
+			resets = <&ccu RST_BUS_DE0>;
+			reset-names = "rst_bus_de";
+			assigned-clocks = <&ccu CLK_DE>;
+			assigned-clock-parents = <&ccu CLK_PLL_VIDEO3_4X>;
+			assigned-clock-rates = <600000000>;
+			status = "okay";
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				disp0: port@0 {
+					reg = <0>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					disp0_out_tcon0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon0_in_disp0>;
+					};
+					disp0_out_tcon1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&tcon1_in_disp0>;
+					};
+					disp0_out_tcon2: endpoint@2 {
+						reg = <2>;
+						remote-endpoint = <&tcon2_in_disp0>;
+					};
+					disp0_out_tcon3: endpoint@3 {
+						reg = <3>;
+						remote-endpoint = <&tcon3_in_disp0>;
+					};
+					disp0_out_tcon4: endpoint@4 {
+						reg = <4>;
+						remote-endpoint = <&tcon4_in_disp0>;
+					};
+				};
+				disp1: port@1 {
+					reg = <1>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					disp1_out_tcon0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon0_in_disp1>;
+					};
+					disp1_out_tcon1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&tcon1_in_disp1>;
+					};
+					disp1_out_tcon2: endpoint@2 {
+						reg = <2>;
+						remote-endpoint = <&tcon2_in_disp1>;
+					};
+					disp1_out_tcon3: endpoint@3 {
+						reg = <3>;
+						remote-endpoint = <&tcon3_in_disp1>;
+					};
+					disp1_out_tcon4: endpoint@4 {
+						reg = <4>;
+						remote-endpoint = <&tcon4_in_disp1>;
+					};
+				};
+			};
+		};
+		vo0: vo0@5500000 {
+			compatible = "allwinner,tcon-top0";
+			power-domains = <&pd1 A523_PCK_VO0>;
+			reg = <0x0 0x05500000 0x0 0xfff>;
+			clocks = <&ccu CLK_DPSS_TOP0>;
+			clock-names = "clk_bus_dpss_top";
+			resets = <&ccu RST_BUS_DPSS_TOP0>;
+			reset-names = "rst_bus_dpss_top";
+			status = "disabled";
+		};
+
+		vo1: vo1@5730000 {
+			compatible = "allwinner,tcon-top1";
+			power-domains = <&pd1 A523_PCK_VO1>;
+			reg = <0x0 0x05730000 0x0 0xfff>;
+			clocks = <&ccu CLK_DPSS_TOP1>;
+			clock-names = "clk_bus_dpss_top";
+			resets = <&ccu RST_BUS_DPSS_TOP1>;
+			reset-names = "rst_bus_dpss_top";
+			status = "disabled";
+		};
+
+		dlcd0: tcon0@5501000 {
+			compatible = "allwinner,tcon-lcd";
+			reg = <0x0 0x05501000 0x0 0x1000>;
+			interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_VO0_TCONLCD0>,
+				<&ccu CLK_BUS_VO0_TCONLCD0>;
+			clock-names = "clk_tcon",
+					"clk_bus_tcon";
+			resets = <&ccu RST_BUS_VO0_TCONLCD0>;
+			reset-names = "rst_bus_tcon";
+			top = <&vo0>;
+			status = "disabled";
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				tcon0_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					tcon0_in_disp0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&disp0_out_tcon0>;
+					};
+					tcon0_in_disp1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&disp1_out_tcon0>;
+					};
+				};
+				tcon0_out: port@1 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <1>;
+					tcon0_out_lvds0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&lvds0_in_tcon0>;
+					};
+					tcon0_out_dsi0: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&dsi0_in_tcon0>;
+					};
+					tcon0_out_dsi1: endpoint@2 {
+						reg = <2>;
+						remote-endpoint = <&dsi1_in_tcon0>;
+					};
+					tcon0_out_rgb0: endpoint@3 {
+						reg = <3>;
+						remote-endpoint = <&rgb0_in_tcon0>;
+					};
+				};
+			};
+		};
+
+		dlcd1: tcon1@5502000 {
+			compatible = "allwinner,tcon-lcd";
+			reg = <0x0 0x05502000 0x0 0x1000>;
+			interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_VO0_TCONLCD1>,
+				<&ccu CLK_BUS_VO0_TCONLCD1>;
+			clock-names = "clk_tcon",
+					"clk_bus_tcon";
+			resets = <&ccu RST_BUS_VO0_TCONLCD1>;
+			reset-names = "rst_bus_tcon";
+			top = <&vo0>;
+			status = "disabled";
+			// TODO find panel used of_graph?
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				tcon1_in: port@0 {
+					reg = <0>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					tcon1_in_disp0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&disp0_out_tcon1>;
+					};
+					tcon1_in_disp1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&disp1_out_tcon1>;
+					};
+				};
+				tcon1_out: port@1 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <1>;
+					tcon1_out_dsi1: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&dsi1_in_tcon1>;
+					};
+				};
+			};
+		};
+
+		dlcd2: tcon4@5731000 {
+			compatible = "allwinner,tcon-lcd";
+			reg = <0x0 0x05731000 0x0 0x1000>;
+			interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_VO1_TCONLCD0>,
+				<&ccu CLK_BUS_VO1_TCONLCD0>;
+			clock-names = "clk_tcon",
+					"clk_bus_tcon";
+			resets = <&ccu RST_BUS_VO1_TCONLCD0>;
+			reset-names = "rst_bus_tcon";
+			top = <&vo1>;
+			status = "disabled";
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				tcon4_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					tcon4_in_disp0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&disp0_out_tcon4>;
+					};
+					tcon4_in_disp1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&disp1_out_tcon4>;
+					};
+				};
+				tcon4_out: port@1 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <1>;
+					tcon4_out_lvds1: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&lvds1_in_tcon4>;
+					};
+					tcon4_out_rgb1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&rgb1_in_tcon4>;
+					};
+				};
+			};
+		};
+
+		lvds0: lvds0@0001000 {
+			compatible = "allwinner,lvds0";
+			clocks = <&dsi0combophy CLK_LVDS_OR_RGB>;
+			clock-names = "lvds_pclk";
+			resets = <&ccu RST_BUS_LVDS0>;
+			reset-names = "rst_bus_lvds";
+			phys = <&dsi0combophy>, <&dsi1combophy>;
+			phy-names = "combophy0", "combophy1";
+			status = "disabled";
+
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				lvds0_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					lvds0_in_tcon0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon0_out_lvds0>;
+					};
+				};
+			};
+		};
+
+		lvds1: lvds1@0001000 {
+			compatible = "allwinner,lvds1";
+			reg = <0>;
+			resets = <&ccu RST_BUS_LVDS1>;
+			reset-names = "rst_bus_lvds";
+			status = "disabled";
+
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				lvds1_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					lvds1_in_tcon4: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon4_out_lvds1>;
+					};
+				};
+			};
+		};
+
+		rgb0: rgb0@0001000 {
+			compatible = "allwinner,rgb0";
+			reg = <0>;
+			status = "disabled";
+
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				rgb0_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					rgb0_in_tcon0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon0_out_rgb0>;
+					};
+				};
+			};
+		};
+
+		rgb1: rgb1@0001000 {
+			compatible = "allwinner,rgb1";
+			reg = <0>;
+			status = "disabled";
+
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				rgb1_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					rgb1_in_tcon4: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon4_out_rgb1>;
+					};
+				};
+			};
+		};
+
+		dsi0combophy: phy@5507000 {
+			compatible = "allwinner,sunxi-dsi-combo-phy0";
+			reg = <0x0 0x05507000 0x0 0x1ff>;
+			clocks = <&ccu CLK_BUS_DSI0>;
+			clock-names = "phy_gating_clk";
+			resets = <&ccu RST_BUS_DSI0>;
+			reset-names = "phy_rst_clk";
+			#clock-cells = <1>;
+			#phy-cells = <0>;
+			status = "disabled";
+		};
+
+		dsi0: dsi0@5506000 {
+			compatible = "allwinner,dsi0";
+			reg = <0x0 0x05506000 0x0 0xfff>;
+			interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_DSI0>,
+				<&ccu CLK_BUS_DSI0>,
+				<&dsi0combophy CLK_DSI_HS>,
+				<&dsi0combophy CLK_DSI_LS>;
+			clock-names = "dsi_clk",
+					"dsi_gating_clk",
+					"displl_hs",
+					"displl_ls";
+			resets = <&ccu RST_BUS_DSI0>;
+			reset-names = "dsi_rst_clk";
+			assigned-clocks = <&ccu CLK_DSI0>;
+			assigned-clock-parents = <&ccu CLK_PLL_PERI0_150M>;
+			phys = <&dsi0combophy>;
+			phy-names = "combophy";
+			status = "disabled";
+
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				dsi0_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					dsi0_in_tcon0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon0_out_dsi0>;
+					};
+				};
+			};
+		};
+
+		dsi1combophy: phy@5509000 {
+			compatible = "allwinner,sunxi-dsi-combo-phy1";
+			reg = <0x0 0x05509000 0x0 0x1ff>;
+			clocks = <&ccu CLK_BUS_DSI1>;
+			clock-names = "phy_gating_clk";
+			resets = <&ccu RST_BUS_DSI1>;
+			reset-names = "phy_rst_clk";
+			#clock-cells = <1>;
+			#phy-cells = <0>;
+			status = "disabled";
+		};
+
+		dsi1: dsi1@5508000 {
+			compatible = "allwinner,dsi1";
+			reg = <0x0 0x05508000 0x0 0xfff>;
+			interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_DSI1>,
+				<&ccu CLK_BUS_DSI1>,
+				<&dsi1combophy CLK_DSI_HS>,
+				<&dsi1combophy CLK_DSI_LS>;
+			clock-names = "dsi_clk",
+					"dsi_gating_clk",
+					"displl_hs",
+					"displl_ls";
+			resets = <&ccu RST_BUS_DSI1>;
+			reset-names = "dsi_rst_clk";
+			assigned-clocks = <&ccu CLK_DSI1>;
+			assigned-clock-parents = <&ccu CLK_PLL_PERI0_150M>;
+			phys = <&dsi1combophy>;
+			phy-names = "combophy";
+			status = "disabled";
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				dsi1_in: port@0 {
+					reg = <0>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					dsi1_in_tcon1: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon1_out_dsi1>;
+					};
+					dsi1_in_tcon0: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&tcon0_out_dsi1>;
+					};
+				};
+			};
+		};
+
+		tv0: tcon2@5503000 {
+			compatible = "allwinner,tcon-tv";
+			reg = <0x0 0x05503000 0x0 0x1000>;
+			interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TCONTV>,
+				<&ccu CLK_BUS_TCONTV>;
+			clock-names = "clk_tcon",
+					"clk_bus_tcon";
+			resets = <&ccu RST_BUS_TCONTV>;
+			reset-names = "rst_bus_tcon";
+			top = <&vo0>;
+			status = "disabled";
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				tcon2_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					tcon2_in_disp0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&disp0_out_tcon2>;
+					};
+					tcon2_in_disp1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&disp1_out_tcon2>;
+					};
+				};
+				tcon2_out: port@1 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <1>;
+					tcon2_out_hdmi: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&hdmi_in_tcon2>;
+					};
+				};
+			};
+		};
+
+		hdmi: hdmi@5520000 {
+			compatible = "allwinner,sunxi-hdmi";
+			reg = <0x0 0x05520000 0x0 0x100000>;
+			interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_HDMI>,
+				<&ccu CLK_HDMI_24M>,
+				<&ccu CLK_HDMI_CEC>,
+				<&ccu CLK_TCONTV>;
+			clock-names = "clk_hdmi",
+				      "clk_hdmi_24M",
+				      "clk_cec",
+				      "clk_tcon_tv";
+			resets = <&ccu RST_BUS_HDMI_SUB>,
+				<&ccu RST_BUS_HDMI_MAIN>;
+			reset-names = "rst_bus_sub",
+				      "rst_bus_main";
+			assigned-clocks = <&ccu CLK_HDMI>;
+			assigned-clock-rates = <0>, <0>;
+			power-domains = <&pd1 A523_PCK_VO0>;
+
+			status = "disabled";
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				hdmi_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					hdmi_in_tcon2: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon2_out_hdmi>;
+					};
+				};
+			};
+		};
+
+		tv1: tcon3@5504000 {
+			compatible = "allwinner,tcon-tv";
+			reg = <0x0 0x05504000 0x0 0x1000>;
+			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TCONTV1>,
+				<&ccu CLK_BUS_TCONTV1>;
+			clock-names = "clk_tcon",
+					"clk_bus_tcon";
+			assigned-clocks = <&ccu CLK_TCONTV1>;
+			assigned-clock-parents = <&ccu CLK_PLL_VIDEO1_4X>;
+			resets = <&ccu RST_BUS_TCONTV1>;
+			reset-names = "rst_bus_tcon";
+			top = <&vo0>;
+			status = "disabled";
+
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				tcon3_in: port@0 {
+					reg = <0>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					tcon3_in_disp0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&disp0_out_tcon3>;
+					};
+					tcon3_in_disp1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&disp1_out_tcon3>;
+					};
+				};
+				tcon3_out: port@1 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <1>;
+					tcon3_out_edp: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&edp_in_tcon3>;
+					};
+				};
+			};
+		};
+
+		drm_edp: drm_edp@5720000 {
+			compatible = "allwinner,drm-edp";
+			reg = <0x0 0x05720000 0x0 0x4000>;
+			interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
+			power-domains = <&pd1 A523_PCK_VO0>;
+			clocks = <&ccu CLK_BUS_EDP>,
+					<&ccu CLK_EDP>,
+					<&ccu CLK_HDMI_24M>;
+			clock-names = "clk_bus_edp", "clk_edp", "clk_24m_edp";
+			resets = <&ccu RST_BUS_EDP>;
+			reset-names = "rst_bus_edp";
+
+			assigned-clocks = <&ccu CLK_EDP>;
+			assigned-clock-parents = <&ccu CLK_PLL_VIDEO1_4X>;
+			status = "disabled";
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				edp_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					edp_in_tcon3: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon3_out_edp>;
+					};
+				};
+				edp_out: port@1 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <1>;
+/*					edp_out_panel: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&edp_panel>;
+					};*/
+				};
+			};
+	/*		edp_panel: panel@0 {
+				reg = <0>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					edp_panel_in: port@0 {
+						reg = <0>;
+						edp_panel_in_edp: endpoint@0 {
+							reg = <0>;
+							remote-endpoint = <&edp_out_panel>;
+						};
+					};
+				};
+			}*/
+		};
+
+		disp: disp@5000000 {
+			compatible = "allwinner,sunxi-disp";
+			reg = <0x0 0x05000000 0x0 0x400000>, /*de*/
+			      <0x0 0x05500000 0x0 0x1000>, /* display_if_top */
+			      <0x0 0x05501000 0x0 0x1000>, /* tcon0 - tcon_lcd0 */
+			      <0x0 0x05502000 0x0 0x1000>, /* tcon1 - tcon_lcd1 */
+			      <0x0 0x05503000 0x0 0x1000>, /* tcon2 - tcon_tv0 */
+			      <0x0 0x05504000 0x0 0x1000>, /* tcon3 - tcon_tv1 */
+			      <0x0 0x05731000 0x0 0x1000>, /* tcon4 - tcon_lcd2 */
+			      <0x0 0x05506000 0x0 0x1fff>, /* dsi0 */
+			      <0x0 0x05508000 0x0 0x1fff>; /* dsi1 */
+			interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>, /* DE */
+				     <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>, /* tcon_lcd0 */
+				     <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>, /* tcon_lcd1 */
+				     <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>, /* tcon_tv0 */
+				     <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>, /* tcon_tv1 */
+				     <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>, /* tcon_lcd2 */
+				     <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>, /* dsi0 */
+				     <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>; /* dsi1 */
+			clocks = <&ccu CLK_DE>,
+				 <&ccu CLK_DE>,
+				 <&ccu CLK_DE0>,
+				 <&ccu CLK_DE0>,
+				 <&ccu CLK_VO0_TCONLCD0>,
+				 <&ccu CLK_VO0_TCONLCD1>,
+				 <&ccu CLK_TCONTV>,
+				 <&ccu CLK_TCONTV1>,
+				 <&ccu CLK_VO1_TCONLCD0>,
+				 <&ccu CLK_BUS_VO0_TCONLCD0>,
+				 <&ccu CLK_BUS_VO0_TCONLCD1>,
+				 <&ccu CLK_BUS_TCONTV>,
+				 <&ccu CLK_BUS_TCONTV1>,
+				 <&ccu CLK_BUS_VO1_TCONLCD0>,
+				 <&ccu CLK_DPSS_TOP0>,
+				 <&ccu CLK_DPSS_TOP0>,
+				 <&ccu CLK_DPSS_TOP0>,
+				 <&ccu CLK_DPSS_TOP0>,
+				 <&ccu CLK_DPSS_TOP1>,
+				 <&ccu CLK_DSI0>,
+				 <&ccu CLK_DSI1>,
+				 <&ccu CLK_BUS_DSI0>,
+				 <&ccu CLK_BUS_DSI1>,
+				 <&ccu CLK_COMBPHY0>,
+				 <&ccu CLK_COMBPHY1>;
+			clock-names = 	"clk_de0",
+					"clk_de1",
+					"clk_bus_de0",
+					"clk_bus_de1",
+					"clk_tcon0",
+					"clk_tcon1",
+					"clk_tcon2",
+					"clk_tcon3",
+					"clk_tcon4",
+					"clk_bus_tcon0",
+					"clk_bus_tcon1",
+					"clk_bus_tcon2",
+					"clk_bus_tcon3",
+					"clk_bus_tcon4",
+					"clk_bus_dpss_top0",
+					"clk_bus_dpss_top1",
+					"clk_bus_dpss_top2",
+					"clk_bus_dpss_top3",
+					"clk_bus_dpss_top4",
+					"clk_mipi_dsi0",
+					"clk_mipi_dsi1",
+					"clk_bus_mipi_dsi0",
+					"clk_bus_mipi_dsi1",
+					"clk_mipi_dsi_combphy0",
+					"clk_mipi_dsi_combphy1";
+			resets = <&ccu RST_BUS_DE0>,
+				 <&ccu RST_BUS_DE0>,
+				 <&ccu RST_BUS_VO0_TCONLCD0>,
+				 <&ccu RST_BUS_VO0_TCONLCD1>,
+				 <&ccu RST_BUS_TCONTV>,
+				 <&ccu RST_BUS_TCONTV1>,
+				 <&ccu RST_BUS_VO1_TCONLCD0>,
+				 <&ccu RST_BUS_LVDS0>,
+				 <&ccu RST_BUS_LVDS1>,
+				 <&ccu RST_BUS_DPSS_TOP0>,
+				 <&ccu RST_BUS_DPSS_TOP0>,
+				 <&ccu RST_BUS_DPSS_TOP0>,
+				 <&ccu RST_BUS_DPSS_TOP0>,
+				 <&ccu RST_BUS_DPSS_TOP1>,
+				 <&ccu RST_BUS_DSI0>,
+				 <&ccu RST_BUS_DSI1>;
+			reset-names = 	"rst_bus_de0",
+					"rst_bus_de1",
+					"rst_bus_tcon0",
+					"rst_bus_tcon1",
+					"rst_bus_tcon2",
+					"rst_bus_tcon3",
+					"rst_bus_tcon4",
+					"rst_bus_lvds0",
+					"rst_bus_lvds1",
+					"rst_bus_dpss_top0",
+					"rst_bus_dpss_top1",
+					"rst_bus_dpss_top2",
+					"rst_bus_dpss_top3",
+					"rst_bus_dpss_top4",
+					"rst_bus_mipi_dsi0",
+					"rst_bus_mipi_dsi1";
+			assigned-clocks = <&ccu CLK_DE>,
+					  <&ccu CLK_VO0_TCONLCD0>,
+					  <&ccu CLK_VO0_TCONLCD1>,
+					  <&ccu CLK_VO1_TCONLCD0>,
+					  <&ccu CLK_BUS_TCONTV>,
+					  <&ccu CLK_TCONTV>,
+					  <&ccu CLK_TCONTV1>,
+					  <&ccu CLK_DSI0>,
+					  <&ccu CLK_DSI1>,
+					  <&ccu CLK_COMBPHY0>,
+					  <&ccu CLK_COMBPHY1>;
+			assigned-clock-parents = <&ccu CLK_PLL_VIDEO3_4X>,
+						 <&ccu CLK_PLL_VIDEO0_4X>,
+						 <&ccu CLK_PLL_VIDEO0_4X>,
+						 <&ccu CLK_PLL_VIDEO0_4X>,
+						 <&ccu CLK_PLL_VIDEO0_4X>,
+						 <&ccu CLK_PLL_VIDEO1_4X>,
+						 <&ccu CLK_PLL_VIDEO1_4X>,
+						 <&ccu CLK_PLL_PERI0_150M>,
+						 <&ccu CLK_PLL_PERI0_150M>,
+						 <&ccu CLK_PLL_VIDEO0_4X>,
+						 <&ccu CLK_PLL_VIDEO0_4X>;
+			assigned-clock-rates = <600000000>;
+			iommus = <&mmu_aw 5 0>;
+			/*power-domains = <&pd1 A523_PCK_DE>, <&pd1 A523_PCK_VO0>, <&pd1 A523_PCK_VO1>;
+			power-domain-names = "pd_de", "pd_vo0", "pd_vo1";*/
+			power-domains = <&pd1 A523_PCK_DE>, <&pd1 A523_PCK_VO0>;
+			power-domain-names = "pd_de", "pd_vo0";
+			status = "okay";
+
+			boot_disp = <0>;
+			fb_base = <0>;
+		};
+
+		edp0: edp0@5720000 {
+			compatible = "allwinner,sunxi-edp0";
+			reg = <0x0 0x05720000 0x0 0x4000>;
+			interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_BUS_EDP>,
+					<&ccu CLK_EDP>,
+					<&ccu CLK_HDMI_24M>;
+			clock-names = "clk_bus_edp", "clk_edp", "edp_clk_24m";
+			resets = <&ccu RST_BUS_EDP>;
+			reset-names = "rst_bus_edp";
+
+			assigned-clocks = <&ccu CLK_EDP>;
+			assigned-clock-parents = <&ccu CLK_PLL_VIDEO1_4X>;
+
+			status = "disabled";
+		};
+
+
+		lcd0: lcd0@1c0c000 {
+			compatible = "allwinner,sunxi-lcd0";
+			/* Fake registers to avoid dtc compiling warnings */
+			reg = <0x0 0x1c0c000 0x0 0x0>;
+			pinctrl-names = "active","sleep";
+		};
+
+		lcd1: lcd1@1c0c000 {
+			compatible = "allwinner,sunxi-lcd1";
+			/* Fake registers to avoid dtc compiling warnings */
+			reg = <0x0 0x1c0c000 0x0 0x0>;
+			pinctrl-names = "active","sleep";
+		};
+
+		lcd2: lcd2@1c0c000 {
+			compatible = "allwinner,sunxi-lcd2";
+			/* Fake registers to avoid dtc compiling warnings */
+			reg = <0x0 0x1c0c000 0x0 0x0>;
+			pinctrl-names = "active","sleep";
+		};
+
+		r_pio: pinctrl@7022000 {
+			#address-cells = <1>;
+			compatible = "allwinner,sun55iw3-r-pinctrl";
+			reg = <0x0 0x07022000 0x0 0x800>,
+				<0x0 0x07010374 0x0 0x4>,
+				<0x0 0x07010378 0x0 0x4>;
+			/*
+			 * The reg control i2s0/dmic routes to cpus-pad or sys-pad
+			 * 0: use cpus pad, 1: use sys pad
+			 */
+			reg-names = "r-pio", "i2s0", "dmic";
+			interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>, /* GPIOL */
+				     <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;     /* GPIOM */
+			clocks = <&ccu CLK_R_APBS1>, <&dcxo24M>, <&rtc_ccu CLK_OSC32K>;
+			clock-names = "apb", "hosc", "losc";
+			gpio-controller;
+			#gpio-cells = <3>;
+			interrupt-controller;
+			#interrupt-cells = <3>;
+		};
+
+		g2d: g2d@5440000 {
+			compatible = "allwinner,sunxi-g2d";
+			reg = <0x0 0x05440000 0x0 0x30000>;
+			interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_BUS_G2D>, <&ccu CLK_G2D>;
+			clock-names = "bus", "g2d";
+			resets = <&ccu RST_BUS_G2D>;
+			iommus = <&mmu_aw 4 1>;
+			power-domains = <&pd1 A523_PCK_VO0>;
+			power-domain-names = "pd1_vo0";
+			assigned-clocks = <&ccu CLK_G2D>;
+			assigned-clock-rates = <300000000>;
+		};
+
+		pio: pinctrl@2000000 {
+			#address-cells = <1>;
+			compatible = "allwinner,sun55iw3-pinctrl";
+			/*
+			 * The reg control i2s0/dmic routes to cpus-pad or sys-pad
+			 * 0: use cpus pad, 1: use sys pad
+			 */
+			reg = <0x0 0x02000000 0x0 0x800>,
+				<0x0 0x07010374 0x0 0x4>,
+				<0x0 0x07010378 0x0 0x4>;
+			reg-names = "pio", "i2s0", "dmic";
+			interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>, /* GPIOB */
+				     <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>,     /* GPIOC */
+				     <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,     /* GPIOD */
+				     <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>,     /* GPIOE */
+				     <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>,     /* GPIOF */
+				     <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>,     /* GPIOG */
+				     <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>,     /* GPIOH */
+				     <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>,     /* GPIOI */
+				     <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>,     /* GPIOJ */
+				     <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>;    /* GPIOK */
+			clocks = <&ccu CLK_APB1>, <&dcxo24M>, <&rtc_ccu CLK_OSC32K>;
+			clock-names = "apb", "hosc", "losc";
+			gpio-controller;
+			#gpio-cells = <3>;
+			interrupt-controller;
+			#interrupt-cells = <3>;
+
+			sdc0_pins_a: sdc0@0 {
+				pins = "PF0", "PF1", "PF2",
+						"PF3", "PF4", "PF5";
+				function = "sdc0";
+				drive-strength = <40>;
+				bias-pull-up;
+				power-source = <3300>;
+			};
+
+			sdc0_pins_b: sdc0@1 {
+				pins = "PF0", "PF1", "PF2",
+						"PF3", "PF4", "PF5";
+				function = "sdc0";
+				drive-strength = <40>;
+				bias-pull-up;
+				power-source = <1800>;
+			};
+
+			sdc0_pins_c: sdc0@2 {
+				pins = "PF0", "PF1", "PF2",
+						"PF3", "PF4", "PF5";
+				function = "gpio_in";
+				power-source = <3300>;
+			};
+
+			/* TODO: add jtag pin */
+			sdc0_pins_d: sdc0@3 {
+				pins = "PF2", "PF4";
+				function = "uart0";
+				drive-strength = <10>;
+				bias-pull-up;
+				power-source = <3300>;
+			};
+
+			sdc0_pins_e: sdc0@4 {
+				pins = "PF0", "PF1", "PF3",
+						"PF5";
+				function = "jtag";
+				drive-strength = <10>;
+				bias-pull-up;
+				power-source = <3300>;
+			};
+
+			sdc1_pins_a: sdc1@0 {
+				pins = "PG1", "PG2",
+						"PG3", "PG4", "PG5";
+				function = "sdc1";
+				drive-strength = <20>;
+				bias-pull-up;
+			};
+
+			sdc1_pins_b: sdc1@1 {
+				pins = "PG0", "PG1", "PG2",
+						"PG3", "PG4", "PG5";
+				function = "gpio_in";
+			};
+
+			sdc1_pins_c: sdc1@2 {
+				pins = "PG0";
+				function = "sdc1";
+				drive-strength = <30>;
+				bias-pull-up;
+			};
+
+			sdc2_pins_a: sdc2@0 {
+				pins = "PC1", "PC5", "PC6",
+						"PC8", "PC9", "PC10", "PC11",
+						"PC13", "PC14", "PC15", "PC16";
+				function = "sdc2";
+				drive-strength = <40>;
+				bias-pull-up;
+			};
+
+			sdc2_pins_b: sdc2@1 {
+				pins = "PC0", "PC1", "PC5", "PC6",
+						"PC8", "PC9", "PC10", "PC11",
+						"PC13", "PC14", "PC15", "PC16";
+				function = "gpio_in";
+			};
+
+			sdc2_pins_c: sdc2@2 {
+				pins = "PC0";
+				function = "sdc2";
+				drive-strength = <40>;
+				bias-pull-down;
+			};
+
+			dsi0_4lane_pins_a: dsi0_4lane@0 {
+				pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9";
+				function = "dsi0";
+				drive-strength = <30>;
+				bias-disable;
+			};
+
+			dsi0_4lane_pins_b: dsi0_4lane@1 {
+				pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9";
+				function = "io_disabled";
+				bias-disable;
+			};
+
+			dsi1_4lane_pins_a: dsi1_4lane@0 {
+				pins = "PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19";
+				function = "dsi1";
+				drive-strength = <30>;
+				bias-disable;
+			};
+
+			dsi1_4lane_pins_b: dsi1_4lane@1 {
+				pins = "PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19";
+				function = "io_disabled";
+				bias-disable;
+			};
+
+			rgb18_pins_a: rgb18@0 {
+				pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9", \
+					"PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19", \
+					"PD20", "PD21";
+				function = "lcd0";
+				drive-strength = <30>;
+			};
+
+			rgb18_pins_b: rgb18@1 {
+				pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9", \
+					"PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19", \
+					"PD20", "PD21";
+					function = "gpio_in";
+			};
+
+			lvds0_pins_a: lvds0@0 {
+				pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9";
+				function = "lvds0";
+				drive-strength = <30>;
+			};
+			lvds0_pins_b: lvds0@1 {
+				pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9";
+				function = "gpio_in";
+			};
+
+			lvds1_pins_a: lvds1@0 {
+				pins = "PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19";
+				function = "lvds1";
+				drive-strength = <30>;
+			};
+
+			lvds1_pins_b: lvds1@1 {
+				pins = "PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19";
+				function = "gpio_in";
+			};
+
+			lvds2_pins_a: lvds2@0 {
+				pins = "PJ0", "PJ1", "PJ2", "PJ3", "PJ4", "PJ5", "PJ6", "PJ7", "PJ8", "PJ9";
+				function = "lvds2";
+				drive-strength = <30>;
+			};
+
+			lvds2_pins_b: lvds2@1 {
+				pins = "PJ0", "PJ1", "PJ2", "PJ3", "PJ4", "PJ5", "PJ6", "PJ7", "PJ8", "PJ9";
+				function = "gpio_in";
+			};
+
+			lvds3_pins_a: lvds3@0 {
+				pins = "PJ10", "PJ11", "PJ12", "PJ13", "PJ14", "PJ15", "PJ16", "PJ17", "PJ18", "PJ19";
+				function = "lvds3";
+				drive-strength = <30>;
+			};
+
+			lvds3_pins_b: lvds3@1 {
+				pins = "PJ10", "PJ11", "PJ12", "PJ13", "PJ14", "PJ15", "PJ16", "PJ17", "PJ18", "PJ19";
+				function = "gpio_in";
+			};
+
+			rgb1_24pins_a: rgb1@0 {
+				pins = "PJ0", "PJ1", "PJ2", "PJ3", "PJ4", "PJ5", "PJ6", "PJ7", "PJ8", "PJ9", \
+					"PJ10", "PJ11", "PJ12", "PJ13", "PJ14", "PJ15", "PJ16", "PJ17", "PJ18", "PJ19", \
+					"PJ20", "PJ21", "PJ22", "PJ23", "PJ24", "PJ25", "PJ26", "PJ27";
+				function = "lcd1";
+				drive-strength = <30>;
+			};
+
+			rgb1_24pins_b: rgb1@1 {
+				pins = "PJ0", "PJ1", "PJ2", "PJ3", "PJ4", "PJ5", "PJ6", "PJ7", "PJ8", "PJ9", \
+					"PJ10", "PJ11", "PJ12", "PJ13", "PJ14", "PJ15", "PJ16", "PJ17", "PJ18", "PJ19", \
+					"PJ20", "PJ21", "PJ22", "PJ23", "PJ24", "PJ25", "PJ26", "PJ27";
+				function = "gpio_in";
+			};
+
+			rgb0_24pins_a: rgb0@0 {
+				pins = "PB0", "PB1", "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PB2", "PB3", "PD6", "PD7", "PD8", "PD9", \
+					"PD10", "PD11", "PB7", "PB8", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19", \
+					"PD20", "PD21";
+				function = "lcd0";
+				drive-strength = <30>;
+			};
+
+			rgb0_24pins_b: rgb0@1 {
+				pins = "PB0", "PB1", "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PB2", "PB3", "PD6", "PD7", "PD8", "PD9", \
+					"PD10", "PD11", "PB7", "PB8", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19", \
+					"PD20", "PD21";
+				function = "gpio_in";
+			};
+
+			rgb0_18pins_a: rgb0@2 {
+				pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9", \
+					"PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19", \
+					"PD20", "PD21";
+				function = "dpss";
+				drive-strength = <30>;
+			};
+
+			rgb0_18pins_b: rgb0@3{
+				pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9", \
+					"PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19", \
+					"PD20", "PD21";
+				function = "gpio_in";
+			};
+			csi_mclk0_pins_a: csi_mclk0@0 {
+				pins = "PE0";
+				function = "mipi0";
+				drive-strength = <20>;
+			};
+
+			csi_mclk0_pins_b: csi_mclk0@1 {
+				pins = "PE0";
+				function = "gpio_in";
+			};
+
+			csi_mclk1_pins_a: csi_mclk1@0 {
+				pins = "PE5";
+				function = "mipi1";
+				drive-strength = <20>;
+			};
+
+			csi_mclk1_pins_b: csi_mclk1@1 {
+				pins = "PE5";
+				function = "gpio_in";
+			};
+
+			csi_mclk2_pins_a: csi_mclk2@0 {
+				pins = "PE15";
+				function = "mipi2";
+				drive-strength = <20>;
+			};
+
+			csi_mclk2_pins_b: csi_mclk2@1 {
+				pins = "PE15";
+				function = "gpio_in";
+			};
+
+			csi_mclk3_pins_a: csi_mclk3@0 {
+				pins = "PE10";
+				function = "mipi3";
+				drive-strength = <20>;
+			};
+
+			csi_mclk3_pins_b: csi_mclk3@1 {
+				pins = "PE10";
+				function = "gpio_in";
+			};
+
+			ncsi_bt656_pins_a: ncsi_BT656@0 {
+				pins = "PK12", "PK14", "PK15",
+				"PK16", "PK17", "PK18", "PK19",
+				"PK20", "PK21", "PK22", "PK23";
+				function = "ncsi";
+				drive-strength = <20>;
+			};
+
+			ncsi_bt656_pins_b: ncsi_BT656@1 {
+				pins = "PK12", "PK14", "PK15",
+				"PK16", "PK17", "PK18", "PK19",
+				"PK20", "PK21", "PK22", "PK23";
+				function = "gpio_in";
+			};
+
+			ncsi_bt1120_pins_a: ncsi_BT1120@0 {
+				pins = "PK12", "PK14", "PK15",
+				"PK16", "PK17", "PK18", "PK19",
+				"PK20", "PK21", "PK22", "PK23",
+				"PE6", "PE7", "PE8", "PE9",
+				"PE10", "PE11", "PE12", "PE15";
+				function = "ncsi";
+				drive-strength = <20>;
+			};
+
+			ncsi_bt1120_pins_b: ncsi_BT1120@1 {
+				pins = "PK12", "PK14", "PK15",
+				"PK16", "PK17", "PK18", "PK19",
+				"PK20", "PK21", "PK22", "PK23",
+				"PE6", "PE7", "PE8", "PE9",
+				"PE10", "PE11", "PE12", "PE15";
+				function = "gpio_in";
+			};
+
+			mipia_pins_a: mipia@0 {
+				pins = "PK0", "PK1", "PK2",
+					"PK3", "PK4", "PK5";
+				function = "mcsia";
+				drive-strength = <10>;
+
+			};
+
+			mipia_pins_b: mipia@1 {
+				pins = "PK0", "PK1", "PK2",
+					"PK3", "PK4", "PK5";
+				function = "gpio_in";
+			};
+
+			mipib_pins_a: mipib@0 {
+				pins = "PK6", "PK7", "PK8",
+					"PK9", "PK10", "PK11";
+				function = "mcsib";
+				drive-strength = <10>;
+			};
+
+			mipib_pins_b: mipib@1 {
+				pins = "PK6", "PK7", "PK8",
+					"PK9", "PK10", "PK11";
+				function = "gpio_in";
+
+			};
+
+			mipib_4lane_pins_a: mipib_4lane@0 {
+				pins = "PK6", "PK7", "PK8",
+					"PK9", "PK10", "PK11";
+				function = "mcsib";
+				drive-strength = <10>;
+			};
+
+			mipib_4lane_pins_b: mipib_4lane@1 {
+				pins = "PK6", "PK7", "PK8",
+					"PK9", "PK10", "PK11";
+				function = "gpio_in";
+			};
+
+			mipic_pins_a: mipic@0 {
+				pins = "PK12", "PK13", "PK14",
+					"PK15", "PK16", "PK17";
+				function = "mcsic";
+				drive-strength = <10>;
+
+			};
+
+			mipic_pins_b: mipic@1 {
+				pins = "PK12", "PK13", "PK14",
+					"PK15", "PK16", "PK17";
+				function = "gpio_in";
+			};
+
+			mipid_pins_a: mipid@0 {
+				pins = "PK18", "PK19", "PK20",
+					"PK21", "PK22", "PK23";
+				function = "mcsid";
+				drive-strength = <10>;
+			};
+
+			mipid_pins_b: mipid@1 {
+				pins = "PK18", "PK19", "PK20",
+					"PK21", "PK22", "PK23";
+				function = "gpio_in";
+
+			};
+
+			mipid_4lane_pins_a: mipid_4lane@0 {
+				pins = "PK18", "PK19", "PK20",
+					"PK21", "PK22", "PK23";
+				function = "mcsid";
+				drive-strength = <10>;
+			};
+
+			mipid_4lane_pins_b: mipid_4lane@1 {
+				pins = "PK18", "PK19", "PK20",
+					"PK21", "PK22", "PK23";
+				function = "gpio_in";
+			};
+
+			test_pins_a: test_pins@0 {
+				pins = "PB2", "PB5";
+				function = "test";
+				drive-strength = <10>;
+				bias-pull-up;
+			};
+
+			test_pins_b: test_pins@1 {
+				pins = "PB2", "PB5";
+				function = "gpio_in";
+			};
+		};
+
+		pinctrl_test: pinctrl_test@2000000 {
+		      reg = <0x0 0x0 0x0 0x0>;
+		      compatible = "allwinner,sunxi-pinctrl-test";
+		      device_type = "pinctrl-test";
+		      pinctrl-0 = <&test_pins_a>;
+		      pinctrl-1 = <&test_pins_b>;
+		      pinctrl-names = "default", "sleep";
+		      test-gpios = <&pio PB 4 GPIO_ACTIVE_LOW>;
+		      suspend-gpios = <&r_pio PL 4 GPIO_ACTIVE_LOW>;
+		      wakeup-source;
+		      interrupt-parent = <&pio>;
+		      interrupts = <PB 6 IRQ_TYPE_LEVEL_HIGH>;
+		};
+
+		ths0: ths0@200a000 {
+			compatible = "allwinner,sun55iw3p1-ths0";
+			reg = <0x0 0x0200a000 0x0 0x400>;
+			clocks = <&ccu CLK_THS>, <&ccu CLK_GPADC0_24M>;
+			clock-names = "bus", "sclk";
+			resets = <&ccu RST_BUS_TH>;
+			#thermal-sensor-cells = <1>;
+		};
+
+		ths1: ths0@2009400 {
+			compatible = "allwinner,sun55iw3p1-ths1";
+			reg = <0x0 0x02009400 0x0 0x400>;
+			clocks = <&ccu CLK_THS>, <&ccu CLK_GPADC1_24M>;
+			clock-names = "bus", "sclk";
+			resets = <&ccu RST_BUS_TH>;
+			#thermal-sensor-cells = <1>;
+		};
+
+		soc_timer0: timer@3008000 {
+			compatible = "allwinner,sun50i-timer";
+			device_type = "soc_timer";
+			reg = <0x0 0x03008000 0x0 0x400>;
+			interrupt-parent = <&gic>;
+			interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
+			clock-names = "parent", "bus", "timer0-mod", "timer1-mod";
+			clocks = <&dcxo24M>, <&ccu CLK_TIMER>, <&ccu CLK_TIMER0>, <&ccu CLK_TIMER1>;
+			resets = <&ccu RST_BUS_TIME>;
+		};
+
+		arm_pmu {
+			compatible = "arm,armv8-pmuv3";
+			interrupt-parent = <&gic>;
+			interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>;
+		};
+
+		dump_reg:dump_reg@40000 {
+			 compatible = "allwinner,sunxi-dump-reg";
+			 reg = <0x0 0x00040000 0x0 0x0004>;
+		};
+
+		soft_jtag_master:soft_jtag_master@0 {
+			compatible = "allwinner,soft-jtag-master";
+			tdi-gpios = <&r_pio PL 2 GPIO_ACTIVE_HIGH>;
+			tdo-gpios = <&r_pio PL 3 GPIO_ACTIVE_HIGH>;
+			tck-gpios = <&pio PB 11 GPIO_ACTIVE_HIGH>;
+			tms-gpios = <&pio PB 12 GPIO_ACTIVE_HIGH>;
+			status = "disabled";
+		};
+
+		reg_pio1_8: pio-18 {
+			compatible = "regulator-fixed";
+			regulator-name = "pio-18";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+		};
+
+		reg_pio2_8: pio-28 {
+			compatible = "regulator-fixed";
+			regulator-name = "pio-28";
+			regulator-min-microvolt = <2800000>;
+			regulator-max-microvolt = <2800000>;
+		};
+
+		reg_pio3_3: pio-33 {
+			compatible = "regulator-fixed";
+			regulator-name = "pio-33";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+		};
+
+		uart0: uart@2500000 {
+			compatible = "allwinner,sun55i-uart";
+			reg = <0x0 0x02500000 0x0 0x400>;
+			interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_BUS_UART0>;
+			resets = <&ccu RST_BUS_UART0>;
+			uart0_port = <0>;
+			uart0_type = <2>;
+			sunxi,uart-fifosize = <64>;
+			status = "disabled";
+		};
+
+		uart1: uart@2500400 {
+			compatible = "allwinner,sun55i-uart";
+			device_type = "uart1";
+			reg = <0x0 0x02500400 0x0 0x400>;
+			interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_BUS_UART1>;
+			resets = <&ccu RST_BUS_UART1>;
+			uart1_port = <1>;
+			uart1_type = <4>;
+			sunxi,uart-fifosize = <128>;
+			status = "disabled";
+		};
+
+		uart2: uart@2500800 {
+			compatible = "allwinner,sun55i-uart";
+			reg = <0x0 0x2500800 0x0 0x400>;
+			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_UART2>;
+			resets = <&ccu RST_BUS_UART2>;
+			uart2_port = <2>;
+			uart2_type = <4>;
+			sunxi,uart-fifosize = <128>;
+			status = "disabled";
+		};
+
+		uart3: uart@2500c00 {
+			compatible = "allwinner,sun55i-uart";
+			reg = <0x0 0x2500c00 0x0 0x400>;
+			interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_UART3>;
+			resets = <&ccu RST_BUS_UART3>;
+			uart3_port = <3>;
+			uart3_type = <4>;
+			sunxi,uart-fifosize = <128>;
+			status = "disabled";
+		};
+
+		uart4: uart@2501000 {
+			compatible = "allwinner,sun55i-uart";
+			reg = <0x0 0x2501000 0x0 0x400>;
+			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_UART4>;
+			resets = <&ccu RST_BUS_UART4>;
+			uart4_port = <4>;
+			uart4_type = <4>;
+			sunxi,uart-fifosize = <128>;
+			status = "disabled";
+		};
+
+		uart5: uart@2501400 {
+			compatible = "allwinner,sun55i-uart";
+			reg = <0x0 0x2501400 0x0 0x400>;
+			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_UART5>;
+			resets = <&ccu RST_BUS_UART5>;
+			uart5_port = <5>;
+			uart5_type = <4>;
+			sunxi,uart-fifosize = <128>;
+			status = "disabled";
+		};
+
+		uart6: uart@2501800 {
+			compatible = "allwinner,sun55i-uart";
+			reg = <0x0 0x2501800 0x0 0x400>;
+			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_UART6>;
+			resets = <&ccu RST_BUS_UART6>;
+			uart6_port = <6>;
+			uart6_type = <4>;
+			sunxi,uart-fifosize = <128>;
+			status = "disabled";
+		};
+
+		uart7: uart@2501c00 {
+			compatible = "allwinner,sun55i-uart";
+			reg = <0x0 0x2501c00 0x0 0x400>;
+			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_UART7>;
+			resets = <&ccu RST_BUS_UART7>;
+			uart7_port = <7>;
+			uart7_type = <4>;
+			sunxi,uart-fifosize = <128>;
+			status = "disabled";
+		};
+
+		uart8: uart@7080000 {
+			compatible = "allwinner,sun55i-uart";
+			reg = <0x0 0x7080000 0x0 0x400>;
+			interrupts = <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&r_ccu CLK_BUS_R_UART0>;
+			resets = <&r_ccu RST_R_UART0>;
+			uart8_port = <8>;
+			uart8_type = <2>;
+			sunxi,uart-fifosize = <64>;
+			status = "disabled";
+		};
+
+		uart9: uart@7080400 {
+			compatible = "allwinner,sun55i-uart";
+			reg = <0x0 0x7080400 0x0 0x400>;
+			interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&r_ccu CLK_BUS_R_UART1>;
+			resets = <&r_ccu RST_R_UART1>;
+			uart9_port = <9>;
+			uart9_type = <2>;
+			sunxi,uart-fifosize = <64>;
+			status = "disabled";
+		};
+
+		dma:dma-controller@3002000 {
+			compatible = "allwinner,dma-v105";
+			reg = <0x0 0x03002000 0x0 0x1000>;
+			interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_DMA>, <&ccu CLK_DMA_MBUS_GATE>;
+			clock-names = "bus", "mbus";
+			dma-channels = <8>;
+			dma-requests = <54>;
+			resets = <&ccu RST_BUS_DMA>;
+			#dma-cells = <1>;
+			status = "okay";
+		};
+
+		dma1:dma1-controller@7121000 {
+			compatible = "allwinner,dma-v104";
+			reg = <0x0 0x7121000 0x0 0x1000>;
+			interrupts = <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&mcu_ccu CLK_BUS_MCU_DMA>, <&mcu_ccu CLK_BUS_MCU_DMA_MBUS>, <&mcu_ccu CLK_BUS_MCU_MBUS>;
+			clock-names = "bus", "mbus", "mcu-mbus";
+			dma-channels = <8>;
+			dma-requests = <15>;
+			resets = <&mcu_ccu RST_BUS_MCU_DMA>;
+			#dma-cells = <1>;
+			status = "okay";
+		};
+
+		npu: npu@7122000 {
+			compatible = "allwinner,npu";
+			reg = <0x0 0x07122000 0x0 0x1000>;
+			device_type = "npu";
+			dev_name = "npu";
+			interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_NPU>, <&ccu CLK_PLL_NPU_2X>, <&mcu_ccu CLK_BUS_MCU_NPU_ACLK>, <&mcu_ccu CLK_BUS_MCU_NPU_HCLK>;
+			clock-names = "clk_npu", "clk_parent", "npu-aclk", "npu-hclk";
+			operating-points-v2 = <&npu_opp_table>;
+			resets = <&mcu_ccu RST_BUS_MCU_NPU>;
+			reset-names = "npu_rst";
+			interrupt-names = "npu";
+			npu-vf = <696>;
+			npu-setvol = <1>;
+			power-domains = <&pd A523_PD_NPU>;
+			status = "disabled";
+		};
+
+		npu_opp_table: npu-opp-table {
+			compatible = "allwinner,sun55i-operating-points";
+			opp-shared;
+			npu_opp_table_546: opp-546 {
+				opp-hz = <546000000>;
+				opp-microvolt-vf1 = <920000>;
+				opp-microvolt-vf12 = <920000>;
+				opp-microvolt-vf2 = <920000>;
+				opp-microvolt-vf21 = <920000>;
+				opp-microvolt-vf3 = <920000>;
+				opp-microvolt-vf31 = <920000>;
+				opp-microvolt-vf32 = <920000>;
+				opp-microvolt-vf4 = <920000>;
+				opp-microvolt-vf5 = <920000>;
+				opp-microvolt-vf52 = <920000>;
+			};
+
+			npu_opp_table_696: opp-696 {
+				opp-hz = <696000000>;
+				opp-microvolt-vf1 = <1050000>;
+				opp-microvolt-vf12 = <1050000>;
+				opp-microvolt-vf2 = <1050000>;
+				opp-microvolt-vf21 = <1050000>;
+				opp-microvolt-vf3 = <1000000>;
+				opp-microvolt-vf31 = <1000000>;
+				opp-microvolt-vf32 = <1000000>;
+				opp-microvolt-vf4 = <1000000>;
+				opp-microvolt-vf5 = <1050000>;
+				opp-microvolt-vf52 = <1050000>;
+			};
+		};
+
+		wdt: watchdog@2050000 {
+			compatible = "allwinner,wdt-v103";
+			reg = <0x0 0x02050000 0x0 0x20>;  /* In Timers Spec */
+			interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;  /* In GIC Spec */
+		};
+
+		gpadc0: gpadc0@2009000 {
+			compatible = "allwinner,sunxi-gpadc";
+			reg = <0x0 0x02009000 0x0 0x400>;
+			interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_BUS_GPADC0>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_GPADC0>;
+			status = "disabled";
+		};
+
+		gpadc1: gpadc1@2009c00 {
+			compatible = "allwinner,sunxi-gpadc";
+			reg = <0x0 0x02009c00 0x0 0x400>;
+			interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_BUS_GPADC1>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_GPADC1>;
+			status = "disabled";
+		};
+
+		dsp0_rproc: dsp0_rproc@0 {
+			compatible = "allwinner,hifi4-rproc";
+			clock-frequency = <600000000>;
+			clocks = <&ccu CLK_PLL_PERI0_2X>, <&mcu_ccu CLK_DSP_DSP>, <&ccu CLK_DSP>, <&mcu_ccu CLK_BUS_DSP_CFG>, <&r_ccu CLK_R_AHB>;
+			clock-names = "pll", "mcu-mod", "mod", "cfg", "ahbs";
+			resets = <&mcu_ccu RST_BUS_DSP>, <&mcu_ccu RST_BUS_DSP_CFG>, <&mcu_ccu RST_BUS_DSP_DBG>;
+			reset-names = "mod-rst", "cfg-rst", "dbg-rst";
+			reg = <0x0 0x07010364 0x0 0x04>,
+				<0x0 0x07100000 0x0 0x40>;
+			reg-names = "sram-for-cpux", "hifi4-cfg";
+			firmware-name = "amp_dsp0.bin";
+			power-domains = <&pd A523_PD_DSP>, <&pd A523_PD_SRAM>;
+			power-domain-names = "pd_dsp", "pd_sram";
+			status = "disabled";
+		};
+
+		e906_rproc: e906_rproc@7130000 {
+			compatible = "allwinner,e906-rproc";
+			clocks = <&mcu_ccu CLK_BUS_PUBSRAM>, <&mcu_ccu CLK_BUS_RV>, <&mcu_ccu CLK_BUS_RV_CFG>;
+			clock-names = "pubsram", "mod", "cfg";
+			resets = <&mcu_ccu RST_BUS_PUBSRAM>, <&mcu_ccu RST_BUS_RV>, <&mcu_ccu RST_BUS_RV_CFG>, <&mcu_ccu RST_BUS_RV_DBG>;
+			reset-names = "pubsram-rst", "mod-rst", "cfg-rst", "dbg-rst";
+			firmware-name = "amp_rv0.bin";
+			reg = <0x0 0x07130000 0x0 0x1000>;
+			reg-names = "e906-cfg";
+			power-domains = <&pd A523_PD_RISCV>, <&pd A523_PD_SRAM>;
+			power-domain-names = "pd_riscv", "pd_sram";
+			status = "disabled";
+		};
+
+				/*
+		 * channel0~3  : cpux -> dsp
+		 * channel4~7 : cpux -> cpus
+		 * channel8~11 : cpux -> rv
+		 */
+		msgbox: msgbox@3003000 {
+			compatible = "allwinner,sun55iw3-msgbox";
+			#mbox-cells = <1>;
+			reg = <0x0 0x03003000 0x0 0x1000>,
+			      <0x0 0x07120000 0x0 0x1000>,
+			      <0x0 0x07094000 0x0 0x1000>,
+			      <0x0 0x07136000 0x0 0x1000>;
+			interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_MSGBOX0>;
+			clock-names = "msgbox";
+			resets = <&ccu RST_BUS_MSGBOX0>;
+			reset-names = "rst";
+			local_id = <0>;
+			status = "okay";
+		};
+
+		hwspinlock: hwspinlock@3005000 {
+			compatible = "allwinner,sunxi-hwspinlock";
+			reg = <0x0 0x3005000 0x0 0x1000>;
+			#hwlock-cells = <1>;
+			clocks = <&ccu CLK_SPINLOCK>;
+			clock-names = "clk_hwspinlock_bus";
+			resets = <&ccu RST_BUS_SPINLOCK>;
+			reset-names = "rst";
+			num-locks = <32>;
+			status = "okay";
+		};
+
+		pwm0: pwm0@2000c00 {
+			#pwm-cells = <0x3>;
+			compatible = "allwinner,sunxi-pwm-v201";
+			reg = <0x0 0x02000c00 0x0 0x400>;
+			clocks = <&ccu CLK_PWM>;
+			interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
+			resets = <&ccu RST_BUS_PWM>;
+			pwm-number = <16>;
+			pwm-base = <0x0>;
+			sunxi-pwms = <&pwm0_0>, <&pwm0_1>, <&pwm0_2>, <&pwm0_3>, <&pwm0_4>,
+			<&pwm0_5>, <&pwm0_6>, <&pwm0_7>, <&pwm0_8>, <&pwm0_9>,
+			<&pwm0_10>, <&pwm0_11>, <&pwm0_12>, <&pwm0_13>,
+			<&pwm0_14>, <&pwm0_15>;
+			status = "okay";
+		};
+
+		pwm0_0: pwm0_0@2000c10 {
+			compatible = "allwinner,sunxi-pwm0";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02000c10 0x0 0x4>;
+			reg_base = <0x02000c00>;
+			status = "disabled";
+		};
+
+		pwm0_1: pwm0_1@2000c11 {
+			compatible = "allwinner,sunxi-pwm1";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02000c11 0x0 0x4>;
+			reg_base = <0x02000c00>;
+			status = "disabled";
+		};
+
+		pwm0_2: pwm0_2@2000c12 {
+			compatible = "allwinner,sunxi-pwm2";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02000c12 0x0 0x4>;
+			reg_base = <0x02000c00>;
+			status = "disabled";
+		};
+
+		pwm0_3: pwm0_3@2000c13 {
+			compatible = "allwinner,sunxi-pwm3";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02000c13 0x0 0x4>;
+			reg_base = <0x02000c00>;
+			status = "disabled";
+		};
+
+		pwm0_4: pwm0_4@2000c14 {
+			compatible = "allwinner,sunxi-pwm4";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02000c14 0x0 0x4>;
+			reg_base = <0x02000c00>;
+			status = "disabled";
+		};
+
+		pwm0_5: pwm0_5@2000c15 {
+			compatible = "allwinner,sunxi-pwm5";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02000c15 0x0 0x4>;
+			reg_base = <0x02000c00>;
+			status = "disabled";
+		};
+
+		pwm0_6: pwm0_6@2000c16 {
+			compatible = "allwinner,sunxi-pwm6";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02000c16 0x0 0x4>;
+			reg_base = <0x02000c00>;
+			status = "disabled";
+		};
+
+		pwm0_7: pwm0_7@2000c17 {
+			compatible = "allwinner,sunxi-pwm7";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02000c17 0x0 0x4>;
+			reg_base = <0x02000c00>;
+			status = "disabled";
+		};
+
+		pwm0_8: pwm0_8@2000c18 {
+			compatible = "allwinner,sunxi-pwm8";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02000c18 0x0 0x4>;
+			reg_base = <0x02000c00>;
+			status = "disabled";
+		};
+
+		pwm0_9: pwm0_9@2000c19 {
+			compatible = "allwinner,sunxi-pwm9";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02000c19 0x0 0x4>;
+			reg_base = <0x02000c00>;
+			status = "disabled";
+		};
+
+		pwm0_10: pwm0_10@2000c1a {
+			compatible = "allwinner,sunxi-pwm10";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02000c1a 0x0 0x4>;
+			reg_base = <0x02000c00>;
+			status = "disabled";
+		};
+
+		pwm0_11: pwm0_11@2000c1b {
+			compatible = "allwinner,sunxi-pwm11";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02000c1b 0x0 0x4>;
+			reg_base = <0x02000c00>;
+			status = "disabled";
+		};
+
+		pwm0_12: pwm0_12@2000c1c {
+			compatible = "allwinner,sunxi-pwm12";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02000c1c 0x0 0x4>;
+			reg_base = <0x02000c00>;
+			status = "disabled";
+		};
+
+		pwm0_13: pwm0_13@2000c1d {
+			compatible = "allwinner,sunxi-pwm13";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02000c1d 0x0 0x4>;
+			reg_base = <0x02000c00>;
+			status = "disabled";
+		};
+
+		pwm0_14: pwm0_14@2000c1e {
+			compatible = "allwinner,sunxi-pwm14";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02000c1e 0x0 0x4>;
+			reg_base = <0x02000c00>;
+			status = "disabled";
+		};
+
+		pwm0_15: pwm0_15@2000c1f {
+			compatible = "allwinner,sunxi-pwm15";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02000c1f 0x0 0x4>;
+			reg_base = <0x02000c00>;
+			status = "disabled";
+		};
+
+		pwm1: pwm1@2051000 {
+			#pwm-cells = <0x3>;
+			compatible = "allwinner,sunxi-pwm-v201";
+			reg = <0x0 0x02051000 0x0 0x400>;
+			clocks = <&ccu CLK_PWM1>;
+			interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
+			resets = <&ccu RST_BUS_PWM1>;
+			pwm-number = <4>;
+			pwm-base = <0x10>;
+			sunxi-pwms = <&pwm1_0>, <&pwm1_1>, <&pwm1_2>, <&pwm1_3>;
+			status = "disabled";
+		};
+
+		pwm1_0: pwm1_0@2051010 {
+			compatible = "allwinner,sunxi-pwm16";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02051010 0x0 0x4>;
+			reg_base = <0x02051000>;
+			status = "disabled";
+		};
+
+		pwm1_1: pwm1_1@2051011 {
+			compatible = "allwinner,sunxi-pwm17";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02051011 0x0 0x4>;
+			reg_base = <0x02051000>;
+			status = "disabled";
+		};
+
+		pwm1_2: pwm1_2@2051012 {
+			compatible = "allwinner,sunxi-pwm18";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02051012 0x0 0x4>;
+			reg_base = <0x02051000>;
+			status = "disabled";
+		};
+
+		pwm1_3: pwm1_3@2051013 {
+			compatible = "allwinner,sunxi-pwm19";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02051013 0x0 0x4>;
+			reg_base = <0x02051000>;
+			status = "disabled";
+		};
+
+		s_pwm0: s_pwm0@7020c00 {
+			#pwm-cells = <0x3>;
+			compatible = "allwinner,sunxi-pwm-v202";
+			reg = <0x0 0x07020c00 0x0 0x400>;
+			clocks = <&r_ccu CLK_R_PWM>,<&r_ccu CLK_BUS_R_PWM>;
+			interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
+			clock-names = "clk_pwm","clk_bus_pwm";
+			resets = <&r_ccu RST_R_PWM>;
+			pwm-number = <2>;
+			pwm-base = <0x14>;
+			sunxi-pwms = <&s_pwm0_0>, <&s_pwm0_1>;
+			status = "disabled";
+		};
+
+		s_pwm0_0: s_pwm0_0@7020c10 {
+			compatible = "allwinner,sunxi-pwm20";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07020c10 0x0 0x4>;
+			reg_base = <0x07020c00>;
+			status = "disabled";
+		};
+
+		s_pwm0_1: s_pwm0_1@7020c11 {
+			compatible = "allwinner,sunxi-pwm21";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07020c11 0x0 0x4>;
+			reg_base = <0x07020c00>;
+			status = "disabled";
+		};
+
+		mcu_pwm0: mcu_pwm0@7103000 {
+			#pwm-cells = <0x3>;
+			compatible = "allwinner,sunxi-pwm-v202";
+			reg = <0x0 0x07103000 0x0 0x400>;
+			clocks = <&mcu_ccu CLK_MCU_PWM>,<&mcu_ccu CLK_BUS_MCU_PWM>;
+			interrupts = <GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH>;
+			clock-names = "clk_pwm","clk_bus_pwm";
+			resets = <&mcu_ccu RST_BUS_MCU_PWM>;
+			pwm-number = <8>;
+			pwm-base = <0x16>;
+			sunxi-pwms = <&mcu_pwm0_0>, <&mcu_pwm0_1>, <&mcu_pwm0_2>, <&mcu_pwm0_3>,
+			<&mcu_pwm0_4>,<&mcu_pwm0_5>, <&mcu_pwm0_6>, <&mcu_pwm0_7>;
+			status = "disabled";
+		};
+
+		mcu_pwm0_0: mcu_pwm0_0@7103010 {
+			compatible = "allwinner,sunxi-pwm22";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07103010 0x0 0x4>;
+			reg_base = <0x07103000>;
+			status = "disabled";
+		};
+
+		mcu_pwm0_1: mcu_pwm0_1@7103020 {
+			compatible = "allwinner,sunxi-pwm23";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07103020 0x0 0x4>;
+			reg_base = <0x07103000>;
+			status = "disabled";
+		};
+
+		mcu_pwm0_2: mcu_pwm0_2@7103030 {
+			compatible = "allwinner,sunxi-pwm24";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07103030 0x0 0x4>;
+			reg_base = <0x07103000>;
+			status = "disabled";
+		};
+
+		mcu_pwm0_3: mcu_pwm0_3@7103040 {
+			compatible = "allwinner,sunxi-pwm25";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07103040 0x0 0x4>;
+			reg_base = <0x07103000>;
+			status = "disabled";
+		};
+
+		mcu_pwm0_4: mcu_pwm0_4@7103050 {
+			compatible = "allwinner,sunxi-pwm26";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07103050 0x0 0x4>;
+			reg_base = <0x07103000>;
+			status = "disabled";
+		};
+
+		mcu_pwm0_5: mcu_pwm0_5@7103060 {
+			compatible = "allwinner,sunxi-pwm27";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07103060 0x0 0x4>;
+			reg_base = <0x07103000>;
+			status = "disabled";
+		};
+
+		mcu_pwm0_6: mcu_pwm0_6@7103070 {
+			compatible = "allwinner,sunxi-pwm28";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07103070 0x0 0x4>;
+			reg_base = <0x07103000>;
+			status = "disabled";
+		};
+
+		mcu_pwm0_7: mcu_pwm0_7@7103080 {
+			compatible = "allwinner,sunxi-pwm29";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07103080 0x0 0x4>;
+			reg_base = <0x07103000>;
+			status = "disabled";
+		};
+
+		ledc: ledc@2008000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-leds";
+			reg = <0x0 0x02008000 0x0 0x400>;
+			interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_LEDC>, <&ccu CLK_BUS_LEDC>;
+			clock-names = "clk_ledc", "clk_cpuapb";
+			resets = <&ccu RST_BUS_LEDC>;
+			reset-names = "ledc_reset";
+			dmas = <&dma 42>, <&dma 42>;
+			dma-names = "rx", "tx";
+			status = "disabled";
+		};
+
+		irrx: irrx@2005000 {
+			compatible = "allwinner,irrx";
+			reg = <0x0 0x02005000 0x0 0x400>;
+			interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_BUS_IRRX>, <&dcxo24M>, <&ccu CLK_IRRX>;
+			clock-names = "bus", "pclk", "mclk";
+			resets = <&ccu RST_BUS_IRRX>;
+			status = "disabled";
+		};
+
+		s_irrx: s_irrx@7040000 {
+			compatible = "allwinner,irrx";
+			reg = <0x0 0x07040000 0x0 0x400>;
+			interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&r_ccu CLK_BUS_R_IRRX>, <&dcxo24M>, <&r_ccu CLK_R_IRRX>;
+			clock-names = "bus", "pclk", "mclk";
+			resets = <&r_ccu RST_R_IRRX>;
+			status = "disabled";
+		};
+
+		irtx: irtx@2003000 {
+			compatible = "allwinner,irtx";
+			reg = <0x0 0x02003000 0x0 0x400>;
+			interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_BUS_IRTX>, <&dcxo24M>, <&ccu CLK_IRTX>;
+			clock-names = "bus", "pclk", "mclk";
+			resets = <&ccu RST_BUS_IRTX>;
+			status = "disabled";
+		};
+
+		twi0: twi0@2502000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi0";
+			reg = <0x0 0x02502000 0x0 0x400>;
+			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI0>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI0>;
+			dmas = <&dma 43>, <&dma 43>;
+			dma-names = "tx", "rx";
+			status = "okay";
+		};
+
+		twi1: twi1@2502400 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi1";
+			reg = <0x0 0x02502400 0x0 0x400>;
+			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI1>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI1>;
+			dmas = <&dma 44>, <&dma 44>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi2: twi2@2502800 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi2";
+			reg = <0x0 0x02502800 0x0 0x400>;
+			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI2>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI2>;
+			dmas = <&dma 45>, <&dma 45>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi3: twi3@2502c00 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi3";
+			reg = <0x0 0x02502c00 0x0 0x400>;
+			interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI3>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI3>;
+			dmas = <&dma 46>, <&dma 46>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi4: twi4@2503000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi4";
+			reg = <0x0 0x02503000 0x0 0x400>;
+			interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI4>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI4>;
+			dmas = <&dma 47>, <&dma 47>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi5: twi5@2503400{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi5";
+			reg = <0x0 0x02503400 0x0 0x400>;
+			interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI5>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI5>;
+			dmas = <&dma 48>, <&dma 48>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi6: s_twi0@7081400 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi6";
+			reg = <0x0 0x07081400 0x0 0x400>;
+			interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&r_ccu CLK_BUS_R_TWI0>;
+			clock-names = "bus";
+			resets = <&r_ccu RST_R_TWI0>;
+			dmas = <&dma1 9>, <&dma1 9>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi7: s_twi1@7081800 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi7";
+			reg = <0x0 0x07081800 0x0 0x400>;
+			interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&r_ccu CLK_BUS_R_TWI1>;
+			clock-names = "bus";
+			resets = <&r_ccu RST_R_TWI1>;
+			dmas = <&dma1 10>, <&dma1 10>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi8: s_twi2@7081c00 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi8";
+			reg = <0x0 0x07081C00 0x0 0x400>;
+			interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&r_ccu CLK_BUS_R_TWI2>;
+			clock-names = "bus";
+			resets = <&r_ccu RST_R_TWI2>;
+			dmas = <&dma1 14>, <&dma1 14>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		spi0: spi@4025000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-spi-v1.3";
+			device_type = "spi0";
+			reg = <0x0 0x04025000 0x0 0x1000>;
+			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_PLL_PERI0_300M>, <&ccu CLK_SPI0>, <&ccu CLK_BUS_SPI0>;
+			clock-names = "pll", "mod", "bus";
+			resets = <&ccu RST_BUS_SPI0>;
+			dmas = <&dma 22>, <&dma 22>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		spi1: spi@4026000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-spi-v1.4";
+			device_type = "spi1";
+			reg = <0x0 0x04026000 0x0 0x1000>;
+			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_PLL_PERI0_300M>, <&ccu CLK_SPI1>, <&ccu CLK_BUS_SPI1>;
+			clock-names = "pll", "mod", "bus";
+			resets = <&ccu RST_BUS_SPI1>;
+			dmas = <&dma 23>, <&dma 23>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		spi2: spi@4027000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-spi-v1.3";
+			device_type = "spi2";
+			reg = <0x0 0x04027000 0x0 0x1000>;
+			interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_PLL_PERI0_300M>, <&ccu CLK_SPI2>, <&ccu CLK_BUS_SPI2>;
+			clock-names = "pll", "mod", "bus";
+			resets = <&ccu RST_BUS_SPI2>;
+			dmas = <&dma 24>, <&dma 24>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		r_spi0: spi@7092000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-spi-v1.3";
+			device_type = "r_spi0";
+			reg = <0x0 0x07092000 0x0 0x1000>;
+			interrupts = <GIC_SPI 172 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_PLL_PERI0_300M>, <&r_ccu CLK_R_SPI>, <&r_ccu CLK_BUS_R_SPI>;
+			clock-names = "pll", "mod", "bus";
+			resets = <&r_ccu RST_R_SPI>;
+			dmas = <&dma1 13>, <&dma1 13>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		spif0: spif@47f0000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun55i-spif";
+			device_type = "spif";
+			reg = <0x0 0x047f0000 0x0 0x1000>;
+			interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_PLL_PERI0_400M>, <&ccu CLK_SPIF>, <&ccu CLK_BUS_SPIF>;
+			clock-names = "pclk", "mclk", "bus";
+			resets = <&ccu RST_BUS_SPIF>;
+			clock-frequency = <100000000>;
+			status = "disabled";
+		};
+
+		nand0:nand0@4011000 {
+			compatible = "allwinner,sun55iw3-nand";
+			device_type = "nand0";
+			reg = <0x0 0x04011000 0x0 0x1000>;/* nand0 */
+			interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_PLL_PERI1_400M>,
+				<&ccu CLK_NAND0_CLK0>,
+				 <&ccu CLK_NAND0_CLK1>,
+				<&ccu CLK_NAND0>,
+				 <&ccu CLK_NAND_MBUS_GATE>;
+			clock-names = "pll_periph", "mclk","ecc", "bus", "mbus";
+			resets = <&ccu RST_BUS_NAND0>;
+			reset-names = "rst";
+			power-domains = <&pd1 A523_PCK_NAND>;
+
+			nand0_regulator1 = "none";
+			nand0_regulator2 = "none";
+			nand0_cache_level = <0x55aaaa55>;
+			nand0_flush_cache_num = <0x55aaaa55>;
+			nand0_capacity_level = <0x55aaaa55>;
+			nand0_id_number_ctl = <0x55aaaa55>;
+			nand0_print_level = <0x55aaaa55>;
+			nand0_p0 = <0x55aaaa55>;
+			nand0_p1 = <0x55aaaa55>;
+			nand0_p2 = <0x55aaaa55>;
+			nand0_p3 = <0x55aaaa55>;
+			chip_code = "sun50iw10";
+			status = "disabled";
+			boot_crc = "disabled";
+		};
+
+		lradc: lradc@2009800 {
+			compatible = "allwinner,keyboard_1350mv";
+			reg = <0x0 0x02009800 0x0 0x100>;
+			interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_LRADC>;
+			resets = <&ccu RST_BUS_LRADC>;
+			status = "disabled";
+		};
+
+		nsi0: nsi-controller@2020000 {
+			compatible = "allwinner,sun55i-nsi";
+			interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
+			reg = <0x0 0x02020000 0x0 0x10000>,
+				<0x0 0x02071000 0x0 0x400>;
+			clocks = <&ccu CLK_PLL_DDR>, <&ccu CLK_MBUS>;
+			clock-names = "pll", "bus";
+			resets = <&ccu RST_MBUS>;
+			clock-frequency = <462000000>;
+			#nsi-cells = <1>;
+
+			npu{
+				id = <5>;
+				mode = <0>;
+				pri = <0>;
+				select = <1>;
+			};
+
+			gmac0{
+				id = <18>;
+				mode = <0>;
+				pri = <1>;
+				select = <1>;
+			};
+
+			gmac1{
+				id = <19>;
+				mode = <0>;
+				pri = <1>;
+				select = <1>;
+			};
+
+			smhc0{
+				id = <20>;
+				mode = <0>;
+				pri = <1>;
+				select = <1>;
+			};
+
+			smhc1{
+				id = <21>;
+				mode = <0>;
+				pri = <1>;
+				select = <1>;
+			};
+
+			smhc2{
+				id = <22>;
+				mode = <0>;
+				pri = <1>;
+				select = <1>;
+			};
+
+			usb0{
+				id = <23>;
+				mode = <0>;
+				pri = <1>;
+				select = <1>;
+			};
+
+			usb1{
+				id = <24>;
+				mode = <0>;
+				pri = <1>;
+				select = <1>;
+			};
+
+			usb2{
+				id = <25>;
+				mode = <0>;
+				pri = <1>;
+				select = <1>;
+			};
+
+			isp{
+				id = <6>;
+				mode = <0>;
+				pri = <2>;
+				select = <1>;
+			};
+
+			iommu{
+				id = <10>;
+				mode = <0>;
+				pri = <3>;
+				select = <1>;
+			};
+
+			ve_r{
+				id = <11>;
+				mode = <0>;
+				pri = <2>;
+				select = <1>;
+			};
+
+			ve_rw{
+				id = <12>;
+				mode = <0>;
+				pri = <2>;
+				select = <1>;
+			};
+
+			de{
+				id = <13>;
+				mode = <0>;
+				pri = <2>;
+				select = <1>;
+			};
+
+			csi{
+				id = <14>;
+				mode = <0>;
+				pri = <2>;
+				select = <1>;
+			};
+
+		};
+
+		npd0: npd@2070000 {
+			compatible = "allwinner,sun55i-npd";
+			status = "okay";
+		};
+
+		cryptoengine: ce@3040000 {
+			compatible = "allwinner,sunxi-ce";
+			device_name = "ce";
+			reg = <0x0 0x03040000 0x0 0xa0>, /* non-secure space */
+				<0x0 0x03040800 0x0 0xa0>; /* secure space */
+			interrupts = <GIC_SPI 52 IRQ_TYPE_EDGE_RISING>, /*non-secure*/
+				   <GIC_SPI 53 IRQ_TYPE_EDGE_RISING>; /* secure*/
+			clock-frequency = <400000000>; /* 400MHz */
+			clocks = <&ccu CLK_BUS_CE>, <&ccu CLK_CE>, <&ccu CLK_CE_MBUS_GATE>,
+				 <&ccu CLK_PLL_PERI0_400M>, <&ccu CLK_CE_SYS>;
+			clock-names = "bus_ce", "ce_clk", "mbus_ce", "clk_src", "ce_sys_clk";
+			resets = <&ccu RST_BUS_CE>;
+		};
+
+		rtc: rtc@7090000 {
+			compatible = "allwinner,rtc-v201";
+			device_type = "rtc";
+			wakeup-source;
+			reg = <0x0 0x07090000 0x0 0x320>;
+			interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&r_ccu CLK_BUS_R_RTC>, <&rtc_ccu CLK_RTC_1K>, <&rtc_ccu CLK_RTC_SPI>;
+			clock-names = "r-ahb-rtc", "rtc-1k", "rtc-spi";
+			resets = <&r_ccu RST_R_RTC>;
+			gpr_cur_pos = <6>;
+			gpr_bootcount_pos = <7>;
+		};
+
+		sdc2: sdmmc@4022000 {
+			compatible = "allwinner,sunxi-mmc-v4p6x";
+			device_type = "sdc2";
+			reg = <0x0 0x04022000 0x0 0x1000>;
+			interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&dcxo24M>,
+				<&ccu CLK_PLL_PERI1_800M>,
+				<&ccu CLK_PLL_PERI1_600M>,
+				<&ccu CLK_SMHC2>,
+				<&ccu CLK_BUS_SMHC2>;
+			clock-names = "osc24m","pll_periph","pll_periph_2","mmc","ahb";
+			resets = <&ccu RST_BUS_SMHC2>;
+			reset-names = "rst";
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&sdc2_pins_a &sdc2_pins_c>;
+			pinctrl-1 = <&sdc2_pins_b>;
+			bus-width = <8>;
+			req-page-count = <2>;
+			cap-mmc-highspeed;
+			cap-cmd23;
+			mmc-cache-ctrl;
+			non-removable;
+			/*max-frequency = <200000000>;*/
+			max-frequency = <50000000>;
+			cap-erase;
+			mmc-high-capacity-erase-size;
+			no-sdio;
+			no-sd;
+			/*-- speed mode --*/
+			/*sm0: DS26_SDR12*/
+			/*sm1: HSSDR52_SDR25*/
+			/*sm2: HSDDR52_DDR50*/
+			/*sm3: HS200_SDR104*/
+			/*sm4: HS400*/
+			/*-- frequency point --*/
+			/*f0: CLK_400K*/
+			/*f1: CLK_25M*/
+			/*f2: CLK_50M*/
+			/*f3: CLK_100M*/
+			/*f4: CLK_150M*/
+			/*f5: CLK_200M*/
+			ctl-spec-caps = <0x328>;
+			sdc_tm4_sm0_freq0 = <0>;
+			sdc_tm4_sm0_freq1 = <0>;
+			sdc_tm4_sm1_freq0 = <0x00000000>;
+			sdc_tm4_sm1_freq1 = <0>;
+			sdc_tm4_sm2_freq0 = <0x00000000>;
+			sdc_tm4_sm2_freq1 = <0>;
+			sdc_tm4_sm3_freq0 = <0x05000000>;
+			sdc_tm4_sm3_freq1 = <0x00000005>;
+			sdc_tm4_sm4_freq0 = <0x00050000>;
+			sdc_tm4_sm4_freq1 = <0x00000004>;
+			sdc_tm4_sm4_freq0_cmd = <0>;
+			sdc_tm4_sm4_freq1_cmd = <0>;
+
+			/*vmmc-supply = <&reg_3p3v>;*/
+			/*vqmc-supply = <&reg_3p3v>;*/
+			/*vdmc-supply = <&reg_3p3v>;*/
+			/*vmmc = "vcc-card";*/
+			/*vqmc = "";*/
+			/*vdmc = "";*/
+			/*sunxi-power-save-mode;*/
+		};
+
+		sdc0: sdmmc@4020000 {
+			compatible = "allwinner,sunxi-mmc-v5p3x";
+			device_type = "sdc0";
+			reg = <0x0 0x04020000 0x0 0x1000>;
+			interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&dcxo24M>,
+				 <&ccu CLK_PLL_PERI1_400M>,
+				 <&ccu CLK_PLL_PERI1_300M>,
+				 <&ccu CLK_SMHC0>,
+				 <&ccu CLK_BUS_SMHC0>;
+			clock-names = "osc24m","pll_periph","pll_periph_2","mmc","ahb";
+			resets = <&ccu RST_BUS_SMHC0>;
+			reset-names = "rst";
+			pinctrl-names = "default","mmc_1v8","sleep","uart_jtag";
+			pinctrl-0 = <&sdc0_pins_a>;
+			pinctrl-1 = <&sdc0_pins_b>;
+			pinctrl-2 = <&sdc0_pins_c>;
+			pinctrl-3 = <&sdc0_pins_d &sdc0_pins_e>;
+			max-frequency = <50000000>;
+			bus-width = <4>;
+			req-page-count = <2>;
+			/*non-removable;*/
+			/*broken-cd;*/
+			/*cd-inverted*/
+			/*cd-gpios = <&pio PF 6 GPIO_ACTIVE_LOW>;*/
+			/* vmmc-supply = <&reg_3p3v>;*/
+			/* vqmc-supply = <&reg_3p3v>;*/
+			/* vdmc-supply = <&reg_3p3v>;*/
+			/*vmmc = "vcc-card";*/
+			/*vqmc = "";*/
+			/*vdmc = "";*/
+			cap-sd-highspeed;
+			cap-wait-while-busy;
+			/*sd-uhs-sdr50;*/
+			/*sd-uhs-ddr50;*/
+			/*cap-sdio-irq;*/
+			/*keep-power-in-suspend;*/
+			/*ignore-pm-notify;*/
+			/*sunxi-power-save-mode;*/
+			/*sunxi-dly-400k = <1 0 0 0>; */
+			/*sunxi-dly-26M  = <1 0 0 0>;*/
+			/*sunxi-dly-52M  = <1 0 0 0>;*/
+			/*sunxi-dly-52M-ddr4  = <1 0 0 0>;*/
+			/*sunxi-dly-52M-ddr8  = <1 0 0 0>;*/
+			/*sunxi-dly-104M  = <1 0 0 0>;*/
+			/*sunxi-dly-208M  = <1 0 0 0>;*/
+			/*sunxi-dly-104M-ddr  = <1 0 0 0>;*/
+			/*sunxi-dly-208M-ddr  = <1 0 0 0>;*/
+			ctl-spec-caps = <0x428>;
+			status = "okay";
+		};
+
+		sdc1: sdmmc@4021000 {
+			compatible = "allwinner,sunxi-mmc-v5p3x";
+			device_type = "sdc1";
+			reg = <0x0 0x04021000 0x0 0x1000>;
+			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&dcxo24M>,
+				 <&ccu CLK_PLL_PERI1_400M>,
+				 <&ccu CLK_PLL_PERI1_300M>,
+				 <&ccu CLK_SMHC1>,
+				 <&ccu CLK_BUS_SMHC1>;
+			clock-names = "osc24m","pll_periph","pll_periph_2","mmc","ahb";
+			resets = <&ccu RST_BUS_SMHC1>;
+			reset-names = "rst";
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&sdc1_pins_a &sdc1_pins_c>;
+			pinctrl-1 = <&sdc1_pins_b>;
+			max-frequency = <50000000>;
+			bus-width = <4>;
+			/*broken-cd;*/
+			/*cd-inverted*/
+			/*cd-gpios = <&pio PG 6 6 1 2 0>;*/
+			/* vmmc-supply = <&reg_3p3v>;*/
+			/* vqmc-supply = <&reg_3p3v>;*/
+			/* vdmc-supply = <&reg_3p3v>;*/
+			/*vmmc = "vcc-card";*/
+			/*vqmc = "";*/
+			/*vdmc = "";*/
+			cap-sd-highspeed;
+			cap-sdio-irq;
+			ignore-pm-notify;
+			/*sd-uhs-sdr50;*/
+			/*sd-uhs-ddr50;*/
+			/*sd-uhs-sdr104;*/
+			/*cap-sdio-irq;*/
+			keep-power-in-suspend;
+			execute_tuning_in_kernel;
+			/*ignore-pm-notify;*/
+			/*sunxi-power-save-mode;*/
+			/*sunxi-dly-400k = <0xff 0xff 0xff 0xff 0xff 0xff>; */
+			/*sunxi-dly-26M  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
+			/*sunxi-dly-52M  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
+			/*sunxi-dly-52M-ddr4  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
+			/*sunxi-dly-52M-ddr8  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
+			/*sunxi-dly-104M  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
+			/*sunxi-dly-208M  = <0xff 0xff 0xff 0xff 0xff 0xff> ;*/
+			/*sunxi-dly-104M-ddr  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
+			/*sunxi-dly-208M-ddr  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
+			sunxi-dly-208M  = <0xff 0x1 0xff 0xff 0xff 0xff>;
+			ctl-spec-caps = <0x428>;
+			status = "okay";
+		};
+
+		usbc0: usbc0@10 {
+			device_type = "usbc0";
+			compatible = "allwinner,sunxi-otg-manager";
+			reg = <0x0 0x10 0x0 0x1000>;
+			usb_port_type = <2>;
+			usb_detect_type = <1>;
+			usb_detect_mode = <0>;
+			usb_id_gpio;
+			usb_det_vbus_gpio;
+			usb_regulator_io = "nocare";
+			usb_wakeup_suspend = <0>;
+			usb_luns = <3>;
+			usb_serial_unique = <0>;
+			usb_serial_number = "20080411";
+			rndis_wceis = <1>;
+			status = "disabled";
+		};
+
+		udc:udc-controller@4100000 {
+			compatible = "allwinner,sunxi-udc";
+			reg = <0x0 0x04100000 0x0 0x1000>, /*udc base*/
+			      <0x0 0x00000000 0x0 0x100>;  /*sram base*/
+			interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_USB_24M>, <&ccu CLK_USBOTG0>;
+			clock-names = "hosc", "bus_otg";
+			resets = <&ccu RST_USB_OTG0>, <&ccu RST_USB_PHY0_RSTN>;
+			reset-names = "otg", "phy";
+			status = "disabled";
+		};
+
+		ehci0:ehci0-controller@4101000 {
+			compatible = "allwinner,sunxi-ehci0";
+			reg = <0x0 0x04101000 0x0 0xFFF>,  /*hci0 base*/
+			      <0x0 0x00000000 0x0 0x100>,  /*sram base*/
+			      <0x0 0x04100000 0x0 0x1000>; /*otg base*/
+			interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_USB_24M>, <&ccu CLK_USBEHCI0>;
+			clock-names = "hosc", "bus_hci";
+			resets = <&ccu RST_USB_EHCI0>, <&ccu RST_USB_PHY0_RSTN>;
+			reset-names = "hci", "phy";
+			hci_ctrl_no = <0>;
+			status = "disabled";
+		};
+
+		ohci0:ohci0-controller@4101400 {
+			compatible = "allwinner,sunxi-ohci0";
+			reg = <0x0 0x04101400 0x0 0xFFF>,  /*hci0 base*/
+			      <0x0 0x00000000 0x0 0x100>,  /*sram base*/
+			      <0x0 0x04100000 0x0 0x1000>; /*otg base*/
+			interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_USB_24M>, <&ccu CLK_USBOHCI0>, <&ccu CLK_USB0>;
+			clock-names = "hosc", "bus_hci", "ohci";
+			resets = <&ccu RST_USB_OHCI0>, <&ccu RST_USB_PHY0_RSTN>;
+			reset-names = "hci", "phy";
+			hci_ctrl_no = <0>;
+			status = "disabled";
+		};
+
+		usbc1: usbc1@11 {
+			device_type = "usbc1";
+			reg = <0x0 0x11 0x0 0x1000>;
+			usb_regulator_io = "nocare";
+			usb_wakeup_suspend = <0>;
+			status = "disabled";
+		};
+
+		ehci1: ehci1-controller@4200000 {
+			compatible = "allwinner,sunxi-ehci1";
+			reg = <0x0 0x04200000 0x0 0xFFF>,  /*ehci1 base*/
+			      <0x0 0x00000000 0x0 0x100>,  /*sram base*/
+			      <0x0 0x04100000 0x0 0x1000>; /*otg base*/
+			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_USB_24M>, <&ccu CLK_USBEHCI1>;
+			clock-names = "hosc", "bus_hci";
+			resets = <&ccu RST_USB_EHCI1>, <&ccu RST_USB_PHY1_RSTN>;
+			reset-names = "hci", "phy";
+			hci_ctrl_no = <1>;
+			status = "disabled";
+		};
+
+		ohci1: ohci1-controller@4200400 {
+			compatible = "allwinner,sunxi-ohci1";
+			reg = <0x0 0x04200400 0x0 0xFFF>,  /*ohci1 base*/
+			      <0x0 0x00000000 0x0 0x100>,  /*sram base*/
+			      <0x0 0x04100000 0x0 0x1000>; /*otg base*/
+			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_USB_24M>, <&ccu CLK_USBOHCI1>, <&ccu CLK_USB1>;
+			clock-names = "hosc", "bus_hci", "ohci";
+			resets = <&ccu RST_USB_OHCI1>, <&ccu RST_USB_PHY1_RSTN>;
+			reset-names = "hci", "phy";
+			hci_ctrl_no = <1>;
+			status = "disabled";
+		};
+
+		usbc2:usbc2@12 {
+			device_type = "usbc2";
+			compatible = "allwinner,sunxi-plat-dwc3";
+			reg = <0x0 0x12 0x0 0x1000>;
+			#address-cells = <2>;
+			#size-cells = <2>;
+			ranges;
+			aw,hcgen2-phygen1-quirk;
+			status = "disabled";
+
+			xhci2: xhci2-controller@4d00000 {
+				compatible = "snps,dwc3";
+				reg = <0x0 0x04d00000 0x0 0x100000>;
+				interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
+				dr_mode = "otg"; // dr_mode option: host, peripheral, otg
+				clocks = <&ccu CLK_USB3_MBUS_GATE>,<&ccu CLK_USB2_REF>,
+					<&ccu CLK_USB3_SUSPEND>;
+				clock-names = "bus_clk", "ref_clk", "suspend";
+				resets = <&ccu RST_USB_3>;
+				reset-names = "hci";
+				maximum-speed = "super-speed";
+				phy_type = "utmi";
+				snps,dis_enblslpm_quirk;
+				snps,dis-u1-entry-quirk;
+				snps,dis-u2-entry-quirk;
+				snps,dis_u3_susphy_quirk;
+				snps,dis_u2_susphy_quirk;
+				phys = <&u2phy>, <&combophy PHY_TYPE_USB3>;
+				phy-names = "usb2-phy", "usb3-phy";
+				status = "disabled";
+			};
+		};
+
+		u2phy: phy@4e00000 {
+			compatible = "allwinner,sunxi-plat-phy";
+			reg = <0x0 0x04e00000 0x0 0x800>; /* Application Registers */
+			#phy-cells = <0>;
+			status = "disabled";
+		};
+
+		vind0: vind@5800800 {
+			compatible = "allwinner,sunxi-vin-media", "simple-bus";
+			#address-cells = <2>;
+			#size-cells = <2>;
+			ranges;
+			device_id = <0>;
+			csi_top = <336000000>;
+			csi_isp = <327000000>;
+			reg = <0x0 0x05800800 0x0 0x200>,
+				<0x0 0x05800000 0x0 0x800>,
+				<0x0 0x05810000 0x0 0x100>;
+			interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_CSI>, <&ccu CLK_PLL_VIDEO3_4X>,
+				<&ccu CLK_CSI_MASTER0>, <&dcxo24M>, <&ccu CLK_PLL_VIDEO3_4X>,
+				<&ccu CLK_CSI_MASTER1>, <&dcxo24M>, <&ccu CLK_PLL_VIDEO3_4X>,
+				<&ccu CLK_CSI_MASTER2>, <&dcxo24M>, <&ccu CLK_PLL_VIDEO3_4X>,
+				<&ccu CLK_CSI_MASTER3>, <&dcxo24M>, <&ccu CLK_PLL_VIDEO3_4X>,
+				<&ccu CLK_ISP>, <&ccu CLK_PLL_VIDEO2_4X>,
+				<&ccu CLK_BUS_CSI>, <&ccu CLK_CSI_MBUS_GATE>, <&ccu CLK_ISP_MBUS_GATE>;
+			clock-names = "csi_top", "csi_top_src",
+						"csi_mclk0", "csi_mclk0_24m", "csi_mclk0_pll",
+						"csi_mclk1", "csi_mclk1_24m", "csi_mclk1_pll",
+						"csi_mclk2", "csi_mclk2_24m", "csi_mclk2_pll",
+						"csi_mclk3", "csi_mclk3_24m", "csi_mclk3_pll",
+						"csi_isp", "csi_isp_src",
+						"csi_bus", "csi_mbus", "csi_isp_mbus";
+			resets = <&ccu RST_BUS_CSI>, <&ccu RST_BUS_ISP>;
+			reset-names = "csi_ret", "isp_ret";
+			pinctrl-names = "mclk0-default", "mclk0-sleep", "mclk1-default", "mclk1-sleep",
+							"mclk2-default", "mclk2-sleep", "mclk3-default", "mclk3-sleep";
+			pinctrl-0 = <&csi_mclk0_pins_a>;
+			pinctrl-1 = <&csi_mclk0_pins_b>;
+			pinctrl-2 = <&csi_mclk1_pins_a>;
+			pinctrl-3 = <&csi_mclk1_pins_b>;
+			pinctrl-4 = <&csi_mclk2_pins_a>;
+			pinctrl-5 = <&csi_mclk2_pins_b>;
+			pinctrl-6 = <&csi_mclk3_pins_a>;
+			pinctrl-7 = <&csi_mclk3_pins_b>;
+			power-domains = <&pd1 A523_PCK_VI>;
+			dram_dfs_time = <150>;
+			status = "okay";
+
+			csi0: csi@5820000 {
+				compatible = "allwinner,sunxi-csi";
+				reg = <0x0 0x05820000 0x0 0x1000>;
+				interrupts = <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>;
+				device_id = <0>;
+				status = "okay";
+			};
+			csi1: csi@5821000 {
+				compatible = "allwinner,sunxi-csi";
+				reg = <0x0 0x05821000 0x0 0x1000>;
+				interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
+				device_id = <1>;
+				status = "okay";
+			};
+			csi2: csi@5822000 {
+				compatible = "allwinner,sunxi-csi";
+				reg = <0x0 0x05822000 0x0 0x1000>;
+				interrupts = <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>;
+				device_id = <2>;
+				status = "okay";
+			};
+			csi3: csi@5823000 {
+				compatible = "allwinner,sunxi-csi";
+				reg = <0x0 0x05823000 0x0 0x1000>;
+				interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;
+				pinctrl-names = "default","sleep";
+				pinctrl-0 = <&ncsi_bt656_pins_a>;
+				pinctrl-1 = <&ncsi_bt656_pins_b>;
+				device_id = <3>;
+				status = "okay";
+			};
+			mipi0: mipi@5810100 {
+				compatible = "allwinner,sunxi-mipi";
+				reg = <0x0 0x05810100 0x0 0x100>,
+					<0x0 0x05811000 0x0 0x400>;
+				interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
+				pinctrl-names = "mipi0-default","mipi0-sleep",
+						"mipi1-4lane-default","mipi1-4lane-sleep";
+				pinctrl-0 = <&mipia_pins_a>;
+				pinctrl-1 = <&mipia_pins_b>;
+				pinctrl-2 = <&mipib_4lane_pins_a>;
+				pinctrl-3 = <&mipib_4lane_pins_b>;
+				device_id = <0>;
+				status = "okay";
+			};
+			mipi1: mipi@5810200 {
+				compatible = "allwinner,sunxi-mipi";
+				reg = <0x0 0x05810200 0x0 0x100>,
+					<0x0 0x05811400 0x0 0x400>;
+				pinctrl-names = "mipi1-default","mipi1-sleep";
+				pinctrl-0 = <&mipib_pins_a>;
+				pinctrl-1 = <&mipib_pins_b>;
+				device_id = <1>;
+				status = "okay";
+			};
+			mipi2: mipi@5810300 {
+				compatible = "allwinner,sunxi-mipi";
+				reg = <0x0 0x05810300 0x0 0x100>,
+					<0x0 0x05811800 0x0 0x400>;
+				pinctrl-names = "mipi2-default","mipi2-sleep",
+						"mipi3-4lane-default","mipi3-4lane-sleep";
+				pinctrl-0 = <&mipic_pins_a>;
+				pinctrl-1 = <&mipic_pins_b>;
+				pinctrl-2 = <&mipid_4lane_pins_a>;
+				pinctrl-3 = <&mipid_4lane_pins_b>;
+				device_id = <2>;
+				status = "okay";
+			};
+			mipi3: mipi@5810400 {
+				compatible = "allwinner,sunxi-mipi";
+				reg = <0x0 0x05810400 0x0 0x100>,
+					<0x0 0x05811C00 0x0 0x400>;
+				pinctrl-names = "mipi3-default","mipi3-sleep";
+				pinctrl-0 = <&mipid_pins_a>;
+				pinctrl-1 = <&mipid_pins_b>;
+				device_id = <3>;
+				status = "okay";
+			};
+			tdm0: tdm@5908000 {
+				compatible = "allwinner,sunxi-tdm";
+				reg = <0x0 0x05908000 0x0 0x300>;
+				interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0x0>;
+				device_id = <0>;
+				iommus = <&mmu_aw 0 0>;
+				status = "okay";
+			};
+			isp00:isp@5900000 {
+				compatible = "allwinner,sunxi-isp";
+				reg = <0x0 0x05900000 0x0 0x1300>;
+				interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0x0>;
+				device_id = <0>;
+				iommus = <&mmu_aw 0 0>;
+				status = "okay";
+			};
+			isp01:isp@58ffffc {
+				compatible = "allwinner,sunxi-isp";
+				reg = <0x0 0x058ffffc 0x0 0x1304>;
+				interrupts = <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0xff>;
+				device_id = <1>;
+				iommus = <&mmu_aw 0 0>;
+				status = "okay";
+			};
+			isp02:isp@58ffff8 {
+				compatible = "allwinner,sunxi-isp";
+				reg = <0x0 0x058ffff8 0x0 0x1308>;
+				interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0xff>;
+				device_id = <2>;
+				iommus = <&mmu_aw 0 0>;
+				status = "okay";
+			};
+			isp03:isp@58ffff4 {
+				compatible = "allwinner,sunxi-isp";
+				reg = <0x0 0x058ffff4 0x0 0x130c>;
+				interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0xff>;
+				device_id = <3>;
+				iommus = <&mmu_aw 0 0>;
+				status = "okay";
+			};
+			isp10:isp@4 {
+				compatible = "allwinner,sunxi-isp";
+				device_id = <4>;
+				iommus = <&mmu_aw 0 0>;
+				status = "okay";
+			};
+			isp20:isp@5 {
+					compatible = "allwinner,sunxi-isp";
+					device_id = <5>;
+					iommus = <&mmu_aw 0 0>;
+					status = "okay";
+			};
+			isp30:isp@6 {
+					compatible = "allwinner,sunxi-isp";
+					device_id = <6>;
+					iommus = <&mmu_aw 0 0>;
+					status = "okay";
+			};
+			scaler00:scaler@5910000 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x05910000 0x0 0x400>;
+				interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0x0>;
+				device_id = <0>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler01:scaler@590fffc {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x0590fffc 0x0 0x404>;
+				work_mode = <0xff>;
+				device_id = <1>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler02:scaler@590fff8 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x0590fff8 0x0 0x408>;
+				work_mode = <0xff>;
+				device_id = <2>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler03:scaler@590fff4 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x0590fff4 0x0 0x40c>;
+				work_mode = <0xff>;
+				device_id = <3>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler10:scaler@5910400 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x05910400 0x0 0x400>;
+				interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0x0>;
+				device_id = <4>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler11:scaler@59103fc {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x059103fc 0x0 0x404>;
+				work_mode = <0xff>;
+				device_id = <5>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler12:scaler@59103f8 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x059103f8 0x0 0x408>;
+				work_mode = <0xff>;
+				device_id = <6>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler13:scaler@59103f4 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x059103f4 0x0 0x40c>;
+				work_mode = <0xff>;
+				device_id = <7>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler20:scaler@5910800 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x05910800 0x0 0x400>;
+				interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0x0>;
+				device_id = <8>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler21:scaler@59107fc {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x059107fc 0x0 0x404>;
+				work_mode = <0xff>;
+				device_id = <9>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler22:scaler@59107f8 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x059107f8 0x0 0x408>;
+				work_mode = <0xff>;
+				device_id = <10>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler23:scaler@59107f4 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x059107f4 0x0 0x40c>;
+				work_mode = <0xff>;
+				device_id = <11>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler30:scaler@5910c00 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x05910c00 0x0 0x400>;
+				interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0x0>;
+				device_id = <12>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler31:scaler@5910bfc {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x05910bfc 0x0 0x404>;
+				work_mode = <0xff>;
+				device_id = <13>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler32:scaler@5910bf8 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x05910bf8 0x0 0x408>;
+				work_mode = <0xff>;
+				device_id = <14>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler33:scaler@5910bf4 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x05910bf4 0x0 0x40c>;
+				work_mode = <0xff>;
+				device_id = <15>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler40:scaler@16 {
+				compatible = "allwinner,sunxi-scaler";
+				device_id = <16>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler50:scaler@17 {
+				compatible = "allwinner,sunxi-scaler";
+				device_id = <17>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			actuator0: actuator@2108180 {
+				compatible = "allwinner,sunxi-actuator";
+				device_type = "actuator0";
+				reg = <0x0 0x02108180 0x0 0x10>;
+				actuator0_name = "ad5820_act";
+				actuator0_slave = <0x18>;
+				actuator0_af_pwdn = <>;
+				actuator0_afvdd = "afvcc-csi";
+				actuator0_afvdd_vol = <2800000>;
+				status = "disabled";
+			};
+			flash0: flash@2108190 {
+				device_type = "flash0";
+				compatible = "allwinner,sunxi-flash";
+				reg = <0x0 0x02108190 0x0 0x10>;
+				flash0_type = <2>;
+				flash0_en = <>;
+				flash0_mode = <>;
+				flash0_flvdd = "";
+				flash0_flvdd_vol = <>;
+				device_id = <0>;
+				status = "disabled";
+			};
+			sensor0: sensor@5812000 {
+				reg = <0x0 0x05812000 0x0 0x10>;
+				device_type = "sensor0";
+				compatible = "allwinner,sunxi-sensor";
+				sensor0_mname = "ov5640";
+				sensor0_twi_cci_id = <2>;
+				sensor0_twi_addr = <0x78>;
+				sensor0_mclk_id = <0>;
+				sensor0_pos = "rear";
+				sensor0_isp_used = <0>;
+				sensor0_fmt = <0>;
+				sensor0_stby_mode = <0>;
+				sensor0_vflip = <0>;
+				sensor0_hflip = <0>;
+				sensor0_iovdd-supply = <>;
+				sensor0_iovdd_vol = <>;
+				sensor0_avdd-supply = <>;
+				sensor0_avdd_vol = <>;
+				sensor0_dvdd-supply = <>;
+				sensor0_dvdd_vol = <>;
+				sensor0_power_en = <>;
+				sensor0_reset = <>;
+				sensor0_pwdn = <>;
+				sensor0_sm_vs = <>;
+				flash_handle = <&flash0>;
+				act_handle = <&actuator0>;
+				device_id = <0>;
+				status	= "disabled";
+			};
+			sensor1: sensor@5812010 {
+				reg = <0x0 0x05812010 0x0 0x10>;
+				device_type = "sensor1";
+				compatible = "allwinner,sunxi-sensor";
+				sensor1_mname = "ov5647";
+				sensor1_twi_cci_id = <3>;
+				sensor1_twi_addr = <0x6c>;
+				sensor1_mclk_id = <1>;
+				sensor1_pos = "front";
+				sensor1_isp_used = <0>;
+				sensor1_fmt = <0>;
+				sensor1_stby_mode = <0>;
+				sensor1_vflip = <0>;
+				sensor1_hflip = <0>;
+				sensor1_iovdd-supply = <>;
+				sensor1_iovdd_vol = <>;
+				sensor1_avdd-supply = <>;
+				sensor1_avdd_vol = <>;
+				sensor1_dvdd-supply = <>;
+				sensor1_dvdd_vol = <>;
+				sensor1_power_en = <>;
+				sensor1_reset = <>;
+				sensor1_pwdn = <>;
+				sensor1_sm_vs = <>;
+				flash_handle = <>;
+				act_handle = <>;
+				device_id = <1>;
+				status	= "disabled";
+			};
+			sensor2: sensor@5812020 {
+				reg = <0x0 0x05812020 0x0 0x10>;
+				device_type = "sensor2";
+				compatible = "allwinner,sunxi-sensor";
+				sensor2_mname = "imx386_mipi";
+				sensor2_twi_cci_id = <3>;
+				sensor2_twi_addr = <0x6c>;
+				sensor2_mclk_id = <1>;
+				sensor2_pos = "rear";
+				sensor2_isp_used = <0>;
+				sensor2_fmt = <0>;
+				sensor2_stby_mode = <0>;
+				sensor2_vflip = <0>;
+				sensor2_hflip = <0>;
+				sensor2_iovdd-supply = <>;
+				sensor2_iovdd_vol = <>;
+				sensor2_avdd-supply = <>;
+				sensor2_avdd_vol = <>;
+				sensor2_dvdd-supply = <>;
+				sensor2_dvdd_vol = <>;
+				sensor2_power_en = <>;
+				sensor2_reset = <>;
+				sensor2_pwdn = <>;
+				sensor2_sm_vs = <>;
+				flash_handle = <>;
+				act_handle = <>;
+				device_id = <2>;
+				status= "disabled";
+			};
+			sensor3: sensor@5812030 {
+				reg = <0x0 0x05812030 0x0 0x10>;
+				device_type = "sensor3";
+				compatible = "allwinner,sunxi-sensor";
+				sensor3_mname = "imx317_mipi";
+				sensor3_twi_cci_id = <3>;
+				sensor3_twi_addr = <0x6c>;
+				sensor3_mclk_id = <1>;
+				sensor3_pos = "rear";
+				sensor3_isp_used = <0>;
+				sensor3_fmt = <0>;
+				sensor3_stby_mode = <0>;
+				sensor3_vflip = <0>;
+				sensor3_hflip = <0>;
+				sensor3_iovdd-supply = <>;
+				sensor3_iovdd_vol = <>;
+				sensor3_avdd-supply = <>;
+				sensor3_avdd_vol = <>;
+				sensor3_dvdd-supply = <>;
+				sensor3_dvdd_vol = <>;
+				sensor3_power_en = <>;
+				sensor3_reset = <>;
+				sensor3_pwdn = <>;
+				sensor3_sm_vs = <>;
+				flash_handle = <>;
+				act_handle = <>;
+				device_id = <2>;
+				status= "disabled";
+			};
+			sensor_list0:sensor_list@5812040 {
+				reg = <0x0 0x05812040 0x0 0x10>;
+				device_type = "sensor_list0";
+				compatible = "allwinner,sunxi-sensor-list";
+				csi_sel = <0>;
+				sensor00_mname = "ov5675_mipi_b";
+				sensor00_twi_addr = <0x60>;
+				sensor00_type = <1>;
+				sensor00_hflip =  <1>;
+				sensor00_vflip = <0>;
+				sensor00_act_used = <1>;
+				sensor00_act_name = "dw9714_act";
+				sensor00_act_twi_addr = <0x18>;
+				sensor01_mname = "gc05a2_mipi_b";
+				sensor01_twi_addr = <0x62>;
+				sensor01_type = <1>;
+				sensor01_hflip =  <0>;
+				sensor01_vflip = <0>;
+				sensor01_act_used = <1>;
+				sensor01_act_name = "dw9714_act";
+				sensor01_act_twi_addr = <0x18>;
+				sensor02_mname = "gc5035_mipi_b";
+				sensor02_twi_addr = <0x64>;
+				sensor02_type = <1>;
+				sensor02_hflip =  <0>;
+				sensor02_vflip = <0>;
+				sensor02_act_used = <1>;
+				sensor02_act_name = "dw9714_act";
+				sensor02_act_twi_addr = <0x18>;
+				device_id = <0>;
+				status	= "disabled";
+			};
+			sensor_list1:sensor_list@5812050 {
+				reg = <0x0 0x05812050 0x0 0x10>;
+				device_type = "sensor_list1";
+				compatible = "allwinner,sunxi-sensor-list";
+				csi_sel = <0>;
+				sensor10_mname = "ov02a10_mipi_f";
+				sensor10_twi_addr = <0x70>;
+				sensor10_type = <1>;
+				sensor10_hflip =  <1>;
+				sensor10_vflip = <0>;
+				sensor10_act_used = <0>;
+				sensor10_act_name = "";
+				sensor10_act_twi_addr = <>;
+				sensor11_mname = "gc02m1_mipi_f";
+				sensor11_twi_addr = <0x72>;
+				sensor11_type = <1>;
+				sensor11_hflip =  <1>;
+				sensor11_vflip = <0>;
+				sensor11_act_used = <0>;
+				sensor11_act_name = "";
+				sensor11_act_twi_addr = <>;
+				sensor12_mname = "gc02m2_mipi_f";
+				sensor12_twi_addr = <0x74>;
+				sensor12_type = <1>;
+				sensor12_hflip =  <0>;
+				sensor12_vflip = <0>;
+				sensor12_act_used = <0>;
+				sensor12_act_name = "";
+				sensor12_act_twi_addr = <>;
+				device_id = <1>;
+				status	= "disabled";
+			};
+			vinc00:vinc@5830000 {
+				device_type = "vinc0";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05830000 0x0 0x1000>;
+				interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
+				vinc0_csi_sel = <3>;
+				vinc0_mipi_sel = <0xff>;
+				vinc0_isp_sel = <0>;
+				vinc0_isp_tx_ch = <0>;
+				vinc0_tdm_rx_sel = <0>;
+				vinc0_rear_sensor_sel = <0>;
+				vinc0_front_sensor_sel = <0>;
+				vinc0_sensor_list = <0>;
+				device_id = <0>;
+				work_mode = <0x0>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+
+			vinc01:vinc@582fffc {
+				device_type = "vinc1";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x0582fffc 0x0 0x1004>;
+				vinc1_csi_sel = <2>;
+				vinc1_mipi_sel = <0xff>;
+				vinc1_isp_sel = <1>;
+				vinc1_isp_tx_ch = <1>;
+				vinc1_tdm_rx_sel = <1>;
+				vinc1_rear_sensor_sel = <0>;
+				vinc1_front_sensor_sel = <0>;
+				vinc1_sensor_list = <0>;
+				device_id = <1>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+			vinc02:vinc@582fff8 {
+				device_type = "vinc2";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x0582fff8 0x0 0x1008>;
+				vinc2_csi_sel = <2>;
+				vinc2_mipi_sel = <0xff>;
+				vinc2_isp_sel = <2>;
+				vinc2_isp_tx_ch = <2>;
+				vinc2_tdm_rx_sel = <2>;
+				vinc2_rear_sensor_sel = <0>;
+				vinc2_front_sensor_sel = <0>;
+				vinc2_sensor_list = <0>;
+				device_id = <2>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+
+			vinc03:vinc@582fff4 {
+				device_type = "vinc3";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x0582fff4 0x0 0x100c>;
+				vinc3_csi_sel = <0>;
+				vinc3_mipi_sel = <0xff>;
+				vinc3_isp_sel = <0>;
+				vinc3_isp_tx_ch = <0>;
+				vinc3_tdm_rx_sel = <0>;
+				vinc3_rear_sensor_sel = <1>;
+				vinc3_front_sensor_sel = <1>;
+				vinc3_sensor_list = <0>;
+				device_id = <3>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+
+			vinc10:vinc@5831000 {
+				device_type = "vinc4";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05831000 0x0 0x1000>;
+				interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
+				vinc4_csi_sel = <3>;
+				vinc4_mipi_sel = <0xff>;
+				vinc4_isp_sel = <0>;
+				vinc4_isp_tx_ch = <0>;
+				vinc4_tdm_rx_sel = <1>;
+				vinc4_rear_sensor_sel = <0>;
+				vinc4_front_sensor_sel = <0>;
+				vinc4_sensor_list = <0>;
+				device_id = <4>;
+				work_mode = <0x0>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+
+			vinc11:vinc@5830ffc {
+				device_type = "vinc5";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05830ffc 0x0 0x1004>;
+				vinc5_csi_sel = <2>;
+				vinc5_mipi_sel = <0xff>;
+				vinc5_isp_sel = <1>;
+				vinc5_isp_tx_ch = <1>;
+				vinc5_tdm_rx_sel = <1>;
+				vinc5_rear_sensor_sel = <0>;
+				vinc5_front_sensor_sel = <0>;
+				vinc5_sensor_list = <0>;
+				device_id = <5>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+
+			vinc12:vinc@5830ff8 {
+				device_type = "vinc6";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05830ff8 0x0 0x1008>;
+				vinc6_csi_sel = <2>;
+				vinc6_mipi_sel = <0xff>;
+				vinc6_isp_sel = <0>;
+				vinc6_isp_tx_ch = <0>;
+				vinc6_tdm_rx_sel = <0>;
+				vinc6_rear_sensor_sel = <0>;
+				vinc6_front_sensor_sel = <0>;
+				vinc6_sensor_list = <0>;
+				device_id = <6>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+
+			vinc13:vinc@5830ff4 {
+				device_type = "vinc7";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05830ff4 0x0 0x100c>;
+				vinc7_csi_sel = <2>;
+				vinc7_mipi_sel = <0xff>;
+				vinc7_isp_sel = <0>;
+				vinc7_isp_tx_ch = <0>;
+				vinc7_tdm_rx_sel = <0>;
+				vinc7_rear_sensor_sel = <0>;
+				vinc7_front_sensor_sel = <0>;
+				vinc7_sensor_list = <0>;
+				device_id = <7>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+
+			vinc20:vinc@5832000 {
+				device_type = "vinc8";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05832000 0x0 0x1000>;
+				interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;
+				vinc8_csi_sel = <2>;
+				vinc8_mipi_sel = <0xff>;
+				vinc8_isp_sel = <4>;
+				vinc8_isp_tx_ch = <3>;
+				vinc8_tdm_rx_sel = <3>;
+				vinc8_rear_sensor_sel = <0>;
+				vinc8_front_sensor_sel = <0>;
+				vinc8_sensor_list = <0>;
+				device_id = <8>;
+				work_mode = <0x0>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+
+			vinc21:vinc@5831ffc {
+				device_type = "vinc9";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05831ffc 0x0 0x1004>;
+				vinc9_csi_sel = <2>;
+				vinc9_mipi_sel = <0xff>;
+				vinc9_isp_sel = <0>;
+				vinc9_isp_tx_ch = <0>;
+				vinc9_tdm_rx_sel = <0>;
+				vinc9_rear_sensor_sel = <0>;
+				vinc9_front_sensor_sel = <0>;
+				vinc9_sensor_list = <0>;
+				device_id = <9>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+
+			vinc22:vinc@5831ff8 {
+				device_type = "vinc10";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05831ff8 0x0 0x1008>;
+				vinc10_csi_sel = <2>;
+				vinc10_mipi_sel = <0xff>;
+				vinc10_isp_sel = <0>;
+				vinc10_isp_tx_ch = <0>;
+				vinc10_tdm_rx_sel = <0>;
+				vinc10_rear_sensor_sel = <0>;
+				vinc10_front_sensor_sel = <0>;
+				vinc10_sensor_list = <0>;
+				device_id = <10>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+
+			vinc23:vinc@5831ff4 {
+				device_type = "vinc11";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05831ff4 0x0 0x100c>;
+				vinc11_csi_sel = <2>;
+				vinc11_mipi_sel = <0xff>;
+				vinc11_isp_sel = <0>;
+				vinc11_isp_tx_ch = <0>;
+				vinc11_tdm_rx_sel = <0>;
+				vinc11_rear_sensor_sel = <0>;
+				vinc11_front_sensor_sel = <0>;
+				vinc11_sensor_list = <0>;
+				device_id = <11>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+
+			vinc30:vinc@5833000 {
+				device_type = "vinc12";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05833000 0x0 0x1000>;
+				interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;
+				vinc12_csi_sel = <2>;
+				vinc12_mipi_sel = <0xff>;
+				vinc12_isp_sel = <0>;
+				vinc12_isp_tx_ch = <0>;
+				vinc12_tdm_rx_sel = <0>;
+				vinc12_rear_sensor_sel = <0>;
+				vinc12_front_sensor_sel = <0>;
+				vinc12_sensor_list = <0>;
+				device_id = <12>;
+				work_mode = <0x0>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+
+			vinc31:vinc@5832ffc {
+				device_type = "vinc13";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05832ffc 0x0 0x1004>;
+				vinc13_csi_sel = <2>;
+				vinc13_mipi_sel = <0xff>;
+				vinc13_isp_sel = <0>;
+				vinc13_isp_tx_ch = <0>;
+				vinc13_tdm_rx_sel = <0>;
+				vinc13_rear_sensor_sel = <0>;
+				vinc13_front_sensor_sel = <0>;
+				vinc13_sensor_list = <0>;
+				device_id = <13>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+
+			vinc32:vinc@5832ff8 {
+				device_type = "vinc14";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05832ff8 0x0 0x1008>;
+				vinc14_csi_sel = <2>;
+				vinc14_mipi_sel = <0xff>;
+				vinc14_isp_sel = <0>;
+				vinc14_isp_tx_ch = <0>;
+				vinc14_tdm_rx_sel = <0>;
+				vinc14_rear_sensor_sel = <0>;
+				vinc14_front_sensor_sel = <0>;
+				vinc14_sensor_list = <0>;
+				device_id = <14>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+
+			vinc33:vinc@5832ff4 {
+				device_type = "vinc15";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05832ff4 0x0 0x100c>;
+				vinc15_csi_sel = <2>;
+				vinc15_mipi_sel = <0xff>;
+				vinc15_isp_sel = <0>;
+				vinc15_isp_tx_ch = <0>;
+				vinc15_tdm_rx_sel = <0>;
+				vinc15_rear_sensor_sel = <0>;
+				vinc15_front_sensor_sel = <0>;
+				vinc15_sensor_list = <0>;
+				device_id = <15>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+
+			vinc40:vinc@5834000 {
+				device_type = "vinc16";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05834000 0x0 0x1000>;
+				interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
+				vinc16_csi_sel = <2>;
+				vinc16_mipi_sel = <0xff>;
+				vinc16_isp_sel = <0>;
+				vinc16_isp_tx_ch = <0>;
+				vinc16_tdm_rx_sel = <0>;
+				vinc16_rear_sensor_sel = <0>;
+				vinc16_front_sensor_sel = <0>;
+				vinc16_sensor_list = <0>;
+				device_id = <16>;
+				work_mode = <0x0>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+
+			vinc50:vinc@5835000 {
+				device_type = "vinc17";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05835000 0x0 0x1000>;
+				interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
+				vinc17_csi_sel = <2>;
+				vinc17_mipi_sel = <0xff>;
+				vinc17_isp_sel = <0>;
+				vinc17_isp_tx_ch = <0>;
+				vinc17_tdm_rx_sel = <0>;
+				vinc17_rear_sensor_sel = <0>;
+				vinc17_front_sensor_sel = <0>;
+				vinc17_sensor_list = <0>;
+				device_id = <17>;
+				work_mode = <0x0>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+		};
+
+		di:deinterlace@5400000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-deinterlace";
+			reg = <0x0 0x05400000 0x0 0x040000>;
+			interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
+			iommus = <&mmu_aw 6 1>;
+			power-domains = <&pd1 A523_PCK_VO0>;
+			status = "okay";
+
+			clocks = <&ccu CLK_DI>, <&ccu CLK_BUS_DI>, <&ccu CLK_PLL_VIDEO0_4X>;
+			clock-names = "clk_di", "clk_bus_di", "clk_di_parent";
+			clock-frequency = <300000000>;
+
+			resets = <&ccu RST_BUS_DI>;
+			reset-names = "rst_bus_di";
+		};
+
+		gpu:gpu@1800000 {
+			device_type = "gpu";
+			compatible = "arm,mali-valhall";
+			reg = <0x0 0x01800000 0x0 0x10000>;
+			interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "JOB", "MMU", "GPU";
+			clocks = <&ccu CLK_GPU>, <&ccu CLK_BUS_GPU>, <&ccu CLK_PLL_GPU>;
+			clock-names = "clk_mali", "clk_bus", "clk_parent";
+			resets = <&ccu RST_BUS_GPU>;
+			operating-points-v2 = <&gpu_opp_table>;
+			#cooling-cells = <2>;
+			ipa_dvfs:ipa_dvfs {
+				compatible = "arm,mali-simple-power-model";
+				static-coefficient = <636>;
+				dynamic-coefficient = <1434>;
+				/* ts0 -> ts3 */
+				ts = <0xcc77c0 217000 0xffffd508 200>;
+				thermal-zone = "gpu_thermal_zone";
+				/*ss-coefficient = <36>;*/
+				/*ff-coefficient = <291>;*/
+			};
+			/*power-domains = <&pd1 A523_PCK_GPU>;*/
+		};
+
+		gpu_opp_table: gpu-opp-table {
+			compatible = "allwinner, mali-valhall-operating-points";
+			opp@150000000 {
+				opp-hz = /bits/ 64 <150000000>;
+				opp-microvolt = <900000>;
+			};
+
+			opp@200000000 {
+				opp-hz = /bits/ 64 <200000000>;
+				opp-microvolt = <900000>;
+			};
+
+			opp@300000000 {
+				opp-hz = /bits/ 64 <300000000>;
+				opp-microvolt = <900000>;
+			};
+
+			opp@400000000 {
+				opp-hz = /bits/ 64 <400000000>;
+				opp-microvolt = <900000>;
+			};
+
+			opp@600000000 {
+				opp-hz = /bits/ 64 <600000000>;
+				opp-microvolt = <900000>;
+			};
+
+			opp@648000000 {
+				opp-hz = /bits/ 64 <648000000>;
+				opp-microvolt = <0>;
+				opp-microvolt-vf0900 = <900000>;
+			};
+
+			opp@696000000 {
+				opp-hz = /bits/ 64 <696000000>;
+				opp-microvolt = <0>;
+				opp-microvolt-vf1920 = <900000>;
+				opp-microvolt-vf2920 = <900000>;
+				opp-microvolt-vf3920 = <900000>;
+				opp-microvolt-vf21920 = <900000>;
+				opp-microvolt-vf31920 = <900000>;
+				opp-microvolt-vf5920 = <900000>;
+			};
+
+			opp@744000000 {
+				opp-hz = /bits/ 64 <744000000>;
+				opp-microvolt = <0>;
+				opp-microvolt-vf4920 = <900000>;
+				/* Not use: only for performance test
+				   opp-microvolt-vf2920 = <900000>;
+				   opp-microvolt-vf3920 = <900000>;
+				   opp-microvolt-vf21920 = <900000>;
+				   opp-microvolt-vf31920 = <900000>;
+				*/
+			};
+
+			/* Not use: only for performance test */
+			opp@792000000 {
+				opp-hz = /bits/ 64 <792000000>;
+				opp-microvolt = <0>;
+				/* opp-microvolt-vf2950 = <900000>;
+				   opp-microvolt-vf3950 = <900000>;
+				   opp-microvolt-vf21950 = <900000>;
+				   opp-microvolt-vf31950 = <900000>;
+				*/
+			};
+		};
+
+		combophy: phy@4f00000 {
+			compatible = "allwinner,inno-combphy";
+			reg = <0x0 0x04f00000 0x0 0x80000>, /* Sub-System Application Registers */
+			      <0x0 0x04f80000 0x0 0x80000>; /* Combo INNO PHY Registers */
+			reg-names = "phy-ctl", "phy-clk";
+			power-domains = <&pd1 A523_PCK_PCIE>;
+			phy_refclk_sel = <0>; /* 0:internal clk; 1:external clk */
+			clocks = <&ccu CLK_USB3_REF>, <&ccu CLK_PLL_PERI0_200M>;
+			clock-names = "phyclk_ref","refclk_par";
+			resets = <&ccu RST_BUS_PCIE_USB3>;
+			reset-names = "phy_rst";
+			#phy-cells = <1>;
+			status = "disabled";
+		};
+
+		pcie: pcie@4800000 {
+			compatible = "allwinner,sunxi-pcie-v210-rc";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			bus-range = <0x0 0xff>;
+			reg = <0 0x04800000 0 0x480000>;
+			reg-names = "dbi";
+			device_type = "pci";
+			ranges = <0x00000800 0 0x20000000 0x0 0x20000000 0 0x01000000
+				  0x81000000 0 0x21000000 0x0 0x21000000 0 0x01000000
+				  0x82000000 0 0x22000000 0x0 0x22000000 0 0x0e000000>;
+			num-lanes = <1>;
+			phys = <&combophy PHY_TYPE_PCIE>;
+			phy-names = "pcie-phy";
+			interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 98  IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 99  IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "msi", "sii", "edma-w0", "edma-w1", "edma-w2", "edma-w3",
+					  "edma-r0", "edma-r1", "edma-r2", "edma-r3";
+			#interrupt-cells = <1>;
+			interrupt-map-mask = <0 0 0 7>;
+			interrupt-map = <0 0 0 1 &pcie_intc 0>,
+							<0 0 0 2 &pcie_intc 1>,
+							<0 0 0 3 &pcie_intc 2>,
+							<0 0 0 4 &pcie_intc 3>;
+			num-edma = <4>;
+			max-link-speed = <2>;
+			num-ib-windows = <8>;
+			num-ob-windows = <8>;
+			linux,pci-domain = <0>;
+			power-domains = <&pd1 A523_PCK_PCIE>;
+			clocks = <&dcxo24M>, <&ccu CLK_PCIE_AUX>;
+			clock-names = "hosc", "pclk_aux";
+			status = "disabled";
+
+			pcie_intc: legacy-interrupt-controller {
+				interrupt-controller;
+				#address-cells = <0>;
+				#interrupt-cells = <1>;
+			};
+		};
+
+		/* audio dirver module -> audio codec */
+		codec:codec@7110000 {
+			#sound-dai-cells = <0>;
+			compatible	= "allwinner,sunxi-snd-codec";
+			reg		= <0x0 0x07110000 0x0 0x348>;
+			resets		= <&mcu_ccu RST_BUS_MCU_AUDIO_CODEC>;
+			clocks		= <&ccu CLK_PLL_PERI0_2X>,
+					  <&ccu CLK_DSP>,
+					  <&mcu_ccu CLK_DSP_DSP>,
+					  <&mcu_ccu CLK_BUS_MCU_AUDIO_CODEC>,
+					  <&ccu CLK_PLL_AUDIO0_4X>,
+					  <&mcu_ccu CLK_PLL_MCU_AUDIO1_DIV2>,
+					  <&mcu_ccu CLK_PLL_MCU_AUDIO1_DIV5>,
+					  <&mcu_ccu CLK_MCU_AUDIO_CODEC_DAC>,
+					  <&mcu_ccu CLK_MCU_AUDIO_CODEC_ADC>;
+			clock-names	= "clk_pll_peri0_2x",
+					  "clk_dsp_src",
+					  "clk_dsp_core",
+					  "clk_bus_audio",
+					  "clk_pll_audio0_4x",
+					  "clk_pll_audio1_div2",
+					  "clk_pll_audio1_div5",
+					  "clk_audio_dac",
+					  "clk_audio_adc";
+			interrupts	= <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
+		codec_plat:codec_plat {
+			#sound-dai-cells = <0>;
+			compatible	= "allwinner,sunxi-snd-plat-aaudio";
+			dac-txdata	= <0x07110020>;
+			adc-txdata	= <0x07110040>;
+			dmas		= <&dma1 7>, <&dma1 7>;
+			dma-names	= "tx", "rx";
+			playback-cma	= <128>;
+			capture-cma	= <128>;
+			tx-fifo-size	= <128>;
+			rx-fifo-size	= <128>;
+			status = "disabled";
+		};
+
+		codec_mach:codec_mach {
+			compatible = "allwinner,sunxi-snd-mach";
+			soundcard-mach,name		= "audiocodec";
+			soundcard-mach,pin-switches	= "MIC1", "MIC2", "MIC3",
+							  "LINEOUTL", "LINEOUTR",
+							  "HPOUT", "SPK";
+			soundcard-mach,routing		= "MIC1P_PIN", "MIC1",
+							  "MIC1N_PIN", "MIC1",
+							  "MIC2P_PIN", "MIC2",
+							  "MIC2N_PIN", "MIC2",
+							  "MIC3P_PIN", "MIC3",
+							  "MIC3N_PIN", "MIC3",
+							  "LINEOUTL", "LINEOUTLP_PIN",
+							  "LINEOUTL", "LINEOUTLN_PIN",
+							  "LINEOUTR", "LINEOUTRP_PIN",
+							  "LINEOUTR", "LINEOUTRN_PIN",
+							  "SPK", "LINEOUTLP_PIN",
+							  "SPK", "LINEOUTLN_PIN",
+							  "SPK", "LINEOUTRP_PIN",
+							  "SPK", "LINEOUTRN_PIN",
+							  "HPOUT", "HPOUTL_PIN",
+							  "HPOUT", "HPOUTR_PIN";
+			soundcard-mach,jack-support = <1>;
+			status = "disabled";
+			soundcard-mach,cpu {
+				sound-dai = <&codec_plat>;
+			};
+			soundcard-mach,codec {
+				sound-dai = <&codec>;
+				soundcard-mach,pll-fs	= <1>;
+			};
+		};
+
+		hdmi_codec:hdmi_codec {
+			#sound-dai-cells = <0>;
+			compatible	= "allwinner,sunxi-snd-codec-hdmi";
+			status = "disabled";
+		};
+
+		edp_codec:edp_codec {
+			#sound-dai-cells = <0>;
+			compatible	= "allwinner,sunxi-snd-codec-edp";
+			status = "disabled";
+		};
+
+		/* audio dirver module -> owa */
+		owa_plat:owa_plat@7116000 {
+			#sound-dai-cells = <0>;
+			compatible	= "allwinner,sunxi-snd-plat-owa";
+			reg		= <0x0 0x07116000 0x0 0x58>;
+			interrupts	= <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>;
+			resets		= <&mcu_ccu RST_BUS_MCU_OWA>;
+			clocks		= <&ccu CLK_PLL_PERI0_2X>,
+					  <&ccu CLK_DSP>,
+					  <&mcu_ccu CLK_DSP_DSP>,
+					  <&mcu_ccu CLK_BUS_MCU_OWA>,
+					  <&ccu CLK_PLL_AUDIO0_4X>,
+					  <&ccu CLK_PLL_PERI0_300M>,
+					  <&mcu_ccu CLK_PLL_MCU_AUDIO1_DIV2>,
+					  <&mcu_ccu CLK_PLL_MCU_AUDIO1_DIV5>,
+					  <&mcu_ccu CLK_MCU_OWA_TX>,
+					  <&mcu_ccu CLK_MCU_OWA_RX>;
+			clock-names	= "clk_pll_peri0_2x",
+					  "clk_dsp_src",
+					  "clk_dsp_core",
+					  "clk_bus_owa",
+					  "clk_pll_audio0_4x",
+					  "clk_pll_peri0_300",
+					  "clk_pll_audio1_div2",
+					  "clk_pll_audio1_div5",
+					  "clk_owa_tx",
+					  "clk_owa_rx";
+			dmas		= <&dma1 2>, <&dma1 2>;
+			dma-names	= "tx", "rx";
+			playback-cma	= <128>;
+			capture-cma	= <128>;
+			tx-fifo-size	= <128>;
+			rx-fifo-size	= <128>;
+			status = "disabled";
+		};
+
+		owa_mach:owa_mach {
+			compatible = "allwinner,sunxi-snd-mach";
+			soundcard-mach,name = "sndowa";
+			status = "disabled";
+			soundcard-mach,cpu {
+				sound-dai = <&owa_plat>;
+			};
+			soundcard-mach,codec {
+			};
+		};
+
+		/* audio dirver module -> dmic */
+		dmic_plat:dmic_plat@7111000 {
+			#sound-dai-cells = <0>;
+			compatible	= "allwinner,sunxi-snd-plat-dmic";
+			reg		= <0x0 0x07111000 0x0 0x50>;
+			resets		= <&mcu_ccu RST_BUS_MCU_DMIC>;
+			clocks		= <&ccu CLK_PLL_PERI0_2X>,
+					  <&ccu CLK_DSP>,
+					  <&mcu_ccu CLK_DSP_DSP>,
+					  <&mcu_ccu CLK_BUS_MCU_DMIC>,
+					  <&ccu CLK_PLL_AUDIO0_4X>,
+					  <&mcu_ccu CLK_PLL_MCU_AUDIO1_DIV2>,
+					  <&mcu_ccu CLK_PLL_MCU_AUDIO1_DIV5>,
+					  <&mcu_ccu CLK_MCU_DMIC>;
+			clock-names	= "clk_pll_peri0_2x",
+					  "clk_dsp_src",
+					  "clk_dsp_core",
+					  "clk_bus_dmic",
+					  "clk_pll_audio0_4x",
+					  "clk_pll_audio1_div2",
+					  "clk_pll_audio1_div5",
+					  "clk_dmic";
+			dmas		= <&dma1 8>;
+			dma-names	= "rx";
+			capture-cma	= <128>;
+			rx-fifo-size	= <128>;
+			status = "disabled";
+		};
+
+		dmic_mach:dmic_mach{
+			compatible = "allwinner,sunxi-snd-mach";
+			soundcard-mach,name		= "snddmic";
+			soundcard-mach,capture-only;
+			status = "disabled";
+			soundcard-mach,cpu {
+				sound-dai = <&dmic_plat>;
+			};
+			soundcard-mach,codec {
+			};
+		};
+
+		/* audio dirver module -> I2S/PCM */
+		i2s0_plat:i2s0_plat@7112000 {
+			#sound-dai-cells = <0>;
+			compatible = "allwinner,sunxi-snd-plat-i2s";
+			reg		= <0x0 0x07112000 0x0 0xA0>;
+			resets		= <&mcu_ccu RST_BUS_MCU_I2S0>;
+			clocks		= <&ccu CLK_PLL_PERI0_2X>,
+					  <&ccu CLK_DSP>,
+					  <&mcu_ccu CLK_DSP_DSP>,
+					  <&mcu_ccu CLK_BUS_MCU_I2S0>,
+					  <&ccu CLK_PLL_AUDIO0_4X>,
+					  <&mcu_ccu CLK_PLL_MCU_AUDIO1_DIV2>,
+					  <&mcu_ccu CLK_PLL_MCU_AUDIO1_DIV5>,
+					  <&mcu_ccu CLK_MCU_I2S0>;
+			clock-names	= "clk_pll_peri0_2x",
+					  "clk_dsp_src",
+					  "clk_dsp_core",
+					  "clk_bus_i2s",
+					  "clk_pll_audio0_4x",
+					  "clk_pll_audio1_div2",
+					  "clk_pll_audio1_div5",
+					  "clk_i2s";
+			dmas		= <&dma1 3>, <&dma1 3>;
+			dma-names	= "tx", "rx";
+			playback-cma	= <128>;
+			capture-cma	= <128>;
+			tx-fifo-size	= <128>;
+			rx-fifo-size	= <128>;
+			status = "disabled";
+		};
+
+		i2s0_mach:i2s0_mach{
+			compatible = "allwinner,sunxi-snd-mach";
+			soundcard-mach,name		= "sndi2s0";
+			soundcard-mach,format		= "i2s";
+			soundcard-mach,slot-num		= <2>;
+			soundcard-mach,slot-width	= <32>;
+			status = "disabled";
+			soundcard-mach,cpu {
+				sound-dai = <&i2s0_plat>;
+			};
+			soundcard-mach,codec {
+			};
+		};
+
+		i2s1_plat:i2s1_plat@7113000 {
+			#sound-dai-cells = <0>;
+			compatible = "allwinner,sunxi-snd-plat-i2s";
+			reg		= <0x0 0x07113000 0x0 0xA0>;
+			resets		= <&mcu_ccu RST_BUS_MCU_I2S1>;
+			clocks		= <&ccu CLK_PLL_PERI0_2X>,
+					  <&ccu CLK_DSP>,
+					  <&mcu_ccu CLK_DSP_DSP>,
+					  <&mcu_ccu CLK_BUS_MCU_I2S1>,
+					  <&ccu CLK_PLL_AUDIO0_4X>,
+					  <&mcu_ccu CLK_PLL_MCU_AUDIO1_DIV2>,
+					  <&mcu_ccu CLK_PLL_MCU_AUDIO1_DIV5>,
+					  <&mcu_ccu CLK_MCU_I2S1>;
+			clock-names	= "clk_pll_peri0_2x",
+					  "clk_dsp_src",
+					  "clk_dsp_core",
+					  "clk_bus_i2s",
+					  "clk_pll_audio0_4x",
+					  "clk_pll_audio1_div2",
+					  "clk_pll_audio1_div5",
+					  "clk_i2s";
+			dmas		= <&dma1 4>, <&dma1 4>;
+			dma-names	= "tx", "rx";
+			playback-cma	= <128>;
+			capture-cma	= <128>;
+			tx-fifo-size	= <128>;
+			rx-fifo-size	= <128>;
+			status = "disabled";
+		};
+
+		i2s1_mach:i2s1_mach{
+			compatible = "allwinner,sunxi-snd-mach";
+			soundcard-mach,name		= "sndi2s1";
+			soundcard-mach,format		= "i2s";
+			soundcard-mach,slot-num		= <2>;
+			soundcard-mach,slot-width	= <32>;
+			status = "disabled";
+			soundcard-mach,cpu {
+				sound-dai = <&i2s1_plat>;
+			};
+			soundcard-mach,codec {
+			};
+		};
+
+		i2s2_plat:i2s2_plat@7114000 {
+			#sound-dai-cells = <0>;
+			compatible = "allwinner,sunxi-snd-plat-i2s";
+			reg		= <0x0 0x07114000 0x0 0xA0>;
+			resets		= <&mcu_ccu RST_BUS_MCU_I2S2>;
+			clocks		= <&ccu CLK_PLL_PERI0_2X>,
+					  <&ccu CLK_DSP>,
+					  <&mcu_ccu CLK_DSP_DSP>,
+					  <&mcu_ccu CLK_BUS_MCU_I2S2>,
+					  <&ccu CLK_PLL_AUDIO0_4X>,
+					  <&mcu_ccu CLK_PLL_MCU_AUDIO1_DIV2>,
+					  <&mcu_ccu CLK_PLL_MCU_AUDIO1_DIV5>,
+					  <&mcu_ccu CLK_MCU_I2S2>;
+			clock-names	= "clk_pll_peri0_2x",
+					  "clk_dsp_src",
+					  "clk_dsp_core",
+					  "clk_bus_i2s",
+					  "clk_pll_audio0_4x",
+					  "clk_pll_audio1_div2",
+					  "clk_pll_audio1_div5",
+					  "clk_i2s";
+			dmas		= <&dma1 5>, <&dma1 5>;
+			dma-names	= "tx", "rx";
+			playback-cma	= <128>;
+			capture-cma	= <128>;
+			tx-fifo-size	= <128>;
+			rx-fifo-size	= <128>;
+			status = "disabled";
+		};
+
+		i2s2_mach:i2s2_mach{
+			compatible = "allwinner,sunxi-snd-mach";
+			/* card name. hdmi: "sndhdmi"; edp: "sndedp" */
+			soundcard-mach,name		= "sndhdmi";
+			soundcard-mach,format		= "i2s";
+			soundcard-mach,slot-num		= <2>;
+			soundcard-mach,slot-width	= <32>;
+			status = "disabled";
+			soundcard-mach,cpu {
+				sound-dai = <&i2s2_plat>;
+			};
+			soundcard-mach,codec {
+			};
+		};
+
+		i2s3_plat:i2s3_plat@7115000 {
+			#sound-dai-cells = <0>;
+			compatible = "allwinner,sunxi-snd-plat-i2s";
+			reg		= <0x0 0x07115000 0x0 0xA0>;
+			resets		= <&mcu_ccu RST_BUS_MCU_I2S3>;
+			clocks		= <&ccu CLK_PLL_PERI0_2X>,
+					  <&ccu CLK_DSP>,
+					  <&mcu_ccu CLK_DSP_DSP>,
+					  <&mcu_ccu CLK_BUS_MCU_I2S3>,
+					  <&ccu CLK_PLL_AUDIO0_4X>,
+					  <&ccu CLK_PLL_PERI0_300M>,
+					  <&mcu_ccu CLK_PLL_MCU_AUDIO1_DIV2>,
+					  <&mcu_ccu CLK_PLL_MCU_AUDIO1_DIV5>,
+					  <&mcu_ccu CLK_MCU_I2S3_ASRC>,
+					  <&mcu_ccu CLK_MCU_I2S3>;
+			clock-names	= "clk_pll_peri0_2x",
+					  "clk_dsp_src",
+					  "clk_dsp_core",
+					  "clk_bus_i2s",
+					  "clk_pll_audio0_4x",
+					  "clk_pll_peri0_300",
+					  "clk_pll_audio1_div2",
+					  "clk_pll_audio1_div5",
+					  "clk_i2s_asrc",
+					  "clk_i2s";
+			dmas		= <&dma1 6>, <&dma1 6>;
+			dma-names	= "tx", "rx";
+			playback-cma	= <128>;
+			capture-cma	= <128>;
+			tx-fifo-size	= <128>;
+			rx-fifo-size	= <128>;
+			status = "disabled";
+		};
+
+		i2s3_mach:i2s3_mach{
+			compatible = "allwinner,sunxi-snd-mach";
+			soundcard-mach,name		= "sndi2s3";
+			soundcard-mach,format		= "i2s";
+			soundcard-mach,slot-num		= <2>;
+			soundcard-mach,slot-width	= <32>;
+			status = "disabled";
+			soundcard-mach,cpu {
+				sound-dai = <&i2s3_plat>;
+			};
+			soundcard-mach,codec {
+			};
+		};
+
+		rfkill: rfkill {
+			compatible = "allwinner,sunxi-rfkill";
+			status = "disabled";
+		};
+
+		addr_mgt: addr_mgt {
+			compatible = "allwinner,sunxi-addr_mgt";
+			status = "disabled";
+		};
+
+		btlpm: btlpm {
+			compatible = "allwinner,sunxi-btlpm";
+			status = "disabled";
+		};
+
+		mdio0: mdio0@4500048 {
+			compatible = "allwinner,sunxi-mdio";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x0 0x04500048 0x0 0x8>;
+			status = "disabled";
+			gmac0_phy0: ethernet-phy@1 {
+				/* RTL8211F (0x001cc916) */
+				reg = <1>;
+				max-speed = <1000>;  /* Max speed capability */
+				reset-gpios = <&pio PH 19 GPIO_ACTIVE_LOW>;
+				/* PHY datasheet rst time */
+				reset-assert-us = <10000>;
+				reset-deassert-us = <150000>;
+			};
+		};
+
+		gmac0: gmac0@4500000 {
+			compatible = "allwinner,sunxi-gmac";
+			reg = <0x0 0x04500000 0x0 0x10000>,
+			      <0x0 0x03000030 0x0 0x4>;
+			interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "gmacirq";
+			clocks = <&ccu CLK_GMAC0>, <&ccu CLK_GMAC0_25M>;
+			clock-names = "gmac", "phy25m";
+			resets = <&ccu RST_BUS_GMAC0>;
+			phy-handle = <&gmac0_phy0>;
+			status = "disabled";
+		};
+
+		gmac1: ethernet@4510000 {
+			compatible = "allwinner,sunxi-gmac-200", "snps,dwmac-4.20a";
+			reg = <0x0 0x04510000 0x0 0x10000>,
+			      <0x0 0x03000034 0x0 0x4>;
+			interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
+			clocks = <&ccu CLK_GMAC1>, <&ccu CLK_GMAC1_MBUS_GATE>, <&ccu CLK_GMAC1_25M>;
+			clock-names = "stmmaceth", "pclk", "phy25m";
+			resets = <&ccu RST_BUS_GMAC1>;
+			reset-names = "stmmaceth";
+			phy-handle = <&gmac1_phy0>;
+			power-domains = <&pd1 A523_PCK_VO1>;
+			status = "disabled";
+
+
+			snps,fixed-burst;
+
+			snps,axi-config = <&gmac1_stmmac_axi_setup>;
+			snps,mtl-rx-config = <&gmac1_mtl_rx_setup>;
+			snps,mtl-tx-config = <&gmac1_mtl_tx_setup>;
+
+			gmac1_stmmac_axi_setup: stmmac-axi-config {
+				snps,wr_osr_lmt = <0xf>;
+				snps,rd_osr_lmt = <0xf>;
+				snps,blen = <256 128 64 32 16 8 4>;
+			};
+
+			gmac1_mtl_rx_setup: rx-queues-config {
+				snps,rx-queues-to-use = <1>;
+				queue0 {};
+			};
+
+			gmac1_mtl_tx_setup: tx_queues-config {
+				snps,tx-queues-to-use = <1>;
+				queue0 {};
+			};
+
+			mdio1: mdio1@1 {
+				compatible = "snps,dwmac-mdio";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				gmac1_phy0: ethernet-phy@1 {
+					compatible = "ethernet-phy-ieee802.3-c22";
+					reg = <0x1>;
+					max-speed = <1000>;  /* Max speed capability */
+					reset-gpios = <&pio PJ 27 GPIO_ACTIVE_LOW>;
+					/* PHY datasheet rst time */
+					reset-assert-us = <10000>;
+					reset-deassert-us = <150000>;
+				};
+			};
+		};
+
+		uio1: uio@4510000 {
+			compatible = "allwinner,sunxi-uio";
+			reg = <0x0 0x04510000 0x0 0x10000>;
+			sunxi,ethernet = <&gmac1>;
+			status = "disabled";
+		};
+
+		ioserial@0 {
+			compatible = "allwinner,ioserial-100";
+			tx-gpios = <&pio PB 11 GPIO_ACTIVE_HIGH>;
+			status = "disabled";
+		};
+
+		sid: sid@3006000 {
+			compatible = "allwinner,sunxi-sid";
+			reg = <0x0 0x03006000 0 0x1000>;
+			#address-cells = <1>;
+			#size-cells = <1>;
+			non-secure-maxoffset = <0x80>;
+			non-secure-maxlen = <0x138>;
+
+			secure_status {
+				reg = <0x0 0>;
+				offset = <0xa0>;
+				size = <0x4>;
+			};
+			chipid {
+				reg = <0x0 0>;
+				offset = <0x200>;
+				size = <0x10>;
+			};
+			rotpk {
+				reg = <0x0 0>;
+				offset = <0x140>;
+				size = <0x20>;
+			};
+		};
+
+		sram_ctrl: sram_ctrl@3000000 {
+			compatible = "allwinner,sram_ctrl";
+			reg = <0x0 0x03000000 0 0x184>;
+			soc_ver {
+				offset = <0x24>;
+				mask = <0x7>;
+				shift = <0>;
+				ver_a = <0x00000000>;
+				ver_b = <0x00000001>;
+				ver_c = <0x00000002>;
+			};
+
+			soc_id {
+				offset = <0x200>;
+				mask = <0x1>;
+				shift = <22>;
+			};
+
+			soc_bin {
+				offset = <0x0>;
+				mask = <0x3ff>;
+				shift = <0x0>;
+			};
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/allwinner/sun60iw2p1-cpu-vf.dtsi b/arch/arm64/boot/dts/allwinner/sun60iw2p1-cpu-vf.dtsi
new file mode 100644
index 000000000000..023105b45da1
--- /dev/null
+++ b/arch/arm64/boot/dts/allwinner/sun60iw2p1-cpu-vf.dtsi
@@ -0,0 +1,2176 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/{
+	vf_mapping_table: vf_mapping_table {
+		vf-version = "V0.9";
+		table = <
+			0x00 0x0000
+			0x01 0x0100
+			0x11 0x0101
+			0x02 0x0200
+			0x12 0x0201
+			0x03 0x0300
+			0x04 0x0400
+			0x05 0x0500
+			0x06 0x0600
+			0x14 0x0401
+			0x15 0x0501
+			>;
+	};
+
+	cluster0_opp_table: cluster0-opp-table {
+		compatible = "allwinner,sun50i-operating-points";
+		opp-shared;
+
+		opp@408000000 {
+			opp-hz = /bits/ 64 <408000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0100 = <800000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0300 = <800000>;
+			opp-microvolt-vf0400 = <800000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0600 = <800000>;
+			opp-microvolt-vf0401 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@720000000 {
+			opp-hz = /bits/ 64 <720000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@792000000 {
+			opp-hz = /bits/ 64 <792000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <800000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0300 = <800000>;
+			opp-microvolt-vf0400 = <800000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0600 = <800000>;
+			opp-microvolt-vf0401 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1008000000 {
+			opp-hz = /bits/ 64 <1008000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0100 = <800000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0300 = <800000>;
+			opp-microvolt-vf0400 = <800000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0600 = <800000>;
+			opp-microvolt-vf0401 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1104000000 {
+			opp-hz = /bits/ 64 <1104000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <800000>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1200000000 {
+			opp-hz = /bits/ 64 <1200000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0100 = <850000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0300 = <800000>;
+			opp-microvolt-vf0400 = <800000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0600 = <800000>;
+			opp-microvolt-vf0401 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1296000000 {
+			opp-hz = /bits/ 64 <1296000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <900000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1392000000 {
+			opp-hz = /bits/ 64 <1392000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <950000>;
+			opp-microvolt-vf0200 = <850000>;
+			opp-microvolt-vf0300 = <860000>;
+			opp-microvolt-vf0400 = <840000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0600 = <840000>;
+			opp-microvolt-vf0401 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1416000000 {
+			opp-hz = /bits/ 64 <1416000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1512000000 {
+			opp-hz = /bits/ 64 <1512000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <1000000>;
+			opp-microvolt-vf0200 = <900000>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <880000>;
+			opp-microvolt-vf0500 = <820000>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <820000>;
+			opp-microvolt-vf0501 = <820000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1608000000 {
+			opp-hz = /bits/ 64 <1608000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <900000>;
+			opp-microvolt-vf0100 = <1050000>;
+			opp-microvolt-vf0200 = <950000>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <920000>;
+			opp-microvolt-vf0500 = <860000>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <860000>;
+			opp-microvolt-vf0501 = <840000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1704000000 {
+			opp-hz = /bits/ 64 <1704000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <1000000>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <960000>;
+			opp-microvolt-vf0500 = <900000>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <900000>;
+			opp-microvolt-vf0501 = <860000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1800000000 {
+			opp-hz = /bits/ 64 <1800000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <1000000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <1050000>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <1000000>;
+			opp-microvolt-vf0500 = <950000>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <950000>;
+			opp-microvolt-vf0501 = <900000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@416000000 {
+			opp-hz = /bits/ 64 <416000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0100 = <800000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0300 = <800000>;
+			opp-microvolt-26m-vf0400 = <800000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0600 = <800000>;
+			opp-microvolt-26m-vf0401 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		opp@728000000 {
+			opp-hz = /bits/ 64 <728000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@780000000 {
+			opp-hz = /bits/ 64 <780000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <800000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0300 = <800000>;
+			opp-microvolt-26m-vf0400 = <800000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0600 = <800000>;
+			opp-microvolt-26m-vf0401 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		opp@1014000000 {
+			opp-hz = /bits/ 64 <1014000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0100 = <800000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0300 = <800000>;
+			opp-microvolt-26m-vf0400 = <800000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0600 = <800000>;
+			opp-microvolt-26m-vf0401 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		opp@1092000000 {
+			opp-hz = /bits/ 64 <1092000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <800000>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1196000000 {
+			opp-hz = /bits/ 64 <1196000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0100 = <850000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0300 = <800000>;
+			opp-microvolt-26m-vf0400 = <800000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0600 = <800000>;
+			opp-microvolt-26m-vf0401 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		opp@1300000000 {
+			opp-hz = /bits/ 64 <1300000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <900000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1404000000 {
+			opp-hz = /bits/ 64 <1404000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0100 = <950000>;
+			opp-microvolt-26m-vf0200 = <850000>;
+			opp-microvolt-26m-vf0300 = <860000>;
+			opp-microvolt-26m-vf0400 = <840000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0600 = <840000>;
+			opp-microvolt-26m-vf0401 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		opp@1508000000 {
+			opp-hz = /bits/ 64 <1508000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <1000000>;
+			opp-microvolt-26m-vf0200 = <900000>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <880000>;
+			opp-microvolt-26m-vf0500 = <820000>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <820000>;
+			opp-microvolt-26m-vf0501 = <820000>;
+		};
+
+		opp@1586000000 {
+			opp-hz = /bits/ 64 <1586000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <900000>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1612000000 {
+			opp-hz = /bits/ 64 <1612000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <1050000>;
+			opp-microvolt-26m-vf0200 = <950000>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <920000>;
+			opp-microvolt-26m-vf0500 = <860000>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <860000>;
+			opp-microvolt-26m-vf0501 = <840000>;
+		};
+
+		opp@1716000000 {
+			opp-hz = /bits/ 64 <1716000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <1000000>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <960000>;
+			opp-microvolt-26m-vf0500 = <900000>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <900000>;
+			opp-microvolt-26m-vf0501 = <860000>;
+		};
+
+		opp@1794000000 {
+			opp-hz = /bits/ 64 <1794000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <1000000>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <1050000>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <1000000>;
+			opp-microvolt-26m-vf0500 = <950000>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <950000>;
+			opp-microvolt-26m-vf0501 = <900000>;
+		};
+	};
+
+	cluster1_opp_table: cluster1-opp-table {
+		compatible = "allwinner,sun50i-operating-points";
+		opp-shared;
+
+		opp@408000000 {
+			opp-hz = /bits/ 64 <408000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0100 = <800000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0300 = <800000>;
+			opp-microvolt-vf0400 = <800000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0600 = <800000>;
+			opp-microvolt-vf0401 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@720000000 {
+			opp-hz = /bits/ 64 <720000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@792000000 {
+			opp-hz = /bits/ 64 <792000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <800000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0300 = <800000>;
+			opp-microvolt-vf0400 = <800000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0600 = <800000>;
+			opp-microvolt-vf0401 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1008000000 {
+			opp-hz = /bits/ 64 <1008000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0100 = <800000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0300 = <800000>;
+			opp-microvolt-vf0400 = <800000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0600 = <800000>;
+			opp-microvolt-vf0401 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1200000000 {
+			opp-hz = /bits/ 64 <1200000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0100 = <800000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0300 = <800000>;
+			opp-microvolt-vf0400 = <800000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0600 = <800000>;
+			opp-microvolt-vf0401 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1296000000 {
+			opp-hz = /bits/ 64 <1296000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <800000>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1392000000 {
+			opp-hz = /bits/ 64 <1392000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0100 = <850000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0300 = <820000>;
+			opp-microvolt-vf0400 = <800000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0600 = <800000>;
+			opp-microvolt-vf0401 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1512000000 {
+			opp-hz = /bits/ 64 <1512000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0100 = <900000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0300 = <860000>;
+			opp-microvolt-vf0400 = <820000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0600 = <800000>;
+			opp-microvolt-vf0401 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1608000000 {
+			opp-hz = /bits/ 64 <1608000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <850000>;
+			opp-microvolt-vf0100 = <950000>;
+			opp-microvolt-vf0200 = <850000>;
+			opp-microvolt-vf0300 = <900000>;
+			opp-microvolt-vf0400 = <840000>;
+			opp-microvolt-vf0500 = <820000>;
+			opp-microvolt-vf0600 = <850000>;
+			opp-microvolt-vf0401 = <820000>;
+			opp-microvolt-vf0501 = <820000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1704000000 {
+			opp-hz = /bits/ 64 <1704000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <900000>;
+			opp-microvolt-vf0100 = <1000000>;
+			opp-microvolt-vf0200 = <900000>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <870000>;
+			opp-microvolt-vf0500 = <850000>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <850000>;
+			opp-microvolt-vf0501 = <840000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1800000000 {
+			opp-hz = /bits/ 64 <1800000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <950000>;
+			opp-microvolt-vf0100 = <1050000>;
+			opp-microvolt-vf0200 = <950000>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <920000>;
+			opp-microvolt-vf0500 = <900000>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <900000>;
+			opp-microvolt-vf0501 = <870000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1896000000 {
+			opp-hz = /bits/ 64 <1896000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <1000000>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <970000>;
+			opp-microvolt-vf0500 = <940000>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <940000>;
+			opp-microvolt-vf0501 = <900000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1920000000 {
+			opp-hz = /bits/ 64 <1920000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <1000000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1944000000 {
+			opp-hz = /bits/ 64 <1944000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <1000000>;
+			opp-microvolt-vf0500 = <970000>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <970000>;
+			opp-microvolt-vf0501 = <930000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1992000000 {
+			opp-hz = /bits/ 64 <1992000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <1050000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <1050000>;
+			opp-microvolt-vf0500 = <1000000>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <1000000>;
+			opp-microvolt-vf0501 = <960000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@416000000 {
+			opp-hz = /bits/ 64 <416000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0100 = <800000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0300 = <800000>;
+			opp-microvolt-26m-vf0400 = <800000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0600 = <800000>;
+			opp-microvolt-26m-vf0401 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		opp@728000000 {
+			opp-hz = /bits/ 64 <728000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@780000000 {
+			opp-hz = /bits/ 64 <780000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <800000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0300 = <800000>;
+			opp-microvolt-26m-vf0400 = <800000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0600 = <800000>;
+			opp-microvolt-26m-vf0401 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		opp@1014000000 {
+			opp-hz = /bits/ 64 <1014000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0100 = <800000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0300 = <800000>;
+			opp-microvolt-26m-vf0400 = <800000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0600 = <800000>;
+			opp-microvolt-26m-vf0401 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		opp@1196000000 {
+			opp-hz = /bits/ 64 <1196000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0100 = <800000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0300 = <800000>;
+			opp-microvolt-26m-vf0400 = <800000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0600 = <800000>;
+			opp-microvolt-26m-vf0401 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		opp@1300000000 {
+			opp-hz = /bits/ 64 <1300000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <800000>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1404000000 {
+			opp-hz = /bits/ 64 <1404000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0100 = <850000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0300 = <820000>;
+			opp-microvolt-26m-vf0400 = <800000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0600 = <800000>;
+			opp-microvolt-26m-vf0401 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		opp@1508000000 {
+			opp-hz = /bits/ 64 <1508000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0100 = <900000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0300 = <860000>;
+			opp-microvolt-26m-vf0400 = <820000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0600 = <800000>;
+			opp-microvolt-26m-vf0401 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		opp@1586000000 {
+			opp-hz = /bits/ 64 <1586000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <850000>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1612000000 {
+			opp-hz = /bits/ 64 <1612000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <950000>;
+			opp-microvolt-26m-vf0200 = <850000>;
+			opp-microvolt-26m-vf0300 = <900000>;
+			opp-microvolt-26m-vf0400 = <840000>;
+			opp-microvolt-26m-vf0500 = <820000>;
+			opp-microvolt-26m-vf0600 = <850000>;
+			opp-microvolt-26m-vf0401 = <820000>;
+			opp-microvolt-26m-vf0501 = <820000>;
+		};
+
+		opp@1690000000 {
+			opp-hz = /bits/ 64 <1690000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <900000>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1716000000 {
+			opp-hz = /bits/ 64 <1716000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <1000000>;
+			opp-microvolt-26m-vf0200 = <900000>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <870000>;
+			opp-microvolt-26m-vf0500 = <850000>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <850000>;
+			opp-microvolt-26m-vf0501 = <840000>;
+		};
+
+		opp@1794000000 {
+			opp-hz = /bits/ 64 <1794000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <950000>;
+			opp-microvolt-26m-vf0100 = <1050000>;
+			opp-microvolt-26m-vf0200 = <950000>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <920000>;
+			opp-microvolt-26m-vf0500 = <900000>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <900000>;
+			opp-microvolt-26m-vf0501 = <870000>;
+		};
+
+		opp@1898000000 {
+			opp-hz = /bits/ 64 <1898000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <1000000>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <1000000>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <970000>;
+			opp-microvolt-26m-vf0500 = <940000>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <940000>;
+			opp-microvolt-26m-vf0501 = <900000>;
+		};
+
+		opp@1950000000 {
+			opp-hz = /bits/ 64 <1950000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <1000000>;
+			opp-microvolt-26m-vf0500 = <970000>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <970000>;
+			opp-microvolt-26m-vf0501 = <930000>;
+		};
+
+		opp@1976000000 {
+			opp-hz = /bits/ 64 <1976000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <1050000>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@2002000000 {
+			opp-hz = /bits/ 64 <2002000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <1050000>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <1050000>;
+			opp-microvolt-26m-vf0500 = <1000000>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <1000000>;
+			opp-microvolt-26m-vf0501 = <960000>;
+		};
+
+	};
+
+	dsu_opp_table: dsu-opp-table {
+		compatible = "allwinner,dsu-operating-points";
+
+		opp@288000000 {
+			opp-hz = /bits/ 64 <288000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@312000000 {
+			opp-hz = /bits/ 64 <312000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <800000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0300 = <800000>;
+			opp-microvolt-vf0400 = <800000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0600 = <800000>;
+			opp-microvolt-vf0401 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0100 = <800000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0300 = <800000>;
+			opp-microvolt-26m-vf0400 = <800000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0600 = <800000>;
+			opp-microvolt-26m-vf0401 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		opp@528000000 {
+			opp-hz = /bits/ 64 <528000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@600000000 {
+			opp-hz = /bits/ 64 <600000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <800000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0300 = <800000>;
+			opp-microvolt-vf0400 = <800000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0600 = <800000>;
+			opp-microvolt-vf0401 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@744000000 {
+			opp-hz = /bits/ 64 <744000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@792000000 {
+			opp-hz = /bits/ 64 <792000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <800000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0300 = <800000>;
+			opp-microvolt-vf0400 = <800000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0600 = <800000>;
+			opp-microvolt-vf0401 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@840000000 {
+			opp-hz = /bits/ 64 <840000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <800000>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@888000000 {
+			opp-hz = /bits/ 64 <888000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@912000000 {
+			opp-hz = /bits/ 64 <912000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <850000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0300 = <800000>;
+			opp-microvolt-vf0400 = <800000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0600 = <800000>;
+			opp-microvolt-vf0401 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@984000000 {
+			opp-hz = /bits/ 64 <984000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <900000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1032000000 {
+			opp-hz = /bits/ 64 <1032000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1056000000 {
+			opp-hz = /bits/ 64 <1056000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <950000>;
+			opp-microvolt-vf0200 = <850000>;
+			opp-microvolt-vf0300 = <860000>;
+			opp-microvolt-vf0400 = <840000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0600 = <840000>;
+			opp-microvolt-vf0401 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1152000000 {
+			opp-hz = /bits/ 64 <1152000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <900000>;
+			opp-microvolt-vf0100 = <1000000>;
+			opp-microvolt-vf0200 = <900000>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <880000>;
+			opp-microvolt-vf0500 = <820000>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <820000>;
+			opp-microvolt-vf0501 = <820000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1200000000 {
+			opp-hz = /bits/ 64 <1200000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <1050000>;
+			opp-microvolt-vf0200 = <950000>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <920000>;
+			opp-microvolt-vf0500 = <860000>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <860000>;
+			opp-microvolt-vf0501 = <840000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1224000000 {
+			opp-hz = /bits/ 64 <1224000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <1000000>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <960000>;
+			opp-microvolt-vf0500 = <900000>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <900000>;
+			opp-microvolt-vf0501 = <860000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1248000000 {
+			opp-hz = /bits/ 64 <1248000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <1050000>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <1000000>;
+			opp-microvolt-vf0500 = <950000>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <950000>;
+			opp-microvolt-vf0501 = <900000>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <1000000>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <960000>;
+			opp-microvolt-26m-vf0500 = <900000>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <900000>;
+			opp-microvolt-26m-vf0501 = <860000>;
+		};
+
+		opp@1296000000 {
+			opp-hz = /bits/ 64 <1296000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <1000000>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@546000000 {
+			opp-hz = /bits/ 64 <546000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@598000000 {
+			opp-hz = /bits/ 64 <598000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <800000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0300 = <800000>;
+			opp-microvolt-26m-vf0400 = <800000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0600 = <800000>;
+			opp-microvolt-26m-vf0401 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		opp@780000000 {
+			opp-hz = /bits/ 64 <780000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0100 = <800000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0300 = <800000>;
+			opp-microvolt-26m-vf0400 = <800000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0600 = <800000>;
+			opp-microvolt-26m-vf0401 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		opp@832000000 {
+			opp-hz = /bits/ 64 <832000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <800000>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@910000000 {
+			opp-hz = /bits/ 64 <910000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0100 = <850000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0300 = <800000>;
+			opp-microvolt-26m-vf0400 = <800000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0600 = <800000>;
+			opp-microvolt-26m-vf0401 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		opp@988000000 {
+			opp-hz = /bits/ 64 <988000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <900000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1066000000 {
+			opp-hz = /bits/ 64 <1066000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0100 = <950000>;
+			opp-microvolt-26m-vf0200 = <850000>;
+			opp-microvolt-26m-vf0300 = <860000>;
+			opp-microvolt-26m-vf0400 = <840000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0600 = <840000>;
+			opp-microvolt-26m-vf0401 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		opp@1144000000 {
+			opp-hz = /bits/ 64 <1144000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <1000000>;
+			opp-microvolt-26m-vf0200 = <900000>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <880000>;
+			opp-microvolt-26m-vf0500 = <820000>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <820000>;
+			opp-microvolt-26m-vf0501 = <820000>;
+		};
+
+		opp@1196000000 {
+			opp-hz = /bits/ 64 <1196000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <900000>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+
+		opp@1222000000 {
+			opp-hz = /bits/ 64 <1222000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <1050000>;
+			opp-microvolt-26m-vf0200 = <950000>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <920000>;
+			opp-microvolt-26m-vf0500 = <860000>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <860000>;
+			opp-microvolt-26m-vf0501 = <840000>;
+		};
+
+		opp@1274000000 {
+			opp-hz = /bits/ 64 <1274000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <0>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <1050000>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <1000000>;
+			opp-microvolt-26m-vf0500 = <950000>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <950000>;
+			opp-microvolt-26m-vf0501 = <900000>;
+		};
+
+		opp@1352000000 {
+			opp-hz = /bits/ 64 <1352000000>;
+			clock-latency-ns = <244144>;
+			opp-microvolt-vf0000 = <0>;
+			opp-microvolt-vf0100 = <0>;
+			opp-microvolt-vf0200 = <0>;
+			opp-microvolt-vf0300 = <0>;
+			opp-microvolt-vf0400 = <0>;
+			opp-microvolt-vf0500 = <0>;
+			opp-microvolt-vf0600 = <0>;
+			opp-microvolt-vf0401 = <0>;
+			opp-microvolt-vf0501 = <0>;
+			opp-microvolt-26m-vf0000 = <1000000>;
+			opp-microvolt-26m-vf0100 = <0>;
+			opp-microvolt-26m-vf0200 = <0>;
+			opp-microvolt-26m-vf0300 = <0>;
+			opp-microvolt-26m-vf0400 = <0>;
+			opp-microvolt-26m-vf0500 = <0>;
+			opp-microvolt-26m-vf0600 = <0>;
+			opp-microvolt-26m-vf0401 = <0>;
+			opp-microvolt-26m-vf0501 = <0>;
+		};
+	};
+
+	npu_opp_table: npu-opp-table {
+		compatible = "allwinner,npu-operating-points";
+
+		npu_opp_table_492: opp-492 {
+			opp-hz = /bits/ 64 <492000000>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0201 = <800000>;
+			opp-microvolt-vf0202 = <800000>;
+			opp-microvolt-vf0203 = <800000>;
+			opp-microvolt-vf0204 = <800000>;
+			opp-microvolt-vf0205 = <800000>;
+			opp-microvolt-vf0206 = <800000>;
+			opp-microvolt-vf0300 = <800000>;
+			opp-microvolt-vf0400 = <800000>;
+			opp-microvolt-vf0401 = <800000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0201 = <800000>;
+			opp-microvolt-26m-vf0202 = <800000>;
+			opp-microvolt-26m-vf0203 = <800000>;
+			opp-microvolt-26m-vf0204 = <800000>;
+			opp-microvolt-26m-vf0205 = <800000>;
+			opp-microvolt-26m-vf0206 = <800000>;
+			opp-microvolt-26m-vf0300 = <800000>;
+			opp-microvolt-26m-vf0400 = <800000>;
+			opp-microvolt-26m-vf0401 = <800000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		npu_opp_table_852: opp-852 {
+			opp-hz = /bits/ 64 <852000000>;
+			opp-microvolt-vf0000 = <800000>;
+			opp-microvolt-vf0200 = <800000>;
+			opp-microvolt-vf0201 = <800000>;
+			opp-microvolt-vf0202 = <880000>;
+			opp-microvolt-vf0203 = <880000>;
+			opp-microvolt-vf0204 = <880000>;
+			opp-microvolt-vf0400 = <800000>;
+			opp-microvolt-vf0401 = <820000>;
+			opp-microvolt-vf0500 = <800000>;
+			opp-microvolt-vf0501 = <800000>;
+			opp-microvolt-26m-vf0000 = <800000>;
+			opp-microvolt-26m-vf0200 = <800000>;
+			opp-microvolt-26m-vf0201 = <800000>;
+			opp-microvolt-26m-vf0202 = <880000>;
+			opp-microvolt-26m-vf0203 = <880000>;
+			opp-microvolt-26m-vf0204 = <800000>;
+			opp-microvolt-26m-vf0400 = <800000>;
+			opp-microvolt-26m-vf0401 = <820000>;
+			opp-microvolt-26m-vf0500 = <800000>;
+			opp-microvolt-26m-vf0501 = <800000>;
+		};
+
+		npu_opp_table_1008: opp-1008 {
+			opp-hz = /bits/ 64 <1008000000>;
+			opp-microvolt-vf0000 = <960000>;
+			opp-microvolt-vf0200 = <960000>;
+			opp-microvolt-vf0202 = <1030000>;
+			opp-microvolt-vf0203 = <1030000>;
+			opp-microvolt-vf0204 = <1000000>;
+			opp-microvolt-vf0205 = <960000>;
+			opp-microvolt-vf0206 = <900000>;
+			opp-microvolt-vf0300 = <900000>;
+			opp-microvolt-vf0401 = <960000>;
+			opp-microvolt-vf0501 = <900000>;
+			opp-microvolt-26m-vf0000 = <960000>;
+			opp-microvolt-26m-vf0200 = <960000>;
+			opp-microvolt-26m-vf0202 = <1030000>;
+			opp-microvolt-26m-vf0203 = <1030000>;
+			opp-microvolt-26m-vf0204 = <1000000>;
+			opp-microvolt-26m-vf0205 = <960000>;
+			opp-microvolt-26m-vf0206 = <900000>;
+			opp-microvolt-26m-vf0300 = <900000>;
+			opp-microvolt-26m-vf0401 = <960000>;
+			opp-microvolt-26m-vf0501 = <900000>;
+		};
+
+		npu_opp_table_1120: opp-1120 {
+			opp-hz = /bits/ 64 <1120000000>;
+			opp-microvolt-vf0205 = <1080000>;
+			opp-microvolt-vf0206 = <1040000>;
+			opp-microvolt-vf0300 = <1040000>;
+			opp-microvolt-26m-vf0205 = <1080000>;
+			opp-microvolt-26m-vf0206 = <1040000>;
+			opp-microvolt-26m-vf0300 = <1040000>;
+		};
+	};
+
+	ve_opp_table: ve-opp-table {
+		compatible = "allwinner,ve-operating-points";
+
+		opp-vf0000 {
+			opp-hz-0 = /bits/ 64 <624000000>;
+			opp-microvolt-0 = <800000>;
+		};
+		opp-vf0100 {
+			opp-hz-0 = /bits/ 64 <624000000>;
+			opp-microvolt-0 = <800000>;
+		};
+		opp-vf0101 {
+			opp-hz-0 = /bits/ 64 <624000000>;
+			opp-microvolt-0 = <800000>;
+		};
+		opp-vf0200 {
+			opp-hz-0 = /bits/ 64 <624000000>;
+			opp-microvolt-0 = <800000>;
+		};
+		opp-vf0201 {
+			opp-hz-0 = /bits/ 64 <624000000>;
+			opp-microvolt-0 = <800000>;
+		};
+		opp-vf0300 {
+			opp-hz-0 = /bits/ 64 <624000000>;
+			opp-microvolt-0 = <800000>;
+		};
+		opp-vf0400 {
+			opp-hz-0 = /bits/ 64 <624000000>;
+			opp-microvolt-0 = <800000>;
+		};
+		opp-vf0500 {
+			opp-hz-0 = /bits/ 64 <624000000>;
+			opp-microvolt-0 = <800000>;
+		};
+		opp-vf0600 {
+			opp-hz-0 = /bits/ 64 <624000000>;
+			opp-microvolt-0 = <800000>;
+		};
+		opp-vf0401 {
+			opp-hz-0 = /bits/ 64 <624000000>;
+			opp-microvolt-0 = <800000>;
+		};
+		opp-vf0501 {
+			opp-hz-0 = /bits/ 64 <624000000>;
+			opp-microvolt-0 = <800000>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/allwinner/sun60iw2p1.dtsi b/arch/arm64/boot/dts/allwinner/sun60iw2p1.dtsi
new file mode 100644
index 000000000000..544a97b68685
--- /dev/null
+++ b/arch/arm64/boot/dts/allwinner/sun60iw2p1.dtsi
@@ -0,0 +1,5068 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+#include <dt-bindings/clock/sun60iw2-ccu.h>
+#include <dt-bindings/clock/sun60iw2-rtc.h>
+#include <dt-bindings/clock/sun60iw2-r-ccu.h>
+#include <dt-bindings/clock/sun60iw2-cpupll-ccu.h>
+#include <dt-bindings/clock/sunxi-ccu.h>
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/gpio/sun4i-gpio.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/reset/sun60iw2-ccu.h>
+#include <dt-bindings/reset/sun60iw2-r-ccu.h>
+#include <dt-bindings/power/sun60iw2-power.h>
+#include <dt-bindings/phy/phy.h>
+#include <dt-bindings/usb/pd.h>
+#include <dt-bindings/thermal/thermal.h>
+#include <dt-bindings/display/sunxi-lcd.h>
+#include <dt-bindings/spi/sunxi-spi.h>
+#include "sun60iw2p1-cpu-vf.dtsi"
+/ {
+	model = "sun60iw2";
+	interrupt-parent = <&wakeupgen>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		serial0 = &uart0;
+		serial1 = &uart1;
+		serial2 = &uart2;
+		serial3 = &uart3;
+		serial4 = &uart4;
+		serial5 = &uart5;
+		serial6 = &uart6;
+		serial7 = &uart7;
+		serial8 = &uart8;
+		ethernet0 = &gmac0;
+		ethernet1 = &gmac1;
+		sunxi-mmc0 = &sdc0;
+		sunxi-mmc2 = &sdc3;
+		twi0 = &twi0;
+		twi1 = &twi1;
+		twi2 = &twi2;
+		twi3 = &twi3;
+		twi4 = &twi4;
+		twi5 = &twi5;
+		twi6 = &twi6;
+		twi7 = &twi7;
+		twi8 = &twi8;
+		twi9 = &twi9;
+		twi10 = &twi10;
+		twi11 = &twi11;
+		twi12 = &twi12;
+		twi13 = &s_twi0;
+		twi14 = &s_twi1;
+		twi15 = &s_twi2;
+		pwm0 = &pwm0;
+		pwm1 = &pwm1;
+		pwm2 = &s_pwm0;
+		spi0 = &spi0;
+		spi1 = &spi1;
+		spi2 = &spi2;
+		spi3 = &spi3;
+		spi4 = &spi4;
+		spi5 = &r_spi;
+		gpadc0 = &gpadc0;
+		ir0 = &irrx;
+		ir1 = &s_irrx;
+		ir2 = &irtx;
+	};
+
+	reg_vdd_sys: vdd-sys {
+		compatible = "regulator-fixed";
+		regulator-name = "vdd_sys";
+		regulator-min-microvolt = <900000>;
+		regulator-max-microvolt = <900000>;
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		bl31 {
+			reg = <0x0 0x48000000 0x0 0x01000000>;
+		};
+	};
+
+	chosen {
+		bootargs = "earlyprintk=sunxi-uart,0x2500000 loglevel=8 initcall_debug=0 console=ttyS0 init=/init";
+		linux,initrd-start = <0x0 0x0>;
+		linux,initrd-end = <0x0 0x0>;
+		rng-seed;   /* This random value should be provided by bootloader */
+		kaslr-seed; /* This random value should be provided by bootloader */
+	};
+
+	/* avoid panic when memory-node err(from uboot) */
+	memory@40000000 {
+		device_type = "memory";
+		reg = <0x00000000 0x40000000 0x00000000 0x20000000>;
+	};
+
+	firmware {
+		android {
+			compatible = "android,firmware";
+			name = "android";
+			boot_devices = "soc@3000000/4020000.sdmmc,soc@3000000/4022000.sdmmc,soc@3000000/4023000.sdmmc,soc@3000000/4520000.ufs,soc@3000000";
+			vbmeta {
+				compatible = "android,vbmeta";
+				parts = "vbmeta,vbmeta_system,vbmeta_vendor,boot,init_boot";
+			};
+		};
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	arm_pmu {
+		compatible = "arm,armv8-pmuv3";
+		interrupt-parent = <&gic>;
+		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>;
+	};
+
+	cpus {
+		#address-cells = <2>;
+		#size-cells = <0>;
+
+		cpu0: cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x0>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+			capacity-dmips-mhz = <430>;
+			clocks = <&cpupll_ccu CLK_PLL_CPU_L>;
+			operating-points-v2 = <&cluster0_opp_table>;
+			dynamic-power-coefficient = <162>;
+			#cooling-cells = <2>;
+		};
+
+		cpu1: cpu@100 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x100>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+			capacity-dmips-mhz = <430>;
+			clocks = <&cpupll_ccu CLK_PLL_CPU_L>;
+			operating-points-v2 = <&cluster0_opp_table>;
+			dynamic-power-coefficient = <162>;
+			#cooling-cells = <2>;
+		};
+
+		cpu2: cpu@200 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x200>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+			capacity-dmips-mhz = <430>;
+			clocks = <&cpupll_ccu CLK_PLL_CPU_L>;
+			operating-points-v2 = <&cluster0_opp_table>;
+			dynamic-power-coefficient = <162>;
+			#cooling-cells = <2>;
+
+			cpu2_idle: thermal-idle {
+				#cooling-cells = <2>;
+				duration-us = <10000>;
+				exit-latency-us = <500>;
+			};
+		};
+
+		cpu3: cpu@300 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x300>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+			capacity-dmips-mhz = <430>;
+			clocks = <&cpupll_ccu CLK_PLL_CPU_L>;
+			operating-points-v2 = <&cluster0_opp_table>;
+			dynamic-power-coefficient = <162>;
+			#cooling-cells = <2>;
+
+			cpu3_idle: thermal-idle {
+				#cooling-cells = <2>;
+				duration-us = <10000>;
+				exit-latency-us = <500>;
+			};
+		};
+
+		cpu4: cpu@400 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x400>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+			capacity-dmips-mhz = <430>;
+			clocks = <&cpupll_ccu CLK_PLL_CPU_L>;
+			operating-points-v2 = <&cluster0_opp_table>;
+			dynamic-power-coefficient = <162>;
+			#cooling-cells = <2>;
+
+			cpu4_idle: thermal-idle {
+				#cooling-cells = <2>;
+				duration-us = <10000>;
+				exit-latency-us = <500>;
+			};
+		};
+
+		cpu5: cpu@500 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0 0x500>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+			capacity-dmips-mhz = <430>;
+			clocks = <&cpupll_ccu CLK_PLL_CPU_L>;
+			operating-points-v2 = <&cluster0_opp_table>;
+			dynamic-power-coefficient = <162>;
+			#cooling-cells = <2>;
+
+			cpu5_idle: thermal-idle {
+				#cooling-cells = <2>;
+				duration-us = <10000>;
+				exit-latency-us = <500>;
+			};
+		};
+
+		cpu6: cpu@600 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a76";
+			reg = <0x0 0x600>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+			capacity-dmips-mhz = <1024>;
+			clocks = <&cpupll_ccu CLK_PLL_CPU_B>;
+			operating-points-v2 = <&cluster1_opp_table>;
+			dynamic-power-coefficient = <598>;
+			#cooling-cells = <2>;
+
+			cpu6_idle: thermal-idle {
+				#cooling-cells = <2>;
+				duration-us = <10000>;
+				exit-latency-us = <500>;
+			};
+		};
+
+		cpu7: cpu@700 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a76";
+			reg = <0x0 0x700>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+			capacity-dmips-mhz = <1024>;
+			clocks = <&cpupll_ccu CLK_PLL_CPU_B>;
+			operating-points-v2 = <&cluster1_opp_table>;
+			dynamic-power-coefficient = <598>;
+			#cooling-cells = <2>;
+
+			cpu7_idle: thermal-idle {
+				#cooling-cells = <2>;
+				duration-us = <10000>;
+				exit-latency-us = <500>;
+			};
+		};
+
+		cpu-map {
+			cluster0 {
+				core0 {
+					cpu = <&cpu0>;
+				};
+				core1 {
+					cpu = <&cpu1>;
+				};
+				core2 {
+					cpu = <&cpu2>;
+				};
+				core3 {
+					cpu = <&cpu3>;
+				};
+				core4 {
+					cpu = <&cpu4>;
+				};
+				core5 {
+					cpu = <&cpu5>;
+				};
+			};
+
+			cluster1 {
+				core0 {
+					cpu = <&cpu6>;
+				};
+				core1 {
+					cpu = <&cpu7>;
+				};
+			};
+		};
+
+		idle-states {
+			entry-method = "arm,psci";
+
+			CPU_SLEEP_0: cpu-sleep-0 {
+				compatible = "arm,idle-state";
+				arm,psci-suspend-param = <0x0010000>;
+				entry-latency-us = <46>;
+				exit-latency-us = <59>;
+				min-residency-us = <3570>;
+				local-timer-stop;
+			};
+
+			CLUSTER_SLEEP_0: cluster-sleep-0 {
+				compatible = "arm,idle-state";
+				arm,psci-suspend-param = <0x1010000>;
+				entry-latency-us = <47>;
+				exit-latency-us = <74>;
+				min-residency-us = <5000>;
+				local-timer-stop;
+			};
+		};
+	};
+
+	psci {
+		compatible = "arm,psci-1.0";
+		method = "smc";
+	};
+	arm_pmu {
+		compatible = "arm,armv8-pmuv3";
+		interrupt-parent = <&gic>;
+		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>;  /* GIC-600 */
+		//interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>, <&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
+	};
+
+	dcxo19_2M: dcxo19_2M_clk {
+		#clock-cells = <0>;
+		compatible = "fixed-clock";
+		clock-frequency = <19200000>;
+		clock-output-names = "dcxo19_2M";
+	};
+
+	dcxo24M: dcxo24M_clk {
+		#clock-cells = <0>;
+		compatible = "fixed-clock";
+		clock-frequency = <24000000>;
+		clock-output-names = "dcxo24M";
+	};
+
+	dcxo26M: dcxo26M_clk {
+		#clock-cells = <0>;
+		compatible = "fixed-clock";
+		clock-frequency = <26000000>;
+		clock-output-names = "dcxo26M";
+	};
+
+	sys24M: sys24M_clk {
+		#clock-cells = <0>;
+		compatible = "fixed-clock";
+		clock-frequency = <24000000>;
+		clock-output-names = "sys24M";
+	};
+
+	rc_16m: rc16m_clk {
+		#clock-cells = <0>;
+		compatible = "fixed-clock";
+		clock-frequency = <16000000>;
+		clock-accuracy = <300000000>;
+		clock-output-names = "rc-16m";
+	};
+
+	ext_32k: ext32k_clk {
+		#clock-cells = <0>;
+		compatible = "fixed-clock";
+		clock-frequency = <32768>;
+		clock-output-names = "ext-32k";
+	};
+
+	gic: interrupt-controller@3400000 {
+		compatible = "arm,gic-v3";
+		#interrupt-cells = <3>;
+		#address-cells = <0>;
+		interrupt-controller;
+		reg = <0x0 0x03400000 0 0x10000>, /* GIC Dist */
+		      <0x0 0x03460000 0 0xFF004>; /* GIC Re */
+		interrupt-parent = <&gic>;
+	};
+
+	wakeupgen: interrupt-controller@0 {
+		compatible = "allwinner,sunxi-wakeupgen";
+		interrupt-controller;
+		#interrupt-cells = <3>;
+		#address-cells = <0>;
+		interrupt-parent = <&gic>;
+	};
+
+
+	timer_arch {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			   <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			   <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			   <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
+		clock-frequency = <24000000>;
+		interrupt-parent = <&gic>;
+		arm,no-tick-in-suspend;
+	};
+
+	nmi_intc: intc-nmi@7010320 {
+		compatible = "allwinner,sun8i-nmi";
+		interrupt-parent = <&gic>;
+		#interrupt-cells = <2>;
+		#address-cells = <0>;
+		interrupt-controller;
+		reg = <0x0 0x07010320 0 0xc>;
+		interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>;
+	};
+
+	mmu_aw: iommu@3900000 {
+		compatible = "allwinner,iommu-v20";
+		reg = <0x0 0x03900000 0x0 0x20000>;
+		interrupts = <GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>,
+		      <GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-names = "iommu-irq1","iommu-irq2";
+		clocks = <&ccu CLK_IOMMU0_SYS_H>,
+		      <&ccu CLK_IOMMU0_SYS_P>,
+		      <&ccu CLK_IOMMU0_SYS_MBUS>,
+		      <&ccu CLK_IOMMU1_SYS_H>,
+		      <&ccu CLK_IOMMU1_SYS_P>,
+		      <&ccu CLK_IOMMU1_SYS_MBUS>
+		;
+		clock-names = "iommu0-sys-hclk",
+		      "iommu0-sys-pclk",
+		      "iommu0-sys-mclk",
+		      "iommu1-sys-hclk",
+		      "iommu1-sys-pclk",
+		      "iommu1-sys-mclk"
+		;
+		resets = <&ccu RST_BUS_IOMMU0_SY>, <&ccu RST_BUS_IOMMU1_SY>;
+		/* clock-frequency = <24000000>; */
+		#iommu-cells = <2>;
+		version=<0x16>;
+		tlb_prefetch = <0x3007f>;
+		tlb_invalid_mode = <0x1>;
+		ptw_invalid_mode = <0x1>;
+		masters = "USB", "CSI", "ISP", "VE_ENC", "dummy04", "dummy05",
+			"VE_DEC0", "VE_DEC1", "DE0","DI","G2D","EINK", "DEBUG_MODE";
+
+		usb_iommu {
+			iommu-master;
+			id=<0>;
+		};
+
+		csi_iommu {
+			iommu-master;
+			id=<1>;
+			power-domains = <&pd SUN60IW2_PCK_VI>;
+		};
+
+		isp_iommu {
+			iommu-master;
+			id=<2>;
+			power-domains = <&pd SUN60IW2_PCK_VI>;
+		};
+
+		ve_enc_iommu {
+			iommu-master;
+			id=<3>;
+			power-domains = <&pd SUN60IW2_PCK_VE_ENC>;
+		};
+
+		dummy04 {
+			iommu-master;
+			id=<4>;
+			skip;
+		};
+		dummy05 {
+			iommu-master;
+			id=<5>;
+			skip;
+		};
+
+		ve_dec0_iommu {
+			iommu-master;
+			id=<6>;
+			power-domains = <&pd SUN60IW2_PCK_VE_DEC>;
+		};
+
+		ve_dec1_iommu {
+			iommu-master;
+			id=<7>;
+			power-domains = <&pd SUN60IW2_PCK_VE_DEC>;
+		};
+
+		de0_iommu {
+			iommu-master;
+			id=<8>;
+			power-domains = <&pd SUN60IW2_PCK_DE_SYS>;
+		};
+
+		di_iommu {
+			iommu-master;
+			id=<9>;
+			power-domains = <&pd SUN60IW2_PCK_DE_SYS>;
+		};
+
+		g2d_iommu {
+			iommu-master;
+			id=<10>;
+			power-domains = <&pd SUN60IW2_PCK_DE_SYS>;
+		};
+
+		eink_iommu {
+			iommu-master;
+			id=<11>;
+			power-domains = <&pd SUN60IW2_PCK_DE_SYS>;
+		};
+	};
+
+	dsufreq: dsufreq@0 {
+		compatible = "allwinner,dsufreq";
+		reg = <0x0 0x08860000 0x0 0x1000>;
+		clocks = <&cpupll_ccu CLK_PLL_CPU_DSU>;
+		operating-points-v2 = <&dsu_opp_table>;
+	};
+
+
+	thermal_zones: thermal-zones {
+		cpul_thermal_zone: cpul_thermal_zone {
+			polling-delay-passive = <100>;
+			polling-delay = <1000>;
+			thermal-sensors = <&ths 3>;
+			sustainable-power = <756>;
+
+			cpul_trips: trips {
+				cpul_threshold: trip-point@0 {
+					temperature = <70000>;
+					type = "passive";
+					hysteresis = <2000>;
+				};
+				cpul_target: trip-point@1 {
+					temperature = <90000>;
+					type = "passive";
+					hysteresis = <2000>;
+				};
+				cpul_crit: cpu_crit@0 {
+					temperature = <110000>;
+					type = "critical";
+					hysteresis = <0>;
+				};
+			};
+
+			cooling-maps {
+				map0 {
+					trip = <&cpul_target>;
+					cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
+					contribution = <1024>;
+				};
+			};
+		};
+
+		cpub_thermal_zone: cpub_thermal_zone {
+			polling-delay-passive = <100>;
+			polling-delay = <1000>;
+			thermal-sensors = <&ths 0>;
+			sustainable-power = <914>;
+
+			cpub_trips: trips {
+				cpub_threshold: trip-point@0 {
+					temperature = <70000>;
+					type = "passive";
+					hysteresis = <2000>;
+				};
+				cpub_target: trip-point@1 {
+					temperature = <90000>;
+					type = "passive";
+					hysteresis = <2000>;
+				};
+				cpub_crit: cpu_crit@0 {
+					temperature = <110000>;
+					type = "critical";
+					hysteresis = <0>;
+				};
+			};
+
+			cooling-maps {
+				map0 {
+					trip = <&cpub_target>;
+					cooling-device = <&cpu6 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
+					contribution = <1024>;
+				};
+			};
+		};
+
+		cpul_idle_zone: cpul_idle_zone {
+			polling-delay-passive = <100>;
+			polling-delay = <1000>;
+			thermal-sensors = <&ths 5>;
+
+			cpul_idle_trips: trips {
+				cpul_thres: trip-point@0 {
+					temperature = <90000>;
+					type = "passive";
+					hysteresis = <2000>;
+				};
+				cpul_overshot: trip-point@1{
+					temperature = <100000>;
+					type = "passive";
+					hysteresis = <2000>;
+				};
+			};
+
+			cooling-maps {
+				map0 {
+					trip = <&cpul_overshot>;
+					cooling-device = <&cpu2_idle 0 50>,
+							 <&cpu3_idle 0 50>,
+							 <&cpu4_idle 0 50>,
+							 <&cpu5_idle 0 50>;
+					contribution = <1024>;
+				};
+			};
+		};
+
+		cpub_idle_zone: cpub_idle_zone {
+			polling-delay-passive = <100>;
+			polling-delay = <1000>;
+			thermal-sensors = <&ths 6>;
+
+			cpub_idle_trips: trips {
+				cpub_thres: trip-point@0 {
+					temperature = <90000>;
+					type = "passive";
+					hysteresis = <2000>;
+				};
+				cpub_overshot: trip-point@1{
+					temperature = <100000>;
+					type = "passive";
+					hysteresis = <2000>;
+				};
+			};
+
+			cooling-maps {
+				map0 {
+					trip = <&cpub_overshot>;
+					cooling-device = <&cpu6_idle 0 100>,
+							 <&cpu7_idle 0 100>;
+					contribution = <1024>;
+				};
+			};
+		};
+
+		gpu_thermal_zone: gpu_thermal_zone {
+			polling-delay-passive = <100>;
+			polling-delay = <1000>;
+			thermal-sensors = <&ths 4>;
+			sustainable-power = <2400>;
+
+			gpu_trips: trips {
+				gpu_threshold: trip-point@0 {
+					temperature = <60000>;
+					type = "passive";
+					hysteresis = <0>;
+				};
+				gpu_target: trip-point@1 {
+					temperature = <90000>;
+					type = "passive";
+					hysteresis = <0>;
+				};
+				gpu_crit: gpu_crit@0 {
+					temperature = <110000>;
+					type = "critical";
+					hysteresis = <0>;
+				};
+			};
+
+			cooling-maps {
+				map0 {
+					trip = <&gpu_threshold>;
+					cooling-device = <&gpu
+					0
+					0>;
+					contribution = <1024>;
+				};
+				map1 {
+					trip = <&gpu_target>;
+					cooling-device = <&gpu
+					0
+					3>;
+					contribution = <1024>;
+				};
+				map2 {
+					trip = <&gpu_crit>;
+					cooling-device = <&gpu
+					3
+					3>;
+					contribution = <1024>;
+				};
+
+			};
+		};
+
+		npu_thermal_zone: npu_thermal_zone {
+			polling-delay-passive = <100>;
+			polling-delay = <1000>;
+			thermal-sensors = <&ths 2>;
+
+			npu_trips: trips {
+				npu_crit: npu_crit@0 {
+					temperature = <110000>;
+					type = "critical";
+					hysteresis = <0>;
+				};
+			};
+		};
+
+		ddr_thermal_zone: ddr_thermal_zone {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&ths 1>;
+
+			ddr_trips: trips {
+				ddr_crit: ddr_crit@0 {
+					temperature = <110000>;
+					type = "critical";
+					hysteresis = <0>;
+				};
+			};
+		};
+
+		skin_zone {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&ths 7>;
+
+			skin_trips: trips {
+				skin_crit: skin_crit@0 {
+					temperature = <50000>;
+					type = "critical";
+					hysteresis = <0>;
+				};
+			};
+		};
+	};
+
+	pck: pck-600@7060000 {
+		compatible = "allwinner,sun60iw2-pck", "syscon", "simple-mfd";
+		reg = <0x0 0x07060000 0x0 0xB000>;
+
+		pd: power-controller {
+			compatible = "allwinner,sun60iw2-pck-600";
+			clocks = <&r_ccu CLK_R_PPU>;
+			clock-names = "pck";
+			#power-domain-cells = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			pd_vi@SUN60IW2_PCK_VI {
+				reg = <SUN60IW2_PCK_VI>;
+			};
+			pd_ve_dec@SUN60IW2_PCK_VE_DEC {
+				reg = <SUN60IW2_PCK_VE_DEC>;
+			};
+			pd_ve_enc@SUN60IW2_PCK_VE_ENC {
+				reg = <SUN60IW2_PCK_VE_ENC>;
+			};
+			/*
+			pd_gpu_top@SUN60IW2_PCK_GPU_TOP {
+				reg = <SUN60IW2_PCK_GPU_TOP>;
+			};
+			pd_gpu_core@SUN60IW2_PCK_GPU_CORE {
+				reg = <SUN60IW2_PCK_GPU_CORE>;
+			};
+			*/
+
+			pd_pcie@SUN60IW2_PCK_PCIE {
+				reg = <SUN60IW2_PCK_PCIE>;
+			};
+
+			pd_npu@SUN60IW2_PCK_NPU {
+				reg = <SUN60IW2_PCK_NPU>;
+			};
+
+			pd_usb2@SUN60IW2_PCK_USB2 {
+				reg = <SUN60IW2_PCK_USB2>;
+			};
+
+			pd_de_sys@SUN60IW2_PCK_DE_SYS {
+				reg = <SUN60IW2_PCK_DE_SYS>;
+			};
+
+			pd_vo@SUN60IW2_PCK_VO {
+				reg = <SUN60IW2_PCK_VO>;
+			};
+
+			pd_vo1@SUN60IW2_PCK_VO1 {
+				reg = <SUN60IW2_PCK_VO1>;
+			};
+		};
+	};
+
+
+	dram: dram {
+		compatible = "allwinner,dram";
+		clocks = <&ccu CLK_PLL_DDR>;
+		clock-names = "pll_ddr";
+	};
+
+	ddr_clk: clk_ddr {
+		compatible = "allwinner,sun60iw2_clock_ddr";
+		reg = <0x0 0x02002000 0x0 0x1000>;
+		clocks = <&ccu CLK_PLL_DDR>;
+		clock-names = "pll_ddr";
+		#clock-cells = <0>;
+	};
+
+	dram_opp_table: opp_table {
+		compatible = "operating-points-v2";
+		opp@150000000 {
+			opp-hz = /bits/ 64 <150000000>;
+			clock-latency-ns = <150000>;
+			opp-microvolt = <900000>;
+		};
+	};
+
+	sunxi_dmcfreq: dmcfreq@3120000 {
+		compatible = "allwinner,sun60iw2-dmc", "syscon";
+		reg = <0x0 0x0a020000 0x0 0x2000>,
+			  <0x0 0x02020000 0x0 0x4000>,
+				<0x0 0x0a100000 0x0 0x11000>;
+		interrupts = <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&ddr_clk>, <&ccu CLK_NSI>;
+		clock-names = "dram", "bus";
+		operating-points-v2 = <&dram_opp_table>;
+		upthreshold = <50>;
+		downdifferential = <20>;
+		holdtime = <25>;
+		vddcore-supply = <&reg_vdd_sys>;
+		normalvoltage = <900000>;
+		boostvoltage = <900000>;
+	};
+
+	soc: soc@3000000 {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+		ve: ve@1c0e000 {
+			compatible = "allwinner,sunxi-cedar-ve";
+			reg = <0x0 0x01c0e000 0x0 0x3000>,
+			      <0x0 0x03000000 0x0 0x10>;
+			interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_PLL_VE0>,
+				 <&ccu CLK_VE_AHB_GATE>,
+				 <&ccu CLK_DEC_MBUS_GATE>,
+				 <&ccu CLK_VE_DEC_MBUS>,
+				 <&ccu CLK_BUS_VE_DEC>,
+				 <&ccu CLK_VE_DEC>;
+			clock-names = "pll_ve",
+				      "ahb_gate",
+				      "mbus_gate",
+				      "mbus_ve",
+				      "bus_ve",
+				      "ve";
+			resets = <&ccu RST_BUS_VE_DEC>;
+			reset-names = "reset_ve";
+			operating-points-v2 = <&ve_opp_table>;
+			iommus = <&mmu_aw 6 1>;
+                        nsi = <&nsi0 7>;
+                        power-domains = <&pd SUN60IW2_PCK_VE_DEC>;
+		};
+		ve1: ve1@1c0e000 {
+			compatible = "allwinner,sunxi-cedar-ve1";
+			iommus = <&mmu_aw 7 1>;
+                        nsi = <&nsi0 8>;
+		};
+		ve2: ve2@1c10000 {
+			compatible = "allwinner,sunxi-cedar-ve2";
+			reg = <0x0 0x01c10000 0x0 0x1000>,
+			      <0x0 0x03000000 0x0 0x10>;
+			interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_PLL_VE1>,
+				 <&ccu CLK_VE_ENC_AHB_GATE>,
+				 <&ccu CLK_MBUS_VE_GATE>,
+				 <&ccu CLK_MBUS_VE>,
+				 <&ccu CLK_BUS_VE_ENC>,
+				 <&ccu CLK_VE_ENC0>;
+			clock-names = "pll_ve",
+				      "ahb_gate",
+				      "mbus_gate",
+				      "mbus_ve",
+				      "bus_ve",
+				      "ve";
+			resets = <&ccu RST_BUS_VE_ENC0>;
+			reset-names = "reset_ve";
+			operating-points-v2 = <&ve_opp_table>;
+			iommus = <&mmu_aw 3 1>;
+                        nsi = <&nsi0 9>;
+                        power-domains = <&pd SUN60IW2_PCK_VE_ENC>;
+			ve_top_reg_offset = <0x800>;
+		};
+		rtc_ccu: rtc_ccu@7090000 {
+			compatible = "allwinner,sun60iw2-rtc-ccu";
+			reg = <0x0 0x07090000 0x0 0x400>;
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+		};
+
+		cpupll_ccu: cpupll_ccu@8870000 {
+			compatible = "allwinner,sun60iw2-cpupll";
+			reg = <0x0 0x08870000 0x0 0x3034>;
+			clocks = <&rtc_ccu CLK_DCXO>;
+			clock-names = "dcxo";
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+		};
+
+		ccu: ccu@2002000 {
+			compatible = "allwinner,sun60iw2-ccu";
+			reg = <0x0 0x02002000 0x0 0x2000>;
+			clocks = <&dcxo24M>, <&rtc_ccu CLK_OSC32K>, <&rc_16m>;
+			clock-names = "hosc", "losc", "iosc";
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+			/*
+			 * for example:
+			 * sdm_info: sdm_info {
+			 * 	pll-video0 {
+			 * 		sdm-enable = <1>;
+			 * 		sdm-factor = <4>;
+			 * 		freq-mode  = <TR_2>;
+			 * 		sdm-freq   = <FREQ_32>;
+			 * 		sdm-direction  = <SDM_DIR_UP>;
+			 * 	};
+			 * };
+			 */
+		};
+
+		r_ccu: r_ccu@7010000 {
+			compatible = "allwinner,sun60iw2-r-ccu";
+			reg = <0x0 0x07010000 0x0 0x340>;
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+		};
+
+		dump_reg:dump_reg@44000 {
+			compatible = "allwinner,sunxi-dump-reg";
+			reg = <0x0 0x00044000 0x0 0x0004>;
+		};
+
+		soc_timer0: timer@3009000{
+			compatible = "allwinner,sun50i-timer";
+			device_type = "soc_timer";
+			reg = <0x0 0x03009000 0x0 0x400>;
+			interrupt-parent = <&gic>;
+			interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
+			clock-names = "parent", "bus", "timer0-mod", "timer1-mod";
+			clocks = <&sys24M>, <&ccu CLK_BUS_TIMER>, <&ccu CLK_TIMER0>, <&ccu CLK_TIMER1>;
+			resets = <&ccu RST_BUS_TIMER0>;
+		};
+
+
+		rtc: rtc@7090000 {
+			compatible = "allwinner,rtc-v201";
+			device_type = "rtc";
+			wakeup-source;
+			reg = <0x0 0x07090000 0x0 0x320>;
+			interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&r_ccu CLK_RTC>, <&rtc_ccu CLK_RTC_1K>, <&rtc_ccu CLK_RTC_SPI>;
+			clock-names = "r-ahb-rtc", "rtc-1k", "rtc-spi";
+			resets = <&r_ccu RST_BUS_RTC>;
+			gpr_cur_pos = <6>;
+			gpr_bootcount_pos = <7>;
+		};
+
+		pio: pinctrl@2000000 {
+			//#address-cells = <1>;
+			//#size-cells = <0>;
+			compatible = "allwinner,sun60iw2-pinctrl";
+			reg = <0x0 0x02000000 0x0 0x600>;
+			interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_APB1>, <&dcxo24M>, <&rtc_ccu CLK_OSC32K>;
+			clock-names = "apb", "hosc", "losc";
+			gpio-controller;
+			#gpio-cells = <3>;
+			interrupt-controller;
+			#interrupt-cells = <3>;
+
+			sdc0_pins_f: sdc0@5 {
+				pins = "PF2";
+				function = "sdc0";
+				drive-strength = <30>;
+				bias-pull-up;
+				power-source = <3300>;
+			};
+
+			sdc0_pins_g: sdc0@6 {
+				pins = "PF2";
+				function = "sdc0";
+				drive-strength = <30>;
+				bias-pull-up;
+				power-source = <1800>;
+			};
+
+			sdc0_pins_a: sdc0@0 {
+				pins = "PF0", "PF1",
+						"PF3", "PF4", "PF5";
+				function = "sdc0";
+				drive-strength = <10>;
+				bias-pull-up;
+				power-source = <3300>;
+			};
+
+			sdc0_pins_b: sdc0@1 {
+				pins = "PF0", "PF1",
+						"PF3", "PF4", "PF5";
+				function = "sdc0";
+				drive-strength = <10>;
+				bias-pull-up;
+				power-source = <1800>;
+			};
+
+			sdc0_pins_c: sdc0@2 {
+				pins = "PF0", "PF1", "PF2",
+						"PF3", "PF4", "PF5";
+				function = "gpio_in";
+				power-source = <3300>;
+			};
+
+			/* TODO: add jtag pin */
+			sdc0_pins_d: sdc0@3 {
+				pins = "PF2", "PF4";
+				function = "uart0";
+				drive-strength = <10>;
+				bias-pull-up;
+				power-source = <3300>;
+			};
+
+			sdc0_pins_e: sdc0@4 {
+				pins = "PF0", "PF1", "PF3",
+						"PF5";
+				function = "jtag";
+				drive-strength = <10>;
+				bias-pull-up;
+				power-source = <3300>;
+			};
+
+			sdc1_pins_a: sdc1@0 {
+				pins = "PG1", "PG2",
+						"PG3", "PG4", "PG5";
+				function = "sdc1";
+				drive-strength = <10>;
+				bias-pull-up;
+			};
+
+			sdc1_pins_b: sdc1@1 {
+				pins = "PG0", "PG1", "PG2",
+						"PG3", "PG4", "PG5";
+				function = "gpio_in";
+			};
+
+			sdc1_pins_c: sdc1@2 {
+				pins = "PG0";
+				function = "sdc1";
+				drive-strength = <20>;
+				bias-pull-up;
+			};
+
+			sdc2_pins_a: sdc2@0 {
+				pins = "PC6",
+						"PC8", "PC9", "PC10", "PC11",
+						"PC13", "PC14", "PC15", "PC16";
+				function = "sdc2";
+				drive-strength = <20>;
+				bias-pull-up;
+			};
+
+			sdc2_pins_b: sdc2@1 {
+				pins = "PC0", "PC1", "PC5", "PC6",
+						"PC8", "PC9", "PC10", "PC11",
+						"PC13", "PC14", "PC15", "PC16";
+				function = "gpio_in";
+			};
+
+			sdc2_pins_c: sdc2@2 {
+				pins = "PC0";
+				function = "sdc2";
+				drive-strength = <40>;
+				bias-pull-down;
+			};
+
+			sdc2_pins_d: sdc2@3 {
+				pins = "PC5", "PC1";
+				function = "sdc2";
+				drive-strength = <40>;
+				bias-pull-up;
+			};
+
+			sdc3_pins_a: sdc3@0 {
+				pins = "PC6",
+						"PC8", "PC9", "PC10", "PC11",
+						"PC13", "PC14", "PC15", "PC16";
+				function = "sdc3";
+				drive-strength = <20>;
+				bias-pull-up;
+			};
+
+			sdc3_pins_b: sdc3@1 {
+				pins = "PC0", "PC1", "PC5", "PC6",
+						"PC8", "PC9", "PC10", "PC11",
+						"PC13", "PC14", "PC15", "PC16";
+				function = "gpio_in";
+			};
+
+			sdc3_pins_c: sdc3@2 {
+				pins = "PC0";
+				function = "sdc3";
+				drive-strength = <40>;
+				bias-pull-down;
+			};
+
+			sdc3_pins_d: sdc3@3 {
+				pins = "PC5", "PC1";
+				function = "sdc3";
+				drive-strength = <40>;
+				bias-pull-up;
+			};
+
+			csi_mclk0_pins_a: csi_mclk0@0 {
+				pins = "PE0";
+				function = "mcsi0";
+				drive-strength = <20>;
+			};
+
+			csi_mclk0_pins_b: csi_mclk0@1 {
+				pins = "PE0";
+				function = "gpio_in";
+			};
+
+			csi_mclk1_pins_a: csi_mclk1@0 {
+				pins = "PE5";
+				function = "mcsi1";
+				drive-strength = <20>;
+			};
+
+			csi_mclk1_pins_b: csi_mclk1@1 {
+				pins = "PE5";
+				function = "gpio_in";
+			};
+
+			csi_mclk2_pins_a: csi_mclk2@0 {
+				pins = "PE9";
+				function = "mcsi2";
+				drive-strength = <20>;
+			};
+
+			csi_mclk2_pins_b: csi_mclk2@1 {
+				pins = "PE9";
+				function = "gpio_in";
+			};
+
+			ncsi0_8bit_pins_a: ncsi0_8bit@0 {
+				pins = "PE0", "PE1", "PE2",
+				"PE3", "PE4", "PE6", "PE7",
+				"PE8", "PE9", "PE10";
+				function = "ncsi0";
+				drive-strength = <20>;
+			};
+
+			ncsi0_8bit_pins_b: ncsi0_8bit@1 {
+				pins = "PE0", "PE1", "PE2",
+				"PE3", "PE4", "PE6", "PE7",
+				"PE8", "PE9", "PE10";
+				function = "gpio_in";
+			};
+
+			ncsi1_8bit_pins_a: ncsi1_8bit@0 {
+				pins = "PK0", "PK1", "PK2",
+				"PK19", "PK18", "PK17", "PK16",
+				"PK15", "PK14", "PK13", "PK12";
+				function = "ncsi1";
+				drive-strength = <20>;
+			};
+
+			ncsi1_8bit_pins_b: ncsi1_8bit@1 {
+				pins = "PK0", "PK1", "PK2",
+				"PK19", "PK18", "PK17", "PK16",
+				"PK15", "PK14", "PK13", "PK12";
+				function = "gpio_in";
+			};
+
+			ncsi1_16bit_pins_a: ncsi1_16bit@0 {
+				pins = "PK0", "PK1", "PK2",
+				"PK19", "PK18", "PK17", "PK16",
+				"PK15", "PK14", "PK13", "PK12",
+				"PK11", "PK10", "PK9", "PK8",
+				"PK7", "PK6", "PK5", "PK4";
+				function = "ncsi1";
+				drive-strength = <20>;
+			};
+
+			ncsi1_16bit_pins_b: ncsi1_16bit@1 {
+				pins = "PK0", "PK1", "PK2",
+				"PK19", "PK18", "PK17", "PK16",
+				"PK15", "PK14", "PK13", "PK12",
+				"PK11", "PK10", "PK9", "PK8",
+				"PK7", "PK6", "PK5", "PK4";
+				function = "gpio_in";
+			};
+
+			mipia_pins_a: mipia@0 {
+				pins = "PK0", "PK1", "PK2", "PK3", "PK4",
+				"PK5", "PK6", "PK7", "PK8", "PK9";
+				function = "mcsia";
+				drive-strength = <10>;
+
+			};
+
+			mipia_pins_b: mipia@1 {
+				pins = "PK0", "PK1", "PK2", "PK3", "PK4",
+				"PK5", "PK6", "PK7", "PK8", "PK9";
+				function = "gpio_in";
+			};
+
+			mipib_pins_a: mipib@0 {
+				pins = "PK10", "PK11", "PK12", "PK13", "PK14",
+				"PK15", "PK16", "PK17", "PK18", "PK19";
+				function = "mcsib";
+				drive-strength = <10>;
+			};
+
+			mipib_pins_b: mipib@1 {
+				pins = "PK10", "PK11", "PK12", "PK13", "PK14",
+				"PK15", "PK16", "PK17", "PK18", "PK19";
+				function = "gpio_in";
+
+			};
+
+			mipic_pins_a: mipic@0 {
+				pins = "PK20", "PK21", "PK22",
+					"PK23", "PK24", "PK25";
+				function = "mcsic";
+				drive-strength = <10>;
+
+			};
+
+			mipic_pins_b: mipic@1 {
+				pins = "PK20", "PK21", "PK22",
+					"PK23", "PK24", "PK25";
+				function = "gpio_in";
+			};
+
+			dsi0_4lane_pins_a: dsi0_4lane@0 {
+				pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9";
+				function = "dsi0";
+				drive-strength = <30>;
+				bias-disable;
+			};
+
+			dsi0_4lane_pins_b: dsi0_4lane@1 {
+				pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9";
+				function = "io_disabled";
+				bias-disable;
+			};
+
+			dsi1_4lane_pins_a: dsi1_4lane@0 {
+				pins = "PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19";
+				function = "dsi1";
+				drive-strength = <30>;
+				bias-disable;
+			};
+
+			dsi1_4lane_pins_b: dsi1_4lane@1 {
+				pins = "PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19";
+				function = "io_disabled";
+				bias-disable;
+			};
+
+			lvds0_pins_a: lvds0@0 {
+				pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9";
+				function = "lvds0";
+				drive-strength = <30>;
+			};
+
+			lvds0_pins_b: lvds0@1 {
+				pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9";
+				function = "gpio_in";
+			};
+
+			lvds1_pins_a: lvds1@0 {
+				pins = "PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19";
+				function = "lvds1";
+				drive-strength = <30>;
+			};
+
+			lvds1_pins_b: lvds1@1 {
+				pins = "PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19";
+				function = "gpio_in";
+			};
+
+			lvds2_pins_a: lvds2@0 {
+				pins = "PJ0", "PJ1", "PJ2", "PJ3", "PJ4", "PJ5", "PJ6", "PJ7", "PJ8", "PJ9";
+				function = "lvds2";
+				drive-strength = <30>;
+			};
+
+			lvds2_pins_b: lvds2@1 {
+				pins = "PJ0", "PJ1", "PJ2", "PJ3", "PJ4", "PJ5", "PJ6", "PJ7", "PJ8", "PJ9";
+				function = "gpio_in";
+			};
+
+			lvds3_pins_a: lvds3@0 {
+				pins = "PJ10", "PJ11", "PJ12", "PJ13", "PJ14", "PJ15", "PJ16", "PJ17", "PJ18", "PJ19";
+				function = "lvds3";
+				drive-strength = <30>;
+			};
+
+			lvds3_pins_b: lvds3@1 {
+				pins = "PJ10", "PJ11", "PJ12", "PJ13", "PJ14", "PJ15", "PJ16", "PJ17", "PJ18", "PJ19";
+				function = "gpio_in";
+			};
+
+			rgb0_24pins_a: rgb0@0 {
+				pins = "PG0", "PG1", "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PG2", "PG3", "PD6", "PD7", "PD8", "PD9", \
+					"PD10", "PD11", "PG4", "PG5", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19", \
+					"PD20", "PD21";
+				function = "lcd0";
+				drive-strength = <10>;
+			};
+
+			rgb0_24pins_b: rgb0@1 {
+				pins = "PG0", "PG1", "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PG2", "PG3", "PD6", "PD7", "PD8", "PD9", \
+					"PD10", "PD11", "PG4", "PG5", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19", \
+					"PD20", "PD21";
+				function = "gpio_in";
+			};
+
+			rgb1_24pins_a: rgb1@0 {
+				pins = "PJ0", "PJ1", "PJ2", "PJ3", "PJ4", "PJ5", "PJ6", "PJ7", "PJ8", "PJ9", "PJ10", "PJ11", "PJ12", \
+					"PJ13", "PJ14", "PJ15", "PJ16", "PJ17", "PJ18", "PJ19", "PJ20", "PJ21", "PJ22", "PJ23", "PJ24", \
+					"PJ25", "PJ26", "PJ27";
+				function = "lcd1";
+				drive-strength = <10>;
+			};
+
+			rgb1_24pins_b: rgb1@1 {
+				pins = "PJ0", "PJ1", "PJ2", "PJ3", "PJ4", "PJ5", "PJ6", "PJ7", "PJ8", "PJ9", "PJ10", "PJ11", "PJ12", \
+					"PJ13", "PJ14", "PJ15", "PJ16", "PJ17", "PJ18", "PJ19", "PJ20", "PJ21", "PJ22", "PJ23", "PJ24", \
+					"PJ25", "PJ26", "PJ27";
+				function = "gpio_in";
+			};
+
+			test_pins_a: test_pins@0 {
+				pins = "PB9", "PB10";
+				function = "test";
+				drive-strength = <10>;
+				bias-pull-up;
+			};
+
+			test_pins_b: test_pins@1 {
+				pins = "PB9", "PB10";
+				function = "gpio_in";
+			};
+		};
+
+		r_pio: pinctrl@7025000 {
+			#address-cells = <1>;
+			compatible = "allwinner,sun60iw2-r-pinctrl";
+			reg = <0x0 0x07025000 0x0 0x410>;
+			interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH>, /* GPIOL */
+				<GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&r_ccu CLK_R_APBS0>, <&dcxo24M>, <&rtc_ccu CLK_OSC32K>;
+			clock-names = "apb", "hosc", "losc";
+			gpio-controller;
+			#gpio-cells = <3>;
+			interrupt-controller;
+			#interrupt-cells = <3>;
+		};
+
+		wdt: watchdog@2050000 {
+			compatible = "allwinner,wdt-v103";
+			reg = <0x0 0x02050000 0x0 0x20>;
+			interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
+		};
+
+		dma: dma-controller@4601000 {
+			compatible = "allwinner,dma-v106";
+			reg = <0x0 0x04601000 0x0 0x2000>;
+			interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_DMA0>, <&ccu CLK_MBUS_DMA0>;
+			clock-names = "bus", "mbus";
+			dma-channels = <16>;
+			dma-requests = <64>;
+			resets = <&ccu RST_BUS_DMA0>;
+			#dma-cells = <1>;
+		};
+
+		sid: sid@3006000 {
+			compatible = "allwinner,sunxi-sid";
+			reg = <0x0 0x03006000 0 0x1000>;
+			#address-cells = <1>;
+			#size-cells = <1>;
+			non-secure-maxoffset = <0x7C>;
+			non-secure-maxlen = <0x20>;
+
+			secure_status {
+				reg = <0x0 0>;
+				offset = <0xa0>;
+				size = <0x4>;
+			};
+			chipid {
+				reg = <0x0 0>;
+				offset = <0x200>;
+				size = <0x10>;
+			};
+			rotpk {
+				reg = <0x0 0>;
+				offset = <0x140>;
+				size = <0x20>;
+			};
+			ufs_cal_word_l {
+				offset = <0x260>;
+				mask = <0xfffffff>;
+				shift = <0>;
+			};
+			ufs_cal_word_h {
+				offset = <0x264>;
+				mask = <0xfffffff>;
+				shift = <0>;
+			};
+			dvfs_ori {
+				offset = <0x24C>;
+				mask = <0xff>;
+				shift = <8>;
+			};
+			dvfs_bak {
+				offset = <0x24C>;
+				mask = <0xff>;
+				shift = <16>;
+			};
+		};
+
+		sram_ctrl: sram_ctrl@3000000 {
+			compatible = "allwinner,sram_ctrl";
+			reg = <0x0 0x03000000 0 0x184>;
+			soc_ver {
+				offset = <0x24>;
+				mask = <0x7>;
+				shift = <0>;
+			};
+		};
+
+		ths: ths@2522000 {
+			compatible = "allwinner,sun60iw2p1-ths";
+			reg = <0x0 0x02522000 0x0 0x500>;
+			clocks = <&ccu CLK_THS0>,<&ccu CLK_GPADC0_24M>;
+			clock-names = "bus","gpadc";
+			resets = <&ccu RST_BUS_THS0>;
+			#thermal-sensor-cells = <1>;
+		};
+
+		nsi0: nsi-controller@2020000 {
+			compatible = "allwinner,sunxi-nsi-v2";
+			interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
+			reg = <0x0 0x02020000 0x0 0x10000>,
+				<0x0 0x0A030000 0x0 0x20000>;
+			clocks = <&ccu CLK_PLL_DDR>, <&ccu CLK_MBUS> , <&ccu CLK_NSI>,
+				<&ccu CLK_PLL_PERI0_600M>, <&ccu CLK_GIC>, <&ccu CLK_NSI_CFG>,
+				<&ccu CLK_PLL_PERI0_600M>, <&ccu CLK_DRAM0>;
+			clock-names = "pll", "bus", "nsi", "nsi-p","gic", "nsi-cfg", "bus-p", "cpu_direct";
+			resets = <&ccu RST_BUS_NSI>, <&ccu RST_BUS_NSI_CFG>;
+			reset-names = "bus_nsi", "bus_nsi_cfg";
+			clock-frequency = <600000000>,<600000000>;
+			#nsi-cells = <1>;
+			clk_path_type = <1>;
+			topology_type = <2>;
+			channel_type = <2>;
+			master_clks = <6 2>,<10 4>,<18 2>,<19 2>,<20 2>,<32 2>,<33 2>;
+			ia_pmu_data_unit = <16>;
+			ra_pmu_data_unit = <64>;
+			ta_pmu_data_unit = <64>;
+			cpu_pmu_data_unit = <64>;
+			sub_node_id_mapping;
+
+			cpu0{
+				id = <19>;
+				cpu_direct_reg = <0x0A030000 0x2000>;
+				cpu_direct_mux = <0x8000200 0x0 0>;
+			};
+			cpu1{
+				id = <20>;
+				cpu_direct_reg = <0x0A040000 0x2000>;
+				cpu_direct_mux = <0x8000200 0x0 0>;
+			};
+
+			npu{
+				id = <18>;
+				power-domains = <&pd SUN60IW2_PCK_NPU>;
+			};
+
+			usb_pcie{
+				id=<13>;
+				power-domains = <&pd SUN60IW2_PCK_PCIE>;
+			};
+
+			gpu{
+				id = <6>;
+				power-domains = <&pd SUN60IW2_PCK_GPU_TOP>;
+			};
+
+			iommu0{
+				id = <14>;
+				mode = <0>;
+				pri = <3>;
+				select = <1>;
+			};
+
+			iommu1{
+				id = <15>;
+				mode = <0>;
+				pri = <3>;
+				select = <1>;
+			};
+
+			de {
+				id = <2>;
+				mode = <0>;
+				pri = <2>;
+				select = <1>;
+				power-domains = <&pd SUN60IW2_PCK_DE_SYS>;
+			};
+
+			eink {
+				id = <3>;
+				mode = <0>;
+				pri = <1>;
+				select = <1>;
+				power-domains = <&pd SUN60IW2_PCK_DE_SYS>;
+			};
+
+			di {
+				id = <4>;
+				mode = <0>;
+				pri = <1>;
+				select = <1>;
+				power-domains = <&pd SUN60IW2_PCK_DE_SYS>;
+			};
+
+			g2d {
+				id = <5>;
+				mode = <0>;
+				pri = <1>;
+				select = <1>;
+				power-domains = <&pd SUN60IW2_PCK_DE_SYS>;
+			};
+
+			ve0 {
+				id = <7>;
+				mode = <0>;
+				pri = <1>;
+				select = <1>;
+				power-domains = <&pd SUN60IW2_PCK_VE_DEC>;
+			};
+
+			ve1 {
+				id = <8>;
+				mode = <0>;
+				pri = <1>;
+				select = <1>;
+				power-domains = <&pd SUN60IW2_PCK_VE_DEC>;
+			};
+
+			ve2 {
+				id = <9>;
+				mode = <0>;
+				pri = <1>;
+				select = <1>;
+				power-domains = <&pd SUN60IW2_PCK_VE_ENC>;
+			};
+
+
+			isp {
+				id = <16>;
+				mode = <0>;
+				pri = <2>;
+				select = <1>;
+				power-domains = <&pd SUN60IW2_PCK_VI>;
+			};
+
+			csi {
+				id = <17>;
+				mode = <0>;
+				pri = <2>;
+				select = <1>;
+				power-domains = <&pd SUN60IW2_PCK_VI>;
+			};
+		};
+
+		pinctrl_test: pinctrl_test@2000000 {
+			reg = <0x0 0x0 0x0 0x0>;
+			compatible = "allwinner,sunxi-pinctrl-test";
+			device_type = "pinctrl-test";
+			pinctrl-0 = <&test_pins_a>;
+			pinctrl-1 = <&test_pins_b>;
+			pinctrl-names = "default", "sleep";
+			test-gpios = <&r_pio PM 4 GPIO_ACTIVE_LOW>;
+			suspend-gpios = <&r_pio PM 5 GPIO_ACTIVE_LOW>;
+			wakeup-source;
+			interrupt-parent = <&pio>;
+			interrupts = <PB 6 IRQ_TYPE_LEVEL_HIGH>;
+		};
+
+		uart0: uart@2500000 {
+			compatible = "allwinner,uart-v100";
+			reg = <0x0 0x02500000 0x0 0x400>;
+			interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
+			sunxi,uart-fifosize = <64>;
+			clocks = <&ccu CLK_UART0>;
+			resets = <&ccu RST_BUS_UART0>;
+			uart0_port = <0>;
+			uart0_type = <2>;
+			status = "disabled";
+		};
+
+		uart1: uart@2501000 {
+			compatible = "allwinner,uart-v100";
+			device_type = "uart1";
+			reg = <0x0 0x02501000 0x0 0x400>;
+			interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
+			sunxi,uart-fifosize = <256>;
+			clocks = <&ccu CLK_UART1>;
+			resets = <&ccu RST_BUS_UART1>;
+			uart1_port = <1>;
+			uart1_type = <4>;
+			dmas = <&dma 15>,<&dma 15>;
+			dma-names = "fake_tx","fake_rx";
+			//dma-names = "tx","rx";
+			status = "disabled";
+		};
+
+		uart2: uart@2502000 {
+			compatible = "allwinner,uart-v100";
+			device_type = "uart2";
+			reg = <0x0 0x02502000 0x0 0x400>;
+			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+			sunxi,uart-fifosize = <256>;
+			clocks = <&ccu CLK_UART2>;
+			resets = <&ccu RST_BUS_UART2>;
+			uart2_port = <2>;
+			uart2_type = <4>;
+			dmas = <&dma 16>,<&dma 16>;
+			dma-names = "fake_tx","fake_rx";
+			//dma-names = "tx","rx";
+			status = "disabled";
+		};
+
+		uart3: uart@2503000 {
+			compatible = "allwinner,uart-v100";
+			device_type = "uart3";
+			reg = <0x0 0x02503000 0x0 0x400>;
+			interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
+			sunxi,uart-fifosize = <256>;
+			clocks = <&ccu CLK_UART3>;
+			resets = <&ccu RST_BUS_UART3>;
+			uart3_port = <3>;
+			uart3_type = <4>;
+			dmas = <&dma 17>,<&dma 17>;
+			dma-names = "fake_tx","fake_rx";
+			//dma-names = "tx","rx";
+			status = "disabled";
+		};
+
+		uart4: uart@2504000 {
+			compatible = "allwinner,uart-v100";
+			device_type = "uart4";
+			reg = <0x0 0x02504000 0x0 0x400>;
+			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
+			sunxi,uart-fifosize = <256>;
+			clocks = <&ccu CLK_UART4>;
+			resets = <&ccu RST_BUS_UART4>;
+			uart4_port = <4>;
+			uart4_type = <4>;
+			dmas = <&dma 18>,<&dma 18>;
+			dma-names = "fake_tx","fake_rx";
+			//dma-names = "tx","rx";
+			status = "disabled";
+		};
+
+		uart5: uart@2505000 {
+			compatible = "allwinner,uart-v100";
+			device_type = "uart5";
+			reg = <0x0 0x02505000 0x0 0x400>;
+			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
+			sunxi,uart-fifosize = <256>;
+			clocks = <&ccu CLK_UART5>;
+			resets = <&ccu RST_BUS_UART5>;
+			uart5_port = <5>;
+			uart5_type = <4>;
+			dmas = <&dma 19>,<&dma 19>;
+			dma-names = "fake_tx","fake_rx";
+			//dma-names = "tx","rx";
+			status = "disabled";
+		};
+
+		uart6: uart@2506000 {
+			compatible = "allwinner,uart-v100";
+			device_type = "uart6";
+			reg = <0x0 0x02506000 0x0 0x400>;
+			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
+			sunxi,uart-fifosize = <256>;
+			clocks = <&ccu CLK_UART6>;
+			resets = <&ccu RST_BUS_UART6>;
+			uart6_port = <6>;
+			uart6_type = <4>;
+			dmas = <&dma 20>,<&dma 20>;
+			dma-names = "fake_tx","fake_rx";
+			//dma-names = "tx","rx";
+			status = "disabled";
+		};
+
+		uart7: uart@7080000 {
+			compatible = "allwinner,uart-v100";
+			device_type = "uart7";
+			reg = <0x0 0x07080000 0x0 0x400>;
+			interrupts = <GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH>;
+			sunxi,uart-fifosize = <64>;
+			clocks = <&r_ccu CLK_R_UART0>;
+			resets = <&r_ccu RST_BUS_R_UART0>;
+			uart7_port = <7>;
+			uart7_type = <2>;
+			dmas = <&dma 50>,<&dma 50>;
+			dma-names = "fake_tx","fake_rx";
+			//dma-names = "tx","rx";
+			status = "disabled";
+		};
+
+		uart8: uart@7081000 {
+			compatible = "allwinner,uart-v100";
+			device_type = "uart8";
+			reg = <0x0 0x07081000 0x0 0x400>;
+			interrupts = <GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH>;
+			sunxi,uart-fifosize = <64>;
+			clocks = <&r_ccu CLK_R_UART0>;
+			resets = <&r_ccu RST_BUS_R_UART1>;
+			uart8_port = <8>;
+			uart8_type = <2>;
+			dmas = <&dma 51>,<&dma 51>;
+			dma-names = "fake_tx","fake_rx";
+			//dma-names = "tx","rx";
+			status = "disabled";
+		};
+
+		twi0: twi@2510000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi0";
+			reg = <0x0 0x02510000 0x0 0x400>;
+			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI0>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI0>;
+			dmas = <&dma 37>, <&dma 37>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi1: twi@2511000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi1";
+			reg = <0x0 0x02511000 0x0 0x400>;
+			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI1>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI1>;
+			dmas = <&dma 38>, <&dma 38>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi2: twi@2512000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi2";
+			reg = <0x0 0x02512000 0x0 0x400>;
+			interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI2>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI2>;
+			dmas = <&dma 39>, <&dma 39>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi3: twi@2513000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi3";
+			reg = <0x0 0x02513000 0x0 0x400>;
+			interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI3>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI3>;
+			dmas = <&dma 40>, <&dma 40>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi4: twi@2514000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi4";
+			reg = <0x0 0x02514000 0x0 0x400>;
+			interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI4>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI4>;
+			dmas = <&dma 41>, <&dma 41>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi5: twi@2515000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi5";
+			reg = <0x0 0x02515000 0x0 0x400>;
+			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI5>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI5>;
+			dmas = <&dma 42>, <&dma 42>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi6: twi@2516000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi6";
+			reg = <0x0 0x02516000 0x0 0x400>;
+			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI6>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI6>;
+			dmas = <&dma 43>, <&dma 43>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi7: twi@2517000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi7";
+			reg = <0x0 0x02517000 0x0 0x400>;
+			interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI7>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI7>;
+			dmas = <&dma 44>, <&dma 44>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi8: twi@2518000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi8";
+			reg = <0x0 0x02518000 0x0 0x400>;
+			interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI8>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI8>;
+			dmas = <&dma 45>, <&dma 45>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi9: twi@2519000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi9";
+			reg = <0x0 0x02519000 0x0 0x400>;
+			interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI9>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI9>;
+			dmas = <&dma 58>, <&dma 58>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi10: twi@251A000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi10";
+			reg = <0x0 0x0251A000 0x0 0x400>;
+			interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI10>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI10>;
+			dmas = <&dma 59>, <&dma 59>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi11: twi@251B000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi11";
+			reg = <0x0 0x0251B000 0x0 0x400>;
+			interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI11>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI11>;
+			dmas = <&dma 60>, <&dma 60>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		twi12: twi@251C000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "twi12";
+			reg = <0x0 0x0251C000 0x0 0x400>;
+			interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TWI12>;
+			clock-names = "bus";
+			resets = <&ccu RST_BUS_TWI12>;
+			dmas = <&dma 61>, <&dma 61>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		s_twi0: twi@7083000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "s_twi0";
+			reg = <0x0 0x07083000 0x0 0x400>;
+			interrupts = <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&r_ccu CLK_R_TWI0>;
+			clock-names = "bus";
+			resets = <&r_ccu RST_BUS_R_TWI0>;
+			dmas = <&dma 47>, <&dma 47>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		s_twi1: twi@7084000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "s_twi1";
+			reg = <0x0 0x07084000 0x0 0x400>;
+			interrupts = <GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&r_ccu CLK_R_TWI1>;
+			clock-names = "bus";
+			resets = <&r_ccu RST_BUS_R_TWI1>;
+			dmas = <&dma 48>, <&dma 48>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		s_twi2: twi@7085000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-twi-v101";
+			device_type = "s_twi2";
+			reg = <0x0 0x07085000 0x0 0x400>;
+			interrupts = <GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&r_ccu CLK_R_TWI2>;
+			clock-names = "bus";
+			resets = <&r_ccu RST_BUS_R_TWI2>;
+			dmas = <&dma 49>, <&dma 49>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		pwm0: pwm@2527000 {
+			#pwm-cells = <0x3>;
+			compatible = "allwinner,sunxi-pwm-v203";
+			reg = <0x0 0x02527000 0x0 0x400>;
+			clocks = <&ccu CLK_PWM0>;
+			interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
+			resets = <&ccu RST_BUS_PWM0>;
+			pwm-number = <10>;
+			pwm-base = <0x0>;
+			sunxi-pwms = <&pwm0_0>, <&pwm0_1>, <&pwm0_2>, <&pwm0_3>, <&pwm0_4>,
+			<&pwm0_5>, <&pwm0_6>, <&pwm0_7>, <&pwm0_8>, <&pwm0_9>;
+			status = "okay";
+		};
+
+		pwm0_0: pwm0@2527010 {
+			compatible = "allwinner,sunxi-pwm0";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02527010 0x0 0x4>;
+			reg_base = <0x02527000>;
+			status = "disabled";
+		};
+
+		pwm0_1: pwm0@2527011 {
+			compatible = "allwinner,sunxi-pwm1";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02527011 0x0 0x4>;
+			reg_base = <0x02527000>;
+			status = "disabled";
+		};
+
+		pwm0_2: pwm0@2527012 {
+			compatible = "allwinner,sunxi-pwm2";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02527012 0x0 0x4>;
+			reg_base = <0x02527000>;
+			status = "disabled";
+		};
+
+		pwm0_3: pwm0@2527013 {
+			compatible = "allwinner,sunxi-pwm3";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02527013 0x0 0x4>;
+			reg_base = <0x02527000>;
+			status = "disabled";
+		};
+
+		pwm0_4: pwm0@2527014 {
+			compatible = "allwinner,sunxi-pwm4";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02527014 0x0 0x4>;
+			reg_base = <0x02527000>;
+			status = "disabled";
+		};
+
+		pwm0_5: pwm0@2527015 {
+			compatible = "allwinner,sunxi-pwm5";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02527015 0x0 0x4>;
+			reg_base = <0x02527000>;
+			status = "disabled";
+		};
+
+		pwm0_6: pwm0@2527016 {
+			compatible = "allwinner,sunxi-pwm6";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02527016 0x0 0x4>;
+			reg_base = <0x02527000>;
+			status = "disabled";
+		};
+
+		pwm0_7: pwm0@2527017 {
+			compatible = "allwinner,sunxi-pwm7";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02527017 0x0 0x4>;
+			reg_base = <0x02527000>;
+			status = "disabled";
+		};
+
+		pwm0_8: pwm0@2527018 {
+			compatible = "allwinner,sunxi-pwm8";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02527018 0x0 0x4>;
+			reg_base = <0x02527000>;
+			status = "disabled";
+		};
+
+		pwm0_9: pwm0@2527019 {
+			compatible = "allwinner,sunxi-pwm9";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02527019 0x0 0x4>;
+			reg_base = <0x02527000>;
+			status = "disabled";
+		};
+
+		pwm1: pwm@2528000 {
+			#pwm-cells = <0x3>;
+			compatible = "allwinner,sunxi-pwm-v203";
+			reg = <0x0 0x02528000 0x0 0x400>;
+			clocks = <&ccu CLK_PWM1>;
+			interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
+			resets = <&ccu RST_BUS_PWM1>;
+			pwm-number = <10>;
+			pwm-base = <0xa>;
+			sunxi-pwms = <&pwm1_0>, <&pwm1_1>, <&pwm1_2>, <&pwm1_3>,
+			<&pwm1_4>, <&pwm1_5>, <&pwm1_6>, <&pwm1_7>, <&pwm1_8>, <&pwm1_9>;
+			status = "okay";
+		};
+
+		pwm1_0: pwm1@2528010 {
+			compatible = "allwinner,sunxi-pwm10";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02528010 0x0 0x4>;
+			reg_base = <0x02528000>;
+			status = "disabled";
+		};
+
+		pwm1_1: pwm1@2528011 {
+			compatible = "allwinner,sunxi-pwm11";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02528011 0x0 0x4>;
+			reg_base = <0x02528000>;
+			status = "disabled";
+		};
+
+		pwm1_2: pwm1@2528012 {
+			compatible = "allwinner,sunxi-pwm12";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02528012 0x0 0x4>;
+			reg_base = <0x02528000>;
+			status = "disabled";
+		};
+
+		pwm1_3: pwm1@2528013 {
+			compatible = "allwinner,sunxi-pwm13";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02528013 0x0 0x4>;
+			reg_base = <0x02528000>;
+			status = "disabled";
+		};
+
+		pwm1_4: pwm1@2528014 {
+			compatible = "allwinner,sunxi-pwm14";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02528014 0x0 0x4>;
+			reg_base = <0x02528000>;
+			status = "disabled";
+		};
+
+		pwm1_5: pwm1@2528015 {
+			compatible = "allwinner,sunxi-pwm15";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02528015 0x0 0x4>;
+			reg_base = <0x02528000>;
+			status = "disabled";
+		};
+
+		pwm1_6: pwm1@2528016 {
+			compatible = "allwinner,sunxi-pwm16";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02528016 0x0 0x4>;
+			reg_base = <0x02528000>;
+			status = "disabled";
+		};
+
+		pwm1_7: pwm1@2528017 {
+			compatible = "allwinner,sunxi-pwm17";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02528017 0x0 0x4>;
+			reg_base = <0x02528000>;
+			status = "disabled";
+		};
+
+		pwm1_8: pwm1@2528018 {
+			compatible = "allwinner,sunxi-pwm18";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02528018 0x0 0x4>;
+			reg_base = <0x02528000>;
+			status = "disabled";
+		};
+
+		pwm1_9: pwm1@2528019 {
+			compatible = "allwinner,sunxi-pwm19";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02528019 0x0 0x4>;
+			reg_base = <0x02528000>;
+			status = "disabled";
+		};
+
+		s_pwm0: pwm@7023000 {
+			#pwm-cells = <0x3>;
+			compatible = "allwinner,sunxi-pwm-v204";
+			reg = <0x0 0x07023000 0x0 0x400>;
+			clocks = <&r_ccu CLK_R_PWM>,<&r_ccu CLK_R_BUS_PWM>;
+			interrupts = <GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH>;
+			clock-names = "clk_pwm","clk_bus_pwm";
+			resets = <&r_ccu RST_BUS_R_PWM>;
+			pwm-number = <10>;
+			pwm-base = <0x14>;
+			sunxi-pwms = <&s_pwm0_0>, <&s_pwm0_1>, <&s_pwm0_2>, <&s_pwm0_3>,
+			<&s_pwm0_4>, <&s_pwm0_5>, <&s_pwm0_6>, <&s_pwm0_7>, <&s_pwm0_8>, <&s_pwm0_9>;
+			status = "okay";
+		};
+
+		s_pwm0_0: s_pwm0@7023010 {
+			compatible = "allwinner,sunxi-pwm20";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07023010 0x0 0x4>;
+			reg_base = <0x07023000>;
+			status = "disabled";
+		};
+
+		s_pwm0_1: s_pwm0@7023011 {
+			compatible = "allwinner,sunxi-pwm21";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07023011 0x0 0x4>;
+			reg_base = <0x07023000>;
+			status = "disabled";
+		};
+
+		s_pwm0_2: s_pwm0@7023012 {
+			compatible = "allwinner,sunxi-pwm22";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07023012 0x0 0x4>;
+			reg_base = <0x07023000>;
+			status = "disabled";
+		};
+
+		s_pwm0_3: s_pwm0@7023013 {
+			compatible = "allwinner,sunxi-pwm23";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07023013 0x0 0x4>;
+			reg_base = <0x07023000>;
+			status = "disabled";
+		};
+
+		s_pwm0_4: s_pwm0@7023014 {
+			compatible = "allwinner,sunxi-pwm24";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07023014 0x0 0x4>;
+			reg_base = <0x07023000>;
+			status = "disabled";
+		};
+
+		s_pwm0_5: s_pwm0@7023015 {
+			compatible = "allwinner,sunxi-pwm25";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07023015 0x0 0x4>;
+			reg_base = <0x07023000>;
+			status = "disabled";
+		};
+
+		s_pwm0_6: s_pwm0@7023016 {
+			compatible = "allwinner,sunxi-pwm26";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07023016 0x0 0x4>;
+			reg_base = <0x07023000>;
+			status = "disabled";
+		};
+
+		s_pwm0_7: s_pwm0@7023017 {
+			compatible = "allwinner,sunxi-pwm27";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07023017 0x0 0x4>;
+			reg_base = <0x07023000>;
+			status = "disabled";
+		};
+
+		s_pwm0_8: s_pwm0@7023018 {
+			compatible = "allwinner,sunxi-pwm28";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07023018 0x0 0x4>;
+			reg_base = <0x07023000>;
+			status = "disabled";
+		};
+
+		s_pwm0_9: s_pwm0@7023019 {
+			compatible = "allwinner,sunxi-pwm29";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x07023019 0x0 0x4>;
+			reg_base = <0x07023000>;
+			status = "disabled";
+		};
+
+		lradc: lradc@2524000 {
+			compatible = "allwinner,keyboard_1350mv";
+			reg = <0x0 0x02524000 0x0 0x100>;
+			interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_LRADC>;
+			resets = <&ccu RST_BUS_LRADC>;
+			status = "disabled";
+		};
+
+		gpadc0: gpadc@2521000 {
+			compatible = "allwinner,sunxi-gpadc-v101";
+			reg = <0x0 0x02521000 0x0 0x400>;
+			interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_GPADC0>, <&ccu CLK_GPADC0_24M>;
+			clock-names = "bus", "hosc";
+			resets = <&ccu RST_BUS_GPADC0>;
+			status = "disabled";
+		};
+
+		irrx: irrx@2526000 {
+			compatible = "allwinner,irrx";
+			reg = <0x0 0x02526000 0x0 0x400>;
+			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_IRRX_GATE>, <&sys24M>, <&ccu CLK_IRRX>;
+			clock-names = "bus", "pclk", "mclk";
+			resets = <&ccu RST_BUS_IRRX>;
+			status = "disabled";
+		};
+
+		s_irrx: irrx@7040000 {
+			compatible = "allwinner,irrx";
+			reg = <0x0 0x07040000 0x0 0x400>;
+			interrupts = <GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&r_ccu CLK_R_BUS_IRRX>, <&ccu CLK_PLL_REF>, <&r_ccu CLK_R_IRRX>;
+			clock-names = "bus", "pclk", "mclk";
+			resets = <&r_ccu RST_BUS_R_IRRX>;
+			status = "disabled";
+		};
+
+		irtx: irtx@2525000 {
+			compatible = "allwinner,irtx";
+			reg = <0x0 0x02525000 0x0 0x400>;
+			interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_IRTX_GATE>, <&sys24M>, <&ccu CLK_IRTX>;
+			clock-names = "bus", "pclk", "mclk";
+			resets = <&ccu RST_BUS_IRTX>;
+			status = "disabled";
+		};
+
+		ledc: ledc@2520000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-leds";
+			reg = <0x0 0x02520000 0x0 0x400>;
+			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_LEDC>, <&ccu CLK_BUS_LEDC>;
+			clock-names = "clk_ledc", "clk_cpuapb";
+			resets = <&ccu RST_BUS_LEDC>;
+			reset-names = "ledc_reset";
+			dmas = <&dma 46>;
+			dma-names = "tx";
+			status = "disabled";
+		};
+
+		npu: npu@3600000 {
+			compatible = "allwinner,npu";
+			reg = <0x0 0x03600000 0x0 0x1000>;
+			device_type = "npu";
+			dev_name = "npu";
+			interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "npu";
+			clocks = <&ccu CLK_NPU>, <&ccu CLK_PLL_NPU>, <&ccu CLK_BUS_NPU>, <&ccu CLK_MBUS_NPU_GATE>, <&ccu CLK_NPU_AHB_GATE>;
+			clock-names = "clk_npu", "clk_parent", "clk_bus", "clk_mbus_gate", "clk_ahb_gate";
+			operating-points-v2 = <&npu_opp_table>;
+			resets = <&ccu RST_BUS_NPU_CORE>, <&ccu RST_BUS_NPU_AXI>, <&ccu RST_BUS_NPU_AHB>;
+			reset-names = "npu_rst", "npu_axi_rst", "npu_ahb_rst";
+			power-domains = <&pd SUN60IW2_PCK_NPU>;
+			npu-vf = <1008>;
+			status = "disable";
+		};
+
+		hwspinlock: hwspinlock@3005000 {
+			compatible = "allwinner,sunxi-hwspinlock";
+			reg = <0x0 0x3005000 0x0 0x1000>;
+			#hwlock-cells = <1>;
+			clocks = <&ccu CLK_SPINLOCK>;
+			clock-names = "clk_hwspinlock_bus";
+			resets = <&ccu RST_BUS_SPINLOCK>;
+			reset-names = "rst";
+			num-locks = <32>;
+			status = "disabled";
+		};
+
+		/*
+		 * channel0~3  : arm -> cpus
+		 */
+		msgbox: msgbox@3004000 {
+			compatible = "allwinner,sun60iw2-msgbox";
+			#mbox-cells = <1>;
+			reg = <0x0 0x03004000 0x0 0x1000>,
+			      <0x0 0x07094000 0x0 0x1000>;
+			interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_MSGBOX0>;
+			clock-names = "msgbox";
+			resets = <&ccu RST_BUS_MSGBOX0>;
+			reset-names = "rst";
+			local_id = <0>;
+			status = "disabled";
+		};
+
+		a55_rproc: a55_rproc@0 {
+			compatible = "allwinner,arm64-rproc";
+			status = "disabled";
+		};
+
+		cryptoengine: ce@4603000 {
+			compatible = "allwinner,sunxi-ce";
+			device_name = "ce";
+			reg = <0x0 0x04603000 0x0 0xa0>, /* non-secure space */
+				<0x0 0x04603800 0x0 0xa0>; /* secure space */
+			interrupts = <GIC_SPI 168 IRQ_TYPE_EDGE_RISING>, /*non-secure*/
+				<GIC_SPI 169 IRQ_TYPE_EDGE_RISING>; /* secure*/
+			clock-frequency = <400000000>; /* 400MHz */
+			clocks = <&ccu CLK_BUS_CE>, <&ccu CLK_CE>, <&ccu CLK_MBUS_CE>,
+				 <&ccu CLK_PLL_PERI0_400M>, <&ccu CLK_CE_SYS>;
+			clock-names = "bus_ce", "ce_clk", "mbus_ce", "clk_src", "ce_sys_clk";
+			resets = <&ccu RST_BUS_CE>;
+			status = "okay";
+		};
+
+		usbc0: usbc0@10 {
+			device_type = "usbc0";
+			compatible = "allwinner,sunxi-otg-manager";
+			reg = <0x0 0x10 0x0 0x1000>;
+			usb_port_type = <2>;
+			usb_detect_type = <1>;
+			usb_detect_mode = <0>;
+			usb_id_gpio;
+			usb_det_vbus_gpio;
+			usb_regulator_io = "nocare";
+			usb_wakeup_suspend = <0>;
+			usb_luns = <3>;
+			usb_serial_unique = <0>;
+			usb_serial_number = "20080411";
+			rndis_wceis = <1>;
+			status = "disabled";
+		};
+
+		udc:udc-controller@4100000 {
+			compatible = "allwinner,sunxi-udc";
+			reg = <0x0 0x04100000 0x0 0x1000>, /* udc base */
+			      <0x0 0x00000000 0x0 0x100>;  /* sram base */
+			interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_USB_REF>, <&ccu CLK_USB0_DEVICE>, <&ccu CLK_RES_DCAP_24M>,
+				 <&ccu CLK_USB_SYS_AHB_GATE>, <&ccu CLK_MSI_LITE2>;
+			clock-names = "hosc", "bus_otg", "res_dcap", "usb_sys_ahb", "msi_lite";
+			resets = <&ccu RST_USB_0_DEVICE>, <&ccu RST_USB_0_PHY_RSTN>;
+			reset-names = "otg", "phy";
+			aw,dma_addr_extend;
+			aw,dma_wordaddr_bypass = <0x1>;
+			status = "disabled";
+		};
+
+		ehci0:ehci0-controller@4101000 {
+			compatible = "allwinner,sunxi-ehci0";
+			reg = <0x0 0x04101000 0x0 0xFFF>,  /*hci0 base*/
+			      <0x0 0x00000000 0x0 0x100>,  /*sram base*/
+			      <0x0 0x04100000 0x0 0x1000>; /*otg base*/
+			interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_USB_REF>, <&ccu CLK_USB0_EHCI>, <&ccu CLK_RES_DCAP_24M>,
+				 <&ccu CLK_USB_SYS_AHB_GATE>, <&ccu CLK_MSI_LITE2>;
+			clock-names = "hosc", "bus_hci", "res_dcap", "usb_sys_ahb", "msi_lite";
+			resets = <&ccu RST_USB_0_EHCI>, <&ccu RST_USB_0_PHY_RSTN>;
+			reset-names = "hci", "phy";
+			hci_ctrl_no = <0>;
+			status = "disabled";
+		};
+
+		ohci0:ohci0-controller@4101400 {
+			compatible = "allwinner,sunxi-ohci0";
+			reg = <0x0 0x04101400 0x0 0xFFF>,  /*hci0 base*/
+			      <0x0 0x00000000 0x0 0x100>,  /*sram base*/
+			      <0x0 0x04100000 0x0 0x1000>; /*otg base*/
+			interrupts = <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_USB_REF>, <&ccu CLK_USB0_OHCI>, <&ccu CLK_USB>, <&ccu CLK_RES_DCAP_24M>,
+				 <&ccu CLK_USB_SYS_AHB_GATE>, <&ccu CLK_MSI_LITE2>;
+			clock-names = "hosc", "bus_hci", "ohci", "res_dcap", "usb_sys_ahb", "msi_lite";
+			resets = <&ccu RST_USB_0_OHCI>, <&ccu RST_USB_0_PHY_RSTN>;
+			reset-names = "hci", "phy";
+			hci_ctrl_no = <0>;
+			status = "disabled";
+		};
+
+		usbc1: usbc1@11 {
+			device_type = "usbc1";
+			reg = <0x0 0x11 0x0 0x1000>;
+			usb_regulator_io = "nocare";
+			usb_wakeup_suspend = <0>;
+			status = "disabled";
+		};
+
+		ehci1: ehci1-controller@4200000 {
+			compatible = "allwinner,sunxi-ehci1";
+			reg = <0x0 0x04200000 0x0 0xFFF>,  /*ehci1 base*/
+			      <0x0 0x00000000 0x0 0x100>,  /*sram base*/
+			      <0x0 0x04100000 0x0 0x1000>; /*otg base*/
+			interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_USB_REF>, <&ccu CLK_USB1_EHCI>, <&ccu CLK_RES_DCAP_24M>,
+				 <&ccu CLK_USB_SYS_AHB_GATE>, <&ccu CLK_MSI_LITE2>;
+			clock-names = "hosc", "bus_hci", "res_dcap", "usb_sys_ahb", "msi_lite";
+			resets = <&ccu RST_USB_1_EHCI>, <&ccu RST_USB_1_PHY_RSTN>;
+			reset-names = "hci", "phy";
+			hci_ctrl_no = <1>;
+			status = "disabled";
+		};
+
+		ohci1: ohci1-controller@4200400 {
+			compatible = "allwinner,sunxi-ohci1";
+			reg = <0x0 0x04200400 0x0 0xFFF>,  /*ohci1 base*/
+			      <0x0 0x00000000 0x0 0x100>,  /*sram base*/
+			      <0x0 0x04100000 0x0 0x1000>; /*otg base*/
+			interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_USB_REF>, <&ccu CLK_USB1_OHCI>, <&ccu CLK_USB1>, <&ccu CLK_RES_DCAP_24M>,
+				 <&ccu CLK_USB_SYS_AHB_GATE>, <&ccu CLK_MSI_LITE2>;
+			clock-names = "hosc", "bus_hci", "ohci", "res_dcap", "usb_sys_ahb", "msi_lite";
+			resets = <&ccu RST_USB_1_OHCI>, <&ccu RST_USB_1_PHY_RSTN>;
+			reset-names = "hci", "phy";
+			hci_ctrl_no = <1>;
+			status = "disabled";
+		};
+
+		usbc2:usbc2@12 {
+			device_type = "usbc2";
+			compatible = "allwinner,sunxi-plat-dwc3";
+			reg = <0x0 0x12 0x0 0x1000>;
+			#address-cells = <2>;
+			#size-cells = <2>;
+			ranges;
+			aw,inv-sync-hdr-quirk;
+			status = "disabled";
+
+			xhci2: xhci2-controller@6a00000 {
+				compatible = "snps,dwc3";
+				reg = <0x0 0x06a00000 0x0 0x100000>;
+				interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
+				dr_mode = "otg"; // dr_mode option: host, peripheral, otg
+				clocks = <&ccu CLK_USB2_MF>, <&ccu CLK_USB2_U2_REF>, <&ccu CLK_USB2_SUSPEND>;
+				clock-names = "bus_clk", "ref_clk", "suspend";
+				assigned-clocks = <&ccu CLK_USB2_SUSPEND>;
+				assigned-clock-rates = <24000000>;
+				resets = <&ccu RST_USB_2>;
+				reset-names = "hci";
+				power-domains = <&pd SUN60IW2_PCK_USB2>;
+				maximum-speed = "super-speed-plus";
+				phy_type = "utmi";
+				snps,dis_enblslpm_quirk;
+				snps,dis-u1-entry-quirk;
+				snps,dis-u2-entry-quirk;
+				snps,dis_u3_susphy_quirk;
+				snps,dis_u2_susphy_quirk;
+				phys = <&u2phy>, <&combo0_usb>;
+				phy-names = "usb2-phy", "usb3-phy";
+				status = "disabled";
+			};
+		};
+
+		u2phy: phy@6b00000 {
+			compatible = "allwinner,sunxi-plat-phy";
+			reg = <0x0 0x06b00000 0x0 0x800>, /* Application Registers */
+			      <0x0 0x03000000 0x0 0x300>; /* SYSCFG Registers */
+			reg-names = "u2_base", "res_base";
+			clocks = <&ccu CLK_RES_DCAP_24M>;
+			clock-names = "res_dcap";
+			aw,rext_mode = <2>;
+			aw,phy_tune_param = <0x143338D6>;
+			#phy-cells = <0>;
+			status = "disabled";
+		};
+
+		vind0: vind@5800800 {
+			compatible = "allwinner,sunxi-vin-media", "simple-bus";
+			#address-cells = <2>;
+			#size-cells = <2>;
+			ranges;
+			device_id = <0>;
+			csi_top = <600000000>;
+			csi_isp = <540000000>;
+			reg = <0x0 0x05800800 0x0 0x200>,
+				<0x0 0x05800000 0x0 0x800>,
+				<0x0 0x05810000 0x0 0x100>;
+			interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_CSI>, <&ccu CLK_PLL_VIDEO0_4X>,
+				<&ccu CLK_CSI_MASTER0>, <&sys24M>, <&ccu CLK_PLL_VIDEO0_3X>,
+				<&ccu CLK_CSI_MASTER1>, <&sys24M>, <&ccu CLK_PLL_VIDEO0_3X>,
+				<&ccu CLK_CSI_MASTER2>, <&sys24M>, <&ccu CLK_PLL_VIDEO0_3X>,
+				<&ccu CLK_ISP>, <&ccu CLK_PLL_VIDEO0_4X>,
+				<&ccu CLK_BUS_CSI>, <&ccu CLK_CSI_MBUS>, <&ccu CLK_ISP_MBUS>;
+			clock-names = "csi_top", "csi_top_src",
+						"csi_mclk0", "csi_mclk0_24m", "csi_mclk0_pll",
+						"csi_mclk1", "csi_mclk1_24m", "csi_mclk1_pll",
+						"csi_mclk2", "csi_mclk2_24m", "csi_mclk2_pll",
+						"csi_isp", "csi_isp_src",
+						"csi_bus", "csi_mbus", "csi_isp_mbus";
+			resets = <&ccu RST_BUS_CSI>, <>;
+			reset-names = "csi_ret", "isp_ret";
+			pinctrl-names = "mclk0-default", "mclk0-sleep", "mclk1-default", "mclk1-sleep",
+							"mclk2-default", "mclk2-sleep";
+			pinctrl-0 = <&csi_mclk0_pins_a>;
+			pinctrl-1 = <&csi_mclk0_pins_b>;
+			pinctrl-2 = <&csi_mclk1_pins_a>;
+			pinctrl-3 = <&csi_mclk1_pins_b>;
+			pinctrl-4 = <&csi_mclk2_pins_a>;
+			pinctrl-5 = <&csi_mclk2_pins_b>;
+			power-domains = <&pd SUN60IW2_PCK_VI>;
+			status = "okay";
+
+			csi0: csi@5820000 {
+				compatible = "allwinner,sunxi-csi";
+				reg = <0x0 0x05820000 0x0 0x1000>;
+				interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;
+				device_id = <0>;
+				status = "okay";
+			};
+			csi1: csi@5821000 {
+				compatible = "allwinner,sunxi-csi";
+				reg = <0x0 0x05821000 0x0 0x1000>;
+				interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>;
+				pinctrl-names = "default","sleep";
+				pinctrl-0 = <&ncsi0_8bit_pins_a>;
+				pinctrl-1 = <&ncsi0_8bit_pins_b>;
+				device_id = <1>;
+				status = "disabled";
+			};
+			csi2: csi@5822000 {
+				compatible = "allwinner,sunxi-csi";
+				reg = <0x0 0x05822000 0x0 0x1000>;
+				interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
+				pinctrl-names = "default","sleep";
+				pinctrl-0 = <&ncsi1_8bit_pins_a>;
+				pinctrl-1 = <&ncsi1_8bit_pins_b>;
+				device_id = <2>;
+				status = "disabled";
+			};
+			mipi0: mipi@5810100 {
+				compatible = "allwinner,sunxi-mipi";
+				reg = <0x0 0x05810100 0x0 0x100>,
+					<0x0 0x05811000 0x0 0x400>;
+				interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;
+				pinctrl-names = "mipi0-default","mipi0-sleep";
+				pinctrl-0 = <&mipia_pins_a>;
+				pinctrl-1 = <&mipia_pins_b>;
+				device_id = <0>;
+				status = "okay";
+			};
+			mipi1: mipi@5810200 {
+				compatible = "allwinner,sunxi-mipi";
+				reg = <0x0 0x05810200 0x0 0x100>,
+					<0x0 0x05811400 0x0 0x400>;
+				pinctrl-names = "mipi1-default","mipi1-sleep";
+				pinctrl-0 = <&mipib_pins_a>;
+				pinctrl-1 = <&mipib_pins_b>;
+				device_id = <1>;
+				status = "okay";
+			};
+			mipi2: mipi@5810300 {
+				compatible = "allwinner,sunxi-mipi";
+				reg = <0x0 0x05810300 0x0 0x100>,
+					<0x0 0x05811800 0x0 0x400>;
+				pinctrl-names = "mipi2-default","mipi2-sleep";
+				pinctrl-0 = <&mipic_pins_a>;
+				pinctrl-1 = <&mipic_pins_b>;
+				device_id = <2>;
+				status = "okay";
+			};
+			tdm0: tdm@5908000 {
+				compatible = "allwinner,sunxi-tdm";
+				reg = <0x0 0x05908000 0x0 0x400>;
+				interrupts = <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0x0>;
+				device_id = <0>;
+				iommus = <&mmu_aw 2 0>;
+				status = "okay";
+			};
+			isp00:isp@5900000 {
+				compatible = "allwinner,sunxi-isp";
+				reg = <0x0 0x05900000 0x0 0x1300>;
+				interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0x0>;
+				device_id = <0>;
+				iommus = <&mmu_aw 2 0>;
+				status = "okay";
+			};
+			isp01:isp@58ffffc {
+				compatible = "allwinner,sunxi-isp";
+				reg = <0x0 0x058ffffc 0x0 0x1304>;
+				interrupts = <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0xff>;
+				device_id = <1>;
+				iommus = <&mmu_aw 2 0>;
+				status = "okay";
+			};
+			isp02:isp@58ffff8 {
+				compatible = "allwinner,sunxi-isp";
+				reg = <0x0 0x058ffff8 0x0 0x1308>;
+				interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0xff>;
+				device_id = <2>;
+				iommus = <&mmu_aw 2 0>;
+				status = "okay";
+			};
+			isp03:isp@58ffff4 {
+				compatible = "allwinner,sunxi-isp";
+				reg = <0x0 0x058ffff4 0x0 0x130c>;
+				interrupts = <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0xff>;
+				device_id = <3>;
+				iommus = <&mmu_aw 2 0>;
+				status = "okay";
+			};
+			isp10:isp@4 {
+				compatible = "allwinner,sunxi-isp";
+				device_id = <4>;
+				iommus = <&mmu_aw 2 0>;
+				status = "okay";
+			};
+			isp20:isp@5 {
+				compatible = "allwinner,sunxi-isp";
+				device_id = <5>;
+				iommus = <&mmu_aw 2 0>;
+				status = "okay";
+			};
+			isp30:isp@6 {
+				compatible = "allwinner,sunxi-isp";
+				device_id = <6>;
+				iommus = <&mmu_aw 2 0>;
+				status = "okay";
+			};
+			scaler00:scaler@5910000 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x05910000 0x0 0x400>;
+				interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0x0>;
+				device_id = <0>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler01:scaler@590fffc {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x0590fffc 0x0 0x404>;
+				work_mode = <0xff>;
+				device_id = <1>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler02:scaler@590fff8 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x0590fff8 0x0 0x408>;
+				work_mode = <0xff>;
+				device_id = <2>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler03:scaler@590fff4 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x0590fff4 0x0 0x40c>;
+				work_mode = <0xff>;
+				device_id = <3>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler10:scaler@5910400 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x05910400 0x0 0x400>;
+				interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0x0>;
+				device_id = <4>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler11:scaler@59103fc {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x059103fc 0x0 0x404>;
+				work_mode = <0xff>;
+				device_id = <5>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler12:scaler@59103f8 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x059103f8 0x0 0x408>;
+				work_mode = <0xff>;
+				device_id = <6>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler13:scaler@59103f4 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x059103f4 0x0 0x40c>;
+				work_mode = <0xff>;
+				device_id = <7>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler20:scaler@5910800 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x05910800 0x0 0x400>;
+				interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0x0>;
+				device_id = <8>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler21:scaler@59107fc {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x059107fc 0x0 0x404>;
+				work_mode = <0xff>;
+				device_id = <9>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler22:scaler@59107f8 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x059107f8 0x0 0x408>;
+				work_mode = <0xff>;
+				device_id = <10>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler23:scaler@59107f4 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x059107f4 0x0 0x40c>;
+				work_mode = <0xff>;
+				device_id = <11>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler30:scaler@5910c00 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x05910c00 0x0 0x400>;
+				interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;
+				work_mode = <0x0>;
+				device_id = <12>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler31:scaler@5910bfc {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x05910bfc 0x0 0x404>;
+				work_mode = <0xff>;
+				device_id = <13>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler32:scaler@5910bf8 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x05910bf8 0x0 0x408>;
+				work_mode = <0xff>;
+				device_id = <14>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler33:scaler@5910bf4 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x05910bf4 0x0 0x40c>;
+				work_mode = <0xff>;
+				device_id = <15>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler40:scaler@16 {
+				compatible = "allwinner,sunxi-scaler";
+				device_id = <16>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			scaler50:scaler@17 {
+				compatible = "allwinner,sunxi-scaler";
+				device_id = <17>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			actuator0: actuator@2108180 {
+				compatible = "allwinner,sunxi-actuator";
+				device_type = "actuator0";
+				reg = <0x0 0x02108180 0x0 0x10>;
+				actuator0_name = "ad5820_act";
+				actuator0_slave = <0x18>;
+				actuator0_af_pwdn = <>;
+				actuator0_afvdd = "afvcc-csi";
+				actuator0_afvdd_vol = <2800000>;
+				status = "disabled";
+			};
+			flash0: flash@2108190 {
+				device_type = "flash0";
+				compatible = "allwinner,sunxi-flash";
+				reg = <0x0 0x02108190 0x0 0x10>;
+				flash0_type = <2>;
+				flash0_en = <>;
+				flash0_mode = <>;
+				flash0_flvdd = "";
+				flash0_flvdd_vol = <>;
+				device_id = <0>;
+				status = "disabled";
+			};
+			sensor0: sensor@5812000 {
+				reg = <0x0 0x05812000 0x0 0x10>;
+				device_type = "sensor0";
+				compatible = "allwinner,sunxi-sensor";
+				sensor0_mname = "ov5640";
+				sensor0_twi_cci_id = <2>;
+				sensor0_twi_addr = <0x78>;
+				sensor0_mclk_id = <0>;
+				sensor0_pos = "rear";
+				sensor0_isp_used = <0>;
+				sensor0_fmt = <0>;
+				sensor0_stby_mode = <0>;
+				sensor0_vflip = <0>;
+				sensor0_hflip = <0>;
+				sensor0_iovdd-supply = <>;
+				sensor0_iovdd_vol = <>;
+				sensor0_avdd-supply = <>;
+				sensor0_avdd_vol = <>;
+				sensor0_dvdd-supply = <>;
+				sensor0_dvdd_vol = <>;
+				sensor0_power_en = <>;
+				sensor0_reset = <>;
+				sensor0_pwdn = <>;
+				sensor0_sm_vs = <>;
+				flash_handle = <&flash0>;
+				act_handle = <&actuator0>;
+				device_id = <0>;
+				status	= "disabled";
+			};
+			sensor1: sensor@5812010 {
+				reg = <0x0 0x05812010 0x0 0x10>;
+				device_type = "sensor1";
+				compatible = "allwinner,sunxi-sensor";
+				sensor1_mname = "ov5647";
+				sensor1_twi_cci_id = <3>;
+				sensor1_twi_addr = <0x6c>;
+				sensor1_mclk_id = <1>;
+				sensor1_pos = "front";
+				sensor1_isp_used = <0>;
+				sensor1_fmt = <0>;
+				sensor1_stby_mode = <0>;
+				sensor1_vflip = <0>;
+				sensor1_hflip = <0>;
+				sensor1_iovdd-supply = <>;
+				sensor1_iovdd_vol = <>;
+				sensor1_avdd-supply = <>;
+				sensor1_avdd_vol = <>;
+				sensor1_dvdd-supply = <>;
+				sensor1_dvdd_vol = <>;
+				sensor1_power_en = <>;
+				sensor1_reset = <>;
+				sensor1_pwdn = <>;
+				sensor1_sm_vs = <>;
+				flash_handle = <>;
+				act_handle = <>;
+				device_id = <1>;
+				status	= "disabled";
+			};
+			sensor2: sensor@5812020 {
+				reg = <0x0 0x05812020 0x0 0x10>;
+				device_type = "sensor2";
+				compatible = "allwinner,sunxi-sensor";
+				sensor2_mname = "imx386_mipi";
+				sensor2_twi_cci_id = <3>;
+				sensor2_twi_addr = <0x6c>;
+				sensor2_mclk_id = <1>;
+				sensor2_pos = "rear";
+				sensor2_isp_used = <0>;
+				sensor2_fmt = <0>;
+				sensor2_stby_mode = <0>;
+				sensor2_vflip = <0>;
+				sensor2_hflip = <0>;
+				sensor2_iovdd-supply = <>;
+				sensor2_iovdd_vol = <>;
+				sensor2_avdd-supply = <>;
+				sensor2_avdd_vol = <>;
+				sensor2_dvdd-supply = <>;
+				sensor2_dvdd_vol = <>;
+				sensor2_power_en = <>;
+				sensor2_reset = <>;
+				sensor2_pwdn = <>;
+				sensor2_sm_vs = <>;
+				flash_handle = <>;
+				act_handle = <>;
+				device_id = <2>;
+				status	= "disabled";
+			};
+			sensor_list0:sensor_list@5812040 {
+				reg = <0x0 0x05812040 0x0 0x10>;
+				device_type = "sensor_list0";
+				compatible = "allwinner,sunxi-sensor-list";
+				csi_sel = <0>;
+				sensor00_mname = "ov5675_mipi_b";
+				sensor00_twi_addr = <0x60>;
+				sensor00_type = <1>;
+				sensor00_hflip =  <1>;
+				sensor00_vflip = <0>;
+				sensor00_act_used = <1>;
+				sensor00_act_name = "dw9714_act";
+				sensor00_act_twi_addr = <0x18>;
+				sensor01_mname = "gc05a2_mipi_b";
+				sensor01_twi_addr = <0x62>;
+				sensor01_type = <1>;
+				sensor01_hflip =  <0>;
+				sensor01_vflip = <0>;
+				sensor01_act_used = <1>;
+				sensor01_act_name = "dw9714_act";
+				sensor01_act_twi_addr = <0x18>;
+				sensor02_mname = "gc5035_mipi_b";
+				sensor02_twi_addr = <0x64>;
+				sensor02_type = <1>;
+				sensor02_hflip =  <0>;
+				sensor02_vflip = <0>;
+				sensor02_act_used = <1>;
+				sensor02_act_name = "dw9714_act";
+				sensor02_act_twi_addr = <0x18>;
+				device_id = <0>;
+				status	= "disabled";
+			};
+			sensor_list1:sensor_list@5812050 {
+				reg = <0x0 0x05812050 0x0 0x10>;
+				device_type = "sensor_list1";
+				compatible = "allwinner,sunxi-sensor-list";
+				csi_sel = <0>;
+				sensor10_mname = "ov02a10_mipi_f";
+				sensor10_twi_addr = <0x70>;
+				sensor10_type = <1>;
+				sensor10_hflip =  <1>;
+				sensor10_vflip = <0>;
+				sensor10_act_used = <0>;
+				sensor10_act_name = "";
+				sensor10_act_twi_addr = <>;
+				sensor11_mname = "gc02m1_mipi_f";
+				sensor11_twi_addr = <0x72>;
+				sensor11_type = <1>;
+				sensor11_hflip =  <1>;
+				sensor11_vflip = <0>;
+				sensor11_act_used = <0>;
+				sensor11_act_name = "";
+				sensor11_act_twi_addr = <>;
+				sensor12_mname = "gc02m2_mipi_f";
+				sensor12_twi_addr = <0x74>;
+				sensor12_type = <1>;
+				sensor12_hflip =  <0>;
+				sensor12_vflip = <0>;
+				sensor12_act_used = <0>;
+				sensor12_act_name = "";
+				sensor12_act_twi_addr = <>;
+				device_id = <1>;
+				status	= "disabled";
+			};
+			vinc00:vinc@5830000 {
+				device_type = "vinc0";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05830000 0x0 0x1000>;
+				interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
+				vinc0_csi_sel = <1>;
+				vinc0_mipi_sel = <0xff>;
+				vinc0_isp_sel = <0>;
+				vinc0_isp_tx_ch = <0>;
+				vinc0_tdm_rx_sel = <0>;
+				vinc0_rear_sensor_sel = <0>;
+				vinc0_front_sensor_sel = <0>;
+				vinc0_sensor_list = <0>;
+				device_id = <0>;
+				work_mode = <0x0>;
+				iommus = <&mmu_aw 1 0>;
+				status = "okay";
+			};
+			vinc01:vinc@582fffc {
+				device_type = "vinc1";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x0582fffc 0x0 0x1004>;
+				vinc1_csi_sel = <1>;
+				vinc1_mipi_sel = <0xff>;
+				vinc1_isp_sel = <1>;
+				vinc1_isp_tx_ch = <0>;
+				vinc1_tdm_rx_sel = <1>;
+				vinc1_rear_sensor_sel = <0>;
+				vinc1_front_sensor_sel = <0>;
+				vinc1_sensor_list = <0>;
+				device_id = <1>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+
+			vinc02:vinc@582fff8 {
+				device_type = "vinc2";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x0582fff8 0x0 0x1008>;
+				vinc2_csi_sel = <2>;
+				vinc2_mipi_sel = <0xff>;
+				vinc2_isp_sel = <2>;
+				vinc2_isp_tx_ch = <2>;
+				vinc2_tdm_rx_sel = <2>;
+				vinc2_rear_sensor_sel = <0>;
+				vinc2_front_sensor_sel = <0>;
+				vinc2_sensor_list = <0>;
+				device_id = <2>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+			vinc03:vinc@582fff4 {
+				device_type = "vinc3";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x0582fff4 0x0 0x100c>;
+				vinc3_csi_sel = <0>;
+				vinc3_mipi_sel = <0xff>;
+				vinc3_isp_sel = <0>;
+				vinc3_isp_tx_ch = <0>;
+				vinc3_tdm_rx_sel = <0>;
+				vinc3_rear_sensor_sel = <1>;
+				vinc3_front_sensor_sel = <1>;
+				vinc3_sensor_list = <0>;
+				device_id = <3>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+			vinc10:vinc@5831000 {
+				device_type = "vinc4";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05831000 0x0 0x1000>;
+				interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
+				vinc4_csi_sel = <1>;
+				vinc4_mipi_sel = <0xff>;
+				vinc4_isp_sel = <0>;
+				vinc4_isp_tx_ch = <0>;
+				vinc4_tdm_rx_sel = <0>;
+				vinc4_rear_sensor_sel = <0>;
+				vinc4_front_sensor_sel = <0>;
+				vinc4_sensor_list = <0>;
+				device_id = <4>;
+				work_mode = <0x0>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+			vinc11:vinc@5830ffc {
+				device_type = "vinc5";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05830ffc 0x0 0x1004>;
+				vinc5_csi_sel = <2>;
+				vinc5_mipi_sel = <0xff>;
+				vinc5_isp_sel = <1>;
+				vinc5_isp_tx_ch = <1>;
+				vinc5_tdm_rx_sel = <1>;
+				vinc5_rear_sensor_sel = <0>;
+				vinc5_front_sensor_sel = <0>;
+				vinc5_sensor_list = <0>;
+				device_id = <5>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+			vinc12:vinc@5830ff8 {
+				device_type = "vinc6";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05830ff8 0x0 0x1008>;
+				vinc6_csi_sel = <2>;
+				vinc6_mipi_sel = <0xff>;
+				vinc6_isp_sel = <0>;
+				vinc6_isp_tx_ch = <0>;
+				vinc6_tdm_rx_sel = <0>;
+				vinc6_rear_sensor_sel = <0>;
+				vinc6_front_sensor_sel = <0>;
+				vinc6_sensor_list = <0>;
+				device_id = <6>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+			vinc13:vinc@5830ff4 {
+				device_type = "vinc7";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05830ff4 0x0 0x100c>;
+				vinc7_csi_sel = <2>;
+				vinc7_mipi_sel = <0xff>;
+				vinc7_isp_sel = <0>;
+				vinc7_isp_tx_ch = <0>;
+				vinc7_tdm_rx_sel = <0>;
+				vinc7_rear_sensor_sel = <0>;
+				vinc7_front_sensor_sel = <0>;
+				vinc7_sensor_list = <0>;
+				device_id = <7>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+			vinc20:vinc@5832000 {
+				device_type = "vinc8";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05832000 0x0 0x1000>;
+				interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
+				vinc8_csi_sel = <2>;
+				vinc8_mipi_sel = <0xff>;
+				vinc8_isp_sel = <4>;
+				vinc8_isp_tx_ch = <3>;
+				vinc8_tdm_rx_sel = <3>;
+				vinc8_rear_sensor_sel = <0>;
+				vinc8_front_sensor_sel = <0>;
+				vinc8_sensor_list = <0>;
+				device_id = <8>;
+				work_mode = <0x0>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+			vinc21:vinc@5831ffc {
+				device_type = "vinc9";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05831ffc 0x0 0x1004>;
+				vinc9_csi_sel = <2>;
+				vinc9_mipi_sel = <0xff>;
+				vinc9_isp_sel = <0>;
+				vinc9_isp_tx_ch = <0>;
+				vinc9_tdm_rx_sel = <0>;
+				vinc9_rear_sensor_sel = <0>;
+				vinc9_front_sensor_sel = <0>;
+				vinc9_sensor_list = <0>;
+				device_id = <9>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+			vinc22:vinc@5831ff8 {
+				device_type = "vinc10";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05831ff8 0x0 0x1008>;
+				vinc10_csi_sel = <2>;
+				vinc10_mipi_sel = <0xff>;
+				vinc10_isp_sel = <0>;
+				vinc10_isp_tx_ch = <0>;
+				vinc10_tdm_rx_sel = <0>;
+				vinc10_rear_sensor_sel = <0>;
+				vinc10_front_sensor_sel = <0>;
+				vinc10_sensor_list = <0>;
+				device_id = <10>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+			vinc23:vinc@5831ff4 {
+				device_type = "vinc11";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05831ff4 0x0 0x100c>;
+				vinc11_csi_sel = <2>;
+				vinc11_mipi_sel = <0xff>;
+				vinc11_isp_sel = <0>;
+				vinc11_isp_tx_ch = <0>;
+				vinc11_tdm_rx_sel = <0>;
+				vinc11_rear_sensor_sel = <0>;
+				vinc11_front_sensor_sel = <0>;
+				vinc11_sensor_list = <0>;
+				device_id = <11>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+			vinc30:vinc@5833000 {
+				device_type = "vinc12";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05833000 0x0 0x1000>;
+				interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
+				vinc12_csi_sel = <2>;
+				vinc12_mipi_sel = <0xff>;
+				vinc12_isp_sel = <0>;
+				vinc12_isp_tx_ch = <0>;
+				vinc12_tdm_rx_sel = <0>;
+				vinc12_rear_sensor_sel = <0>;
+				vinc12_front_sensor_sel = <0>;
+				vinc12_sensor_list = <0>;
+				device_id = <12>;
+				work_mode = <0x0>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+			vinc31:vinc@5832ffc {
+				device_type = "vinc13";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05832ffc 0x0 0x1004>;
+				vinc13_csi_sel = <2>;
+				vinc13_mipi_sel = <0xff>;
+				vinc13_isp_sel = <0>;
+				vinc13_isp_tx_ch = <0>;
+				vinc13_tdm_rx_sel = <0>;
+				vinc13_rear_sensor_sel = <0>;
+				vinc13_front_sensor_sel = <0>;
+				vinc13_sensor_list = <0>;
+				device_id = <13>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+			vinc32:vinc@5832ff8 {
+				device_type = "vinc14";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05832ff8 0x0 0x1008>;
+				vinc14_csi_sel = <2>;
+				vinc14_mipi_sel = <0xff>;
+				vinc14_isp_sel = <0>;
+				vinc14_isp_tx_ch = <0>;
+				vinc14_tdm_rx_sel = <0>;
+				vinc14_rear_sensor_sel = <0>;
+				vinc14_front_sensor_sel = <0>;
+				vinc14_sensor_list = <0>;
+				device_id = <14>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+			vinc33:vinc@5832ff4 {
+				device_type = "vinc15";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05832ff4 0x0 0x100c>;
+				vinc15_csi_sel = <2>;
+				vinc15_mipi_sel = <0xff>;
+				vinc15_isp_sel = <0>;
+				vinc15_isp_tx_ch = <0>;
+				vinc15_tdm_rx_sel = <0>;
+				vinc15_rear_sensor_sel = <0>;
+				vinc15_front_sensor_sel = <0>;
+				vinc15_sensor_list = <0>;
+				device_id = <15>;
+				work_mode = <0xff>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+			vinc40:vinc@5834000 {
+				device_type = "vinc16";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05834000 0x0 0x1000>;
+				interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
+				vinc16_csi_sel = <2>;
+				vinc16_mipi_sel = <0xff>;
+				vinc16_isp_sel = <0>;
+				vinc16_isp_tx_ch = <0>;
+				vinc16_tdm_rx_sel = <0>;
+				vinc16_rear_sensor_sel = <0>;
+				vinc16_front_sensor_sel = <0>;
+				vinc16_sensor_list = <0>;
+				device_id = <16>;
+				work_mode = <0x0>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+			vinc50:vinc@5835000 {
+				device_type = "vinc17";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x05835000 0x0 0x1000>;
+				interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
+				vinc17_csi_sel = <2>;
+				vinc17_mipi_sel = <0xff>;
+				vinc17_isp_sel = <0>;
+				vinc17_isp_tx_ch = <0>;
+				vinc17_tdm_rx_sel = <0>;
+				vinc17_rear_sensor_sel = <0>;
+				vinc17_front_sensor_sel = <0>;
+				vinc17_sensor_list = <0>;
+				device_id = <17>;
+				work_mode = <0x0>;
+				iommus = <&mmu_aw 1 0>;
+				status = "disabled";
+			};
+		};
+
+		di:deinterlace@5400000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-deinterlace";
+			reg = <0x0 0x05400000 0x0 0x040000>;
+			interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;
+			iommus = <&mmu_aw 9 1>;
+			power-domains = <&pd SUN60IW2_PCK_DE_SYS>;
+			status = "okay";
+
+			clocks = <&ccu CLK_DI>, <&ccu CLK_DI_GATE>;
+			clock-names = "clk_di", "clk_bus_di";
+			clock-frequency = <300000000>;
+
+			resets = <&ccu RST_BUS_DI>, <&ccu RST_BUS_DE_SY>;
+			reset-names = "rst_bus_di", "rst_bus_desys";
+		};
+
+		g2d: g2d@5440000 {
+			compatible = "allwinner,sunxi-g2d";
+			reg = <0x0 0x05440000 0x0 0x30000>;
+			interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_G2D_GATE>, <&ccu CLK_G2D>,
+					 <&ccu CLK_MBUS_DESYS_GATE>, <&ccu CLK_DE_AHB_GATE>;
+			clock-names = "bus", "g2d", "mbus_desys", "ahb_de";
+			resets = <&ccu RST_BUS_G2D>, <&ccu RST_BUS_DE_SY>;
+			reset-names = "rst_bus_g2d", "rst_bus_desys";
+			iommus = <&mmu_aw 10 1>;
+			//nsi = <&nsi0 5>;
+			power-domains = <&pd SUN60IW2_PCK_DE_SYS>;
+			power-domain-names = "pd_de_sys";
+			assigned-clocks = <&ccu CLK_G2D>;
+			assigned-clock-rates = <300000000>;
+		};
+
+		pd_vi_test: pd_vi_test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			power-domains = <&pd SUN60IW2_PCK_VI>;
+			status = "okay";
+		};
+
+		pd_ve_dec_test: pd_ve_dec_test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			power-domains = <&pd SUN60IW2_PCK_VE_DEC>;
+			status = "okay";
+		};
+
+		pd_ve_enc_test: pd_ve_enc_test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			power-domains = <&pd SUN60IW2_PCK_VE_ENC>;
+			status = "okay";
+		};
+
+		pd_npu_test: pd_npu_test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			power-domains = <&pd SUN60IW2_PCK_NPU>;
+			status = "okay";
+		};
+
+		pd_gpu_top_test: pd_gpu_top_test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			power-domains = <&pd SUN60IW2_PCK_GPU_TOP>;
+			status = "okay";
+		};
+
+		pd_gpu_core_test: pd_gpu_core_test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			power-domains = <&pd SUN60IW2_PCK_GPU_CORE>;
+			status = "okay";
+		};
+
+		pd_pcie_test: pd_pcie_test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			power-domains = <&pd SUN60IW2_PCK_PCIE>;
+			status = "okay";
+		};
+
+		pd_usb2_test: pd_usb2_test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			power-domains = <&pd SUN60IW2_PCK_USB2>;
+			status = "okay";
+		};
+
+		pd_de_sys_test: pd_de_sys_test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			power-domains = <&pd SUN60IW2_PCK_DE_SYS>;
+			status = "okay";
+		};
+
+		pd_vo_test: pd_vo_test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			power-domains = <&pd SUN60IW2_PCK_VO>;
+			status = "okay";
+		};
+
+		pd_vo1_test: pd_vo1_test@0 {
+			compatible = "allwinner,sunxi-power-domain-test";
+			power-domains = <&pd SUN60IW2_PCK_VO1>;
+			status = "okay";
+		};
+
+		gmac_stmmac_axi_setup: stmmac-axi-config {
+			snps,lpi_en;
+			snps,wr_osr_lmt = <0xf>;
+			snps,rd_osr_lmt = <0xf>;
+			snps,blen = <256 128 64 32 16 8 4>;
+		};
+
+		gmac_mtl_rx_setup: rx-queues-config {
+			snps,rx-queues-to-use = <1>;
+			queue0 {};
+		};
+
+		gmac_mtl_tx_setup: tx_queues-config {
+			snps,tx-queues-to-use = <1>;
+			queue0 {};
+		};
+
+		gmac0: ethernet@4500000 {
+			compatible = "allwinner,sunxi-gmac-210", "snps,dwmac-5.20";
+			reg = <0x0 0x04500000 0x0 0x8000>, <0x0 0x04508000 0x0 0x1000>;
+			interrupts = <GIC_SPI 172 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>,
+						<GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq", "eth_lpi", "tx0_irq", "rx0_irq";
+			clocks = <&ccu CLK_GMAC0>, <&ccu CLK_GMAC0_MBUS>, <&ccu CLK_GMAC0_PHY>, <&ccu CLK_GMAC_PTP>;
+			clock-names = "stmmaceth", "pclk", "phy", "ptp_ref";
+			assigned-clocks = <&ccu CLK_GMAC0_PHY>;
+			assigned-clock-rates = <25000000>;
+			resets = <&ccu RST_BUS_GMAC0_AXI>, <&ccu RST_BUS_GMAC0>;
+			reset-names = "stmmaceth", "ahb";
+			phy-mode = "rgmii";
+			phy-handle = <&gmac0_phy0>;
+			status = "disabled";
+
+			aw,rgmii-clk-ext;
+			snps,fixed-burst;
+			snps,en-tx-lpi-clockgating;
+			snps,axi-config = <&gmac_stmmac_axi_setup>;
+			snps,mtl-rx-config = <&gmac_mtl_rx_setup>;
+			snps,mtl-tx-config = <&gmac_mtl_tx_setup>;
+
+			mdio0: mdio0@0 {
+				compatible = "snps,dwmac-mdio";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				gmac0_phy0: ethernet-phy@1 {
+					compatible = "ethernet-phy-ieee802.3-c22";
+					reg = <0x1>;
+					max-speed = <1000>;  /* Max speed capability */
+					reset-gpios = <&pio PA 14 GPIO_ACTIVE_LOW>;
+					/* PHY datasheet rst time */
+					reset-assert-us = <10000>;
+					reset-deassert-us = <150000>;
+				};
+			};
+		};
+
+		gmac1: ethernet@4510000 {
+			compatible = "allwinner,sunxi-gmac-210", "snps,dwmac-5.20";
+			reg = <0x0 0x04510000 0x0 0x8000>, <0x0 0x04518000 0x0 0x1000>;
+			interrupts = <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH>,
+						<GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq", "eth_lpi", "tx0_irq", "rx0_irq";
+			clocks = <&ccu CLK_GMAC1>, <&ccu CLK_GMAC1_MBUS>, <&ccu CLK_GMAC1_PHY>, <&ccu CLK_GMAC_PTP>;
+			clock-names = "stmmaceth", "pclk", "phy25m", "ptp_ref";
+			assigned-clocks = <&ccu CLK_GMAC1_PHY>;
+			assigned-clock-rates = <25000000>;
+			resets = <&ccu RST_BUS_GMAC1_AXI>, <&ccu RST_BUS_GMAC1>;
+			reset-names = "stmmaceth", "ahb";
+			phy-mode = "rgmii";
+			phy-handle = <&gmac1_phy0>;
+			status = "disabled";
+
+			aw,rgmii-clk-ext;
+			snps,fixed-burst;
+			snps,en-tx-lpi-clockgating;
+			snps,axi-config = <&gmac_stmmac_axi_setup>;
+			snps,mtl-rx-config = <&gmac_mtl_rx_setup>;
+			snps,mtl-tx-config = <&gmac_mtl_tx_setup>;
+
+			mdio1: mdio1@0 {
+				compatible = "snps,dwmac-mdio";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				gmac1_phy0: ethernet-phy@1 {
+					compatible = "ethernet-phy-ieee802.3-c22";
+					reg = <0x1>;
+					max-speed = <1000>;  /* Max speed capability */
+					reset-gpios = <&pio PA 14 GPIO_ACTIVE_LOW>;
+					/* PHY datasheet rst time */
+					reset-assert-us = <10000>;
+					reset-deassert-us = <150000>;
+				};
+			};
+		};
+
+		uio0: uio@4500000 {
+			compatible = "allwinner,sunxi-uio";
+			reg = <0x0 0x04500000 0x0 0x10000>;
+			sunxi,ethernet = <&gmac0>;
+			status = "disabled";
+		};
+
+		uio1: uio@4510000 {
+			compatible = "allwinner,sunxi-uio";
+			reg = <0x0 0x04510000 0x0 0x10000>;
+			sunxi,ethernet = <&gmac1>;
+			status = "disabled";
+		};
+
+		rfkill: rfkill {
+			compatible = "allwinner,sunxi-rfkill";
+			status = "disabled";
+		};
+
+		addr_mgt: addr_mgt {
+			compatible = "allwinner,sunxi-addr_mgt";
+			status = "disabled";
+		};
+
+		btlpm: btlpm {
+			compatible = "allwinner,sunxi-btlpm";
+		};
+
+		spi0: spi@2540000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-spi-v1.3";
+			device_type = "spi0";
+			reg = <0x0 0x02540000 0x0 0x1000>;
+			interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_PLL_PERI0_300M>, <&ccu CLK_SPI0>, <&ccu CLK_BUS_SPI0>;
+			clock-names = "pll", "mod", "bus";
+			clock-frequency = <100000000>;
+			resets = <&ccu RST_BUS_SPI0>;
+			dmas = <&dma 23>, <&dma 23>;
+			dma-names = "tx", "rx";
+			sunxi,spi-num-cs = <2>;
+			status = "disabled";
+		};
+
+		spi1: spi@2541000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-spi-v1.4";
+			device_type = "spi1";
+			reg = <0x0 0x02541000 0x0 0x1000>;
+			interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_PLL_PERI0_300M>, <&ccu CLK_SPI1>, <&ccu CLK_BUS_SPI1>;
+			clock-names = "pll", "mod", "bus";
+			clock-frequency = <100000000>;
+			resets = <&ccu RST_BUS_SPI1>;
+			dmas = <&dma 24>, <&dma 24>;
+			dma-names = "tx", "rx";
+			sunxi,spi-num-cs = <1>;
+			status = "disabled";
+		};
+
+		spi2: spi@2542000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-spi-v1.3";
+			device_type = "spi2";
+			reg = <0x0 0x02542000 0x0 0x1000>;
+			interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_PLL_PERI0_300M>, <&ccu CLK_SPI2>, <&ccu CLK_BUS_SPI2>;
+			clock-names = "pll", "mod", "bus";
+			clock-frequency = <100000000>;
+			resets = <&ccu RST_BUS_SPI2>;
+			dmas = <&dma 25>, <&dma 25>;
+			dma-names = "tx", "rx";
+			sunxi,spi-num-cs = <1>;
+			status = "disabled";
+		};
+
+		spi3: spi@2543000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-spi-v1.3";
+			device_type = "spi3";
+			reg = <0x0 0x02543000 0x0 0x1000>;
+			interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_PLL_PERI0_300M>, <&ccu CLK_SPI3>, <&ccu CLK_BUS_SPI3>;
+			clock-names = "pll", "mod", "bus";
+			clock-frequency = <100000000>;
+			resets = <&ccu RST_BUS_SPI3>;
+			dmas = <&dma 26>, <&dma 26>;
+			dma-names = "tx", "rx";
+			sunxi,spi-num-cs = <1>;
+			status = "disabled";
+		};
+
+		spi4: spi@2544000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-spi-v1.3";
+			device_type = "spi4";
+			reg = <0x0 0x02544000 0x0 0x1000>;
+			interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_PLL_PERI0_300M>, <&ccu CLK_SPI4>, <&ccu CLK_BUS_SPI4>;
+			clock-names = "pll", "mod", "bus";
+			clock-frequency = <100000000>;
+			resets = <&ccu RST_BUS_SPI4>;
+			dmas = <&dma 54>, <&dma 54>;
+			dma-names = "tx", "rx";
+			sunxi,spi-num-cs = <1>;
+			status = "disabled";
+		};
+
+		r_spi: spi@7092000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-spi-v1.3";
+			device_type = "r_spi";
+			reg = <0x0 0x07092000 0x0 0x1000>;
+			interrupts = <GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_PLL_PERI0_300M>, <&r_ccu CLK_R_SPI>, <&r_ccu CLK_R_BUS_SPI>;
+			clock-names = "pll", "mod", "bus";
+			clock-frequency = <100000000>;
+			resets = <&r_ccu RST_BUS_R_SPI>;
+			dmas = <&dma 53>, <&dma 53>;
+			dma-names = "tx", "rx";
+			sunxi,spi-num-cs = <1>;
+			status = "disabled";
+		};
+
+		serdes: serdes@6c00000 {
+			compatible = "allwinner,cadence-combophy";
+			reg = <0x0 0x06c00000 0x0 0x400>, /* serdes top register part-1 */
+				  <0x0 0x06c06000 0x0 0x2000>, /* serdes top register part-2 */
+				  <0x0 0x0709016c 0x0 0x4>; /* sys-rtc */
+			clocks = <&ccu CLK_SERDES_PHY_CFG>,
+					 <&rtc_ccu CLK_RTC_DCXO_SERDES0>,
+					 <&rtc_ccu CLK_RTC_DCXO_SERDES1>;
+			clock-names = "serdes-clk",
+						  "dcxo-serdes0-clk",
+						  "dcxo-serdes1-clk";
+			resets = <&ccu RST_BUS_SERDES>;
+			reset-names = "serdes-reset";
+			#address-cells = <2>;
+			#size-cells = <2>;
+			ranges;
+			status = "disabled";
+
+			combophy0: combo-phy0@6c01000 {
+				reg = <0x0 0x06c01000 0x0 0xa00>, /* combophy0 top register */
+				      <0x0 0x06c80000 0x0 0x20000>; /* combophy0 phy register*/
+				combo0_dp: combo0-dp-phy {
+					#phy-cells = <0>;
+					status = "okay";
+				};
+				combo0_usb: combo0-usb-phy {
+					#phy-cells = <0>;
+					status = "okay";
+				};
+			};
+
+			combophy1: combo-phy1@6c02000 {
+				reg = <0x0 0x06c02000 0x0 0xa00>, /* combophy1 top register */
+				      <0x0 0x06ca0000 0x0 0x20000>; /* combophy1 phy register*/
+				combo1_usb: combo1-usb-phy {
+					#phy-cells = <0>;
+					status = "okay";
+				};
+				combo1_pcie: combo1-pcie-phy {
+					#phy-cells = <0>;
+					status = "okay";
+				};
+			};
+
+			aux_hpd: aux-hpd@6c01e00 {
+				reg = <0x0 0x06c01e00 0x0 0x200>; /* aux_hpd top register */
+				aux_hpd_phy: aux-hpd-phy {
+					#phy-cells = <0>;
+					status = "okay";
+				};
+			};
+		};
+
+		sunxi_drm: sunxi-drm {
+			compatible = "allwinner,sunxi-drm";
+			fb_base = <0>;
+			status = "okay";
+		};
+
+		de: de@5000000 {
+			compatible = "allwinner,display-engine-v352";
+			iommus = <&mmu_aw 8 1>;
+			nsi = <&nsi0 2>;
+			power-domains = <&pd SUN60IW2_PCK_DE_SYS>;
+			reg = <0x0 0x5000000 0x0 0x400000>;
+			interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_DE0>,
+				 <&ccu CLK_BUS_DE0>,
+				 <&ccu CLK_DE_AHB_GATE>,
+				 <&ccu CLK_MBUS_DESYS_GATE>;
+			clock-names = "clk_de",
+				      "clk_bus_de",
+				      "ahb_vid_out",
+				      "mbus_vo_sys";
+			resets = <&ccu RST_BUS_DE0>,
+				 <&ccu RST_BUS_DE_SY>;
+			reset-names = "rst_bus_de",
+				      "rst_bus_de_sys";
+			assigned-clocks = <&ccu CLK_DE0>;
+			assigned-clock-parents = <&ccu CLK_PLL_DE_3X>;
+			assigned-clock-rates = <600000000>;
+			status = "okay";
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				disp0: port@0 {
+					reg = <0>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					disp0_out_tcon0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon0_in_disp0>;
+					};
+					disp0_out_tcon1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&tcon1_in_disp0>;
+					};
+					disp0_out_tcon2: endpoint@2 {
+						reg = <2>;
+						remote-endpoint = <&tcon2_in_disp0>;
+					};
+					disp0_out_tcon3: endpoint@3 {
+						reg = <4>;
+						remote-endpoint = <&tcon3_in_disp0>;
+					};
+					disp0_out_tcon4: endpoint@4 {
+						reg = <5>;
+						remote-endpoint = <&tcon4_in_disp0>;
+					};
+				};
+				disp1: port@1 {
+					reg = <1>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					disp1_out_tcon0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon0_in_disp1>;
+					};
+					disp1_out_tcon1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&tcon1_in_disp1>;
+					};
+					disp1_out_tcon2: endpoint@2 {
+						reg = <2>;
+						remote-endpoint = <&tcon2_in_disp1>;
+					};
+					disp1_out_tcon3: endpoint@3 {
+						reg = <4>;
+						remote-endpoint = <&tcon3_in_disp1>;
+					};
+					disp1_out_tcon4: endpoint@4 {
+						reg = <5>;
+						remote-endpoint = <&tcon4_in_disp1>;
+					};
+				};
+			};
+		};
+
+		vo0: vo0@5500000 {
+			compatible = "allwinner,tcon-top0";
+			reg = <0x0 0x05500000 0x0 0x1000>;
+			clocks = <&ccu CLK_DPSS_TOP0>,
+				 <&ccu CLK_VID_OUT0_AHB_GATE>;
+			clock-names = "clk_bus_dpss_top",
+				      "clk_ahb_gate";
+			resets = <&ccu RST_BUS_DPSS_TOP0>,
+				 <&ccu RST_BUS_VIDEO_OUT0>;
+			reset-names = "rst_bus_dpss_top",
+				      "rst_bus_reg";
+			power-domains = <&pd SUN60IW2_PCK_VO>;
+			status = "disabled";
+		};
+
+		vo1: vo1@5510000 {
+			compatible = "allwinner,tcon-top1";
+			reg = <0x0 0x05510000 0x0 0x1000>;
+			clocks = <&ccu CLK_DPSS_TOP1>,
+				 <&ccu CLK_VID_OUT1_AHB_GATE>;
+			clock-names = "clk_bus_dpss_top",
+				      "clk_ahb_gate";
+			resets = <&ccu RST_BUS_DPSS_TOP1>,
+				 <&ccu RST_BUS_VIDEO_OUT1>;
+			reset-names = "rst_bus_dpss_top",
+				      "rst_bus_reg";
+			power-domains = <&pd SUN60IW2_PCK_VO1>;
+			status = "disabled";
+		};
+
+		dlcd0: tcon0@5501000 {
+			compatible = "allwinner,tcon-lcd";
+			reg = <0x0 0x05501000 0x0 0x1000>;
+			interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_BUS_VO0_TCONLCD0>;
+			clock-names = "clk_bus_tcon";
+			resets = <&ccu RST_BUS_VO0_TCONLCD0>;
+			reset-names = "rst_bus_tcon";
+			top = <&vo0>;
+			status = "disabled";
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				tcon0_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					tcon0_in_disp0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&disp0_out_tcon0>;
+					};
+					tcon0_in_disp1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&disp1_out_tcon0>;
+					};
+				};
+				tcon0_out: port@1 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <1>;
+					tcon0_out_dsi0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&dsi0_in_tcon0>;
+					};
+					tcon0_out_dsi1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&dsi1_in_tcon0>;
+					};
+					tcon0_out_lvds0: endpoint@2 {
+						reg = <2>;
+						remote-endpoint = <&lvds0_in_tcon0>;
+					};
+					tcon0_out_rgb0: endpoint@3 {
+						reg = <3>;
+						remote-endpoint = <&rgb0_in_tcon0>;
+					};
+				};
+			};
+		};
+
+		dlcd1: tcon1@5502000 {
+			compatible = "allwinner,tcon-lcd";
+			reg = <0x0 0x05502000 0x0 0x1000>;
+			interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_BUS_VO0_TCONLCD1>;
+			clock-names = "clk_bus_tcon";
+			resets = <&ccu RST_BUS_VO0_TCONLCD1>;
+			reset-names = "rst_bus_tcon";
+			top = <&vo0>;
+			status = "disabled";
+			// TODO find panel used of_graph?
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				tcon1_in: port@0 {
+					reg = <0>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					tcon1_in_disp0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&disp0_out_tcon1>;
+					};
+					tcon1_in_disp1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&disp1_out_tcon1>;
+					};
+				};
+				tcon1_out: port@1 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <1>;
+					tcon1_out_dsi1: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&dsi1_in_tcon1>;
+					};
+				};
+			};
+		};
+
+		dlcd2: tcon2@5503000 {
+			compatible = "allwinner,tcon-lcd";
+			reg = <0x0 0x05503000 0x0 0x1000>;
+			interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_VO0_TCONLCD2>,
+				 <&ccu CLK_BUS_VO0_TCONLCD2>;
+			clock-names = "clk_tcon",
+				      "clk_bus_tcon";
+			resets = <&ccu RST_BUS_VO0_TCONLCD2>;
+			reset-names = "rst_bus_tcon";
+			assigned-clocks = <&ccu CLK_VO0_TCONLCD2>;
+			assigned-clock-parents = <&ccu CLK_PLL_VIDEO2_4X>;
+			top = <&vo0>;
+			status = "disabled";
+
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				tcon2_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					tcon2_in_disp0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&disp0_out_tcon2>;
+					};
+					tcon2_in_disp1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&disp1_out_tcon2>;
+					};
+				};
+				tcon2_out: port@1 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <1>;
+					tcon2_out_lvds1: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&lvds1_in_tcon2>;
+					};
+					tcon2_out_rgb1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&rgb1_in_tcon2>;
+					};
+				};
+			};
+		};
+
+		dsi0combophy: phy@5507000 {
+			compatible = "allwinner,sunxi-dsi-combo-phy0,sun60iw2";
+			reg = <0x0 0x05507000 0x0 0x1ff>;
+			clocks = <&ccu CLK_BUS_DSI0>;
+			clock-names = "phy_gating_clk";
+			resets = <&ccu RST_BUS_DSI0>;
+			reset-names = "phy_rst_clk";
+			#clock-cells = <1>;
+			#phy-cells = <0>;
+			status = "disabled";
+		};
+
+		dsi0: dsi0@5506000 {
+			compatible = "allwinner,dsi0";
+			reg = <0x0 0x05506000 0x0 0xfff>;
+			interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_DSI0>,
+				<&ccu CLK_BUS_DSI0>,
+				<&dsi0combophy CLK_DSI_HS>,
+				<&dsi0combophy CLK_DSI_LS>;
+			clock-names = "dsi_clk",
+					"dsi_gating_clk",
+					"displl_hs",
+					"displl_ls";
+			resets = <&ccu RST_BUS_DSI0>;
+			reset-names = "dsi_rst_clk";
+			assigned-clocks = <&ccu CLK_DSI0>;
+			assigned-clock-parents = <&ccu CLK_PLL_PERI0_150M>;
+			phys = <&dsi0combophy>;
+			phy-names = "combophy";
+			status = "disabled";
+
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				dsi0_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					dsi0_in_tcon0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon0_out_dsi0>;
+					};
+				};
+			};
+		};
+
+		dsi1combophy: phy@5509000 {
+			compatible = "allwinner,sunxi-dsi-combo-phy1,sun60iw2";
+			reg = <0x0 0x05509000 0x0 0x1ff>;
+			clocks = <&ccu CLK_BUS_DSI1>;
+			clock-names = "phy_gating_clk";
+			resets = <&ccu RST_BUS_DSI1>;
+			reset-names = "phy_rst_clk";
+			#clock-cells = <1>;
+			#phy-cells = <0>;
+			status = "disabled";
+		};
+
+		dsi1: dsi1@5508000 {
+			compatible = "allwinner,dsi1";
+			reg = <0x0 0x05508000 0x0 0xfff>;
+			interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_DSI1>,
+				<&ccu CLK_BUS_DSI1>,
+				<&dsi1combophy CLK_DSI_HS>,
+				<&dsi1combophy CLK_DSI_LS>;
+			clock-names = "dsi_clk",
+					"dsi_gating_clk",
+					"displl_hs",
+					"displl_ls";
+			resets = <&ccu RST_BUS_DSI1>;
+			reset-names = "dsi_rst_clk";
+			assigned-clocks = <&ccu CLK_DSI1>;
+			assigned-clock-parents = <&ccu CLK_PLL_PERI0_150M>;
+			phys = <&dsi1combophy>;
+			phy-names = "combophy";
+			status = "disabled";
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+
+				dsi1_in: port@0 {
+					reg = <0>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					dsi1_in_tcon1: endpoint@1 {
+						reg = <0>;
+						remote-endpoint = <&tcon1_out_dsi1>;
+					};
+					dsi1_in_tcon0: endpoint@0 {
+						reg = <1>;
+						remote-endpoint = <&tcon0_out_dsi1>;
+					};
+				};
+			};
+		};
+		rgb0: rgb0@0001000 {
+			compatible = "allwinner,rgb0";
+			status = "disabled";
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				rgb0_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					rgb0_in_tcon0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon0_out_rgb0>;
+					};
+				};
+			};
+		};
+
+		lvds0: lvds0@0001000 {
+			compatible = "allwinner,lvds0";
+			clocks = <&dsi0combophy CLK_LVDS_OR_RGB>;
+			clock-names = "lvds_pclk";
+			resets = <&ccu RST_BUS_LVDS0>;
+			reset-names = "rst_bus_lvds";
+			phys = <&dsi0combophy>, <&dsi1combophy>;
+			phy-names = "combophy0", "combophy1";
+			status = "disabled";
+
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				lvds0_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					lvds0_in_tcon0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon0_out_lvds0>;
+					};
+				};
+			};
+		};
+		rgb1: rgb1@0001000 {
+			compatible = "allwinner,rgb1";
+			reg = <0>;
+			status = "disabled";
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				rgb1_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					rgb1_in_tcon2: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon2_out_rgb1>;
+					};
+				};
+			};
+		};
+
+		lvds1: lvds1@0001000 {
+			compatible = "allwinner,lvds1";
+			resets = <&ccu RST_BUS_LVDS1>;
+			reset-names = "rst_bus_lvds";
+			status = "disabled";
+
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				lvds1_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					lvds1_in_tcon2: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon2_out_lvds1>;
+					};
+				};
+			};
+		};
+
+		tv0: tcon3@5730000 {
+			compatible = "allwinner,tcon-tv";
+			reg = <0x0 0x05730000 0x0 0x1000>;
+			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_TCONTV0>;
+			clock-names = "clk_bus_tcon";
+			resets = <&ccu RST_BUS_TCONTV0>;
+			reset-names = "rst_bus_tcon";
+			top = <&vo1>;
+			status = "disabled";
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				tcon3_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					tcon3_in_disp0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&disp0_out_tcon3>;
+					};
+					tcon3_in_disp1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&disp1_out_tcon3>;
+					};
+				};
+				tcon3_out: port@1 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <1>;
+					tcon3_out_hdmi0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&hdmi0_in_tcon3>;
+					};
+				};
+			};
+		};
+
+		tv1: tcon4@5731000 {
+			compatible = "allwinner,tcon-tv";
+			reg = <0x0 0x05731000 0x0 0x1000>;
+			interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_EDP_TV>,
+				 <&ccu CLK_TCONTV1>;
+			clock-names = "clk_tcon",
+				      "clk_bus_tcon";
+			resets = <&ccu RST_BUS_TCONTV1>;
+			reset-names = "rst_bus_tcon";
+			top = <&vo1>;
+			status = "disabled";
+
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				tcon4_in: port@0 {
+					reg = <0>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					tcon4_in_disp0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&disp0_out_tcon4>;
+					};
+					tcon4_in_disp1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&disp1_out_tcon4>;
+					};
+				};
+				tcon4_out: port@1 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <1>;
+					tcon4_out_edp0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&edp0_in_tcon4>;
+					};
+				};
+			};
+		};
+
+		edp0: edp0@5720000 {
+			#sound-dai-cells = <0>; /* audio driver match method arg */
+			compatible = "allwinner,drm-edp";
+			reg = <0x0 0x05740000 0x0 0x1000>, /* edp base */
+			      <0x0 0x05760000 0x0 0x0020>;  /* edp pad base */
+			interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
+			power-domains = <&pd SUN60IW2_PCK_VO1>;
+			clocks = <&ccu CLK_EDP_TV>, <&ccu CLK_EDP>;
+			clock-names = "clk_edp", "clk_bus_edp";
+			resets = <&ccu RST_BUS_EDP>;
+			reset-names = "rst_bus_edp";
+			assigned-clocks = <&ccu CLK_EDP_TV>;
+			assigned-clock-parents = <&ccu CLK_PLL_VIDEO1_4X>;
+			phys = <&combo0_dp>, <&aux_hpd_phy>;
+			phy-names = "dp-phy", "aux-phy";
+			sys = <&vo1>;
+			pclk_limit = <200000>; /*KHz*/
+
+			status = "disabled";
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				edp_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					edp0_in_tcon4: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon4_out_edp0>;
+					};
+				};
+				edp_out: port@1 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <1>;
+				};
+			};
+		};
+
+		hdmi0: hdmi0@5520000 {
+			compatible = "allwinner,sunxi-hdmi";
+			reg = <0x0 0x05520000 0x0 0x100000>;
+			interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_HDMI_REF>,
+				<&ccu CLK_HDMI>,
+				<&ccu CLK_HDMI_SFR>,
+				<&ccu CLK_HDCP_ESM>,
+				<&rtc_ccu CLK_DCXO>;
+			clock-names = "clk_cec",
+				      "clk_hdmi",
+				      "clk_hdmi_24M",
+					  "clk_hdcp",
+					  "clk_dcxo";
+			resets = <&ccu RST_BUS_HDMI_SUB>,
+				<&ccu RST_BUS_HDMI_MAIN>,
+				<&ccu RST_BUS_HDMI_HDCP>;
+			reset-names = "rst_bus_sub",
+				"rst_bus_main",
+				"rst_bus_hdcp";
+			assigned-clocks = <&ccu CLK_HDMI>;
+			assigned-clock-rates = <0>, <0>;
+			power-domains = <&pd SUN60IW2_PCK_VO1>;
+
+			status = "disabled";
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				hdmi_in: port@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					hdmi0_in_tcon3: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&tcon3_out_hdmi0>;
+					};
+				};
+			};
+		};
+
+		ufs: ufs@04520000 {
+			compatible = "allwinner,sunxi-ufs-v0";
+			device_type = "ufs";
+			reg = <0x0 0x4520000 0x0 0x10000>;
+			interrupts = <GIC_SPI 165 IRQ_TYPE_EDGE_RISING>;
+			clocks = <&sys24M>,
+				<&ccu CLK_PLL_PERI0_200M>,
+				<&ccu CLK_PLL_PERI0_300M>,
+				<&ccu CLK_UFS_AXI>,
+				<&ccu CLK_UFS>,
+				<&ccu CLK_UFS_CFG>,
+				<&ccu CLK_STORE_AHB_GATE>,
+				<&ccu CLK_MBUS_STORE_GATE>,
+				<&ccu CLK_MSI_LITE1>,
+				<&rtc_ccu CLK_RTC_DCXO_WAKEUP>;
+			clock-names = "osc24m","pll_periph","pll_periph_2",
+					"axi_clk_gate","ahb_gate", "cfg_clk_gate",
+					"store_ahb","store_mbus","msi_lite","dcxo_wakeup";
+			resets = <&ccu RST_BUS_UFS_CORE>,
+				 <&ccu RST_BUS_UFS_PHY>,
+				 <&ccu RST_BUS_UFS_AXI>,
+				 <&ccu RST_BUS_UFS_AHB>;
+			reset-names = "controller_rst", "phy_rst", "axi_rst", "ahb_rst";
+			caps-wb-en;
+			/*caps-crypto;*/
+			status = "disabled";
+		};
+
+		sdc2: sdmmc@4022000 {
+			compatible = "allwinner,sunxi-mmc-v4p6x";
+			device_type = "sdc2";
+			reg = <0x0 0x04022000 0x0 0x1000>;
+			interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sys24M>,
+				<&ccu CLK_PLL_PERI1_800M>,
+				<&ccu CLK_PLL_PERI1_600M>,
+				<&ccu CLK_SMHC2>,
+				<&ccu CLK_BUS_SMHC2>,
+				<&ccu CLK_STORE_AHB_GATE>,
+				<&ccu CLK_MBUS_STORE_GATE>,
+				<&ccu CLK_MSI_LITE1>;
+			clock-names = "osc24m","pll_periph","pll_periph_2","mmc","ahb","mmc_store","mmc_mbus","mmc_msi_lite";
+			resets = <&ccu RST_BUS_SMHC2>;
+			reset-names = "rst";
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&sdc2_pins_a &sdc2_pins_c &sdc2_pins_d>;
+			pinctrl-1 = <&sdc2_pins_b>;
+			bus-width = <8>;
+			req-page-count = <2>;
+			cap-mmc-highspeed;
+			cap-cmd23;
+			mmc-cache-ctrl;
+			non-removable;
+			/*max-frequency = <200000000>;*/
+			max-frequency = <50000000>;
+			cap-erase;
+			mmc-high-capacity-erase-size;
+			no-sdio;
+			no-sd;
+			/*-- speed mode --*/
+			/*sm0: DS26_SDR12*/
+			/*sm1: HSSDR52_SDR25*/
+			/*sm2: HSDDR52_DDR50*/
+			/*sm3: HS200_SDR104*/
+			/*sm4: HS400*/
+			/*-- frequency point --*/
+			/*f0: CLK_400K*/
+			/*f1: CLK_25M*/
+			/*f2: CLK_50M*/
+			/*f3: CLK_100M*/
+			/*f4: CLK_150M*/
+			/*f5: CLK_200M*/
+			ctl-spec-caps = <0x328>;
+			sdc_tm4_sm0_freq0 = <0>;
+			sdc_tm4_sm0_freq1 = <0>;
+			sdc_tm4_sm1_freq0 = <0x00000000>;
+			sdc_tm4_sm1_freq1 = <0>;
+			sdc_tm4_sm2_freq0 = <0x00000000>;
+			sdc_tm4_sm2_freq1 = <0>;
+			sdc_tm4_sm3_freq0 = <0x05000000>;
+			sdc_tm4_sm3_freq1 = <0x00000005>;
+			sdc_tm4_sm4_freq0 = <0x00050000>;
+			sdc_tm4_sm4_freq1 = <0x00000004>;
+			sdc_tm4_sm4_freq0_cmd = <0>;
+			sdc_tm4_sm4_freq1_cmd = <0>;
+
+			/*vmmc-supply = <&reg_3p3v>;*/
+			/*vqmc-supply = <&reg_3p3v>;*/
+			/*vdmc-supply = <&reg_3p3v>;*/
+			/*vmmc = "vcc-card";*/
+			/*vqmc = "";*/
+			/*vdmc = "";*/
+			/*sunxi-power-save-mode;*/
+			status = "okay";
+		};
+
+		sdc3: sdmmc@4023000 {
+			compatible = "allwinner,sunxi-mmc-v5p6x";
+			device_type = "sdc3";
+			reg = <0x0 0x04023000 0x0 0x1000>;
+			interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sys24M>,
+				<&ccu CLK_PLL_PERI1_800M>,
+				<&ccu CLK_PLL_PERI1_600M>,
+				<&ccu CLK_SMHC3>,
+				<&ccu CLK_BUS_SMHC3>,
+				<&ccu CLK_MBUS_STORE_GATE>,
+				<&ccu CLK_MSI_LITE1>;
+			clock-names = "osc24m","pll_periph","pll_periph_2","mmc","ahb","mmc_mbus","mmc_msi_lite";
+			resets = <&ccu RST_BUS_SMHC3>;
+			reset-names = "rst";
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&sdc3_pins_a &sdc3_pins_c &sdc3_pins_d>;
+			pinctrl-1 = <&sdc3_pins_b>;
+			bus-width = <8>;
+			req-page-count = <2>;
+			cap-mmc-highspeed;
+			cap-cmd23;
+			mmc-cache-ctrl;
+			non-removable;
+			/*max-frequency = <200000000>;*/
+			max-frequency = <50000000>;
+			cap-erase;
+			mmc-high-capacity-erase-size;
+			no-sdio;
+			no-sd;
+			/*-- speed mode --*/
+			/*sm0: DS26_SDR12*/
+			/*sm1: HSSDR52_SDR25*/
+			/*sm2: HSDDR52_DDR50*/
+			/*sm3: HS200_SDR104*/
+			/*sm4: HS400*/
+			/*-- frequency point --*/
+			/*f0: CLK_400K*/
+			/*f1: CLK_25M*/
+			/*f2: CLK_50M*/
+			/*f3: CLK_100M*/
+			/*f4: CLK_150M*/
+			/*f5: CLK_200M*/
+			ctl-spec-caps = <0x328>;
+			sdc_tm4_sm0_freq0 = <0>;
+			sdc_tm4_sm0_freq1 = <0>;
+			sdc_tm4_sm1_freq0 = <0x00000000>;
+			sdc_tm4_sm1_freq1 = <0>;
+			sdc_tm4_sm2_freq0 = <0x00000000>;
+			sdc_tm4_sm2_freq1 = <0>;
+			sdc_tm4_sm3_freq0 = <0x05000000>;
+			sdc_tm4_sm3_freq1 = <0x00000005>;
+			sdc_tm4_sm4_freq0 = <0x00050000>;
+			sdc_tm4_sm4_freq1 = <0x00000004>;
+			sdc_tm4_sm4_freq0_cmd = <0>;
+			sdc_tm4_sm4_freq1_cmd = <0>;
+
+			/*vmmc-supply = <&reg_3p3v>;*/
+			/*vqmc-supply = <&reg_3p3v>;*/
+			/*vdmc-supply = <&reg_3p3v>;*/
+			/*vmmc = "vcc-card";*/
+			/*vqmc = "";*/
+			/*vdmc = "";*/
+			/*sunxi-power-save-mode;*/
+			status = "disabled";
+		};
+
+		sdc0: sdmmc@4020000 {
+			compatible = "allwinner,sunxi-mmc-v5p3x";
+			device_type = "sdc0";
+			reg = <0x0 0x04020000 0x0 0x1000>;
+			interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sys24M>,
+				 <&ccu CLK_PLL_PERI1_400M>,
+				 <&ccu CLK_PLL_PERI1_300M>,
+				 <&ccu CLK_SMHC0>,
+				 <&ccu CLK_BUS_SMHC0>,
+				 <&ccu CLK_STORE_AHB_GATE>,
+				 <&ccu CLK_MBUS_STORE_GATE>,
+				 <&ccu CLK_MSI_LITE1>;
+			clock-names = "osc24m","pll_periph","pll_periph_2","mmc","ahb","mmc_store","mmc_mbus","mmc_msi_lite";
+			resets = <&ccu RST_BUS_SMHC0>;
+			reset-names = "rst";
+			pinctrl-names = "default","mmc_1v8","sleep","uart_jtag";
+			pinctrl-0 = <&sdc0_pins_a &sdc0_pins_f>;
+			pinctrl-1 = <&sdc0_pins_b &sdc0_pins_g>;
+			pinctrl-2 = <&sdc0_pins_c>;
+			pinctrl-3 = <&sdc0_pins_d &sdc0_pins_e>;
+			max-frequency = <50000000>;
+			bus-width = <4>;
+			req-page-count = <2>;
+			/*non-removable;*/
+			/*broken-cd;*/
+			/*cd-inverted*/
+			/*cd-gpios = <&pio PF 6 GPIO_ACTIVE_LOW>;*/
+			/* vmmc-supply = <&reg_3p3v>;*/
+			/* vqmc-supply = <&reg_3p3v>;*/
+			/* vdmc-supply = <&reg_3p3v>;*/
+			/*vmmc = "vcc-card";*/
+			/*vqmc = "";*/
+			/*vdmc = "";*/
+			cap-sd-highspeed;
+			cap-wait-while-busy;
+			/*sd-uhs-sdr50;*/
+			/*sd-uhs-ddr50;*/
+			/*cap-sdio-irq;*/
+			/*keep-power-in-suspend;*/
+			/*ignore-pm-notify;*/
+			/*sunxi-power-save-mode;*/
+			/*sunxi-dly-400k = <1 0 0 0>; */
+			/*sunxi-dly-26M  = <1 0 0 0>;*/
+			/*sunxi-dly-52M  = <1 0 0 0>;*/
+			/*sunxi-dly-52M-ddr4  = <1 0 0 0>;*/
+			/*sunxi-dly-52M-ddr8  = <1 0 0 0>;*/
+			/*sunxi-dly-104M  = <1 0 0 0>;*/
+			/*sunxi-dly-208M  = <1 0 0 0>;*/
+			/*sunxi-dly-104M-ddr  = <1 0 0 0>;*/
+			/*sunxi-dly-208M-ddr  = <1 0 0 0>;*/
+			ctl-spec-caps = <0x428>;
+			status = "okay";
+		};
+
+		sdc1: sdmmc@4021000 {
+			compatible = "allwinner,sunxi-mmc-v5p3x";
+			device_type = "sdc1";
+			reg = <0x0 0x04021000 0x0 0x1000>;
+			interrupts = <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sys24M>,
+				 <&ccu CLK_PLL_PERI1_400M>,
+				 <&ccu CLK_PLL_PERI1_300M>,
+				 <&ccu CLK_SMHC1>,
+				 <&ccu CLK_BUS_SMHC1>,
+				 <&ccu CLK_STORE_AHB_GATE>,
+				 <&ccu CLK_MBUS_STORE_GATE>,
+				 <&ccu CLK_MSI_LITE1>;
+			clock-names = "osc24m","pll_periph","pll_periph_2","mmc","ahb","mmc_store","mmc_mbus","mmc_msi_lite";
+			resets = <&ccu RST_BUS_SMHC1>;
+			reset-names = "rst";
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&sdc1_pins_a &sdc1_pins_c>;
+			pinctrl-1 = <&sdc1_pins_b>;
+			max-frequency = <50000000>;
+			bus-width = <4>;
+			/*broken-cd;*/
+			/*cd-inverted*/
+			/*cd-gpios = <&pio PG 6 6 1 2 0>;*/
+			/* vmmc-supply = <&reg_3p3v>;*/
+			/* vqmc-supply = <&reg_3p3v>;*/
+			/* vdmc-supply = <&reg_3p3v>;*/
+			/*vmmc = "vcc-card";*/
+			/*vqmc = "";*/
+			/*vdmc = "";*/
+			cap-sd-highspeed;
+			cap-sdio-irq;
+			ignore-pm-notify;
+			/*sd-uhs-sdr50;*/
+			/*sd-uhs-ddr50;*/
+			/*sd-uhs-sdr104;*/
+			/*cap-sdio-irq;*/
+			keep-power-in-suspend;
+			/*ignore-pm-notify;*/
+			/*sunxi-power-save-mode;*/
+			/*sunxi-dly-400k = <0xff 0xff 0xff 0xff 0xff 0xff>; */
+			/*sunxi-dly-26M  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
+			/*sunxi-dly-52M  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
+			/*sunxi-dly-52M-ddr4  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
+			/*sunxi-dly-52M-ddr8  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
+			/*sunxi-dly-104M  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
+			/*sunxi-dly-208M  = <0xff 0xff 0xff 0xff 0xff 0xff> ;*/
+			/*sunxi-dly-104M-ddr  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
+			/*sunxi-dly-208M-ddr  = <0xff 0xff 0xff 0xff 0xff 0xff>;*/
+			sunxi-dly-208M  = <0xff 0x1 0xff 0xff 0xff 0xff>;
+			execute_tuning_in_kernel;
+			ctl-spec-caps = <0x428>;
+			status = "okay";
+		};
+
+		gpu: gpu@1800000 {
+			device_type = "gpu";
+			compatible = "img,gpu";
+			reg = <0x0 0x01800000 0x0 0x8ffff>;
+			interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "IRQGPU", "IRQGPUDVFS";
+			clocks = <&ccu CLK_PLL_GPU0>,
+				 <&ccu CLK_GPU0>,
+				 <&ccu CLK_BUS_GPU0>,
+				 <&ccu CLK_PLL_PERI0_800M>,
+				 <&ccu CLK_PLL_PERI0_600M>,
+				 <&ccu CLK_PLL_PERI0_400M>,
+				 <&ccu CLK_PLL_PERI0_300M>,
+				 <&ccu CLK_PLL_PERI0_200M>;
+			clock-names = "clk_parent", "clk", "clk_bus",
+				"clk_800", "clk_600", "clk_400",
+				"clk_300", "clk_200";
+			resets = <&ccu RST_BUS_GPU0>;
+			reset-names = "reset_bus";
+			/*power-domains = <&pd SUN60IW2_PCK_GPU_TOP>;*/
+			operating-points-v2 = <&gpu_opp_table>;
+			#cooling-cells = <2>;
+		};
+
+		gpu_opp_table: gpu-opp-table {
+			compatible = "allwinner, img-operating-points";
+
+			/*opp@300000000 {
+				opp-hz = /bits/ 64 <300000000>;
+				opp-microvolt = <800000>;
+				opp-microvolt-vfdefault = <800000>;
+				opp-microvolt-vf0000 = <800000>;
+				opp-microvolt-vf0100 = <800000>;
+				opp-microvolt-vf0200 = <800000>;
+				opp-microvolt-vf0201 = <800000>;
+				opp-microvolt-vf0202 = <800000>;
+				opp-microvolt-vf0302 = <800000>;
+				opp-microvolt-vf0402 = <800000>;
+				opp-microvolt-vf0502 = <800000>;
+				opp-microvolt-vf0602 = <800000>;
+				opp-microvolt-vf0300 = <800000>;
+				opp-microvolt-vf0400 = <800000>;
+				opp-microvolt-vf0500 = <800000>;
+				opp-microvolt-vf0600 = <800000>;
+				opp-microvolt-vf1400 = <800000>;
+				opp-microvolt-vf1500 = <800000>;
+			};*/
+
+			opp@400000000 {
+				opp-hz = /bits/ 64 <400000000>;
+				opp-microvolt = <800000>;
+				opp-microvolt-vfdefault = <800000>;
+				opp-microvolt-vf0000 = <800000>;
+				opp-microvolt-vf0100 = <800000>;
+				opp-microvolt-vf0101 = <800000>;
+				opp-microvolt-vf0200 = <800000>;
+				opp-microvolt-vf0201 = <800000>;
+				opp-microvolt-vf0202 = <800000>;
+				opp-microvolt-vf0302 = <800000>;
+				opp-microvolt-vf0402 = <800000>;
+				opp-microvolt-vf0502 = <800000>;
+				opp-microvolt-vf0602 = <800000>;
+				opp-microvolt-vf0300 = <800000>;
+				opp-microvolt-vf0400 = <800000>;
+				opp-microvolt-vf0500 = <800000>;
+				opp-microvolt-vf0600 = <800000>;
+				opp-microvolt-vf1400 = <800000>;
+				opp-microvolt-vf1500 = <800000>;
+			};
+
+			opp@600000000 {
+				opp-hz = /bits/ 64 <600000000>;
+				opp-microvolt = <800000>;
+				opp-microvolt-vfdefault = <800000>;
+				opp-microvolt-vf0000 = <800000>;
+				opp-microvolt-vf0100 = <800000>;
+				opp-microvolt-vf0101 = <800000>;
+				opp-microvolt-vf0200 = <800000>;
+				opp-microvolt-vf0201 = <800000>;
+				opp-microvolt-vf0202 = <800000>;
+				opp-microvolt-vf0302 = <800000>;
+				opp-microvolt-vf0402 = <800000>;
+				opp-microvolt-vf0502 = <800000>;
+				opp-microvolt-vf0602 = <800000>;
+				opp-microvolt-vf0300 = <800000>;
+				opp-microvolt-vf0400 = <800000>;
+				opp-microvolt-vf0500 = <800000>;
+				opp-microvolt-vf0600 = <800000>;
+				opp-microvolt-vf1400 = <800000>;
+				opp-microvolt-vf1500 = <800000>;
+			};
+
+			opp@800000000 {
+				opp-hz = /bits/ 64 <800000000>;
+				opp-microvolt = <840000>;
+				opp-microvolt-vfdefault = <840000>;
+				opp-microvolt-vf0000 = <840000>;
+				opp-microvolt-vf0100 = <840000>;
+				opp-microvolt-vf0101 = <800000>;
+				opp-microvolt-vf0200 = <840000>;
+				opp-microvolt-vf0201 = <800000>;
+				opp-microvolt-vf0202 = <800000>;
+				opp-microvolt-vf0302 = <800000>;
+				opp-microvolt-vf0402 = <800000>;
+				opp-microvolt-vf0502 = <800000>;
+				opp-microvolt-vf0602 = <800000>;
+				opp-microvolt-vf0300 = <820000>;
+				opp-microvolt-vf0400 = <800000>;
+				opp-microvolt-vf0500 = <800000>;
+				opp-microvolt-vf0600 = <800000>;
+				opp-microvolt-vf1400 = <800000>;
+				opp-microvolt-vf1500 = <800000>;
+			};
+
+			opp@1008000000 {
+				opp-hz = /bits/ 64 <1008000000>;
+				opp-microvolt = <960000>;
+				opp-microvolt-vfdefault = <960000>;
+				opp-microvolt-vf0000 = <960000>;
+				opp-microvolt-vf0100 = <960000>;
+				opp-microvolt-vf0101 = <920000>;
+				opp-microvolt-vf0200 = <960000>;
+				opp-microvolt-vf0201 = <880000>;
+				opp-microvolt-vf0202 = <920000>;
+				opp-microvolt-vf0302 = <920000>;
+				opp-microvolt-vf0402 = <900000>;
+				opp-microvolt-vf0502 = <880000>;
+				opp-microvolt-vf0602 = <860000>;
+				opp-microvolt-vf0300 = <940000>;
+				opp-microvolt-vf0400 = <900000>;
+				opp-microvolt-vf0500 = <880000>;
+				opp-microvolt-vf0600 = <920000>;
+				opp-microvolt-vf1400 = <880000>;
+				opp-microvolt-vf1500 = <860000>;
+			};
+		};
+
+		hdmi_codec: hdmi_codec {
+			#sound-dai-cells = <0>;
+			compatible = "allwinner,sunxi-snd-codec-hdmi";
+			status = "disabled";
+		};
+
+		/* audio dirver module -> I2S/PCM */
+		i2s0_plat:i2s0_plat@2532000 {
+			#sound-dai-cells = <0>;
+			compatible = "allwinner,sunxi-snd-plat-i2s";
+			reg		= <0x0 0x02532000 0x0 0xA0>;
+			resets		= <&ccu RST_BUS_I2SPCM0>;
+			clocks		= <&ccu CLK_PLL_AUDIO0_4X>,
+					  <&ccu CLK_PLL_AUDIO1_DIV2>,
+					  <&ccu CLK_PLL_AUDIO1_DIV5>,
+					  <&ccu CLK_PLL_PERI0_200M>,
+					  <&ccu CLK_BUS_I2SPCM0>,
+					  <&ccu CLK_I2SPCM0>;
+			clock-names	= "clk_pll_audio0_4x",
+					  "clk_pll_audio1_div2",
+					  "clk_pll_audio1_div5",
+					  "clk_i2s_asrc",
+					  "clk_bus_i2s",
+					  "clk_i2s";
+			dmas		= <&dma 3>, <&dma 3>;
+			dma-names	= "tx", "rx";
+			playback-cma	= <128>;
+			capture-cma	= <128>;
+			tx-fifo-size	= <128>;
+			rx-fifo-size	= <128>;
+			status = "disabled";
+		};
+
+		i2s0_mach:i2s0_mach{
+			compatible = "allwinner,sunxi-snd-mach";
+			soundcard-mach,name		= "sndi2s0";
+			soundcard-mach,format		= "i2s";
+			soundcard-mach,slot-num		= <2>;
+			soundcard-mach,slot-width	= <32>;
+			status = "disabled";
+			soundcard-mach,cpu {
+				sound-dai = <&i2s0_plat>;
+			};
+			soundcard-mach,codec {
+			};
+		};
+
+		i2s1_plat:i2s1_plat@2533000 {
+			#sound-dai-cells = <0>;
+			compatible = "allwinner,sunxi-snd-plat-i2s";
+			reg		= <0x0 0x02533000 0x0 0xA0>;
+			resets		= <&ccu RST_BUS_I2SPCM1>;
+			clocks		= <&ccu CLK_PLL_AUDIO0_4X>,
+					  <&ccu CLK_PLL_AUDIO1_DIV2>,
+					  <&ccu CLK_PLL_AUDIO1_DIV5>,
+					  <&ccu CLK_PLL_PERI0_200M>,
+					  <&ccu CLK_BUS_I2SPCM1>,
+					  <&ccu CLK_I2SPCM1>;
+			clock-names	= "clk_pll_audio0_4x",
+					  "clk_pll_audio1_div2",
+					  "clk_pll_audio1_div5",
+					  "clk_i2s_asrc",
+					  "clk_bus_i2s",
+					  "clk_i2s";
+			dmas		= <&dma 4>, <&dma 4>;
+			dma-names	= "tx", "rx";
+			playback-cma	= <128>;
+			capture-cma	= <128>;
+			tx-fifo-size	= <128>;
+			rx-fifo-size	= <128>;
+			status = "disabled";
+		};
+
+		i2s1_mach:i2s1_mach{
+			compatible = "allwinner,sunxi-snd-mach";
+			soundcard-mach,name		= "sndi2s1";
+			soundcard-mach,format		= "i2s";
+			soundcard-mach,slot-num		= <2>;
+			soundcard-mach,slot-width	= <32>;
+			status = "disabled";
+			soundcard-mach,cpu {
+				sound-dai = <&i2s1_plat>;
+			};
+			soundcard-mach,codec {
+			};
+		};
+
+		i2s2_plat:i2s2_plat@2534000 {
+			#sound-dai-cells = <0>;
+			compatible = "allwinner,sunxi-snd-plat-i2s";
+			reg		= <0x0 0x02534000 0x0 0xA0>;
+			resets		= <&ccu RST_BUS_I2SPCM2>;
+			clocks		= <&ccu CLK_PLL_AUDIO0_4X>,
+					  <&ccu CLK_PLL_AUDIO1_DIV2>,
+					  <&ccu CLK_PLL_AUDIO1_DIV5>,
+					  <&ccu CLK_PLL_PERI0_200M>,
+					  <&ccu CLK_BUS_I2SPCM2>,
+					  <&ccu CLK_I2SPCM2>;
+			clock-names	= "clk_pll_audio0_4x",
+					  "clk_pll_audio1_div2",
+					  "clk_pll_audio1_div5",
+					  "clk_i2s_asrc",
+					  "clk_bus_i2s",
+					  "clk_i2s";
+			dmas		= <&dma 5>, <&dma 5>;
+			dma-names	= "tx", "rx";
+			playback-cma	= <128>;
+			capture-cma	= <128>;
+			tx-fifo-size	= <128>;
+			rx-fifo-size	= <128>;
+			status = "disabled";
+		};
+
+		i2s2_mach:i2s2_mach{
+			compatible = "allwinner,sunxi-snd-mach";
+			soundcard-mach,name		= "sndi2s2";
+			soundcard-mach,format		= "i2s";
+			soundcard-mach,slot-num		= <2>;
+			soundcard-mach,slot-width	= <32>;
+			status = "disabled";
+			soundcard-mach,cpu {
+				sound-dai = <&i2s2_plat>;
+			};
+			soundcard-mach,codec {
+			};
+		};
+
+		i2s3_plat:i2s3_plat@2535000 {
+			#sound-dai-cells = <0>;
+			compatible = "allwinner,sunxi-snd-plat-i2s";
+			reg		= <0x0 0x02535000 0x0 0xA0>;
+			resets		= <&ccu RST_BUS_I2SPCM3>;
+			clocks		= <&ccu CLK_PLL_AUDIO0_4X>,
+					  <&ccu CLK_PLL_AUDIO1_DIV2>,
+					  <&ccu CLK_PLL_AUDIO1_DIV5>,
+					  <&ccu CLK_PLL_PERI0_200M>,
+					  <&ccu CLK_BUS_I2SPCM3>,
+					  <&ccu CLK_I2SPCM3>;
+			clock-names	= "clk_pll_audio0_4x",
+					  "clk_pll_audio1_div2",
+					  "clk_pll_audio1_div5",
+					  "clk_i2s_asrc",
+					  "clk_bus_i2s",
+					  "clk_i2s";
+			dmas		= <&dma 6>, <&dma 6>;
+			dma-names	= "tx", "rx";
+			playback-cma	= <128>;
+			capture-cma	= <128>;
+			tx-fifo-size	= <128>;
+			rx-fifo-size	= <128>;
+			status = "disabled";
+		};
+
+		i2s3_mach:i2s3_mach{
+			compatible = "allwinner,sunxi-snd-mach";
+			/* card name. hdmi: "sndhdmi"; edp: "sndedp" */
+			soundcard-mach,name		= "sndhdmi";
+			soundcard-mach,format		= "i2s";
+			soundcard-mach,slot-num		= <2>;
+			soundcard-mach,slot-width	= <32>;
+			status = "disabled";
+			soundcard-mach,cpu {
+				sound-dai = <&i2s3_plat>;
+			};
+			soundcard-mach,codec {
+			};
+		};
+
+		i2s4_plat:i2s4_plat@2536000 {
+			#sound-dai-cells = <0>;
+			compatible = "allwinner,sunxi-snd-plat-i2s";
+			reg		= <0x0 0x02536000 0x0 0xA0>;
+			resets		= <&ccu RST_BUS_I2SPCM4>;
+			clocks		= <&ccu CLK_PLL_AUDIO0_4X>,
+					  <&ccu CLK_PLL_AUDIO1_DIV2>,
+					  <&ccu CLK_PLL_AUDIO1_DIV5>,
+					  <&ccu CLK_PLL_PERI0_200M>,
+					  <&ccu CLK_BUS_I2SPCM4>,
+					  <&ccu CLK_I2SPCM4>;
+			clock-names	= "clk_pll_audio0_4x",
+					  "clk_pll_audio1_div2",
+					  "clk_pll_audio1_div5",
+					  "clk_i2s_asrc",
+					  "clk_bus_i2s",
+					  "clk_i2s";
+			dmas		= <&dma 7>, <&dma 7>;
+			dma-names	= "tx", "rx";
+			playback-cma	= <128>;
+			capture-cma	= <128>;
+			tx-fifo-size	= <128>;
+			rx-fifo-size	= <128>;
+			status = "disabled";
+		};
+
+		i2s4_mach:i2s4_mach{
+			compatible = "allwinner,sunxi-snd-mach";
+			soundcard-mach,name		= "sndi2s4";
+			soundcard-mach,format		= "i2s";
+			soundcard-mach,slot-num		= <2>;
+			soundcard-mach,slot-width	= <32>;
+			status = "disabled";
+			soundcard-mach,cpu {
+				sound-dai = <&i2s4_plat>;
+			};
+			soundcard-mach,codec {
+			};
+		};
+
+		/* audio dirver module -> owa */
+		owa_plat:owa_plat@2537000 {
+			#sound-dai-cells = <0>;
+			compatible	= "allwinner,sunxi-snd-plat-owa";
+			reg		= <0x0 0x02537000 0x0 0x58>;
+			interrupts	= <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
+			resets		= <&ccu RST_BUS_OWA>;
+			clocks		= <&ccu CLK_PLL_AUDIO0_4X>,
+					  <&ccu CLK_PLL_AUDIO1_DIV2>,
+					  <&ccu CLK_PLL_AUDIO1_DIV5>,
+					  <&ccu CLK_BUS_OWA>,
+					  <&ccu CLK_OWA_TX>,
+					  <&ccu CLK_OWA_RX>;
+			clock-names	= "clk_pll_audio0_4x",
+					  "clk_pll_audio1_div2",
+					  "clk_pll_audio1_div5",
+					  "clk_bus_owa",
+					  "clk_owa_tx",
+					  "clk_owa_rx";
+			dmas		= <&dma 2>, <&dma 2>;
+			dma-names	= "tx", "rx";
+			playback-cma	= <128>;
+			capture-cma	= <128>;
+			tx-fifo-size	= <128>;
+			rx-fifo-size	= <128>;
+			status = "disabled";
+		};
+
+		owa_mach:owa_mach {
+			compatible = "allwinner,sunxi-snd-mach";
+			soundcard-mach,name = "sndowa";
+			status = "disabled";
+			soundcard-mach,cpu {
+				sound-dai = <&owa_plat>;
+			};
+			soundcard-mach,codec {
+			};
+		};
+
+		/* audio dirver module -> dmic */
+		dmic_plat:dmic_plat@2531000 {
+			#sound-dai-cells = <0>;
+			compatible	= "allwinner,sunxi-snd-plat-dmic";
+			reg		= <0x0 0x02531000 0x0 0x50>;
+			resets		= <&ccu RST_BUS_DMIC>;
+			clocks		= <&ccu CLK_PLL_AUDIO0_4X>,
+					  <&ccu CLK_PLL_AUDIO1_DIV2>,
+					  <&ccu CLK_PLL_AUDIO1_DIV5>,
+					  <&ccu CLK_BUS_DMIC>,
+					  <&ccu CLK_DMIC>;
+			clock-names	= "clk_pll_audio0_4x",
+					  "clk_pll_audio1_div2",
+					  "clk_pll_audio1_div5",
+					  "clk_bus_dmic",
+					  "clk_dmic";
+			dmas		= <&dma 9>;
+			dma-names	= "rx";
+			capture-cma	= <128>;
+			rx-fifo-size	= <128>;
+			status = "disabled";
+		};
+
+		dmic_mach:dmic_mach{
+			compatible = "allwinner,sunxi-snd-mach";
+			soundcard-mach,name		= "snddmic";
+			soundcard-mach,capture-only;
+			status = "disabled";
+			soundcard-mach,cpu {
+				sound-dai = <&dmic_plat>;
+			};
+			soundcard-mach,codec {
+			};
+		};
+
+		pcie_rc: pcie@6000000 {
+			#address-cells = <3>;
+			#size-cells = <2>;
+			compatible = "allwinner,sunxi-pcie-v300-rc";
+			bus-range = <0x0 0xff>;
+			reg = <0 0x06000000 0 0x480000>;
+			reg-names = "dbi";
+			device_type = "pci";
+			ranges = <0x00000800 0 0x20000000 0x0 0x20000000 0 0x01000000
+				  0x81000000 0 0x21000000 0x0 0x21000000 0 0x01000000
+				  0x82000000 0 0x22000000 0x0 0x22000000 0 0x06000000>;
+			num-lanes = <1>;
+			phys = <&combo1_pcie>;
+			phy-names = "pcie-phy";
+			interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "sii", "msi", "edma-w0", "edma-w1", "edma-w2", "edma-w3",
+					  "edma-r0", "edma-r1", "edma-r2", "edma-r3";
+			#interrupt-cells = <1>;
+			interrupt-map-mask = <0 0 0 7>;
+			interrupt-map = <0 0 0 1 &pcie_intc 0>,
+							<0 0 0 2 &pcie_intc 1>,
+							<0 0 0 3 &pcie_intc 2>,
+							<0 0 0 4 &pcie_intc 3>;
+			num-edma = <4>;
+			max-link-speed = <3>;
+			num-ib-windows = <16>;
+			num-ob-windows = <16>;
+			linux,pci-domain = <0>;
+			power-domains = <&pd SUN60IW2_PCK_PCIE>;
+			clocks =  <&ccu CLK_PCIE0_AUX>, <&ccu CLK_PCIE0_AXI_SLV>, <&ccu CLK_ITS_PCIE0_A>;
+			clock-names = "pclk_aux", "pclk_slv", "its";
+			resets = <&ccu RST_BUS_PCIE0>, <&ccu RST_BUS_PCIE0_PWRUP>, <&ccu RST_BUS_ITS_PCIE0>;
+			reset-names = "pclk_rst", "pwrup_rst", "its";
+			busno = <0>;
+			status = "disabled";
+
+			pcie_intc: legacy-interrupt-controller {
+				interrupt-controller;
+				#address-cells = <0>;
+				#interrupt-cells = <1>;
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/allwinner/sun65iw1p1.dtsi b/arch/arm64/boot/dts/allwinner/sun65iw1p1.dtsi
new file mode 100644
index 000000000000..23bddd3a1afd
--- /dev/null
+++ b/arch/arm64/boot/dts/allwinner/sun65iw1p1.dtsi
@@ -0,0 +1,328 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+#include <dt-bindings/clock/sun65iw1-ccu.h>
+#include <dt-bindings/clock/sun65iw1-rtc.h>
+#include <dt-bindings/clock/sun65iw1-r-ccu.h>
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/gpio/sun4i-gpio.h>
+#include <dt-bindings/reset/sun65iw1-ccu.h>
+#include <dt-bindings/reset/sun65iw1-r-ccu.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/phy/phy.h>
+#include <dt-bindings/thermal/thermal.h>
+
+/ {
+	model = "sun65iw1";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		serial0 = &uart0;
+	};
+
+	/* avoid panic when memory-node err(from uboot) */
+	memory@40000000 {
+		device_type = "memory";
+		reg = <0x00000000 0x40000000 0x00000000 0x20000000>;
+	};
+
+	cpus {
+		#address-cells = <2>;
+		#size-cells = <0>;
+
+		cpu0: cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53";
+			reg = <0x0 0x0>;
+		};
+	};
+
+	dcxo24M: dcxo24M_clk {
+		#clock-cells = <0>;
+		compatible = "fixed-clock";
+		clock-frequency = <24000000>;
+		clock-output-names = "dcxo24M";
+	};
+
+	rc_16m: rc16m_clk {
+		#clock-cells = <0>;
+		compatible = "fixed-clock";
+		clock-frequency = <16000000>;
+		clock-accuracy = <300000000>;
+		clock-output-names = "rc-16m";
+	};
+
+	ext_32k: ext32k_clk {
+		#clock-cells = <0>;
+		compatible = "fixed-clock";
+		clock-frequency = <32768>;
+		clock-output-names = "ext-32k";
+	};
+
+	gic: interrupt-controller@8000000{
+		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
+		#interrupt-cells = <3>;
+		#address-cells = <0>;
+		device_type = "gic";
+		interrupt-controller;
+		reg = <0x0 0x08001000 0 0x1000>, /* GIC Dist */
+			<0x0 0x08002000 0 0x2000>, /* GIC CPU */
+			<0x0 0x08004000 0 0x2000>, /* GIC VCPU Control */
+			<0x0 0x08006000 0 0x2000>; /* GIC VCPU */
+		interrupts = <GIC_PPI 9 0xf04>; /* GIC Maintenence IRQ */
+		interrupt-parent = <&gic>;
+	};
+
+	timer_arch {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
+		clock-frequency = <24000000>;
+		interrupt-parent = <&gic>;
+		arm,no-tick-in-suspend;
+	};
+
+	mmu_aw: iommu@2010000 {
+		compatible = "allwinner,iommu-v3";
+		reg = <0x0 0x02000000 0x0 0x1000>;
+		interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-names = "iommu-irq";
+		clocks = <&ccu CLK_APB_IOMMU>;
+		clock-names = "iommu";
+		/* clock-frequency = <24000000>; */
+		#iommu-cells = <2>;
+		version=<0x17>;
+		tlb_prefetch = <0x3007f>;
+		tlb_invalid_mode = <0x1>;
+		ptw_invalid_mode = <0x1>;
+		masters = "ISP", "CSI", "VE0", "Eink", "G2D",
+			"DE", "RESERVED", "DEBUG_MODE";
+		valid_masters=<7>;
+	};
+
+	soc: soc@3000000 {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		rtc_ccu: rtc_ccu@7200000 {
+			compatible = "allwinner,sun65iw1-rtc-ccu";
+			reg = <0x0 0x07200000 0x0 0x400>;
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+		};
+
+		ccu: ccu@3008000 {
+			compatible = "allwinner,sun65iw1-ccu";
+			reg = <0x0 0x03008000 0x0 0x2000>;
+			clocks = <&dcxo24M>, <&rtc_ccu CLK_OSC32K>, <&rc_16m>;
+			clock-names = "hosc", "losc", "iosc";
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+		};
+
+		r_ccu: r_ccu@7030000 {
+			compatible = "allwinner,sun65iw1-r-ccu";
+			reg = <0x0 0x07030000 0x0 0x230>;
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+		};
+
+		pio: pinctrl@3000000 {
+			compatible = "allwinner,sun65iw1-pinctrl";
+			reg = <0x0 0x03000000 0x0 0x800>;
+			interrupts = <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_APB1>, <&dcxo24M>, <&rtc_ccu CLK_OSC32K>;
+			clock-names = "apb", "hosc", "losc";
+			gpio-controller;
+			#gpio-cells = <3>;
+			interrupt-controller;
+			#interrupt-cells = <3>;
+		};
+
+		uart0: uart@2B00000 {
+			compatible = "allwinner,uart-v100";
+			reg = <0x0 0x02B00000 0x0 0x400>;
+			interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_BUS_UART0>;
+			resets = <&ccu RST_BUS_UART0>;
+			uart0_port = <0>;
+			uart0_type = <2>;
+		};
+
+		rtc: rtc@7200000 {
+			compatible = "allwinner,rtc-v201";
+			device_type = "rtc";
+			wakeup-source;
+			reg = <0x0 0x07200000 0x0 0x320>;
+			interrupts = <GIC_SPI 232 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&r_ccu CLK_RTC>, <&rtc_ccu CLK_RTC_1K>, <&rtc_ccu CLK_RTC_SPI>;
+			clock-names = "r-ahb-rtc", "rtc-1k", "rtc-spi";
+			resets = <&r_ccu RST_BUS_RTC>;
+			gpr_cur_pos = <6>;
+			gpr_bootcount_pos = <7>;
+		};
+
+		pwm0: pwm0@2810000 {
+			#pwm-cells = <0x3>;
+			compatible = "allwinner,sunxi-pwm-v201";
+			reg = <0x0 0x02810000 0x0 0x400>;
+			clocks = <&ccu CLK_APB_PWM0>;
+			interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
+			resets = <&ccu RST_BUS_PWM0>;
+			pwm-number = <4>;
+			pwm-base = <0x0>;
+			sunxi-pwms = <&pwm0_0>, <&pwm0_1>, <&pwm0_2>, <&pwm0_3>;
+			status = "disabled";
+		};
+
+		pwm0_0: pwm0_0@2810010 {
+			compatible = "allwinner,sunxi-pwm0";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02810010 0x0 0x4>;
+			reg_base = <0x02810000>;
+			status = "disabled";
+		};
+
+		pwm0_1: pwm0_1@2810011 {
+			compatible = "allwinner,sunxi-pwm1";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02810011 0x0 0x4>;
+			reg_base = <0x02810000>;
+			status = "disabled";
+		};
+
+		pwm0_2: pwm0_2@2810012 {
+			compatible = "allwinner,sunxi-pwm2";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02810012 0x0 0x4>;
+			reg_base = <0x02810000>;
+			status = "disabled";
+		};
+
+		pwm0_3: pwm0_3@2810013 {
+			compatible = "allwinner,sunxi-pwm3";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x02810013 0x0 0x4>;
+			reg_base = <0x02810000>;
+			status = "disabled";
+		};
+
+		s_pwm: s_pwm@70a0000 {
+			#pwm-cells = <0x3>;
+			compatible = "allwinner,sunxi-pwm-v202";
+			reg = <0x0 0x070a0000 0x0 0x400>;
+			clocks = <&r_ccu CLK_R_PWM>,<&r_ccu CLK_BUS_R_PWM>;
+			interrupts = <GIC_SPI 243 IRQ_TYPE_LEVEL_HIGH>;
+			clock-names = "clk_pwm","clk_bus_pwm";
+			resets = <&r_ccu RST_BUS_R_PWM>;
+			pwm-number = <1>;
+			pwm-base = <0x4>;
+			sunxi-pwms = <&s_pwm0>;
+			status = "disabled";
+		};
+
+		s_pwm0: s_pwm0@70a0010 {
+			compatible = "allwinner,sunxi-pwm20";
+			pinctrl-names = "active", "sleep";
+			reg = <0x0 0x070a0010 0x0 0x4>;
+			reg_base = <0x070a0000>;
+			status = "disabled";
+		};
+
+		dma: dma-controller@3228000 {
+			compatible = "allwinner,dma-v107";
+			reg = <0x0 0x3228000 0x0 0x2000>;
+			interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_AHB_DMA>, <&ccu CLK_MBUS_DMAC0_GATE>;
+			clock-names = "bus", "mbus";
+			dma-channels = <8>;
+			dma-requests = <64>;
+			resets = <&ccu RST_BUS_DMAC0>;
+			#dma-cells = <1>;
+		};
+
+		dump_reg:dump_reg@40000 {
+			compatible = "allwinner,sunxi-dump-reg";
+			reg = <0x0 0x00040000 0x0 0x0004>;
+		};
+
+		nsi0: nsi-controller@2020000 {
+			compatible = "allwinner,sunxi-nsi-v2";
+			interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
+			reg = <0x0 0x02400000 0x0 0x10000>,
+				  <0x0 0x02410000 0x0 0x400>;
+			clocks = <&ccu CLK_PLL_PERI0_600M>, <&ccu CLK_MBUS>,
+				<&ccu CLK_NSI>, <&ccu CLK_PLL_VIDEO0_3X>,
+				<&ccu CLK_AHB>, <&drampll_ccu CLK_DRAM>;
+			clock-names = "pll", "bus", "nsi", "nsi-p","ahb", "cpu_direct";
+			resets = <&ccu RST_BUS_NSI>, <&ccu RST_BUS_NSI_CFG>;
+			reset-names = "bus_nsi", "bus_nsi_cfg";
+			clock-frequency = <600000000>, <700000000>;
+			#nsi-cells = <1>;
+			clk_path_type = <1>;
+			topology_type = <2>;
+			channel_type = <1>;
+			master_clks = <0 1>, <1 1>, <2 1>, <3 1>, <4 2>, <5 1>, <6 1>, <7 1>,
+					<8 1>, <9 2>, <10 1>, <11 1>, <12 2>, <13 4>, <14 4>, <15 4>,
+					<16 4>, <17 4>, <18 4>, <22 5>;
+			ia_pmu_data_unit = <64>;
+			ta_pmu_data_unit = <64>;
+			ra_pmu_data_unit = <64>;
+			cpu_pmu_data_unit = <64>;
+			sub_node_id_mapping;
+
+			cpu{
+				id = <19>;
+				cpu_direct_reg = <0x02410000 0x010c>;
+			};
+
+			iommu{
+				id = <6>;
+				mode = <0>;
+				pri = <3>;
+				select = <1>;
+			};
+			de {
+				id = <2>;
+				mode = <0>;
+				pri = <2>;
+				select = <1>;
+			};
+			eink {
+				id = <3>;
+				mode = <0>;
+				pri = <1>;
+				select = <1>;
+			};
+			g2d {
+				id = <7>;
+				mode = <0>;
+				pri = <1>;
+				select = <1>;
+			};
+			ve {
+				id = <5>;
+				mode = <0>;
+				pri = <1>;
+				select = <1>;
+			};
+			isp {
+				id = <0>;
+				mode = <0>;
+				pri = <2>;
+				select = <1>;
+			};
+			csi {
+				id = <1>;
+				mode = <0>;
+				pri = <2>;
+				select = <1>;
+			};
+		};
+	};
+};
diff --git a/include/dt-bindings/clock/sun20iw5-aon-ccu.h b/include/dt-bindings/clock/sun20iw5-aon-ccu.h
new file mode 100644
index 000000000000..d05d79a63354
--- /dev/null
+++ b/include/dt-bindings/clock/sun20iw5-aon-ccu.h
@@ -0,0 +1,43 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN20IW5_AON_H_
+#define _DT_BINDINGS_CLK_SUN20IW5_AON_H_
+
+#define CLK_PLL_CPU		0
+#define CLK_PLL_DDR		1
+#define CLK_PLL_PERI_PARENT	2
+#define CLK_PLL_PERI_CKO_1536M 	3
+#define CLK_PLL_PERI_CKO_1024M 	4
+#define CLK_PLL_PERI_CKO_768M 	5
+#define CLK_PLL_PERI_CKO_614M 	6
+#define CLK_PLL_PERI_CKO_512M 	7
+#define CLK_PLL_PERI_CKO_384M 	8
+#define CLK_PLL_PERI_CKO_341M 	9
+#define CLK_PLL_PERI_CKO_307M 	10
+#define CLK_PLL_PERI_CKO_236M 	11
+#define CLK_PLL_PERI_CKO_219M 	12
+#define CLK_PLL_PERI_CKO_192M 	13
+#define CLK_PLL_PERI_CKO_118M 	14
+#define CLK_PLL_PERI_CKO_96M 	15
+#define CLK_PLL_PERI_CKO_48M 	16
+#define CLK_PLL_PERI_CKO_24M 	17
+#define CLK_PLL_PERI_CKO_12M 	18
+#define CLK_PLL_VIDEO0_4X	19
+#define CLK_PLL_CSI_4X		20
+#define CLK_DCXO		21
+#define CLK_AHB			22
+#define CLK_APB0		23
+#define CLK_RTC_APB		24
+#define CLK_PWRCTRL		25
+#define CLK_TCCAL		26
+#define CLK_APB_SPC		27
+#define CLK_E907		28
+#define CLK_A27L2		29
+
+#define CLK_MAX_NO		(CLK_A27L2 + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN20IW5_AON_H_ */
diff --git a/include/dt-bindings/clock/sun20iw5-app-ccu.h b/include/dt-bindings/clock/sun20iw5-app-ccu.h
new file mode 100644
index 000000000000..040d5e1a4dd9
--- /dev/null
+++ b/include/dt-bindings/clock/sun20iw5-app-ccu.h
@@ -0,0 +1,110 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN20IW5_APP_H_
+#define _DT_BINDINGS_CLK_SUN20IW5_APP_H_
+
+#define CLK_DRAM		0
+#define CLK_E907_TS		1
+#define CLK_AL27_MT		2
+#define CLK_SMHC0		3
+#define CLK_SS			4
+#define CLK_SPI			5
+#define CLK_SPIF		6
+#define CLK_MCSI		7
+#define CLK_CSI_MASTER0		8
+#define CLK_CSI_MASTER1		9
+#define CLK_SPI2		10
+#define CLK_TCONLCD		11
+#define CLK_DE			12
+#define CLK_G2D			13
+#define CLK_GPADC0_24M		14
+#define CLK_VE			15
+#define CLK_AUDIO_DAC		16
+#define CLK_AUDIO_ADC		17
+#define CLK_DMIC		18
+#define CLK_I2S0		19
+#define CLK_I2S1		20
+#define CLK_SMHC1		21
+#define CLK_PLL_AUDIO_4X	22
+#define CLK_PLL_AUDIO_1X	23
+#define CLK_SPI1		24
+#define CLK_GMAC_FANOUT		25
+#define CLK_MSGBOX		26
+#define CLK_WIEGAND_24M		27
+#define CLK_USB_24M		28
+#define CLK_USB_12M		29
+#define CLK_USB_48M		30
+#define CLK_AVS			31
+#define CLK_GMAC_25M		32
+#define CLK_BUS_DPSS_TOP	33
+#define CLK_BUS_GPIO		34
+#define CLK_BUS_WKT		35
+#define CLK_MCSI_AHB		36
+#define CLK_MBUS_MCSI		37
+#define CLK_VID_OUT		38
+#define CLK_MBUS_VID_OUT	39
+#define CLK_HBUS_GMAC		40
+#define CLK_USBOHCI		41
+#define CLK_USBEHCI		42
+#define CLK_USBOTG		43
+#define CLK_USB			44
+#define CLK_UART3		45
+#define CLK_UART2		46
+#define CLK_UART1		47
+#define CLK_UART0		48
+#define CLK_TWI0		49
+#define CLK_PWM			50
+#define CLK_TRNG		51
+#define CLK_TIMER		52
+#define CLK_SG_DMA		53
+#define CLK_DMA			54
+#define CLK_SYSCRTL		55
+#define CLK_CE			56
+#define CLK_HSTIMER		57
+#define CLK_SPLOCK		58
+#define CLK_BUS_DRAM		59
+#define CLK_RV_MSGBOX		60
+#define CLK_RISCV		61
+#define CLK_MBUS_G2D		62
+#define CLK_BUS_G2D		63
+#define CLK_G2D_HB		64
+#define CLK_TWI2		65
+#define CLK_TWI1		66
+#define CLK_BUS_SPI2		67
+#define CLK_BUS_GMAC		68
+#define CLK_BUS_SMHC1		69
+#define CLK_BUS_SMHC0		70
+#define CLK_BUS_SPI1		71
+#define CLK_GBGSYS		72
+#define CLK_MBUS_GMAC		73
+#define CLK_MBUS_SMHC1		74
+#define CLK_MBUS_SMHC0		75
+#define CLK_MBUS_USB		76
+#define CLK_MBUS_DMA		77
+#define CLK_BUS_I2S1		78
+#define CLK_BUS_I2S0		79
+#define CLK_BUS_DMIC		80
+#define CLK_BUS_ADDA		81
+#define CLK_BUS_SPIF		82
+#define CLK_BUS_SPI		83
+#define CLK_BUS_VE_AHB		84
+#define CLK_MBUS_VE		85
+#define CLK_BUS_THS		86
+#define CLK_GPA			87
+#define CLK_HBUS_MCSI		88
+#define CLK_SBUS_MCSI		89
+#define CLK_BUS_MISP		90
+#define CLK_SD_MONITOR		91
+#define CLK_AHB_MONITOR		92
+#define CLK_SBUS_VE		93
+#define CLK_HBUS_VE		94
+#define CLK_BUS_TCON		95
+#define CLK_SGDMA		96
+#define CLK_BUS_DE		97
+#define CLK_DE_HB		98
+
+#endif /* _DT_BINDINGS_CLK_SUN20IW5_APP_H_ */
diff --git a/include/dt-bindings/clock/sun50i-a100-ccu.h b/include/dt-bindings/clock/sun50i-a100-ccu.h
index 06a2031d466b..c4b590aa5cda 100644
--- a/include/dt-bindings/clock/sun50i-a100-ccu.h
+++ b/include/dt-bindings/clock/sun50i-a100-ccu.h
@@ -1,4 +1,5 @@
-/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
 /*
  * Copyright (c) 2020 Yangtao Li <frank@allwinnertech.com>
  */
diff --git a/include/dt-bindings/clock/sun50i-a100-r-ccu.h b/include/dt-bindings/clock/sun50i-a100-r-ccu.h
index 07312e7264fb..6a812913daae 100644
--- a/include/dt-bindings/clock/sun50i-a100-r-ccu.h
+++ b/include/dt-bindings/clock/sun50i-a100-r-ccu.h
@@ -1,4 +1,5 @@
-/* SPDX-License-Identifier: GPL-2.0 */
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
 /*
  * Copyright (c) 2020 Yangtao Li <frank@allwinnertech.com>
  */
diff --git a/include/dt-bindings/clock/sun50iw10-ccu.h b/include/dt-bindings/clock/sun50iw10-ccu.h
new file mode 100644
index 000000000000..b932bd044d00
--- /dev/null
+++ b/include/dt-bindings/clock/sun50iw10-ccu.h
@@ -0,0 +1,159 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2020 frank@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN50IW10_H_
+#define _DT_BINDINGS_CLK_SUN50IW10_H_
+
+#define CLK_OSC12M		0
+#define CLK_PLL_CPUX		1
+#define CLK_PLL_DDR0		2
+#define CLK_PLL_PERIPH0		3
+#define CLK_PLL_PERIPH0_2X	4
+#define CLK_PLL_PERIPH1		5
+#define CLK_PLL_PERIPH1_2X	6
+#define CLK_PLL_GPU		7
+#define CLK_PLL_VIDEO0		8
+#define CLK_PLL_VIDEO0_2X	9
+#define CLK_PLL_VIDEO0_4X	10
+#define CLK_PLL_VIDEO1		11
+#define CLK_PLL_VIDEO1_2X	12
+#define CLK_PLL_VIDEO1_4X	13
+#define CLK_PLL_VIDEO2		14
+#define CLK_PLL_VIDEO2_2X	15
+#define CLK_PLL_VIDEO2_4X	16
+#define CLK_PLL_VIDEO3		17
+#define CLK_PLL_VIDEO3_2X	18
+#define CLK_PLL_VIDEO3_4X	19
+#define CLK_PLL_VE		20
+#define CLK_PLL_COM		21
+#define CLK_PLL_COM_AUDIO	22
+#define CLK_PLL_AUDIO		23
+#define CLK_CPUX		24
+#define CLK_AXI			25
+#define CLK_CPUX_APB		26
+#define CLK_PSI_AHB1_AHB2	27
+#define CLK_AHB3		28
+#define CLK_APB1		29
+#define CLK_APB2		30
+#define CLK_MBUS		31
+#define CLK_DE0			32
+#define CLK_DE1			33
+#define CLK_BUS_DE0		34
+#define CLK_BUS_DE1		35
+#define CLK_EINK		36
+#define CLK_BUS_EINK		37
+#define CLK_G2D			38
+#define CLK_BUS_G2D		39
+#define CLK_EINK_PANEL		40
+#define CLK_GPU			41
+#define CLK_BUS_GPU		42
+#define CLK_CE			43
+#define CLK_BUS_CE		44
+#define CLK_VE			45
+#define CLK_BUS_VE		46
+#define CLK_BUS_DMA		47
+#define CLK_BUS_MSGBOX		48
+#define CLK_BUS_SPINLOCK	49
+#define CLK_BUS_HSTIMER		50
+#define CLK_AVS			51
+#define CLK_BUS_DBG		52
+#define CLK_BUS_PSI		53
+#define CLK_BUS_PWM		54
+#define CLK_BUS_IOMMU		55
+#define CLK_MBUS_DMA		56
+#define CLK_MBUS_VE		57
+#define CLK_MBUS_CE		58
+#define CLK_MBUS_NAND		59
+#define CLK_MBUS_CSI		60
+#define CLK_MBUS_ISP		61
+#define CLK_MBUS_G2D		62
+#define CLK_BUS_DRAM		63
+#define CLK_NAND0		64
+#define CLK_NAND1		65
+#define CLK_BUS_NAND		66
+#define CLK_MMC0		67
+#define CLK_MMC1		68
+#define CLK_MMC2		69
+#define CLK_MMC3		70
+#define CLK_BUS_MMC0		71
+#define CLK_BUS_MMC1		72
+#define CLK_BUS_MMC2		73
+#define CLK_BUS_MMC3		74
+#define CLK_BUS_UART0		75
+#define CLK_BUS_UART1		76
+#define CLK_BUS_UART2		77
+#define CLK_BUS_UART3		78
+#define CLK_BUS_UART4		79
+#define CLK_BUS_UART5		80
+#define CLK_BUS_UART6		81
+#define CLK_BUS_I2C0		82
+#define CLK_BUS_I2C1		83
+#define CLK_BUS_I2C2		84
+#define CLK_BUS_I2C3		85
+#define CLK_BUS_I2C4		86
+#define CLK_BUS_I2C5		87
+#define CLK_SPI0		88
+#define CLK_SPI1		89
+#define CLK_SPI2		90
+#define CLK_BUS_SPI0		91
+#define CLK_BUS_SPI1		92
+#define CLK_BUS_SPI2		93
+#define CLK_EMAC0_25M		94
+#define CLK_EMAC1_25M		95
+#define CLK_BUS_EMAC0		96
+#define CLK_BUS_EMAC1		97
+#define CLK_IR_RX		98
+#define CLK_BUS_IR_RX		99
+#define CLK_IR_TX		100
+#define CLK_BUS_IR_TX		101
+#define CLK_BUS_GPADC		102
+#define CLK_BUS_THS		103
+#define CLK_I2S0		104
+#define CLK_I2S1		105
+#define CLK_I2S2		106
+#define CLK_I2S3		107
+#define CLK_BUS_I2S0		108
+#define CLK_BUS_I2S1		109
+#define CLK_BUS_I2S2		110
+#define CLK_BUS_I2S3		111
+#define CLK_SPDIF		112
+#define CLK_BUS_SPDIF		113
+#define CLK_DMIC		114
+#define CLK_BUS_DMIC		115
+#define CLK_AUDIO_DAC		116
+#define CLK_AUDIO_ADC		117
+#define CLK_AUDIO_4X		118
+#define CLK_BUS_AUDIO_CODEC	119
+#define CLK_USB_OHCI0		120
+#define CLK_USB_PHY0		121
+#define CLK_USB_OHCI1		122
+#define CLK_USB_PHY1		123
+#define CLK_BUS_OHCI0		124
+#define CLK_BUS_OHCI1		125
+#define CLK_BUS_EHCI0		126
+#define CLK_BUS_EHCI1		127
+#define CLK_BUS_OTG		128
+#define CLK_BUS_LRADC		129
+#define CLK_BUS_DPSS_TOP0	130
+#define CLK_BUS_DPSS_TOP1	131
+#define CLK_MIPI_DSI		132
+#define CLK_BUS_MIPI_DSI	133
+#define CLK_TCON_LCD0		134
+#define CLK_TCON_LCD1		135
+#define CLK_BUS_TCON_LCD0	136
+#define CLK_BUS_TCON_LCD1	137
+#define CLK_LEDC		138
+#define CLK_BUS_LEDC		139
+#define CLK_CSI_TOP		140
+#define CLK_CSI0_MCLK		141
+#define CLK_CSI1_MCLK		142
+#define CLK_BUS_CSI		143
+#define CLK_CSI_ISP		144
+
+/* Only for ccu-displl.c driver */
+#define CLK_DISPLL		0
+
+#endif /* _DT_BINDINGS_CLK_SUN50IW10_H_ */
diff --git a/include/dt-bindings/clock/sun50iw10-r-ccu.h b/include/dt-bindings/clock/sun50iw10-r-ccu.h
new file mode 100644
index 000000000000..2647e0f1f01c
--- /dev/null
+++ b/include/dt-bindings/clock/sun50iw10-r-ccu.h
@@ -0,0 +1,26 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2020 frank@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN50IW10_R_CCU_H_
+#define _DT_BINDINGS_CLK_SUN50IW10_R_CCU_H_
+
+#define CLK_CPUS		0
+#define CLK_R_AHB		1
+#define CLK_R_APB1		2
+#define CLK_R_APB2		3
+#define CLK_R_APB1_TIMER	4
+#define CLK_R_APB1_TWD		5
+#define CLK_R_APB1_PWM		6
+#define CLK_R_APB1_BUS_PWM	7
+#define CLK_R_APB1_PPU		8
+#define CLK_R_APB2_UART		9
+#define CLK_R_APB2_I2C0		10
+#define CLK_R_APB2_I2C1		11
+#define CLK_R_APB1_IR		12
+#define CLK_R_APB1_BUS_IR	13
+#define CLK_R_AHB_BUS_RTC	14
+
+#endif /* _DT_BINDINGS_CLK_SUN50IW10_R_CCU_H_ */
diff --git a/include/dt-bindings/clock/sun50iw10-rtc.h b/include/dt-bindings/clock/sun50iw10-rtc.h
new file mode 100644
index 000000000000..012a69941844
--- /dev/null
+++ b/include/dt-bindings/clock/sun50iw10-rtc.h
@@ -0,0 +1,16 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2020 wuyan@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN50IW10_RTC_H_
+#define _DT_BINDINGS_CLK_SUN50IW10_RTC_H_
+
+#define CLK_DCXO24M_OUT			0
+#define CLK_IOSC			1
+#define CLK_OSC32K			2
+#define CLK_OSC32K_OUT			3
+#define CLK_RTC_1K			4
+
+#endif /* _DT_BINDINGS_CLK_SUN50IW10_RTC_H_ */
diff --git a/include/dt-bindings/clock/sun50iw12-ccu.h b/include/dt-bindings/clock/sun50iw12-ccu.h
new file mode 100644
index 000000000000..722852ce5ad7
--- /dev/null
+++ b/include/dt-bindings/clock/sun50iw12-ccu.h
@@ -0,0 +1,146 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2020 frank@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN50IW12_H_
+#define _DT_BINDINGS_CLK_SUN50IW12_H_
+
+#define	CLK_OSC12M		0
+#define	CLK_PLL_CPUX		1
+#define	CLK_PLL_DDR0		2
+#define	CLK_PLL_PERIPH0		3
+#define	CLK_PLL_PERIPH0_2X	4
+#define	CLK_PLL_PERIPH1		5
+#define	CLK_PLL_PERIPH1_2X	6
+#define	CLK_PLL_GPU		7
+#define	CLK_PLL_VIDEO0		8
+#define	CLK_PLL_VIDEO0_4X	9
+#define	CLK_PLL_VIDEO1		10
+#define	CLK_PLL_VIDEO1_4X	11
+#define	CLK_PLL_VIDEO2		12
+#define	CLK_PLL_VIDEO2_4X	13
+#define	CLK_PLL_VE		14
+#define	CLK_PLL_ADC		15
+#define	CLK_PLL_VIDEO3		16
+#define	CLK_PLL_VIDEO3_4X	17
+#define	CLK_PLL_AUDIO		18
+#define	CLK_CPUX		19
+#define	CLK_AXI			20
+#define	CLK_CPUX_APB		21
+#define	CLK_AHB			22
+#define	CLK_APB0		23
+#define	CLK_APB1		24
+#define	CLK_MBUS		25
+#define	CLK_MIPS		26
+#define	CLK_BUS_MIPS		27
+#define	CLK_GPU			28
+#define	CLK_BUS_GPU		29
+#define	CLK_CE			30
+#define	CLK_BUS_CE		31
+#define	CLK_VE_CORE		32
+#define	CLK_BUS_VE		33
+#define	CLK_BUS_AV1		34
+#define	CLK_BUS_VE3		35
+#define	CLK_BUS_DMA		36
+#define	CLK_MSGBOX		37
+#define	CLK_SPINLOCK		38
+#define	CLK_TIMER0		39
+#define	CLK_TIMER1		40
+#define	CLK_TIMER2		41
+#define	CLK_TIMER3		42
+#define	CLK_TIMER4		43
+#define	CLK_TIMER5		44
+#define	CLK_BUS_TIMER0		45
+#define	CLK_BUS_DBG		46
+#define	CLK_BUS_PWM		47
+#define	CLK_BUS_IOMMU		48
+#define	CLK_DRAM		49
+#define	CLK_MBUS_DMA		50
+#define	CLK_MBUS_VE3		51
+#define	CLK_MBUS_CE		52
+#define	CLK_MBUS_AV1		53
+#define	CLK_MBUS_NAND		54
+#define	CLK_BUS_DRAM		55
+#define	CLK_NAND0		56
+#define	CLK_NAND1		57
+#define	CLK_BUS_NAND		58
+#define	CLK_MMC0		59
+#define	CLK_MMC1		60
+#define	CLK_MMC2		61
+#define	CLK_BUS_MMC0		62
+#define	CLK_BUS_MMC1		63
+#define	CLK_BUS_MMC2		64
+#define	CLK_BUS_UART0		65
+#define	CLK_BUS_UART1		66
+#define	CLK_BUS_UART2		67
+#define	CLK_BUS_UART3		68
+#define	CLK_BUS_I2C0		69
+#define	CLK_BUS_I2C1		70
+#define	CLK_BUS_I2C2		71
+#define	CLK_BUS_I2C3		72
+#define	CLK_SPI0		73
+#define	CLK_SPI1		74
+#define	CLK_BUS_SPI0		75
+#define	CLK_BUS_SPI1		76
+#define	CLK_EMAC_25M		77
+#define	CLK_BUS_EMAC		78
+#define	CLK_BUS_GPADC		79
+#define	CLK_BUS_THS		80
+#define	CLK_I2S0		81
+#define	CLK_I2S1		82
+#define	CLK_I2S2		83
+#define	CLK_BUS_I2S0		84
+#define	CLK_BUS_I2S1		85
+#define	CLK_BUS_I2S2		86
+#define	CLK_SPDIF0_RX		87
+#define	CLK_SPDIF0_TX		88
+#define	CLK_SPDIF1_RX		89
+#define	CLK_SPDIF1_TX		90
+#define	CLK_BUS_SPDIF0		91
+#define	CLK_BUS_SPDIF1		92
+#define	CLK_AUDIO_HUB		93
+#define	CLK_AUDIO_CODEC_DAC	94
+#define	CLK_AUDIO_CODEC_ADC	95
+#define	CLK_BUS_AUDIO_CODEC	96
+#define	CLK_USB_OHCI0		97
+#define	CLK_USB_OHCI1		98
+#define	CLK_USB_OHCI2		99
+#define	CLK_BUS_OHCI0		100
+#define	CLK_BUS_OHCI1		101
+#define	CLK_BUS_OHCI2		102
+#define	CLK_BUS_EHCI0		103
+#define	CLK_BUS_EHCI1		104
+#define	CLK_BUS_EHCI2		105
+#define	CLK_BUS_OTG		106
+#define	CLK_BUS_LRADC		107
+#define	CLK_ADC			108
+#define	CLK_DTMB_120M		109
+#define	CLK_TVFE_1296M		110
+#define	CLK_I2H			111
+#define	CLK_CIP_TSX		112
+#define	CLK_CIP_MCX		113
+#define	CLK_CIP_TSP		114
+#define	CLK_TSA_TSP		115
+#define	CLK_CIP27		116
+#define	CLK_CIP_MTS0		117
+#define	CLK_AUDIO_CPU		118
+#define	CLK_AUDIO_UMAC		119
+#define	CLK_AUDIO_IHB		120
+#define	CLK_TSA432		121
+#define	CLK_MPG0		122
+#define	CLK_MPG1		123
+#define	CLK_BUS_DEMOD		124
+#define	CLK_TCD3		125
+#define	CLK_VINCAP_DMA		126
+#define	CLK_BUS_HDMI_AUDIO	127
+#define	CLK_BUS_CAP_300M	128
+#define	CLK_HDMI_AUDIO		129
+#define	CLK_BUS_TVCAP		130
+#define	CLK_DEINT		131
+#define	CLK_SVP_DTL		132
+#define	CLK_AFBD		133
+#define	CLK_BUS_DISP		134
+
+#endif /* _DT_BINDINGS_CLK_SUN50IW12_H_ */
diff --git a/include/dt-bindings/clock/sun50iw12-r-ccu.h b/include/dt-bindings/clock/sun50iw12-r-ccu.h
new file mode 100644
index 000000000000..01252add89d6
--- /dev/null
+++ b/include/dt-bindings/clock/sun50iw12-r-ccu.h
@@ -0,0 +1,33 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2020 frank@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN50IW12_R_CCU_H_
+#define _DT_BINDINGS_CLK_SUN50IW12_R_CCU_H_
+
+#define	CLK_CPUS		0
+#define	CLK_R_AHB		1
+#define	CLK_R_APB0		2
+#define	CLK_R_APB1		3
+#define	CLK_R_APB0_TIMER0	4
+#define	CLK_R_APB0_TIMER1	5
+#define	CLK_R_APB0_TIMER2	6
+#define CLK_R_APB0_BUS_TIMER0	7
+#define	CLK_R_APB0_EDID		8
+#define	CLK_R_APB0_BUS_WDT1	9
+#define	CLK_R_APB0_PWM		10
+#define	CLK_R_APB0_BUS_PWM	11
+#define	CLK_R_APB1_BUS_UART	12
+#define	CLK_R_APB1_BUS_I2C0	13
+#define	CLK_R_APB1_BUS_I2C1	14
+#define	CLK_R_APB1_BUS_PPU	15
+#define	CLK_R_APB1_BUS_TZMA	16
+#define	CLK_R_CPUS_BUS_BIST	17
+#define	CLK_R_APB0_IR		18
+#define	CLK_R_APB0_BUS_IR	19
+#define	CLK_R_AHB_BUS_RTC	20
+#define	CLK_R_AHB_BUS_CPUCFG	21
+
+#endif /* _DT_BINDINGS_CLK_SUN50IW12_R_CCU_H_ */
diff --git a/include/dt-bindings/clock/sun50iw12-rtc.h b/include/dt-bindings/clock/sun50iw12-rtc.h
new file mode 100644
index 000000000000..91ddad86f024
--- /dev/null
+++ b/include/dt-bindings/clock/sun50iw12-rtc.h
@@ -0,0 +1,16 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2020 wuyan@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN50IW12_RTC_H_
+#define _DT_BINDINGS_CLK_SUN50IW12_RTC_H_
+
+#define CLK_DCXO24M_OUT			0
+#define CLK_IOSC			1
+#define CLK_OSC32K			2
+#define CLK_OSC32K_OUT			3
+#define CLK_RTC_1K			4
+
+#endif /* _DT_BINDINGS_CLK_SUN50IW10_RTC_H_ */
diff --git a/include/dt-bindings/clock/sun50iw9-ccu-rtc.h b/include/dt-bindings/clock/sun50iw9-ccu-rtc.h
new file mode 100644
index 000000000000..70fe5eaa918c
--- /dev/null
+++ b/include/dt-bindings/clock/sun50iw9-ccu-rtc.h
@@ -0,0 +1,16 @@
+/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2020 lvda@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN50IW9_CCU_RTC_H_
+#define _DT_BINDINGS_CLK_SUN50IW9_CCU_RTC_H_
+
+#define CLK_RTC_1K			0
+#define CLK_PLL_PERIPHO_2X_32K		1
+#define CLK_DCXO_32K			2
+#define CLK_DCXO_32K_OUT		3
+#define CLK_OSC32K_OUT			4
+
+#endif /* _DT_BINDINGS_CLK_SUN50IW9_RTC_H_ */
diff --git a/include/dt-bindings/clock/sun50iw9-ccu.h b/include/dt-bindings/clock/sun50iw9-ccu.h
new file mode 100644
index 000000000000..144093593838
--- /dev/null
+++ b/include/dt-bindings/clock/sun50iw9-ccu.h
@@ -0,0 +1,151 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2020 frank@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN50IW9_H_
+#define _DT_BINDINGS_CLK_SUN50IW9_H_
+
+#define CLK_OSC12M		0
+#define CLK_PLL_CPUX		1
+#define CLK_PLL_DDR0		2
+#define CLK_PLL_DDR1		3
+#define CLK_PLL_PERIPH0		4
+#define CLK_PLL_PERIPH0_2X	5
+#define CLK_PLL_PERIPH1		6
+#define CLK_PLL_PERIPH1_2X	7
+#define CLK_PLL_GPU		8
+#define CLK_PLL_VIDEO0		9
+#define CLK_PLL_VIDEO0_4X	10
+#define CLK_PLL_VIDEO1		11
+#define CLK_PLL_VIDEO1_4X	12
+#define CLK_PLL_VIDEO2		13
+#define CLK_PLL_VIDEO2_4X	14
+#define CLK_PLL_VE		15
+#define CLK_PLL_DE		16
+#define CLK_PLL_AUDIO		17
+#define CLK_PLL_AUDIO_2X	18
+#define CLK_PLL_AUDIO_4X	19
+#define CLK_PLL_CSI		20
+#define CLK_CPUX		21
+#define CLK_AXI			22
+#define CLK_CPUX_APB		23
+#define CLK_PSI_AHB1_AHB2	24
+#define CLK_AHB3		25
+#define CLK_APB1		26
+#define CLK_APB2		27
+#define CLK_MBUS		28
+#define CLK_DE			29
+#define CLK_BUS_DE		30
+#define CLK_DI			31
+#define CLK_BUS_DI		32
+#define CLK_G2D			33
+#define CLK_BUS_G2D		34
+#define CLK_GPU0		35
+#define CLK_GPU1		36
+#define CLK_BUS_GPU		37
+#define CLK_CE			38
+#define CLK_BUS_CE		39
+#define CLK_VE			40
+#define CLK_BUS_VE		41
+#define CLK_BUS_DMA		42
+#define CLK_BUS_HSTIMER		43
+#define CLK_AVS			44
+#define CLK_BUS_DBG		45
+#define CLK_BUS_PSI		46
+#define CLK_BUS_PWM		47
+#define CLK_BUS_IOMMU		48
+#define CLK_DRAM		49
+#define CLK_MBUS_DMA		50
+#define CLK_MBUS_VE		51
+#define CLK_MBUS_CE		52
+#define CLK_MBUS_TS		53
+#define CLK_MBUS_NAND		54
+#define CLK_MBUS_CSI		55
+#define CLK_MBUS_G2D		56
+#define CLK_BUS_DRAM		57
+#define CLK_NAND0		58
+#define CLK_NAND1		59
+#define CLK_BUS_NAND		60
+#define CLK_MMC0		61
+#define CLK_MMC1		62
+#define CLK_MMC2		63
+#define CLK_BUS_MMC0		64
+#define CLK_BUS_MMC1		65
+#define CLK_BUS_MMC2		66
+#define CLK_BUS_UART0		67
+#define CLK_BUS_UART1		68
+#define CLK_BUS_UART2		69
+#define CLK_BUS_UART3		70
+#define CLK_BUS_UART4		71
+#define CLK_BUS_UART5		72
+#define CLK_BUS_I2C0		73
+#define CLK_BUS_I2C1		74
+#define CLK_BUS_I2C2		75
+#define CLK_BUS_I2C3		76
+#define CLK_BUS_I2C4		77
+#define CLK_BUS_SCR		78
+#define CLK_SPI0		79
+#define CLK_SPI1		80
+#define CLK_BUS_SPI0		81
+#define CLK_BUS_SPI1		82
+#define CLK_EMAC_25M		83
+#define CLK_BUS_EMAC0		84
+#define CLK_BUS_EMAC1		85
+#define CLK_TS			86
+#define CLK_BUS_TS		87
+#define CLK_BUS_GPADC		88
+#define CLK_BUS_THS		89
+#define CLK_SPDIF		90
+#define CLK_BUS_SPDIF		91
+#define CLK_DMIC		92
+#define CLK_BUS_DMIC		93
+#define CLK_AUDIO		94
+#define CLK_AUDIO_4X		95
+#define CLK_BUS_AUDIO_CODEC	96
+#define CLK_AUDIO_HUB		97
+#define CLK_BUS_AUDIO_HUB	98
+#define CLK_USB_OHCI0		99
+#define CLK_USB_PHY0		100
+#define CLK_USB_OHCI1		101
+#define CLK_USB_PHY1		102
+#define CLK_USB_OHCI2		103
+#define CLK_USB_PHY2		104
+#define CLK_USB_OHCI3		105
+#define CLK_USB_PHY3		106
+#define CLK_BUS_OHCI0		107
+#define CLK_BUS_OHCI1		108
+#define CLK_BUS_OHCI2		109
+#define CLK_BUS_OHCI3		110
+#define CLK_BUS_EHCI0		111
+#define CLK_BUS_EHCI1		112
+#define CLK_BUS_EHCI2		113
+#define CLK_BUS_EHCI3		114
+#define CLK_BUS_OTG		115
+#define CLK_BUS_LRADC		116
+#define CLK_HDMI		117
+#define CLK_HDMI_SLOW		118
+#define CLK_PLL_PERIPH0_2X_DIV	119
+#define CLK_HDMI_CEC		120
+#define CLK_BUS_HDMI		121
+#define CLK_BUS_DISPLAY_IF_TOP	122
+#define CLK_TCON_LCD0		123
+#define CLK_TCON_LCD1		124
+#define CLK_BUS_TCON_LCD0	125
+#define CLK_BUS_TCON_LCD1	126
+#define CLK_TCON_TV0		127
+#define CLK_TCON_TV1		128
+#define CLK_BUS_TCON_TV0	129
+#define CLK_BUS_TCON_TV1	130
+#define CLK_TVE			131
+#define CLK_BUS_TVE		132
+#define CLK_BUS_TVE_TOP		133
+#define CLK_CSI_TOP		134
+#define CLK_CSI0_MCLK		135
+#define CLK_CSI1_MCLK		136
+#define CLK_BUS_CSI		137
+#define CLK_HDMI_HDCP		138
+#define CLK_BUS_HDMI_HDCP	139
+
+#endif /* _DT_BINDINGS_CLK_SUN50IW9_H_ */
diff --git a/include/dt-bindings/clock/sun50iw9-r-ccu.h b/include/dt-bindings/clock/sun50iw9-r-ccu.h
new file mode 100644
index 000000000000..20a3bf620335
--- /dev/null
+++ b/include/dt-bindings/clock/sun50iw9-r-ccu.h
@@ -0,0 +1,20 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2020 frank@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN50IW9_R_CCU_H_
+#define _DT_BINDINGS_CLK_SUN50IW9_R_CCU_H_
+
+#define CLK_R_CPUS		0
+#define CLK_R_AHB		1
+#define CLK_R_APB1		2
+#define CLK_R_APB2		3
+#define CLK_R_APB1_TWD		4
+#define CLK_R_APB2_I2C		5
+#define CLK_R_APB1_IR		6
+#define CLK_R_APB1_BUS_IR	7
+#define CLK_R_AHB_BUS_RTC	8
+
+#endif /* _DT_BINDINGS_CLK_SUN50IW9_R_CCU_H_ */
diff --git a/include/dt-bindings/clock/sun55iw3-ccu.h b/include/dt-bindings/clock/sun55iw3-ccu.h
new file mode 100644
index 000000000000..f4ef44eae8e8
--- /dev/null
+++ b/include/dt-bindings/clock/sun55iw3-ccu.h
@@ -0,0 +1,207 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2022 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN55IW3_H_
+#define _DT_BINDINGS_CLK_SUN55IW3_H_
+
+#define CLK_PLL_DDR		0
+#define CLK_PLL_PERI0_PARENT	1
+#define CLK_PLL_PERI0_2X	2
+#define CLK_PERI0_DIV3		3
+#define CLK_PLL_PERI0_800M	4
+#define CLK_PLL_PERI0_480M	5
+#define CLK_PLL_PERI0_600M	6
+#define CLK_PLL_PERI0_400M	7
+#define CLK_PLL_PERI0_300M	8
+#define CLK_PLL_PERI0_200M	9
+#define CLK_PLL_PERI0_160M	10
+#define CLK_PLL_PERI0_16M	11
+#define CLK_PLL_PERI0_150M	12
+#define CLK_PLL_PERI0_25M	13
+#define CLK_PLL_PERI1_PARENT	14
+#define CLK_PLL_PERI1_2X	15
+#define CLK_PLL_PERI1_800M	16
+#define CLK_PLL_PERI1_480M	17
+#define CLK_PLL_PERI1_600M	18
+#define CLK_PLL_PERI1_400M	19
+#define CLK_PLL_PERI1_300M	20
+#define CLK_PLL_PERI1_200M	21
+#define CLK_PLL_PERI1_160M	22
+#define CLK_PLL_PERI1_150M	23
+#define CLK_PLL_GPU		24
+#define CLK_PLL_VIDEO0_PARENT	25
+#define CLK_PLL_VIDEO0_4X	26
+#define CLK_PLL_VIDEO0_3X	27
+#define CLK_PLL_VIDEO1_PARENT	28
+#define CLK_PLL_VIDEO1_4X	29
+#define CLK_PLL_VIDEO1_3X	30
+#define CLK_PLL_VIDEO2_PARENT	31
+#define CLK_PLL_VIDEO2_4X	32
+#define CLK_PLL_VIDEO2_3X	33
+#define CLK_PLL_VIDEO3_PARENT	34
+#define CLK_PLL_VIDEO3_4X	35
+#define CLK_PLL_VIDEO3_3X	36
+#define CLK_PLL_VE		37
+#define CLK_PLL_AUDIO0_4X	38
+#define CLK_PLL_AUDIO0_2X	39
+#define CLK_PLL_AUDIO0_1X	40
+#define CLK_PLL_AUDIO0_DIV_48M	41
+#define CLK_PLL_NPU_4X		42
+#define CLK_PLL_NPU_2X		43
+#define CLK_PLL_NPU_1X		44
+#define CLK_TRACE		45
+#define CLK_AHB			46
+#define CLK_APB0		47
+#define CLK_APB1		48
+#define CLK_MBUS		49
+#define CLK_NSI			50
+#define CLK_GIC			51
+#define CLK_DE			52
+#define CLK_DE0			53
+#define CLK_DI			54
+#define CLK_BUS_DI		55
+#define CLK_G2D			56
+#define CLK_BUS_G2D		57
+#define CLK_GPU			58
+#define CLK_BUS_GPU		59
+#define CLK_CE			60
+#define CLK_CE_SYS		61
+#define CLK_BUS_CE		62
+#define CLK_VE			63
+#define CLK_BUS_VE		64
+#define CLK_NPU			65
+#define CLK_DMA			66
+#define CLK_MSGBOX0		67
+#define CLK_SPINLOCK		68
+#define CLK_TIMER		69
+#define CLK_DBGSYS		70
+#define CLK_PWM1		71
+#define CLK_PWM			72
+#define CLK_IOMMU		73
+#define CLK_BUS_IOMMU		74
+#define CLK_TIMER0		75
+#define CLK_TIMER1		76
+#define CLK_TIMER2		77
+#define CLK_TIMER3		78
+#define CLK_TIMER4		79
+#define CLK_TIMER5		80
+#define CLK_DRAM		81
+#define CLK_GMAC1_MBUS_GATE	82
+#define CLK_ISP_MBUS_GATE	83
+#define CLK_CSI_MBUS_GATE	84
+#define CLK_USB3_MBUS_GATE	85
+#define CLK_NAND_MBUS_GATE	86
+#define CLK_CE_MBUS_GATE	87
+#define CLK_VE_MBUS_GATE	88
+#define CLK_DMA_MBUS_GATE	89
+#define CLK_BUS_DRAM		90
+#define CLK_NAND0		91
+#define CLK_NAND0_CLK0		92
+#define CLK_NAND0_CLK1		93
+#define CLK_SMHC0		94
+#define CLK_SMHC1		95
+#define CLK_SMHC2		96
+#define CLK_BUS_SMHC2		97
+#define CLK_BUS_SMHC1		98
+#define CLK_BUS_SMHC0		99
+#define CLK_SYSDAP		100
+#define CLK_UART7		101
+#define CLK_UART6		102
+#define CLK_UART5		103
+#define CLK_UART4		104
+#define CLK_UART3		105
+#define CLK_UART2		106
+#define CLK_BUS_UART1		107
+#define CLK_BUS_UART0		108
+#define CLK_TWI5		109
+#define CLK_TWI4		110
+#define CLK_TWI3		111
+#define CLK_TWI2		112
+#define CLK_TWI1		113
+#define CLK_TWI0		114
+#define CLK_SPI0		115
+#define CLK_SPI1		116
+#define CLK_SPI2		117
+#define CLK_SPIF		118
+#define CLK_BUS_SPIF		119
+#define CLK_BUS_SPI2		120
+#define CLK_BUS_SPI1		121
+#define CLK_BUS_SPI0		122
+#define CLK_GMAC0_25M		123
+#define CLK_GMAC1_25M		124
+#define CLK_GMAC1		125
+#define CLK_GMAC0		126
+#define CLK_IRRX		127
+#define CLK_BUS_IRRX		128
+#define CLK_IRTX		129
+#define CLK_BUS_IRTX		130
+#define CLK_GPADC0_24M		131
+#define CLK_GPADC1_24M		132
+#define CLK_BUS_GPADC0		133
+#define CLK_BUS_GPADC1		134
+#define CLK_THS			135
+#define CLK_DCXO12M		136
+#define CLK_USB0		137
+#define CLK_USB1		138
+#define CLK_USB2_REF		139
+#define CLK_USB3_REF		140
+#define CLK_USB3_SUSPEND	141
+#define CLK_USBOTG0		142
+#define CLK_USBEHCI1		143
+#define CLK_USBEHCI0		144
+#define CLK_USBOHCI1		145
+#define CLK_USBOHCI0		146
+#define CLK_LRADC		147
+#define CLK_PCIE_AUX		148
+#define CLK_DPSS_TOP0		149
+#define CLK_DPSS_TOP1		150
+#define CLK_HDMI_24M		151
+#define CLK_HDMI_CEC		152
+#define CLK_HDMI		153
+#define CLK_DSI0		154
+#define CLK_DSI1		155
+#define CLK_BUS_DSI1		156
+#define CLK_BUS_DSI0		157
+#define CLK_VO0_TCONLCD0	158
+#define CLK_VO0_TCONLCD1	159
+#define CLK_VO1_TCONLCD0	160
+#define CLK_COMBPHY0		161
+#define CLK_COMBPHY1		162
+#define CLK_BUS_VO1_TCONLCD0	163
+#define CLK_BUS_VO0_TCONLCD1	164
+#define CLK_BUS_VO0_TCONLCD0	165
+#define CLK_TCONTV		166
+#define CLK_TCONTV1		167
+#define CLK_BUS_TCONTV1		168
+#define CLK_BUS_TCONTV		169
+#define CLK_EDP			170
+#define CLK_BUS_EDP		171
+#define CLK_LEDC		172
+#define CLK_BUS_LEDC		173
+#define CLK_CSI			174
+#define CLK_CSI_MASTER0		175
+#define CLK_CSI_MASTER1		176
+#define CLK_CSI_MASTER2		177
+#define CLK_CSI_MASTER3		178
+#define CLK_BUS_CSI		179
+#define CLK_ISP			180
+#define CLK_DSP			181
+#define CLK_CPUS_HCLK_GATE	182
+#define CLK_USB_24M		183
+#define CLK_FANOUT_50M		184
+#define CLK_FANOUT_25M		185
+#define CLK_FANOUT_16M		186
+#define CLK_FANOUT_12M		187
+#define CLK_FANOUT_24M		188
+#define CLK_CLK27M_FANOUT	189
+#define CLK_CLK_FANOUT		190
+#define CLK_FANOUT2		191
+#define CLK_FANOUT1		192
+#define CLK_FANOUT0		193
+
+#define CLK_MAX_NO		(CLK_FANOUT0 + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN55IW3_H_ */
diff --git a/include/dt-bindings/clock/sun55iw3-displl-ccu.h b/include/dt-bindings/clock/sun55iw3-displl-ccu.h
new file mode 100644
index 000000000000..6cfc6da4005e
--- /dev/null
+++ b/include/dt-bindings/clock/sun55iw3-displl-ccu.h
@@ -0,0 +1,19 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2022 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN55IW3_DISPLL_H_
+#define _DT_BINDINGS_CLK_SUN55IW3_DISPLL_H_
+
+#define CLK_PLL_CPU0		0
+#define CLK_PLL_CPU1		1
+#define CLK_PLL_CPU2		2
+#define CLK_PLL_CPU3		3
+#define CLK_PLL_CPUA		4
+#define CLK_PLL_CPUB		5
+
+#define CLK_DISPLL_MAX_NO	(CLK_PLL_CPUB + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN55IW3_H_ */
diff --git a/include/dt-bindings/clock/sun55iw3-mcu-ccu.h b/include/dt-bindings/clock/sun55iw3-mcu-ccu.h
new file mode 100644
index 000000000000..130ec207d24b
--- /dev/null
+++ b/include/dt-bindings/clock/sun55iw3-mcu-ccu.h
@@ -0,0 +1,58 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2022 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN55IW3_MCU_CCU_H_
+#define _DT_BINDINGS_CLK_SUN55IW3_MCU_CCU_H_
+
+#define CLK_PLL_MCU_AUDIO1	0
+#define CLK_PLL_MCU_AUDIO1_DIV2	1
+#define CLK_PLL_MCU_AUDIO1_DIV5	2
+#define CLK_PLL_MCU_AUDIO_OUT	3
+#define CLK_DSP_DSP		4
+#define CLK_MCU_I2S0		5
+#define CLK_MCU_I2S1		6
+#define CLK_MCU_I2S2		7
+#define CLK_MCU_I2S3		8
+#define CLK_MCU_I2S3_ASRC	9
+#define CLK_BUS_MCU_I2S0	10
+#define CLK_BUS_MCU_I2S1	11
+#define CLK_BUS_MCU_I2S2	12
+#define CLK_BUS_MCU_I2S3	13
+#define CLK_MCU_OWA_TX		14
+#define CLK_MCU_OWA_RX		15
+#define CLK_BUS_MCU_OWA		16
+#define CLK_MCU_DMIC		17
+#define CLK_BUS_MCU_DMIC	18
+#define CLK_MCU_AUDIO_CODEC_DAC	19
+#define CLK_MCU_AUDIO_CODEC_ADC	20
+#define CLK_BUS_MCU_AUDIO_CODEC	21
+#define CLK_BUS_DSP_MSG		22
+#define CLK_BUS_DSP_CFG		23
+#define CLK_BUS_MCU_NPU_ACLK	24
+#define CLK_BUS_MCU_NPU_HCLK	25
+#define CLK_MCU_TIMER0		27
+#define CLK_MCU_TIMER1		28
+#define CLK_MCU_TIMER2		29
+#define CLK_MCU_TIMER3		30
+#define CLK_MCU_TIMER4		31
+#define CLK_MCU_TIMER5		32
+#define CLK_BUS_MCU_TIMER	33
+#define CLK_BUS_MCU_DMA		34
+#define CLK_BUS_MCU_TZMA0	35
+#define CLK_BUS_MCU_TZMA1	36
+#define CLK_BUS_PUBSRAM		37
+#define CLK_BUS_MCU_MBUS	38
+#define CLK_BUS_MCU_DMA_MBUS	39
+#define CLK_BUS_RV		40
+#define CLK_BUS_RV_CFG		41
+#define CLK_BUS_MCU_RISCV_MSG	42
+#define CLK_MCU_PWM		43
+#define CLK_BUS_MCU_PWM		44
+#define CLK_BUS_MCU_AHB_AUTO	45
+
+#define CLK_MCU_NUMBER		(CLK_BUS_MCU_AHB_AUTO + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN55IW3_MCU_CCU_H_ */
diff --git a/include/dt-bindings/clock/sun55iw3-r-ccu.h b/include/dt-bindings/clock/sun55iw3-r-ccu.h
new file mode 100644
index 000000000000..e6949fcab52c
--- /dev/null
+++ b/include/dt-bindings/clock/sun55iw3-r-ccu.h
@@ -0,0 +1,40 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2022 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN55IW3_R_CCU_H_
+#define _DT_BINDINGS_CLK_SUN55IW3_R_CCU_H_
+
+#define CLK_R_AHB		0
+#define CLK_R_APBS0		1
+#define CLK_R_APBS1		2
+#define CLK_R_TIMER0		3
+#define CLK_R_TIMER1		4
+#define CLK_R_TIMER2		5
+#define CLK_BUS_R_TIMER		6
+#define CLK_BUS_R_TWD		7
+#define CLK_R_PWM		8
+#define CLK_BUS_R_PWM		9
+#define CLK_R_SPI		11
+#define CLK_BUS_R_SPI		12
+#define CLK_BUS_R_SPLOCK	13
+#define CLK_BUS_R_MBOX		14
+#define CLK_BUS_R_UART1		15
+#define CLK_BUS_R_UART0		16
+#define CLK_BUS_R_TWI2		17
+#define CLK_BUS_R_TWI1		18
+#define CLK_BUS_R_TWI0		19
+#define CLK_R_PPU1		20
+#define CLK_R_PPU		21
+#define CLK_BUS_R_TZMA		22
+#define CLK_BUS_R_BIST		23
+#define CLK_R_IRRX		24
+#define CLK_BUS_R_IRRX		25
+#define CLK_DMA_CLKEN_SW	26
+#define CLK_BUS_R_RTC		27
+#define CLK_BUS_R_CPUCFG	28
+#define CLK_R_NUMBER		(CLK_BUS_R_CPUCFG + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN55IW3_R_CCU_H_ */
diff --git a/include/dt-bindings/clock/sun55iw3-rtc.h b/include/dt-bindings/clock/sun55iw3-rtc.h
new file mode 100644
index 000000000000..ca77ca7e5ec6
--- /dev/null
+++ b/include/dt-bindings/clock/sun55iw3-rtc.h
@@ -0,0 +1,24 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2022 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN55IW3_RTC_H_
+#define _DT_BINDINGS_CLK_SUN55IW3_RTC_H_
+
+
+#define CLK_DCXO24M_OUT		0
+#define CLK_IOSC		1
+#define CLK_EXT32K_GATE		2
+#define CLK_IOSC_DIV32K		3
+#define CLK_OSC32K		4
+#define CLK_DCXO24M_DIV32K	5
+#define CLK_RTC32K		6
+#define CLK_RTC_1K		7
+#define CLK_OSC32K_OUT		8
+#define CLK_RTC_SPI		9
+
+#define CLK_RTC_MAX_NO		CLK_RTC_SPI
+
+#endif /* _DT_BINDINGS_CLK_SUN55IW3_RTC_H_ */
diff --git a/include/dt-bindings/clock/sun55iw5-ccu.h b/include/dt-bindings/clock/sun55iw5-ccu.h
new file mode 100644
index 000000000000..4b3345fc9e91
--- /dev/null
+++ b/include/dt-bindings/clock/sun55iw5-ccu.h
@@ -0,0 +1,151 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 zhaozeyan@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN55IW5_H_
+#define _DT_BINDINGS_CLK_SUN55IW5_H_
+
+#define CLK_PLL_DDR		0
+#define CLK_PLL_PERI0_PARENT	1
+#define CLK_PLL_PERI0_2X	2
+#define CLK_PERI0_DIV3		3
+#define CLK_PLL_PERI0_800M	4
+#define CLK_PLL_PERI0_480M	5
+#define CLK_PLL_PERI0_600M	6
+#define CLK_PLL_PERI0_400M	7
+#define CLK_PLL_PERI0_300M	8
+#define CLK_PLL_PERI0_200M	9
+#define CLK_PLL_PERI0_160M	10
+#define CLK_PLL_PERI0_16M	11
+#define CLK_PLL_PERI0_150M	12
+#define CLK_PLL_PERI0_25M	13
+#define CLK_PLL_PERI1_PARENT	14
+#define CLK_PLL_PERI1_2X	15
+#define CLK_PLL_PERI1_800M	16
+#define CLK_PLL_PERI1_480M	17
+#define CLK_PLL_PERI1_600M	18
+#define CLK_PLL_PERI1_400M	19
+#define CLK_PLL_PERI1_300M	20
+#define CLK_PLL_PERI1_200M	21
+#define CLK_PLL_PERI1_160M	22
+#define CLK_PLL_PERI1_150M	23
+#define CLK_PLL_GPU		24
+#define CLK_PLL_VIDEO0_4X	25
+#define CLK_PLL_VIDEO2_4X	26
+#define CLK_PLL_VE		27
+#define CLK_PLL_ADC		28
+#define CLK_PLL_VIDEO3_4X	29
+#define CLK_AHB			30
+#define CLK_APB0		31
+#define CLK_APB1		32
+#define CLK_MBUS		33
+#define CLK_TRACE		34
+#define CLK_GIC			35
+#define CLK_TVDISP_AHB_GATE	36
+#define CLK_TVCAP_AHB_GATE	37
+#define CLK_TVFE_AHB_GATE	38
+#define CLK_SMHC2_AHB_GATE	39
+#define CLK_SMHC1_AHB_GATE	40
+#define CLK_SMHC0_AHB_GATE	41
+#define CLK_USB2_AHB_GATE	42
+#define CLK_GMAC_AHB_GATE	43
+#define CLK_GPU_AHB_GATE	44
+#define CLK_TVDISP_MBUS_GATE	45
+#define CLK_TVCAP_MBUS_GATE	46
+#define CLK_TVFE_MBUS_GATE	47
+#define CLK_GPU_MBUS_GATE	48
+#define CLK_GPU			49
+#define CLK_CE			50
+#define CLK_CE_SYS		51
+#define CLK_BUS_CE		52
+#define CLK_VE_CORE		53
+#define CLK_AV1			54
+#define CLK_VE			55
+#define CLK_DMA			56
+#define CLK_MSGBOX		57
+#define CLK_SPINLOCK		58
+#define CLK_TIMER0		59
+#define CLK_TIMER1		60
+#define CLK_TIMER2		61
+#define CLK_BUS_TIMER0		62
+#define CLK_DBGSYS		63
+#define CLK_PWM			64
+#define CLK_IOMMU		65
+#define CLK_DRAM		66
+#define CLK_MBUS_AV1		67
+#define CLK_MBUS_CE		68
+#define CLK_MBUS_VE3		69
+#define CLK_MBUS_DMA		70
+#define CLK_MBUS_DRAM		71
+#define CLK_SMHC0		72
+#define CLK_SMHC1		73
+#define CLK_SMHC2		74
+#define CLK_BUS_SMHC2		75
+#define CLK_BUS_SMHC1		76
+#define CLK_BUS_SMHC0		77
+#define CLK_BUS_UART3		78
+#define CLK_BUS_UART2		79
+#define CLK_BUS_UART1		80
+#define CLK_BUS_UART0		81
+#define CLK_TWI4		82
+#define CLK_TWI3		83
+#define CLK_TWI2		84
+#define CLK_TWI1		85
+#define CLK_TWI0		86
+#define CLK_SPI0		87
+#define CLK_SPI1		88
+#define CLK_SPI2		89
+#define CLK_BUS_SPI2		90
+#define CLK_BUS_SPI1		91
+#define CLK_BUS_SPI0		92
+#define CLK_GMAC0_25M		93
+#define CLK_GMAC0		94
+#define CLK_I2SPCM0		95
+#define CLK_BUS_I2SPCM0		96
+#define CLK_SPDIF1		97
+#define CLK_SPDIF0		98
+#define CLK_SPDIF0_RX		99
+#define CLK_SPDIF0_TX		100
+#define CLK_SPDIF1_RX		101
+#define CLK_SPDIF1_TX		102
+#define CLK_AUDIO_CODEC_DAC_1X	103
+#define CLK_AUDIO_CODEC_ADC_1X	104
+#define CLK_AUDIO_CODEC		105
+#define CLK_USB0		106
+#define CLK_USB1		107
+#define CLK_USB2		108
+#define CLK_USBOTG		109
+#define CLK_USBEHCI2		110
+#define CLK_USBEHCI1		111
+#define CLK_USBEHCI0		112
+#define CLK_USBOHCI2		113
+#define CLK_USBOHCI1		114
+#define CLK_USBOHCI0		115
+#define CLK_TVFE_AXI		116
+#define CLK_ADC			117
+#define CLK_TSDM_TS		118
+#define CLK_DTMB_CLK120M	119
+#define CLK_TVFE_1296M		120
+#define CLK_I2H			121
+#define CLK_AUDIO_CPU		122
+#define CLK_AUDIO_UMAC		123
+#define CLK_AUDIO_IHB		124
+#define CLK_MPG0		125
+#define CLK_MPG1		126
+#define CLK_DEMOD		127
+#define CLK_TCD3		128
+#define CLK_VINCAP_DMA		129
+#define CLK_HDMI_AUDIO		130
+#define CLK_TVCAP		131
+#define CLK_DEINT		132
+#define CLK_PANEL		133
+#define CLK_SVP_DTL		134
+#define CLK_KSC			135
+#define CLK_AFBD		136
+#define CLK_DISP		137
+
+#define CLK_MAX_NO		(CLK_DISP + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN55IW5_H_ */
diff --git a/include/dt-bindings/clock/sun55iw5-r-ccu.h b/include/dt-bindings/clock/sun55iw5-r-ccu.h
new file mode 100644
index 000000000000..e8cb01ecc264
--- /dev/null
+++ b/include/dt-bindings/clock/sun55iw5-r-ccu.h
@@ -0,0 +1,40 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2023 zhaozeyan@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN55IW5_R_CCU_H_
+#define _DT_BINDINGS_CLK_SUN55IW5_R_CCU_H_
+
+#define CLK_R_TIMER0		0
+#define CLK_R_TIMER1		1
+#define CLK_R_TIMER2		2
+#define CLK_R_TIMER		3
+#define CLK_R_EDID		4
+#define CLK_WDT1		5
+#define CLK_R_PWM		6
+#define CLK_BUS_R_PWM		7
+#define CLK_R_UART0		8
+#define CLK_R_TWI1		9
+#define CLK_R_TWI0		10
+#define CLK_R_PPU		11
+#define CLK_R_TZMA		12
+#define CLK_R_CPUS_BIST		13
+#define CLK_R_IRRX		14
+#define CLK_BUS_R_IRRX		15
+#define CLK_R_GPADC		16
+#define CLK_BUS_R_GPADC		17
+#define CLK_R_THS		18
+#define CLK_R_RTC		19
+#define CLK_R_CPUCFG		20
+#define CLK_VDD_USB2CPUS	21
+#define CLK_VDD_SYS2USB		22
+#define CLK_VDD_SYS2CPUS	23
+#define CLK_TT_AUTO		24
+#define CLK_CPU_ICACHE_AUTO	25
+#define CLK_AHBS_AUTO_CLK	26
+
+#define CLK_R_NUMBER		(CLK_AHBS_AUTO_CLK + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN55IW5_R_CCU_H_ */
diff --git a/include/dt-bindings/clock/sun55iw5-rtc.h b/include/dt-bindings/clock/sun55iw5-rtc.h
new file mode 100644
index 000000000000..b3bd851234d4
--- /dev/null
+++ b/include/dt-bindings/clock/sun55iw5-rtc.h
@@ -0,0 +1,24 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 zhaozeyan@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN55IW5_RTC_H_
+#define _DT_BINDINGS_CLK_SUN55IW5_RTC_H_
+
+
+#define CLK_DCXO24M_OUT		0
+#define CLK_IOSC		1
+#define CLK_EXT32K_GATE		2
+#define CLK_IOSC_DIV32K		3
+#define CLK_OSC32K		4
+#define CLK_DCXO24M_DIV32K	5
+#define CLK_RTC32K		6
+#define CLK_RTC_1K		7
+#define CLK_OSC32K_OUT		8
+#define CLK_RTC_SPI		9
+
+#define CLK_RTC_MAX_NO		CLK_RTC_SPI
+
+#endif /* _DT_BINDINGS_CLK_SUN55IW5_RTC_H_ */
diff --git a/include/dt-bindings/clock/sun55iw6-ccu.h b/include/dt-bindings/clock/sun55iw6-ccu.h
new file mode 100644
index 000000000000..38af72db55f9
--- /dev/null
+++ b/include/dt-bindings/clock/sun55iw6-ccu.h
@@ -0,0 +1,227 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 panzhijian@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN55IW6_H_
+#define _DT_BINDINGS_CLK_SUN55IW6_H_
+
+#define CLK_PLL_DDR		0
+#define CLK_PLL_PERI0_PARENT	1
+#define CLK_PLL_PERI0_2X	2
+#define CLK_PERI0_DIV3		3
+#define CLK_PLL_PERI0_800M	4
+#define CLK_PLL_PERI0_480M	5
+#define CLK_PLL_PERI0_600M	6
+#define CLK_PLL_PERI0_400M	7
+#define CLK_PLL_PERI0_300M	8
+#define CLK_PLL_PERI0_200M	9
+#define CLK_PLL_PERI0_160M	10
+#define CLK_PLL_PERI0_16M	11
+#define CLK_PLL_PERI0_150M	12
+#define CLK_PLL_PERI0_25M	13
+#define CLK_PLL_PERI1_PARENT	14
+#define CLK_PLL_PERI1_2X	15
+#define CLK_PLL_PERI1_800M	16
+#define CLK_PLL_PERI1_480M	17
+#define CLK_PLL_PERI1_600M	18
+#define CLK_PLL_PERI1_400M	19
+#define CLK_PLL_PERI1_300M	20
+#define CLK_PLL_PERI1_200M	21
+#define CLK_PLL_PERI1_160M	22
+#define CLK_PLL_PERI1_150M	23
+#define CLK_PLL_VIDEO0_4X	24
+#define CLK_PLL_VIDEO1_4X	25
+#define CLK_PLL_VE		26
+#define CLK_PLL_NPU_4X		27
+#define CLK_AHB			28
+#define CLK_APB0		29
+#define CLK_APB1		30
+#define CLK_APB_UART		31
+#define CLK_TRACE		32
+#define CLK_GIC			33
+#define CLK_ITS0_ACLK		34
+#define CLK_ITS0_HCLK		35
+#define CLK_NSI			36
+#define CLK_NSI_CFG		37
+#define CLK_MBUS		38
+#define CLK_IOMMU		39
+#define CLK_GMAC1_MBUS_GATE	40
+#define CLK_GMAC0_MBUS_GATE	41
+#define CLK_ISP_MBUS_GATE	42
+#define CLK_CSI_MBUS_GATE	43
+#define CLK_NAND_MBUS_GATE	44
+#define CLK_DMA1_MBUS_GATE	45
+#define CLK_CE_MBUS_GATE	46
+#define CLK_VE_MBUS_GATE	47
+#define CLK_DMA0_MBUS_GATE	48
+#define CLK_DMA0		49
+#define CLK_DMA1		50
+#define CLK_SPINLOCK		51
+#define CLK_MSGBOX0		52
+#define CLK_MSGBOX_CORE0	53
+#define CLK_MSGBOX_CORE1	54
+#define CLK_MSGBOX_CORE2	55
+#define CLK_MSGBOX_CORE3	56
+#define CLK_MSGBOX_RV		57
+#define CLK_PWM0		58
+#define CLK_PWM1		59
+#define CLK_PWM2		60
+#define CLK_DBGSYS		61
+#define CLK_SYSDAP		62
+#define CLK_TIMER0		63
+#define CLK_TIMER1		64
+#define CLK_TIMER2		65
+#define CLK_TIMER3		66
+#define CLK_TIMER4		67
+#define CLK_TIMER5		68
+#define CLK_TIMER6		69
+#define CLK_TIMER7		70
+#define CLK_BUS_TIMER		71
+#define CLK_TIMER0_RV		72
+#define CLK_TIMER1_RV		73
+#define CLK_TIMER2_RV		74
+#define CLK_TIMER3_RV		75
+#define CLK_RV_BUS_TIMER	76
+#define CLK_DE			77
+#define CLK_DE0			78
+#define CLK_G2D			79
+#define CLK_BUS_G2D		80
+#define CLK_VE			81
+#define CLK_BUS_VE		82
+#define CLK_CE			83
+#define CLK_CE_SYS		84
+#define CLK_BUS_CE		85
+#define CLK_NPU			86
+#define CLK_NPU_TZMA		87
+#define CLK_BUS_NPU		88
+#define CLK_RV_CORE		89
+#define CLK_RV_TS		90
+#define CLK_RV_CFG		91
+#define CLK_DRAM		92
+#define CLK_BUS_DRAM		93
+#define CLK_NAND0		94
+#define CLK_NAND0_CLK2X		95
+#define CLK_BUS_NAND0		96
+#define CLK_SMHC0		97
+#define CLK_BUS_SMHC0		98
+#define CLK_SMHC1		99
+#define CLK_BUS_SMHC1		100
+#define CLK_SMHC2		101
+#define CLK_BUS_SMHC2		102
+#define CLK_BUS_UART0		103
+#define CLK_BUS_UART1		104
+#define CLK_BUS_UART2		105
+#define CLK_BUS_UART3		106
+#define CLK_BUS_UART4		107
+#define CLK_BUS_UART5		108
+#define CLK_BUS_UART6		109
+#define CLK_BUS_UART7		110
+#define CLK_BUS_UART8		111
+#define CLK_BUS_UART9		112
+#define CLK_BUS_UART10		113
+#define CLK_BUS_UART11		114
+#define CLK_BUS_UART12		115
+#define CLK_BUS_UART13		116
+#define CLK_BUS_UART14		117
+#define CLK_TWI0		118
+#define CLK_TWI1		119
+#define CLK_TWI2		120
+#define CLK_TWI3		121
+#define CLK_TWI4		122
+#define CLK_TWI5		123
+#define CLK_TWI6		124
+#define CLK_SPI0		125
+#define CLK_BUS_SPI0		126
+#define CLK_SPI1		127
+#define CLK_BUS_SPI1		128
+#define CLK_SPI2		129
+#define CLK_BUS_SPI2		130
+#define CLK_SPIF		131
+#define CLK_BUS_SPIF		132
+#define CLK_SPI3		133
+#define CLK_BUS_SPI3		134
+#define CLK_SPI4		135
+#define CLK_BUS_SPI4		136
+#define CLK_GPADC0		137
+#define CLK_BUS_GPADC0		138
+#define CLK_GPADC1		139
+#define CLK_BUS_GPADC1		140
+#define CLK_GPADC2		141
+#define CLK_BUS_GPADC2		142
+#define CLK_GPADC3		143
+#define CLK_BUS_GPADC3		144
+#define CLK_THS			145
+#define CLK_IRRX0		146
+#define CLK_BUS_IRRX0		147
+#define CLK_IRTX		148
+#define CLK_BUS_IRTX		149
+#define CLK_LRADC		150
+#define CLK_TPADC_24M		151
+#define CLK_TPADC		152
+#define CLK_LBC			153
+#define CLK_LBC_NSI_AHB		154
+#define CLK_BUS_LBC		155
+#define CLK_IRRX1		156
+#define CLK_BUS_IRRX1		157
+#define CLK_IRRX2		158
+#define CLK_BUS_IRRX2		159
+#define CLK_IRRX3		160
+#define CLK_BUS_IRRX3		161
+#define CLK_I2SPCM0		162
+#define CLK_BUS_I2SPCM0		163
+#define CLK_I2SPCM1		164
+#define CLK_BUS_I2SPCM1		165
+#define CLK_I2SPCM2		166
+#define CLK_BUS_I2SPCM2		167
+#define CLK_I2SPCM3		168
+#define CLK_BUS_I2SPCM3		169
+#define CLK_OWA_TX		170
+#define CLK_OWA_RX		171
+#define CLK_OWA			172
+#define CLK_DMIC		173
+#define CLK_BUS_DMIC		174
+#define CLK_AUDIO_CODEC_DAC_1X	175
+#define CLK_AUDIO_CODEC		176
+#define CLK_USB			177
+#define CLK_USB20_0_DEVICE	178
+#define CLK_USB20_0_HOST_EHCI	179
+#define CLK_USB20_0_HOST_OHCI	180
+#define CLK_USB1		181
+#define CLK_USB20_1_HOST_EHCI	182
+#define CLK_USB20_1_HOST_OHCI	183
+#define CLK_USB2_REF		184
+#define CLK_USB2_SUSPEND	185
+#define CLK_USB3_REF		186
+#define CLK_USB30		187
+#define CLK_PCIE_REF_AUX	188
+#define CLK_PCIE_SLV		189
+#define CLK_SERDES_PHY_CFG	190
+#define CLK_SERDES_PHY_REF	191
+#define CLK_SERDES_AXI		192
+#define CLK_GMAC0_PHY		193
+#define CLK_GMAC0_PTP		194
+#define CLK_GMAC0		195
+#define CLK_GMAC1_PHY		196
+#define CLK_GMAC1_PTP		197
+#define CLK_GMAC1		198
+#define CLK_GMAC_NSI		199
+#define CLK_VO0_TCONLCD0	200
+#define CLK_BUS_VO0_TCONLCD0	201
+#define CLK_DSI0		202
+#define CLK_BUS_DSI0		203
+#define CLK_VO0_COMBPHY0	204
+#define CLK_DPSS		205
+#define CLK_LEDC		206
+#define CLK_BUS_LEDC		207
+#define CLK_CSI_MASTER0		208
+#define CLK_CSI_MASTER1		209
+#define CLK_CSI_MASTER2		210
+#define CLK_CSI_MASTER3		211
+#define CLK_CSI			212
+#define CLK_BUS_CSI		213
+#define CLK_ISP			214
+#define CLK_BUS_ISP		215
+
+#endif /* _DT_BINDINGS_CLK_SUN55IW6_H_ */
diff --git a/include/dt-bindings/clock/sun55iw6-r-ccu.h b/include/dt-bindings/clock/sun55iw6-r-ccu.h
new file mode 100644
index 000000000000..c165d9d6aa0c
--- /dev/null
+++ b/include/dt-bindings/clock/sun55iw6-r-ccu.h
@@ -0,0 +1,41 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2023 panzhijian@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN55IW6_R_CCU_H_
+#define _DT_BINDINGS_CLK_SUN55IW6_R_CCU_H_
+
+#define CLK_R_TIMER0		0
+#define CLK_R_TIMER1		1
+#define CLK_R_TIMER2		2
+#define CLK_R_TIMER3		3
+#define CLK_R_TIMER		4
+#define CLK_R_TWD		5
+#define CLK_R_PWM		6
+#define CLK_R_BUS_PWM		7
+#define CLK_R_SPI		8
+#define CLK_R_BUS_SPI		9
+#define CLK_R_MBOX		10
+#define CLK_R_UART1		11
+#define CLK_R_UART0		12
+#define CLK_R_TWI1		13
+#define CLK_R_TWI0		14
+#define CLK_R_PPU		15
+#define CLK_R_TZMA		16
+#define CLK_R_CPUS_BIST		17
+#define CLK_R_IRRX		18
+#define CLK_R_BUS_IRRX		19
+#define CLK_RTC			20
+#define CLK_R_CPUCFG		21
+#define CLK_VDD_USB2CPUS	22
+#define CLK_VDD_SYS2CPUS	23
+#define CLK_VDD_DDR		24
+#define CLK_TT_AUTO		25
+#define CLK_CPU_ICACHE_AUTO	26
+#define CLK_AHBS_AUTO_CLK	27
+
+#define CLK_R_NUMBER		(CLK_AHBS_AUTO_CLK + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN55IW6_R_CCU_H_ */
diff --git a/include/dt-bindings/clock/sun55iw6-rtc.h b/include/dt-bindings/clock/sun55iw6-rtc.h
new file mode 100644
index 000000000000..2defc93cfc8a
--- /dev/null
+++ b/include/dt-bindings/clock/sun55iw6-rtc.h
@@ -0,0 +1,24 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 panzhijian@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN55IW6_RTC_H_
+#define _DT_BINDINGS_CLK_SUN55IW6_RTC_H_
+
+
+#define CLK_DCXO24M_OUT		0
+#define CLK_IOSC		1
+#define CLK_EXT32K_GATE		2
+#define CLK_IOSC_DIV32K		3
+#define CLK_OSC32K		4
+#define CLK_DCXO24M_DIV32K	5
+#define CLK_RTC32K		6
+#define CLK_RTC_1K		7
+#define CLK_OSC32K_OUT		8
+#define CLK_RTC_SPI		9
+
+#define CLK_RTC_MAX_NO		CLK_RTC_SPI
+
+#endif /* _DT_BINDINGS_CLK_SUN55IW6_RTC_H_ */
diff --git a/include/dt-bindings/clock/sun60iw1-ccu.h b/include/dt-bindings/clock/sun60iw1-ccu.h
new file mode 100644
index 000000000000..31719f802d77
--- /dev/null
+++ b/include/dt-bindings/clock/sun60iw1-ccu.h
@@ -0,0 +1,256 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2022 liujuan1@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN60IW1_H_
+#define _DT_BINDINGS_CLK_SUN60IW1_H_
+
+#define CLK_PLL_REF		0
+#define CLK_PLL_DDR		1
+#define CLK_PLL_PERI0		2
+#define CLK_PLL_PERI0_2X	3
+#define CLK_PERI0_DIV3		4
+#define CLK_PLL_PERI0_800M	5
+#define CLK_PLL_PERI0_480M	6
+#define CLK_PLL_PERI0_600M	7
+#define CLK_PLL_PERI0_400M	8
+#define CLK_PLL_PERI0_300M	9
+#define CLK_PLL_PERI0_200M	10
+#define CLK_PLL_PERI0_160M	11
+#define CLK_PLL_PERI0_150M	12
+#define CLK_PLL_PERI1		13
+#define CLK_PLL_PERI1_2X	14
+#define CLK_PLL_PERI1_800M	15
+#define CLK_PLL_PERI1_480M	16
+#define CLK_PLL_PERI1_600M	17
+#define CLK_PLL_PERI1_400M	18
+#define CLK_PLL_PERI1_300M	19
+#define CLK_PLL_PERI1_200M	20
+#define CLK_PLL_PERI1_160M	21
+#define CLK_PLL_PERI1_150M	22
+#define CLK_PLL_GPU0		23
+#define CLK_PLL_VIDEO0_4X	24
+#define CLK_PLL_VIDEO0_3X	25
+#define CLK_PLL_VIDEO1_4X	26
+#define CLK_PLL_VIDEO1_3X	27
+#define CLK_PLL_VIDEO2_4X	28
+#define CLK_PLL_VIDEO2_3X	29
+#define CLK_PLL_VIDEO3_4X	30
+#define CLK_PLL_VIDEO3_3X	31
+#define CLK_PLL_VE0		32
+#define CLK_PLL_VE1		33
+#define CLK_PLL_AUDIO0_4X	34
+#define CLK_PLL_NPU		35
+#define CLK_PLL_DE_4X		36
+#define CLK_PLL_DE_3X		37
+#define CLK_PLL_CCI		38
+#define CLK_AHB			39
+#define CLK_APB0		40
+#define CLK_APB1		41
+#define CLK_APB_UART		42
+#define CLK_TRACE		43
+#define CLK_CCI			44
+#define CLK_GIC0		45
+#define CLK_GIC1		46
+#define CLK_NSI			47
+#define CLK_MBUS		48
+#define CLK_MSI_LITE0		49
+#define CLK_MSI_LITE1		50
+#define CLK_VE_ENC1_MBUS	51
+#define CLK_VE_DEC_MBUS		52
+#define CLK_GMAC1_MBUS		53
+#define CLK_GMAC0_MBUS		54
+#define CLK_ISP_MBUS		55
+#define CLK_CSI_MBUS		56
+#define CLK_NAND_MBUS		57
+#define CLK_DMA1_MBUS		58
+#define CLK_CE_MBUS		59
+#define CLK_VE_ENC0_MBUS	60
+#define CLK_DMA0_MBUS		61
+#define CLK_DMA0_BUS		62
+#define CLK_DMA1_BUS		63
+#define CLK_SPINLOCK_BUS	64
+#define CLK_MSGBOX0_CLK		65
+#define CLK_MSGBOX1_CLK		66
+#define CLK_MSGBOX2_CLK		67
+#define CLK_PWM0_CLK		68
+#define CLK_PWM1_CLK		69
+#define CLK_DBGSYS_CLK		70
+#define CLK_DBGPAD_CLK		71
+#define CLK_TIMER0_CLK0		72
+#define CLK_TIMER0_CLK1		73
+#define CLK_TIMER0_CLK2		74
+#define CLK_TIMER0_CLK3		75
+#define CLK_TIMER0_CLK4		76
+#define CLK_TIMER0_CLK5		77
+#define CLK_TIMER0_CLK6		78
+#define CLK_TIMER0_CLK7		79
+#define CLK_TIMER0_CLK8		80
+#define CLK_TIMER0_CLK9		81
+#define CLK_TIMER0		82
+#define CLK_TIMER1_CLK0		83
+#define CLK_TIMER1_CLK1		84
+#define CLK_TIMER1_CLK2		85
+#define CLK_TIMER1_CLK3		86
+#define CLK_TIMER1_CLK4		87
+#define CLK_TIMER1_CLK5		88
+#define CLK_TIMER1		89
+#define CLK_DE0			90
+#define CLK_DE0_BUS		91
+#define CLK_DE1			92
+#define CLK_DE1_BUS		93
+#define CLK_DI			94
+#define CLK_DI_BUS		95
+#define CLK_G2D			96
+#define CLK_G2D_BUS		97
+#define CLK_VE_ENC0		98
+#define CLK_VE_ENC1		99
+#define CLK_VE_DEC		100
+#define CLK_VE_ENC1_BUS		101
+#define CLK_VE_ENC0_BUS		102
+#define CLK_CE			103
+#define CLK_CE_SYS		104
+#define CLK_CE_BUS		105
+#define CLK_NPU			106
+#define CLK_NPU_BUS		107
+#define CLK_AIPU		108
+#define CLK_AIPU_BUS		109
+#define CLK_GPU0		110
+#define CLK_GPU0_BUS		111
+#define CLK_DSP			112
+#define CLK_DRAM0		113
+#define CLK_DRAM0_BUS		114
+#define CLK_NAND0_CLK0		115
+#define CLK_NAND0_CLK1		116
+#define CLK_NAND0_BUS		117
+#define CLK_SMHC0		118
+#define CLK_SMHC0_24M		119
+#define CLK_SMHC0_BUS		120
+#define CLK_SMHC1		121
+#define CLK_SMHC1_BUS		122
+#define CLK_SMHC2		123
+#define CLK_SMHC2_24M		124
+#define CLK_SMHC2_BUS		125
+#define CLK_SMHC3		126
+#define CLK_SMHC3_24M		127
+#define CLK_SMHC3_BUS		128
+#define CLK_UFS_AXI		129
+#define CLK_UFS			130
+#define CLK_UART0		131
+#define CLK_UART1		132
+#define CLK_UART2		133
+#define CLK_UART3		134
+#define CLK_UART4		135
+#define CLK_UART5		136
+#define CLK_UART6		137
+#define CLK_UART7		138
+#define CLK_UART8		139
+#define CLK_TWI0		140
+#define CLK_TWI1		141
+#define CLK_TWI2		142
+#define CLK_TWI3		143
+#define CLK_TWI4		144
+#define CLK_TWI5		145
+#define CLK_TWI6		146
+#define CLK_TWI7		147
+#define CLK_TWI8		148
+#define CLK_SPI0		149
+#define CLK_SPI0_BUS		150
+#define CLK_SPI1		151
+#define CLK_SPI1_BUS		152
+#define CLK_SPI2		153
+#define CLK_SPI2_BUS		154
+#define CLK_SPIF		155
+#define CLK_SPIF_BUS		156
+#define CLK_SPIF3		157
+#define CLK_SPIF3_BUS		158
+#define CLK_SPIF4		159
+#define CLK_SPIF4_BUS		160
+#define CLK_SPIF5		161
+#define CLK_SPIF5_BUS		162
+#define CLK_SPIF6		163
+#define CLK_SPIF6_BUS		164
+#define CLK_GPADC0_24M		165
+#define CLK_GPADC0		166
+#define CLK_GPADC1_24M		167
+#define CLK_GPADC1		168
+#define CLK_THS0		169
+#define CLK_IRRX		170
+#define CLK_IRRX_BUS		171
+#define CLK_IRTX		172
+#define CLK_IRTX_BUS		173
+#define CLK_LRADC		174
+#define CLK_LBC			175
+#define CLK_LBC_BUS		176
+#define CLK_I2SPCM1		177
+#define CLK_I2SPCM1_BUS		178
+#define CLK_I2SPCM2		179
+#define CLK_I2SPCM2_ASRC	180
+#define CLK_I2SPCM2_BUS		181
+#define CLK_I2SPCM3		182
+#define CLK_I2SPCM4		183
+#define CLK_I2SPCM4_BUS		184
+#define CLK_I2SPCM5		185
+#define CLK_I2SPCM5_BUS		186
+#define CLK_SPDIF_TX		187
+#define CLK_SPDIF_RX		188
+#define CLK_SPDIF		189
+#define CLK_USB2_HOST0		190
+#define CLK_USB2_OTG0		191
+#define CLK_USB2_EHCI0		192
+#define CLK_USB2_OHCI0		193
+#define CLK_USB2_HOST1		194
+#define CLK_USB2_OHCI1		195
+#define CLK_USB2_HOST2		196
+#define CLK_USB2_EHCI2		197
+#define CLK_USB2_OHCI2		198
+#define CLK_USB2_REF		199
+#define CLK_USB3_USB2_REF	200
+#define CLK_USB3_SUSPEND	201
+#define CLK_USB3_MF		202
+#define CLK_PCIE0_AUX		203
+#define CLK_GMAC_PTP		204
+#define CLK_GMAC0_PHY		205
+#define CLK_GMAC0		206
+#define CLK_GMAC1_PHY		207
+#define CLK_GMAC1		208
+#define CLK_VO0_TCONLCD0	209
+#define CLK_VO0_TCONLCD0_BUS	210
+#define CLK_VO0_TCONLCD1	211
+#define CLK_VO0_TCONLCD1_BUS	212
+#define CLK_VO0_TCONLCD2	213
+#define CLK_VO0_TCONLCD2_BUS	214
+#define CLK_VO0_TCONLCD3	215
+#define CLK_VO0_TCONLCD3_BUS	216
+#define CLK_DSI0		217
+#define CLK_DSI0_BUS		218
+#define CLK_DSI1		219
+#define CLK_DSI1_BUS		220
+#define CLK_COMBPHY0		221
+#define CLK_COMBPHY1		222
+#define CLK_TCONTV0		223
+#define CLK_TCONTV0_BUS		224
+#define CLK_TCONTV1		225
+#define CLK_TCONTV2		226
+#define CLK_EDP_CLK0		227
+#define CLK_EDP_CLK1		228
+#define CLK_EDP_BUS		229
+#define CLK_HDMI_REF		230
+#define CLK_HDMI_PRE		231
+#define CLK_HDMI_HDCP		232
+#define CLK_HDMI		233
+#define CLK_DPSS_TOP0		234
+#define CLK_DPSS_TOP1		235
+#define CLK_LEDC		236
+#define CLK_LEDC_BUS		237
+#define CLK_CSI_MASTER0		238
+#define CLK_CSI_MASTER1		239
+#define CLK_CSI_MASTER2		240
+#define CLK_CSI_MASTER3		241
+#define CLK_CSI			242
+#define CLK_BUS_CSI		243
+#define CLK_ISP			244
+
+#endif /* _DT_BINDINGS_CLK_SUN60IW1_H_ */
diff --git a/include/dt-bindings/clock/sun60iw1-dsp-ccu.h b/include/dt-bindings/clock/sun60iw1-dsp-ccu.h
new file mode 100644
index 000000000000..c3bbfb904ab3
--- /dev/null
+++ b/include/dt-bindings/clock/sun60iw1-dsp-ccu.h
@@ -0,0 +1,49 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2022 liujuan1@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN60IW1_DSP_CCU_H_
+#define _DT_BINDINGS_CLK_SUN60IW1_DSP_CCU_H_
+
+#define CLK_PLL_AUDIO1		0
+#define CLK_PLL_AUDIO1_DIV2	1
+#define CLK_STANDBY		2
+#define CLK_PLL_AUDIO1_DIV5	3
+#define CLK_PLL_AUDIO1_4X	4
+#define CLK_RV			5
+#define CLK_RV_BUS		6
+#define CLK_RV_CFG		7
+#define CLK_RISCV_MSG		8
+#define CLK_RV_TIMER0		9
+#define CLK_RV_TIMER1		10
+#define CLK_RV_TIMER2		11
+#define CLK_RV_TIMER3		12
+#define CLK_BUS_RV_TIMER	13
+#define CLK_MCU_TZMA1		14
+#define CLK_MCU_TZMA0		15
+#define CLK_DMA_MCLK		16
+#define CLK_DMA_HCLK		17
+#define CLK_I2S			18
+#define CLK_MCU_I2S		19
+#define CLK_DSP_TIMER0		20
+#define CLK_DSP_TIMER1		21
+#define CLK_DSP_TIMER2		22
+#define CLK_DSP_TIMER3		23
+#define CLK_BUS_DSP_TIMER	24
+#define CLK_DSP_DSP		25
+#define CLK_DSP_CFG		26
+#define CLK_DSP_MSG		27
+#define CLK_DSP_TZMA		28
+#define CLK_DSP_SPINLOCK	29
+#define CLK_DMIC		30
+#define CLK_DMIC_BUS		31
+#define CLK_MSI_BUS		32
+#define CLK_TBU_BUS		33
+#define CLK_PUBSRAM0		34
+#define CLK_PUBSRAM1		35
+
+#define CLK_DSP_NUMBER		(CLK_PUBSRAM1 + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN60IW1_DSP_CCU_H_ */
diff --git a/include/dt-bindings/clock/sun60iw1-r-ccu.h b/include/dt-bindings/clock/sun60iw1-r-ccu.h
new file mode 100644
index 000000000000..5bac9135879a
--- /dev/null
+++ b/include/dt-bindings/clock/sun60iw1-r-ccu.h
@@ -0,0 +1,41 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2022 liujuan1@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN60IW1_R_CCU_H_
+#define _DT_BINDINGS_CLK_SUN60IW1_R_CCU_H_
+
+#define CLK_R_AHB		0
+#define CLK_R_APBS0		1
+#define CLK_R_APBS1		2
+#define CLK_R_TIMER0		3
+#define CLK_R_TIMER1		4
+#define CLK_R_TIMER2		5
+#define CLK_R_TIMER3		6
+#define CLK_R_BUS_TIMER		7
+#define CLK_R_BUS_TWD		8
+#define CLK_R_PWM		9
+#define CLK_R_BUS_PWM		10
+#define CLK_R_SPI		11
+#define CLK_R_BUS_SPI		12
+#define CLK_R_BUS_MBOX		13
+#define CLK_R_BUS_UART2		14
+#define CLK_R_BUS_UART1		15
+#define CLK_R_BUS_UART0		16
+#define CLK_R_BUS_TWI2		17
+#define CLK_R_BUS_TWI1		18
+#define CLK_R_BUS_TWI0		19
+#define CLK_R_BUS_PPU		20
+#define CLK_R_BUS_TZMA		21
+#define CLK_R_CPUS_BUS_BIST	22
+#define CLK_R_IRRX		23
+#define CLK_R_BUS_IRRX		24
+#define CLK_DMA_CLKEN_SW	25
+#define CLK_R_BUS_RTC		26
+#define CLK_R_BUS_CPUCFG	27
+
+#define CLK_R_NUMBER		(CLK_R_BUS_CPUCFG + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN60IW1_R_CCU_H_ */
diff --git a/include/dt-bindings/clock/sun60iw1-rtc.h b/include/dt-bindings/clock/sun60iw1-rtc.h
new file mode 100644
index 000000000000..9441250d2ff1
--- /dev/null
+++ b/include/dt-bindings/clock/sun60iw1-rtc.h
@@ -0,0 +1,23 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2022 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN60IW1_RTC_H_
+#define _DT_BINDINGS_CLK_SUN60IW1_RTC_H_
+
+#define CLK_IOSC		0
+#define CLK_EXT32K_GATE		1
+#define CLK_IOSC_DIV32K		2
+#define CLK_OSC32K		3
+#define CLK_DCXO24M_DIV32K	4
+#define CLK_RTC32K		5
+#define CLK_RTC_1K		6
+#define CLK_RTC_32K_FANOUT	7
+#define CLK_RTC_SPI		8
+#define CLK_DCXO		9
+
+#define CLK_RTC_MAX_NO		CLK_DCXO
+
+#endif /* _DT_BINDINGS_CLK_SUN60IW1_RTC_H_ */
diff --git a/include/dt-bindings/clock/sun60iw2-ccu.h b/include/dt-bindings/clock/sun60iw2-ccu.h
new file mode 100644
index 000000000000..54689b563fa2
--- /dev/null
+++ b/include/dt-bindings/clock/sun60iw2-ccu.h
@@ -0,0 +1,336 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN60IW2_H_
+#define _DT_BINDINGS_CLK_SUN60IW2_H_
+
+#define CLK_PLL_REF		0
+#define CLK_PLL_DDR		1
+#define CLK_PLL_PERI0		2
+#define CLK_PLL_PERI0_2X	3
+#define CLK_PLL_PERI0_800M	4
+#define CLK_PLL_PERI0_480M	5
+#define CLK_PLL_PERI0_600M	6
+#define CLK_PLL_PERI0_400M	7
+#define CLK_PLL_PERI0_300M	8
+#define CLK_PLL_PERI0_200M	9
+#define CLK_PLL_PERI0_160M	10
+#define CLK_PLL_PERI0_150M	11
+#define CLK_PLL_PERI1		12
+#define CLK_PLL_PERI1_2X	13
+#define CLK_PLL_PERI1_800M	14
+#define CLK_PLL_PERI1_480M	15
+#define CLK_PLL_PERI1_600M	16
+#define CLK_PLL_PERI1_400M	17
+#define CLK_PLL_PERI1_300M	18
+#define CLK_PLL_PERI1_200M	19
+#define CLK_PLL_PERI1_160M	20
+#define CLK_PLL_PERI1_150M	21
+#define CLK_HDMI_CEC_32K	22
+#define CLK_PLL_GPU0		23
+#define CLK_PLL_VIDEO0		24
+#define CLK_PLL_VIDEO0_4X	25
+#define CLK_PLL_VIDEO0_3X	26
+#define CLK_PLL_VIDEO1		27
+#define CLK_PLL_VIDEO1_4X	28
+#define CLK_PLL_VIDEO1_3X	29
+#define CLK_PLL_VIDEO2		30
+#define CLK_PLL_VIDEO2_4X	31
+#define CLK_PLL_VIDEO2_3X	32
+#define CLK_PLL_VE0		33
+#define CLK_PLL_VE1		34
+#define CLK_PLL_AUDIO0_4X	35
+#define CLK_PLL_AUDIO1		36
+#define CLK_PLL_AUDIO1_DIV2	37
+#define CLK_PLL_AUDIO1_DIV5	38
+#define CLK_PLL_NPU		39
+#define CLK_PLL_DE		40
+#define CLK_PLL_DE_4X		41
+#define CLK_PLL_DE_3X		42
+#define CLK_AHB			43
+#define CLK_APB0		44
+#define CLK_APB1		45
+#define CLK_APB_UART		46
+#define CLK_TRACE		47
+#define CLK_GIC			48
+#define CLK_CPU_PERI		49
+#define CLK_ITS_PCIE0_A		50
+#define CLK_NSI			51
+#define CLK_NSI_CFG		52
+#define CLK_MBUS		53
+#define CLK_IOMMU0_SYS_H	54
+#define CLK_IOMMU0_SYS_P	55
+#define CLK_IOMMU0_SYS_MBUS	56
+#define CLK_MSI_LITE0		57
+#define CLK_MSI_LITE1		58
+#define CLK_MSI_LITE2		59
+#define CLK_IOMMU1_SYS_H	60
+#define CLK_IOMMU1_SYS_P	61
+#define CLK_IOMMU1_SYS_MBUS	62
+#define CLK_CPUS_HCLK_GATE	63
+#define CLK_STORE_AHB_GATE	64
+#define CLK_MSILITE0_AHB_GATE	65
+#define CLK_USB_SYS_AHB_GATE	66
+#define CLK_SERDES_AHB_GATE	67
+#define CLK_GPU0_AHB_GATE	68
+#define CLK_NPU_AHB_GATE	69
+#define CLK_DE_AHB_GATE		70
+#define CLK_VID_OUT1_AHB_GATE	71
+#define CLK_VID_OUT0_AHB_GATE	72
+#define CLK_VID_IN_AHB_GATE	73
+#define CLK_VE_ENC_AHB_GATE	74
+#define CLK_VE_AHB_GATE		75
+#define CLK_MBUS_MSILITE2_GATE	76
+#define CLK_MBUS_STORE_GATE	77
+#define CLK_MBUS_MSILITE0_GATE	78
+#define CLK_MBUS_SERDES_GATE	79
+#define CLK_MBUS_VID_IN_GATE	80
+#define CLK_MBUS_NPU_GATE	81
+#define CLK_MBUS_GPU0_GATE	82
+#define CLK_DEC_MBUS_GATE	83
+#define CLK_MBUS_VE_GATE	84
+#define CLK_MBUS_DESYS_GATE	85
+#define CLK_IOMMU1_MBUS_GATE	86
+#define CLK_IOMMU0_MBUS_GATE	87
+#define CLK_VE_DEC_MBUS		88
+#define CLK_GMAC1_MBUS		89
+#define CLK_GMAC0_MBUS		90
+#define CLK_ISP_MBUS		91
+#define CLK_CSI_MBUS		92
+#define CLK_NAND_MBUS		93
+#define CLK_DMA1_MBUS		94
+#define CLK_MBUS_CE		95
+#define CLK_MBUS_VE		96
+#define CLK_MBUS_DMA0		97
+#define CLK_DMA0		98
+#define CLK_DMA1		99
+#define CLK_SPINLOCK		100
+#define CLK_MSGBOX0		101
+#define CLK_PWM0		102
+#define CLK_PWM1		103
+#define CLK_DBGSYS		104
+#define CLK_SYSDAP		105
+#define CLK_TIMER0		106
+#define CLK_TIMER1		107
+#define CLK_TIMER2		108
+#define CLK_TIMER3		109
+#define CLK_TIMER4		110
+#define CLK_TIMER5		111
+#define CLK_TIMER6		112
+#define CLK_TIMER7		113
+#define CLK_TIMER8		114
+#define CLK_TIMER9		115
+#define CLK_BUS_TIMER		116
+#define CLK_AVS			117
+#define CLK_DE0			118
+#define CLK_BUS_DE0		119
+#define CLK_DI			120
+#define CLK_DI_GATE		121
+#define CLK_G2D			122
+#define CLK_G2D_GATE		123
+#define CLK_EINK		124
+#define CLK_EINK_PANEL		125
+#define CLK_EINK_GATE		126
+#define CLK_VE_ENC0		127
+#define CLK_VE_DEC		128
+#define CLK_BUS_VE_DEC		129
+#define CLK_BUS_VE_ENC		130
+#define CLK_CE			131
+#define CLK_CE_SYS		132
+#define CLK_BUS_CE		133
+#define CLK_NPU			134
+#define CLK_BUS_NPU		135
+#define CLK_GPU0		136
+#define CLK_BUS_GPU0		137
+#define CLK_DRAM0		138
+#define CLK_BUS_DRAM0		139
+#define CLK_NAND0_CLK0		140
+#define CLK_NAND0_CLK1		141
+#define CLK_BUS_NAND0		142
+#define CLK_SMHC0		143
+#define CLK_BUS_SMHC0		144
+#define CLK_SMHC1		145
+#define CLK_BUS_SMHC1		146
+#define CLK_SMHC2		147
+#define CLK_BUS_SMHC2		148
+#define CLK_SMHC3		149
+#define CLK_BUS_SMHC3		150
+#define CLK_UFS_AXI		151
+#define CLK_UFS_CFG		152
+#define CLK_UFS			153
+#define CLK_UART0		154
+#define CLK_UART1		155
+#define CLK_UART2		156
+#define CLK_UART3		157
+#define CLK_UART4		158
+#define CLK_UART5		159
+#define CLK_UART6		160
+#define CLK_TWI0		161
+#define CLK_TWI1		162
+#define CLK_TWI2		163
+#define CLK_TWI3		164
+#define CLK_TWI4		165
+#define CLK_TWI5		166
+#define CLK_TWI6		167
+#define CLK_TWI7		168
+#define CLK_TWI8		169
+#define CLK_TWI9		170
+#define CLK_TWI10		171
+#define CLK_TWI11		172
+#define CLK_TWI12		173
+#define CLK_SPI0		174
+#define CLK_BUS_SPI0		175
+#define CLK_SPI1		176
+#define CLK_BUS_SPI1		177
+#define CLK_SPI2		178
+#define CLK_BUS_SPI2		179
+#define CLK_SPIF		180
+#define CLK_BUS_SPIF		181
+#define CLK_SPI3		182
+#define CLK_BUS_SPI3		183
+#define CLK_SPI4		184
+#define CLK_BUS_SPI4		185
+#define CLK_GPADC0_24M		186
+#define CLK_GPADC0		187
+#define CLK_THS0		188
+#define CLK_IRRX		189
+#define CLK_IRRX_GATE		190
+#define CLK_IRTX		191
+#define CLK_IRTX_GATE		192
+#define CLK_LRADC		193
+#define CLK_SGPIO		194
+#define CLK_BUS_SGPIO		195
+#define CLK_LPC			196
+#define CLK_BUS_LPC		197
+#define CLK_I2SPCM0		198
+#define CLK_BUS_I2SPCM0		199
+#define CLK_I2SPCM1		200
+#define CLK_BUS_I2SPCM1		201
+#define CLK_I2SPCM2		202
+#define CLK_I2SPCM2_ASRC	203
+#define CLK_BUS_I2SPCM2		204
+#define CLK_I2SPCM3		205
+#define CLK_BUS_I2SPCM3		206
+#define CLK_I2SPCM4		207
+#define CLK_BUS_I2SPCM4		208
+#define CLK_OWA_TX		209
+#define CLK_OWA_RX		210
+#define CLK_BUS_OWA		211
+#define CLK_DMIC		212
+#define CLK_BUS_DMIC		213
+#define CLK_USB			214
+#define CLK_USB0_DEVICE		215
+#define CLK_USB0_EHCI		216
+#define CLK_USB0_OHCI		217
+#define CLK_USB1		218
+#define CLK_USB1_EHCI		219
+#define CLK_USB1_OHCI		220
+#define CLK_USB_REF		221
+#define CLK_USB2_U2_REF		222
+#define CLK_USB2_SUSPEND	223
+#define CLK_USB2_MF		224
+#define CLK_USB2_U3_UTMI	225
+#define CLK_USB2_U2_PIPE	226
+#define CLK_PCIE0_AUX		227
+#define CLK_PCIE0_AXI_SLV	228
+#define CLK_SERDES_PHY_CFG	229
+#define CLK_GMAC_PTP		230
+#define CLK_GMAC0_PHY		231
+#define CLK_GMAC0		232
+#define CLK_GMAC1_PHY		233
+#define CLK_GMAC1		234
+#define CLK_VO0_TCONLCD0	235
+#define CLK_BUS_VO0_TCONLCD0	236
+#define CLK_VO0_TCONLCD1	237
+#define CLK_BUS_VO0_TCONLCD1	238
+#define CLK_VO0_TCONLCD2	239
+#define CLK_BUS_VO0_TCONLCD2	240
+#define CLK_DSI0		241
+#define CLK_BUS_DSI0		242
+#define CLK_DSI1		243
+#define CLK_BUS_DSI1		244
+#define CLK_COMBPHY0		245
+#define CLK_COMBPHY1		246
+#define CLK_TCONTV0		247
+#define CLK_TCONTV1		248
+#define CLK_EDP_TV		249
+#define CLK_EDP			250
+#define CLK_HDMI_REF		251
+#define CLK_HDMI_TV		252
+#define CLK_HDMI		253
+#define CLK_HDMI_SFR		254
+#define CLK_HDCP_ESM		255
+#define CLK_DPSS_TOP0		256
+#define CLK_DPSS_TOP1		257
+#define CLK_LEDC		258
+#define CLK_BUS_LEDC		259
+#define CLK_DSC			260
+#define CLK_CSI_MASTER0		261
+#define CLK_CSI_MASTER1		262
+#define CLK_CSI_MASTER2		263
+#define CLK_CSI			264
+#define CLK_BUS_CSI		265
+#define CLK_ISP			266
+#define CLK_RES_DCAP_24M	267
+#define CLK_APB2JTAG		268
+#define CLK_FANOUT_25M		269
+#define CLK_FANOUT_16M		270
+#define CLK_FANOUT_12M		271
+#define CLK_FANOUT_24M		272
+#define CLK_CLK27M_FANOUT	273
+#define CLK_CLK_FANOUT		274
+#define CLK_SYS_12M		275
+#define CLK_PLL_PERI0_16M	276
+#define CLK_PLL_PERI0_25M	277
+#define CLK_FANOUT3		278
+#define CLK_FANOUT2		279
+#define CLK_FANOUT1		280
+#define CLK_FANOUT0		281
+#define CLK_BUS_DEBUG		282
+#define CLK_PLL_DDR_AUTO	283
+#define CLK_PLL_PERI0_2X_AUTO	284
+#define CLK_PLL_PERI0_800M_AUTO	285
+#define CLK_PLL_PERI0_600M_AUTO	286
+#define CLK_PLL_PERI0_480M_ALL_AUTO	287
+#define CLK_PLL_PERI0_480M_AUTO	288
+#define CLK_PLL_PERI0_160M_AUTO	289
+#define CLK_PLL_PERI0_300M_ALL_AUTO	290
+#define CLK_PLL_PERI0_300M_AUTO	291
+#define CLK_PLL_PERI0_150M_AUTO	292
+#define CLK_PLL_PERI0_400M_ALL_AUTO	293
+#define CLK_PLL_PERI0_400M_AUTO	294
+#define CLK_PLL_PERI0_200M_AUTO	295
+#define CLK_PLL_PERI1_800M_AUTO	296
+#define CLK_PLL_PERI1_600M_ALL_AUTO	297
+#define CLK_PLL_PERI1_600M_AUTO	298
+#define CLK_PLL_PERI1_480M_ALL_AUTO	299
+#define CLK_PLL_PERI1_480M_AUTO	300
+#define CLK_PLL_PERI1_160M_AUTO	301
+#define CLK_PLL_PERI1_300M_ALL_AUTO	302
+#define CLK_PLL_PERI1_300M_AUTO	303
+#define CLK_PLL_PERI1_150M_AUTO	304
+#define CLK_PLL_PERI1_400M_ALL_AUTO	305
+#define CLK_PLL_PERI1_400M_AUTO	306
+#define CLK_PLL_PERI1_200M_AUTO	307
+#define CLK_PLL_VIDEO2_3X_AUTO	308
+#define CLK_PLL_VIDEO1_3X_AUTO	309
+#define CLK_PLL_VIDEO0_3X_AUTO	310
+#define CLK_PLL_VIDEO2_4X_AUTO	311
+#define CLK_PLL_VIDEO1_4X_AUTO	312
+#define CLK_PLL_VIDEO0_4X_AUTO	313
+#define CLK_PLL_GPU0_AUTO	314
+#define CLK_PLL_VE1_AUTO	315
+#define CLK_PLL_VE0_AUTO	316
+#define CLK_PLL_AUDIO1_DIV5_AUTO	317
+#define CLK_PLL_AUDIO1_DIV2_AUTO	318
+#define CLK_PLL_AUDIO0_4X_AUTO	319
+#define CLK_PLL_NPU_AUTO	320
+#define CLK_PLL_DE_3X_AUTO	321
+#define CLK_PLL_DE_4X_AUTO	322
+
+#define CLK_MAX_NO	(CLK_PLL_DE_4X_AUTO + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN60IW2_H_ */
diff --git a/include/dt-bindings/clock/sun60iw2-cpupll-ccu.h b/include/dt-bindings/clock/sun60iw2-cpupll-ccu.h
new file mode 100644
index 000000000000..cd791eba207d
--- /dev/null
+++ b/include/dt-bindings/clock/sun60iw2-cpupll-ccu.h
@@ -0,0 +1,18 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+
+#ifndef _DT_BINDINGS_CLK_SUN60IW2_CPUPLL_H_
+#define _DT_BINDINGS_CLK_SUN60IW2_CPUPLL_H_
+
+
+#define CLK_PLL_CPU_BACK	0
+#define CLK_PLL_CPU_L		1
+#define CLK_PLL_CPU_B		2
+#define CLK_PLL_CPU_DSU		3
+#define CLK_CPU_L		4
+#define CLK_CPU_B		5
+#define CLK_CPU_DSU		6
+
+#define CLK_CPUPLL_MAX_NO	(CLK_CPU_DSU + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN60IW2_CPUPLL_H_ */
diff --git a/include/dt-bindings/clock/sun60iw2-r-ccu.h b/include/dt-bindings/clock/sun60iw2-r-ccu.h
new file mode 100644
index 000000000000..7bd8983a39ef
--- /dev/null
+++ b/include/dt-bindings/clock/sun60iw2-r-ccu.h
@@ -0,0 +1,49 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN60IW1_R_CCU_H_
+#define _DT_BINDINGS_CLK_SUN60IW1_R_CCU_H_
+
+#define CLK_R_AHB		0
+#define CLK_R_APBS0		1
+#define CLK_R_APBS1		2
+#define CLK_R_TIMER0		3
+#define CLK_R_TIMER1		4
+#define CLK_R_TIMER2		5
+#define CLK_R_TIMER3		6
+#define CLK_R_TIMER		7
+#define CLK_R_TWD		8
+#define CLK_R_BUS_PWM		9
+#define CLK_R_PWM		10
+#define CLK_R_SPI		11
+#define CLK_R_BUS_SPI		12
+#define CLK_R_MBOX		13
+#define CLK_R_UART1		14
+#define CLK_R_UART0		15
+#define CLK_R_TWI2		16
+#define CLK_R_TWI1		17
+#define CLK_R_TWI0		18
+#define CLK_R_PPU		19
+#define CLK_R_TZMA		20
+#define CLK_R_CPUS_BIST		21
+#define CLK_R_IRRX		22
+#define CLK_R_BUS_IRRX		23
+#define CLK_RTC			24
+#define CLK_RISCV_24M	25
+#define CLK_RISCV_CFG	26
+#define	CLK_RISCV		27
+#define CLK_R_CPUCFG		28
+#define CLK_VDD_USB2CPUS	29
+#define CLK_VDD_SYS2USB		30
+#define CLK_VDD_SYS2CPUS	31
+#define CLK_VDD_DDR		32
+#define CLK_TT_AUTO		33
+#define CLK_CPU_ICACHE_AUTO	34
+#define CLK_AHBS_AUTO_CLK	35
+
+#define CLK_R_NUMBER		(CLK_AHBS_AUTO_CLK + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN60IW2_R_CCU_H_ */
diff --git a/include/dt-bindings/clock/sun60iw2-rtc.h b/include/dt-bindings/clock/sun60iw2-rtc.h
new file mode 100644
index 000000000000..83fc97d75370
--- /dev/null
+++ b/include/dt-bindings/clock/sun60iw2-rtc.h
@@ -0,0 +1,26 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN60IW2_RTC_H_
+#define _DT_BINDINGS_CLK_SUN60IW2_RTC_H_
+
+#define CLK_IOSC		0
+#define CLK_EXT32K_GATE		1
+#define CLK_IOSC_DIV32K		2
+#define CLK_OSC32K		3
+#define CLK_DCXO24M_DIV32K	4
+#define CLK_RTC32K		5
+#define CLK_RTC_1K		6
+#define CLK_RTC_32K_FANOUT	7
+#define CLK_RTC_DCXO_WAKEUP	8
+#define CLK_RTC_DCXO_SERDES1	9
+#define CLK_RTC_DCXO_SERDES0	10
+#define CLK_RTC_SPI		11
+#define CLK_DCXO		12
+
+#define CLK_RTC_MAX_NO                      (CLK_DCXO + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN60IW2_RTC_H_ */
diff --git a/include/dt-bindings/clock/sun65iw1-ccu.h b/include/dt-bindings/clock/sun65iw1-ccu.h
new file mode 100644
index 000000000000..4be9718fec23
--- /dev/null
+++ b/include/dt-bindings/clock/sun65iw1-ccu.h
@@ -0,0 +1,188 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN65IW1_H_
+#define _DT_BINDINGS_CLK_SUN65IW1_H_
+
+#define CLK_PLL_PERI0_PARENT	0
+#define CLK_PLL_PERI0_2X	1
+#define CLK_PLL_PERI0_DIV3	2
+#define CLK_PLL_PERI0_800M	3
+#define CLK_PLL_PERI0_480M	4
+#define CLK_PLL_PERI0_600M	5
+#define CLK_PLL_PERI0_400M	6
+#define CLK_PLL_PERI0_300M	7
+#define CLK_PLL_PERI0_200M	8
+#define CLK_PLL_PERI0_160M	9
+#define CLK_PLL_PERI0_16M	10
+#define CLK_PLL_PERI0_150M	11
+#define CLK_PLL_PERI1_PARENT	12
+#define CLK_PLL_PERI1_2X	13
+#define CLK_PLL_PERI1_800M	14
+#define CLK_PLL_PERI1_480M	15
+#define CLK_PLL_PERI1_600M	16
+#define CLK_PLL_PERI1_400M	17
+#define CLK_PLL_PERI1_300M	18
+#define CLK_PLL_PERI1_200M	19
+#define CLK_PLL_PERI1_160M	20
+#define CLK_PLL_PERI1_150M	21
+#define CLK_PLL_OUTP		22
+#define CLK_PLL_GPU		23
+#define CLK_PLL_VIDEO0_PARENT	24
+#define CLK_PLL_VIDEO0_4X	25
+#define CLK_PLL_VIDEO0_3X	26
+#define CLK_PLL_VIDEO1_PARENT	27
+#define CLK_PLL_VIDEO1_4X	28
+#define CLK_PLL_VIDEO1_3X	29
+#define CLK_PLL_VIDEO2_PARENT	30
+#define CLK_PLL_VIDEO2_4X	31
+#define CLK_PLL_VIDEO2_3X	32
+#define CLK_PLL_VE		33
+#define CLK_AHB			34
+#define CLK_APB0		35
+#define CLK_APB1		36
+#define CLK_APB_UART		37
+#define CLK_CCI			38
+#define CLK_GIC			39
+#define CLK_NSI			40
+#define CLK_NSI_CFG		41
+#define CLK_MBUS		42
+#define CLK_APB_IOMMU		43
+#define CLK_STBY_PERI0PLL_CLK_GATE	44
+#define CLK_AHB_SMHC2_GATE	45
+#define CLK_AHB_SMHC1_GATE	46
+#define CLK_AHB_SMHC0_GATE	47
+#define CLK_AHB_HSI_GATE	48
+#define CLK_AHB_USB1_GATE	49
+#define CLK_AHB_USB0_GATE	50
+#define CLK_AHB_SECURE_SYS_GATE	51
+#define CLK_AHB_GPU_GATE	52
+#define CLK_AHB_VIDEO_OUT1_GATE	53
+#define CLK_AHB_VIDEO_OUT0_GATE	54
+#define CLK_AHB_VIDEO_IN_GATE	55
+#define CLK_AHB_VE0_GATE	56
+#define CLK_MBUS_DMAC0_GATE	57
+#define CLK_GMAC0_AXI_GATE	58
+#define CLK_CE_SYS_AXI_GATE	59
+#define CLK_GPU_AXI_GATE	60
+#define CLK_MBUS_DE_SYS_GATE	61
+#define CLK_MBUS_VIDEO_OUT0_GATE	62
+#define CLK_MBUS_VIDEO_IN_GATE	63
+#define CLK_MBUS_VE0_GATE	64
+#define CLK_AHB_DMA		65
+#define CLK_AHB_SPINLOCK	66
+#define CLK_AHB_MSGBOX_CPUX	67
+#define CLK_AHB_MSGBOX_CPUS	68
+#define CLK_APB_PWM0		69
+#define CLK_DCU			70
+#define CLK_AHB_DAP		71
+#define CLK_TIMER0		72
+#define CLK_TIMER1		73
+#define CLK_TIMER2		74
+#define CLK_TIMER3		75
+#define CLK_AHB_TIMER		76
+#define CLK_DE			77
+#define CLK_AHB_DE0		78
+#define CLK_G2D			79
+#define CLK_AHB_G2D		80
+#define CLK_EINK_PANEL		81
+#define CLK_AHB_EINK		82
+#define CLK_VE0			83
+#define CLK_AHB_VE0		84
+#define CLK_CE_SYS		85
+#define CLK_AHB_GPU		86
+#define CLK_AHB_MEMC		87
+#define CLK_SMHC0		88
+#define CLK_BUS_SMHC0		89
+#define CLK_SMHC1		90
+#define CLK_BUS_SMHC1		91
+#define CLK_SMHC2		92
+#define CLK_BUS_SMHC2		93
+#define CLK_BUS_UART0		94
+#define CLK_BUS_UART1		95
+#define CLK_BUS_UART2		96
+#define CLK_BUS_UART3		97
+#define CLK_BUS_UART4		98
+#define CLK_BUS_UART5		99
+#define CLK_BUS_UART6		100
+#define CLK_BUS_UART7		101
+#define CLK_BUS_TWI0		102
+#define CLK_BUS_TWI1		103
+#define CLK_BUS_TWI2		104
+#define CLK_BUS_TWI3		105
+#define CLK_BUS_TWI4		106
+#define CLK_BUS_TWI5		107
+#define CLK_SPI0		108
+#define CLK_AHB_SPI0		109
+#define CLK_SPI1		110
+#define CLK_AHB_SPI1		111
+#define CLK_SPI2		112
+#define CLK_AHB_SPI2		113
+#define CLK_GPADC0		114
+#define CLK_APB_GPADC0		115
+#define CLK_APB_TSENSOR		116
+#define CLK_IRRX0		117
+#define CLK_APB_IRRX0		118
+#define CLK_IRTX		119
+#define CLK_APB_IRTX		120
+#define CLK_I2S0		121
+#define CLK_APB_I2S0		122
+#define CLK_I2S1		123
+#define CLK_APB_I2S1		124
+#define CLK_I2S2		125
+#define CLK_APB_I2S2		126
+#define CLK_I2S3		127
+#define CLK_I2S3_ASRC		128
+#define CLK_APB_I2S3		129
+#define CLK_OWA0_TX		130
+#define CLK_OWA0_RX		131
+#define CLK_APB_OWA0		132
+#define CLK_DMIC		133
+#define CLK_APB_DMIC		134
+#define CLK_ADDA_DAC		135
+#define CLK_ADDA_ADC		136
+#define CLK_APB_ADDA		137
+#define CLK_USB			138
+#define CLK_USB0_DEV		139
+#define CLK_USB0_EHCI		140
+#define CLK_USB0_OHCI		141
+#define CLK_BUS_USB		142
+#define CLK_USB1_EHCI		143
+#define CLK_USB1_OHCI		144
+#define CLK_USB0_USB1_PHY_REF	145
+#define CLK_AHB_USB0_USB1	146
+#define CLK_USB2_U2_PHY_REF	147
+#define CLK_USB2_SUSPEND	148
+#define CLK_USB2_REF		149
+#define CLK_USB2_U3_ONLY_UTMI	150
+#define CLK_USB2_U2_ONLY_PIPE	151
+#define CLK_PCIE0_AUX		152
+#define CLK_PCIE0_AXI_S		153
+#define CLK_HSI_PHY_CFG		154
+#define CLK_HSI_PHY_REF		155
+#define CLK_HSI_SYS		156
+#define CLK_HSI_AXI		157
+#define CLK_GMAC0_PHY		158
+#define CLK_AHB_GMAC0		159
+#define CLK_DSI0		160
+#define CLK_AHB_DSI		161
+#define CLK_TCON_TV0		162
+#define CLK_EDP			163
+#define CLK_AHB_VO0		164
+#define CLK_AHB_VO1		165
+#define CLK_LEDC		166
+#define CLK_APB_LEDC		167
+#define CLK_CSI_MASTER0		168
+#define CLK_CSI_MASTER1		169
+#define CLK_CSI_MASTER2		170
+#define CLK_CSI_MASTER3		171
+#define CLK_CSI			172
+#define CLK_ISP			173
+#define CLK_VIDEO_IN		174
+
+#define CLK_MAX_NO		(CLK_VIDEO_IN + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN65IW1_H_ */
diff --git a/include/dt-bindings/clock/sun65iw1-r-ccu.h b/include/dt-bindings/clock/sun65iw1-r-ccu.h
new file mode 100644
index 000000000000..688489fcc899
--- /dev/null
+++ b/include/dt-bindings/clock/sun65iw1-r-ccu.h
@@ -0,0 +1,37 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN65IW1_R_CCU_H_
+#define _DT_BINDINGS_CLK_SUN65IW1_R_CCU_H_
+
+#define CLK_R_TIMER0		0
+#define CLK_R_TIMER1		1
+#define CLK_R_TIMER2		2
+#define CLK_R_TIMER3		3
+#define CLK_R_TIMER		4
+#define CLK_R_TWD		5
+#define CLK_R_PWM		6
+#define CLK_BUS_R_PWM		7
+#define CLK_R_SPI		8
+#define CLK_BUS_R_SPI		9
+#define CLK_R_UART1		10
+#define CLK_R_UART0		11
+#define CLK_R_TWI2		12
+#define CLK_R_TWI1		13
+#define CLK_R_TWI0		14
+#define CLK_R_PPU		15
+#define CLK_R_TZMA		16
+#define CLK_R_IRRX		17
+#define CLK_BUS_R_IRRX		18
+#define CLK_RTC			19
+#define CLK_E902_24M		20
+#define CLK_E902_CFG		21
+#define CLK_E902_CORE		22
+#define CLK_R_CPUCFG		23
+
+#define CLK_R_NUMBER		(CLK_R_CPUCFG + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN65IW1_R_CCU_H_ */
diff --git a/include/dt-bindings/clock/sun65iw1-rtc.h b/include/dt-bindings/clock/sun65iw1-rtc.h
new file mode 100644
index 000000000000..4d296a275697
--- /dev/null
+++ b/include/dt-bindings/clock/sun65iw1-rtc.h
@@ -0,0 +1,23 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN65IW1_RTC_H_
+#define _DT_BINDINGS_CLK_SUN65IW1_RTC_H_
+
+#define CLK_DCXO24M_OUT		0
+#define CLK_IOSC		1
+#define CLK_EXT32K_GATE		2
+#define CLK_IOSC_DIV32K		3
+#define CLK_OSC32K		4
+#define CLK_DCXO24M_DIV32K	5
+#define CLK_RTC32K		6
+#define CLK_RTC_1K		7
+#define CLK_OSC32K_OUT		8
+#define CLK_RTC_SPI		9
+
+#define CLK_RTC_MAX_NO		CLK_RTC_SPI
+
+#endif /* _DT_BINDINGS_CLK_SUN65IW1_RTC_H_ */
diff --git a/include/dt-bindings/clock/sun8iw11-ccu.h b/include/dt-bindings/clock/sun8iw11-ccu.h
new file mode 100644
index 000000000000..353e67d87d78
--- /dev/null
+++ b/include/dt-bindings/clock/sun8iw11-ccu.h
@@ -0,0 +1,182 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2022 liujuan1@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN8IW11_H_
+#define _DT_BINDINGS_CLK_SUN8IW11_H_
+
+#define CLK_PLL_CPUX		0
+#define CLK_PLL_AUDIO_1X	1
+#define CLK_PLL_AUDIO_4X	2
+#define CLK_PLL_AUDIO_8X	3
+#define CLK_PLL_AUDIO		4
+#define CLK_PLL_VIDEO0_1X	5
+#define CLK_PLL_VIDEO0_2X	6
+#define CLK_PLL_VE		7
+#define CLK_PLL_DDR0		8
+#define CLK_PLL_PERIPH0_2X	9
+#define CLK_PLL_PERIPH0_1X	10
+#define CLK_PLL_PERIPH1_2X	11
+#define CLK_PLL_PERIPH1_1X	12
+#define CLK_PLL_VIDEO1_1X	13
+#define CLK_PLL_VIDEO1_2X	14
+#define CLK_PLL_SATA		15
+#define CLK_PLL_GPU		16
+#define CLK_PLL_MIPI		17
+#define CLK_PLL_DE		18
+#define CLK_PLL_DDR1		19
+#define CLK_CPUX		20
+#define CLK_AXI			21
+#define CLK_PLL_PERIPHAHB0	22
+#define CLK_AHB1		23
+#define CLK_APB1		24
+#define CLK_APB2		25
+#define CLK_USB_OHCI2		26
+#define CLK_USB_OHCI1		27
+#define CLK_USB_OHCI0		28
+#define CLK_BUS_EHCI2		29
+#define CLK_BUS_EHCI1		30
+#define CLK_BUS_EHCI0		31
+#define CLK_BUS_OTG		32
+#define CLK_BUS_SATA		33
+#define CLK_BUS_SPI3		34
+#define CLK_BUS_SPI2		35
+#define CLK_BUS_SPI1		36
+#define CLK_BUS_SPI0		37
+#define CLK_BUS_HSTMR		38
+#define CLK_BUS_TS		39
+#define CLK_BUS_EMAC		40
+#define CLK_BUS_DRAM		41
+#define CLK_BUS_NAND		42
+#define CLK_BUS_MMC3		43
+#define CLK_BUS_MMC2		44
+#define CLK_BUS_MMC1		45
+#define CLK_BUS_MMC0		46
+#define CLK_BUS_DMA		47
+#define CLK_BUS_CE		48
+#define CLK_BUS_MIPIDSI		49
+#define CLK_BUS_TCONTOP		50
+#define CLK_BUS_TCONTV1		51
+#define CLK_BUS_TCONTV0		52
+#define CLK_BUS_TCONLCD1	53
+#define CLK_BUS_TCONLCD0	54
+#define CLK_BUS_TVDTOP		55
+#define CLK_BUS_TVD3		56
+#define CLK_BUS_TVD2		57
+#define CLK_BUS_TVD1		58
+#define CLK_BUS_TVD0		59
+#define CLK_BUS_GPU		60
+#define CLK_BUS_GMAC		61
+#define CLK_BUS_TVETOP		62
+#define CLK_BUS_TVE1		63
+#define CLK_BUS_TVE0		64
+#define CLK_BUS_DE		65
+#define CLK_BUS_HDMI1		66
+#define CLK_BUS_HDMI0		67
+#define CLK_BUS_CSI1		68
+#define CLK_BUS_CSI0		69
+#define CLK_BUS_DI		70
+#define CLK_BUS_MP		71
+#define CLK_BUS_VE		72
+#define CLK_BUS_DAUDIO2		73
+#define CLK_BUS_DAUDIO1		74
+#define CLK_BUS_DAUDIO0		75
+#define CLK_BUS_KEYPAD		76
+#define CLK_BUS_THS		77
+#define CLK_BUS_IR1		78
+#define CLK_BUS_IR0		79
+#define CLK_BUS_PIO		80
+#define CLK_BUS_AC97		81
+#define CLK_BUS_SPDIF		82
+#define CLK_BUS_AC_DIG		83
+#define CLK_BUS_UART7		84
+#define CLK_BUS_UART6		85
+#define CLK_BUS_UART5		86
+#define CLK_BUS_UART4		87
+#define CLK_BUS_UART3		88
+#define CLK_BUS_UART2		89
+#define CLK_BUS_UART1		90
+#define CLK_BUS_UART0		91
+#define CLK_BUS_TWI4		92
+#define CLK_BUS_PS2_1		93
+#define CLK_BUS_PS2_0		94
+#define CLK_BUS_SCR		95
+#define CLK_BUS_TWI3		96
+#define CLK_BUS_TWI2		97
+#define CLK_BUS_TWI1		98
+#define CLK_BUS_TWI0		99
+#define CLK_BUS_DBGSYS		100
+#define CLK_SDMM2_MOD		101
+#define CLK_THS			102
+#define CLK_NAND		103
+#define CLK_MMC0		104
+#define CLK_MMC1		105
+#define CLK_MMC2		106
+#define CLK_MMC3		107
+#define CLK_TS			108
+#define CLK_CE			109
+#define CLK_SPI0		110
+#define CLK_SPI1		111
+#define CLK_SPI2		112
+#define CLK_SPI3		113
+#define CLK_DAUDIO0		114
+#define CLK_DAUDIO1		115
+#define CLK_DAUDIO2		116
+#define CLK_AC97		117
+#define CLK_SPDIF		118
+#define CLK_KEYPAD		119
+#define CLK_SATA		120
+#define CLK_12M_FROM_48M	121
+#define CLK_12M_FROM_24M	122
+#define CLK_12M_FROM_32K	123
+#define CLK_32K_FROM_24M	124
+#define CLK_OHCI2_12M		125
+#define CLK_OHCI1_12M		126
+#define CLK_OHCI0_12M		127
+#define CLK_USBPHY2_GATE	128
+#define CLK_USBPHY1_GATE	129
+#define CLK_USBPHY0_GATE	130
+#define CLK_IR0			131
+#define CLK_IR1			132
+#define CLK_DRAM		133
+#define CLK_DI_GATE		134
+#define CLK_MP_GATE		135
+#define CLK_TVD_GATE		136
+#define CLK_TS_GATE		137
+#define CLK_CSI1_GATE		138
+#define CLK_CSI0_GATE		139
+#define CLK_VE_GATE		140
+#define CLK_DE			141
+#define CLK_DE_MP		142
+#define CLK_TCON_LCD0		143
+#define CLK_TCON_LCD1		144
+#define CLK_TCON_TV0		145
+#define CLK_TCON_TV1		146
+#define CLK_DEINTERLACE		147
+#define CLK_CSI_MISC		148
+#define CLK_CSI_SCLK		149
+#define CLK_CSI_MCLK0		150
+#define CLK_VE			151
+#define CLK_AC_DIGITAL_GATE	152
+#define CLK_AVS_GATE		153
+#define CLK_HDMI		154
+#define CLK_HDMI_DDC_GATE	155
+#define CLK_MBUS		156
+#define CLK_RMII_GATE		157
+#define CLK_EPIT_GATE		158
+#define CLK_MIPI_DSI		159
+#define CLK_TVE0		160
+#define CLK_TVE1		161
+#define CLK_TVD0		162
+#define CLK_TVD1		163
+#define CLK_TVD2		164
+#define CLK_TVD3		165
+#define CLK_GPU			166
+#define CLK_OUTA		167
+#define CLK_OUTB		168
+
+#define CLK_MAX_NO		CLK_OUTB
+
+#endif /* _DT_BINDINGS_CLK_SUN8IW11_H_ */
diff --git a/include/dt-bindings/clock/sun8iw18-ccu.h b/include/dt-bindings/clock/sun8iw18-ccu.h
new file mode 100644
index 000000000000..f53dfc7b1ffb
--- /dev/null
+++ b/include/dt-bindings/clock/sun8iw18-ccu.h
@@ -0,0 +1,87 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2022 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN8IW18_H_
+#define _DT_BINDINGS_CLK_SUN8IW18_H_
+
+#define CLK_PLL_CPU0		0
+#define CLK_PLL_DDR		1
+#define CLK_PLL_PERI0_2X	2
+#define CLK_PLL_PERI0_1X	3
+#define CLK_PLL_PERI1_2X	4
+#define CLK_PLL_PERI1_1X	5
+#define CLK_PLL_AUDIO0_4X	6
+#define CLK_PLL_AUDIO0_2X	7
+#define CLK_PLL_32K_CTRL	8
+#define CLK_CPUX		9
+#define CLK_PSI_AHB1_AHB2	10
+#define CLK_AHB3		11
+#define CLK_APB1		12
+#define CLK_APB2		13
+#define CLK_CE			14
+#define CLK_BUS_CE		15
+#define CLK_BUS_DMA		16
+#define CLK_BUS_HSTIMER		17
+#define CLK_AVS			18
+#define CLK_DBGSYS		19
+#define CLK_PSI			20
+#define CLK_PWM			21
+#define CLK_DRAM		22
+#define CLK_MBUS_NAND0		23
+#define CLK_MBUS_CE		24
+#define CLK_MBUS_DMA		25
+#define CLK_MBUS_DRAM		26
+#define CLK_NAND0_0		27
+#define CLK_NAND0_1		28
+#define CLK_BUS_NAND0		29
+#define CLK_SMHC1		30
+#define CLK_BUS_SMHC2		31
+#define CLK_BUS_SMHC1		32
+#define CLK_BUS_SMHC0		33
+#define CLK_BUS_UART3		34
+#define CLK_BUS_UART2		35
+#define CLK_BUS_UART1		36
+#define CLK_BUS_UART0		37
+#define CLK_TWI2		38
+#define CLK_TWI1		39
+#define CLK_TWI0		40
+#define CLK_SPI0		41
+#define CLK_SPI1		42
+#define CLK_BUS_SPI1		43
+#define CLK_BUS_SPI0		44
+#define CLK_BUS_GPADC		45
+#define CLK_BUS_THS		46
+#define CLK_I2S_PCM0		47
+#define CLK_I2S_PCM1		48
+#define CLK_I2S_PCM2		49
+#define CLK_BUS_I2S_PCM0	50
+#define CLK_BUS_I2S_PCM1	51
+#define CLK_BUS_I2S_PCM2	52
+#define CLK_SPDIF		53
+#define CLK_BUS_SPDIF		54
+#define CLK_DMIC		55
+#define CLK_BUS_DMIC		56
+#define CLK_AUDIO_CODEC_1X	57
+#define CLK_AUDIO_CODEC_4X	58
+#define CLK_AUDIO_CODEC		59
+#define CLK_USB0		60
+#define CLK_USBPHY0		61
+#define CLK_USBOTG		62
+#define CLK_USBEHCI1		63
+#define CLK_USBEHCI0		64
+#define CLK_USBOHCI1		65
+#define CLK_USBOHCI0		66
+#define CLK_MAD_CFG		67
+#define CLK_MAD_AD		68
+#define CLK_MAD			69
+#define CLK_LPSD		70
+#define CLK_LEDC		71
+#define CLK_BUS_LEDC		72
+#define CLK_ACODEC_24M		73
+
+#define CLK_MAX_NO		(CLK_ACODEC_24M + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN8IW18_H_ */
diff --git a/include/dt-bindings/clock/sun8iw18-rtc.h b/include/dt-bindings/clock/sun8iw18-rtc.h
new file mode 100644
index 000000000000..faab9de11005
--- /dev/null
+++ b/include/dt-bindings/clock/sun8iw18-rtc.h
@@ -0,0 +1,16 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2022 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN8IW18_RTC_H_
+#define _DT_BINDINGS_CLK_SUN8IW18_RTC_H_
+
+#define CLK_IOSC		0
+#define CLK_IOSC_DIV32K		1
+#define CLK_RTC32K		2
+
+#define CLK_RTC_MAX_NO		CLK_RTC32K
+
+#endif /* _DT_BINDINGS_CLK_SUN8IW18_RTC_H_ */
diff --git a/include/dt-bindings/clock/sun8iw20-ccu.h b/include/dt-bindings/clock/sun8iw20-ccu.h
new file mode 100644
index 000000000000..bbab8e1a0628
--- /dev/null
+++ b/include/dt-bindings/clock/sun8iw20-ccu.h
@@ -0,0 +1,161 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2020 huangzhenwei@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN8IW20_H_
+#define _DT_BINDINGS_CLK_SUN8IW20_H_
+
+#define CLK_OSC12M		0
+#define CLK_PLL_CPUX		1
+#define CLK_PLL_DDR0		2
+#define CLK_PLL_PERIPH0_PARENT	3
+#define CLK_PLL_PERIPH0		4
+#define CLK_PLL_PERIPH0_2X	5
+#define CLK_PLL_PERIPH0_800M	6
+#define CLK_PLL_PERIPH0_DIV3	7
+#define CLK_PLL_VIDEO0		8
+#define CLK_PLL_VIDEO0_2X	9
+#define CLK_PLL_VIDEO0_4X	10
+#define CLK_PLL_VIDEO1		11
+#define CLK_PLL_VIDEO1_2X	12
+#define CLK_PLL_VIDEO1_4X	13
+#define CLK_PLL_VE		14
+#define CLK_PLL_AUDIO0		15
+#define CLK_PLL_AUDIO0_2X	16
+#define CLK_PLL_AUDIO0_4X	17
+#define CLK_PLL_AUDIO1		18
+#define CLK_PLL_AUDIO1_DIV2	19
+#define CLK_PLL_AUDIO1_DIV5	20
+#define CLK_PLL_CPUX_DIV	21
+#define CLK_CPUX		22
+#define CLK_AXI			23
+#define CLK_APB			24
+#define CLK_PSI_AHB		25
+#define CLK_APB0		26
+#define CLK_APB1		27
+#define CLK_MBUS		28
+#define CLK_DE0			29
+#define CLK_BUS_DE0		30
+#define CLK_DI			31
+#define CLK_BUS_DI		32
+#define CLK_G2D			33
+#define CLK_BUS_G2D		34
+#define CLK_CE			35
+#define CLK_BUS_CE		36
+#define CLK_VE			37
+#define CLK_BUS_VE		38
+#define CLK_BUS_DMA		39
+#define CLK_BUS_MSGBOX0		40
+#define CLK_BUS_MSGBOX1		41
+#define CLK_BUS_MSGBOX2		42
+#define CLK_BUS_SPINLOCK	43
+#define CLK_BUS_HSTIMER		44
+#define CLK_AVS			45
+#define CLK_BUS_DBG		46
+#define CLK_BUS_PWM		47
+#define CLK_BUS_IOMMU		48
+#define CLK_DRAM		49
+#define CLK_MBUS_DMA		50
+#define CLK_MBUS_VE		51
+#define CLK_MBUS_CE		52
+#define CLK_MBUS_TVIN		53
+#define CLK_MBUS_CSI		54
+#define CLK_MBUS_G2D		55
+#define CLK_BUS_DRAM		56
+#define CLK_MMC0		57
+#define CLK_MMC1		58
+#define CLK_MMC2		59
+#define CLK_BUS_MMC0		60
+#define CLK_BUS_MMC1		61
+#define CLK_BUS_MMC2		62
+#define CLK_BUS_UART0		63
+#define CLK_BUS_UART1		64
+#define CLK_BUS_UART2		65
+#define CLK_BUS_UART3		66
+#define CLK_BUS_UART4		67
+#define CLK_BUS_UART5		68
+#define CLK_BUS_I2C0		69
+#define CLK_BUS_I2C1		70
+#define CLK_BUS_I2C2		71
+#define CLK_BUS_I2C3		72
+#define CLK_SPI0		75
+#define CLK_SPI1		76
+#define CLK_BUS_SPI0		77
+#define CLK_BUS_SPI1		78
+#define CLK_EMAC0_25M		79
+#define CLK_BUS_EMAC0		80
+#define CLK_IR_TX		81
+#define CLK_BUS_IR_TX		82
+#define CLK_BUS_GPADC		83
+#define CLK_BUS_THS		84
+#define CLK_I2S0		85
+#define CLK_I2S1		86
+#define CLK_I2S2		87
+#define CLK_I2S2_ASRC		88
+#define CLK_BUS_I2S0		89
+#define CLK_BUS_I2S1		90
+#define CLK_BUS_I2S2		91
+#define CLK_SPDIF_TX		92
+#define CLK_SPDIF_RX		93
+#define CLK_BUS_SPDIF		94
+#define CLK_DMIC		95
+#define CLK_BUS_DMIC		96
+#define CLK_AUDIO_DAC		97
+#define CLK_AUDIO_ADC		98
+#define CLK_BUS_AUDIO_CODEC	99
+#define CLK_USB_OHCI0		100
+#define CLK_USB_OHCI1		101
+#define CLK_BUS_OHCI0		102
+#define CLK_BUS_OHCI1		103
+#define CLK_BUS_EHCI0		104
+#define CLK_BUS_EHCI1		105
+#define CLK_BUS_OTG		106
+#define CLK_BUS_LRADC		107
+#define CLK_BUS_DPSS_TOP0	108
+#define CLK_HDMI_24M		109
+#define CLK_HDMI_CEC		110
+#define CLK_HDMI_CEC_32K	111
+#define CLK_BUS_HDMI		112
+#define CLK_MIPI_DSI		113
+#define CLK_BUS_MIPI_DSI	114
+#define CLK_TCON_LCD0		115
+#define CLK_BUS_TCON_LCD0	116
+#define CLK_TCON_TV		117
+#define CLK_BUS_TCON_TV		118
+#define CLK_TVE			119
+#define CLK_BUS_TVE		120
+#define CLK_BUS_TVE_TOP		121
+#define CLK_TVD			122
+#define CLK_BUS_TVD		123
+#define CLK_BUS_TVD_TOP		124
+#define CLK_LEDC		125
+#define CLK_BUS_LEDC		126
+#define CLK_CSI_TOP		127
+#define CLK_CSI0_MCLK		128
+#define CLK_BUS_CSI		129
+#define CLK_TPADC		130
+#define CLK_BUS_TPADC		131
+#define CLK_BUS_TZMA		132
+#define CLK_DSP			133
+#define CLK_BUS_DSP_CFG		134
+#define CLK_RISCV		135
+#define CLK_RISCV_AXI		136
+#define CLK_BUS_RISCV_CFG	137
+#define CLK_FANOUT_24M		138
+#define CLK_FANOUT_12M		139
+#define CLK_FANOUT_16M		140
+#define CLK_FANOUT_25M		141
+#define CLK_FANOUT_32K		142
+#define CLK_FANOUT_27M		143
+#define CLK_FANOUT_PCLK		144
+#define CLK_FANOUT0_OUT		145
+#define CLK_FANOUT1_OUT		146
+#define CLK_FANOUT2_OUT		147
+#define CLK_RISCV_RST		148
+#define CLK_BUS_RISCV		149
+
+#define CLK_MAX_NO		CLK_BUS_RISCV
+
+#endif /* _DT_BINDINGS_CLK_SUN8IW20_H_ */
diff --git a/include/dt-bindings/clock/sun8iw20-r-ccu.h b/include/dt-bindings/clock/sun8iw20-r-ccu.h
new file mode 100644
index 000000000000..d96ae9dc0471
--- /dev/null
+++ b/include/dt-bindings/clock/sun8iw20-r-ccu.h
@@ -0,0 +1,22 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2020 huangzhenwei@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN8IW20_R_CCU_H_
+#define _DT_BINDINGS_CLK_SUN8IW20_R_CCU_H_
+
+#define CLK_R_AHB		0
+#define CLK_R_APB0		1
+#define CLK_R_APB0_TIMER	2
+#define CLK_R_APB0_TWD		3
+#define CLK_R_PPU		4
+#define CLK_R_APB0_IRRX		5
+#define CLK_R_APB0_BUS_IRRX	6
+#define CLK_R_AHB_BUS_RTC	7
+#define CLK_R_APB0_CPUCFG	8
+
+#define CLK_R_MAX_NO		CLK_R_APB0_CPUCFG
+
+#endif /* _DT_BINDINGS_CLK_SUN8IW20_R_CCU_H_ */
diff --git a/include/dt-bindings/clock/sun8iw20-rtc.h b/include/dt-bindings/clock/sun8iw20-rtc.h
new file mode 100644
index 000000000000..cf91765f1f0f
--- /dev/null
+++ b/include/dt-bindings/clock/sun8iw20-rtc.h
@@ -0,0 +1,22 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2020 wuyan@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN8IW20_RTC_H_
+#define _DT_BINDINGS_CLK_SUN8IW20_RTC_H_
+
+#define CLK_IOSC		0
+#define CLK_EXT32K_GATE		1
+#define CLK_IOSC_DIV32K		2
+#define CLK_OSC32K		3
+#define CLK_DCXO24M_DIV32K	4
+#define CLK_RTC32K		5
+#define CLK_RTC_1K		6
+#define CLK_RTC_32K_FANOUT	7
+#define CLK_RTC_SPI		8
+
+#define CLK_RTC_MAX_NO		CLK_RTC_SPI
+
+#endif /* _DT_BINDINGS_CLK_SUN8IW20_RTC_H_ */
diff --git a/include/dt-bindings/clock/sun8iw21-ccu.h b/include/dt-bindings/clock/sun8iw21-ccu.h
new file mode 100644
index 000000000000..7bf0883a55e0
--- /dev/null
+++ b/include/dt-bindings/clock/sun8iw21-ccu.h
@@ -0,0 +1,139 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN8IW21_H_
+#define _DT_BINDINGS_CLK_SUN8IW21_H_
+
+#define CLK_PLL_CPU		0
+#define CLK_PLL_DDR		1
+#define CLK_PLL_PERI_PARENT	2
+#define CLK_PLL_PERI_2X		3
+#define CLK_PLL_PERI_DIV3	4
+#define CLK_PLL_PERI_800M	5
+#define CLK_PLL_PERI_480M	6
+#define CLK_PLL_PERI_600M	7
+#define CLK_PLL_PERI_400M	8
+#define CLK_PLL_PERI_300M	9
+#define CLK_PLL_PERI_200M	10
+#define CLK_PLL_PERI_160M	11
+#define CLK_PLL_PERI_150M	12
+#define CLK_PLL_VIDEO_4X	13
+#define CLK_PLL_VIDEO_2X	14
+#define CLK_PLL_VIDEO_1X	15
+#define CLK_PLL_CSI_4X		16
+#define CLK_PLL_AUDIO_DIV2	17
+#define CLK_PLL_AUDIO_DIV5	18
+#define CLK_PLL_AUDIO_4X	19
+#define CLK_PLL_AUDIO_1X	20
+#define CLK_PLL_NPU_4X		21
+#define CLK_CPU			22
+#define CLK_CPU_AXI		23
+#define CLK_CPU_APB		24
+#define CLK_BUS_CPU		25
+#define CLK_AHB			26
+#define CLK_APB0		27
+#define CLK_APB1		28
+#define CLK_DE			29
+#define CLK_BUS_DE		30
+#define CLK_G2D			31
+#define CLK_BUS_G2D		32
+#define CLK_CE			33
+#define CLK_CE_SYS		34
+#define CLK_BUS_CE		35
+#define CLK_VE			36
+#define CLK_BUS_VE		37
+#define CLK_NPU			38
+#define CLK_BUS_NPU		39
+#define CLK_DMA			40
+#define CLK_MSGBOX1		41
+#define CLK_MSGBOX0		42
+#define CLK_SPINLOCK		43
+#define CLK_HSTIMER		44
+#define CLK_AVS			45
+#define CLK_DBGSYS		46
+#define CLK_PWM			47
+#define CLK_IOMMU		48
+#define CLK_DRAM		49
+#define CLK_MBUS_NPU_GATE	50
+#define CLK_MBUS_VID_IN_GATE	51
+#define CLK_MBUS_VID_OUT_GATE	52
+#define CLK_MBUS_G2D		53
+#define CLK_MBUS_ISP		54
+#define CLK_MBUS_CSI		55
+#define CLK_MBUS_CE_GATE	56
+#define CLK_MBUS_VE		57
+#define CLK_MBUS_DMA		58
+#define CLK_BUS_DRAM		59
+#define CLK_SMHC0		60
+#define CLK_SMHC1		61
+#define CLK_SMHC2		62
+#define CLK_BUS_SMHC2		63
+#define CLK_BUS_SMHC1		64
+#define CLK_BUS_SMHC0		65
+#define CLK_UART3		66
+#define CLK_UART2		67
+#define CLK_UART1		68
+#define CLK_UART0		69
+#define CLK_TWI4		70
+#define CLK_TWI3		71
+#define CLK_TWI2		72
+#define CLK_TWI1		73
+#define CLK_TWI0		74
+#define CLK_SPI0		75
+#define CLK_SPI1		76
+#define CLK_SPI2		77
+#define CLK_SPI3		78
+#define CLK_SPIF		79
+#define CLK_BUS_SPIF		80
+#define CLK_BUS_SPI3		81
+#define CLK_BUS_SPI2		82
+#define CLK_BUS_SPI1		83
+#define CLK_BUS_SPI0		84
+#define CLK_GMAC_25M		85
+#define CLK_GMAC_25M_CLK_SRC	86
+#define CLK_GMAC		87
+#define CLK_GPADC		88
+#define CLK_THS			89
+#define CLK_I2S0		90
+#define CLK_I2S1		91
+#define CLK_BUS_I2S1		92
+#define CLK_BUS_I2S0		93
+#define CLK_DMIC		94
+#define CLK_BUS_DMIC		95
+#define CLK_AUDIO_CODEC_DAC	96
+#define CLK_AUDIO_CODEC_ADC	97
+#define CLK_AUDIO_CODEC		98
+#define CLK_USB			99
+#define CLK_USBOTG0		100
+#define CLK_USBEHCI0		101
+#define CLK_USBOHCI0		102
+#define CLK_DPSS_TOP		103
+#define CLK_DSI			104
+#define CLK_BUS_DSI		105
+#define CLK_TCONLCD		106
+#define CLK_BUS_TCONLCD		107
+#define CLK_CSI			108
+#define CLK_CSI_MASTER0		109
+#define CLK_CSI_MASTER1		110
+#define CLK_CSI_MASTER2		111
+#define CLK_BUS_CSI		112
+#define CLK_WIEGAND		113
+#define CLK_E907_CORE_DIV	114
+#define CLK_E907_AXI_DIV	115
+#define CLK_E907_CORE_RST	116
+#define CLK_E907_DBG_RST	117
+#define CLK_E907_CORE_GATE	118
+#define CLK_RISCV_CFG		119
+#define CLK_CPUS_HCLK_GATE	120
+#define CLK_RES_DCAP_24M	121
+#define CLK_GPADC_24M		122
+#define CLK_WIEGAND_24M		123
+#define CLK_USB_24M		124
+#define CLK_GPADC_SEL		125
+
+#define CLK_MAX_NO		(CLK_GPADC_SEL + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN8IW21_H_ */
diff --git a/include/dt-bindings/clock/sun8iw21-r-ccu.h b/include/dt-bindings/clock/sun8iw21-r-ccu.h
new file mode 100644
index 000000000000..f52b731e826b
--- /dev/null
+++ b/include/dt-bindings/clock/sun8iw21-r-ccu.h
@@ -0,0 +1,16 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 rengaomin@allwinnertech.com
+ */
+#ifndef _DT_BINDINGS_CLK_SUN8IW21_R_CCU_H_
+#define _DT_BINDINGS_CLK_SUN8IW21_R_CCU_H_
+
+#define CLK_R_TWD		0
+#define CLK_R_PPU		1
+#define CLK_R_RTC		2
+#define CLK_R_CPUCFG		3
+
+#define CLK_R_MAX_NO		(CLK_R_CPUCFG + 1)
+
+#endif /* _DT_BINDINGS_CLK_SUN8IW21_R_CCU_H_ */
diff --git a/include/dt-bindings/clock/sun8iw21-rtc.h b/include/dt-bindings/clock/sun8iw21-rtc.h
new file mode 100644
index 000000000000..a1c0de1259a7
--- /dev/null
+++ b/include/dt-bindings/clock/sun8iw21-rtc.h
@@ -0,0 +1,24 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_CLK_SUN8IW21_RTC_H_
+#define _DT_BINDINGS_CLK_SUN8IW21_RTC_H_
+
+
+#define CLK_DCXO24M_OUT		0
+#define CLK_IOSC		1
+#define CLK_EXT32K_GATE		2
+#define CLK_IOSC_DIV32K		3
+#define CLK_OSC32K		4
+#define CLK_DCXO24M_DIV32K	5
+#define CLK_RTC32K		6
+#define CLK_RTC_1K		7
+#define CLK_OSC32K_OUT		8
+#define CLK_RTC_SPI		9
+
+#define CLK_RTC_MAX_NO		CLK_RTC_SPI
+
+#endif /* _DT_BINDINGS_CLK_SUN8IW21_RTC_H_ */
diff --git a/include/dt-bindings/clock/sunxi-ccu.h b/include/dt-bindings/clock/sunxi-ccu.h
new file mode 100644
index 000000000000..7ba691de3d42
--- /dev/null
+++ b/include/dt-bindings/clock/sunxi-ccu.h
@@ -0,0 +1,41 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef __DT_SUNXI_CLK_H
+#define __DT_SUNXI_CLK_H
+
+/**
+ *  TR_X represents different configurations in different boards
+ *  Such as:
+ *
+ *  Type1 (for example: sun251w1)
+ *  TR_0: DC=0
+ *  TR_1: DC=1
+ *  TR_2: 1bit
+ *  TR_3: Nbit
+ *
+ *  Type2 (for example: sun65w1)
+ *  TR_0: pulse swallow
+ *  TR_1: 1bit
+ *  TR_2: 2bit
+ *  TR_3: 3bit
+ *
+ */
+#define TR_0	0
+#define TR_1	1
+#define TR_2	2
+#define TR_3	3
+
+#define FREQ_31_5	0
+#define FREQ_32		1
+#define FREQ_32_5	2
+#define FREQ_33		3
+
+#define SDM_DIR_UP	0
+#define SDM_DIR_DOWN	1
+#define SDM_DIR_NONE	2
+
+#endif
diff --git a/include/dt-bindings/clock/sunxi-clk.h b/include/dt-bindings/clock/sunxi-clk.h
new file mode 100644
index 000000000000..7727a50f4e8e
--- /dev/null
+++ b/include/dt-bindings/clock/sunxi-clk.h
@@ -0,0 +1,18 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2022 liujuan1@allwinnertech.com
+ */
+
+#ifndef __DT_SUNXI_CLK_H
+#define __DT_SUNXI_CLK_H
+
+#define TR_1	0
+#define TR_N	1
+
+#define FREQ_31_5	0
+#define FREQ_32		1
+#define FREQ_32_5	2
+#define FREQ_33		3
+
+#endif
diff --git a/include/dt-bindings/display/lcd_command.h b/include/dt-bindings/display/lcd_command.h
new file mode 100644
index 000000000000..486c32757946
--- /dev/null
+++ b/include/dt-bindings/display/lcd_command.h
@@ -0,0 +1,48 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+#ifndef __LCD_COMMAND_H__
+#define  __LCD_COMMAND_H__
+
+		/* void (*p_func)(u32 sel) */
+#define	SUNXI_LCD_TCON_ENABLE              0
+#define	SUNXI_LCD_TCON_DISABLE             1
+#define	SUNXI_LCD_BACKLIGHT_ENABLE         2
+#define	SUNXI_LCD_BACKLIGHT_DISABLE        3
+
+		/* s32 (*p_func)(u32 sel) */
+#define	SUNXI_LCD_PWM_ENABLE               10
+#define	SUNXI_LCD_PWM_DISABLE              11
+#define	SUNXI_LCD_CPU_SET_AUTO_MODE        12
+#define	SUNXI_LCD_DSI_CLK_ENABLE           13
+#define	SUNXI_LCD_DSI_CLK_DISABLE          14
+
+		/* void (*p_func)(u32 sel, u32, u32) */
+#define	SUNXI_LCD_DSI_MODE_SWITCH          20
+
+		/* s32 (*p_func)(u32) */
+#define	SUNXI_LCD_DELAY_MS                 30
+#define	SUNXI_LCD_DELAY_US                 31
+
+		/* void (*p_func)(u32 sel, u32) */
+#define	SUNXI_LCD_POWER_ENABLE             40
+#define	SUNXI_LCD_POWER_DISABLE            41
+#define	SUNXI_LCD_CPU_WRITE_INDEX          42
+#define	SUNXI_LCD_CPU_WRITE_DATA           43
+#define	SUNXI_LCD_DSI_SET_MAX_RET_SIZE     44
+#define	SUNXI_LCD_PIN_CFG                  45
+
+		/* s32 (*p_func)(u32 sel, u32, u32) */
+#define	SUNXI_LCD_CPU_WRITE                50
+#define	SUNXI_LCD_GPIO_SET_VALUE           51
+#define	SUNXI_LCD_GPIO_SET_DIRECTION       52
+
+		/* s32 (*p_func)(u32 sel, u8, u8 *, u32 *) */
+#define	SUNXI_LCD_DSI_DCS_READ             80
+
+		/* s32 (*p_func)(u32 sel, u8, u8 *, u32) */
+#define	DSI_DCS_WR                         90
+#define	SUNXI_LCD_DSI_DCS_WRITE            91
+#define	SUNXI_LCD_DSI_GEN_WRITE            92
+
+
+#endif
diff --git a/include/dt-bindings/display/sunxi-lcd.h b/include/dt-bindings/display/sunxi-lcd.h
new file mode 100644
index 000000000000..7b1100f9d1f6
--- /dev/null
+++ b/include/dt-bindings/display/sunxi-lcd.h
@@ -0,0 +1,33 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+#ifndef __SUNXI_LCD_H__
+#define  __SUNXI_LCD_H__
+
+/* displl */
+#define CLK_PLL_DISPLL		0
+#define CLK_DSI_LS		1
+#define CLK_DSI_HS		2
+#define CLK_LVDS_OR_RGB		3
+
+/* dsi */
+#define MIPI_DSI_MODE_VIDEO		1
+#define MIPI_DSI_MODE_VIDEO_BURST	(1<<1)
+#define MIPI_DSI_MODE_NO_EOT_PACKET	(1<<9)
+#define MIPI_DSI_CLOCK_NON_CONTINUOUS	(1<<10)
+#define MIPI_DSI_EN_3DFIFO		(1<<21)
+#define MIPI_DSI_SLAVE_MODE		(1<<22)
+#define MIPI_DSI_MODE_VRR               (1<<24)
+#define MIPI_DSI_SYNC_INCELL            (1<<25)
+#define MIPI_DSI_ASYNC_INCELL           (1<<26)
+
+/* lvds */
+#define MEDIA_BUS_FMT_RGB666_1X7X3_SPWG         0x1010
+#define MEDIA_BUS_FMT_RGB888_1X7X4_SPWG         0x1011
+#define MEDIA_BUS_FMT_RGB888_1X7X4_JEIDA        0x1012
+
+/* rgb */
+#define MEDIA_BUS_FMT_RGB565_1X16               0x1017
+#define MEDIA_BUS_FMT_RGB666_1X18               0x1009
+#define MEDIA_BUS_FMT_RGB888_1X24               0x100a
+
+#endif
diff --git a/include/dt-bindings/gpio/sun4i-gpio.h b/include/dt-bindings/gpio/sun4i-gpio.h
new file mode 100644
index 000000000000..44344c1ff16f
--- /dev/null
+++ b/include/dt-bindings/gpio/sun4i-gpio.h
@@ -0,0 +1,28 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Author: frank@allwinner.com
+ */
+
+#ifndef __DT_SUN4I_GPIO_H
+#define __DT_SUN4I_GPIO_H
+
+/* pio */
+#define  PA	0
+#define  PB	1
+#define  PC	2
+#define  PD	3
+#define  PE	4
+#define  PF	5
+#define  PG	6
+#define  PH	7
+#define  PI	8
+#define  PJ	9
+#define  PK	10
+
+/* r pio */
+#define  PL	0
+#define  PM	1
+#define  PN	2
+
+#endif /* __DT_SUN4I_GPIO_H */
diff --git a/include/dt-bindings/gpio/sun55iw3-share-irq-dt.h b/include/dt-bindings/gpio/sun55iw3-share-irq-dt.h
new file mode 100644
index 000000000000..3dda39731d1c
--- /dev/null
+++ b/include/dt-bindings/gpio/sun55iw3-share-irq-dt.h
@@ -0,0 +1,99 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * sunxi's Remote Processor Share Interrupt Platform Head File
+ *
+ * Copyright (C) 2023 Allwinnertech - All Rights Reserved
+ *
+ * Author: lijiajian <lijiajian@allwinnertech.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#ifndef _SUN55IW3_SHARE_INTERRUPT_DT_H
+#define _SUN55IW3_SHARE_INTERRUPT_DT_H
+
+#define RINTC_IRQ_MASK			0xffff0000
+#define RISCV_IRQn(major, sub)		((major) * 100 + (sub))
+#define DSP_IRQn(major, sub)		(((sub) * 200 + (major)) | RINTC_IRQ_MASK)
+#define ARM_IRQn(_x)			((_x) - 32)
+
+/* sunxi share-interrupt format
+ * major type remote_core_irq flags
+ *
+ * Generic Type Define
+ * type = 0x0 --- normal irq
+ *
+ * GPIO Type Define
+ * type = 0x1 --- GPIOA
+ * type = 0x2 --- GPIOB
+ * type = 0x3 --- GPIOC
+ * type = 0x4 --- GPIOD
+ * type = 0x5 --- GPIOE
+ * type = 0x6 --- GPIOF
+ * type = 0x7 --- GPIOG
+ * type = 0x8 --- GPIOH
+ * type = 0x9 --- GPIOI
+ * type = 0xa --- GPIOJ
+ * type = 0xb --- GPIOK
+ * type = 0xc --- GPIOL
+ * type = 0xd --- GPIOM
+ * type = 0xe --- GPION
+ */
+
+#define RISCV_GPIOB	(1	0x2	RISCV_IRQn(98, 6)	ARM_IRQn(101))
+#define RISCV_GPIOC	(2	0x3	RISCV_IRQn(98, 8)	ARM_IRQn(103))
+#define RISCV_GPIOD	(3	0x4	RISCV_IRQn(99, 2)	ARM_IRQn(105))
+#define RISCV_GPIOE	(4	0x5	RISCV_IRQn(99, 4)	ARM_IRQn(107))
+#define RISCV_GPIOF	(5	0x6	RISCV_IRQn(99, 6)	ARM_IRQn(109))
+#define RISCV_GPIOG	(6	0x7	RISCV_IRQn(99, 8)	ARM_IRQn(111))
+#define RISCV_GPIOH	(7	0x8	RISCV_IRQn(100, 2)	ARM_IRQn(113))
+#define RISCV_GPIOI	(8	0x9	RISCV_IRQn(100, 4)	ARM_IRQn(115))
+#define RISCV_GPIOJ	(9	0xa	RISCV_IRQn(100, 6)	ARM_IRQn(117))
+#define RISCV_GPIOK	(10	0xb	RISCV_IRQn(107, 5)	ARM_IRQn(172))
+#define RISCV_GPIOL	(11	0xc	RISCV_IRQn(63, 0)	ARM_IRQn(191))
+#define RISCV_GPIOM	(12	0xd	RISCV_IRQn(65, 0)	ARM_IRQn(193))
+
+#define DSP_GPIOB	(13	0x2	DSP_IRQn(46, 6)		ARM_IRQn(101))
+#define DSP_GPIOC	(14	0x3	DSP_IRQn(46, 8)		ARM_IRQn(103))
+#define DSP_GPIOD	(15	0x4	DSP_IRQn(47, 2)		ARM_IRQn(105))
+#define DSP_GPIOE	(16	0x5	DSP_IRQn(47, 4)		ARM_IRQn(107))
+#define DSP_GPIOF	(17	0x6	DSP_IRQn(47, 6)		ARM_IRQn(109))
+#define DSP_GPIOG	(18	0x7	DSP_IRQn(47, 8)		ARM_IRQn(111))
+#define DSP_GPIOH	(19	0x8	DSP_IRQn(48, 2)		ARM_IRQn(113))
+#define DSP_GPIOI	(20	0x9	DSP_IRQn(48, 4)		ARM_IRQn(115))
+#define DSP_GPIOJ	(21	0xa	DSP_IRQn(48, 6)		ARM_IRQn(117))
+#define DSP_GPIOK	(22	0xb	DSP_IRQn(55, 5)		ARM_IRQn(172))
+#define DSP_GPIOL	(23	0xc	DSP_IRQn(2, 0)		ARM_IRQn(191))
+#define DSP_GPIOM	(24	0xd	DSP_IRQn(4, 0)		ARM_IRQn(193))
+
+#define ARM_PA_IRQ_NUM    ARM_IRQn(99)
+#define ARM_PB_IRQ_NUM    ARM_IRQn(101)
+#define ARM_PC_IRQ_NUM    ARM_IRQn(103)
+#define ARM_PD_IRQ_NUM    ARM_IRQn(105)
+#define ARM_PE_IRQ_NUM    ARM_IRQn(107)
+#define ARM_PF_IRQ_NUM    ARM_IRQn(109)
+#define ARM_PG_IRQ_NUM    ARM_IRQn(111)
+#define ARM_PH_IRQ_NUM    ARM_IRQn(113)
+#define ARM_PI_IRQ_NUM    ARM_IRQn(115)
+#define ARM_PJ_IRQ_NUM    ARM_IRQn(117)
+#define ARM_PK_IRQ_NUM    ARM_IRQn(172)
+#define ARM_PL_IRQ_NUM    ARM_IRQn(191)
+#define ARM_PM_IRQ_NUM    ARM_IRQn(193)
+
+#define A55_PA_IRQ_NUM    (99)
+#define A55_PB_IRQ_NUM    (101)
+#define A55_PC_IRQ_NUM    (103)
+#define A55_PD_IRQ_NUM    (105)
+#define A55_PE_IRQ_NUM    (107)
+#define A55_PF_IRQ_NUM    (109)
+#define A55_PG_IRQ_NUM    (111)
+#define A55_PH_IRQ_NUM    (113)
+#define A55_PI_IRQ_NUM    (115)
+#define A55_PJ_IRQ_NUM    (117)
+#define A55_PK_IRQ_NUM    (172)
+#define A55_PL_IRQ_NUM    (191)
+#define A55_PM_IRQ_NUM    (193)
+
+#endif
diff --git a/include/dt-bindings/gpio/sun8iw21-share-irq.h b/include/dt-bindings/gpio/sun8iw21-share-irq.h
new file mode 100644
index 000000000000..094317c30679
--- /dev/null
+++ b/include/dt-bindings/gpio/sun8iw21-share-irq.h
@@ -0,0 +1,54 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * sunxi's Remote Processor Share Interrupt Platform Head File
+ *
+ * Copyright (C) 2022 Allwinnertech - All Rights Reserved
+ *
+ * Author: lijiajian <lijiajian@allwinnertech.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#ifndef _DT_BINDINGS_SHATE_INTERRUPT_H
+#define _DT_BINDINGS_SHATE_INTERRUPT_H
+
+/* sunxi share-interrupt format
+ * major type flags
+ *
+ * Generic Type Define
+ * type = 0x0 --- normal irq
+ *
+ * GPIO Type Define
+ * type = 0x1 --- GPIOA
+ * type = 0x2 --- GPIOB
+ * type = 0x3 --- GPIOC
+ * type = 0x4 --- GPIOD
+ * type = 0x5 --- GPIOE
+ * type = 0x6 --- GPIOF
+ * type = 0x7 --- GPIOG
+ * type = 0x8 --- GPIOH
+ * type = 0x9 --- GPIOI
+ * ...
+ */
+#define SH_GPIOA_IRQ  1 /* major */
+#define SH_GPIOC_IRQ  2 /* major */
+#define SH_GPIOD_IRQ  3 /* major */
+#define SH_GPIOE_IRQ  4 /* major */
+#define SH_GPIOF_IRQ  5 /* major */
+#define SH_GPIOG_IRQ  6 /* major */
+#define SH_GPIOH_IRQ  7 /* major */
+#define SH_GPIOI_IRQ  8 /* major */
+
+#define SH_GPIOA      0x1 /* type */
+#define SH_GPIOC      0x3 /* type */
+#define SH_GPIOD      0x4 /* type */
+#define SH_GPIOE      0x5 /* type */
+#define SH_GPIOF      0x6 /* type */
+#define SH_GPIOG      0x7 /* type */
+#define SH_GPIOH      0x8 /* type */
+#define SH_GPIOI      0x9 /* type */
+
+#endif
diff --git a/include/dt-bindings/power/a523-power.h b/include/dt-bindings/power/a523-power.h
new file mode 100644
index 000000000000..bea74bad660d
--- /dev/null
+++ b/include/dt-bindings/power/a523-power.h
@@ -0,0 +1,18 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+#ifndef __DT_BINDINGS_POWER_A523_H__
+#define __DT_BINDINGS_POWER_A523_H__
+
+#define A523_PD_DSP			0
+#define A523_PD_NPU			1
+#define A523_PD_AUDIO		2
+#define A523_PD_SRAM		3
+#define A523_PD_RISCV		4
+#define A523_PCK_VE			0
+#define A523_PCK_GPU		1
+#define A523_PCK_VI			2
+#define A523_PCK_VO0		3
+#define A523_PCK_VO1		4
+#define A523_PCK_DE			5
+#define A523_PCK_NAND		6
+#define A523_PCK_PCIE		7
+#endif
diff --git a/include/dt-bindings/power/r528-power.h b/include/dt-bindings/power/r528-power.h
new file mode 100644
index 000000000000..e3de44ae7179
--- /dev/null
+++ b/include/dt-bindings/power/r528-power.h
@@ -0,0 +1,9 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+#ifndef __DT_BINDINGS_POWER_R528_H__
+#define __DT_BINDINGS_POWER_R528_H__
+
+#define R528_PD_CPU		0
+#define R528_PD_VE		1
+#define R528_PD_DSP		2
+
+#endif
diff --git a/include/dt-bindings/power/sun60iw2-power.h b/include/dt-bindings/power/sun60iw2-power.h
new file mode 100644
index 000000000000..6f05062cabe9
--- /dev/null
+++ b/include/dt-bindings/power/sun60iw2-power.h
@@ -0,0 +1,17 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+#ifndef __DT_BINDINGS_POWER_SUN60IW2_H__
+#define __DT_BINDINGS_POWER_SUN60IW2_H__
+
+#define SUN60IW2_PCK_VI			0
+#define SUN60IW2_PCK_DE_SYS		1
+#define SUN60IW2_PCK_VE_DEC		2
+#define SUN60IW2_PCK_VE_ENC		3
+#define SUN60IW2_PCK_NPU		4
+#define SUN60IW2_PCK_GPU_TOP		5
+#define SUN60IW2_PCK_GPU_CORE		6
+#define SUN60IW2_PCK_PCIE		7
+#define SUN60IW2_PCK_USB2		8
+#define SUN60IW2_PCK_VO			9
+#define SUN60IW2_PCK_VO1		10
+
+#endif
diff --git a/include/dt-bindings/power/tv303-power.h b/include/dt-bindings/power/tv303-power.h
new file mode 100644
index 000000000000..964d6a971989
--- /dev/null
+++ b/include/dt-bindings/power/tv303-power.h
@@ -0,0 +1,11 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+#ifndef __DT_BINDINGS_POWER_TV303_H__
+#define __DT_BINDINGS_POWER_TV303_H__
+
+#define TV303_PD_GPU		0
+#define TV303_PD_TVFE		1
+#define TV303_PD_TVCAP		2
+#define TV303_PD_VE			3
+#define TV303_PD_AV1		4
+
+#endif
diff --git a/include/dt-bindings/power/v851-power.h b/include/dt-bindings/power/v851-power.h
new file mode 100644
index 000000000000..a6560a79d775
--- /dev/null
+++ b/include/dt-bindings/power/v851-power.h
@@ -0,0 +1,9 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+#ifndef __DT_BINDINGS_POWER_V851_H__
+#define __DT_BINDINGS_POWER_V851_H__
+
+#define V851_PD_E907		0
+#define V851_PD_NPU		1
+#define V851_PD_VE		2
+
+#endif
diff --git a/include/dt-bindings/power/v853-power.h b/include/dt-bindings/power/v853-power.h
new file mode 100644
index 000000000000..123da9a24f2c
--- /dev/null
+++ b/include/dt-bindings/power/v853-power.h
@@ -0,0 +1,9 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+#ifndef __DT_BINDINGS_POWER_V853_H__
+#define __DT_BINDINGS_POWER_V853_H__
+
+#define V853_PD_E907		0
+#define V853_PD_NPU		1
+#define V853_PD_VE		2
+
+#endif
diff --git a/include/dt-bindings/reset/sun20iw5-aon-ccu.h b/include/dt-bindings/reset/sun20iw5-aon-ccu.h
new file mode 100644
index 000000000000..fe6d40d0320b
--- /dev/null
+++ b/include/dt-bindings/reset/sun20iw5-aon-ccu.h
@@ -0,0 +1,12 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RESET_SUN20IW5_AON_H_
+#define _DT_BINDINGS_RESET_SUN20IW5_AON_H_
+
+#define RST_BUS_WLAN		0
+
+#endif /* _DT_BINDINGS_RESET_SUN20IW5_H_ */
diff --git a/include/dt-bindings/reset/sun20iw5-app-ccu.h b/include/dt-bindings/reset/sun20iw5-app-ccu.h
new file mode 100644
index 000000000000..221776724033
--- /dev/null
+++ b/include/dt-bindings/reset/sun20iw5-app-ccu.h
@@ -0,0 +1,67 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RESET_SUN20IW5_APP_H_
+#define _DT_BINDINGS_RESET_SUN20IW5_APP_H_
+
+#define RST_BUS_DPSSTOP		0
+#define RST_BUS_WKUP		1
+#define RST_BUS_MCSI		2
+#define RST_BUS_HRESETN_MCSI	3
+#define RST_BUS_G2D		4
+#define RST_BUS_DE		5
+#define RST_BUS_GMAC		6
+#define RST_BUS_USBPHY		7
+#define RST_BUS_USBOHCI		8
+#define RST_BUS_USBEHCI		9
+#define RST_BUS_USBOTG		10
+#define RST_BUS_USB		11
+#define RST_BUS_UART3		12
+#define RST_BUS_UART2		13
+#define RST_BUS_UART1		14
+#define RST_BUS_UART0		15
+#define RST_BUS_TWI0		16
+#define RST_BUS_PWM		17
+#define RST_BUS_WEIGAND		18
+#define RST_BUS_TRNG		19
+#define RST_BUS_TIMER		20
+#define RST_BUS_SGDMA		21
+#define RST_BUS_DMA		22
+#define RST_BUS_SYSCTRL		23
+#define RST_BUS_CE		24
+#define RST_BUS_HSTIMER		25
+#define RST_BUS_SPLOCK		26
+#define RST_BUS_DRAM		27
+#define RST_BUS_RV_MSGBOX	28
+#define RST_BUS_RV_SYS_APB	29
+#define RST_BUS_RV		30
+#define RST_BUS_A27_CFG		31
+#define RST_BUS_A27_MSGBOX	32
+#define RST_BUS_A27		33
+#define RST_BUS_TWI2		34
+#define RST_BUS_TWI1		35
+#define RST_BUS_SPI2		36
+#define RST_BUS_SMHC1		37
+#define RST_BUS_SMHC0		38
+#define RST_BUS_SPI1		39
+#define RST_BUS_DGBSYS		40
+#define RST_BUS_MBUS		41
+#define RST_BUS_TCONLCD		42
+#define RST_BUS_TCON		43
+#define RST_BUS_I2S1		44
+#define RST_BUS_I2S0		45
+#define RST_BUS_DMIC		46
+#define RST_BUS_AUDIO		47
+#define RST_BUS_SPIF		48
+#define RST_BUS_SPI		49
+#define RST_BUS_VE		50
+#define RST_BUS_THS		51
+#define RST_BUS_GPADC		52
+#define RST_BUS_A27WFG		53
+#define RST_BUS_GPIOWDG		54
+#define RST_BUS_RV_WDG		55
+
+#endif /* _DT_BINDINGS_RESET_SUN20IW5_APP_H_ */
diff --git a/include/dt-bindings/reset/sun50i-a100-ccu.h b/include/dt-bindings/reset/sun50i-a100-ccu.h
index d13764bc1860..92c9f433bfb2 100644
--- a/include/dt-bindings/reset/sun50i-a100-ccu.h
+++ b/include/dt-bindings/reset/sun50i-a100-ccu.h
@@ -1,4 +1,5 @@
-/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
 /*
  * Copyright (c) 2020 Yangtao Li <frank@allwinnertech.com>
  */
diff --git a/include/dt-bindings/reset/sun50i-a100-r-ccu.h b/include/dt-bindings/reset/sun50i-a100-r-ccu.h
index 1e7c4431f03c..df9314478eed 100644
--- a/include/dt-bindings/reset/sun50i-a100-r-ccu.h
+++ b/include/dt-bindings/reset/sun50i-a100-r-ccu.h
@@ -1,4 +1,5 @@
-/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
 /*
  * Copyright (c) 2020 Yangtao Li <frank@allwinnertech.com>
  */
diff --git a/include/dt-bindings/reset/sun50iw10-ccu.h b/include/dt-bindings/reset/sun50iw10-ccu.h
new file mode 100644
index 000000000000..dd645eaaa154
--- /dev/null
+++ b/include/dt-bindings/reset/sun50iw10-ccu.h
@@ -0,0 +1,79 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2020 frank@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RESET_SUN50IW10_H_
+#define _DT_BINDINGS_RESET_SUN50IW10_H_
+
+#define RST_MBUS		0
+#define RST_BUS_DE0		1
+#define RST_BUS_DE1		2
+#define RST_BUS_EINK		3
+#define RST_BUS_G2D		4
+#define RST_BUS_GPU		5
+#define RST_BUS_CE		6
+#define RST_BUS_VE		7
+#define RST_BUS_DMA		8
+#define RST_BUS_MSGBOX		9
+#define RST_BUS_SPINLOCK	10
+#define RST_BUS_HSTIMER		11
+#define RST_BUS_DBG		12
+#define RST_BUS_PSI		13
+#define RST_BUS_PWM		14
+#define RST_BUS_DRAM		15
+#define RST_BUS_NAND		16
+#define RST_BUS_MMC0		17
+#define RST_BUS_MMC1		18
+#define RST_BUS_MMC2		19
+#define RST_BUS_MMC3		20
+#define RST_BUS_UART0		21
+#define RST_BUS_UART1		22
+#define RST_BUS_UART2		23
+#define RST_BUS_UART3		24
+#define RST_BUS_UART4		25
+#define RST_BUS_UART5		26
+#define RST_BUS_UART6		27
+#define RST_BUS_I2C0		28
+#define RST_BUS_I2C1		29
+#define RST_BUS_I2C2		30
+#define RST_BUS_I2C3		31
+#define RST_BUS_I2C4		32
+#define RST_BUS_I2C5		33
+#define RST_BUS_SPI0		34
+#define RST_BUS_SPI1		35
+#define RST_BUS_SPI2		36
+#define RST_BUS_EMAC0		37
+#define RST_BUS_EMAC1		38
+#define RST_BUS_IR_RX		39
+#define RST_BUS_IR_TX		40
+#define RST_BUS_GPADC		41
+#define RST_BUS_THS		42
+#define RST_BUS_I2S0		43
+#define RST_BUS_I2S1		44
+#define RST_BUS_I2S2		45
+#define RST_BUS_I2S3		46
+#define RST_BUS_SPDIF		47
+#define RST_BUS_DMIC		48
+#define RST_BUS_AUDIO_CODEC	49
+#define RST_USB_PHY0		50
+#define RST_USB_PHY1		51
+#define RST_BUS_OHCI0		52
+#define RST_BUS_OHCI1		53
+#define RST_BUS_EHCI0		54
+#define RST_BUS_EHCI1		55
+#define RST_BUS_OTG		56
+#define RST_BUS_LRADC		57
+#define RST_BUS_DPSS_TOP0	58
+#define RST_BUS_DPSS_TOP1	59
+#define RST_BUS_MIPI_DSI	60
+#define RST_BUS_TCON_LCD0	61
+#define RST_BUS_TCON_LCD1	62
+#define RST_BUS_LVDS0		63
+#define RST_BUS_LVDS1		64
+#define RST_BUS_LEDC		65
+#define RST_BUS_CSI		66
+#define RST_BUS_CSI_ISP		67
+
+#endif /* _DT_BINDINGS_RESET_SUN50IW10_H_ */
diff --git a/include/dt-bindings/reset/sun50iw10-r-ccu.h b/include/dt-bindings/reset/sun50iw10-r-ccu.h
new file mode 100644
index 000000000000..fc0817b69ffe
--- /dev/null
+++ b/include/dt-bindings/reset/sun50iw10-r-ccu.h
@@ -0,0 +1,19 @@
+/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2020 frank@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RST_SUN50IW10_R_CCU_H_
+#define _DT_BINDINGS_RST_SUN50IW10_R_CCU_H_
+
+#define RST_R_APB1_TIMER	0
+#define RST_R_APB1_BUS_PWM	1
+#define RST_R_APB1_PPU		2
+#define RST_R_APB2_UART		3
+#define RST_R_APB2_I2C0		4
+#define RST_R_APB2_I2C1		5
+#define RST_R_APB1_BUS_IR	6
+#define RST_R_AHB_BUS_RTC	7
+
+#endif /* _DT_BINDINGS_RST_SUN50IW10_R_CCU_H_ */
diff --git a/include/dt-bindings/reset/sun50iw12-ccu.h b/include/dt-bindings/reset/sun50iw12-ccu.h
new file mode 100644
index 000000000000..d13cf3b7d3e5
--- /dev/null
+++ b/include/dt-bindings/reset/sun50iw12-ccu.h
@@ -0,0 +1,69 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2020 frank@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RESET_SUN50IW12_H_
+#define _DT_BINDINGS_RESET_SUN50IW12_H_
+
+#define	RST_MBUS		0
+#define	RST_BUS_MIPS		1
+#define	RST_BUS_MIPS_COLD	2
+#define	RST_BUS_MIPS_SOFT	3
+#define	RST_BUS_GPU		4
+#define	RST_BUS_CE		5
+#define	RST_BUS_CE_SYS		6
+#define	RST_BUS_VE		7
+#define	RST_BUS_AV1		8
+#define	RST_BUS_VE3		9
+#define	RST_BUS_DMA		10
+#define	RST_BUS_MSGBOX		11
+#define	RST_BUS_SPINLOCK	12
+#define	RST_BUS_TIMER0		13
+#define	RST_BUS_DBGSYS		14
+#define	RST_BUS_PWM		15
+#define	RST_BUS_DRAM_MODULE	16
+#define	RST_BUS_DRAM		17
+#define	RST_BUS_NAND		18
+#define	RST_BUS_MMC0		19
+#define	RST_BUS_MMC1		20
+#define	RST_BUS_MMC2		21
+#define	RST_BUS_UART0		22
+#define	RST_BUS_UART1		23
+#define	RST_BUS_UART2		24
+#define	RST_BUS_UART3		25
+#define	RST_BUS_UART4		26
+#define	RST_BUS_I2C0		27
+#define	RST_BUS_I2C1		28
+#define	RST_BUS_I2C2		29
+#define	RST_BUS_I2C3		30
+#define	RST_BUS_SPI0		31
+#define	RST_BUS_SPI1		32
+#define	RST_BUS_EMAC		33
+#define	RST_BUS_GPADC		34
+#define	RST_BUS_THS		35
+#define	RST_BUS_I2S0		36
+#define	RST_BUS_I2S1		37
+#define	RST_BUS_I2S2		38
+#define	RST_BUS_SPDIF0		39
+#define	RST_BUS_SPDIF1		40
+#define	RST_BUS_AUDIO_HUB	41
+#define	RST_BUS_AUDIO_CODEC	42
+#define	RST_USB_PHY0		43
+#define	RST_USB_PHY1		44
+#define	RST_USB_PHY2		45
+#define	RST_BUS_OHCI0		46
+#define	RST_BUS_OHCI1		47
+#define	RST_BUS_OHCI2		48
+#define	RST_BUS_EHCI0		49
+#define	RST_BUS_EHCI1		50
+#define	RST_BUS_EHCI2		51
+#define	RST_BUS_OTG		52
+#define	RST_BUS_LRADC		53
+#define	RST_BUS_LVDS		54
+#define	RST_BUS_DEMOD		55
+#define	RST_BUS_TVCAP		56
+#define	RST_BUS_DISP		57
+
+#endif /* _DT_BINDINGS_RESET_SUN50IW12_H_ */
diff --git a/include/dt-bindings/reset/sun50iw12-r-ccu.h b/include/dt-bindings/reset/sun50iw12-r-ccu.h
new file mode 100644
index 000000000000..13054faec288
--- /dev/null
+++ b/include/dt-bindings/reset/sun50iw12-r-ccu.h
@@ -0,0 +1,23 @@
+/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2020 frank@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RST_SUN50IW12_R_CCU_H_
+#define _DT_BINDINGS_RST_SUN50IW12_R_CCU_H_
+
+#define	RST_R_APB0_BUS_TIMER0	0
+#define	RST_R_APB0_BUS_EDID	1
+#define	RST_R_APB0_BUS_PWM	2
+#define	RST_R_APB1_BUS_UART0	3
+#define	RST_R_APB1_BUS_I2C0	4
+#define	RST_R_APB1_BUS_I2C1	5
+#define	RST_R_APB1_BUS_PPU	6
+#define	RST_R_APB0_BUS_IR_RX	7
+#define	RST_R_AHB_BUS_RTC	8
+#define	RST_R_AHB_BUS_CPUCFG	9
+#define	RST_R_MODULE		10
+
+
+#endif /* _DT_BINDINGS_RST_SUN50IW12_R_CCU_H_ */
diff --git a/include/dt-bindings/reset/sun50iw9-ccu.h b/include/dt-bindings/reset/sun50iw9-ccu.h
new file mode 100644
index 000000000000..6386672b16c2
--- /dev/null
+++ b/include/dt-bindings/reset/sun50iw9-ccu.h
@@ -0,0 +1,77 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2020 frank@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RESET_SUN50IW9_H_
+#define _DT_BINDINGS_RESET_SUN50IW9_H_
+
+#define RST_MBUS		0
+#define RST_BUS_DE		1
+#define RST_BUS_DI		2
+#define RST_BUS_G2D		3
+#define RST_BUS_GPU		4
+#define RST_BUS_CE		5
+#define RST_BUS_VE		6
+#define RST_BUS_DMA		7
+#define RST_BUS_HSTIMER		8
+#define RST_BUS_DBG		9
+#define RST_BUS_PSI		10
+#define RST_BUS_PWM		11
+#define RST_BUS_DRAM		12
+#define RST_BUS_NAND		13
+#define RST_BUS_MMC0		14
+#define RST_BUS_MMC1		15
+#define RST_BUS_MMC2		16
+#define RST_BUS_UART0		17
+#define RST_BUS_UART1		18
+#define RST_BUS_UART2		19
+#define RST_BUS_UART3		20
+#define RST_BUS_UART4		21
+#define RST_BUS_UART5		22
+#define RST_BUS_I2C0		23
+#define RST_BUS_I2C1		24
+#define RST_BUS_I2C2		25
+#define RST_BUS_I2C3		26
+#define RST_BUS_I2C4		27
+#define RST_BUS_SCR		28
+#define RST_BUS_SPI0		29
+#define RST_BUS_SPI1		30
+#define RST_BUS_EMAC0		31
+#define RST_BUS_EMAC1		32
+#define RST_BUS_TS		33
+#define RST_BUS_GPADC		34
+#define RST_BUS_THS		35
+#define RST_BUS_SPDIF		36
+#define RST_BUS_DMIC		37
+#define RST_BUS_AUDIO_CODEC	38
+#define RST_BUS_AUDIO_HUB	39
+#define RST_USB_PHY0		40
+#define RST_USB_PHY1		41
+#define RST_USB_PHY2		42
+#define RST_USB_PHY3		43
+#define RST_BUS_OHCI0		44
+#define RST_BUS_OHCI1		45
+#define RST_BUS_OHCI2		46
+#define RST_BUS_OHCI3		47
+#define RST_BUS_EHCI0		48
+#define RST_BUS_EHCI1		49
+#define RST_BUS_EHCI2		50
+#define RST_BUS_EHCI3		51
+#define RST_BUS_OTG		52
+#define RST_BUS_LRADC		53
+#define RST_BUS_HDMI_MAIN	54
+#define RST_BUS_HDMI_SUB	55
+#define RST_BUS_DISPLAY_IF_TOP	56
+#define RST_BUS_TCON_LCD0	57
+#define RST_BUS_TCON_LCD1	58
+#define RST_BUS_TCON_TV0	59
+#define RST_BUS_TCON_TV1	60
+#define RST_BUS_LVDS		61
+#define RST_BUS_TVE_TOP		62
+#define RST_BUS_TVE		63
+#define RST_BUS_CSI		64
+#define RST_BUS_HDMI_HDCP	65
+
+#endif /* _DT_BINDINGS_RESET_SUN50IW9_H_ */
diff --git a/include/dt-bindings/reset/sun50iw9-r-ccu.h b/include/dt-bindings/reset/sun50iw9-r-ccu.h
new file mode 100644
index 000000000000..5b8750402f98
--- /dev/null
+++ b/include/dt-bindings/reset/sun50iw9-r-ccu.h
@@ -0,0 +1,14 @@
+/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2020 frank@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RST_SUN50IW9_R_CCU_H_
+#define _DT_BINDINGS_RST_SUN50IW9_R_CCU_H_
+
+#define RST_R_APB1_TWD		0
+#define RST_R_APB2_I2C		1
+#define RST_R_APB1_BUS_IR	2
+
+#endif /* _DT_BINDINGS_RST_SUN50IW9_R_CCU_H_ */
diff --git a/include/dt-bindings/reset/sun55iw3-ccu.h b/include/dt-bindings/reset/sun55iw3-ccu.h
new file mode 100644
index 000000000000..c22018b67b7c
--- /dev/null
+++ b/include/dt-bindings/reset/sun55iw3-ccu.h
@@ -0,0 +1,88 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2021 liujuan1@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RESET_SUN55IW3_H_
+#define _DT_BINDINGS_RESET_SUN55IW3_H_
+
+#define RST_MBUS		0
+#define RST_BUS_NSI		1
+#define RST_BUS_DE0		2
+#define RST_BUS_DI		3
+#define RST_BUS_G2D		4
+#define RST_BUS_GPU		5
+#define RST_BUS_CE_SY		6
+#define RST_BUS_CE		7
+#define RST_BUS_VE		8
+#define RST_BUS_DMA		9
+#define RST_BUS_MSGBOX1		10
+#define RST_BUS_MSGBOX0		11
+#define RST_BUS_SPINLOCK	12
+#define RST_BUS_TIME		13
+#define RST_BUS_DBGSY		14
+#define RST_BUS_PWM1		15
+#define RST_BUS_PWM		16
+#define RST_BUS_DRAM		17
+#define RST_BUS_NAND0		18
+#define RST_BUS_SMHC2		19
+#define RST_BUS_SMHC1		20
+#define RST_BUS_SMHC0		21
+#define RST_BUS_SYSDAP		22
+#define RST_BUS_UART7		23
+#define RST_BUS_UART6		24
+#define RST_BUS_UART5		25
+#define RST_BUS_UART4		26
+#define RST_BUS_UART3		27
+#define RST_BUS_UART2		28
+#define RST_BUS_UART1		29
+#define RST_BUS_UART0		30
+#define RST_BUS_TWI5		31
+#define RST_BUS_TWI4		32
+#define RST_BUS_TWI3		33
+#define RST_BUS_TWI2		34
+#define RST_BUS_TWI1		35
+#define RST_BUS_TWI0		36
+#define RST_BUS_SPIF		37
+#define RST_BUS_SPI2		38
+#define RST_BUS_SPI1		39
+#define RST_BUS_SPI0		40
+#define RST_BUS_GMAC1		41
+#define RST_BUS_GMAC0		42
+#define RST_BUS_IRRX		43
+#define RST_BUS_IRTX		44
+#define RST_BUS_GPADC1		45
+#define RST_BUS_GPADC0		46
+#define RST_BUS_TH		47
+#define RST_USB_PHY0_RSTN	48
+#define RST_USB_PHY1_RSTN	49
+#define RST_USB_3		50
+#define RST_USB_OTG0		51
+#define RST_USB_EHCI1		52
+#define RST_USB_EHCI0		53
+#define RST_USB_OHCI1		54
+#define RST_USB_OHCI0		55
+#define RST_BUS_LRADC		56
+#define RST_BUS_PCIE_PE		57
+#define RST_BUS_PCIE_POWER_UP	58
+#define RST_BUS_PCIE_USB3	59
+#define RST_BUS_DPSS_TOP0	60
+#define RST_BUS_DPSS_TOP1	61
+#define RST_BUS_HDMI_SUB	62
+#define RST_BUS_HDMI_MAIN	63
+#define RST_BUS_DSI1		64
+#define RST_BUS_DSI0		65
+#define RST_BUS_VO1_TCONLCD0	66
+#define RST_BUS_VO0_TCONLCD1	67
+#define RST_BUS_VO0_TCONLCD0	68
+#define RST_BUS_TCONTV1		69
+#define RST_BUS_TCONTV		70
+#define RST_BUS_LVDS1		71
+#define RST_BUS_LVDS0		72
+#define RST_BUS_EDP		73
+#define RST_BUS_LEDC		74
+#define RST_BUS_CSI		75
+#define RST_BUS_ISP		76
+
+#endif /* _DT_BINDINGS_RESET_SUN55IW3_H_ */
diff --git a/include/dt-bindings/reset/sun55iw3-mcu-ccu.h b/include/dt-bindings/reset/sun55iw3-mcu-ccu.h
new file mode 100644
index 000000000000..c849a3657b0e
--- /dev/null
+++ b/include/dt-bindings/reset/sun55iw3-mcu-ccu.h
@@ -0,0 +1,31 @@
+/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2022 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RST_SUN55IW3_MCU_CCU_H_
+#define _DT_BINDINGS_RST_SUN55IW3_MCU_CCU_H_
+
+#define RST_BUS_MCU_I2S3	0
+#define RST_BUS_MCU_I2S2	1
+#define RST_BUS_MCU_I2S1	2
+#define RST_BUS_MCU_I2S0	3
+#define RST_BUS_MCU_OWA		4
+#define RST_BUS_MCU_DMIC	5
+#define RST_BUS_MCU_AUDIO_CODEC	6
+#define RST_BUS_DSP_MSG		7
+#define RST_BUS_DSP_CFG		8
+#define RST_BUS_MCU_NPU		9
+#define RST_BUS_MCU_TIME	10
+#define RST_BUS_DSP		11
+#define RST_BUS_DSP_DBG		12
+#define RST_BUS_MCU_DMA		13
+#define RST_BUS_PUBSRAM		14
+#define RST_BUS_RV		15
+#define RST_BUS_RV_DBG		16
+#define RST_BUS_RV_CFG		17
+#define RST_BUS_MCU_RV_MSG	18
+#define RST_BUS_MCU_PWM		19
+
+#endif /* _DT_BINDINGS_RST_SUN55IW3_MCU_CCU_H_ */
diff --git a/include/dt-bindings/reset/sun55iw3-r-ccu.h b/include/dt-bindings/reset/sun55iw3-r-ccu.h
new file mode 100644
index 000000000000..bdaab6470d62
--- /dev/null
+++ b/include/dt-bindings/reset/sun55iw3-r-ccu.h
@@ -0,0 +1,27 @@
+/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2021 liujuan1@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RST_SUN55IW3_R_CCU_H_
+#define _DT_BINDINGS_RST_SUN55IW3_R_CCU_H_
+
+#define RST_R_TIMER		0
+#define RST_R_PWM		1
+#define RST_R_CAN		2
+#define RST_R_SPI		3
+#define RST_R_SPLOCK		4
+#define RST_R_MBOX		5
+#define RST_R_UART1		6
+#define RST_R_UART0		7
+#define RST_R_TWI2		8
+#define RST_R_TWI1		9
+#define RST_R_TWI0		10
+#define RST_R_PPU1		11
+#define RST_R_PPU		12
+#define RST_R_IRRX		13
+#define RST_R_RTC		14
+#define RST_R_CPUCFG		15
+
+#endif /* _DT_BINDINGS_RST_SUN55IW3_R_CCU_H_ */
diff --git a/include/dt-bindings/reset/sun55iw5-ccu.h b/include/dt-bindings/reset/sun55iw5-ccu.h
new file mode 100644
index 000000000000..6e8f30a90a5c
--- /dev/null
+++ b/include/dt-bindings/reset/sun55iw5-ccu.h
@@ -0,0 +1,60 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2021 liujuan1@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RESET_SUN55IW3_H_
+#define _DT_BINDINGS_RESET_SUN55IW3_H_
+
+#define RST_MBUS		0
+#define RST_BUS_GPU		1
+#define RST_BUS_CE_SY		2
+#define RST_BUS_CE		3
+#define RST_BUS_AV1		4
+#define RST_BUS_VE		5
+#define RST_BUS_DMA		6
+#define RST_BUS_MSGBOX		7
+#define RST_BUS_SPINLOCK	8
+#define RST_BUS_TIMER0		9
+#define RST_BUS_DBGSY		10
+#define RST_BUS_PWM		11
+#define RST_BUS_DRAM_MODULE	12
+#define RST_BUS_DRAM		13
+#define RST_BUS_SMHC2		14
+#define RST_BUS_SMHC1		15
+#define RST_BUS_SMHC0		16
+#define RST_BUS_UART3		17
+#define RST_BUS_UART2		18
+#define RST_BUS_UART1		19
+#define RST_BUS_UART0		20
+#define RST_BUS_TWI4		21
+#define RST_BUS_TWI3		22
+#define RST_BUS_TWI2		23
+#define RST_BUS_TWI1		24
+#define RST_BUS_TWI0		25
+#define RST_BUS_SPI2		26
+#define RST_BUS_SPI1		27
+#define RST_BUS_SPI0		28
+#define RST_BUS_GMAC0		29
+#define RST_BUS_I2SPCM0		30
+#define RST_BUS_SPDIF1		31
+#define RST_BUS_SPDIF0		32
+#define RST_BUS_AUDIO_CODEC	33
+#define RST_USB_PHY0_RSTN	34
+#define RST_USB_PHY1_RSTN	35
+#define RST_USB_PHY2_RSTN	36
+#define RST_USB_OTG		37
+#define RST_USB_EHCI2		38
+#define RST_USB_EHCI1		39
+#define RST_USB_EHCI0		40
+#define RST_USB_OHCI2		41
+#define RST_USB_OHCI1		42
+#define RST_USB_OHCI0		43
+#define RST_BUS_LVD		44
+#define RST_BUS_TVFE_AXI	45
+#define RST_BUS_DEMOD		46
+#define RST_BUS_TVCAP		47
+#define RST_BUS_DISP		48
+
+#endif /* _DT_BINDINGS_RESET_SUN55IW3_H_ */
diff --git a/include/dt-bindings/reset/sun55iw5-r-ccu.h b/include/dt-bindings/reset/sun55iw5-r-ccu.h
new file mode 100644
index 000000000000..81d0d328e9c5
--- /dev/null
+++ b/include/dt-bindings/reset/sun55iw5-r-ccu.h
@@ -0,0 +1,24 @@
+/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 zhaozeyan@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RST_SUN55IW5_R_CCU_H_
+#define _DT_BINDINGS_RST_SUN55IW5_R_CCU_H_
+
+#define RST_BUS_R_TIMER		0
+#define RST_BUS_EDID		1
+#define RST_BUS_R_PWM		2
+#define RST_BUS_R_UART0		3
+#define RST_BUS_R_TWI1		4
+#define RST_BUS_R_TWI0		5
+#define RST_BUS_R_PPU		6
+#define RST_BUS_R_IRRX		7
+#define RST_BUS_R_GPADC		8
+#define RST_BUS_R_TH		9
+#define RST_BUS_R_RTC		10
+#define RST_BUS_R_CPUCFG	11
+#define RST_BUS_MODULE		12
+
+#endif /* _DT_BINDINGS_RST_SUN55IW5_R_CCU_H_ */
diff --git a/include/dt-bindings/reset/sun55iw6-ccu.h b/include/dt-bindings/reset/sun55iw6-ccu.h
new file mode 100644
index 000000000000..3fd64cc252cd
--- /dev/null
+++ b/include/dt-bindings/reset/sun55iw6-ccu.h
@@ -0,0 +1,120 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2023 panzhijian@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RESET_SUN55IW6_H_
+#define _DT_BINDINGS_RESET_SUN55IW6_H_
+
+#define RST_BUS_ITS0		0
+#define RST_BUS_NSI		1
+#define RST_BUS_NSI_CFG		2
+#define RST_BUS_DMA0		3
+#define RST_BUS_DMA1		4
+#define RST_BUS_SPINLOCK	5
+#define RST_BUS_MSGBOX0		6
+#define RST_BUS_MSGBOX_CORE0	7
+#define RST_BUS_MSGBOX_CORE1	8
+#define RST_BUS_MSGBOX_CORE2	9
+#define RST_BUS_MSGBOX_CORE3	10
+#define RST_BUS_MSGBOX_RV	11
+#define RST_BUS_PWM0		12
+#define RST_BUS_PWM1		13
+#define RST_BUS_PWM2		14
+#define RST_BUS_DBGSY		15
+#define RST_BUS_SYSDAP		16
+#define RST_BUS_TIME		17
+#define RST_BUS_TIMER_RV	18
+#define RST_BUS_DE0		19
+#define RST_BUS_G2D		20
+#define RST_BUS_DE_SY		21
+#define RST_BUS_VE		22
+#define RST_BUS_CE_SY		23
+#define RST_BUS_CE		24
+#define RST_BUS_NPU_GLB		25
+#define RST_BUS_NPU_AHB		26
+#define RST_BUS_NPU_AXI		27
+#define RST_BUS_NPU_CORE	28
+#define RST_BUS_RV_SY		29
+#define RST_BUS_RV_CORE		30
+#define RST_BUS_RV_CFG		31
+#define RST_BUS_DRAM		32
+#define RST_BUS_NAND0		33
+#define RST_BUS_SMHC0		34
+#define RST_BUS_SMHC1		35
+#define RST_BUS_SMHC2		36
+#define RST_BUS_UART0		37
+#define RST_BUS_UART1		38
+#define RST_BUS_UART2		39
+#define RST_BUS_UART3		40
+#define RST_BUS_UART4		41
+#define RST_BUS_UART5		42
+#define RST_BUS_UART6		43
+#define RST_BUS_UART7		44
+#define RST_BUS_UART8		45
+#define RST_BUS_UART9		46
+#define RST_BUS_UART10		47
+#define RST_BUS_UART11		48
+#define RST_BUS_UART12		49
+#define RST_BUS_UART13		50
+#define RST_BUS_UART14		51
+#define RST_BUS_TWI0		52
+#define RST_BUS_TWI1		53
+#define RST_BUS_TWI2		54
+#define RST_BUS_TWI3		55
+#define RST_BUS_TWI4		56
+#define RST_BUS_TWI5		57
+#define RST_BUS_TWI6		58
+#define RST_BUS_SPI0		59
+#define RST_BUS_SPI1		60
+#define RST_BUS_SPI2		61
+#define RST_BUS_SPIF		62
+#define RST_BUS_SPI3		63
+#define RST_BUS_SPI4		64
+#define RST_BUS_GPADC0		70
+#define RST_BUS_GPADC1		71
+#define RST_BUS_GPADC2		72
+#define RST_BUS_GPADC3		73
+#define RST_BUS_TH		74
+#define RST_BUS_IRRX0		75
+#define RST_BUS_IRTX		76
+#define RST_BUS_LRADC		77
+#define RST_BUS_TPADC		78
+#define RST_BUS_LBC		79
+#define RST_BUS_IRRX1		80
+#define RST_BUS_IRRX2		81
+#define RST_BUS_IRRX3		82
+#define RST_BUS_I2SPCM0		83
+#define RST_BUS_I2SPCM1		84
+#define RST_BUS_I2SPCM2		85
+#define RST_BUS_I2SPCM3		86
+#define RST_BUS_OWA		87
+#define RST_BUS_DMIC		88
+#define RST_BUS_AUDIO_CODEC	89
+#define RST_USB_PHY0_RSTN	90
+#define RST_USB_20_0_DEVICE	91
+#define RST_USB_20_0_HOST_EHCI	92
+#define RST_USB_20_0_HOST_OHCI	93
+#define RST_USB_PHY1_RSTN	94
+#define RST_USB_20_1_HOST_EHCI	95
+#define RST_USB_20_1_HOST_OHCI	96
+#define RST_USB_30		97
+#define RST_BUS_PCIE		98
+#define RST_BUS_PCIE_PWRUP	99
+#define RST_BUS_SERDES_NOPPU	100
+#define RST_BUS_SERDE		101
+#define RST_BUS_GMAC0_AXI	102
+#define RST_BUS_GMAC0		103
+#define RST_BUS_GMAC1_AXI	104
+#define RST_BUS_GMAC1		105
+#define RST_BUS_VO0_TCONLCD0	106
+#define RST_BUS_LVDS0		107
+#define RST_BUS_DSI0		108
+#define RST_BUS_DP		109
+#define RST_BUS_VIDEO_OUT0	110
+#define RST_BUS_LEDC		111
+#define RST_BUS_CSI		112
+#define RST_BUS_ISP		113
+
+#endif /* _DT_BINDINGS_RESET_SUN55IW6_H_ */
diff --git a/include/dt-bindings/reset/sun55iw6-r-ccu.h b/include/dt-bindings/reset/sun55iw6-r-ccu.h
new file mode 100644
index 000000000000..c0587fe47383
--- /dev/null
+++ b/include/dt-bindings/reset/sun55iw6-r-ccu.h
@@ -0,0 +1,23 @@
+/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 panzhijian@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RST_SUN55IW6_R_CCU_H_
+#define _DT_BINDINGS_RST_SUN55IW6_R_CCU_H_
+
+#define RST_BUS_R_TIME		0
+#define RST_BUS_R_PWM		1
+#define RST_BUS_R_SPI		2
+#define RST_BUS_R_MBOX		3
+#define RST_BUS_R_UART1		4
+#define RST_BUS_R_UART0		5
+#define RST_BUS_R_TWI1		6
+#define RST_BUS_R_TWI0		7
+#define RST_BUS_R_IRRX		8
+#define RST_BUS_RTC		9
+#define RST_BUS_R_CPUCFG	10
+#define RST_BUS_MODULE		11
+
+#endif /* _DT_BINDINGS_RST_SUN55IW6_R_CCU_H_ */
diff --git a/include/dt-bindings/reset/sun60iw1-ccu.h b/include/dt-bindings/reset/sun60iw1-ccu.h
new file mode 100644
index 000000000000..7e792f1d50ef
--- /dev/null
+++ b/include/dt-bindings/reset/sun60iw1-ccu.h
@@ -0,0 +1,155 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2022 liujuan1@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RESET_SUN60IW1_H_
+#define _DT_BINDINGS_RESET_SUN60IW1_H_
+
+#define RST_BUS_NSI		0
+#define RST_BUS_NSI_CFG		1
+#define RST_MBUS		2
+#define RST_BUS_SMMU_TCU	3
+#define RST_BUS_SMMU_GPU1	4
+#define RST_BUS_SMMU_AIPU	5
+#define RST_BUS_SMMU_NPU	6
+#define RST_BUS_SMMU_GPU0	7
+#define RST_BUS_SMMU_PCIE1	8
+#define RST_BUS_SMMU_PCIE0	9
+#define RST_BUS_SMMU_MSI_LITE1	10
+#define RST_BUS_SMMU_MSI_LITE0	11
+#define RST_BUS_SMMU_USB3	12
+#define RST_BUS_SMMU_GMAC1	13
+#define RST_BUS_SMMU_GMAC0	14
+#define RST_BUS_SMMU_DE1	15
+#define RST_BUS_SMMU_DE0	16
+#define RST_BUS_SMMU_VE_DEC1	17
+#define RST_BUS_SMMU_VE_DEC0	18
+#define RST_BUS_SMMU_VE_ENC1	19
+#define RST_BUS_SMMU_VE_ENC0	20
+#define RST_BUS_SMMU_G2D	21
+#define RST_BUS_SMMU_DI		22
+#define RST_BUS_SMMU_CSI_DMA1	23
+#define RST_BUS_SMMU_CSI_DMA0	24
+#define RST_BUS_SMMU_ISP	25
+#define RST_BUS_SMMU_SY		26
+#define RST_BUS_MSI_LITE0	27
+#define RST_BUS_MSI_LITE1	28
+#define RST_BUS_DMA0		29
+#define RST_BUS_DMA1		30
+#define RST_BUS_SPINLOCK	31
+#define RST_BUS_MSGBOX0		32
+#define RST_BUS_MSGBOX1		33
+#define RST_BUS_MSGBOX2		34
+#define RST_BUS_PWM0		35
+#define RST_BUS_PWM1		36
+#define RST_BUS_DBGSY		37
+#define RST_BUS_SYSDAP		38
+#define RST_BUS_TIMER0		39
+#define RST_BUS_TIMER1		40
+#define RST_BUS_DE0		41
+#define RST_BUS_DE1		42
+#define RST_BUS_DI		43
+#define RST_BUS_G2D		44
+#define RST_BUS_DE_SY		45
+#define RST_BUS_VE_DEC		46
+#define RST_BUS_VE_ENC1		47
+#define RST_BUS_VE_ENC0		48
+#define RST_BUS_CE_SY		49
+#define RST_BUS_CE		50
+#define RST_BUS_NPU_SY		51
+#define RST_BUS_NPU_AHB		52
+#define RST_BUS_NPU_AXI		53
+#define RST_BUS_NPU_CORE	54
+#define RST_BUS_AIPU_CORE	55
+#define RST_BUS_AIPU		56
+#define RST_BUS_GPU0		57
+#define RST_BUS_DRAM0		58
+#define RST_BUS_NAND0		59
+#define RST_BUS_SMHC0		60
+#define RST_BUS_SMHC1		61
+#define RST_BUS_SMHC2		62
+#define RST_BUS_SMHC3		63
+#define RST_BUS_UFS_AXI		64
+#define RST_BUS_UF		65
+#define RST_BUS_UART0		66
+#define RST_BUS_UART1		67
+#define RST_BUS_UART2		68
+#define RST_BUS_UART3		69
+#define RST_BUS_UART4		70
+#define RST_BUS_UART5		71
+#define RST_BUS_UART6		72
+#define RST_BUS_UART7		73
+#define RST_BUS_UART8		74
+#define RST_BUS_TWI0		75
+#define RST_BUS_TWI1		76
+#define RST_BUS_TWI2		77
+#define RST_BUS_TWI3		78
+#define RST_BUS_TWI4		79
+#define RST_BUS_TWI5		80
+#define RST_BUS_TWI6		81
+#define RST_BUS_TWI7		82
+#define RST_BUS_TWI8		83
+#define RST_BUS_SPI0		84
+#define RST_BUS_SPI1		85
+#define RST_BUS_SPI2		86
+#define RST_BUS_SPIF		87
+#define RST_BUS_GPADC0		88
+#define RST_BUS_GPADC1		89
+#define RST_BUS_THS0		90
+#define RST_BUS_IRRX		91
+#define RST_BUS_IRTX		92
+#define RST_BUS_LRADC		93
+#define RST_BUS_LBC		94
+#define RST_BUS_I2SPCM1		95
+#define RST_BUS_I2SPCM2		96
+#define RST_BUS_I2SPCM3		97
+#define RST_BUS_I2SPCM4		98
+#define RST_BUS_I2SPCM5		99
+#define RST_BUS_SPDIF		100
+#define RST_USB2_PHY0_RSTN	101
+#define RST_USB2_OTG0		102
+#define RST_USB2_EHCI0		103
+#define RST_USB2_OHCI0		104
+#define RST_USB2_PHY1_RSTN	105
+#define RST_USB2_EHCI1		106
+#define RST_USB2_OHCI1		107
+#define RST_USB2_PHY2_RSTN	108
+#define RST_USB2_EHCI2		109
+#define RST_USB2_OHCI2		110
+#define RST_USB3		111
+#define RST_BUS_PCIE0		112
+#define RST_BUS_PCIE0_PWRUP	113
+#define RST_BUS_PCIE1		114
+#define RST_BUS_PCIE1_PWRUP	115
+#define RST_BUS_SERDE		116
+#define RST_BUS_GMAC0_AXI	117
+#define RST_BUS_GMAC0		118
+#define RST_BUS_GMAC1_AXI	119
+#define RST_BUS_GMAC1		120
+#define RST_BUS_VO0_TCONLCD0	121
+#define RST_BUS_VO0_TCONLCD1	122
+#define RST_BUS_VO0_TCONLCD2	123
+#define RST_BUS_VO0_TCONLCD3	124
+#define RST_BUS_LVDS0		125
+#define RST_BUS_LVDS1		126
+#define RST_BUS_LVDS2		127
+#define RST_BUS_DSI0		128
+#define RST_BUS_DSI1		129
+#define RST_BUS_TCONTV0		130
+#define RST_BUS_TCONTV1		131
+#define RST_BUS_TCONTV2		132
+#define RST_BUS_EDP		133
+#define RST_BUS_HDMI_HDCP	134
+#define RST_BUS_HDMI_SUB	135
+#define RST_BUS_HDMI_MAIN	136
+#define RST_BUS_DPSS_TOP0	137
+#define RST_BUS_DPSS_TOP1	138
+#define RST_BUS_VIDEO_OUT0	139
+#define RST_BUS_VIDEO_OUT1	140
+#define RST_BUS_LEDC		141
+#define RST_BUS_CSI		142
+#define RST_BUS_VIDEO_IN	143
+
+#endif /* _DT_BINDINGS_RESET_SUN60IW1_H_ */
diff --git a/include/dt-bindings/reset/sun60iw1-dsp-ccu.h b/include/dt-bindings/reset/sun60iw1-dsp-ccu.h
new file mode 100644
index 000000000000..319416cdd465
--- /dev/null
+++ b/include/dt-bindings/reset/sun60iw1-dsp-ccu.h
@@ -0,0 +1,30 @@
+/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2022 liujuan1@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RST_SUN60IW1_DSP_CCU_H_
+#define _DT_BINDINGS_RST_SUN60IW1_DSP_CCU_H_
+
+#define	RST_BUS_RV		0
+#define	RST_BUS_RV_APB		1
+#define	RST_BUS_RV_CFG		2
+#define	RST_BUS_RV_MSG		3
+#define	RST_BUS_RV_TIME		4
+#define	RST_BUS_DSP_DMA		5
+#define	RST_BUS_DSP_I2S		6
+#define	RST_BUS_DSP_TIME	7
+#define	RST_BUS_DSP_CORE	8
+#define	RST_BUS_DSP_DBG		9
+#define	RST_BUS_DSP_CFG		10
+#define	RST_BUS_DSP_MSG		11
+#define	RST_BUS_DSP_SPINLOCK	12
+#define	RST_BUS_DSP_DMIC	13
+#define	MRST_BUS_DSP_MSI	14
+#define	HRST_BUS_DSP_MSI	15
+#define	HRST_BUS_DSP_TBU	16
+#define	HRST_BUS_DSP_VDD	17
+#define	HRST_BUS_RV_SYS		18
+
+#endif /* _DT_BINDINGS_RST_SUN60IW1_DSP_CCU_H_ */
diff --git a/include/dt-bindings/reset/sun60iw1-r-ccu.h b/include/dt-bindings/reset/sun60iw1-r-ccu.h
new file mode 100644
index 000000000000..b41cee2ae40b
--- /dev/null
+++ b/include/dt-bindings/reset/sun60iw1-r-ccu.h
@@ -0,0 +1,25 @@
+/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2022 liujuan1@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RST_SUN60IW1_R_CCU_H_
+#define _DT_BINDINGS_RST_SUN60IW1_R_CCU_H_
+
+#define RST_R_TIMER		0
+#define RST_R_PWM		1
+#define RST_R_SPI		2
+#define RST_R_MBOX		3
+#define RST_R_UART2		4
+#define RST_R_UART1		5
+#define RST_R_UART0		6
+#define RST_R_TWI2		7
+#define RST_R_TWI1		8
+#define RST_R_TWI0		9
+#define RST_R_PPU		10
+#define RST_R_IRRX		11
+#define RST_R_RTC		12
+#define RST_R_CPUCFG		13
+
+#endif /* _DT_BINDINGS_RST_SUN60IW1_R_CCU_H_ */
diff --git a/include/dt-bindings/reset/sun60iw2-ccu.h b/include/dt-bindings/reset/sun60iw2-ccu.h
new file mode 100644
index 000000000000..c442591a5dba
--- /dev/null
+++ b/include/dt-bindings/reset/sun60iw2-ccu.h
@@ -0,0 +1,131 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RESET_SUN60IW2_H_
+#define _DT_BINDINGS_RESET_SUN60IW2_H_
+
+#define RST_BUS_ITS_PCIE0	0
+#define RST_BUS_NSI		1
+#define RST_BUS_NSI_CFG		2
+#define RST_BUS_IOMMU0_SY	3
+#define RST_BUS_MSI_LITE0_MBU	4
+#define RST_BUS_MSI_LITE0_AHB	5
+#define RST_BUS_MSI_LITE1_MBU	6
+#define RST_BUS_MSI_LITE1_AHB	7
+#define RST_BUS_MSI_LITE2_MBU	8
+#define RST_BUS_MSI_LITE2_AHB	9
+#define RST_BUS_IOMMU1_SY	10
+#define RST_BUS_DMA0		11
+#define RST_BUS_DMA1		12
+#define RST_BUS_SPINLOCK	13
+#define RST_BUS_MSGBOX0		14
+#define RST_BUS_PWM0		15
+#define RST_BUS_PWM1		16
+#define RST_BUS_DBGSY		17
+#define RST_BUS_SYSDAP		18
+#define RST_BUS_TIMER0		19
+#define RST_BUS_DE0		20
+#define RST_BUS_DI		21
+#define RST_BUS_G2D		22
+#define RST_BUS_EINK		23
+#define RST_BUS_DE_SY		24
+#define RST_BUS_VE_DEC		25
+#define RST_BUS_VE_ENC0		26
+#define RST_BUS_CE_SY		27
+#define RST_BUS_CE		28
+#define RST_BUS_NPU_AHB		29
+#define RST_BUS_NPU_AXI		30
+#define RST_BUS_NPU_CORE	31
+#define RST_BUS_GPU0		32
+#define RST_BUS_DRAM0		33
+#define RST_BUS_NAND0		34
+#define RST_BUS_SMHC0		35
+#define RST_BUS_SMHC1		36
+#define RST_BUS_SMHC2		37
+#define RST_BUS_SMHC3		38
+#define RST_BUS_UFS_AXI		39
+#define RST_BUS_UFS_AHB		40
+#define RST_BUS_UART0		41
+#define RST_BUS_UART1		42
+#define RST_BUS_UART2		43
+#define RST_BUS_UART3		44
+#define RST_BUS_UART4		45
+#define RST_BUS_UART5		46
+#define RST_BUS_UART6		47
+#define RST_BUS_TWI0		48
+#define RST_BUS_TWI1		49
+#define RST_BUS_TWI2		50
+#define RST_BUS_TWI3		51
+#define RST_BUS_TWI4		52
+#define RST_BUS_TWI5		53
+#define RST_BUS_TWI6		54
+#define RST_BUS_TWI7		55
+#define RST_BUS_TWI8		56
+#define RST_BUS_TWI9		57
+#define RST_BUS_TWI10		58
+#define RST_BUS_TWI11		59
+#define RST_BUS_TWI12		60
+#define RST_BUS_SPI0		61
+#define RST_BUS_SPI1		62
+#define RST_BUS_SPI2		63
+#define RST_BUS_SPIF		64
+#define RST_BUS_SPI3		65
+#define RST_BUS_SPI4		66
+#define RST_BUS_GPADC0		67
+#define RST_BUS_THS0		68
+#define RST_BUS_IRRX		69
+#define RST_BUS_IRTX		70
+#define RST_BUS_LRADC		71
+#define RST_BUS_SGPIO		72
+#define RST_BUS_LPC		73
+#define RST_BUS_I2SPCM0		74
+#define RST_BUS_I2SPCM1		75
+#define RST_BUS_I2SPCM2		76
+#define RST_BUS_I2SPCM3		77
+#define RST_BUS_I2SPCM4		78
+#define RST_BUS_OWA		79
+#define RST_BUS_DMIC		80
+#define RST_USB_0_PHY_RSTN	81
+#define RST_USB_0_DEVICE	82
+#define RST_USB_0_EHCI		83
+#define RST_USB_0_OHCI		84
+#define RST_USB_1_PHY_RSTN	85
+#define RST_USB_1_EHCI		86
+#define RST_USB_1_OHCI		87
+#define RST_USB_2		88
+#define RST_BUS_PCIE0		89
+#define RST_BUS_PCIE0_PWRUP	90
+#define RST_BUS_SERDES		91
+#define RST_BUS_GMAC0_AXI	92
+#define RST_BUS_GMAC0		93
+#define RST_BUS_GMAC1_AXI	94
+#define RST_BUS_GMAC1		95
+#define RST_BUS_VO0_TCONLCD0	96
+#define RST_BUS_VO0_TCONLCD1	97
+#define RST_BUS_VO0_TCONLCD2	98
+#define RST_BUS_LVDS0		99
+#define RST_BUS_LVDS1		100
+#define RST_BUS_DSI0		101
+#define RST_BUS_DSI1		102
+#define RST_BUS_TCONTV0		103
+#define RST_BUS_TCONTV1		104
+#define RST_BUS_EDP		105
+#define RST_BUS_HDMI_HDCP	106
+#define RST_BUS_HDMI_SUB	107
+#define RST_BUS_HDMI_MAIN	108
+#define RST_BUS_DPSS_TOP0	109
+#define RST_BUS_DPSS_TOP1	110
+#define RST_BUS_VIDEO_OUT0	111
+#define RST_BUS_VIDEO_OUT1	112
+#define RST_BUS_LEDC		113
+#define RST_BUS_DSC		114
+#define RST_BUS_CSI		115
+#define RST_BUS_VIDEO_IN	116
+#define RST_BUS_APB2JTAG	117
+#define RST_BUS_UFS_PHY 	119
+#define RST_BUS_UFS_CORE	120
+
+#endif /* _DT_BINDINGS_RESET_SUN60IW2_H_ */
diff --git a/include/dt-bindings/reset/sun60iw2-r-ccu.h b/include/dt-bindings/reset/sun60iw2-r-ccu.h
new file mode 100644
index 000000000000..0a181e323974
--- /dev/null
+++ b/include/dt-bindings/reset/sun60iw2-r-ccu.h
@@ -0,0 +1,25 @@
+/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RST_SUN60IW2_R_CCU_H_
+#define _DT_BINDINGS_RST_SUN60IW2_R_CCU_H_
+
+#define RST_BUS_R_TIME		0
+#define RST_BUS_R_PWM		1
+#define RST_BUS_R_SPI		2
+#define RST_BUS_R_MBOX		3
+#define RST_BUS_R_UART1		4
+#define RST_BUS_R_UART0		5
+#define RST_BUS_R_TWI2		6
+#define RST_BUS_R_TWI1		7
+#define RST_BUS_R_TWI0		8
+#define RST_BUS_R_IRRX		9
+#define RST_BUS_RTC		10
+#define RST_BUS_RISCV_CFG	11
+#define RST_BUS_R_CPUCFG	12
+#define RST_BUS_MODULE		13
+
+#endif /* _DT_BINDINGS_RST_SUN60IW2_R_CCU_H_ */
diff --git a/include/dt-bindings/reset/sun65iw1-ccu.h b/include/dt-bindings/reset/sun65iw1-ccu.h
new file mode 100644
index 000000000000..5b1be7c64280
--- /dev/null
+++ b/include/dt-bindings/reset/sun65iw1-ccu.h
@@ -0,0 +1,86 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RESET_SUN65IW1_H_
+#define _DT_BINDINGS_RESET_SUN65IW1_H_
+
+#define RST_BUS_NSI_CFG		0
+#define RST_BUS_NSI		1
+#define RST_BUS_DMAC0		2
+#define RST_BUS_SPINLOCK	3
+#define RST_BUS_MSGBOX_CPUX	4
+#define RST_BUS_MSGBOX_CPU	5
+#define RST_BUS_PWM0		6
+#define RST_BUS_DCU		7
+#define RST_BUS_DAP		8
+#define RST_BUS_TIME		9
+#define RST_BUS_DE0		10
+#define RST_BUS_G2D		11
+#define RST_BUS_EINK		12
+#define RST_BUS_DE_SY		13
+#define RST_BUS_VE0		14
+#define RST_BUS_CE_SY		15
+#define RST_BUS_CE_SYS_AHB	16
+#define RST_BUS_GPU		17
+#define RST_BUS_MEMC		18
+#define RST_BUS_SMHC0		19
+#define RST_BUS_SMHC1		20
+#define RST_BUS_SMHC2		21
+#define RST_BUS_UART0		22
+#define RST_BUS_UART1		23
+#define RST_BUS_UART2		24
+#define RST_BUS_UART3		25
+#define RST_BUS_UART4		26
+#define RST_BUS_UART5		27
+#define RST_BUS_UART6		28
+#define RST_BUS_UART7		29
+#define RST_BUS_TWI0		30
+#define RST_BUS_TWI1		31
+#define RST_BUS_TWI2		32
+#define RST_BUS_TWI3		33
+#define RST_BUS_TWI4		34
+#define RST_BUS_TWI5		35
+#define RST_BUS_SPI0		36
+#define RST_BUS_SPI1		37
+#define RST_BUS_SPI2		38
+#define RST_BUS_GPADC0		39
+#define RST_BUS_TSENSO		40
+#define RST_BUS_IRRX0		41
+#define RST_BUS_IRTX		42
+#define RST_BUS_I2S0		43
+#define RST_BUS_I2S1		44
+#define RST_BUS_I2S2		45
+#define RST_BUS_I2S3		46
+#define RST_BUS_OWA0		47
+#define RST_BUS_DMIC		48
+#define RST_BUS_ADDA		49
+#define RST_USB_PHY0_RSTN	50
+#define RST_USB_0_DEV		51
+#define RST_USB_0_EHCI		52
+#define RST_USB_0_OHCI		53
+#define RST_USB_PHY1_RSTN	54
+#define RST_USB_1_EHCI		55
+#define RST_USB_1_OHCI		56
+#define RST_USB_0_USB1		57
+#define RST_USB_2		58
+#define RST_BUS_PCIE0		59
+#define RST_BUS_PCIE0_PWR_UP	60
+#define RST_BUS_HSI_SY		61
+#define RST_BUS_GMAC0_AXI	62
+#define RST_BUS_GMAC0_AHB	63
+#define RST_BUS_TCON_LCD0	64
+#define RST_BUS_LVDS0		65
+#define RST_BUS_DSI0		66
+#define RST_BUS_TCON_TV0	67
+#define RST_BUS_EDP		68
+#define RST_BUS_VO0_REG		69
+#define RST_BUS_VO1_REG		70
+#define RST_BUS_VIDEO_OUT0	71
+#define RST_BUS_VIDEO_OUT1	72
+#define RST_BUS_LEDC		73
+#define RST_BUS_VIDEO_IN	74
+
+#endif /* _DT_BINDINGS_RESET_SUN65IW1_H_ */
diff --git a/include/dt-bindings/reset/sun65iw1-r-ccu.h b/include/dt-bindings/reset/sun65iw1-r-ccu.h
new file mode 100644
index 000000000000..7566e8403432
--- /dev/null
+++ b/include/dt-bindings/reset/sun65iw1-r-ccu.h
@@ -0,0 +1,24 @@
+/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RST_SUN65IW1_R_CCU_H_
+#define _DT_BINDINGS_RST_SUN65IW1_R_CCU_H_
+
+#define RST_BUS_R_TIME		0
+#define RST_BUS_R_PWM		1
+#define RST_BUS_R_SPI		2
+#define RST_BUS_R_UART1		3
+#define RST_BUS_R_UART0		4
+#define RST_BUS_R_TWI2		5
+#define RST_BUS_R_TWI1		6
+#define RST_BUS_R_TWI0		7
+#define RST_BUS_R_IRRX		8
+#define RST_BUS_RTC		9
+#define RST_BUS_E902_CFG	10
+#define RST_BUS_R_CPUCFG	11
+#define RST_BUS_MODULE		12
+
+#endif /* _DT_BINDINGS_RST_SUN65IW1_R_CCU_H_ */
diff --git a/include/dt-bindings/reset/sun8iw11-ccu.h b/include/dt-bindings/reset/sun8iw11-ccu.h
new file mode 100644
index 000000000000..d1529826d80b
--- /dev/null
+++ b/include/dt-bindings/reset/sun8iw11-ccu.h
@@ -0,0 +1,90 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2020 huangzhenwei@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RESET_SUN8IW11_H_
+#define _DT_BINDINGS_RESET_SUN8IW11_H_
+
+#define RST_BUS_USBPHY2		0
+#define RST_BUS_USBPHY1		1
+#define RST_BUS_USBPHY0		2
+#define RST_MBUS		3
+#define RST_BUS_USBOHCI2	4
+#define RST_BUS_USBOHCI1	5
+#define RST_BUS_USBOHCI0	6
+#define RST_BUS_USBEHCI2	7
+#define RST_BUS_USBEHCI1	8
+#define RST_BUS_USBEHCI0	9
+#define RST_BUS_USBOTG		10
+#define RST_BUS_SATA		11
+#define RST_BUS_SPI3		12
+#define RST_BUS_SPI2		13
+#define RST_BUS_SPI1		14
+#define RST_BUS_SPI0		15
+#define RST_BUS_HSTMR		16
+#define RST_BUS_TS		17
+#define RST_BUS_EMAC		18
+#define RST_BUS_SDRAM		19
+#define RST_BUS_NAND		20
+#define RST_BUS_MMC3		21
+#define RST_BUS_MMC2		22
+#define RST_BUS_MMC1		23
+#define RST_BUS_MMC0		24
+#define RST_BUS_DMA		25
+#define RST_BUS_CE		26
+#define RST_BUS_MIPI_DSI	27
+#define RST_BUS_DCU		28
+#define RST_BUS_TCON_TOP	29
+#define RST_BUS_TCON_TV1	30
+#define RST_BUS_TCON_TV0	31
+#define RST_BUS_TCON_LCD1	32
+#define RST_BUS_TCON_LCD0	33
+#define RST_BUS_TVD_TOP		34
+#define RST_BUS_TVD3		35
+#define RST_BUS_TVD2		36
+#define RST_BUS_TVD1		37
+#define RST_BUS_TVD0		38
+#define RST_BUS_GPU		39
+#define RST_BUS_GMAC		40
+#define RST_BUS_TVE_TOP		41
+#define RST_BUS_TVE1		42
+#define RST_BUS_TVE0		43
+#define RST_BUS_DE		44
+#define RST_BUS_HDMI1		45
+#define RST_BUS_HDMI0		46
+#define RST_BUS_CSI1		47
+#define RST_BUS_CSI0		48
+#define RST_BUS_DI		49
+#define RST_BUS_MP		50
+#define RST_BUS_VE		51
+#define RST_BUS_LVDS		52
+#define RST_BUS_DAUDIO2		53
+#define RST_BUS_DAUDIO1		54
+#define RST_BUS_DAUDIO0		55
+#define RST_BUS_KEY		56
+#define RST_BUS_THS		57
+#define RST_BUS_IR1		58
+#define RST_BUS_IR		59
+#define RST_BUS_AC97		60
+#define RST_BUS_SPDIF		61
+#define RST_BUS_AC		62
+#define RST_BUS_UART7		63
+#define RST_BUS_UART6		64
+#define RST_BUS_UART5		65
+#define RST_BUS_UART4		66
+#define RST_BUS_UART3		67
+#define RST_BUS_UART2		68
+#define RST_BUS_UART1		69
+#define RST_BUS_UART0		70
+#define RST_BUS_TWI4		71
+#define RST_BUS_PS21		72
+#define RST_BUS_PS20		73
+#define RST_BUS_SCR		74
+#define RST_BUS_TWI3		75
+#define RST_BUS_TWI2		76
+#define RST_BUS_TWI1		77
+#define RST_BUS_TWI0		78
+
+#endif /* _DT_BINDINGS_RESET_SUN8IW11_H_ */
diff --git a/include/dt-bindings/reset/sun8iw18-ccu.h b/include/dt-bindings/reset/sun8iw18-ccu.h
new file mode 100644
index 000000000000..75131a4ad5bd
--- /dev/null
+++ b/include/dt-bindings/reset/sun8iw18-ccu.h
@@ -0,0 +1,51 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2022 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RESET_SUN55IW3_H_
+#define _DT_BINDINGS_RESET_SUN55IW3_H_
+
+#define RST_MBUS		0
+#define RST_BUS_CE		1
+#define RST_BUS_DMA		2
+#define RST_BUS_HSTIME		3
+#define RST_BUS_DBGSY		4
+#define RST_BUS_PSI		5
+#define RST_BUS_PWM		6
+#define RST_BUS_MODULE		7
+#define RST_BUS_DRAM		8
+#define RST_BUS_NAND0		9
+#define RST_BUS_SMHC2		10
+#define RST_BUS_SMHC1		11
+#define RST_BUS_SMHC0		12
+#define RST_BUS_UART3		13
+#define RST_BUS_UART2		14
+#define RST_BUS_UART1		15
+#define RST_BUS_UART0		16
+#define RST_BUS_TWI2		17
+#define RST_BUS_TWI1		18
+#define RST_BUS_TWI0		19
+#define RST_BUS_SPI1		20
+#define RST_BUS_SPI0		21
+#define RST_BUS_GPADC		22
+#define RST_BUS_THS		23
+#define RST_BUS_I2S_PCM0	24
+#define RST_BUS_I2S_PCM1	25
+#define RST_BUS_I2S_PCM2	26
+#define RST_BUS_SPDIF		27
+#define RST_BUS_DMIC		28
+#define RST_BUS_AUDIO_CODEC	29
+#define RST_USB_PHY0		30
+#define RST_USB_OTG		31
+#define RST_USB_EHCI1		32
+#define RST_USB_EHCI0		33
+#define RST_USB_OHCI1		34
+#define RST_USB_OHCI0		35
+#define RST_BUS_MAD_CFG		36
+#define RST_BUS_MAD_AD		37
+#define RST_BUS_MAD		38
+#define RST_BUS_LEDC		39
+
+#endif /* _DT_BINDINGS_RESET_SUN8IW18_H_ */
diff --git a/include/dt-bindings/reset/sun8iw20-ccu.h b/include/dt-bindings/reset/sun8iw20-ccu.h
new file mode 100644
index 000000000000..7f3d267a2aa2
--- /dev/null
+++ b/include/dt-bindings/reset/sun8iw20-ccu.h
@@ -0,0 +1,79 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2020 huangzhenwei@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RESET_SUN8IW20_H_
+#define _DT_BINDINGS_RESET_SUN8IW20_H_
+
+#define RST_MBUS		0
+#define RST_BUS_DE0		1
+#define RST_BUS_DI		2
+#define RST_BUS_G2D		3
+#define RST_BUS_CE		4
+#define RST_BUS_VE		5
+#define RST_BUS_DMA		6
+#define RST_BUS_MSGBOX0		7
+#define RST_BUS_MSGBOX1		8
+#define RST_BUS_MSGBOX2		9
+#define RST_BUS_SPINLOCK	10
+#define RST_BUS_HSTIMER		11
+#define RST_BUS_DBG		12
+#define RST_BUS_PWM		13
+#define RST_BUS_DRAM		14
+#define RST_BUS_MMC0		15
+#define RST_BUS_MMC1		16
+#define RST_BUS_MMC2		17
+#define RST_BUS_UART0		18
+#define RST_BUS_UART1		19
+#define RST_BUS_UART2		20
+#define RST_BUS_UART3		21
+#define RST_BUS_UART4		22
+#define RST_BUS_UART5		23
+#define RST_BUS_I2C0		24
+#define RST_BUS_I2C1		25
+#define RST_BUS_I2C2		26
+#define RST_BUS_I2C3		27
+#define RST_BUS_SPI0		30
+#define RST_BUS_SPI1		31
+#define RST_BUS_EMAC0		32
+#define RST_BUS_IR_TX		33
+#define RST_BUS_GPADC		34
+#define RST_BUS_THS		35
+#define RST_BUS_I2S0		36
+#define RST_BUS_I2S1		37
+#define RST_BUS_I2S2		38
+#define RST_BUS_SPDIF		39
+#define RST_BUS_DMIC		40
+#define RST_BUS_AUDIO_CODEC	41
+#define RST_USB_PHY0		42
+#define RST_USB_PHY1		43
+#define RST_BUS_OHCI0		44
+#define RST_BUS_OHCI1		45
+#define RST_BUS_EHCI0		46
+#define RST_BUS_EHCI1		47
+#define RST_BUS_OTG		48
+#define RST_BUS_LRADC		49
+#define RST_BUS_DPSS_TOP0	50
+#define RST_BUS_HDMI_SUB	51
+#define RST_BUS_HDMI_MAIN	52
+#define RST_BUS_MIPI_DSI	53
+#define RST_BUS_TCON_LCD0	54
+#define RST_BUS_TCON_TV		55
+#define RST_BUS_LVDS0		56
+#define RST_BUS_TVE		57
+#define RST_BUS_TVE_TOP		58
+#define RST_BUS_TVD		59
+#define RST_BUS_TVD_TOP		60
+#define RST_BUS_LEDC		61
+#define RST_BUS_CSI		62
+#define RST_BUS_TPADC		63
+#define RST_BUS_DSP		64
+#define RST_BUS_DSP_CFG		65
+#define RST_BUS_DSP_DBG		66
+#define RST_BUS_RISCV_CFG	67
+#define RST_BUS_RISCV_SOFT	69
+#define RST_BUS_RISCV_CPU_SOFT	70
+
+#endif /* _DT_BINDINGS_RESET_SUN8IW20_H_ */
diff --git a/include/dt-bindings/reset/sun8iw20-r-ccu.h b/include/dt-bindings/reset/sun8iw20-r-ccu.h
new file mode 100644
index 000000000000..e186181a3f83
--- /dev/null
+++ b/include/dt-bindings/reset/sun8iw20-r-ccu.h
@@ -0,0 +1,17 @@
+/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (C) 2020 huangzhenwei@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RST_SUN8IW20_R_CCU_H_
+#define _DT_BINDINGS_RST_SUN8IW20_R_CCU_H_
+
+#define RST_R_APB0_TIMER	0
+#define RST_R_APB0_TWD		1
+#define RST_R_PPU		2
+#define RST_R_APB0_BUS_IRRX	3
+#define RST_R_AHB_BUS_RTC	4
+#define RST_R_APB0_CPUCFG	5
+
+#endif /* _DT_BINDINGS_RST_SUN8IW20_R_CCU_H_ */
diff --git a/include/dt-bindings/reset/sun8iw21-ccu.h b/include/dt-bindings/reset/sun8iw21-ccu.h
new file mode 100644
index 000000000000..ea23066e572d
--- /dev/null
+++ b/include/dt-bindings/reset/sun8iw21-ccu.h
@@ -0,0 +1,60 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RESET_SUN8IW21_H_
+#define _DT_BINDINGS_RESET_SUN8IW21_H_
+
+#define RST_MBUS		0
+#define RST_BUS_DE		1
+#define RST_BUS_G2D		2
+#define RST_BUS_CE_SY		3
+#define RST_BUS_CE		4
+#define RST_BUS_VE		5
+#define RST_BUS_NPU		6
+#define RST_BUS_DMA		7
+#define RST_BUS_MSGBOX1		8
+#define RST_BUS_MSGBOX0		9
+#define RST_BUS_SPINLOCK	10
+#define RST_BUS_HSTIME		11
+#define RST_BUS_DBGSY		12
+#define RST_BUS_PWM		13
+#define RST_BUS_DRAM		14
+#define RST_BUS_SMHC2		15
+#define RST_BUS_SMHC1		16
+#define RST_BUS_SMHC0		17
+#define RST_BUS_UART3		18
+#define RST_BUS_UART2		19
+#define RST_BUS_UART1		20
+#define RST_BUS_UART0		21
+#define RST_BUS_TWI4		22
+#define RST_BUS_TWI3		23
+#define RST_BUS_TWI2		24
+#define RST_BUS_TWI1		25
+#define RST_BUS_TWI0		26
+#define RST_BUS_SPIF		27
+#define RST_BUS_SPI3		28
+#define RST_BUS_SPI2		29
+#define RST_BUS_SPI1		30
+#define RST_BUS_SPI0		31
+#define RST_BUS_GMAC		32
+#define RST_BUS_GPADC		33
+#define RST_BUS_TH		34
+#define RST_BUS_I2S1		35
+#define RST_BUS_I2S0		36
+#define RST_BUS_DMIC		37
+#define RST_BUS_AUDIO_CODEC	38
+#define RST_USB_PHY0_RSTN	39
+#define RST_USB_OTG0		40
+#define RST_USB_EHCI0		41
+#define RST_USB_OHCI0		42
+#define RST_BUS_DPSS_TOP	43
+#define RST_BUS_DSI		44
+#define RST_BUS_TCONLCD		45
+#define RST_BUS_CSI		46
+#define RST_BUS_WIEGAND		47
+#define RST_BUS_RISCV_CFG	48
+
+#endif /* _DT_BINDINGS_RESET_SUN8IW21_H_ */
diff --git a/include/dt-bindings/reset/sun8iw21-r-ccu.h b/include/dt-bindings/reset/sun8iw21-r-ccu.h
new file mode 100644
index 000000000000..c000c07571a8
--- /dev/null
+++ b/include/dt-bindings/reset/sun8iw21-r-ccu.h
@@ -0,0 +1,14 @@
+// SPDX-License-Identifier: (GPL-2.0+ or MIT)
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+/*
+ * Copyright (c) 2023 rengaomin@allwinnertech.com
+ */
+
+#ifndef _DT_BINDINGS_RESET_SUN8IW21_R_CCU_H_
+#define _DT_BINDINGS_RESET_SUN8IW21_R_CCU_H_
+
+#define RST_BUS_R_PPU		0
+#define RST_BUS_R_RTC		1
+#define RST_BUS_R_CPUCFG	2
+
+#endif /* _DT_BINDINGS_RESET_SUN8IW21_R_CCU_H_ */
diff --git a/include/dt-bindings/spi/sunxi-spi.h b/include/dt-bindings/spi/sunxi-spi.h
new file mode 100644
index 000000000000..179bc59a1c95
--- /dev/null
+++ b/include/dt-bindings/spi/sunxi-spi.h
@@ -0,0 +1,18 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
+
+#ifndef __DT_SUNXI_SPI_H
+#define __DT_SUNXI_SPI_H
+
+#define SUNXI_SPI_BUS_MASTER	(1 << 0)
+#define SUNXI_SPI_BUS_SLAVE		(1 << 1)
+#define SUNXI_SPI_BUS_DBI		(1 << 2)
+#define SUNXI_SPI_BUS_BIT		(1 << 3)
+#define SUNXI_SPI_BUS_NOR		(1 << 4)
+#define SUNXI_SPI_BUS_NAND		(1 << 5)
+#define SUNXI_SPI_BUS_CAMERA	(1 << 6)
+
+#define SUNXI_SPI_CS_AUTO	0
+#define SUNXI_SPI_CS_SOFT	1
+
+#endif /* __DT_SUNXI_SPI_H */
-- 
2.43.0

