#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Jun 14 18:58:16 2017
# Process ID: 9784
# Current directory: D:/Projects/flyback/vivado/flyback_revA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13240 D:\Projects\flyback\vivado\flyback_revA\flyback_revA.xpr
# Log file: D:/Projects/flyback/vivado/flyback_revA/vivado.log
# Journal file: D:/Projects/flyback/vivado/flyback_revA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/flyback/vivado/flyback_revA/flyback_revA.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Projects/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Projects/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'top_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
top_design_processing_system7_0_axi_periph_0
top_design_rst_processing_system7_0_100M_1
top_design_auto_pc_0
top_design_processing_system7_0_0
top_design_xbar_0
top_design_dPWM_0_0
top_design_ad7476_IF_0_0
top_design_Dig_compensator_0_0
top_design_system_controller_0_2

open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 823.484 ; gain = 68.910
update_compile_order -fileset sources_1
open_bd_design {D:/Projects/flyback/vivado/flyback_revA/flyback_revA.srcs/sources_1/bd/top_design/top_design.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- gfb:flyback:dPWM:1.0 - dPWM_0
Adding cell -- gfb:flyback:Dig_compensator:1.0 - Dig_compensator_0
Adding cell -- UC3M:user:system_controller:3.0 - system_controller_0
Adding cell -- gfb:ip_cores:ad7476_IF:1.0 - ad7476_IF_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <top_design> from BD file <D:/Projects/flyback/vivado/flyback_revA/flyback_revA.srcs/sources_1/bd/top_design/top_design.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 888.695 ; gain = 50.289
report_ip_status -name ip_status 
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  D:/Projects/flyback/vivado/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/flyback/vivado/ip_repo'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/flyback/vivado/ip_repo'.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {top_design_processing_system7_0_axi_periph_0 top_design_processing_system7_0_0 top_design_rst_processing_system7_0_100M_1}] -log ip_upgrade.log
Upgrading 'D:/Projects/flyback/vivado/flyback_revA/flyback_revA.srcs/sources_1/bd/top_design/top_design.bd'
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3420] Updated top_design_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated top_design_processing_system7_0_axi_periph_0 to use current project options
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3420] Updated top_design_rst_processing_system7_0_100M_1 to use current project options
CRITICAL WARNING: [filemgmt 20-1366] Unable to reset target(s) for the following file is locked: D:/Projects/flyback/vivado/flyback_revA/flyback_revA.srcs/sources_1/bd/top_design/top_design.bd
Locked reason: 
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
top_design_dPWM_0_0
top_design_ad7476_IF_0_0
top_design_Dig_compensator_0_0
top_design_system_controller_0_2

Wrote  : <D:/Projects/flyback/vivado/flyback_revA/flyback_revA.srcs/sources_1/bd/top_design/top_design.bd> 
Wrote  : <D:/Projects/flyback/vivado/flyback_revA/flyback_revA.srcs/sources_1/bd/top_design/ui/bd_4b95f7a8.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Projects/flyback/vivado/flyback_revA/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 996.227 ; gain = 18.922
export_ip_user_files -of_objects [get_ips {top_design_processing_system7_0_axi_periph_0 top_design_processing_system7_0_0 top_design_rst_processing_system7_0_100M_1}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
close_project
open_project D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.570 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/top_design.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- PSC:lib3ph:adc_interface:1.0 - adc_interface_0
Adding cell -- PSC:lib3ph:fsm_controller:1.0 - fsm_controller_0
Adding cell -- PSC:lib3ph:pwm_3rdharm:1.0 - pwm_3rdharm_0
Adding cell -- PSC:lib3ph:pwm_3rdharm:1.0 - pwm_3rdharm_1
Adding cell -- PSC:lib3ph:scope_3ph:1.1 - scope_3ph_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- PSC:hls:current_control:1.1 - current_control_0
Adding cell -- PSC:hls:vsi_control:2.1 - vsi_control_0
Adding cell -- PSC:hls:current_ref_generator:1.4 - current_ref_generator_0
Adding cell -- PSC:hls:phase_generator:1.1 - phase_generator_0
Adding cell -- PSC:hls:voltage_control:1.2 - voltage_control_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /adc_interface_0/nRST(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_ps7_0_100M/peripheral_aresetn(rst) and /pwm_3rdharm_0/nRST(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_ps7_0_100M/peripheral_aresetn(rst) and /pwm_3rdharm_1/nRST(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_ps7_0_100M/peripheral_aresetn(rst) and /phase_generator_0/ap_start(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <top_design> from BD file <D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/top_design.bd>
