__io_address	,	F_11
__iomem	,	T_1
writel_relaxed	,	F_5
ux500_cache_sync	,	F_4
ux500_l2x0_init	,	F_9
cpu_is_u5500	,	F_10
L2X0_INV_WAY	,	V_6
ux500_cache_wait	,	F_1
reg	,	V_1
U8500_L2CC_BASE	,	V_12
ux500_unknown_soc	,	F_13
L2X0_LOCKDOWN_WAY_D_BASE	,	V_8
inv_all	,	V_15
mask	,	V_2
ux500_l2x0_unlock	,	F_8
l2x0_base	,	V_3
outer_cache	,	V_13
uint32_t	,	T_2
i	,	V_7
ux500_l2x0_inv_all	,	F_7
l2x0_init	,	F_14
L2X0_CACHE_SYNC	,	V_4
ux500_l2x0_disable	,	F_6
U5500_L2CC_BASE	,	V_11
cpu_is_u8500	,	F_12
readl_relaxed	,	F_2
disable	,	V_14
L2X0_LOCKDOWN_STRIDE	,	V_9
L2X0_LOCKDOWN_WAY_I_BASE	,	V_10
__init	,	T_3
l2x0_way_mask	,	V_5
cpu_relax	,	F_3
