{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605938111723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605938111725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 02:55:11 2020 " "Processing started: Sat Nov 21 02:55:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605938111725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605938111725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Punto_B -c Punto_B " "Command: quartus_map --read_settings_files=on --write_settings_files=off Punto_B -c Punto_B" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605938111725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605938111900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605938111900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Memoria_ROM/pkg_rom.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Memoria_ROM/pkg_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_rom " "Found design unit 1: pkg_rom" {  } { { "../Memoria_ROM/pkg_rom.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Memoria_ROM/pkg_rom.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605938123265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_rom-body " "Found design unit 2: pkg_rom-body" {  } { { "../Memoria_ROM/pkg_rom.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Memoria_ROM/pkg_rom.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605938123265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605938123265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Memoria_ROM/Memoria_ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Memoria_ROM/Memoria_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memoria_ROM-behav " "Found design unit 1: Memoria_ROM-behav" {  } { { "../Memoria_ROM/Memoria_ROM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Memoria_ROM/Memoria_ROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605938123267 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria_ROM " "Found entity 1: Memoria_ROM" {  } { { "../Memoria_ROM/Memoria_ROM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Memoria_ROM/Memoria_ROM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605938123267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605938123267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Memoria/FSM_Memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Memoria/FSM_Memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Memoria-behav " "Found design unit 1: FSM_Memoria-behav" {  } { { "../FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Memoria/FSM_Memoria.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605938123268 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Memoria " "Found entity 1: FSM_Memoria" {  } { { "../FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Memoria/FSM_Memoria.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605938123268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605938123268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Contador_memoria/Contador_memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Contador_memoria/Contador_memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_memoria-behav " "Found design unit 1: Contador_memoria-behav" {  } { { "../Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Contador_memoria/Contador_memoria.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605938123269 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_memoria " "Found entity 1: Contador_memoria" {  } { { "../Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Contador_memoria/Contador_memoria.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605938123269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605938123269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Punto_B.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Punto_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Punto_B-behav " "Found design unit 1: Punto_B-behav" {  } { { "Punto_B.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Punto_B/Punto_B.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605938123270 ""} { "Info" "ISGN_ENTITY_NAME" "1 Punto_B " "Found entity 1: Punto_B" {  } { { "Punto_B.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Punto_B/Punto_B.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605938123270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605938123270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_Punto_B.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_Punto_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Punto_B-behav " "Found design unit 1: tb_Punto_B-behav" {  } { { "tb_Punto_B.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Punto_B/tb_Punto_B.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605938123270 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Punto_B " "Found entity 1: tb_Punto_B" {  } { { "tb_Punto_B.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Punto_B/tb_Punto_B.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605938123270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605938123270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Punto_B " "Elaborating entity \"Punto_B\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605938123334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria_ROM Memoria_ROM:Memoria " "Elaborating entity \"Memoria_ROM\" for hierarchy \"Memoria_ROM:Memoria\"" {  } { { "Punto_B.vhd" "Memoria" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Punto_B/Punto_B.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605938123346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Memoria FSM_Memoria:FSM " "Elaborating entity \"FSM_Memoria\" for hierarchy \"FSM_Memoria:FSM\"" {  } { { "Punto_B.vhd" "FSM" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Punto_B/Punto_B.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605938123360 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "syn_encoding one_hot ../FSM_Memoria/FSM_Memoria.vhd(30) " "Invalid value \"one_hot\" for synthesis attribute \"syn_encoding\" at ../FSM_Memoria/FSM_Memoria.vhd(30)" {  } { { "../FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Memoria/FSM_Memoria.vhd" 30 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1605938123362 ""}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "o FSM_Memoria.vhd(23) " "VHDL warning at FSM_Memoria.vhd(23): used 'X' for unrecognized character 'o' in enumerated type" {  } { { "../FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1605938123362 "|Punto_B|FSM_Memoria:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "n FSM_Memoria.vhd(23) " "VHDL warning at FSM_Memoria.vhd(23): used 'X' for unrecognized character 'n' in enumerated type" {  } { { "../FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1605938123362 "|Punto_B|FSM_Memoria:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "e FSM_Memoria.vhd(23) " "VHDL warning at FSM_Memoria.vhd(23): used 'X' for unrecognized character 'e' in enumerated type" {  } { { "../FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1605938123362 "|Punto_B|FSM_Memoria:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "_ FSM_Memoria.vhd(23) " "VHDL warning at FSM_Memoria.vhd(23): used 'X' for unrecognized character '_' in enumerated type" {  } { { "../FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1605938123362 "|Punto_B|FSM_Memoria:FSM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "t FSM_Memoria.vhd(23) " "VHDL warning at FSM_Memoria.vhd(23): used 'X' for unrecognized character 't' in enumerated type" {  } { { "../FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1605938123363 "|Punto_B|FSM_Memoria:FSM"}
{ "Warning" "WVRFX_VHDL_INVALID_ENUM_ENCODING" "FSM_states FSM_Memoria.vhd(23) " "VHDL Attribute warning in FSM_Memoria.vhd(23): ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"FSM_states\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" {  } { { "../FSM_Memoria/FSM_Memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/FSM_Memoria/FSM_Memoria.vhd" 23 0 0 } }  } 0 10336 "VHDL Attribute warning in %2!s!: ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"%1!s!\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" 0 0 "Analysis & Synthesis" 0 -1 1605938123363 "|Punto_B|FSM_Memoria:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_memoria Contador_memoria:Contador " "Elaborating entity \"Contador_memoria\" for hierarchy \"Contador_memoria:Contador\"" {  } { { "Punto_B.vhd" "Contador" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Punto_B/Punto_B.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605938123371 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcion\[4\] Contador_memoria.vhd(35) " "Inferred latch for \"opcion\[4\]\" at Contador_memoria.vhd(35)" {  } { { "../Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Contador_memoria/Contador_memoria.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605938123375 "|Punto_B|Contador_memoria:Contador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcion\[3\] Contador_memoria.vhd(35) " "Inferred latch for \"opcion\[3\]\" at Contador_memoria.vhd(35)" {  } { { "../Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Contador_memoria/Contador_memoria.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605938123375 "|Punto_B|Contador_memoria:Contador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcion\[2\] Contador_memoria.vhd(35) " "Inferred latch for \"opcion\[2\]\" at Contador_memoria.vhd(35)" {  } { { "../Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Contador_memoria/Contador_memoria.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605938123375 "|Punto_B|Contador_memoria:Contador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcion\[1\] Contador_memoria.vhd(35) " "Inferred latch for \"opcion\[1\]\" at Contador_memoria.vhd(35)" {  } { { "../Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Contador_memoria/Contador_memoria.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605938123375 "|Punto_B|Contador_memoria:Contador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcion\[0\] Contador_memoria.vhd(35) " "Inferred latch for \"opcion\[0\]\" at Contador_memoria.vhd(35)" {  } { { "../Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Contador_memoria/Contador_memoria.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605938123375 "|Punto_B|Contador_memoria:Contador"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Contador_memoria:Contador\|address_out\[0\] Memoria_ROM:Memoria\|Mux0 " "Converted the fan-out from the tri-state buffer \"Contador_memoria:Contador\|address_out\[0\]\" to the node \"Memoria_ROM:Memoria\|Mux0\" into an OR gate" {  } { { "../Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605938123951 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Contador_memoria:Contador\|address_out\[1\] Memoria_ROM:Memoria\|Mux0 " "Converted the fan-out from the tri-state buffer \"Contador_memoria:Contador\|address_out\[1\]\" to the node \"Memoria_ROM:Memoria\|Mux0\" into an OR gate" {  } { { "../Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605938123951 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Contador_memoria:Contador\|address_out\[2\] Memoria_ROM:Memoria\|Mux0 " "Converted the fan-out from the tri-state buffer \"Contador_memoria:Contador\|address_out\[2\]\" to the node \"Memoria_ROM:Memoria\|Mux0\" into an OR gate" {  } { { "../Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605938123951 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Contador_memoria:Contador\|address_out\[3\] Memoria_ROM:Memoria\|Mux2 " "Converted the fan-out from the tri-state buffer \"Contador_memoria:Contador\|address_out\[3\]\" to the node \"Memoria_ROM:Memoria\|Mux2\" into an OR gate" {  } { { "../Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605938123951 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Contador_memoria:Contador\|address_out\[4\] Memoria_ROM:Memoria\|Mux0 " "Converted the fan-out from the tri-state buffer \"Contador_memoria:Contador\|address_out\[4\]\" to the node \"Memoria_ROM:Memoria\|Mux0\" into an OR gate" {  } { { "../Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605938123951 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Contador_memoria:Contador\|address_out\[5\] Memoria_ROM:Memoria\|Mux3 " "Converted the fan-out from the tri-state buffer \"Contador_memoria:Contador\|address_out\[5\]\" to the node \"Memoria_ROM:Memoria\|Mux3\" into an OR gate" {  } { { "../Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Contador_memoria/Contador_memoria.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605938123951 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1605938123951 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Contador_memoria/Contador_memoria.vhd" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1605938123953 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1605938123953 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "datos_out\[0\] VCC " "Pin \"datos_out\[0\]\" is stuck at VCC" {  } { { "Punto_B.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Punto_B/Punto_B.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605938124014 "|Punto_B|datos_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "datos_out\[9\] GND " "Pin \"datos_out\[9\]\" is stuck at GND" {  } { { "Punto_B.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Punto_B/Punto_B.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605938124014 "|Punto_B|datos_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "datos_out\[10\] GND " "Pin \"datos_out\[10\]\" is stuck at GND" {  } { { "Punto_B.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Punto_B/Punto_B.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605938124014 "|Punto_B|datos_out[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605938124014 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605938124114 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Contador_memoria:Contador\|contToaddress_out\[0\]~en High " "Register Contador_memoria:Contador\|contToaddress_out\[0\]~en will power up to High" {  } { { "../Contador_memoria/Contador_memoria.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Contador_memoria/Contador_memoria.vhd" 56 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1605938124173 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1605938124173 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605938125124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605938125124 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605938125189 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605938125189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605938125189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605938125189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "952 " "Peak virtual memory: 952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605938125201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 21 02:55:25 2020 " "Processing ended: Sat Nov 21 02:55:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605938125201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605938125201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605938125201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605938125201 ""}
