
14_InputCapture.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000244  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003d8  080003e0  000103e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003d8  080003d8  000103e0  2**0
                  CONTENTS
  4 .ARM          00000000  080003d8  080003d8  000103e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003d8  080003e0  000103e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003d8  080003d8  000103d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003dc  080003dc  000103dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000103e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  080003e0  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  080003e0  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000103e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000f83  00000000  00000000  00010410  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000279  00000000  00000000  00011393  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000078  00000000  00000000  00011610  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000050  00000000  00000000  00011688  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000010d8  00000000  00000000  000116d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00000bfe  00000000  00000000  000127b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0005341d  00000000  00000000  000133ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000667cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000c8  00000000  00000000  00066848  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080003c0 	.word	0x080003c0

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	080003c0 	.word	0x080003c0

080001d4 <main>:
#include "systick.h"
#include "tim.h"

int timestamp = 0;
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	tim2_PA5_output_compare();
 80001d8:	f000 f814 	bl	8000204 <tim2_PA5_output_compare>
	tim3_pa6_input_capture();
 80001dc:	f000 f858 	bl	8000290 <tim3_pa6_input_capture>


	while(1)
	{
		/*Wait until edge is captured*/
		while(!(TIM3->SR & SR_CCR1)){}
 80001e0:	bf00      	nop
 80001e2:	4b06      	ldr	r3, [pc, #24]	; (80001fc <main+0x28>)
 80001e4:	691b      	ldr	r3, [r3, #16]
 80001e6:	f003 0302 	and.w	r3, r3, #2
 80001ea:	2b00      	cmp	r3, #0
 80001ec:	d0f9      	beq.n	80001e2 <main+0xe>

		/*Read captured value*/
		timestamp = TIM3->CCR1;
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <main+0x28>)
 80001f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80001f2:	461a      	mov	r2, r3
 80001f4:	4b02      	ldr	r3, [pc, #8]	; (8000200 <main+0x2c>)
 80001f6:	601a      	str	r2, [r3, #0]
		while(!(TIM3->SR & SR_CCR1)){}
 80001f8:	e7f2      	b.n	80001e0 <main+0xc>
 80001fa:	bf00      	nop
 80001fc:	40000400 	.word	0x40000400
 8000200:	2000001c 	.word	0x2000001c

08000204 <tim2_PA5_output_compare>:

}


void tim2_PA5_output_compare(void)
{
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= RCC_EN;
 8000208:	4b1f      	ldr	r3, [pc, #124]	; (8000288 <tim2_PA5_output_compare+0x84>)
 800020a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800020c:	4a1e      	ldr	r2, [pc, #120]	; (8000288 <tim2_PA5_output_compare+0x84>)
 800020e:	f043 0301 	orr.w	r3, r3, #1
 8000212:	6313      	str	r3, [r2, #48]	; 0x30
	/*Set PA5 mode to alternate function*/
	GPIOA->MODER &=~(1U<<10);
 8000214:	4b1d      	ldr	r3, [pc, #116]	; (800028c <tim2_PA5_output_compare+0x88>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	4a1c      	ldr	r2, [pc, #112]	; (800028c <tim2_PA5_output_compare+0x88>)
 800021a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800021e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<11);
 8000220:	4b1a      	ldr	r3, [pc, #104]	; (800028c <tim2_PA5_output_compare+0x88>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a19      	ldr	r2, [pc, #100]	; (800028c <tim2_PA5_output_compare+0x88>)
 8000226:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800022a:	6013      	str	r3, [r2, #0]
	/*Enable PA5 alternate function type to TIM2_CH1*/
	GPIOA->AFR[0] = (1U<<20);
 800022c:	4b17      	ldr	r3, [pc, #92]	; (800028c <tim2_PA5_output_compare+0x88>)
 800022e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000232:	621a      	str	r2, [r3, #32]

	/*Enable clock access to Timer 2*/
	RCC->APB1ENR |= TIM2EN;
 8000234:	4b14      	ldr	r3, [pc, #80]	; (8000288 <tim2_PA5_output_compare+0x84>)
 8000236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000238:	4a13      	ldr	r2, [pc, #76]	; (8000288 <tim2_PA5_output_compare+0x84>)
 800023a:	f043 0301 	orr.w	r3, r3, #1
 800023e:	6413      	str	r3, [r2, #64]	; 0x40
	/*Set prescaler value*/
	TIM2->PSC = 1600 - 1; // 16 000 000 / 1 600 = 10 000
 8000240:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000244:	f240 623f 	movw	r2, #1599	; 0x63f
 8000248:	629a      	str	r2, [r3, #40]	; 0x28
	/*Set auto-reload register*/
	TIM2->ARR = 10000-1; // 100 000 / 10 000 = 1
 800024a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800024e:	f242 720f 	movw	r2, #9999	; 0x270f
 8000252:	62da      	str	r2, [r3, #44]	; 0x2c

	/*Set output compare toggle mode*/
	TIM2->CCMR1 = CCMR1_OCM1;
 8000254:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000258:	2230      	movs	r2, #48	; 0x30
 800025a:	619a      	str	r2, [r3, #24]
	/*Enable tim2 ch1 in compare mode*/
	TIM2->CCER |= CCER_EN;
 800025c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000260:	6a1b      	ldr	r3, [r3, #32]
 8000262:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000266:	f043 0301 	orr.w	r3, r3, #1
 800026a:	6213      	str	r3, [r2, #32]




	/*Clear counter*/
	TIM2->CNT = 0;
 800026c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000270:	2200      	movs	r2, #0
 8000272:	625a      	str	r2, [r3, #36]	; 0x24
	/*Enable Timer*/
	TIM2->CR1 =  CR1_CEN;
 8000274:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000278:	2201      	movs	r2, #1
 800027a:	601a      	str	r2, [r3, #0]

}
 800027c:	bf00      	nop
 800027e:	46bd      	mov	sp, r7
 8000280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000284:	4770      	bx	lr
 8000286:	bf00      	nop
 8000288:	40023800 	.word	0x40023800
 800028c:	40020000 	.word	0x40020000

08000290 <tim3_pa6_input_capture>:


void tim3_pa6_input_capture(void)
{
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= RCC_EN;
 8000294:	4b20      	ldr	r3, [pc, #128]	; (8000318 <tim3_pa6_input_capture+0x88>)
 8000296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000298:	4a1f      	ldr	r2, [pc, #124]	; (8000318 <tim3_pa6_input_capture+0x88>)
 800029a:	f043 0301 	orr.w	r3, r3, #1
 800029e:	6313      	str	r3, [r2, #48]	; 0x30
	/*Set PA6 mode to alternate function*/
	GPIOA->MODER &=~(1U<<12);
 80002a0:	4b1e      	ldr	r3, [pc, #120]	; (800031c <tim3_pa6_input_capture+0x8c>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a1d      	ldr	r2, [pc, #116]	; (800031c <tim3_pa6_input_capture+0x8c>)
 80002a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80002aa:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<13);
 80002ac:	4b1b      	ldr	r3, [pc, #108]	; (800031c <tim3_pa6_input_capture+0x8c>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	4a1a      	ldr	r2, [pc, #104]	; (800031c <tim3_pa6_input_capture+0x8c>)
 80002b2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80002b6:	6013      	str	r3, [r2, #0]
	/*Enable PA6 alternate function type to TIM3_CH1(AF02)*/
	GPIOA->AFR[0] |= (1U<<25);
 80002b8:	4b18      	ldr	r3, [pc, #96]	; (800031c <tim3_pa6_input_capture+0x8c>)
 80002ba:	6a1b      	ldr	r3, [r3, #32]
 80002bc:	4a17      	ldr	r2, [pc, #92]	; (800031c <tim3_pa6_input_capture+0x8c>)
 80002be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80002c2:	6213      	str	r3, [r2, #32]
	/*Enable clock access to Timer 3*/
	RCC->APB1ENR |= TIM3EN;
 80002c4:	4b14      	ldr	r3, [pc, #80]	; (8000318 <tim3_pa6_input_capture+0x88>)
 80002c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002c8:	4a13      	ldr	r2, [pc, #76]	; (8000318 <tim3_pa6_input_capture+0x88>)
 80002ca:	f043 0302 	orr.w	r3, r3, #2
 80002ce:	6413      	str	r3, [r2, #64]	; 0x40
	/*Set Prescaler*/
	TIM3->PSC = 16000 - 1;// 16 000 000 / 16 000
 80002d0:	4b13      	ldr	r3, [pc, #76]	; (8000320 <tim3_pa6_input_capture+0x90>)
 80002d2:	f643 627f 	movw	r2, #15999	; 0x3e7f
 80002d6:	629a      	str	r2, [r3, #40]	; 0x28
	/*Set CH1 to input capture*/
	TIM3->CCMR1 |= (1U<<0);
 80002d8:	4b11      	ldr	r3, [pc, #68]	; (8000320 <tim3_pa6_input_capture+0x90>)
 80002da:	699b      	ldr	r3, [r3, #24]
 80002dc:	4a10      	ldr	r2, [pc, #64]	; (8000320 <tim3_pa6_input_capture+0x90>)
 80002de:	f043 0301 	orr.w	r3, r3, #1
 80002e2:	6193      	str	r3, [r2, #24]

	/*Set CH1 to capture at rising edge*/
	TIM3->CCER &=~ (1U<<0);
 80002e4:	4b0e      	ldr	r3, [pc, #56]	; (8000320 <tim3_pa6_input_capture+0x90>)
 80002e6:	6a1b      	ldr	r3, [r3, #32]
 80002e8:	4a0d      	ldr	r2, [pc, #52]	; (8000320 <tim3_pa6_input_capture+0x90>)
 80002ea:	f023 0301 	bic.w	r3, r3, #1
 80002ee:	6213      	str	r3, [r2, #32]
	TIM3->CCER &=~ (1U<<1);
 80002f0:	4b0b      	ldr	r3, [pc, #44]	; (8000320 <tim3_pa6_input_capture+0x90>)
 80002f2:	6a1b      	ldr	r3, [r3, #32]
 80002f4:	4a0a      	ldr	r2, [pc, #40]	; (8000320 <tim3_pa6_input_capture+0x90>)
 80002f6:	f023 0302 	bic.w	r3, r3, #2
 80002fa:	6213      	str	r3, [r2, #32]
	TIM3->CCER |= (1U<<0);
 80002fc:	4b08      	ldr	r3, [pc, #32]	; (8000320 <tim3_pa6_input_capture+0x90>)
 80002fe:	6a1b      	ldr	r3, [r3, #32]
 8000300:	4a07      	ldr	r2, [pc, #28]	; (8000320 <tim3_pa6_input_capture+0x90>)
 8000302:	f043 0301 	orr.w	r3, r3, #1
 8000306:	6213      	str	r3, [r2, #32]
	/*Enable TIM3*/
	TIM3->CR1 =  CR1_CEN;
 8000308:	4b05      	ldr	r3, [pc, #20]	; (8000320 <tim3_pa6_input_capture+0x90>)
 800030a:	2201      	movs	r2, #1
 800030c:	601a      	str	r2, [r3, #0]



}
 800030e:	bf00      	nop
 8000310:	46bd      	mov	sp, r7
 8000312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000316:	4770      	bx	lr
 8000318:	40023800 	.word	0x40023800
 800031c:	40020000 	.word	0x40020000
 8000320:	40000400 	.word	0x40000400

08000324 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000324:	480d      	ldr	r0, [pc, #52]	; (800035c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000326:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000328:	480d      	ldr	r0, [pc, #52]	; (8000360 <LoopForever+0x6>)
  ldr r1, =_edata
 800032a:	490e      	ldr	r1, [pc, #56]	; (8000364 <LoopForever+0xa>)
  ldr r2, =_sidata
 800032c:	4a0e      	ldr	r2, [pc, #56]	; (8000368 <LoopForever+0xe>)
  movs r3, #0
 800032e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000330:	e002      	b.n	8000338 <LoopCopyDataInit>

08000332 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000332:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000334:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000336:	3304      	adds	r3, #4

08000338 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000338:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800033a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800033c:	d3f9      	bcc.n	8000332 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800033e:	4a0b      	ldr	r2, [pc, #44]	; (800036c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000340:	4c0b      	ldr	r4, [pc, #44]	; (8000370 <LoopForever+0x16>)
  movs r3, #0
 8000342:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000344:	e001      	b.n	800034a <LoopFillZerobss>

08000346 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000346:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000348:	3204      	adds	r2, #4

0800034a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800034a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800034c:	d3fb      	bcc.n	8000346 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800034e:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 8000352:	f000 f811 	bl	8000378 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000356:	f7ff ff3d 	bl	80001d4 <main>

0800035a <LoopForever>:

LoopForever:
    b LoopForever
 800035a:	e7fe      	b.n	800035a <LoopForever>
  ldr   r0, =_estack
 800035c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000360:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000364:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000368:	080003e0 	.word	0x080003e0
  ldr r2, =_sbss
 800036c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000370:	20000020 	.word	0x20000020

08000374 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000374:	e7fe      	b.n	8000374 <ADC_IRQHandler>
	...

08000378 <__libc_init_array>:
 8000378:	b570      	push	{r4, r5, r6, lr}
 800037a:	4e0d      	ldr	r6, [pc, #52]	; (80003b0 <__libc_init_array+0x38>)
 800037c:	4c0d      	ldr	r4, [pc, #52]	; (80003b4 <__libc_init_array+0x3c>)
 800037e:	1ba4      	subs	r4, r4, r6
 8000380:	10a4      	asrs	r4, r4, #2
 8000382:	2500      	movs	r5, #0
 8000384:	42a5      	cmp	r5, r4
 8000386:	d109      	bne.n	800039c <__libc_init_array+0x24>
 8000388:	4e0b      	ldr	r6, [pc, #44]	; (80003b8 <__libc_init_array+0x40>)
 800038a:	4c0c      	ldr	r4, [pc, #48]	; (80003bc <__libc_init_array+0x44>)
 800038c:	f000 f818 	bl	80003c0 <_init>
 8000390:	1ba4      	subs	r4, r4, r6
 8000392:	10a4      	asrs	r4, r4, #2
 8000394:	2500      	movs	r5, #0
 8000396:	42a5      	cmp	r5, r4
 8000398:	d105      	bne.n	80003a6 <__libc_init_array+0x2e>
 800039a:	bd70      	pop	{r4, r5, r6, pc}
 800039c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80003a0:	4798      	blx	r3
 80003a2:	3501      	adds	r5, #1
 80003a4:	e7ee      	b.n	8000384 <__libc_init_array+0xc>
 80003a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80003aa:	4798      	blx	r3
 80003ac:	3501      	adds	r5, #1
 80003ae:	e7f2      	b.n	8000396 <__libc_init_array+0x1e>
 80003b0:	080003d8 	.word	0x080003d8
 80003b4:	080003d8 	.word	0x080003d8
 80003b8:	080003d8 	.word	0x080003d8
 80003bc:	080003dc 	.word	0x080003dc

080003c0 <_init>:
 80003c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003c2:	bf00      	nop
 80003c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003c6:	bc08      	pop	{r3}
 80003c8:	469e      	mov	lr, r3
 80003ca:	4770      	bx	lr

080003cc <_fini>:
 80003cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ce:	bf00      	nop
 80003d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003d2:	bc08      	pop	{r3}
 80003d4:	469e      	mov	lr, r3
 80003d6:	4770      	bx	lr
