Analysis & Synthesis report for ALU32
Wed Aug 10 01:17:53 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Port Connectivity Checks: "_1bit_2x1MUX:carrySelection"
  6. Port Connectivity Checks: "setless:SLT|sub:SU4"
  7. Port Connectivity Checks: "setless:SLT"
  8. Port Connectivity Checks: "sub:SUB|full_adder:FA0"
  9. Port Connectivity Checks: "adder:ADD|full_adder:FA3"
 10. Port Connectivity Checks: "adder:ADD|full_adder:FA0|half_adder:second_sum"
 11. Port Connectivity Checks: "adder:ADD"
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Aug 10 01:17:53 2022           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; ALU32                                       ;
; Top-level Entity Name       ; ALU32                                       ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; ALU32              ; ALU32              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "_1bit_2x1MUX:carrySelection"                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; result  ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (3 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; control ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "setless:SLT|sub:SU4"                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; A       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "setless:SLT"                                                                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "a[31..4]" will be connected to GND. ;
; b    ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "b[31..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "sub:SUB|full_adder:FA0" ;
+----------+-------+----------+----------------------+
; Port     ; Type  ; Severity ; Details              ;
+----------+-------+----------+----------------------+
; carry_in ; Input ; Info     ; Stuck at VCC         ;
+----------+-------+----------+----------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder:ADD|full_adder:FA3"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder:ADD|full_adder:FA0|half_adder:second_sum"                                                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; b         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder:ADD"                                                                                                                                                            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C    ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (3 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Aug 10 01:17:40 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU32 -c ALU32
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu32.v
    Info (12023): Found entity 1: ALU32 File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.v
    Info (12023): Found entity 1: full_adder File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/full_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file half_adder.v
    Info (12023): Found entity 1: half_adder File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/half_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _1bit_xor.v
    Info (12023): Found entity 1: _1bit_xor File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_1bit_xor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sub.v
    Info (12023): Found entity 1: sub File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/sub.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file setless.v
    Info (12023): Found entity 1: setless File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/setless.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _4bit_4x1mux.v
    Info (12023): Found entity 1: _4bit_4x1MUX File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_4x1MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _4bit_2x1mux.v
    Info (12023): Found entity 1: _4bit_2x1MUX File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_2x1MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _1bit_2x1mux.v
    Info (12023): Found entity 1: _1bit_2x1MUX File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_1bit_2x1MUX.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at adder.v(12): created implicit net for "C4" File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/adder.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at full_adder.v(8): created implicit net for "second_sum_carry_out" File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/full_adder.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at full_adder.v(10): created implicit net for "second_carry_out" File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/full_adder.v Line: 10
Critical Warning (10846): Verilog HDL Instantiation warning at _4bit_4x1MUX.v(8): instance has no name File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_4x1MUX.v Line: 8
Critical Warning (10846): Verilog HDL Instantiation warning at _4bit_4x1MUX.v(9): instance has no name File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_4x1MUX.v Line: 9
Critical Warning (10846): Verilog HDL Instantiation warning at _4bit_4x1MUX.v(10): instance has no name File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_4x1MUX.v Line: 10
Info (12127): Elaborating entity "ALU32" for the top level hierarchy
Info (12128): Elaborating entity "adder" for hierarchy "adder:ADD" File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v Line: 20
Warning (10034): Output port "C" at adder.v(5) has no driver File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/adder.v Line: 5
Info (12128): Elaborating entity "full_adder" for hierarchy "adder:ADD|full_adder:FA0" File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/adder.v Line: 9
Warning (10030): Net "second_carry_out" at full_adder.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/full_adder.v Line: 10
Info (12128): Elaborating entity "half_adder" for hierarchy "adder:ADD|full_adder:FA0|half_adder:first_sum" File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/full_adder.v Line: 7
Info (12128): Elaborating entity "_1bit_xor" for hierarchy "_1bit_xor:XOR" File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v Line: 22
Info (12128): Elaborating entity "sub" for hierarchy "sub:SUB" File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v Line: 24
Warning (10739): Verilog HDL warning at sub.v(10): actual bit length 4 differs from formal bit length 1 File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/sub.v Line: 10
Info (12128): Elaborating entity "setless" for hierarchy "setless:SLT" File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v Line: 26
Info (12128): Elaborating entity "_4bit_4x1MUX" for hierarchy "_4bit_4x1MUX:muxOperation" File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v Line: 31
Info (12128): Elaborating entity "_4bit_2x1MUX" for hierarchy "_4bit_4x1MUX:muxOperation|_4bit_2x1MUX:comb_3" File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_4x1MUX.v Line: 8
Info (12128): Elaborating entity "_1bit_2x1MUX" for hierarchy "_4bit_4x1MUX:muxOperation|_4bit_2x1MUX:comb_3|_1bit_2x1MUX:xx" File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_2x1MUX.v Line: 7
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "carry_out[2]" is missing source, defaulting to GND File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v Line: 9
    Warning (12110): Net "carry_out[1]" is missing source, defaulting to GND File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v Line: 9
Error (12014): Net "carry_out[0]", which fans out to "carry_out[0]", cannot be assigned more than one value File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v Line: 9
    Error (12015): Net is fed by "adder:ADD|C" File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/adder.v Line: 5
    Error (12015): Net is fed by "_1bit_2x1MUX:carrySelection|result" File: C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_1bit_2x1MUX.v Line: 4
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 14 warnings
    Error: Peak virtual memory: 4770 megabytes
    Error: Processing ended: Wed Aug 10 01:17:53 2022
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:30


