
---------- Begin Simulation Statistics ----------
final_tick                                 2606196800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208502                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406872                       # Number of bytes of host memory used
host_op_rate                                   418262                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    36.18                       # Real time elapsed on the host
host_tick_rate                               72031545                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7543878                       # Number of instructions simulated
sim_ops                                      15133274                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002606                       # Number of seconds simulated
sim_ticks                                  2606196800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1587281                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             40908                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2240066                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1113474                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1587281                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           473807                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2342001                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   48951                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        24541                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  11558712                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7315262                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             41017                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2137596                       # Number of branches committed
system.cpu.commit.bw_lim_events               2641044                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             781                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1133074                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              7543878                       # Number of instructions committed
system.cpu.commit.committedOps               15133274                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6035967                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.507183                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.640973                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1418969     23.51%     23.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       474514      7.86%     31.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       409736      6.79%     38.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1091704     18.09%     56.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2641044     43.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6035967                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     240046                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                45348                       # Number of function calls committed.
system.cpu.commit.int_insts                  14936080                       # Number of committed integer instructions.
system.cpu.commit.loads                       1647747                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        39464      0.26%      0.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         12733675     84.14%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           14505      0.10%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37936      0.25%     84.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           8969      0.06%     84.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1280      0.01%     84.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6268      0.04%     84.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           47266      0.31%     85.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           39238      0.26%     85.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          63617      0.42%     85.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1144      0.01%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1610333     10.64%     96.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         476140      3.15%     99.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        37414      0.25%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        16025      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          15133274                       # Class of committed instruction
system.cpu.commit.refs                        2139912                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     7543878                       # Number of Instructions Simulated
system.cpu.committedOps                      15133274                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.863680                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.863680                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8280                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33681                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49402                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4798                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1102174                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               16615379                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   692004                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4408854                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  41105                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                104075                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1754867                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2046                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      519279                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           174                       # TLB misses on write requests
system.cpu.fetch.Branches                     2342001                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    599938                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5597709                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6065                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        8521002                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  139                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           753                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   82210                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.359451                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             708498                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1162425                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.307806                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6348212                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.668344                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.728841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1690830     26.63%     26.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   207962      3.28%     29.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   120039      1.89%     31.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   826351     13.02%     44.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3503030     55.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6348212                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    407137                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   213970                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    886224400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    886224400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    886224400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    886224400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    886224400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    886224400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     11273200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     11272800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1180800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1180800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1180400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1180000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     16870400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     16419600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     16685200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     16221200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    229642000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    229574000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    229668400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    229662400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     6329357600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          167281                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                49354                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2177634                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.426024                       # Inst execution rate
system.cpu.iew.exec_refs                      2270805                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     518795                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  754121                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1798390                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1915                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3509                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               541257                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            16266300                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1752010                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             66008                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              15806743                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3371                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 12942                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  41105                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 19179                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           590                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            57287                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          272                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           98                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           51                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       150641                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        49091                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             98                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        35996                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          13358                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  18694759                       # num instructions consuming a value
system.cpu.iew.wb_count                      15774761                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.658733                       # average fanout of values written-back
system.cpu.iew.wb_producers                  12314858                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.421115                       # insts written-back per cycle
system.cpu.iew.wb_sent                       15785091                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 20843718                       # number of integer regfile reads
system.cpu.int_regfile_writes                12943032                       # number of integer regfile writes
system.cpu.ipc                               1.157837                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.157837                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             49357      0.31%      0.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13293367     83.75%     84.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14572      0.09%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41793      0.26%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               10487      0.07%     84.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1318      0.01%     84.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6933      0.04%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                51056      0.32%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                41045      0.26%     85.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               64222      0.40%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2235      0.01%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1726165     10.88%     96.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              509101      3.21%     99.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           43767      0.28%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          17336      0.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               15872754                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  257386                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              516208                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       253644                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             300568                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               15566011                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           37601586                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     15521117                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          17098845                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   16262338                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  15872754                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                3962                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1133015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             24077                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3181                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1656347                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6348212                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.500350                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.585884                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1426984     22.48%     22.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              396000      6.24%     28.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              611421      9.63%     38.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1401316     22.07%     60.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2512491     39.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6348212                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.436155                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      600066                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           384                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             23837                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8144                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1798390                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              541257                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6683312                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    720                       # number of misc regfile writes
system.cpu.numCycles                          6515493                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     60                       # Number of system calls
system.cpu.rename.BlockCycles                  899568                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              19709704                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              146                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  50835                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   753791                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  12664                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4328                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              41730004                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               16506792                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            21455511                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4441156                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  89197                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  41105                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                191658                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1745784                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            444128                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         22110238                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20934                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                926                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    223494                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            977                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     19661271                       # The number of ROB reads
system.cpu.rob.rob_writes                    32846477                       # The number of ROB writes
system.cpu.timesIdled                            1760                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19261                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          459                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39800                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              459                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          822                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            822                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              102                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9755                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23635                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2606196800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12371                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1365                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8390                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1509                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1509                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12371                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       975680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       975680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  975680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13880                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13880    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13880                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11673662                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy           30091138                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2606196800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18268                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4280                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24828                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1153                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2272                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2272                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18268                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9374                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50963                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   60337                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       205312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1295616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1500928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             11004                       # Total snoops (count)
system.l2bus.snoopTraffic                       87552                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              31541                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014965                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121413                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    31069     98.50%     98.50% # Request fanout histogram
system.l2bus.snoop_fanout::1                      472      1.50%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                31541                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20795598                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19712599                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3854397                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2606196800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2606196800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       595996                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           595996                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       595996                       # number of overall hits
system.cpu.icache.overall_hits::total          595996                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3941                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3941                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3941                       # number of overall misses
system.cpu.icache.overall_misses::total          3941                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    185442000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    185442000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    185442000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    185442000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       599937                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       599937                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       599937                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       599937                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006569                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006569                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006569                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006569                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47054.554682                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47054.554682                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47054.554682                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47054.554682                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          108                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          730                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          730                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          730                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          730                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3211                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3211                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3211                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3211                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149631200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149631200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149631200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149631200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005352                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005352                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005352                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005352                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46599.563999                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46599.563999                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46599.563999                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46599.563999                       # average overall mshr miss latency
system.cpu.icache.replacements                   2955                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       595996                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          595996                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3941                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3941                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    185442000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    185442000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       599937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       599937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006569                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006569                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47054.554682                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47054.554682                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          730                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          730                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3211                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3211                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149631200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149631200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46599.563999                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46599.563999                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2606196800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2606196800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.944663                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              439304                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2955                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            148.664636                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.944663                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          145                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1203085                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1203085                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2606196800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2606196800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2606196800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2153751                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2153751                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2153751                       # number of overall hits
system.cpu.dcache.overall_hits::total         2153751                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35293                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35293                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35293                       # number of overall misses
system.cpu.dcache.overall_misses::total         35293                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1716434000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1716434000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1716434000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1716434000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2189044                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2189044                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2189044                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2189044                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016123                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016123                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016123                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016123                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48633.836738                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48633.836738                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48633.836738                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48633.836738                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28643                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          151                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               746                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.395442                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    75.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1848                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2915                       # number of writebacks
system.cpu.dcache.writebacks::total              2915                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22422                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22422                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22422                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22422                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12871                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12871                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12871                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4458                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17329                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    590767200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    590767200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    590767200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248539663                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    839306863                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005880                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005880                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005880                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007916                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45899.090980                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45899.090980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45899.090980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55751.382459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48433.658203                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16305                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1663411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1663411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32987                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32987                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1599969200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1599969200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1696398                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1696398                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48503.022403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48503.022403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22387                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22387                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10600                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10600                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477543600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477543600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006249                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006249                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45051.283019                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45051.283019                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       490340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         490340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    116464800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    116464800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       492646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       492646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004681                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004681                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50505.117086                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50505.117086                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2271                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2271                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    113223600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    113223600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004610                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004610                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49856.274769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49856.274769                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4458                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4458                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248539663                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248539663                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55751.382459                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55751.382459                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2606196800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2606196800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1004.548518                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              673957                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16305                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.334376                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   773.950582                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   230.597936                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.755811                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.225193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          218                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          806                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          757                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.212891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4395417                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4395417                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2606196800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1184                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5074                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1046                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7304                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1184                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5074                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1046                       # number of overall hits
system.l2cache.overall_hits::total               7304                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2024                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7797                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3412                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13233                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2024                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7797                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3412                       # number of overall misses
system.l2cache.overall_misses::total            13233                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    135800400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    532382400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    237203690                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    905386490                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    135800400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    532382400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    237203690                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    905386490                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3208                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12871                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4458                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20537                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3208                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12871                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4458                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20537                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.630923                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.605780                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.765366                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.644349                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.630923                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.605780                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.765366                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.644349                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67095.059289                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68280.415544                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69520.424971                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68418.838510                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67095.059289                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68280.415544                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69520.424971                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68418.838510                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1365                       # number of writebacks
system.l2cache.writebacks::total                 1365                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           22                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             33                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           22                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            33                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2024                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7786                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3390                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13200                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2024                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7786                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3390                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          680                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13880                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    119608400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    469662000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    209164113                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    798434513                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    119608400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    469662000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    209164113                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     41006136                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    839440649                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.630923                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.604926                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.760431                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.642742                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.630923                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.604926                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.760431                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.675853                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59095.059289                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60321.346006                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61700.328319                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60487.463106                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59095.059289                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60321.346006                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61700.328319                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60303.141176                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60478.432925                       # average overall mshr miss latency
system.l2cache.replacements                      9848                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2915                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2915                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2915                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2915                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          366                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          366                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          680                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          680                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     41006136                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     41006136                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60303.141176                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60303.141176                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          762                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              762                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1510                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1510                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    104085600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    104085600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2272                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2272                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.664613                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.664613                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68930.860927                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68930.860927                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1509                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1509                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     91998000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     91998000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.664173                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.664173                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60966.202783                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60966.202783                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1184                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4312                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1046                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6542                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2024                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6287                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3412                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11723                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    135800400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    428296800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    237203690                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    801300890                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3208                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10599                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4458                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18265                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.630923                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.593169                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.765366                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.641829                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67095.059289                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68124.192779                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69520.424971                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68352.886633                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           22                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           32                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2024                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6277                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3390                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11691                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    119608400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    377664000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    209164113                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    706436513                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.630923                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.592226                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.760431                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.640077                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59095.059289                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60166.321491                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61700.328319                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60425.670430                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2606196800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2606196800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3936.601155                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27417                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9848                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.784017                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    27.570969                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   721.554545                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2105.971537                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   893.232522                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   188.271583                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.006731                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.176161                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.514153                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.218074                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.045965                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.961084                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1052                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3044                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1048                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2981                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.256836                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.743164                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               332240                       # Number of tag accesses
system.l2cache.tags.data_accesses              332240                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2606196800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          498304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       216960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        43520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              888320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        87360                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            87360                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2024                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7786                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3390                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          680                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13880                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1365                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1365                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           49703077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          191199682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     83247742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     16698662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              340849164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      49703077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          49703077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        33520109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              33520109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        33520109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          49703077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         191199682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     83247742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     16698662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             374369272                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 4209829200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 577849                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407896                       # Number of bytes of host memory used
host_op_rate                                  1072114                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    23.46                       # Real time elapsed on the host
host_tick_rate                               68363376                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13554821                       # Number of instructions simulated
sim_ops                                      25149072                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001604                       # Number of seconds simulated
sim_ticks                                  1603632400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               503815                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               650                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            503835                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             503085                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          503815                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              730                       # Number of indirect misses.
system.cpu.branchPred.lookups                  503870                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      10                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           38                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  23516146                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4012170                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               650                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     501939                       # Number of branches committed
system.cpu.commit.bw_lim_events               1504293                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           16165                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              6010943                       # Number of instructions committed
system.cpu.commit.committedOps               10015798                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4004678                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.501025                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.323549                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         1050      0.03%      0.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1499634     37.45%     37.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       500111     12.49%     49.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       499590     12.48%     62.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1504293     37.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4004678                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    3                       # Number of function calls committed.
system.cpu.commit.int_insts                  10015297                       # Number of committed integer instructions.
system.cpu.commit.loads                        501036                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9514242     94.99%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     94.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          501036      5.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            520      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10015798                       # Class of committed instruction
system.cpu.commit.refs                         501556                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     6010943                       # Number of Instructions Simulated
system.cpu.committedOps                      10015798                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.666964                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.666964                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            4                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                998767                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               10037153                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   499509                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1514315                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    650                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                995510                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      502322                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             2                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         551                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      503870                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1923                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4005861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    17                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        6034790                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1300                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.125682                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2240                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             503095                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.505280                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4008751                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.508291                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.933682                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1493327     37.25%     37.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1608      0.04%     37.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        6      0.00%     37.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1746      0.04%     37.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2512064     62.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4008751                       # Number of instructions fetched each cycle (Total)
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    634666400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    634666400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    634666000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    634666000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    634666000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    634666000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     50298000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     50298000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     50298000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     50298000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     4009188800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                             330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  652                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   502679                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.500035                       # Inst execution rate
system.cpu.iew.exec_refs                       502873                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        551                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3423                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                502356                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  642                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10031964                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                502322                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               137                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10022841                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    650                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1320                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          123                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            583                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25027252                       # num instructions consuming a value
system.cpu.iew.wb_count                      10022215                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.340305                       # average fanout of values written-back
system.cpu.iew.wb_producers                   8516892                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.499878                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10022249                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 22037843                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9518400                       # number of integer regfile writes
system.cpu.ipc                               1.499332                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.499332                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9519994     94.98%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               502345      5.01%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 633      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10022978                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10022972                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           24054717                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10022215                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10048129                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10031963                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10022978                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   1                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           16165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                10                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedOperandsExamined        50201                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4008751                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.500275                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.870726                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3818      0.10%      0.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4664      0.12%      0.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2984927     74.46%     74.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               12908      0.32%     74.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1002434     25.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4008751                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.500069                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1923                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 2                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               502356                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 642                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1508267                       # number of misc regfile reads
system.cpu.numCycles                          4009081                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3421                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              13521902                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 498414                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   997478                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups              47129695                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10034935                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13547434                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2011775                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    650                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                995415                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    25530                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         22068350                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles             12                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  1                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2489306                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     12532348                       # The number of ROB reads
system.cpu.rob.rob_writes                    20068003                       # The number of ROB writes
system.cpu.timesIdled                               9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           19                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests             38                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            6                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            12                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1603632400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                  6                       # Transaction distribution
system.membus.trans_dist::CleanEvict                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             6                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port          384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total          384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 6                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       6    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   6                       # Request fanout histogram
system.membus.reqLayer2.occupancy                4800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              12800                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1603632400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  19                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                25                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             19                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           51                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                      57                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     1216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 6                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 25                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       25    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   25                       # Request fanout histogram
system.l2bus.respLayer1.occupancy                2400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                15200                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               20400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1603632400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1603632400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1902                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1902                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1902                       # number of overall hits
system.cpu.icache.overall_hits::total            1902                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           21                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             21                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           21                       # number of overall misses
system.cpu.icache.overall_misses::total            21                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       678000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       678000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       678000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       678000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1923                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1923                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1923                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1923                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010920                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010920                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010920                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010920                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 32285.714286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32285.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 32285.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32285.714286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       501200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       501200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       501200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       501200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008840                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008840                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008840                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008840                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 29482.352941                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29482.352941                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 29482.352941                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29482.352941                       # average overall mshr miss latency
system.cpu.icache.replacements                     17                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1902                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1902                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           21                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            21                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       678000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       678000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1923                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1923                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010920                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010920                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 32285.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32285.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       501200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       501200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008840                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008840                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 29482.352941                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29482.352941                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1603632400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1603632400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               11734                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                17                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            690.235294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              3863                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             3863                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1603632400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1603632400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1603632400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       502834                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           502834                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       502834                       # number of overall hits
system.cpu.dcache.overall_hits::total          502834                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total              6                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::total             6                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data        45600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total        45600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data        45600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total        45600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       502840                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       502840                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       502840                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       502840                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000012                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000012                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data         7600                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total         7600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data         7600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total         7600                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            4                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data        19200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total        19200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data        19200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total        19200                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data         9600                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total         9600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data         9600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total         9600                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       502314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          502314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            6                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total             6                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data        45600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total        45600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       502320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       502320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data         7600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total         7600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            2                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data        19200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total        19200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data         9600                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total         9600                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          520                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            520                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          520                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          520                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1603632400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1603632400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   2                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                     1                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          806                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher          218                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.787109                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.212891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          218                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          806                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          806                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.212891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1005682                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1005682                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1603632400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  13                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              2                       # number of overall hits
system.l2cache.overall_hits::total                 13                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst             6                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                 6                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst            6                       # number of overall misses
system.l2cache.overall_misses::total                6                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       388400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total       388400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       388400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total       388400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           17                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              19                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           17                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             19                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.352941                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.315789                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.352941                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.315789                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64733.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64733.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64733.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64733.333333                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst            6                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst            6                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       340400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total       340400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       340400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total       340400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.352941                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.315789                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.352941                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.315789                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56733.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 56733.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56733.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 56733.333333                       # average overall mshr miss latency
system.l2cache.replacements                         6                       # number of replacements
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst            6                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total            6                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       388400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total       388400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           17                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.352941                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.315789                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64733.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 64733.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst            6                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total            6                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       340400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total       340400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.352941                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.315789                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56733.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56733.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1603632400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1603632400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     28                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                    6                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.666667                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           40                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1076.911067                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1932.000489                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   833.088444                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          214                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009766                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.262918                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.471680                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.203391                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.052246                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1049                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3047                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1049                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3047                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.256104                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.743896                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  310                       # Number of tag accesses
system.l2cache.tags.data_accesses                 310                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1603632400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                 384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            384                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst                6                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                    6                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             239456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 239456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        239456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            239456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            239456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                239456                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 4270373200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               14537538                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413016                       # Number of bytes of host memory used
host_op_rate                                 26978668                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.94                       # Real time elapsed on the host
host_tick_rate                               64356561                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13675138                       # Number of instructions simulated
sim_ops                                      25379998                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000061                       # Number of seconds simulated
sim_ticks                                    60544000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                27386                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1855                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             27291                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11693                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           27386                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            15693                       # Number of indirect misses.
system.cpu.branchPred.lookups                   31544                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2050                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1306                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    138240                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    80825                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1893                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      24380                       # Number of branches committed
system.cpu.commit.bw_lim_events                 36370                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           35998                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               120317                       # Number of instructions committed
system.cpu.commit.committedOps                 230926                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       120096                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.922845                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.674129                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        40266     33.53%     33.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        16118     13.42%     46.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        12698     10.57%     57.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        14644     12.19%     69.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        36370     30.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       120096                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      12719                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1707                       # Number of function calls committed.
system.cpu.commit.int_insts                    222526                       # Number of committed integer instructions.
system.cpu.commit.loads                         29520                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          969      0.42%      0.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           174197     75.43%     75.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             503      0.22%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.10%     76.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            401      0.17%     76.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.10%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             106      0.05%     76.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1756      0.76%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            2380      1.03%     78.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3123      1.35%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            74      0.03%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           27116     11.74%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          16362      7.09%     98.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2404      1.04%     99.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1084      0.47%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            230926                       # Class of committed instruction
system.cpu.commit.refs                          46966                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      120317                       # Number of Instructions Simulated
system.cpu.committedOps                        230926                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.258010                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.258010                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           51                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          123                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          220                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            16                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 22234                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 281102                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    29104                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     75215                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1906                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2013                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       33126                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           102                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       19028                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       31544                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     20948                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         97797                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   481                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         151057                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           238                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3812                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.208404                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              30484                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              13743                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.997998                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             130472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.229061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.886771                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    49389     37.85%     37.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6936      5.32%     43.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4156      3.19%     46.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4382      3.36%     49.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    65609     50.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               130472                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     20453                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    10783                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     12849200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     12849200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     12849600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     12849600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     12849600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     12849600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       153600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       153200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        71200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        71200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        70800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        71200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       774400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       781200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       769200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       783600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      5289600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      5298000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      5293200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      5290000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      101967200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           20888                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2398                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    26129                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.674108                       # Inst execution rate
system.cpu.iew.exec_refs                        51810                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      18964                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   14094                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 34662                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                206                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                47                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                20308                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              266912                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 32846                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3040                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                253393                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     41                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   265                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1906                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   332                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1511                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5144                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2862                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2082                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            316                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    283929                       # num instructions consuming a value
system.cpu.iew.wb_count                        252027                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.624262                       # average fanout of values written-back
system.cpu.iew.wb_producers                    177246                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.665083                       # insts written-back per cycle
system.cpu.iew.wb_sent                         252572                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   377046                       # number of integer regfile reads
system.cpu.int_regfile_writes                  196469                       # number of integer regfile writes
system.cpu.ipc                               0.794906                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.794906                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1515      0.59%      0.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                192739     75.16%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  505      0.20%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   262      0.10%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 475      0.19%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.09%     76.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  121      0.05%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1907      0.74%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2479      0.97%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3139      1.22%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                125      0.05%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                30840     12.03%     91.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               18125      7.07%     98.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2747      1.07%     99.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1215      0.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 256430                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   13646                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               27355                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        13399                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              15769                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 241269                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             616850                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       238628                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            287155                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     266596                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    256430                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 316                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           35997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               870                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            188                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        43596                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        130472                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.965403                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.622807                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               42300     32.42%     32.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               12633      9.68%     42.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               17420     13.35%     55.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               23519     18.03%     73.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               34600     26.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          130472                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.694173                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       20989                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            72                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               634                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              307                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                34662                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               20308                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  106462                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           151360                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   17061                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                265990                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    347                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    30571                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    406                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   104                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                707689                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 276512                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              314539                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     75646                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1411                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1906                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2618                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    48574                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             22275                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           414511                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2670                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2723                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            163                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       350650                       # The number of ROB reads
system.cpu.rob.rob_writes                      544360                       # The number of ROB writes
system.cpu.timesIdled                             272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           43                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1603                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               43                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           742                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     60544000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           20                       # Transaction distribution
system.membus.trans_dist::CleanEvict              339                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           377                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        25792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        25792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   25792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               383                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     383    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 383                       # Request fanout histogram
system.membus.reqLayer2.occupancy              329227                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy             824073                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     60544000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 778                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           170                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1024                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 23                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                23                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            779                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1450                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          954                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2404                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        30912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        29952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    60864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               396                       # Total snoops (count)
system.l2bus.snoopTraffic                        1280                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1198                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.039232                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.194228                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1151     96.08%     96.08% # Request fanout histogram
system.l2bus.snoop_fanout::1                       47      3.92%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1198                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              381999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               774360                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              579600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        60544000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     60544000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        20357                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            20357                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        20357                       # number of overall hits
system.cpu.icache.overall_hits::total           20357                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          591                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            591                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          591                       # number of overall misses
system.cpu.icache.overall_misses::total           591                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     22933600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22933600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     22933600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22933600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        20948                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        20948                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        20948                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        20948                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.028213                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.028213                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.028213                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.028213                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38804.737733                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38804.737733                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38804.737733                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38804.737733                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          107                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          484                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          484                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          484                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          484                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     17747200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17747200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     17747200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17747200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023105                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023105                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023105                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023105                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36667.768595                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36667.768595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36667.768595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36667.768595                       # average overall mshr miss latency
system.cpu.icache.replacements                    483                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        20357                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           20357                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          591                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           591                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     22933600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22933600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        20948                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        20948                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.028213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.028213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38804.737733                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38804.737733                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     17747200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17747200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36667.768595                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36667.768595                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     60544000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     60544000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              170928                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               739                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            231.296346                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             42379                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            42379                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     60544000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     60544000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     60544000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        48561                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            48561                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        48561                       # number of overall hits
system.cpu.dcache.overall_hits::total           48561                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          515                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            515                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          515                       # number of overall misses
system.cpu.dcache.overall_misses::total           515                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20814400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20814400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20814400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20814400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        49076                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        49076                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        49076                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        49076                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010494                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010494                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010494                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010494                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40416.310680                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40416.310680                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40416.310680                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40416.310680                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          279                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                21                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          150                       # number of writebacks
system.cpu.dcache.writebacks::total               150                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          237                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          237                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           40                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          318                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10559600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10559600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10559600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2242760                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12802360                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005665                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005665                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005665                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006480                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37984.172662                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37984.172662                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37984.172662                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        56069                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40258.993711                       # average overall mshr miss latency
system.cpu.dcache.replacements                    318                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        31076                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           31076                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          492                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           492                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20169600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20169600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        31568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        31568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40995.121951                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40995.121951                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          237                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          237                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9933200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9933200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38953.725490                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38953.725490                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        17485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          17485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           23                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       644800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       644800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        17508                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        17508                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28034.782609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28034.782609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           23                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       626400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       626400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27234.782609                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27234.782609                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           40                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           40                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2242760                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2242760                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        56069                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        56069                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     60544000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     60544000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2048836                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1342                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1526.703428                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   817.694695                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   206.305305                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.798530                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.201470                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          176                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          848                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          608                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.171875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             98470                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            98470                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     60544000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             261                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             150                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 420                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            261                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            150                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            9                       # number of overall hits
system.l2cache.overall_hits::total                420                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           223                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           128                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           31                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               382                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          223                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          128                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           31                       # number of overall misses
system.l2cache.overall_misses::total              382                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     14970800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8951200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2143969                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     26065969                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     14970800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8951200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2143969                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     26065969                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          484                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          278                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             802                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          484                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          278                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           40                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            802                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.460744                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.460432                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.775000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.476309                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.460744                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.460432                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.775000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.476309                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67133.632287                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69931.250000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69160.290323                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68235.520942                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67133.632287                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69931.250000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69160.290323                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68235.520942                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             20                       # number of writebacks
system.l2cache.writebacks::total                   20                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          223                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          128                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           31                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          382                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          223                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          128                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           31                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          384                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13194800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7927200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1895969                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     23017969                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13194800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7927200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1895969                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       114797                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23132766                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.460744                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.460432                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.775000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.476309                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.460744                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.460432                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.775000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.478803                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59169.506726                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61931.250000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61160.290323                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60256.463351                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59169.506726                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61931.250000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61160.290323                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 57398.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60241.578125                       # average overall mshr miss latency
system.l2cache.replacements                       393                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          150                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          150                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          150                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          150                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       114797                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       114797                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 57398.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 57398.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           17                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               17                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       456000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       456000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.260870                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.260870                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        76000                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        76000                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       408000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       408000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.260870                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.260870                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        68000                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        68000                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          261                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          133                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          403                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          223                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          122                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           31                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          376                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     14970800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8495200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2143969                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25609969                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          484                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          255                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          779                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.460744                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.478431                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.775000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.482670                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67133.632287                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69632.786885                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69160.290323                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68111.619681                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          223                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          122                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           31                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          376                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13194800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7519200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1895969                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22609969                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.460744                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.478431                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.775000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.482670                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59169.506726                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61632.786885                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61160.290323                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60132.896277                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     60544000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     60544000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14256                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4489                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.175763                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.689469                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1140.429620                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1898.159236                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   803.460339                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   210.261337                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010666                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.278425                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.463418                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.196157                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.051333                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          958                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3138                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           26                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          924                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2779                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.233887                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.766113                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                13217                       # Number of tag accesses
system.l2cache.tags.data_accesses               13217                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     60544000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14208                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14208                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1280                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1280                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              222                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              128                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  383                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            20                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  20                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          234672304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          135306554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     32769556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      2114165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              404862579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     234672304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         234672304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        21141649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              21141649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        21141649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         234672304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         135306554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     32769556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      2114165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             426004228                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
