#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Mon Mar 29 22:07:07 2021
# Process ID: 39621
# Current directory: /home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_copy1_vivado_project/generated_copy1_vivado_project.runs/synth_1
# Command line: vivado -log copy1_testbench.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source copy1_testbench.tcl
# Log file: /home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_copy1_vivado_project/generated_copy1_vivado_project.runs/synth_1/copy1_testbench.vds
# Journal file: /home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_copy1_vivado_project/generated_copy1_vivado_project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source copy1_testbench.tcl -notrace
Command: synth_design -top copy1_testbench -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1686] The version limit for your license is '2021.03' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 39649 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1599.598 ; gain = 155.719 ; free physical = 208 ; free virtual = 3663
---------------------------------------------------------------------------------
ERROR: [Synth 8-1779] cannot read from 'out' object copy1_in0_ready ; use 'buffer' or 'inout' [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_copy1_vivado_project/generated_copy1_vivado_project.srcs/sources_1/imports/copy1_output/copy1_wrapper.vhdl:91]
WARNING: [Synth 8-2040] formal port input_in_ready of mode in cannot be associated with actual port copy1_in0_ready of mode out [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_copy1_vivado_project/generated_copy1_vivado_project.srcs/sources_1/imports/copy1_output/copy1_wrapper.vhdl:91]
ERROR: [Synth 8-1085] copy1_in0_ready with mode 'out' cannot be read [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_copy1_vivado_project/generated_copy1_vivado_project.srcs/sources_1/imports/copy1_output/copy1_wrapper.vhdl:91]
INFO: [Synth 8-2810] unit copy1_arch ignored due to previous errors [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_copy1_vivado_project/generated_copy1_vivado_project.srcs/sources_1/imports/copy1_output/copy1_wrapper.vhdl:25]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1658.348 ; gain = 214.469 ; free physical = 244 ; free virtual = 3699
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Mar 29 22:07:28 2021...
