
# Program: Catapult Ultra Synthesis
# Version: 10.5c/896140
#    File: Nlview netlist

module new "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2 -attr oid 1 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-3 -attr oid 2 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-4 -attr oid 3 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wten}
load port {run:rsci.biwt} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-5 -attr oid 4 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load port {run:rsci.bdwt} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-6 -attr oid 5 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-7 -attr oid 6 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-8 -attr oid 7 -attr vt d
load net {run:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-9 -attr oid 8 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-10 -attr oid 9 -attr vt d
load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-11 -attr oid 10 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-12 -attr oid 11 -attr vt d
load net {run:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-13 -attr oid 12 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-14 -attr oid 13 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load net {run:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-15 -attr oid 14 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-16 -attr oid 15 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:and" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-17 -attr oid 16 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {run:rsci.oswt} -pin  "if:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {core.wen} -pin  "if:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wen}
load net {run:rsci.bdwt} -pin  "if:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-18 -attr oid 17 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "if:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wten}
load net {if:not.itm} -pin  "if:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not.itm}
load inst "if:and#2" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-19 -attr oid 18 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {if:not.itm} -pin  "if:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not.itm}
load net {run:rsci.oswt} -pin  "if:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {run:rsci.biwt} -pin  "if:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-20 -attr oid 19 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-21 -attr oid 20 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/rst}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-22 -attr oid 21 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load port {run:rsci.ivld} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-23 -attr oid 22 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load port {run:rsci.biwt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-24 -attr oid 23 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load port {run:rsci.bdwt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-25 -attr oid 24 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-26 -attr oid 25 -attr vt d
load net {clk} -port {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-27 -attr oid 26 -attr vt d
load net {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-28 -attr oid 27 -attr vt d
load net {rst} -port {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-29 -attr oid 28 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-30 -attr oid 29 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-31 -attr oid 30 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-32 -attr oid 31 -attr vt d
load net {run:rsci.ivld} -port {run:rsci.ivld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-33 -attr oid 32 -attr vt d
load net {run:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-34 -attr oid 33 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-35 -attr oid 34 -attr vt d
load net {run:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-36 -attr oid 35 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-37 -attr oid 36 -attr vt d
load inst "if:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-38 -attr oid 37 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {run:rsci.bcwt} -pin  "if:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.biwt} -pin  "if:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {if:nor#1.itm} -pin  "if:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1.itm}
load inst "if:nor" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-39 -attr oid 38 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {if:nor#1.itm} -pin  "if:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1.itm}
load net {run:rsci.bdwt} -pin  "if:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load net {if:nor.itm} -pin  "if:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor.itm}
load inst "reg(run:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-40 -attr oid 39 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor.itm} -pin  "reg(run:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor.itm}
load net {GND} -pin  "reg(run:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/0#1}
load net {clk} -pin  "reg(run:rsci.bcwt)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-41 -attr oid 40 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load net {rst} -pin  "reg(run:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/rst}
load net {run:rsci.bcwt} -pin  "reg(run:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load inst "reg(run:rsci.ivld.bfwt)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-42 -attr oid 41 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {run:rsci.ivld} -pin  "reg(run:rsci.ivld.bfwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {clk} -pin  "reg(run:rsci.ivld.bfwt)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-43 -attr oid 42 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load net {run:rsci.biwt} -pin  "reg(run:rsci.ivld.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {run:rsci.ivld.bfwt} -pin  "reg(run:rsci.ivld.bfwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load inst "if:mux#1" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-44 -attr oid 43 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:mux#1} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {run:rsci.ivld} -pin  "if:mux#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {run:rsci.ivld.bfwt} -pin  "if:mux#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load net {run:rsci.bcwt} -pin  "if:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.ivld.mxwt} -pin  "if:mux#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" \
 -symlib {0568803d-8954-49a2-84ff-b95094721b3c-32 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v6} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-46 -attr oid 44 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-47 -attr oid 45 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-48 -attr oid 46 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-49 -attr oid 47 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-50 -attr oid 48 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-51 -attr oid 49 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-52 -attr oid 50 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wten}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-53 -attr oid 51 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load symbol "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(12)" EXT boxcolor 0 \
     port {vld} input \
     port {rdy} output \
     port {ivld} output \
     port {irdy} input \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.biwt} output \
     port {run:rsci.bdwt} output \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsci.ivld.mxwt} output \
     port {run:rsci.ivld} input \
     port {run:rsci.biwt} input \
     port {run:rsci.bdwt} input \

load net {run:rsci.ivld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-54 -attr oid 52 -attr vt d
load net {run:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-55 -attr oid 53 -attr vt d
load net {run:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-56 -attr oid 54 -attr vt d
load net {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-57 -attr oid 55 -attr vt d
load net {clk} -port {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-58 -attr oid 56 -attr vt d
load net {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-59 -attr oid 57 -attr vt d
load net {rst} -port {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-60 -attr oid 58 -attr vt d
load net {run:rsc.rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-61 -attr oid 59 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-62 -attr oid 60 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-63 -attr oid 61 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-64 -attr oid 62 -attr vt d
load net {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-65 -attr oid 63 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-66 -attr oid 64 -attr vt d
load net {run:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-67 -attr oid 65 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-68 -attr oid 66 -attr vt d
load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-69 -attr oid 67 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-70 -attr oid 68 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-71 -attr oid 69 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-72 -attr oid 70 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-73 -attr oid 71 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst} -attr area 2.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-74 -attr oid 72 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wen}
load net {run:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-75 -attr oid 73 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.oswt}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-76 -attr oid 74 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wten}
load net {run:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-77 -attr oid 75 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-78 -attr oid 76 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.bdwt}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-79 -attr oid 77 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst} -attr area 3.003000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-80 -attr oid 78 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-81 -attr oid 79 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/rst}
load net {run:rsci.ivld.mxwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld.mxwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-82 -attr oid 80 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-83 -attr oid 81 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-84 -attr oid 82 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-85 -attr oid 83 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.bdwt}
load inst "run:rsci" "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(12)" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-86 -attr oid 84 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci} -attr qmod "ccs_ioport.ccs_sync_in_wait(12)"
load net {run:rsc.vld} -pin  "run:rsci" {vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-87 -attr oid 85 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.vld}
load net {run:rsc.rdy} -pin  "run:rsci" {rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-88 -attr oid 86 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load net {run:rsci.ivld} -pin  "run:rsci" {ivld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-89 -attr oid 87 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "run:rsci" {irdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-90 -attr oid 88 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-91 -attr oid 89 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-92 -attr oid 90 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-93 -attr oid 91 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-94 -attr oid 92 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load portBus vec:rsci.wea_d.core.psct input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-95 -attr oid 93 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-96 -attr oid 94 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-97 -attr oid 95 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load port {vec:rsci.biwt} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-98 -attr oid 96 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load port {vec:rsci.bdwt} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-99 -attr oid 97 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load port {vec:rsci.biwt#1} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-100 -attr oid 98 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load port {vec:rsci.bdwt#2} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-101 -attr oid 99 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load portBus vec:rsci.wea_d.core.sct output 2 {vec:rsci.wea_d.core.sct(1)} {vec:rsci.wea_d.core.sct(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-102 -attr oid 100 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-103 -attr oid 101 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-104 -attr oid 102 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-105 -attr oid 103 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load port {vec:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-106 -attr oid 104 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt.pff}
load port {vec:rsci.oswt#1.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-107 -attr oid 105 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,2)" "INTERFACE" AND boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load net {VEC_LOOP:conc#20.itm(0)} -attr vt d
load net {VEC_LOOP:conc#20.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#20.itm} 2 {VEC_LOOP:conc#20.itm(0)} {VEC_LOOP:conc#20.itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-108 -attr oid 106 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:conc#20.itm}
load net {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-109 -attr oid 107 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-110 -attr oid 108 -attr vt d
load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-111 -attr oid 109 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-112 -attr oid 110 -attr vt d
load net {vec:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-113 -attr oid 111 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-114 -attr oid 112 -attr vt d
load net {vec:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-115 -attr oid 113 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-116 -attr oid 114 -attr vt d
load net {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-117 -attr oid 115 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.psct}
load net {vec:rsci.wea_d.core.psct(0)} -port {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -port {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-118 -attr oid 116 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-119 -attr oid 117 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-120 -attr oid 118 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-121 -attr oid 119 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-122 -attr oid 120 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {vec:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-123 -attr oid 121 -attr vt d
load net {vec:rsci.biwt} -port {vec:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-124 -attr oid 122 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load net {vec:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-125 -attr oid 123 -attr vt d
load net {vec:rsci.bdwt} -port {vec:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-126 -attr oid 124 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load net {vec:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-127 -attr oid 125 -attr vt d
load net {vec:rsci.biwt#1} -port {vec:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-128 -attr oid 126 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-129 -attr oid 127 -attr vt d
load net {vec:rsci.bdwt#2} -port {vec:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-130 -attr oid 128 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load net {vec:rsci.wea_d.core.sct(0)} -attr vt d
load net {vec:rsci.wea_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.sct} 2 {vec:rsci.wea_d.core.sct(0)} {vec:rsci.wea_d.core.sct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-131 -attr oid 129 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load net {VEC_LOOP:and#8.itm} -port {vec:rsci.wea_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load net {GND} -port {vec:rsci.wea_d.core.sct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-132 -attr oid 130 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-133 -attr oid 131 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {VEC_LOOP:and#10.itm} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {GND} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-134 -attr oid 132 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-135 -attr oid 133 -attr vt d
load net {vec:rsci.oswt.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-136 -attr oid 134 -attr vt d
load net {vec:rsci.oswt.pff} -port {vec:rsci.oswt.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-137 -attr oid 135 -attr vt d
load net {vec:rsci.oswt#1.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-138 -attr oid 136 -attr vt d
load net {vec:rsci.oswt#1.pff} -port {vec:rsci.oswt#1.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-139 -attr oid 137 -attr vt d
load inst "VEC_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-140 -attr oid 138 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.oswt} -pin  "VEC_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load net {core.wen} -pin  "VEC_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wen}
load net {vec:rsci.bdwt} -pin  "VEC_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load inst "VEC_LOOP:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-141 -attr oid 139 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "VEC_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not.itm}
load inst "VEC_LOOP:and#2" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-142 -attr oid 140 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not.itm}
load net {vec:rsci.oswt} -pin  "VEC_LOOP:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load net {vec:rsci.biwt} -pin  "VEC_LOOP:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load inst "VEC_LOOP:and#3" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-143 -attr oid 141 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.oswt#1} -pin  "VEC_LOOP:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load net {core.wen} -pin  "VEC_LOOP:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wen}
load net {vec:rsci.bdwt#2} -pin  "VEC_LOOP:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load inst "VEC_LOOP:not#1" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-144 -attr oid 142 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "VEC_LOOP:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten}
load net {VEC_LOOP:not#1.itm} -pin  "VEC_LOOP:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1.itm}
load inst "VEC_LOOP:and#5" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-145 -attr oid 143 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not#1.itm} -pin  "VEC_LOOP:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1.itm}
load net {vec:rsci.oswt#1} -pin  "VEC_LOOP:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load net {vec:rsci.biwt#1} -pin  "VEC_LOOP:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load inst "VEC_LOOP:and#8" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-146 -attr oid 144 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.wea_d.core.psct(0)} -pin  "VEC_LOOP:and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:slc(vec:rsci.wea_d.core.psct)(0).itm}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.dswt.pff}
load net {VEC_LOOP:and#8.itm} -pin  "VEC_LOOP:and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#8.itm}
load inst "VEC_LOOP:not#2" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-147 -attr oid 145 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "VEC_LOOP:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load net {VEC_LOOP:not#2.itm} -pin  "VEC_LOOP:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2.itm}
load inst "VEC_LOOP:and#11" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-148 -attr oid 146 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#11} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not#2.itm} -pin  "VEC_LOOP:and#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2.itm}
load net {vec:rsci.oswt.pff} -pin  "VEC_LOOP:and#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt.pff}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.dswt.pff}
load inst "VEC_LOOP:not#3" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-149 -attr oid 147 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "VEC_LOOP:not#3" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load net {VEC_LOOP:not#3.itm} -pin  "VEC_LOOP:not#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3.itm}
load inst "VEC_LOOP:and#12" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-150 -attr oid 148 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#12} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not#3.itm} -pin  "VEC_LOOP:and#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3.itm}
load net {vec:rsci.oswt#1.pff} -pin  "VEC_LOOP:and#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1.pff}
load net {VEC_LOOP:and#12.itm} -pin  "VEC_LOOP:and#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#12.itm}
load inst "VEC_LOOP:and#9" "and(2,2)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-151 -attr oid 149 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#9} -attr area 2.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(2,2)"
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "VEC_LOOP:and#9" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -pin  "VEC_LOOP:and#9" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#9" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:conc#20.itm}
load net {VEC_LOOP:and#12.itm} -pin  "VEC_LOOP:and#9" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:conc#20.itm}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "VEC_LOOP:and#9" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "VEC_LOOP:and#9" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load inst "VEC_LOOP:and#10" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-152 -attr oid 150 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#10} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -pin  "VEC_LOOP:and#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:slc(vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct)(0).itm}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.dswt.pff}
load net {VEC_LOOP:and#10.itm} -pin  "VEC_LOOP:and#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#10.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-153 -attr oid 151 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-154 -attr oid 152 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/rst}
load portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-155 -attr oid 153 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-156 -attr oid 154 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d}
load portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-157 -attr oid 155 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d.core}
load portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-158 -attr oid 156 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load port {vec:rsci.biwt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-159 -attr oid 157 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt}
load port {vec:rsci.bdwt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-160 -attr oid 158 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt}
load port {vec:rsci.biwt#1} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-161 -attr oid 159 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load port {vec:rsci.bdwt#2} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-162 -attr oid 160 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt#2}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {vec:rsci.qa_d.bfwt(63:32)(0)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(1)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(2)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(3)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(4)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(5)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(6)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(7)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(8)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(9)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(10)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(11)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(12)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(13)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(14)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(15)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(16)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(17)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(18)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(19)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(20)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(21)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(22)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(23)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(24)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(25)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(26)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(27)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(28)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(29)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(30)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(31)} -attr vt d
load netBundle {vec:rsci.qa_d.bfwt(63:32)} 32 {vec:rsci.qa_d.bfwt(63:32)(0)} {vec:rsci.qa_d.bfwt(63:32)(1)} {vec:rsci.qa_d.bfwt(63:32)(2)} {vec:rsci.qa_d.bfwt(63:32)(3)} {vec:rsci.qa_d.bfwt(63:32)(4)} {vec:rsci.qa_d.bfwt(63:32)(5)} {vec:rsci.qa_d.bfwt(63:32)(6)} {vec:rsci.qa_d.bfwt(63:32)(7)} {vec:rsci.qa_d.bfwt(63:32)(8)} {vec:rsci.qa_d.bfwt(63:32)(9)} {vec:rsci.qa_d.bfwt(63:32)(10)} {vec:rsci.qa_d.bfwt(63:32)(11)} {vec:rsci.qa_d.bfwt(63:32)(12)} {vec:rsci.qa_d.bfwt(63:32)(13)} {vec:rsci.qa_d.bfwt(63:32)(14)} {vec:rsci.qa_d.bfwt(63:32)(15)} {vec:rsci.qa_d.bfwt(63:32)(16)} {vec:rsci.qa_d.bfwt(63:32)(17)} {vec:rsci.qa_d.bfwt(63:32)(18)} {vec:rsci.qa_d.bfwt(63:32)(19)} {vec:rsci.qa_d.bfwt(63:32)(20)} {vec:rsci.qa_d.bfwt(63:32)(21)} {vec:rsci.qa_d.bfwt(63:32)(22)} {vec:rsci.qa_d.bfwt(63:32)(23)} {vec:rsci.qa_d.bfwt(63:32)(24)} {vec:rsci.qa_d.bfwt(63:32)(25)} {vec:rsci.qa_d.bfwt(63:32)(26)} {vec:rsci.qa_d.bfwt(63:32)(27)} {vec:rsci.qa_d.bfwt(63:32)(28)} {vec:rsci.qa_d.bfwt(63:32)(29)} {vec:rsci.qa_d.bfwt(63:32)(30)} {vec:rsci.qa_d.bfwt(63:32)(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-163 -attr oid 161 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(31:0)(0)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(1)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(2)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(3)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(4)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(5)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(6)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(7)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(8)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(9)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(10)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(11)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(12)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(13)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(14)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(15)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(16)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(17)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(18)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(19)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(20)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(21)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(22)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(23)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(24)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(25)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(26)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(27)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(28)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(29)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(30)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(31)} -attr vt d
load netBundle {vec:rsci.qa_d.bfwt(31:0)} 32 {vec:rsci.qa_d.bfwt(31:0)(0)} {vec:rsci.qa_d.bfwt(31:0)(1)} {vec:rsci.qa_d.bfwt(31:0)(2)} {vec:rsci.qa_d.bfwt(31:0)(3)} {vec:rsci.qa_d.bfwt(31:0)(4)} {vec:rsci.qa_d.bfwt(31:0)(5)} {vec:rsci.qa_d.bfwt(31:0)(6)} {vec:rsci.qa_d.bfwt(31:0)(7)} {vec:rsci.qa_d.bfwt(31:0)(8)} {vec:rsci.qa_d.bfwt(31:0)(9)} {vec:rsci.qa_d.bfwt(31:0)(10)} {vec:rsci.qa_d.bfwt(31:0)(11)} {vec:rsci.qa_d.bfwt(31:0)(12)} {vec:rsci.qa_d.bfwt(31:0)(13)} {vec:rsci.qa_d.bfwt(31:0)(14)} {vec:rsci.qa_d.bfwt(31:0)(15)} {vec:rsci.qa_d.bfwt(31:0)(16)} {vec:rsci.qa_d.bfwt(31:0)(17)} {vec:rsci.qa_d.bfwt(31:0)(18)} {vec:rsci.qa_d.bfwt(31:0)(19)} {vec:rsci.qa_d.bfwt(31:0)(20)} {vec:rsci.qa_d.bfwt(31:0)(21)} {vec:rsci.qa_d.bfwt(31:0)(22)} {vec:rsci.qa_d.bfwt(31:0)(23)} {vec:rsci.qa_d.bfwt(31:0)(24)} {vec:rsci.qa_d.bfwt(31:0)(25)} {vec:rsci.qa_d.bfwt(31:0)(26)} {vec:rsci.qa_d.bfwt(31:0)(27)} {vec:rsci.qa_d.bfwt(31:0)(28)} {vec:rsci.qa_d.bfwt(31:0)(29)} {vec:rsci.qa_d.bfwt(31:0)(30)} {vec:rsci.qa_d.bfwt(31:0)(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-164 -attr oid 162 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-165 -attr oid 163 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-166 -attr oid 164 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {VEC_LOOP:mux#2.itm(0)} -attr vt d
load net {VEC_LOOP:mux#2.itm(1)} -attr vt d
load net {VEC_LOOP:mux#2.itm(2)} -attr vt d
load net {VEC_LOOP:mux#2.itm(3)} -attr vt d
load net {VEC_LOOP:mux#2.itm(4)} -attr vt d
load net {VEC_LOOP:mux#2.itm(5)} -attr vt d
load net {VEC_LOOP:mux#2.itm(6)} -attr vt d
load net {VEC_LOOP:mux#2.itm(7)} -attr vt d
load net {VEC_LOOP:mux#2.itm(8)} -attr vt d
load net {VEC_LOOP:mux#2.itm(9)} -attr vt d
load net {VEC_LOOP:mux#2.itm(10)} -attr vt d
load net {VEC_LOOP:mux#2.itm(11)} -attr vt d
load net {VEC_LOOP:mux#2.itm(12)} -attr vt d
load net {VEC_LOOP:mux#2.itm(13)} -attr vt d
load net {VEC_LOOP:mux#2.itm(14)} -attr vt d
load net {VEC_LOOP:mux#2.itm(15)} -attr vt d
load net {VEC_LOOP:mux#2.itm(16)} -attr vt d
load net {VEC_LOOP:mux#2.itm(17)} -attr vt d
load net {VEC_LOOP:mux#2.itm(18)} -attr vt d
load net {VEC_LOOP:mux#2.itm(19)} -attr vt d
load net {VEC_LOOP:mux#2.itm(20)} -attr vt d
load net {VEC_LOOP:mux#2.itm(21)} -attr vt d
load net {VEC_LOOP:mux#2.itm(22)} -attr vt d
load net {VEC_LOOP:mux#2.itm(23)} -attr vt d
load net {VEC_LOOP:mux#2.itm(24)} -attr vt d
load net {VEC_LOOP:mux#2.itm(25)} -attr vt d
load net {VEC_LOOP:mux#2.itm(26)} -attr vt d
load net {VEC_LOOP:mux#2.itm(27)} -attr vt d
load net {VEC_LOOP:mux#2.itm(28)} -attr vt d
load net {VEC_LOOP:mux#2.itm(29)} -attr vt d
load net {VEC_LOOP:mux#2.itm(30)} -attr vt d
load net {VEC_LOOP:mux#2.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#2.itm} 32 {VEC_LOOP:mux#2.itm(0)} {VEC_LOOP:mux#2.itm(1)} {VEC_LOOP:mux#2.itm(2)} {VEC_LOOP:mux#2.itm(3)} {VEC_LOOP:mux#2.itm(4)} {VEC_LOOP:mux#2.itm(5)} {VEC_LOOP:mux#2.itm(6)} {VEC_LOOP:mux#2.itm(7)} {VEC_LOOP:mux#2.itm(8)} {VEC_LOOP:mux#2.itm(9)} {VEC_LOOP:mux#2.itm(10)} {VEC_LOOP:mux#2.itm(11)} {VEC_LOOP:mux#2.itm(12)} {VEC_LOOP:mux#2.itm(13)} {VEC_LOOP:mux#2.itm(14)} {VEC_LOOP:mux#2.itm(15)} {VEC_LOOP:mux#2.itm(16)} {VEC_LOOP:mux#2.itm(17)} {VEC_LOOP:mux#2.itm(18)} {VEC_LOOP:mux#2.itm(19)} {VEC_LOOP:mux#2.itm(20)} {VEC_LOOP:mux#2.itm(21)} {VEC_LOOP:mux#2.itm(22)} {VEC_LOOP:mux#2.itm(23)} {VEC_LOOP:mux#2.itm(24)} {VEC_LOOP:mux#2.itm(25)} {VEC_LOOP:mux#2.itm(26)} {VEC_LOOP:mux#2.itm(27)} {VEC_LOOP:mux#2.itm(28)} {VEC_LOOP:mux#2.itm(29)} {VEC_LOOP:mux#2.itm(30)} {VEC_LOOP:mux#2.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-167 -attr oid 165 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-168 -attr oid 166 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {VEC_LOOP:mux#3.itm(0)} -attr vt d
load net {VEC_LOOP:mux#3.itm(1)} -attr vt d
load net {VEC_LOOP:mux#3.itm(2)} -attr vt d
load net {VEC_LOOP:mux#3.itm(3)} -attr vt d
load net {VEC_LOOP:mux#3.itm(4)} -attr vt d
load net {VEC_LOOP:mux#3.itm(5)} -attr vt d
load net {VEC_LOOP:mux#3.itm(6)} -attr vt d
load net {VEC_LOOP:mux#3.itm(7)} -attr vt d
load net {VEC_LOOP:mux#3.itm(8)} -attr vt d
load net {VEC_LOOP:mux#3.itm(9)} -attr vt d
load net {VEC_LOOP:mux#3.itm(10)} -attr vt d
load net {VEC_LOOP:mux#3.itm(11)} -attr vt d
load net {VEC_LOOP:mux#3.itm(12)} -attr vt d
load net {VEC_LOOP:mux#3.itm(13)} -attr vt d
load net {VEC_LOOP:mux#3.itm(14)} -attr vt d
load net {VEC_LOOP:mux#3.itm(15)} -attr vt d
load net {VEC_LOOP:mux#3.itm(16)} -attr vt d
load net {VEC_LOOP:mux#3.itm(17)} -attr vt d
load net {VEC_LOOP:mux#3.itm(18)} -attr vt d
load net {VEC_LOOP:mux#3.itm(19)} -attr vt d
load net {VEC_LOOP:mux#3.itm(20)} -attr vt d
load net {VEC_LOOP:mux#3.itm(21)} -attr vt d
load net {VEC_LOOP:mux#3.itm(22)} -attr vt d
load net {VEC_LOOP:mux#3.itm(23)} -attr vt d
load net {VEC_LOOP:mux#3.itm(24)} -attr vt d
load net {VEC_LOOP:mux#3.itm(25)} -attr vt d
load net {VEC_LOOP:mux#3.itm(26)} -attr vt d
load net {VEC_LOOP:mux#3.itm(27)} -attr vt d
load net {VEC_LOOP:mux#3.itm(28)} -attr vt d
load net {VEC_LOOP:mux#3.itm(29)} -attr vt d
load net {VEC_LOOP:mux#3.itm(30)} -attr vt d
load net {VEC_LOOP:mux#3.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#3.itm} 32 {VEC_LOOP:mux#3.itm(0)} {VEC_LOOP:mux#3.itm(1)} {VEC_LOOP:mux#3.itm(2)} {VEC_LOOP:mux#3.itm(3)} {VEC_LOOP:mux#3.itm(4)} {VEC_LOOP:mux#3.itm(5)} {VEC_LOOP:mux#3.itm(6)} {VEC_LOOP:mux#3.itm(7)} {VEC_LOOP:mux#3.itm(8)} {VEC_LOOP:mux#3.itm(9)} {VEC_LOOP:mux#3.itm(10)} {VEC_LOOP:mux#3.itm(11)} {VEC_LOOP:mux#3.itm(12)} {VEC_LOOP:mux#3.itm(13)} {VEC_LOOP:mux#3.itm(14)} {VEC_LOOP:mux#3.itm(15)} {VEC_LOOP:mux#3.itm(16)} {VEC_LOOP:mux#3.itm(17)} {VEC_LOOP:mux#3.itm(18)} {VEC_LOOP:mux#3.itm(19)} {VEC_LOOP:mux#3.itm(20)} {VEC_LOOP:mux#3.itm(21)} {VEC_LOOP:mux#3.itm(22)} {VEC_LOOP:mux#3.itm(23)} {VEC_LOOP:mux#3.itm(24)} {VEC_LOOP:mux#3.itm(25)} {VEC_LOOP:mux#3.itm(26)} {VEC_LOOP:mux#3.itm(27)} {VEC_LOOP:mux#3.itm(28)} {VEC_LOOP:mux#3.itm(29)} {VEC_LOOP:mux#3.itm(30)} {VEC_LOOP:mux#3.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-169 -attr oid 167 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-170 -attr oid 168 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-171 -attr oid 169 -attr vt d
load net {clk} -port {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-172 -attr oid 170 -attr vt d
load net {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-173 -attr oid 171 -attr vt d
load net {rst} -port {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-174 -attr oid 172 -attr vt d
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-175 -attr oid 173 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(0)} -port {vec:rsci.da_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(1)} -port {vec:rsci.da_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(2)} -port {vec:rsci.da_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(3)} -port {vec:rsci.da_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(4)} -port {vec:rsci.da_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(5)} -port {vec:rsci.da_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(6)} -port {vec:rsci.da_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(7)} -port {vec:rsci.da_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(8)} -port {vec:rsci.da_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(9)} -port {vec:rsci.da_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(10)} -port {vec:rsci.da_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(11)} -port {vec:rsci.da_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(12)} -port {vec:rsci.da_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(13)} -port {vec:rsci.da_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(14)} -port {vec:rsci.da_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(15)} -port {vec:rsci.da_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(16)} -port {vec:rsci.da_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(17)} -port {vec:rsci.da_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(18)} -port {vec:rsci.da_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(19)} -port {vec:rsci.da_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(20)} -port {vec:rsci.da_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(21)} -port {vec:rsci.da_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(22)} -port {vec:rsci.da_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(23)} -port {vec:rsci.da_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(24)} -port {vec:rsci.da_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(25)} -port {vec:rsci.da_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(26)} -port {vec:rsci.da_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(27)} -port {vec:rsci.da_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(28)} -port {vec:rsci.da_d(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(29)} -port {vec:rsci.da_d(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(30)} -port {vec:rsci.da_d(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(31)} -port {vec:rsci.da_d(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-176 -attr oid 174 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(0)} -port {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -port {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -port {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -port {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -port {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -port {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -port {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -port {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -port {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -port {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -port {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -port {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -port {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -port {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -port {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -port {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -port {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -port {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -port {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -port {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -port {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -port {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -port {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -port {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -port {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -port {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -port {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -port {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -port {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -port {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -port {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -port {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -port {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -port {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -port {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -port {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -port {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -port {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -port {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -port {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -port {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -port {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -port {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -port {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -port {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -port {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -port {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -port {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -port {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -port {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -port {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -port {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -port {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -port {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -port {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -port {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -port {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -port {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -port {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -port {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -port {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -port {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -port {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -port {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-177 -attr oid 175 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d}
load net {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-178 -attr oid 176 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d.core}
load net {vec:rsci.da_d.core(0)} -port {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -port {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -port {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -port {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -port {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -port {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -port {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -port {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -port {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -port {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -port {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -port {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -port {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -port {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -port {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -port {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -port {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -port {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -port {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -port {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -port {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -port {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -port {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -port {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -port {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -port {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -port {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -port {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -port {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -port {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -port {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -port {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -port {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -port {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -port {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -port {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -port {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -port {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -port {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -port {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -port {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -port {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -port {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -port {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -port {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -port {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -port {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -port {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -port {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -port {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -port {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -port {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -port {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -port {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -port {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -port {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -port {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -port {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -port {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -port {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -port {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -port {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -port {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -port {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-179 -attr oid 177 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d.core}
load net {vec:rsci.qa_d.mxwt(0)} -attr vt d
load net {vec:rsci.qa_d.mxwt(1)} -attr vt d
load net {vec:rsci.qa_d.mxwt(2)} -attr vt d
load net {vec:rsci.qa_d.mxwt(3)} -attr vt d
load net {vec:rsci.qa_d.mxwt(4)} -attr vt d
load net {vec:rsci.qa_d.mxwt(5)} -attr vt d
load net {vec:rsci.qa_d.mxwt(6)} -attr vt d
load net {vec:rsci.qa_d.mxwt(7)} -attr vt d
load net {vec:rsci.qa_d.mxwt(8)} -attr vt d
load net {vec:rsci.qa_d.mxwt(9)} -attr vt d
load net {vec:rsci.qa_d.mxwt(10)} -attr vt d
load net {vec:rsci.qa_d.mxwt(11)} -attr vt d
load net {vec:rsci.qa_d.mxwt(12)} -attr vt d
load net {vec:rsci.qa_d.mxwt(13)} -attr vt d
load net {vec:rsci.qa_d.mxwt(14)} -attr vt d
load net {vec:rsci.qa_d.mxwt(15)} -attr vt d
load net {vec:rsci.qa_d.mxwt(16)} -attr vt d
load net {vec:rsci.qa_d.mxwt(17)} -attr vt d
load net {vec:rsci.qa_d.mxwt(18)} -attr vt d
load net {vec:rsci.qa_d.mxwt(19)} -attr vt d
load net {vec:rsci.qa_d.mxwt(20)} -attr vt d
load net {vec:rsci.qa_d.mxwt(21)} -attr vt d
load net {vec:rsci.qa_d.mxwt(22)} -attr vt d
load net {vec:rsci.qa_d.mxwt(23)} -attr vt d
load net {vec:rsci.qa_d.mxwt(24)} -attr vt d
load net {vec:rsci.qa_d.mxwt(25)} -attr vt d
load net {vec:rsci.qa_d.mxwt(26)} -attr vt d
load net {vec:rsci.qa_d.mxwt(27)} -attr vt d
load net {vec:rsci.qa_d.mxwt(28)} -attr vt d
load net {vec:rsci.qa_d.mxwt(29)} -attr vt d
load net {vec:rsci.qa_d.mxwt(30)} -attr vt d
load net {vec:rsci.qa_d.mxwt(31)} -attr vt d
load net {vec:rsci.qa_d.mxwt(32)} -attr vt d
load net {vec:rsci.qa_d.mxwt(33)} -attr vt d
load net {vec:rsci.qa_d.mxwt(34)} -attr vt d
load net {vec:rsci.qa_d.mxwt(35)} -attr vt d
load net {vec:rsci.qa_d.mxwt(36)} -attr vt d
load net {vec:rsci.qa_d.mxwt(37)} -attr vt d
load net {vec:rsci.qa_d.mxwt(38)} -attr vt d
load net {vec:rsci.qa_d.mxwt(39)} -attr vt d
load net {vec:rsci.qa_d.mxwt(40)} -attr vt d
load net {vec:rsci.qa_d.mxwt(41)} -attr vt d
load net {vec:rsci.qa_d.mxwt(42)} -attr vt d
load net {vec:rsci.qa_d.mxwt(43)} -attr vt d
load net {vec:rsci.qa_d.mxwt(44)} -attr vt d
load net {vec:rsci.qa_d.mxwt(45)} -attr vt d
load net {vec:rsci.qa_d.mxwt(46)} -attr vt d
load net {vec:rsci.qa_d.mxwt(47)} -attr vt d
load net {vec:rsci.qa_d.mxwt(48)} -attr vt d
load net {vec:rsci.qa_d.mxwt(49)} -attr vt d
load net {vec:rsci.qa_d.mxwt(50)} -attr vt d
load net {vec:rsci.qa_d.mxwt(51)} -attr vt d
load net {vec:rsci.qa_d.mxwt(52)} -attr vt d
load net {vec:rsci.qa_d.mxwt(53)} -attr vt d
load net {vec:rsci.qa_d.mxwt(54)} -attr vt d
load net {vec:rsci.qa_d.mxwt(55)} -attr vt d
load net {vec:rsci.qa_d.mxwt(56)} -attr vt d
load net {vec:rsci.qa_d.mxwt(57)} -attr vt d
load net {vec:rsci.qa_d.mxwt(58)} -attr vt d
load net {vec:rsci.qa_d.mxwt(59)} -attr vt d
load net {vec:rsci.qa_d.mxwt(60)} -attr vt d
load net {vec:rsci.qa_d.mxwt(61)} -attr vt d
load net {vec:rsci.qa_d.mxwt(62)} -attr vt d
load net {vec:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {vec:rsci.qa_d.mxwt} 64 {vec:rsci.qa_d.mxwt(0)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-180 -attr oid 178 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(0)} -port {vec:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(1)} -port {vec:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(2)} -port {vec:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(3)} -port {vec:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(4)} -port {vec:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(5)} -port {vec:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(6)} -port {vec:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(7)} -port {vec:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(8)} -port {vec:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(9)} -port {vec:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(10)} -port {vec:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(11)} -port {vec:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(12)} -port {vec:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(13)} -port {vec:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(14)} -port {vec:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(15)} -port {vec:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(16)} -port {vec:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(17)} -port {vec:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(18)} -port {vec:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(19)} -port {vec:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(20)} -port {vec:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(21)} -port {vec:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(22)} -port {vec:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(23)} -port {vec:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(24)} -port {vec:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(25)} -port {vec:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(26)} -port {vec:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(27)} -port {vec:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(28)} -port {vec:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(29)} -port {vec:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(30)} -port {vec:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(31)} -port {vec:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(0)} -port {vec:rsci.qa_d.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(1)} -port {vec:rsci.qa_d.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(2)} -port {vec:rsci.qa_d.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(3)} -port {vec:rsci.qa_d.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(4)} -port {vec:rsci.qa_d.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(5)} -port {vec:rsci.qa_d.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(6)} -port {vec:rsci.qa_d.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(7)} -port {vec:rsci.qa_d.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(8)} -port {vec:rsci.qa_d.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(9)} -port {vec:rsci.qa_d.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(10)} -port {vec:rsci.qa_d.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(11)} -port {vec:rsci.qa_d.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(12)} -port {vec:rsci.qa_d.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(13)} -port {vec:rsci.qa_d.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(14)} -port {vec:rsci.qa_d.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(15)} -port {vec:rsci.qa_d.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(16)} -port {vec:rsci.qa_d.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(17)} -port {vec:rsci.qa_d.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(18)} -port {vec:rsci.qa_d.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(19)} -port {vec:rsci.qa_d.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(20)} -port {vec:rsci.qa_d.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(21)} -port {vec:rsci.qa_d.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(22)} -port {vec:rsci.qa_d.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(23)} -port {vec:rsci.qa_d.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(24)} -port {vec:rsci.qa_d.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(25)} -port {vec:rsci.qa_d.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(26)} -port {vec:rsci.qa_d.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(27)} -port {vec:rsci.qa_d.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(28)} -port {vec:rsci.qa_d.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(29)} -port {vec:rsci.qa_d.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(30)} -port {vec:rsci.qa_d.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(31)} -port {vec:rsci.qa_d.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {vec:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-181 -attr oid 179 -attr vt d
load net {vec:rsci.biwt} -port {vec:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-182 -attr oid 180 -attr vt d
load net {vec:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-183 -attr oid 181 -attr vt d
load net {vec:rsci.bdwt} -port {vec:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-184 -attr oid 182 -attr vt d
load net {vec:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-185 -attr oid 183 -attr vt d
load net {vec:rsci.biwt#1} -port {vec:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-186 -attr oid 184 -attr vt d
load net {vec:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-187 -attr oid 185 -attr vt d
load net {vec:rsci.bdwt#2} -port {vec:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-188 -attr oid 186 -attr vt d
load inst "VEC_LOOP:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-189 -attr oid 187 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {vec:rsci.bcwt} -pin  "VEC_LOOP:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {vec:rsci.biwt} -pin  "VEC_LOOP:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {VEC_LOOP:nor#1.itm} -pin  "VEC_LOOP:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#1.itm}
load inst "VEC_LOOP:nor" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-190 -attr oid 188 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {VEC_LOOP:nor#1.itm} -pin  "VEC_LOOP:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#1.itm}
load net {vec:rsci.bdwt} -pin  "VEC_LOOP:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt}
load net {VEC_LOOP:nor.itm} -pin  "VEC_LOOP:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor.itm}
load inst "reg(vec:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-191 -attr oid 189 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {VEC_LOOP:nor.itm} -pin  "reg(vec:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor.itm}
load net {GND} -pin  "reg(vec:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(vec:rsci.bcwt)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-192 -attr oid 190 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(vec:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/rst}
load net {vec:rsci.bcwt} -pin  "reg(vec:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load inst "VEC_LOOP:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-193 -attr oid 191 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {vec:rsci.bcwt#1} -pin  "VEC_LOOP:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {vec:rsci.biwt#1} -pin  "VEC_LOOP:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3.itm}
load inst "VEC_LOOP:nor#2" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-194 -attr oid 192 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:nor#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3.itm}
load net {vec:rsci.bdwt#2} -pin  "VEC_LOOP:nor#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt#2}
load net {VEC_LOOP:nor#2.itm} -pin  "VEC_LOOP:nor#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#2.itm}
load inst "reg(vec:rsci.bcwt#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-195 -attr oid 193 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {VEC_LOOP:nor#2.itm} -pin  "reg(vec:rsci.bcwt#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#2.itm}
load net {GND} -pin  "reg(vec:rsci.bcwt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(vec:rsci.bcwt#1)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-196 -attr oid 194 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(vec:rsci.bcwt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/rst}
load net {vec:rsci.bcwt#1} -pin  "reg(vec:rsci.bcwt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load inst "reg(vec:rsci.qa_d.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-197 -attr oid 195 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {vec:rsci.qa_d(32)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(33)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(34)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(35)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(36)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(37)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(38)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(39)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(40)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(41)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(42)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(43)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(44)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(45)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(46)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(47)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(48)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(49)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(50)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(51)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(52)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(53)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(54)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(55)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(56)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(57)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(58)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(59)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(60)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(61)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(62)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(63)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {clk} -pin  "reg(vec:rsci.qa_d.bfwt)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-198 -attr oid 196 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {vec:rsci.biwt#1} -pin  "reg(vec:rsci.qa_d.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load net {vec:rsci.qa_d.bfwt(63:32)(0)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(1)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(2)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(3)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(4)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(5)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(6)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(7)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(8)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(9)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(10)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(11)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(12)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(13)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(14)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(15)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(16)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(17)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(18)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(19)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(20)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(21)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(22)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(23)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(24)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(25)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(26)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(27)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(28)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(29)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(30)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(31)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load inst "reg(vec:rsci.qa_d.bfwt)#1" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-199 -attr oid 197 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {vec:rsci.qa_d(0)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(1)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(2)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(3)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(4)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(5)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(6)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(7)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(8)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(9)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(10)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(11)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(12)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(13)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(14)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(15)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(16)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(17)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(18)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(19)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(20)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(21)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(22)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(23)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(24)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(25)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(26)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(27)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(28)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(29)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(30)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(31)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {clk} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-200 -attr oid 198 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {vec:rsci.biwt} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {vec:rsci.qa_d.bfwt(31:0)(0)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(1)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(2)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(3)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(4)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(5)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(6)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(7)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(8)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(9)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(10)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(11)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(12)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(13)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(14)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(15)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(16)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(17)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(18)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(19)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(20)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(21)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(22)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(23)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(24)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(25)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(26)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(27)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(28)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(29)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(30)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(31)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load inst "VEC_LOOP:mux#2" "mux(2,32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-201 -attr oid 199 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d(32)} -pin  "VEC_LOOP:mux#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(33)} -pin  "VEC_LOOP:mux#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(34)} -pin  "VEC_LOOP:mux#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(35)} -pin  "VEC_LOOP:mux#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(36)} -pin  "VEC_LOOP:mux#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(37)} -pin  "VEC_LOOP:mux#2" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(38)} -pin  "VEC_LOOP:mux#2" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(39)} -pin  "VEC_LOOP:mux#2" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(40)} -pin  "VEC_LOOP:mux#2" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(41)} -pin  "VEC_LOOP:mux#2" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(42)} -pin  "VEC_LOOP:mux#2" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(43)} -pin  "VEC_LOOP:mux#2" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(44)} -pin  "VEC_LOOP:mux#2" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(45)} -pin  "VEC_LOOP:mux#2" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(46)} -pin  "VEC_LOOP:mux#2" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(47)} -pin  "VEC_LOOP:mux#2" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(48)} -pin  "VEC_LOOP:mux#2" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(49)} -pin  "VEC_LOOP:mux#2" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(50)} -pin  "VEC_LOOP:mux#2" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(51)} -pin  "VEC_LOOP:mux#2" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(52)} -pin  "VEC_LOOP:mux#2" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(53)} -pin  "VEC_LOOP:mux#2" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(54)} -pin  "VEC_LOOP:mux#2" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(55)} -pin  "VEC_LOOP:mux#2" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(56)} -pin  "VEC_LOOP:mux#2" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(57)} -pin  "VEC_LOOP:mux#2" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(58)} -pin  "VEC_LOOP:mux#2" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(59)} -pin  "VEC_LOOP:mux#2" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(60)} -pin  "VEC_LOOP:mux#2" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(61)} -pin  "VEC_LOOP:mux#2" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(62)} -pin  "VEC_LOOP:mux#2" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(63)} -pin  "VEC_LOOP:mux#2" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d.bfwt(63:32)(0)} -pin  "VEC_LOOP:mux#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(1)} -pin  "VEC_LOOP:mux#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(2)} -pin  "VEC_LOOP:mux#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(3)} -pin  "VEC_LOOP:mux#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(4)} -pin  "VEC_LOOP:mux#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(5)} -pin  "VEC_LOOP:mux#2" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(6)} -pin  "VEC_LOOP:mux#2" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(7)} -pin  "VEC_LOOP:mux#2" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(8)} -pin  "VEC_LOOP:mux#2" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(9)} -pin  "VEC_LOOP:mux#2" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(10)} -pin  "VEC_LOOP:mux#2" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(11)} -pin  "VEC_LOOP:mux#2" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(12)} -pin  "VEC_LOOP:mux#2" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(13)} -pin  "VEC_LOOP:mux#2" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(14)} -pin  "VEC_LOOP:mux#2" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(15)} -pin  "VEC_LOOP:mux#2" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(16)} -pin  "VEC_LOOP:mux#2" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(17)} -pin  "VEC_LOOP:mux#2" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(18)} -pin  "VEC_LOOP:mux#2" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(19)} -pin  "VEC_LOOP:mux#2" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(20)} -pin  "VEC_LOOP:mux#2" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(21)} -pin  "VEC_LOOP:mux#2" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(22)} -pin  "VEC_LOOP:mux#2" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(23)} -pin  "VEC_LOOP:mux#2" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(24)} -pin  "VEC_LOOP:mux#2" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(25)} -pin  "VEC_LOOP:mux#2" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(26)} -pin  "VEC_LOOP:mux#2" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(27)} -pin  "VEC_LOOP:mux#2" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(28)} -pin  "VEC_LOOP:mux#2" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(29)} -pin  "VEC_LOOP:mux#2" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(30)} -pin  "VEC_LOOP:mux#2" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(31)} -pin  "VEC_LOOP:mux#2" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.bcwt#1} -pin  "VEC_LOOP:mux#2" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {VEC_LOOP:mux#2.itm(0)} -pin  "VEC_LOOP:mux#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(1)} -pin  "VEC_LOOP:mux#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(2)} -pin  "VEC_LOOP:mux#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(3)} -pin  "VEC_LOOP:mux#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(4)} -pin  "VEC_LOOP:mux#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(5)} -pin  "VEC_LOOP:mux#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(6)} -pin  "VEC_LOOP:mux#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(7)} -pin  "VEC_LOOP:mux#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(8)} -pin  "VEC_LOOP:mux#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(9)} -pin  "VEC_LOOP:mux#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(10)} -pin  "VEC_LOOP:mux#2" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(11)} -pin  "VEC_LOOP:mux#2" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(12)} -pin  "VEC_LOOP:mux#2" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(13)} -pin  "VEC_LOOP:mux#2" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(14)} -pin  "VEC_LOOP:mux#2" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(15)} -pin  "VEC_LOOP:mux#2" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(16)} -pin  "VEC_LOOP:mux#2" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(17)} -pin  "VEC_LOOP:mux#2" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(18)} -pin  "VEC_LOOP:mux#2" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(19)} -pin  "VEC_LOOP:mux#2" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(20)} -pin  "VEC_LOOP:mux#2" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(21)} -pin  "VEC_LOOP:mux#2" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(22)} -pin  "VEC_LOOP:mux#2" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(23)} -pin  "VEC_LOOP:mux#2" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(24)} -pin  "VEC_LOOP:mux#2" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(25)} -pin  "VEC_LOOP:mux#2" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(26)} -pin  "VEC_LOOP:mux#2" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(27)} -pin  "VEC_LOOP:mux#2" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(28)} -pin  "VEC_LOOP:mux#2" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(29)} -pin  "VEC_LOOP:mux#2" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(30)} -pin  "VEC_LOOP:mux#2" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(31)} -pin  "VEC_LOOP:mux#2" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load inst "VEC_LOOP:mux#3" "mux(2,32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-202 -attr oid 200 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d(0)} -pin  "VEC_LOOP:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(1)} -pin  "VEC_LOOP:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(2)} -pin  "VEC_LOOP:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(3)} -pin  "VEC_LOOP:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(4)} -pin  "VEC_LOOP:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(5)} -pin  "VEC_LOOP:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(6)} -pin  "VEC_LOOP:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(7)} -pin  "VEC_LOOP:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(8)} -pin  "VEC_LOOP:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(9)} -pin  "VEC_LOOP:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(10)} -pin  "VEC_LOOP:mux#3" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(11)} -pin  "VEC_LOOP:mux#3" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(12)} -pin  "VEC_LOOP:mux#3" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(13)} -pin  "VEC_LOOP:mux#3" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(14)} -pin  "VEC_LOOP:mux#3" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(15)} -pin  "VEC_LOOP:mux#3" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(16)} -pin  "VEC_LOOP:mux#3" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(17)} -pin  "VEC_LOOP:mux#3" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(18)} -pin  "VEC_LOOP:mux#3" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(19)} -pin  "VEC_LOOP:mux#3" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(20)} -pin  "VEC_LOOP:mux#3" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(21)} -pin  "VEC_LOOP:mux#3" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(22)} -pin  "VEC_LOOP:mux#3" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(23)} -pin  "VEC_LOOP:mux#3" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(24)} -pin  "VEC_LOOP:mux#3" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(25)} -pin  "VEC_LOOP:mux#3" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(26)} -pin  "VEC_LOOP:mux#3" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(27)} -pin  "VEC_LOOP:mux#3" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(28)} -pin  "VEC_LOOP:mux#3" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(29)} -pin  "VEC_LOOP:mux#3" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(30)} -pin  "VEC_LOOP:mux#3" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(31)} -pin  "VEC_LOOP:mux#3" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d.bfwt(31:0)(0)} -pin  "VEC_LOOP:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(1)} -pin  "VEC_LOOP:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(2)} -pin  "VEC_LOOP:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(3)} -pin  "VEC_LOOP:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(4)} -pin  "VEC_LOOP:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(5)} -pin  "VEC_LOOP:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(6)} -pin  "VEC_LOOP:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(7)} -pin  "VEC_LOOP:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(8)} -pin  "VEC_LOOP:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(9)} -pin  "VEC_LOOP:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(10)} -pin  "VEC_LOOP:mux#3" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(11)} -pin  "VEC_LOOP:mux#3" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(12)} -pin  "VEC_LOOP:mux#3" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(13)} -pin  "VEC_LOOP:mux#3" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(14)} -pin  "VEC_LOOP:mux#3" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(15)} -pin  "VEC_LOOP:mux#3" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(16)} -pin  "VEC_LOOP:mux#3" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(17)} -pin  "VEC_LOOP:mux#3" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(18)} -pin  "VEC_LOOP:mux#3" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(19)} -pin  "VEC_LOOP:mux#3" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(20)} -pin  "VEC_LOOP:mux#3" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(21)} -pin  "VEC_LOOP:mux#3" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(22)} -pin  "VEC_LOOP:mux#3" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(23)} -pin  "VEC_LOOP:mux#3" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(24)} -pin  "VEC_LOOP:mux#3" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(25)} -pin  "VEC_LOOP:mux#3" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(26)} -pin  "VEC_LOOP:mux#3" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(27)} -pin  "VEC_LOOP:mux#3" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(28)} -pin  "VEC_LOOP:mux#3" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(29)} -pin  "VEC_LOOP:mux#3" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(30)} -pin  "VEC_LOOP:mux#3" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(31)} -pin  "VEC_LOOP:mux#3" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.bcwt} -pin  "VEC_LOOP:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {VEC_LOOP:mux#3.itm(0)} -pin  "VEC_LOOP:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(1)} -pin  "VEC_LOOP:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(2)} -pin  "VEC_LOOP:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(3)} -pin  "VEC_LOOP:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(4)} -pin  "VEC_LOOP:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(5)} -pin  "VEC_LOOP:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(6)} -pin  "VEC_LOOP:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(7)} -pin  "VEC_LOOP:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(8)} -pin  "VEC_LOOP:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(9)} -pin  "VEC_LOOP:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(10)} -pin  "VEC_LOOP:mux#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(11)} -pin  "VEC_LOOP:mux#3" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(12)} -pin  "VEC_LOOP:mux#3" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(13)} -pin  "VEC_LOOP:mux#3" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(14)} -pin  "VEC_LOOP:mux#3" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(15)} -pin  "VEC_LOOP:mux#3" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(16)} -pin  "VEC_LOOP:mux#3" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(17)} -pin  "VEC_LOOP:mux#3" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(18)} -pin  "VEC_LOOP:mux#3" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(19)} -pin  "VEC_LOOP:mux#3" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(20)} -pin  "VEC_LOOP:mux#3" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(21)} -pin  "VEC_LOOP:mux#3" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(22)} -pin  "VEC_LOOP:mux#3" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(23)} -pin  "VEC_LOOP:mux#3" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(24)} -pin  "VEC_LOOP:mux#3" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(25)} -pin  "VEC_LOOP:mux#3" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(26)} -pin  "VEC_LOOP:mux#3" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(27)} -pin  "VEC_LOOP:mux#3" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(28)} -pin  "VEC_LOOP:mux#3" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(29)} -pin  "VEC_LOOP:mux#3" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(30)} -pin  "VEC_LOOP:mux#3" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(31)} -pin  "VEC_LOOP:mux#3" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-203 -attr oid 201 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-204 -attr oid 202 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/rst}
load portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-205 -attr oid 203 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-206 -attr oid 204 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-207 -attr oid 205 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-208 -attr oid 206 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-209 -attr oid 207 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-210 -attr oid 208 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-211 -attr oid 209 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-212 -attr oid 210 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-213 -attr oid 211 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1}
load portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-214 -attr oid 212 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.core}
load portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-215 -attr oid 213 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load portBus vec:rsci.wea_d.core.psct(1:0) input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-216 -attr oid 214 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-217 -attr oid 215 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-218 -attr oid 216 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-219 -attr oid 217 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten.pff}
load port {vec:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-220 -attr oid 218 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt.pff}
load port {vec:rsci.oswt#1.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-221 -attr oid 219 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1.pff}
load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.oswt#1} input \
     portBus vec:rsci.wea_d.core.psct(1:0) input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} \
     port {vec:rsci.biwt} output \
     port {vec:rsci.bdwt} output \
     port {vec:rsci.biwt#1} output \
     port {vec:rsci.bdwt#2} output \
     portBus vec:rsci.wea_d.core.sct(1:0) output 2 {vec:rsci.wea_d.core.sct(1)} {vec:rsci.wea_d.core.sct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} \
     port {core.wten.pff} input \
     port {vec:rsci.oswt.pff} input \
     port {vec:rsci.oswt#1.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} \
     portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} \
     portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} \
     portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} \
     port {vec:rsci.biwt} input \
     port {vec:rsci.bdwt} input \
     port {vec:rsci.biwt#1} input \
     port {vec:rsci.bdwt#2} input \

load net {vec:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-222 -attr oid 220 -attr vt d
load net {vec:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-223 -attr oid 221 -attr vt d
load net {vec:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-224 -attr oid 222 -attr vt d
load net {vec:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-225 -attr oid 223 -attr vt d
load net {vec:rsci.wea_d.core.sct(0)} -attr vt d
load net {vec:rsci.wea_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.sct} 2 {vec:rsci.wea_d.core.sct(0)} {vec:rsci.wea_d.core.sct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-226 -attr oid 224 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-227 -attr oid 225 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-228 -attr oid 226 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {vec:rsci.da_d.reg(0)} -attr vt d
load net {vec:rsci.da_d.reg(1)} -attr vt d
load net {vec:rsci.da_d.reg(2)} -attr vt d
load net {vec:rsci.da_d.reg(3)} -attr vt d
load net {vec:rsci.da_d.reg(4)} -attr vt d
load net {vec:rsci.da_d.reg(5)} -attr vt d
load net {vec:rsci.da_d.reg(6)} -attr vt d
load net {vec:rsci.da_d.reg(7)} -attr vt d
load net {vec:rsci.da_d.reg(8)} -attr vt d
load net {vec:rsci.da_d.reg(9)} -attr vt d
load net {vec:rsci.da_d.reg(10)} -attr vt d
load net {vec:rsci.da_d.reg(11)} -attr vt d
load net {vec:rsci.da_d.reg(12)} -attr vt d
load net {vec:rsci.da_d.reg(13)} -attr vt d
load net {vec:rsci.da_d.reg(14)} -attr vt d
load net {vec:rsci.da_d.reg(15)} -attr vt d
load net {vec:rsci.da_d.reg(16)} -attr vt d
load net {vec:rsci.da_d.reg(17)} -attr vt d
load net {vec:rsci.da_d.reg(18)} -attr vt d
load net {vec:rsci.da_d.reg(19)} -attr vt d
load net {vec:rsci.da_d.reg(20)} -attr vt d
load net {vec:rsci.da_d.reg(21)} -attr vt d
load net {vec:rsci.da_d.reg(22)} -attr vt d
load net {vec:rsci.da_d.reg(23)} -attr vt d
load net {vec:rsci.da_d.reg(24)} -attr vt d
load net {vec:rsci.da_d.reg(25)} -attr vt d
load net {vec:rsci.da_d.reg(26)} -attr vt d
load net {vec:rsci.da_d.reg(27)} -attr vt d
load net {vec:rsci.da_d.reg(28)} -attr vt d
load net {vec:rsci.da_d.reg(29)} -attr vt d
load net {vec:rsci.da_d.reg(30)} -attr vt d
load net {vec:rsci.da_d.reg(31)} -attr vt d
load netBundle {vec:rsci.da_d.reg} 32 {vec:rsci.da_d.reg(0)} {vec:rsci.da_d.reg(1)} {vec:rsci.da_d.reg(2)} {vec:rsci.da_d.reg(3)} {vec:rsci.da_d.reg(4)} {vec:rsci.da_d.reg(5)} {vec:rsci.da_d.reg(6)} {vec:rsci.da_d.reg(7)} {vec:rsci.da_d.reg(8)} {vec:rsci.da_d.reg(9)} {vec:rsci.da_d.reg(10)} {vec:rsci.da_d.reg(11)} {vec:rsci.da_d.reg(12)} {vec:rsci.da_d.reg(13)} {vec:rsci.da_d.reg(14)} {vec:rsci.da_d.reg(15)} {vec:rsci.da_d.reg(16)} {vec:rsci.da_d.reg(17)} {vec:rsci.da_d.reg(18)} {vec:rsci.da_d.reg(19)} {vec:rsci.da_d.reg(20)} {vec:rsci.da_d.reg(21)} {vec:rsci.da_d.reg(22)} {vec:rsci.da_d.reg(23)} {vec:rsci.da_d.reg(24)} {vec:rsci.da_d.reg(25)} {vec:rsci.da_d.reg(26)} {vec:rsci.da_d.reg(27)} {vec:rsci.da_d.reg(28)} {vec:rsci.da_d.reg(29)} {vec:rsci.da_d.reg(30)} {vec:rsci.da_d.reg(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-229 -attr oid 227 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {VEC_LOOP:conc#6.itm(0)} -attr vt d
load net {VEC_LOOP:conc#6.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#6.itm} 2 {VEC_LOOP:conc#6.itm(0)} {VEC_LOOP:conc#6.itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-230 -attr oid 228 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#6.itm}
load net {VEC_LOOP:conc#7.itm(0)} -attr vt d
load net {VEC_LOOP:conc#7.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#7.itm} 2 {VEC_LOOP:conc#7.itm(0)} {VEC_LOOP:conc#7.itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-231 -attr oid 229 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#7.itm}
load net {VEC_LOOP:conc#8.itm(0)} -attr vt d
load net {VEC_LOOP:conc#8.itm(1)} -attr vt d
load net {VEC_LOOP:conc#8.itm(2)} -attr vt d
load net {VEC_LOOP:conc#8.itm(3)} -attr vt d
load net {VEC_LOOP:conc#8.itm(4)} -attr vt d
load net {VEC_LOOP:conc#8.itm(5)} -attr vt d
load net {VEC_LOOP:conc#8.itm(6)} -attr vt d
load net {VEC_LOOP:conc#8.itm(7)} -attr vt d
load net {VEC_LOOP:conc#8.itm(8)} -attr vt d
load net {VEC_LOOP:conc#8.itm(9)} -attr vt d
load net {VEC_LOOP:conc#8.itm(10)} -attr vt d
load net {VEC_LOOP:conc#8.itm(11)} -attr vt d
load net {VEC_LOOP:conc#8.itm(12)} -attr vt d
load net {VEC_LOOP:conc#8.itm(13)} -attr vt d
load net {VEC_LOOP:conc#8.itm(14)} -attr vt d
load net {VEC_LOOP:conc#8.itm(15)} -attr vt d
load net {VEC_LOOP:conc#8.itm(16)} -attr vt d
load net {VEC_LOOP:conc#8.itm(17)} -attr vt d
load net {VEC_LOOP:conc#8.itm(18)} -attr vt d
load net {VEC_LOOP:conc#8.itm(19)} -attr vt d
load net {VEC_LOOP:conc#8.itm(20)} -attr vt d
load net {VEC_LOOP:conc#8.itm(21)} -attr vt d
load net {VEC_LOOP:conc#8.itm(22)} -attr vt d
load net {VEC_LOOP:conc#8.itm(23)} -attr vt d
load net {VEC_LOOP:conc#8.itm(24)} -attr vt d
load net {VEC_LOOP:conc#8.itm(25)} -attr vt d
load net {VEC_LOOP:conc#8.itm(26)} -attr vt d
load net {VEC_LOOP:conc#8.itm(27)} -attr vt d
load net {VEC_LOOP:conc#8.itm(28)} -attr vt d
load net {VEC_LOOP:conc#8.itm(29)} -attr vt d
load net {VEC_LOOP:conc#8.itm(30)} -attr vt d
load net {VEC_LOOP:conc#8.itm(31)} -attr vt d
load net {VEC_LOOP:conc#8.itm(32)} -attr vt d
load net {VEC_LOOP:conc#8.itm(33)} -attr vt d
load net {VEC_LOOP:conc#8.itm(34)} -attr vt d
load net {VEC_LOOP:conc#8.itm(35)} -attr vt d
load net {VEC_LOOP:conc#8.itm(36)} -attr vt d
load net {VEC_LOOP:conc#8.itm(37)} -attr vt d
load net {VEC_LOOP:conc#8.itm(38)} -attr vt d
load net {VEC_LOOP:conc#8.itm(39)} -attr vt d
load net {VEC_LOOP:conc#8.itm(40)} -attr vt d
load net {VEC_LOOP:conc#8.itm(41)} -attr vt d
load net {VEC_LOOP:conc#8.itm(42)} -attr vt d
load net {VEC_LOOP:conc#8.itm(43)} -attr vt d
load net {VEC_LOOP:conc#8.itm(44)} -attr vt d
load net {VEC_LOOP:conc#8.itm(45)} -attr vt d
load net {VEC_LOOP:conc#8.itm(46)} -attr vt d
load net {VEC_LOOP:conc#8.itm(47)} -attr vt d
load net {VEC_LOOP:conc#8.itm(48)} -attr vt d
load net {VEC_LOOP:conc#8.itm(49)} -attr vt d
load net {VEC_LOOP:conc#8.itm(50)} -attr vt d
load net {VEC_LOOP:conc#8.itm(51)} -attr vt d
load net {VEC_LOOP:conc#8.itm(52)} -attr vt d
load net {VEC_LOOP:conc#8.itm(53)} -attr vt d
load net {VEC_LOOP:conc#8.itm(54)} -attr vt d
load net {VEC_LOOP:conc#8.itm(55)} -attr vt d
load net {VEC_LOOP:conc#8.itm(56)} -attr vt d
load net {VEC_LOOP:conc#8.itm(57)} -attr vt d
load net {VEC_LOOP:conc#8.itm(58)} -attr vt d
load net {VEC_LOOP:conc#8.itm(59)} -attr vt d
load net {VEC_LOOP:conc#8.itm(60)} -attr vt d
load net {VEC_LOOP:conc#8.itm(61)} -attr vt d
load net {VEC_LOOP:conc#8.itm(62)} -attr vt d
load net {VEC_LOOP:conc#8.itm(63)} -attr vt d
load netBundle {VEC_LOOP:conc#8.itm} 64 {VEC_LOOP:conc#8.itm(0)} {VEC_LOOP:conc#8.itm(1)} {VEC_LOOP:conc#8.itm(2)} {VEC_LOOP:conc#8.itm(3)} {VEC_LOOP:conc#8.itm(4)} {VEC_LOOP:conc#8.itm(5)} {VEC_LOOP:conc#8.itm(6)} {VEC_LOOP:conc#8.itm(7)} {VEC_LOOP:conc#8.itm(8)} {VEC_LOOP:conc#8.itm(9)} {VEC_LOOP:conc#8.itm(10)} {VEC_LOOP:conc#8.itm(11)} {VEC_LOOP:conc#8.itm(12)} {VEC_LOOP:conc#8.itm(13)} {VEC_LOOP:conc#8.itm(14)} {VEC_LOOP:conc#8.itm(15)} {VEC_LOOP:conc#8.itm(16)} {VEC_LOOP:conc#8.itm(17)} {VEC_LOOP:conc#8.itm(18)} {VEC_LOOP:conc#8.itm(19)} {VEC_LOOP:conc#8.itm(20)} {VEC_LOOP:conc#8.itm(21)} {VEC_LOOP:conc#8.itm(22)} {VEC_LOOP:conc#8.itm(23)} {VEC_LOOP:conc#8.itm(24)} {VEC_LOOP:conc#8.itm(25)} {VEC_LOOP:conc#8.itm(26)} {VEC_LOOP:conc#8.itm(27)} {VEC_LOOP:conc#8.itm(28)} {VEC_LOOP:conc#8.itm(29)} {VEC_LOOP:conc#8.itm(30)} {VEC_LOOP:conc#8.itm(31)} {VEC_LOOP:conc#8.itm(32)} {VEC_LOOP:conc#8.itm(33)} {VEC_LOOP:conc#8.itm(34)} {VEC_LOOP:conc#8.itm(35)} {VEC_LOOP:conc#8.itm(36)} {VEC_LOOP:conc#8.itm(37)} {VEC_LOOP:conc#8.itm(38)} {VEC_LOOP:conc#8.itm(39)} {VEC_LOOP:conc#8.itm(40)} {VEC_LOOP:conc#8.itm(41)} {VEC_LOOP:conc#8.itm(42)} {VEC_LOOP:conc#8.itm(43)} {VEC_LOOP:conc#8.itm(44)} {VEC_LOOP:conc#8.itm(45)} {VEC_LOOP:conc#8.itm(46)} {VEC_LOOP:conc#8.itm(47)} {VEC_LOOP:conc#8.itm(48)} {VEC_LOOP:conc#8.itm(49)} {VEC_LOOP:conc#8.itm(50)} {VEC_LOOP:conc#8.itm(51)} {VEC_LOOP:conc#8.itm(52)} {VEC_LOOP:conc#8.itm(53)} {VEC_LOOP:conc#8.itm(54)} {VEC_LOOP:conc#8.itm(55)} {VEC_LOOP:conc#8.itm(56)} {VEC_LOOP:conc#8.itm(57)} {VEC_LOOP:conc#8.itm(58)} {VEC_LOOP:conc#8.itm(59)} {VEC_LOOP:conc#8.itm(60)} {VEC_LOOP:conc#8.itm(61)} {VEC_LOOP:conc#8.itm(62)} {VEC_LOOP:conc#8.itm(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-232 -attr oid 230 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm} 32 {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(0)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(1)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(2)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(3)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(4)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(5)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(6)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(7)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(8)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(9)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(10)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(11)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(12)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(13)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(14)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(15)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(16)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(17)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(18)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(19)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(20)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(21)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(22)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(23)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(24)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(25)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(26)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(27)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(28)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(29)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(30)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-233 -attr oid 231 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm}
load net {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-234 -attr oid 232 -attr vt d
load net {clk} -port {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-235 -attr oid 233 -attr vt d
load net {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-236 -attr oid 234 -attr vt d
load net {rst} -port {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-237 -attr oid 235 -attr vt d
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-238 -attr oid 236 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(0)} -port {vec:rsci.da_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(1)} -port {vec:rsci.da_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(2)} -port {vec:rsci.da_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(3)} -port {vec:rsci.da_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(4)} -port {vec:rsci.da_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(5)} -port {vec:rsci.da_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(6)} -port {vec:rsci.da_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(7)} -port {vec:rsci.da_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(8)} -port {vec:rsci.da_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(9)} -port {vec:rsci.da_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(10)} -port {vec:rsci.da_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(11)} -port {vec:rsci.da_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(12)} -port {vec:rsci.da_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(13)} -port {vec:rsci.da_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(14)} -port {vec:rsci.da_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(15)} -port {vec:rsci.da_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(16)} -port {vec:rsci.da_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(17)} -port {vec:rsci.da_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(18)} -port {vec:rsci.da_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(19)} -port {vec:rsci.da_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(20)} -port {vec:rsci.da_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(21)} -port {vec:rsci.da_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(22)} -port {vec:rsci.da_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(23)} -port {vec:rsci.da_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(24)} -port {vec:rsci.da_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(25)} -port {vec:rsci.da_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(26)} -port {vec:rsci.da_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(27)} -port {vec:rsci.da_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(28)} -port {vec:rsci.da_d(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(29)} -port {vec:rsci.da_d(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(30)} -port {vec:rsci.da_d(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(31)} -port {vec:rsci.da_d(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-239 -attr oid 237 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(0)} -port {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -port {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -port {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -port {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -port {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -port {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -port {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -port {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -port {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -port {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -port {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -port {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -port {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -port {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -port {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -port {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -port {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -port {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -port {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -port {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -port {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -port {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -port {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -port {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -port {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -port {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -port {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -port {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -port {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -port {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -port {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -port {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -port {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -port {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -port {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -port {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -port {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -port {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -port {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -port {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -port {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -port {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -port {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -port {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -port {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -port {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -port {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -port {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -port {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -port {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -port {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -port {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -port {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -port {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -port {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -port {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -port {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -port {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -port {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -port {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -port {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -port {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -port {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -port {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-240 -attr oid 238 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -attr vt d
load net {vec:rsci.wea_d(1)} -attr vt d
load netBundle {vec:rsci.wea_d} 2 {vec:rsci.wea_d(0)} {vec:rsci.wea_d(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-241 -attr oid 239 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load net {vec:rsci.wea_d.core.sct(0)} -port {vec:rsci.wea_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load net {vec:rsci.wea_d.core.sct(1)} -port {vec:rsci.wea_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-242 -attr oid 240 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-243 -attr oid 241 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-244 -attr oid 242 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-245 -attr oid 243 -attr vt d
load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-246 -attr oid 244 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-247 -attr oid 245 -attr vt d
load net {vec:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-248 -attr oid 246 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-249 -attr oid 247 -attr vt d
load net {vec:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-250 -attr oid 248 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-251 -attr oid 249 -attr vt d
load net {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-252 -attr oid 250 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.core}
load net {vec:rsci.da_d.core(0)} -port {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -port {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -port {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -port {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -port {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -port {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -port {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -port {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -port {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -port {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -port {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -port {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -port {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -port {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -port {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -port {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -port {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -port {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -port {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -port {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -port {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -port {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -port {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -port {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -port {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -port {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -port {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -port {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -port {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -port {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -port {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -port {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -port {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -port {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -port {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -port {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -port {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -port {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -port {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -port {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -port {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -port {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -port {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -port {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -port {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -port {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -port {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -port {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -port {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -port {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -port {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -port {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -port {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -port {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -port {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -port {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -port {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -port {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -port {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -port {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -port {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -port {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -port {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -port {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-253 -attr oid 251 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.core}
load net {vec:rsci.qa_d.mxwt(0)} -attr vt d
load net {vec:rsci.qa_d.mxwt(1)} -attr vt d
load net {vec:rsci.qa_d.mxwt(2)} -attr vt d
load net {vec:rsci.qa_d.mxwt(3)} -attr vt d
load net {vec:rsci.qa_d.mxwt(4)} -attr vt d
load net {vec:rsci.qa_d.mxwt(5)} -attr vt d
load net {vec:rsci.qa_d.mxwt(6)} -attr vt d
load net {vec:rsci.qa_d.mxwt(7)} -attr vt d
load net {vec:rsci.qa_d.mxwt(8)} -attr vt d
load net {vec:rsci.qa_d.mxwt(9)} -attr vt d
load net {vec:rsci.qa_d.mxwt(10)} -attr vt d
load net {vec:rsci.qa_d.mxwt(11)} -attr vt d
load net {vec:rsci.qa_d.mxwt(12)} -attr vt d
load net {vec:rsci.qa_d.mxwt(13)} -attr vt d
load net {vec:rsci.qa_d.mxwt(14)} -attr vt d
load net {vec:rsci.qa_d.mxwt(15)} -attr vt d
load net {vec:rsci.qa_d.mxwt(16)} -attr vt d
load net {vec:rsci.qa_d.mxwt(17)} -attr vt d
load net {vec:rsci.qa_d.mxwt(18)} -attr vt d
load net {vec:rsci.qa_d.mxwt(19)} -attr vt d
load net {vec:rsci.qa_d.mxwt(20)} -attr vt d
load net {vec:rsci.qa_d.mxwt(21)} -attr vt d
load net {vec:rsci.qa_d.mxwt(22)} -attr vt d
load net {vec:rsci.qa_d.mxwt(23)} -attr vt d
load net {vec:rsci.qa_d.mxwt(24)} -attr vt d
load net {vec:rsci.qa_d.mxwt(25)} -attr vt d
load net {vec:rsci.qa_d.mxwt(26)} -attr vt d
load net {vec:rsci.qa_d.mxwt(27)} -attr vt d
load net {vec:rsci.qa_d.mxwt(28)} -attr vt d
load net {vec:rsci.qa_d.mxwt(29)} -attr vt d
load net {vec:rsci.qa_d.mxwt(30)} -attr vt d
load net {vec:rsci.qa_d.mxwt(31)} -attr vt d
load net {vec:rsci.qa_d.mxwt(32)} -attr vt d
load net {vec:rsci.qa_d.mxwt(33)} -attr vt d
load net {vec:rsci.qa_d.mxwt(34)} -attr vt d
load net {vec:rsci.qa_d.mxwt(35)} -attr vt d
load net {vec:rsci.qa_d.mxwt(36)} -attr vt d
load net {vec:rsci.qa_d.mxwt(37)} -attr vt d
load net {vec:rsci.qa_d.mxwt(38)} -attr vt d
load net {vec:rsci.qa_d.mxwt(39)} -attr vt d
load net {vec:rsci.qa_d.mxwt(40)} -attr vt d
load net {vec:rsci.qa_d.mxwt(41)} -attr vt d
load net {vec:rsci.qa_d.mxwt(42)} -attr vt d
load net {vec:rsci.qa_d.mxwt(43)} -attr vt d
load net {vec:rsci.qa_d.mxwt(44)} -attr vt d
load net {vec:rsci.qa_d.mxwt(45)} -attr vt d
load net {vec:rsci.qa_d.mxwt(46)} -attr vt d
load net {vec:rsci.qa_d.mxwt(47)} -attr vt d
load net {vec:rsci.qa_d.mxwt(48)} -attr vt d
load net {vec:rsci.qa_d.mxwt(49)} -attr vt d
load net {vec:rsci.qa_d.mxwt(50)} -attr vt d
load net {vec:rsci.qa_d.mxwt(51)} -attr vt d
load net {vec:rsci.qa_d.mxwt(52)} -attr vt d
load net {vec:rsci.qa_d.mxwt(53)} -attr vt d
load net {vec:rsci.qa_d.mxwt(54)} -attr vt d
load net {vec:rsci.qa_d.mxwt(55)} -attr vt d
load net {vec:rsci.qa_d.mxwt(56)} -attr vt d
load net {vec:rsci.qa_d.mxwt(57)} -attr vt d
load net {vec:rsci.qa_d.mxwt(58)} -attr vt d
load net {vec:rsci.qa_d.mxwt(59)} -attr vt d
load net {vec:rsci.qa_d.mxwt(60)} -attr vt d
load net {vec:rsci.qa_d.mxwt(61)} -attr vt d
load net {vec:rsci.qa_d.mxwt(62)} -attr vt d
load net {vec:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {vec:rsci.qa_d.mxwt} 64 {vec:rsci.qa_d.mxwt(0)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-254 -attr oid 252 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(0)} -port {vec:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(1)} -port {vec:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(2)} -port {vec:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(3)} -port {vec:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(4)} -port {vec:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(5)} -port {vec:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(6)} -port {vec:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(7)} -port {vec:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(8)} -port {vec:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(9)} -port {vec:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(10)} -port {vec:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(11)} -port {vec:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(12)} -port {vec:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(13)} -port {vec:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(14)} -port {vec:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(15)} -port {vec:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(16)} -port {vec:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(17)} -port {vec:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(18)} -port {vec:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(19)} -port {vec:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(20)} -port {vec:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(21)} -port {vec:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(22)} -port {vec:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(23)} -port {vec:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(24)} -port {vec:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(25)} -port {vec:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(26)} -port {vec:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(27)} -port {vec:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(28)} -port {vec:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(29)} -port {vec:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(30)} -port {vec:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(31)} -port {vec:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(32)} -port {vec:rsci.qa_d.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(33)} -port {vec:rsci.qa_d.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(34)} -port {vec:rsci.qa_d.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(35)} -port {vec:rsci.qa_d.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(36)} -port {vec:rsci.qa_d.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(37)} -port {vec:rsci.qa_d.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(38)} -port {vec:rsci.qa_d.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(39)} -port {vec:rsci.qa_d.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(40)} -port {vec:rsci.qa_d.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(41)} -port {vec:rsci.qa_d.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(42)} -port {vec:rsci.qa_d.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(43)} -port {vec:rsci.qa_d.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(44)} -port {vec:rsci.qa_d.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(45)} -port {vec:rsci.qa_d.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(46)} -port {vec:rsci.qa_d.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(47)} -port {vec:rsci.qa_d.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(48)} -port {vec:rsci.qa_d.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(49)} -port {vec:rsci.qa_d.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(50)} -port {vec:rsci.qa_d.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(51)} -port {vec:rsci.qa_d.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(52)} -port {vec:rsci.qa_d.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(53)} -port {vec:rsci.qa_d.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(54)} -port {vec:rsci.qa_d.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(55)} -port {vec:rsci.qa_d.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(56)} -port {vec:rsci.qa_d.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(57)} -port {vec:rsci.qa_d.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(58)} -port {vec:rsci.qa_d.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(59)} -port {vec:rsci.qa_d.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(60)} -port {vec:rsci.qa_d.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(61)} -port {vec:rsci.qa_d.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(62)} -port {vec:rsci.qa_d.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(63)} -port {vec:rsci.qa_d.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-255 -attr oid 253 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.psct}
load net {vec:rsci.wea_d.core.psct(0)} -port {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -port {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-256 -attr oid 254 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-257 -attr oid 255 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-258 -attr oid 256 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-259 -attr oid 257 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-260 -attr oid 258 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-261 -attr oid 259 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-262 -attr oid 260 -attr vt d
load net {vec:rsci.oswt.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-263 -attr oid 261 -attr vt d
load net {vec:rsci.oswt.pff} -port {vec:rsci.oswt.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-264 -attr oid 262 -attr vt d
load net {vec:rsci.oswt#1.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-265 -attr oid 263 -attr vt d
load net {vec:rsci.oswt#1.pff} -port {vec:rsci.oswt#1.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-266 -attr oid 264 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-267 -attr oid 265 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst} -attr area 10.000000 -attr delay 1.100001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-268 -attr oid 266 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-269 -attr oid 267 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten}
load net {vec:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-270 -attr oid 268 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt}
load net {vec:rsci.oswt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-271 -attr oid 269 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1}
load net {vec:rsci.wea_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#6.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#6.itm}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#7.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#7.itm}
load net {vec:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-272 -attr oid 270 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt}
load net {vec:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-273 -attr oid 271 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt}
load net {vec:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-274 -attr oid 272 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-275 -attr oid 273 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt#2}
load net {vec:rsci.wea_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.sct}
load net {vec:rsci.wea_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-276 -attr oid 274 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten.pff}
load net {vec:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-277 -attr oid 275 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt.pff}
load net {vec:rsci.oswt#1.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt#1.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-278 -attr oid 276 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1.pff}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-279 -attr oid 277 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst} -attr area 68.006000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-280 -attr oid 278 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-281 -attr oid 279 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/rst}
load net {vec:rsci.da_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.da_d.core(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(32)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(33)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(34)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(35)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(36)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(37)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(38)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(39)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(40)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(41)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(42)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(43)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(44)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(45)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(46)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(47)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(48)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(49)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(50)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(51)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(52)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(53)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(54)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(55)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(56)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(57)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(58)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(59)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(60)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(61)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(62)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(63)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-282 -attr oid 280 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt}
load net {vec:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-283 -attr oid 281 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt}
load net {vec:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-284 -attr oid 282 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-285 -attr oid 283 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt#2}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {ensig.cgo_iro} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-286 -attr oid 284 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro}
load port {ensig.cgo_iro#1} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-287 -attr oid 285 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro#1}
load port {core.wen} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-288 -attr oid 286 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load port {ensig.cgo} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-289 -attr oid 287 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo}
load port {COMP_LOOP-1:mult():cmp.ccs_ccore_en} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-290 -attr oid 288 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load port {ensig.cgo#1} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-291 -attr oid 289 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo#1}
load port {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-292 -attr oid 290 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {ensig.cgo_iro} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-293 -attr oid 291 -attr vt d
load net {ensig.cgo_iro} -port {ensig.cgo_iro} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-294 -attr oid 292 -attr vt d
load net {ensig.cgo_iro#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-295 -attr oid 293 -attr vt d
load net {ensig.cgo_iro#1} -port {ensig.cgo_iro#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-296 -attr oid 294 -attr vt d
load net {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-297 -attr oid 295 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-298 -attr oid 296 -attr vt d
load net {ensig.cgo} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-299 -attr oid 297 -attr vt d
load net {ensig.cgo} -port {ensig.cgo} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-300 -attr oid 298 -attr vt d
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-301 -attr oid 299 -attr vt d
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -port {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-302 -attr oid 300 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load net {ensig.cgo#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-303 -attr oid 301 -attr vt d
load net {ensig.cgo#1} -port {ensig.cgo#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-304 -attr oid 302 -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-305 -attr oid 303 -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -port {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-306 -attr oid 304 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load inst "VEC_LOOP:or#2" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-307 -attr oid 305 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {ensig.cgo} -pin  "VEC_LOOP:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo}
load net {ensig.cgo_iro} -pin  "VEC_LOOP:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro}
load net {VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm}
load inst "VEC_LOOP:and#11" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-308 -attr oid 306 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "VEC_LOOP:and#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load net {VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:and#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm}
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -pin  "VEC_LOOP:and#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load inst "VEC_LOOP:or#3" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-309 -attr oid 307 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {ensig.cgo#1} -pin  "VEC_LOOP:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo#1}
load net {ensig.cgo_iro#1} -pin  "VEC_LOOP:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro#1}
load net {VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3.itm}
load inst "VEC_LOOP:and#12" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-310 -attr oid 308 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#12} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "VEC_LOOP:and#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load net {VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:and#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3.itm}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -pin  "VEC_LOOP:and#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-311 -attr oid 309 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-312 -attr oid 310 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-313 -attr oid 311 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load port {twiddle:rsci.oswt#1} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-314 -attr oid 312 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt#1}
load portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-315 -attr oid 313 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load port {twiddle:rsci.biwt} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-316 -attr oid 314 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-317 -attr oid 315 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load port {twiddle:rsci.biwt#1} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-318 -attr oid 316 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt#1}
load port {twiddle:rsci.bdwt#2} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-319 -attr oid 317 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt#2}
load portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-320 -attr oid 318 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load portBus twiddle:rsci.adra_d.core.sct.pff(1:0) output 2 {twiddle:rsci.adra_d.core.sct.pff(1)} {twiddle:rsci.adra_d.core.sct.pff(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-321 -attr oid 319 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.adra_d.core.sct.pff}
load portBus twiddle:rsci.adra_d.core.psct.pff(1:0) input 2 {twiddle:rsci.adra_d.core.psct.pff(1)} {twiddle:rsci.adra_d.core.psct.pff(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-322 -attr oid 320 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.adra_d.core.psct.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-323 -attr oid 321 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten.pff}
load port {twiddle:rsci.oswt#1.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-324 -attr oid 322 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt#1.pff}
load port {twiddle:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-325 -attr oid 323 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,2)" "INTERFACE" AND boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load net {COMP_LOOP:twiddle_f:conc.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc.itm} 2 {COMP_LOOP:twiddle_f:conc.itm(0)} {COMP_LOOP:twiddle_f:conc.itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-326 -attr oid 324 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:conc.itm}
load net {COMP_LOOP:twiddle_f:conc#7.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#7.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#7.itm} 2 {COMP_LOOP:twiddle_f:conc#7.itm(0)} {COMP_LOOP:twiddle_f:conc#7.itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-327 -attr oid 325 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:conc#7.itm}
load net {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-328 -attr oid 326 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-329 -attr oid 327 -attr vt d
load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-330 -attr oid 328 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-331 -attr oid 329 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-332 -attr oid 330 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-333 -attr oid 331 -attr vt d
load net {twiddle:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-334 -attr oid 332 -attr vt d
load net {twiddle:rsci.oswt#1} -port {twiddle:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-335 -attr oid 333 -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-336 -attr oid 334 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-337 -attr oid 335 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-338 -attr oid 336 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-339 -attr oid 337 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-340 -attr oid 338 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-341 -attr oid 339 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load net {twiddle:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-342 -attr oid 340 -attr vt d
load net {twiddle:rsci.biwt#1} -port {twiddle:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-343 -attr oid 341 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt#1}
load net {twiddle:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-344 -attr oid 342 -attr vt d
load net {twiddle:rsci.bdwt#2} -port {twiddle:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-345 -attr oid 343 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt#2}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-346 -attr oid 344 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.adra_d.core.sct.pff(0)} -attr vt d
load net {twiddle:rsci.adra_d.core.sct.pff(1)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core.sct.pff} 2 {twiddle:rsci.adra_d.core.sct.pff(0)} {twiddle:rsci.adra_d.core.sct.pff(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-347 -attr oid 345 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.adra_d.core.sct.pff}
load net {twiddle:rsci.adra_d.core.sct.pff(0)} -port {twiddle:rsci.adra_d.core.sct.pff(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.adra_d.core.sct.pff}
load net {twiddle:rsci.adra_d.core.sct.pff(1)} -port {twiddle:rsci.adra_d.core.sct.pff(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.adra_d.core.sct.pff}
load net {twiddle:rsci.adra_d.core.psct.pff(0)} -attr vt d
load net {twiddle:rsci.adra_d.core.psct.pff(1)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core.psct.pff} 2 {twiddle:rsci.adra_d.core.psct.pff(0)} {twiddle:rsci.adra_d.core.psct.pff(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-348 -attr oid 346 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.adra_d.core.psct.pff}
load net {twiddle:rsci.adra_d.core.psct.pff(0)} -port {twiddle:rsci.adra_d.core.psct.pff(0)} -attr vt d
load net {twiddle:rsci.adra_d.core.psct.pff(1)} -port {twiddle:rsci.adra_d.core.psct.pff(1)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core.psct.pff} 2 {twiddle:rsci.adra_d.core.psct.pff(0)} {twiddle:rsci.adra_d.core.psct.pff(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-349 -attr oid 347 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.adra_d.core.psct.pff}
load net {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-350 -attr oid 348 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-351 -attr oid 349 -attr vt d
load net {twiddle:rsci.oswt#1.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-352 -attr oid 350 -attr vt d
load net {twiddle:rsci.oswt#1.pff} -port {twiddle:rsci.oswt#1.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-353 -attr oid 351 -attr vt d
load net {twiddle:rsci.oswt.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-354 -attr oid 352 -attr vt d
load net {twiddle:rsci.oswt.pff} -port {twiddle:rsci.oswt.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-355 -attr oid 353 -attr vt d
load inst "COMP_LOOP:twiddle_f:and" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-356 -attr oid 354 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle:rsci.oswt} -pin  "COMP_LOOP:twiddle_f:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {core.wen} -pin  "COMP_LOOP:twiddle_f:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wen}
load net {twiddle:rsci.bdwt} -pin  "COMP_LOOP:twiddle_f:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load inst "COMP_LOOP:twiddle_f:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-357 -attr oid 355 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "COMP_LOOP:twiddle_f:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten}
load net {COMP_LOOP:twiddle_f:not.itm} -pin  "COMP_LOOP:twiddle_f:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not.itm}
load inst "COMP_LOOP:twiddle_f:and#2" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-358 -attr oid 356 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:not.itm} -pin  "COMP_LOOP:twiddle_f:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not.itm}
load net {twiddle:rsci.oswt} -pin  "COMP_LOOP:twiddle_f:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {twiddle:rsci.biwt} -pin  "COMP_LOOP:twiddle_f:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load inst "COMP_LOOP:twiddle_f:and#3" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-359 -attr oid 357 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle:rsci.oswt#1} -pin  "COMP_LOOP:twiddle_f:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt#1}
load net {core.wen} -pin  "COMP_LOOP:twiddle_f:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wen}
load net {twiddle:rsci.bdwt#2} -pin  "COMP_LOOP:twiddle_f:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt#2}
load inst "COMP_LOOP:twiddle_f:not#1" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-360 -attr oid 358 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "COMP_LOOP:twiddle_f:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten}
load net {COMP_LOOP:twiddle_f:not#1.itm} -pin  "COMP_LOOP:twiddle_f:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#1.itm}
load inst "COMP_LOOP:twiddle_f:and#5" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-361 -attr oid 359 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:not#1.itm} -pin  "COMP_LOOP:twiddle_f:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#1.itm}
load net {twiddle:rsci.oswt#1} -pin  "COMP_LOOP:twiddle_f:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt#1}
load net {twiddle:rsci.biwt#1} -pin  "COMP_LOOP:twiddle_f:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt#1}
load inst "COMP_LOOP:twiddle_f:and#10" "and(2,2)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-362 -attr oid 360 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#10} -attr area 2.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(2,2)"
load net {twiddle:rsci.adra_d.core.psct.pff(0)} -pin  "COMP_LOOP:twiddle_f:and#10" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.adra_d.core.psct.pff}
load net {twiddle:rsci.adra_d.core.psct.pff(1)} -pin  "COMP_LOOP:twiddle_f:and#10" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.adra_d.core.psct.pff}
load net {twiddle:rsci.dswt.pff} -pin  "COMP_LOOP:twiddle_f:and#10" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:conc.itm}
load net {twiddle:rsci.dswt#1.pff} -pin  "COMP_LOOP:twiddle_f:and#10" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:conc.itm}
load net {twiddle:rsci.adra_d.core.sct.pff(0)} -pin  "COMP_LOOP:twiddle_f:and#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.adra_d.core.sct.pff}
load net {twiddle:rsci.adra_d.core.sct.pff(1)} -pin  "COMP_LOOP:twiddle_f:and#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.adra_d.core.sct.pff}
load inst "COMP_LOOP:twiddle_f:not#2" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-363 -attr oid 361 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "COMP_LOOP:twiddle_f:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten.pff}
load net {COMP_LOOP:twiddle_f:not#2.itm} -pin  "COMP_LOOP:twiddle_f:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#2.itm}
load inst "COMP_LOOP:twiddle_f:and#8" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-364 -attr oid 362 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:not#2.itm} -pin  "COMP_LOOP:twiddle_f:and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#2.itm}
load net {twiddle:rsci.oswt#1.pff} -pin  "COMP_LOOP:twiddle_f:and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt#1.pff}
load net {twiddle:rsci.dswt#1.pff} -pin  "COMP_LOOP:twiddle_f:and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.dswt#1.pff}
load inst "COMP_LOOP:twiddle_f:not#3" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-365 -attr oid 363 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "COMP_LOOP:twiddle_f:not#3" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten.pff}
load net {COMP_LOOP:twiddle_f:not#3.itm} -pin  "COMP_LOOP:twiddle_f:not#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#3.itm}
load inst "COMP_LOOP:twiddle_f:and#9" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-366 -attr oid 364 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#9} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:not#3.itm} -pin  "COMP_LOOP:twiddle_f:and#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#3.itm}
load net {twiddle:rsci.oswt.pff} -pin  "COMP_LOOP:twiddle_f:and#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt.pff}
load net {twiddle:rsci.dswt.pff} -pin  "COMP_LOOP:twiddle_f:and#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.dswt.pff}
load inst "COMP_LOOP:twiddle_f:and#7" "and(2,2)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-367 -attr oid 365 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#7} -attr area 2.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(2,2)"
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "COMP_LOOP:twiddle_f:and#7" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -pin  "COMP_LOOP:twiddle_f:and#7" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle:rsci.dswt.pff} -pin  "COMP_LOOP:twiddle_f:and#7" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:conc#7.itm}
load net {twiddle:rsci.dswt#1.pff} -pin  "COMP_LOOP:twiddle_f:and#7" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:conc#7.itm}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "COMP_LOOP:twiddle_f:and#7" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "COMP_LOOP:twiddle_f:and#7" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-368 -attr oid 366 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-369 -attr oid 367 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/rst}
load portBus twiddle:rsci.adra_d(23:0) output 24 {twiddle:rsci.adra_d(23)} {twiddle:rsci.adra_d(22)} {twiddle:rsci.adra_d(21)} {twiddle:rsci.adra_d(20)} {twiddle:rsci.adra_d(19)} {twiddle:rsci.adra_d(18)} {twiddle:rsci.adra_d(17)} {twiddle:rsci.adra_d(16)} {twiddle:rsci.adra_d(15)} {twiddle:rsci.adra_d(14)} {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-370 -attr oid 368 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-371 -attr oid 369 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d}
load portBus twiddle:rsci.qa_d.mxwt(63:0) output 64 {twiddle:rsci.qa_d.mxwt(63)} {twiddle:rsci.qa_d.mxwt(62)} {twiddle:rsci.qa_d.mxwt(61)} {twiddle:rsci.qa_d.mxwt(60)} {twiddle:rsci.qa_d.mxwt(59)} {twiddle:rsci.qa_d.mxwt(58)} {twiddle:rsci.qa_d.mxwt(57)} {twiddle:rsci.qa_d.mxwt(56)} {twiddle:rsci.qa_d.mxwt(55)} {twiddle:rsci.qa_d.mxwt(54)} {twiddle:rsci.qa_d.mxwt(53)} {twiddle:rsci.qa_d.mxwt(52)} {twiddle:rsci.qa_d.mxwt(51)} {twiddle:rsci.qa_d.mxwt(50)} {twiddle:rsci.qa_d.mxwt(49)} {twiddle:rsci.qa_d.mxwt(48)} {twiddle:rsci.qa_d.mxwt(47)} {twiddle:rsci.qa_d.mxwt(46)} {twiddle:rsci.qa_d.mxwt(45)} {twiddle:rsci.qa_d.mxwt(44)} {twiddle:rsci.qa_d.mxwt(43)} {twiddle:rsci.qa_d.mxwt(42)} {twiddle:rsci.qa_d.mxwt(41)} {twiddle:rsci.qa_d.mxwt(40)} {twiddle:rsci.qa_d.mxwt(39)} {twiddle:rsci.qa_d.mxwt(38)} {twiddle:rsci.qa_d.mxwt(37)} {twiddle:rsci.qa_d.mxwt(36)} {twiddle:rsci.qa_d.mxwt(35)} {twiddle:rsci.qa_d.mxwt(34)} {twiddle:rsci.qa_d.mxwt(33)} {twiddle:rsci.qa_d.mxwt(32)} {twiddle:rsci.qa_d.mxwt(31)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-372 -attr oid 370 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load port {twiddle:rsci.biwt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-373 -attr oid 371 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-374 -attr oid 372 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load port {twiddle:rsci.biwt#1} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-375 -attr oid 373 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt#1}
load port {twiddle:rsci.bdwt#2} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-376 -attr oid 374 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt#2}
load portBus twiddle:rsci.adra_d.core.pff(23:0) input 24 {twiddle:rsci.adra_d.core.pff(23)} {twiddle:rsci.adra_d.core.pff(22)} {twiddle:rsci.adra_d.core.pff(21)} {twiddle:rsci.adra_d.core.pff(20)} {twiddle:rsci.adra_d.core.pff(19)} {twiddle:rsci.adra_d.core.pff(18)} {twiddle:rsci.adra_d.core.pff(17)} {twiddle:rsci.adra_d.core.pff(16)} {twiddle:rsci.adra_d.core.pff(15)} {twiddle:rsci.adra_d.core.pff(14)} {twiddle:rsci.adra_d.core.pff(13)} {twiddle:rsci.adra_d.core.pff(12)} {twiddle:rsci.adra_d.core.pff(11)} {twiddle:rsci.adra_d.core.pff(10)} {twiddle:rsci.adra_d.core.pff(9)} {twiddle:rsci.adra_d.core.pff(8)} {twiddle:rsci.adra_d.core.pff(7)} {twiddle:rsci.adra_d.core.pff(6)} {twiddle:rsci.adra_d.core.pff(5)} {twiddle:rsci.adra_d.core.pff(4)} {twiddle:rsci.adra_d.core.pff(3)} {twiddle:rsci.adra_d.core.pff(2)} {twiddle:rsci.adra_d.core.pff(1)} {twiddle:rsci.adra_d.core.pff(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-377 -attr oid 375 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core.pff}
load portBus twiddle:rsci.adra_d.core.sct.pff(1:0) input 2 {twiddle:rsci.adra_d.core.sct.pff(1)} {twiddle:rsci.adra_d.core.sct.pff(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-378 -attr oid 376 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core.sct.pff}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {twiddle:rsci.qa_d.bfwt(63:32)(0)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(1)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(2)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(3)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(4)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(5)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(6)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(7)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(8)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(9)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(10)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(11)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(12)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(13)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(14)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(15)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(16)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(17)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(18)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(19)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(20)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(21)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(22)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(23)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(24)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(25)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(26)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(27)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(28)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(29)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(30)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(63:32)(31)} -attr vt d
load netBundle {twiddle:rsci.qa_d.bfwt(63:32)} 32 {twiddle:rsci.qa_d.bfwt(63:32)(0)} {twiddle:rsci.qa_d.bfwt(63:32)(1)} {twiddle:rsci.qa_d.bfwt(63:32)(2)} {twiddle:rsci.qa_d.bfwt(63:32)(3)} {twiddle:rsci.qa_d.bfwt(63:32)(4)} {twiddle:rsci.qa_d.bfwt(63:32)(5)} {twiddle:rsci.qa_d.bfwt(63:32)(6)} {twiddle:rsci.qa_d.bfwt(63:32)(7)} {twiddle:rsci.qa_d.bfwt(63:32)(8)} {twiddle:rsci.qa_d.bfwt(63:32)(9)} {twiddle:rsci.qa_d.bfwt(63:32)(10)} {twiddle:rsci.qa_d.bfwt(63:32)(11)} {twiddle:rsci.qa_d.bfwt(63:32)(12)} {twiddle:rsci.qa_d.bfwt(63:32)(13)} {twiddle:rsci.qa_d.bfwt(63:32)(14)} {twiddle:rsci.qa_d.bfwt(63:32)(15)} {twiddle:rsci.qa_d.bfwt(63:32)(16)} {twiddle:rsci.qa_d.bfwt(63:32)(17)} {twiddle:rsci.qa_d.bfwt(63:32)(18)} {twiddle:rsci.qa_d.bfwt(63:32)(19)} {twiddle:rsci.qa_d.bfwt(63:32)(20)} {twiddle:rsci.qa_d.bfwt(63:32)(21)} {twiddle:rsci.qa_d.bfwt(63:32)(22)} {twiddle:rsci.qa_d.bfwt(63:32)(23)} {twiddle:rsci.qa_d.bfwt(63:32)(24)} {twiddle:rsci.qa_d.bfwt(63:32)(25)} {twiddle:rsci.qa_d.bfwt(63:32)(26)} {twiddle:rsci.qa_d.bfwt(63:32)(27)} {twiddle:rsci.qa_d.bfwt(63:32)(28)} {twiddle:rsci.qa_d.bfwt(63:32)(29)} {twiddle:rsci.qa_d.bfwt(63:32)(30)} {twiddle:rsci.qa_d.bfwt(63:32)(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-379 -attr oid 377 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(0)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(1)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(2)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(3)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(4)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(5)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(6)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(7)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(8)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(9)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(10)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(11)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(12)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(13)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(14)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(15)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(16)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(17)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(18)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(19)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(20)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(21)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(22)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(23)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(24)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(25)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(26)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(27)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(28)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(29)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(30)} -attr vt d
load net {twiddle:rsci.qa_d.bfwt(31:0)(31)} -attr vt d
load netBundle {twiddle:rsci.qa_d.bfwt(31:0)} 32 {twiddle:rsci.qa_d.bfwt(31:0)(0)} {twiddle:rsci.qa_d.bfwt(31:0)(1)} {twiddle:rsci.qa_d.bfwt(31:0)(2)} {twiddle:rsci.qa_d.bfwt(31:0)(3)} {twiddle:rsci.qa_d.bfwt(31:0)(4)} {twiddle:rsci.qa_d.bfwt(31:0)(5)} {twiddle:rsci.qa_d.bfwt(31:0)(6)} {twiddle:rsci.qa_d.bfwt(31:0)(7)} {twiddle:rsci.qa_d.bfwt(31:0)(8)} {twiddle:rsci.qa_d.bfwt(31:0)(9)} {twiddle:rsci.qa_d.bfwt(31:0)(10)} {twiddle:rsci.qa_d.bfwt(31:0)(11)} {twiddle:rsci.qa_d.bfwt(31:0)(12)} {twiddle:rsci.qa_d.bfwt(31:0)(13)} {twiddle:rsci.qa_d.bfwt(31:0)(14)} {twiddle:rsci.qa_d.bfwt(31:0)(15)} {twiddle:rsci.qa_d.bfwt(31:0)(16)} {twiddle:rsci.qa_d.bfwt(31:0)(17)} {twiddle:rsci.qa_d.bfwt(31:0)(18)} {twiddle:rsci.qa_d.bfwt(31:0)(19)} {twiddle:rsci.qa_d.bfwt(31:0)(20)} {twiddle:rsci.qa_d.bfwt(31:0)(21)} {twiddle:rsci.qa_d.bfwt(31:0)(22)} {twiddle:rsci.qa_d.bfwt(31:0)(23)} {twiddle:rsci.qa_d.bfwt(31:0)(24)} {twiddle:rsci.qa_d.bfwt(31:0)(25)} {twiddle:rsci.qa_d.bfwt(31:0)(26)} {twiddle:rsci.qa_d.bfwt(31:0)(27)} {twiddle:rsci.qa_d.bfwt(31:0)(28)} {twiddle:rsci.qa_d.bfwt(31:0)(29)} {twiddle:rsci.qa_d.bfwt(31:0)(30)} {twiddle:rsci.qa_d.bfwt(31:0)(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-380 -attr oid 378 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm} 32 {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(0)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(1)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(2)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(3)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(4)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(5)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(6)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(7)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(8)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(9)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(10)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(11)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(12)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(13)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(14)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(15)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(16)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(17)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(18)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(19)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(20)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(21)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(22)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(23)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(24)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(25)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(26)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(27)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(28)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(29)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(30)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-381 -attr oid 379 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm} 32 {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(0)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(1)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(2)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(3)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(4)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(5)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(6)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(7)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(8)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(9)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(10)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(11)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(12)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(13)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(14)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(15)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(16)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(17)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(18)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(19)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(20)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(21)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(22)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(23)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(24)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(25)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(26)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(27)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(28)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(29)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(30)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-382 -attr oid 380 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#2.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux#2.itm} 32 {COMP_LOOP:twiddle_f:mux#2.itm(0)} {COMP_LOOP:twiddle_f:mux#2.itm(1)} {COMP_LOOP:twiddle_f:mux#2.itm(2)} {COMP_LOOP:twiddle_f:mux#2.itm(3)} {COMP_LOOP:twiddle_f:mux#2.itm(4)} {COMP_LOOP:twiddle_f:mux#2.itm(5)} {COMP_LOOP:twiddle_f:mux#2.itm(6)} {COMP_LOOP:twiddle_f:mux#2.itm(7)} {COMP_LOOP:twiddle_f:mux#2.itm(8)} {COMP_LOOP:twiddle_f:mux#2.itm(9)} {COMP_LOOP:twiddle_f:mux#2.itm(10)} {COMP_LOOP:twiddle_f:mux#2.itm(11)} {COMP_LOOP:twiddle_f:mux#2.itm(12)} {COMP_LOOP:twiddle_f:mux#2.itm(13)} {COMP_LOOP:twiddle_f:mux#2.itm(14)} {COMP_LOOP:twiddle_f:mux#2.itm(15)} {COMP_LOOP:twiddle_f:mux#2.itm(16)} {COMP_LOOP:twiddle_f:mux#2.itm(17)} {COMP_LOOP:twiddle_f:mux#2.itm(18)} {COMP_LOOP:twiddle_f:mux#2.itm(19)} {COMP_LOOP:twiddle_f:mux#2.itm(20)} {COMP_LOOP:twiddle_f:mux#2.itm(21)} {COMP_LOOP:twiddle_f:mux#2.itm(22)} {COMP_LOOP:twiddle_f:mux#2.itm(23)} {COMP_LOOP:twiddle_f:mux#2.itm(24)} {COMP_LOOP:twiddle_f:mux#2.itm(25)} {COMP_LOOP:twiddle_f:mux#2.itm(26)} {COMP_LOOP:twiddle_f:mux#2.itm(27)} {COMP_LOOP:twiddle_f:mux#2.itm(28)} {COMP_LOOP:twiddle_f:mux#2.itm(29)} {COMP_LOOP:twiddle_f:mux#2.itm(30)} {COMP_LOOP:twiddle_f:mux#2.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-383 -attr oid 381 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm} 32 {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(1)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(2)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(3)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(4)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(5)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(6)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(7)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(8)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(9)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(10)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(11)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(12)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(13)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(14)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(15)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(16)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(17)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(18)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(19)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(20)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(21)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(22)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(23)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(24)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(25)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(26)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(27)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(28)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(29)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(30)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-384 -attr oid 382 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#3.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux#3.itm} 32 {COMP_LOOP:twiddle_f:mux#3.itm(0)} {COMP_LOOP:twiddle_f:mux#3.itm(1)} {COMP_LOOP:twiddle_f:mux#3.itm(2)} {COMP_LOOP:twiddle_f:mux#3.itm(3)} {COMP_LOOP:twiddle_f:mux#3.itm(4)} {COMP_LOOP:twiddle_f:mux#3.itm(5)} {COMP_LOOP:twiddle_f:mux#3.itm(6)} {COMP_LOOP:twiddle_f:mux#3.itm(7)} {COMP_LOOP:twiddle_f:mux#3.itm(8)} {COMP_LOOP:twiddle_f:mux#3.itm(9)} {COMP_LOOP:twiddle_f:mux#3.itm(10)} {COMP_LOOP:twiddle_f:mux#3.itm(11)} {COMP_LOOP:twiddle_f:mux#3.itm(12)} {COMP_LOOP:twiddle_f:mux#3.itm(13)} {COMP_LOOP:twiddle_f:mux#3.itm(14)} {COMP_LOOP:twiddle_f:mux#3.itm(15)} {COMP_LOOP:twiddle_f:mux#3.itm(16)} {COMP_LOOP:twiddle_f:mux#3.itm(17)} {COMP_LOOP:twiddle_f:mux#3.itm(18)} {COMP_LOOP:twiddle_f:mux#3.itm(19)} {COMP_LOOP:twiddle_f:mux#3.itm(20)} {COMP_LOOP:twiddle_f:mux#3.itm(21)} {COMP_LOOP:twiddle_f:mux#3.itm(22)} {COMP_LOOP:twiddle_f:mux#3.itm(23)} {COMP_LOOP:twiddle_f:mux#3.itm(24)} {COMP_LOOP:twiddle_f:mux#3.itm(25)} {COMP_LOOP:twiddle_f:mux#3.itm(26)} {COMP_LOOP:twiddle_f:mux#3.itm(27)} {COMP_LOOP:twiddle_f:mux#3.itm(28)} {COMP_LOOP:twiddle_f:mux#3.itm(29)} {COMP_LOOP:twiddle_f:mux#3.itm(30)} {COMP_LOOP:twiddle_f:mux#3.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-385 -attr oid 383 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm} 32 {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(1)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(2)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(3)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(4)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(5)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(6)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(7)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(8)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(9)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(10)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(11)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(12)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(13)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(14)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(15)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(16)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(17)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(18)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(19)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(20)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(21)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(22)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(23)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(24)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(25)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(26)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(27)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(28)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(29)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(30)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-386 -attr oid 384 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm} 10 {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(0)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(1)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(2)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(3)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(4)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(5)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(6)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(7)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(8)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-387 -attr oid 385 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm}
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(11)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm} 12 {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(0)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(1)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(2)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(3)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(4)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(5)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(6)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(7)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(8)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(9)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(10)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-388 -attr oid 386 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#3.itm}
load net {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-389 -attr oid 387 -attr vt d
load net {clk} -port {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-390 -attr oid 388 -attr vt d
load net {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-391 -attr oid 389 -attr vt d
load net {rst} -port {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-392 -attr oid 390 -attr vt d
load net {twiddle:rsci.adra_d(0)} -attr vt d
load net {twiddle:rsci.adra_d(1)} -attr vt d
load net {twiddle:rsci.adra_d(2)} -attr vt d
load net {twiddle:rsci.adra_d(3)} -attr vt d
load net {twiddle:rsci.adra_d(4)} -attr vt d
load net {twiddle:rsci.adra_d(5)} -attr vt d
load net {twiddle:rsci.adra_d(6)} -attr vt d
load net {twiddle:rsci.adra_d(7)} -attr vt d
load net {twiddle:rsci.adra_d(8)} -attr vt d
load net {twiddle:rsci.adra_d(9)} -attr vt d
load net {twiddle:rsci.adra_d(10)} -attr vt d
load net {twiddle:rsci.adra_d(11)} -attr vt d
load net {twiddle:rsci.adra_d(12)} -attr vt d
load net {twiddle:rsci.adra_d(13)} -attr vt d
load net {twiddle:rsci.adra_d(14)} -attr vt d
load net {twiddle:rsci.adra_d(15)} -attr vt d
load net {twiddle:rsci.adra_d(16)} -attr vt d
load net {twiddle:rsci.adra_d(17)} -attr vt d
load net {twiddle:rsci.adra_d(18)} -attr vt d
load net {twiddle:rsci.adra_d(19)} -attr vt d
load net {twiddle:rsci.adra_d(20)} -attr vt d
load net {twiddle:rsci.adra_d(21)} -attr vt d
load net {twiddle:rsci.adra_d(22)} -attr vt d
load net {twiddle:rsci.adra_d(23)} -attr vt d
load netBundle {twiddle:rsci.adra_d} 24 {twiddle:rsci.adra_d(0)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(14)} {twiddle:rsci.adra_d(15)} {twiddle:rsci.adra_d(16)} {twiddle:rsci.adra_d(17)} {twiddle:rsci.adra_d(18)} {twiddle:rsci.adra_d(19)} {twiddle:rsci.adra_d(20)} {twiddle:rsci.adra_d(21)} {twiddle:rsci.adra_d(22)} {twiddle:rsci.adra_d(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-393 -attr oid 391 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(0)} -port {twiddle:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(1)} -port {twiddle:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(2)} -port {twiddle:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(3)} -port {twiddle:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(4)} -port {twiddle:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(5)} -port {twiddle:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(6)} -port {twiddle:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(7)} -port {twiddle:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(8)} -port {twiddle:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(9)} -port {twiddle:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(10)} -port {twiddle:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(11)} -port {twiddle:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:not#2.itm} -port {twiddle:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:not#1.itm} -port {twiddle:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(14)} -port {twiddle:rsci.adra_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(15)} -port {twiddle:rsci.adra_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(16)} -port {twiddle:rsci.adra_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(17)} -port {twiddle:rsci.adra_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(18)} -port {twiddle:rsci.adra_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(19)} -port {twiddle:rsci.adra_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(20)} -port {twiddle:rsci.adra_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(21)} -port {twiddle:rsci.adra_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(22)} -port {twiddle:rsci.adra_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.core.pff(23)} -port {twiddle:rsci.adra_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d}
load net {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-394 -attr oid 392 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(0)} -port {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -port {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -port {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -port {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -port {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -port {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -port {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -port {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -port {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -port {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -port {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -port {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -port {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -port {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -port {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -port {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -port {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -port {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -port {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -port {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -port {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -port {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -port {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -port {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -port {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -port {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -port {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -port {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -port {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -port {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -port {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -port {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -port {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -port {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -port {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -port {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -port {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -port {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -port {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -port {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -port {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -port {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -port {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -port {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -port {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -port {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -port {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -port {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -port {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -port {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -port {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -port {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -port {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -port {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -port {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -port {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -port {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -port {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -port {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -port {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -port {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -port {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -port {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -port {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-395 -attr oid 393 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(31)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(32)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(33)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(34)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(35)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(36)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(37)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(38)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(39)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(40)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(41)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(42)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(43)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(44)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(45)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(46)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(47)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(48)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(49)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(50)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(51)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(52)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(53)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(54)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(55)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(56)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(57)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(58)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(59)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(60)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(61)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(62)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d.mxwt} 64 {twiddle:rsci.qa_d.mxwt(0)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(31)} {twiddle:rsci.qa_d.mxwt(32)} {twiddle:rsci.qa_d.mxwt(33)} {twiddle:rsci.qa_d.mxwt(34)} {twiddle:rsci.qa_d.mxwt(35)} {twiddle:rsci.qa_d.mxwt(36)} {twiddle:rsci.qa_d.mxwt(37)} {twiddle:rsci.qa_d.mxwt(38)} {twiddle:rsci.qa_d.mxwt(39)} {twiddle:rsci.qa_d.mxwt(40)} {twiddle:rsci.qa_d.mxwt(41)} {twiddle:rsci.qa_d.mxwt(42)} {twiddle:rsci.qa_d.mxwt(43)} {twiddle:rsci.qa_d.mxwt(44)} {twiddle:rsci.qa_d.mxwt(45)} {twiddle:rsci.qa_d.mxwt(46)} {twiddle:rsci.qa_d.mxwt(47)} {twiddle:rsci.qa_d.mxwt(48)} {twiddle:rsci.qa_d.mxwt(49)} {twiddle:rsci.qa_d.mxwt(50)} {twiddle:rsci.qa_d.mxwt(51)} {twiddle:rsci.qa_d.mxwt(52)} {twiddle:rsci.qa_d.mxwt(53)} {twiddle:rsci.qa_d.mxwt(54)} {twiddle:rsci.qa_d.mxwt(55)} {twiddle:rsci.qa_d.mxwt(56)} {twiddle:rsci.qa_d.mxwt(57)} {twiddle:rsci.qa_d.mxwt(58)} {twiddle:rsci.qa_d.mxwt(59)} {twiddle:rsci.qa_d.mxwt(60)} {twiddle:rsci.qa_d.mxwt(61)} {twiddle:rsci.qa_d.mxwt(62)} {twiddle:rsci.qa_d.mxwt(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-396 -attr oid 394 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(0)} -port {twiddle:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(1)} -port {twiddle:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(2)} -port {twiddle:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(3)} -port {twiddle:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(4)} -port {twiddle:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(5)} -port {twiddle:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(6)} -port {twiddle:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(7)} -port {twiddle:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(8)} -port {twiddle:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(9)} -port {twiddle:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(10)} -port {twiddle:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(11)} -port {twiddle:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(12)} -port {twiddle:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(13)} -port {twiddle:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(14)} -port {twiddle:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(15)} -port {twiddle:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(16)} -port {twiddle:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(17)} -port {twiddle:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(18)} -port {twiddle:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(19)} -port {twiddle:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(20)} -port {twiddle:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(21)} -port {twiddle:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(22)} -port {twiddle:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(23)} -port {twiddle:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(24)} -port {twiddle:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(25)} -port {twiddle:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(26)} -port {twiddle:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(27)} -port {twiddle:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(28)} -port {twiddle:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(29)} -port {twiddle:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(30)} -port {twiddle:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(31)} -port {twiddle:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(0)} -port {twiddle:rsci.qa_d.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(1)} -port {twiddle:rsci.qa_d.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(2)} -port {twiddle:rsci.qa_d.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(3)} -port {twiddle:rsci.qa_d.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(4)} -port {twiddle:rsci.qa_d.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(5)} -port {twiddle:rsci.qa_d.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(6)} -port {twiddle:rsci.qa_d.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(7)} -port {twiddle:rsci.qa_d.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(8)} -port {twiddle:rsci.qa_d.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(9)} -port {twiddle:rsci.qa_d.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(10)} -port {twiddle:rsci.qa_d.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(11)} -port {twiddle:rsci.qa_d.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(12)} -port {twiddle:rsci.qa_d.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(13)} -port {twiddle:rsci.qa_d.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(14)} -port {twiddle:rsci.qa_d.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(15)} -port {twiddle:rsci.qa_d.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(16)} -port {twiddle:rsci.qa_d.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(17)} -port {twiddle:rsci.qa_d.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(18)} -port {twiddle:rsci.qa_d.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(19)} -port {twiddle:rsci.qa_d.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(20)} -port {twiddle:rsci.qa_d.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(21)} -port {twiddle:rsci.qa_d.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(22)} -port {twiddle:rsci.qa_d.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(23)} -port {twiddle:rsci.qa_d.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(24)} -port {twiddle:rsci.qa_d.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(25)} -port {twiddle:rsci.qa_d.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(26)} -port {twiddle:rsci.qa_d.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(27)} -port {twiddle:rsci.qa_d.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(28)} -port {twiddle:rsci.qa_d.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(29)} -port {twiddle:rsci.qa_d.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(30)} -port {twiddle:rsci.qa_d.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_f:mux#2.itm(31)} -port {twiddle:rsci.qa_d.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-397 -attr oid 395 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-398 -attr oid 396 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-399 -attr oid 397 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-400 -attr oid 398 -attr vt d
load net {twiddle:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-401 -attr oid 399 -attr vt d
load net {twiddle:rsci.biwt#1} -port {twiddle:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-402 -attr oid 400 -attr vt d
load net {twiddle:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-403 -attr oid 401 -attr vt d
load net {twiddle:rsci.bdwt#2} -port {twiddle:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-404 -attr oid 402 -attr vt d
load net {twiddle:rsci.adra_d.core.pff(0)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(1)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(2)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(3)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(4)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(5)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(6)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(7)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(8)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(9)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(10)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(11)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(12)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(13)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(14)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(15)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(16)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(17)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(18)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(19)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(20)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(21)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(22)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(23)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core.pff} 24 {twiddle:rsci.adra_d.core.pff(0)} {twiddle:rsci.adra_d.core.pff(1)} {twiddle:rsci.adra_d.core.pff(2)} {twiddle:rsci.adra_d.core.pff(3)} {twiddle:rsci.adra_d.core.pff(4)} {twiddle:rsci.adra_d.core.pff(5)} {twiddle:rsci.adra_d.core.pff(6)} {twiddle:rsci.adra_d.core.pff(7)} {twiddle:rsci.adra_d.core.pff(8)} {twiddle:rsci.adra_d.core.pff(9)} {twiddle:rsci.adra_d.core.pff(10)} {twiddle:rsci.adra_d.core.pff(11)} {twiddle:rsci.adra_d.core.pff(12)} {twiddle:rsci.adra_d.core.pff(13)} {twiddle:rsci.adra_d.core.pff(14)} {twiddle:rsci.adra_d.core.pff(15)} {twiddle:rsci.adra_d.core.pff(16)} {twiddle:rsci.adra_d.core.pff(17)} {twiddle:rsci.adra_d.core.pff(18)} {twiddle:rsci.adra_d.core.pff(19)} {twiddle:rsci.adra_d.core.pff(20)} {twiddle:rsci.adra_d.core.pff(21)} {twiddle:rsci.adra_d.core.pff(22)} {twiddle:rsci.adra_d.core.pff(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-405 -attr oid 403 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core.pff}
load net {twiddle:rsci.adra_d.core.pff(0)} -port {twiddle:rsci.adra_d.core.pff(0)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(1)} -port {twiddle:rsci.adra_d.core.pff(1)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(2)} -port {twiddle:rsci.adra_d.core.pff(2)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(3)} -port {twiddle:rsci.adra_d.core.pff(3)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(4)} -port {twiddle:rsci.adra_d.core.pff(4)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(5)} -port {twiddle:rsci.adra_d.core.pff(5)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(6)} -port {twiddle:rsci.adra_d.core.pff(6)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(7)} -port {twiddle:rsci.adra_d.core.pff(7)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(8)} -port {twiddle:rsci.adra_d.core.pff(8)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(9)} -port {twiddle:rsci.adra_d.core.pff(9)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(10)} -port {twiddle:rsci.adra_d.core.pff(10)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(11)} -port {twiddle:rsci.adra_d.core.pff(11)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(12)} -port {twiddle:rsci.adra_d.core.pff(12)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(13)} -port {twiddle:rsci.adra_d.core.pff(13)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(14)} -port {twiddle:rsci.adra_d.core.pff(14)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(15)} -port {twiddle:rsci.adra_d.core.pff(15)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(16)} -port {twiddle:rsci.adra_d.core.pff(16)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(17)} -port {twiddle:rsci.adra_d.core.pff(17)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(18)} -port {twiddle:rsci.adra_d.core.pff(18)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(19)} -port {twiddle:rsci.adra_d.core.pff(19)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(20)} -port {twiddle:rsci.adra_d.core.pff(20)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(21)} -port {twiddle:rsci.adra_d.core.pff(21)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(22)} -port {twiddle:rsci.adra_d.core.pff(22)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(23)} -port {twiddle:rsci.adra_d.core.pff(23)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core.pff} 24 {twiddle:rsci.adra_d.core.pff(0)} {twiddle:rsci.adra_d.core.pff(1)} {twiddle:rsci.adra_d.core.pff(2)} {twiddle:rsci.adra_d.core.pff(3)} {twiddle:rsci.adra_d.core.pff(4)} {twiddle:rsci.adra_d.core.pff(5)} {twiddle:rsci.adra_d.core.pff(6)} {twiddle:rsci.adra_d.core.pff(7)} {twiddle:rsci.adra_d.core.pff(8)} {twiddle:rsci.adra_d.core.pff(9)} {twiddle:rsci.adra_d.core.pff(10)} {twiddle:rsci.adra_d.core.pff(11)} {twiddle:rsci.adra_d.core.pff(12)} {twiddle:rsci.adra_d.core.pff(13)} {twiddle:rsci.adra_d.core.pff(14)} {twiddle:rsci.adra_d.core.pff(15)} {twiddle:rsci.adra_d.core.pff(16)} {twiddle:rsci.adra_d.core.pff(17)} {twiddle:rsci.adra_d.core.pff(18)} {twiddle:rsci.adra_d.core.pff(19)} {twiddle:rsci.adra_d.core.pff(20)} {twiddle:rsci.adra_d.core.pff(21)} {twiddle:rsci.adra_d.core.pff(22)} {twiddle:rsci.adra_d.core.pff(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-406 -attr oid 404 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core.pff}
load net {twiddle:rsci.adra_d.core.sct.pff(0)} -attr vt d
load net {twiddle:rsci.adra_d.core.sct.pff(1)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core.sct.pff} 2 {twiddle:rsci.adra_d.core.sct.pff(0)} {twiddle:rsci.adra_d.core.sct.pff(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-407 -attr oid 405 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core.sct.pff}
load net {twiddle:rsci.adra_d.core.sct.pff(0)} -port {twiddle:rsci.adra_d.core.sct.pff(0)} -attr vt d
load net {twiddle:rsci.adra_d.core.sct.pff(1)} -port {twiddle:rsci.adra_d.core.sct.pff(1)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core.sct.pff} 2 {twiddle:rsci.adra_d.core.sct.pff(0)} {twiddle:rsci.adra_d.core.sct.pff(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-408 -attr oid 406 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core.sct.pff}
load inst "COMP_LOOP:twiddle_f:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-409 -attr oid 407 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:twiddle_f:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.biwt} -pin  "COMP_LOOP:twiddle_f:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1.itm}
load inst "COMP_LOOP:twiddle_f:nor" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-410 -attr oid 408 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1.itm}
load net {twiddle:rsci.bdwt} -pin  "COMP_LOOP:twiddle_f:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "COMP_LOOP:twiddle_f:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor.itm}
load inst "reg(twiddle:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-411 -attr oid 409 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "reg(twiddle:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor.itm}
load net {GND} -pin  "reg(twiddle:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(twiddle:rsci.bcwt)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-412 -attr oid 410 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/rst}
load net {twiddle:rsci.bcwt} -pin  "reg(twiddle:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load inst "COMP_LOOP:twiddle_f:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-413 -attr oid 411 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {twiddle:rsci.bcwt#1} -pin  "COMP_LOOP:twiddle_f:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt#1}
load net {twiddle:rsci.biwt#1} -pin  "COMP_LOOP:twiddle_f:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt#1}
load net {COMP_LOOP:twiddle_f:nor#3.itm} -pin  "COMP_LOOP:twiddle_f:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#3.itm}
load inst "COMP_LOOP:twiddle_f:nor#2" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-414 -attr oid 412 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {COMP_LOOP:twiddle_f:nor#3.itm} -pin  "COMP_LOOP:twiddle_f:nor#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#3.itm}
load net {twiddle:rsci.bdwt#2} -pin  "COMP_LOOP:twiddle_f:nor#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt#2}
load net {COMP_LOOP:twiddle_f:nor#2.itm} -pin  "COMP_LOOP:twiddle_f:nor#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#2.itm}
load inst "reg(twiddle:rsci.bcwt#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-415 -attr oid 413 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:twiddle_f:nor#2.itm} -pin  "reg(twiddle:rsci.bcwt#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#2.itm}
load net {GND} -pin  "reg(twiddle:rsci.bcwt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(twiddle:rsci.bcwt#1)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-416 -attr oid 414 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle:rsci.bcwt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/rst}
load net {twiddle:rsci.bcwt#1} -pin  "reg(twiddle:rsci.bcwt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt#1}
load inst "reg(twiddle:rsci.qa_d.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-417 -attr oid 415 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle:rsci.qa_d(32)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(33)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(34)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(35)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(36)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(37)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(38)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(39)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(40)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(41)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(42)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(43)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(44)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(45)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(46)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(47)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(48)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(49)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(50)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(51)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(52)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(53)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(54)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(55)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(56)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(57)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(58)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(59)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(60)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(61)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(62)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {twiddle:rsci.qa_d(63)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm}
load net {clk} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-418 -attr oid 416 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load net {twiddle:rsci.biwt#1} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt#1}
load net {twiddle:rsci.qa_d.bfwt(63:32)(0)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(1)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(2)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(3)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(4)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(5)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(6)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(7)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(8)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(9)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(10)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(11)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(12)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(13)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(14)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(15)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(16)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(17)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(18)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(19)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(20)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(21)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(22)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(23)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(24)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(25)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(26)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(27)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(28)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(29)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(30)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(31)} -pin  "reg(twiddle:rsci.qa_d.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load inst "reg(twiddle:rsci.qa_d.bfwt)#1" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-419 -attr oid 417 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)#1} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle:rsci.qa_d(0)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(1)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(2)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(3)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(4)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(5)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(6)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(7)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(8)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(9)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(10)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(11)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(12)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(13)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(14)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(15)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(16)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(17)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(18)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(19)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(20)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(21)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(22)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(23)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(24)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(25)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(26)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(27)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(28)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(29)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(30)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {twiddle:rsci.qa_d(31)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm}
load net {clk} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-420 -attr oid 418 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load net {twiddle:rsci.biwt} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {twiddle:rsci.qa_d.bfwt(31:0)(0)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(1)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(2)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(3)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(4)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(5)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(6)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(7)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(8)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(9)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(10)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(11)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(12)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(13)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(14)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(15)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(16)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(17)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(18)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(19)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(20)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(21)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(22)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(23)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(24)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(25)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(26)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(27)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(28)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(29)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(30)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(31)} -pin  "reg(twiddle:rsci.qa_d.bfwt)#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load inst "COMP_LOOP:twiddle_f:mux#2" "mux(2,32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-421 -attr oid 419 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {twiddle:rsci.qa_d(32)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(33)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(34)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(35)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(36)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(37)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(38)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(39)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(40)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(41)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(42)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(43)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(44)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(45)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(46)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(47)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(48)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(49)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(50)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(51)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(52)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(53)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(54)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(55)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(56)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(57)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(58)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(59)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(60)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(61)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(62)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d(63)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32)#1.itm}
load net {twiddle:rsci.qa_d.bfwt(63:32)(0)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(1)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(2)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(3)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(4)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(5)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(6)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(7)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(8)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(9)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(10)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(11)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(12)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(13)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(14)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(15)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(16)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(17)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(18)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(19)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(20)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(21)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(22)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(23)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(24)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(25)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(26)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(27)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(28)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(29)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(30)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.qa_d.bfwt(63:32)(31)} -pin  "COMP_LOOP:twiddle_f:mux#2" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(63:32)}
load net {twiddle:rsci.bcwt#1} -pin  "COMP_LOOP:twiddle_f:mux#2" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt#1}
load net {COMP_LOOP:twiddle_f:mux#2.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(8)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(9)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(10)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(11)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(12)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(13)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(14)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(15)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(16)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(17)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(18)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(19)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(20)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(21)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(22)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(23)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(24)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(25)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(26)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(27)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(28)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(29)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(30)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:mux#2.itm(31)} -pin  "COMP_LOOP:twiddle_f:mux#2" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#2.itm}
load inst "COMP_LOOP:twiddle_f:mux#3" "mux(2,32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-422 -attr oid 420 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {twiddle:rsci.qa_d(0)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(1)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(2)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(3)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(4)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(5)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(6)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(7)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(8)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(9)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(10)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(11)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(12)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(13)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(14)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(15)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(16)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(17)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(18)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(19)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(20)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(21)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(22)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(23)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(24)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(25)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(26)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(27)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(28)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(29)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(30)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d(31)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.bfwt(31:0)(0)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(5)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(6)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(7)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(8)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(9)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(10)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(11)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(12)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(13)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(14)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(15)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(16)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(17)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(18)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(19)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(20)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(21)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(22)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(23)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(24)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(25)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(26)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(27)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(28)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(29)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(30)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.qa_d.bfwt(31:0)(31)} -pin  "COMP_LOOP:twiddle_f:mux#3" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qa_d.bfwt(31:0)}
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:twiddle_f:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {COMP_LOOP:twiddle_f:mux#3.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(8)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(9)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(10)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(11)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(12)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(13)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(14)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(15)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(16)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(17)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(18)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(19)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(20)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(21)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(22)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(23)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(24)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(25)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(26)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(27)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(28)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(29)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(30)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:mux#3.itm(31)} -pin  "COMP_LOOP:twiddle_f:mux#3" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#3.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:not#1" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-423 -attr oid 421 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {twiddle:rsci.adra_d.core.sct.pff(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core.sct)(1)#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:not#1.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:not#1.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:not#2" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-424 -attr oid 422 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {twiddle:rsci.adra_d.core.sct.pff(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core.sct)(1)#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:not#2.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:not#2.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-425 -attr oid 423 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-426 -attr oid 424 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/rst}
load portBus twiddle:rsci.adra_d(23:0) output 24 {twiddle:rsci.adra_d(23)} {twiddle:rsci.adra_d(22)} {twiddle:rsci.adra_d(21)} {twiddle:rsci.adra_d(20)} {twiddle:rsci.adra_d(19)} {twiddle:rsci.adra_d(18)} {twiddle:rsci.adra_d(17)} {twiddle:rsci.adra_d(16)} {twiddle:rsci.adra_d(15)} {twiddle:rsci.adra_d(14)} {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-427 -attr oid 425 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-428 -attr oid 426 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-429 -attr oid 427 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-430 -attr oid 428 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-431 -attr oid 429 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-432 -attr oid 430 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt}
load port {twiddle:rsci.oswt#1} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-433 -attr oid 431 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt#1}
load portBus twiddle:rsci.qa_d.mxwt(63:0) output 64 {twiddle:rsci.qa_d.mxwt(63)} {twiddle:rsci.qa_d.mxwt(62)} {twiddle:rsci.qa_d.mxwt(61)} {twiddle:rsci.qa_d.mxwt(60)} {twiddle:rsci.qa_d.mxwt(59)} {twiddle:rsci.qa_d.mxwt(58)} {twiddle:rsci.qa_d.mxwt(57)} {twiddle:rsci.qa_d.mxwt(56)} {twiddle:rsci.qa_d.mxwt(55)} {twiddle:rsci.qa_d.mxwt(54)} {twiddle:rsci.qa_d.mxwt(53)} {twiddle:rsci.qa_d.mxwt(52)} {twiddle:rsci.qa_d.mxwt(51)} {twiddle:rsci.qa_d.mxwt(50)} {twiddle:rsci.qa_d.mxwt(49)} {twiddle:rsci.qa_d.mxwt(48)} {twiddle:rsci.qa_d.mxwt(47)} {twiddle:rsci.qa_d.mxwt(46)} {twiddle:rsci.qa_d.mxwt(45)} {twiddle:rsci.qa_d.mxwt(44)} {twiddle:rsci.qa_d.mxwt(43)} {twiddle:rsci.qa_d.mxwt(42)} {twiddle:rsci.qa_d.mxwt(41)} {twiddle:rsci.qa_d.mxwt(40)} {twiddle:rsci.qa_d.mxwt(39)} {twiddle:rsci.qa_d.mxwt(38)} {twiddle:rsci.qa_d.mxwt(37)} {twiddle:rsci.qa_d.mxwt(36)} {twiddle:rsci.qa_d.mxwt(35)} {twiddle:rsci.qa_d.mxwt(34)} {twiddle:rsci.qa_d.mxwt(33)} {twiddle:rsci.qa_d.mxwt(32)} {twiddle:rsci.qa_d.mxwt(31)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-434 -attr oid 432 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-435 -attr oid 433 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load portBus twiddle:rsci.adra_d.core.pff(23:0) input 24 {twiddle:rsci.adra_d.core.pff(23)} {twiddle:rsci.adra_d.core.pff(22)} {twiddle:rsci.adra_d.core.pff(21)} {twiddle:rsci.adra_d.core.pff(20)} {twiddle:rsci.adra_d.core.pff(19)} {twiddle:rsci.adra_d.core.pff(18)} {twiddle:rsci.adra_d.core.pff(17)} {twiddle:rsci.adra_d.core.pff(16)} {twiddle:rsci.adra_d.core.pff(15)} {twiddle:rsci.adra_d.core.pff(14)} {twiddle:rsci.adra_d.core.pff(13)} {twiddle:rsci.adra_d.core.pff(12)} {twiddle:rsci.adra_d.core.pff(11)} {twiddle:rsci.adra_d.core.pff(10)} {twiddle:rsci.adra_d.core.pff(9)} {twiddle:rsci.adra_d.core.pff(8)} {twiddle:rsci.adra_d.core.pff(7)} {twiddle:rsci.adra_d.core.pff(6)} {twiddle:rsci.adra_d.core.pff(5)} {twiddle:rsci.adra_d.core.pff(4)} {twiddle:rsci.adra_d.core.pff(3)} {twiddle:rsci.adra_d.core.pff(2)} {twiddle:rsci.adra_d.core.pff(1)} {twiddle:rsci.adra_d.core.pff(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-436 -attr oid 434 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.pff}
load portBus twiddle:rsci.adra_d.core.psct.pff(1:0) input 2 {twiddle:rsci.adra_d.core.psct.pff(1)} {twiddle:rsci.adra_d.core.psct.pff(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-437 -attr oid 435 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.psct.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-438 -attr oid 436 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten.pff}
load port {twiddle:rsci.oswt#1.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-439 -attr oid 437 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt#1.pff}
load port {twiddle:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-440 -attr oid 438 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt.pff}
load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle:rsci.oswt} input \
     port {twiddle:rsci.oswt#1} input \
     portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     port {twiddle:rsci.biwt} output \
     port {twiddle:rsci.bdwt} output \
     port {twiddle:rsci.biwt#1} output \
     port {twiddle:rsci.bdwt#2} output \
     portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} \
     portBus twiddle:rsci.adra_d.core.sct.pff(1:0) output 2 {twiddle:rsci.adra_d.core.sct.pff(1)} {twiddle:rsci.adra_d.core.sct.pff(0)} \
     portBus twiddle:rsci.adra_d.core.psct.pff(1:0) input 2 {twiddle:rsci.adra_d.core.psct.pff(1)} {twiddle:rsci.adra_d.core.psct.pff(0)} \
     port {core.wten.pff} input \
     port {twiddle:rsci.oswt#1.pff} input \
     port {twiddle:rsci.oswt.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle:rsci.adra_d(23:0) output 24 {twiddle:rsci.adra_d(23)} {twiddle:rsci.adra_d(22)} {twiddle:rsci.adra_d(21)} {twiddle:rsci.adra_d(20)} {twiddle:rsci.adra_d(19)} {twiddle:rsci.adra_d(18)} {twiddle:rsci.adra_d(17)} {twiddle:rsci.adra_d(16)} {twiddle:rsci.adra_d(15)} {twiddle:rsci.adra_d(14)} {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} \
     portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} \
     portBus twiddle:rsci.qa_d.mxwt(63:0) output 64 {twiddle:rsci.qa_d.mxwt(63)} {twiddle:rsci.qa_d.mxwt(62)} {twiddle:rsci.qa_d.mxwt(61)} {twiddle:rsci.qa_d.mxwt(60)} {twiddle:rsci.qa_d.mxwt(59)} {twiddle:rsci.qa_d.mxwt(58)} {twiddle:rsci.qa_d.mxwt(57)} {twiddle:rsci.qa_d.mxwt(56)} {twiddle:rsci.qa_d.mxwt(55)} {twiddle:rsci.qa_d.mxwt(54)} {twiddle:rsci.qa_d.mxwt(53)} {twiddle:rsci.qa_d.mxwt(52)} {twiddle:rsci.qa_d.mxwt(51)} {twiddle:rsci.qa_d.mxwt(50)} {twiddle:rsci.qa_d.mxwt(49)} {twiddle:rsci.qa_d.mxwt(48)} {twiddle:rsci.qa_d.mxwt(47)} {twiddle:rsci.qa_d.mxwt(46)} {twiddle:rsci.qa_d.mxwt(45)} {twiddle:rsci.qa_d.mxwt(44)} {twiddle:rsci.qa_d.mxwt(43)} {twiddle:rsci.qa_d.mxwt(42)} {twiddle:rsci.qa_d.mxwt(41)} {twiddle:rsci.qa_d.mxwt(40)} {twiddle:rsci.qa_d.mxwt(39)} {twiddle:rsci.qa_d.mxwt(38)} {twiddle:rsci.qa_d.mxwt(37)} {twiddle:rsci.qa_d.mxwt(36)} {twiddle:rsci.qa_d.mxwt(35)} {twiddle:rsci.qa_d.mxwt(34)} {twiddle:rsci.qa_d.mxwt(33)} {twiddle:rsci.qa_d.mxwt(32)} {twiddle:rsci.qa_d.mxwt(31)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(0)} \
     port {twiddle:rsci.biwt} input \
     port {twiddle:rsci.bdwt} input \
     port {twiddle:rsci.biwt#1} input \
     port {twiddle:rsci.bdwt#2} input \
     portBus twiddle:rsci.adra_d.core.pff(23:0) input 24 {twiddle:rsci.adra_d.core.pff(23)} {twiddle:rsci.adra_d.core.pff(22)} {twiddle:rsci.adra_d.core.pff(21)} {twiddle:rsci.adra_d.core.pff(20)} {twiddle:rsci.adra_d.core.pff(19)} {twiddle:rsci.adra_d.core.pff(18)} {twiddle:rsci.adra_d.core.pff(17)} {twiddle:rsci.adra_d.core.pff(16)} {twiddle:rsci.adra_d.core.pff(15)} {twiddle:rsci.adra_d.core.pff(14)} {twiddle:rsci.adra_d.core.pff(13)} {twiddle:rsci.adra_d.core.pff(12)} {twiddle:rsci.adra_d.core.pff(11)} {twiddle:rsci.adra_d.core.pff(10)} {twiddle:rsci.adra_d.core.pff(9)} {twiddle:rsci.adra_d.core.pff(8)} {twiddle:rsci.adra_d.core.pff(7)} {twiddle:rsci.adra_d.core.pff(6)} {twiddle:rsci.adra_d.core.pff(5)} {twiddle:rsci.adra_d.core.pff(4)} {twiddle:rsci.adra_d.core.pff(3)} {twiddle:rsci.adra_d.core.pff(2)} {twiddle:rsci.adra_d.core.pff(1)} {twiddle:rsci.adra_d.core.pff(0)} \
     portBus twiddle:rsci.adra_d.core.sct.pff(1:0) input 2 {twiddle:rsci.adra_d.core.sct.pff(1)} {twiddle:rsci.adra_d.core.sct.pff(0)} \

load net {twiddle:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-441 -attr oid 439 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-442 -attr oid 440 -attr vt d
load net {twiddle:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-443 -attr oid 441 -attr vt d
load net {twiddle:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-444 -attr oid 442 -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-445 -attr oid 443 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.adra_d.reg(0)} -attr vt d
load net {twiddle:rsci.adra_d.reg(1)} -attr vt d
load net {twiddle:rsci.adra_d.reg(2)} -attr vt d
load net {twiddle:rsci.adra_d.reg(3)} -attr vt d
load net {twiddle:rsci.adra_d.reg(4)} -attr vt d
load net {twiddle:rsci.adra_d.reg(5)} -attr vt d
load net {twiddle:rsci.adra_d.reg(6)} -attr vt d
load net {twiddle:rsci.adra_d.reg(7)} -attr vt d
load net {twiddle:rsci.adra_d.reg(8)} -attr vt d
load net {twiddle:rsci.adra_d.reg(9)} -attr vt d
load net {twiddle:rsci.adra_d.reg(10)} -attr vt d
load net {twiddle:rsci.adra_d.reg(11)} -attr vt d
load net {twiddle:rsci.adra_d.reg(12)} -attr vt d
load net {twiddle:rsci.adra_d.reg(13)} -attr vt d
load net {twiddle:rsci.adra_d.reg(14)} -attr vt d
load net {twiddle:rsci.adra_d.reg(15)} -attr vt d
load net {twiddle:rsci.adra_d.reg(16)} -attr vt d
load net {twiddle:rsci.adra_d.reg(17)} -attr vt d
load net {twiddle:rsci.adra_d.reg(18)} -attr vt d
load net {twiddle:rsci.adra_d.reg(19)} -attr vt d
load net {twiddle:rsci.adra_d.reg(20)} -attr vt d
load net {twiddle:rsci.adra_d.reg(21)} -attr vt d
load net {twiddle:rsci.adra_d.reg(22)} -attr vt d
load net {twiddle:rsci.adra_d.reg(23)} -attr vt d
load netBundle {twiddle:rsci.adra_d.reg} 24 {twiddle:rsci.adra_d.reg(0)} {twiddle:rsci.adra_d.reg(1)} {twiddle:rsci.adra_d.reg(2)} {twiddle:rsci.adra_d.reg(3)} {twiddle:rsci.adra_d.reg(4)} {twiddle:rsci.adra_d.reg(5)} {twiddle:rsci.adra_d.reg(6)} {twiddle:rsci.adra_d.reg(7)} {twiddle:rsci.adra_d.reg(8)} {twiddle:rsci.adra_d.reg(9)} {twiddle:rsci.adra_d.reg(10)} {twiddle:rsci.adra_d.reg(11)} {twiddle:rsci.adra_d.reg(12)} {twiddle:rsci.adra_d.reg(13)} {twiddle:rsci.adra_d.reg(14)} {twiddle:rsci.adra_d.reg(15)} {twiddle:rsci.adra_d.reg(16)} {twiddle:rsci.adra_d.reg(17)} {twiddle:rsci.adra_d.reg(18)} {twiddle:rsci.adra_d.reg(19)} {twiddle:rsci.adra_d.reg(20)} {twiddle:rsci.adra_d.reg(21)} {twiddle:rsci.adra_d.reg(22)} {twiddle:rsci.adra_d.reg(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-446 -attr oid 444 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.core.sct.iff(0)} -attr vt d
load net {twiddle:rsci.adra_d.core.sct.iff(1)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core.sct.iff} 2 {twiddle:rsci.adra_d.core.sct.iff(0)} {twiddle:rsci.adra_d.core.sct.iff(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-447 -attr oid 445 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.sct.iff}
load net {COMP_LOOP:twiddle_f:conc#3.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#3.itm(23)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#3.itm} 24 {COMP_LOOP:twiddle_f:conc#3.itm(0)} {COMP_LOOP:twiddle_f:conc#3.itm(1)} {COMP_LOOP:twiddle_f:conc#3.itm(2)} {COMP_LOOP:twiddle_f:conc#3.itm(3)} {COMP_LOOP:twiddle_f:conc#3.itm(4)} {COMP_LOOP:twiddle_f:conc#3.itm(5)} {COMP_LOOP:twiddle_f:conc#3.itm(6)} {COMP_LOOP:twiddle_f:conc#3.itm(7)} {COMP_LOOP:twiddle_f:conc#3.itm(8)} {COMP_LOOP:twiddle_f:conc#3.itm(9)} {COMP_LOOP:twiddle_f:conc#3.itm(10)} {COMP_LOOP:twiddle_f:conc#3.itm(11)} {COMP_LOOP:twiddle_f:conc#3.itm(12)} {COMP_LOOP:twiddle_f:conc#3.itm(13)} {COMP_LOOP:twiddle_f:conc#3.itm(14)} {COMP_LOOP:twiddle_f:conc#3.itm(15)} {COMP_LOOP:twiddle_f:conc#3.itm(16)} {COMP_LOOP:twiddle_f:conc#3.itm(17)} {COMP_LOOP:twiddle_f:conc#3.itm(18)} {COMP_LOOP:twiddle_f:conc#3.itm(19)} {COMP_LOOP:twiddle_f:conc#3.itm(20)} {COMP_LOOP:twiddle_f:conc#3.itm(21)} {COMP_LOOP:twiddle_f:conc#3.itm(22)} {COMP_LOOP:twiddle_f:conc#3.itm(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-448 -attr oid 446 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm} 10 {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(1)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(2)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(3)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(4)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(5)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(6)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(7)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(8)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-449 -attr oid 447 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm}
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(11)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm} 12 {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(1)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(2)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(3)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(4)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(5)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(6)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(7)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(8)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(9)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(10)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-450 -attr oid 448 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm}
load net {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-451 -attr oid 449 -attr vt d
load net {clk} -port {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-452 -attr oid 450 -attr vt d
load net {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-453 -attr oid 451 -attr vt d
load net {rst} -port {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-454 -attr oid 452 -attr vt d
load net {twiddle:rsci.adra_d(0)} -attr vt d
load net {twiddle:rsci.adra_d(1)} -attr vt d
load net {twiddle:rsci.adra_d(2)} -attr vt d
load net {twiddle:rsci.adra_d(3)} -attr vt d
load net {twiddle:rsci.adra_d(4)} -attr vt d
load net {twiddle:rsci.adra_d(5)} -attr vt d
load net {twiddle:rsci.adra_d(6)} -attr vt d
load net {twiddle:rsci.adra_d(7)} -attr vt d
load net {twiddle:rsci.adra_d(8)} -attr vt d
load net {twiddle:rsci.adra_d(9)} -attr vt d
load net {twiddle:rsci.adra_d(10)} -attr vt d
load net {twiddle:rsci.adra_d(11)} -attr vt d
load net {twiddle:rsci.adra_d(12)} -attr vt d
load net {twiddle:rsci.adra_d(13)} -attr vt d
load net {twiddle:rsci.adra_d(14)} -attr vt d
load net {twiddle:rsci.adra_d(15)} -attr vt d
load net {twiddle:rsci.adra_d(16)} -attr vt d
load net {twiddle:rsci.adra_d(17)} -attr vt d
load net {twiddle:rsci.adra_d(18)} -attr vt d
load net {twiddle:rsci.adra_d(19)} -attr vt d
load net {twiddle:rsci.adra_d(20)} -attr vt d
load net {twiddle:rsci.adra_d(21)} -attr vt d
load net {twiddle:rsci.adra_d(22)} -attr vt d
load net {twiddle:rsci.adra_d(23)} -attr vt d
load netBundle {twiddle:rsci.adra_d} 24 {twiddle:rsci.adra_d(0)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(14)} {twiddle:rsci.adra_d(15)} {twiddle:rsci.adra_d(16)} {twiddle:rsci.adra_d(17)} {twiddle:rsci.adra_d(18)} {twiddle:rsci.adra_d(19)} {twiddle:rsci.adra_d(20)} {twiddle:rsci.adra_d(21)} {twiddle:rsci.adra_d(22)} {twiddle:rsci.adra_d(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-455 -attr oid 453 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(0)} -port {twiddle:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(1)} -port {twiddle:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(2)} -port {twiddle:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(3)} -port {twiddle:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(4)} -port {twiddle:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(5)} -port {twiddle:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(6)} -port {twiddle:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(7)} -port {twiddle:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(8)} -port {twiddle:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(9)} -port {twiddle:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(10)} -port {twiddle:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(11)} -port {twiddle:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(12)} -port {twiddle:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(13)} -port {twiddle:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(14)} -port {twiddle:rsci.adra_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(15)} -port {twiddle:rsci.adra_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(16)} -port {twiddle:rsci.adra_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(17)} -port {twiddle:rsci.adra_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(18)} -port {twiddle:rsci.adra_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(19)} -port {twiddle:rsci.adra_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(20)} -port {twiddle:rsci.adra_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(21)} -port {twiddle:rsci.adra_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(22)} -port {twiddle:rsci.adra_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(23)} -port {twiddle:rsci.adra_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d}
load net {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-456 -attr oid 454 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(0)} -port {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -port {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -port {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -port {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -port {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -port {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -port {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -port {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -port {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -port {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -port {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -port {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -port {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -port {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -port {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -port {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -port {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -port {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -port {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -port {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -port {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -port {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -port {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -port {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -port {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -port {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -port {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -port {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -port {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -port {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -port {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -port {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -port {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -port {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -port {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -port {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -port {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -port {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -port {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -port {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -port {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -port {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -port {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -port {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -port {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -port {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -port {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -port {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -port {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -port {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -port {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -port {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -port {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -port {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -port {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -port {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -port {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -port {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -port {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -port {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -port {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -port {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -port {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -port {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-457 -attr oid 455 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-458 -attr oid 456 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-459 -attr oid 457 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-460 -attr oid 458 -attr vt d
load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-461 -attr oid 459 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-462 -attr oid 460 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-463 -attr oid 461 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-464 -attr oid 462 -attr vt d
load net {twiddle:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-465 -attr oid 463 -attr vt d
load net {twiddle:rsci.oswt#1} -port {twiddle:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-466 -attr oid 464 -attr vt d
load net {twiddle:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(31)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(32)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(33)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(34)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(35)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(36)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(37)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(38)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(39)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(40)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(41)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(42)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(43)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(44)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(45)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(46)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(47)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(48)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(49)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(50)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(51)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(52)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(53)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(54)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(55)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(56)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(57)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(58)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(59)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(60)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(61)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(62)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d.mxwt} 64 {twiddle:rsci.qa_d.mxwt(0)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(31)} {twiddle:rsci.qa_d.mxwt(32)} {twiddle:rsci.qa_d.mxwt(33)} {twiddle:rsci.qa_d.mxwt(34)} {twiddle:rsci.qa_d.mxwt(35)} {twiddle:rsci.qa_d.mxwt(36)} {twiddle:rsci.qa_d.mxwt(37)} {twiddle:rsci.qa_d.mxwt(38)} {twiddle:rsci.qa_d.mxwt(39)} {twiddle:rsci.qa_d.mxwt(40)} {twiddle:rsci.qa_d.mxwt(41)} {twiddle:rsci.qa_d.mxwt(42)} {twiddle:rsci.qa_d.mxwt(43)} {twiddle:rsci.qa_d.mxwt(44)} {twiddle:rsci.qa_d.mxwt(45)} {twiddle:rsci.qa_d.mxwt(46)} {twiddle:rsci.qa_d.mxwt(47)} {twiddle:rsci.qa_d.mxwt(48)} {twiddle:rsci.qa_d.mxwt(49)} {twiddle:rsci.qa_d.mxwt(50)} {twiddle:rsci.qa_d.mxwt(51)} {twiddle:rsci.qa_d.mxwt(52)} {twiddle:rsci.qa_d.mxwt(53)} {twiddle:rsci.qa_d.mxwt(54)} {twiddle:rsci.qa_d.mxwt(55)} {twiddle:rsci.qa_d.mxwt(56)} {twiddle:rsci.qa_d.mxwt(57)} {twiddle:rsci.qa_d.mxwt(58)} {twiddle:rsci.qa_d.mxwt(59)} {twiddle:rsci.qa_d.mxwt(60)} {twiddle:rsci.qa_d.mxwt(61)} {twiddle:rsci.qa_d.mxwt(62)} {twiddle:rsci.qa_d.mxwt(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-467 -attr oid 465 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(0)} -port {twiddle:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(1)} -port {twiddle:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(2)} -port {twiddle:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(3)} -port {twiddle:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(4)} -port {twiddle:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(5)} -port {twiddle:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(6)} -port {twiddle:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(7)} -port {twiddle:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(8)} -port {twiddle:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(9)} -port {twiddle:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(10)} -port {twiddle:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(11)} -port {twiddle:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(12)} -port {twiddle:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(13)} -port {twiddle:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(14)} -port {twiddle:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(15)} -port {twiddle:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(16)} -port {twiddle:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(17)} -port {twiddle:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(18)} -port {twiddle:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(19)} -port {twiddle:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(20)} -port {twiddle:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(21)} -port {twiddle:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(22)} -port {twiddle:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(23)} -port {twiddle:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(24)} -port {twiddle:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(25)} -port {twiddle:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(26)} -port {twiddle:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(27)} -port {twiddle:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(28)} -port {twiddle:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(29)} -port {twiddle:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(30)} -port {twiddle:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(31)} -port {twiddle:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(32)} -port {twiddle:rsci.qa_d.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(33)} -port {twiddle:rsci.qa_d.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(34)} -port {twiddle:rsci.qa_d.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(35)} -port {twiddle:rsci.qa_d.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(36)} -port {twiddle:rsci.qa_d.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(37)} -port {twiddle:rsci.qa_d.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(38)} -port {twiddle:rsci.qa_d.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(39)} -port {twiddle:rsci.qa_d.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(40)} -port {twiddle:rsci.qa_d.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(41)} -port {twiddle:rsci.qa_d.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(42)} -port {twiddle:rsci.qa_d.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(43)} -port {twiddle:rsci.qa_d.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(44)} -port {twiddle:rsci.qa_d.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(45)} -port {twiddle:rsci.qa_d.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(46)} -port {twiddle:rsci.qa_d.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(47)} -port {twiddle:rsci.qa_d.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(48)} -port {twiddle:rsci.qa_d.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(49)} -port {twiddle:rsci.qa_d.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(50)} -port {twiddle:rsci.qa_d.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(51)} -port {twiddle:rsci.qa_d.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(52)} -port {twiddle:rsci.qa_d.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(53)} -port {twiddle:rsci.qa_d.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(54)} -port {twiddle:rsci.qa_d.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(55)} -port {twiddle:rsci.qa_d.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(56)} -port {twiddle:rsci.qa_d.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(57)} -port {twiddle:rsci.qa_d.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(58)} -port {twiddle:rsci.qa_d.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(59)} -port {twiddle:rsci.qa_d.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(60)} -port {twiddle:rsci.qa_d.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(61)} -port {twiddle:rsci.qa_d.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(62)} -port {twiddle:rsci.qa_d.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(63)} -port {twiddle:rsci.qa_d.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-468 -attr oid 466 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-469 -attr oid 467 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle:rsci.adra_d.core.pff(0)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(1)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(2)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(3)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(4)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(5)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(6)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(7)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(8)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(9)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(10)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(11)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(12)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(13)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(14)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(15)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(16)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(17)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(18)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(19)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(20)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(21)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(22)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(23)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core.pff} 24 {twiddle:rsci.adra_d.core.pff(0)} {twiddle:rsci.adra_d.core.pff(1)} {twiddle:rsci.adra_d.core.pff(2)} {twiddle:rsci.adra_d.core.pff(3)} {twiddle:rsci.adra_d.core.pff(4)} {twiddle:rsci.adra_d.core.pff(5)} {twiddle:rsci.adra_d.core.pff(6)} {twiddle:rsci.adra_d.core.pff(7)} {twiddle:rsci.adra_d.core.pff(8)} {twiddle:rsci.adra_d.core.pff(9)} {twiddle:rsci.adra_d.core.pff(10)} {twiddle:rsci.adra_d.core.pff(11)} {twiddle:rsci.adra_d.core.pff(12)} {twiddle:rsci.adra_d.core.pff(13)} {twiddle:rsci.adra_d.core.pff(14)} {twiddle:rsci.adra_d.core.pff(15)} {twiddle:rsci.adra_d.core.pff(16)} {twiddle:rsci.adra_d.core.pff(17)} {twiddle:rsci.adra_d.core.pff(18)} {twiddle:rsci.adra_d.core.pff(19)} {twiddle:rsci.adra_d.core.pff(20)} {twiddle:rsci.adra_d.core.pff(21)} {twiddle:rsci.adra_d.core.pff(22)} {twiddle:rsci.adra_d.core.pff(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-470 -attr oid 468 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.pff}
load net {twiddle:rsci.adra_d.core.pff(0)} -port {twiddle:rsci.adra_d.core.pff(0)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(1)} -port {twiddle:rsci.adra_d.core.pff(1)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(2)} -port {twiddle:rsci.adra_d.core.pff(2)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(3)} -port {twiddle:rsci.adra_d.core.pff(3)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(4)} -port {twiddle:rsci.adra_d.core.pff(4)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(5)} -port {twiddle:rsci.adra_d.core.pff(5)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(6)} -port {twiddle:rsci.adra_d.core.pff(6)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(7)} -port {twiddle:rsci.adra_d.core.pff(7)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(8)} -port {twiddle:rsci.adra_d.core.pff(8)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(9)} -port {twiddle:rsci.adra_d.core.pff(9)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(10)} -port {twiddle:rsci.adra_d.core.pff(10)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(11)} -port {twiddle:rsci.adra_d.core.pff(11)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(12)} -port {twiddle:rsci.adra_d.core.pff(12)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(13)} -port {twiddle:rsci.adra_d.core.pff(13)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(14)} -port {twiddle:rsci.adra_d.core.pff(14)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(15)} -port {twiddle:rsci.adra_d.core.pff(15)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(16)} -port {twiddle:rsci.adra_d.core.pff(16)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(17)} -port {twiddle:rsci.adra_d.core.pff(17)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(18)} -port {twiddle:rsci.adra_d.core.pff(18)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(19)} -port {twiddle:rsci.adra_d.core.pff(19)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(20)} -port {twiddle:rsci.adra_d.core.pff(20)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(21)} -port {twiddle:rsci.adra_d.core.pff(21)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(22)} -port {twiddle:rsci.adra_d.core.pff(22)} -attr vt d
load net {twiddle:rsci.adra_d.core.pff(23)} -port {twiddle:rsci.adra_d.core.pff(23)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core.pff} 24 {twiddle:rsci.adra_d.core.pff(0)} {twiddle:rsci.adra_d.core.pff(1)} {twiddle:rsci.adra_d.core.pff(2)} {twiddle:rsci.adra_d.core.pff(3)} {twiddle:rsci.adra_d.core.pff(4)} {twiddle:rsci.adra_d.core.pff(5)} {twiddle:rsci.adra_d.core.pff(6)} {twiddle:rsci.adra_d.core.pff(7)} {twiddle:rsci.adra_d.core.pff(8)} {twiddle:rsci.adra_d.core.pff(9)} {twiddle:rsci.adra_d.core.pff(10)} {twiddle:rsci.adra_d.core.pff(11)} {twiddle:rsci.adra_d.core.pff(12)} {twiddle:rsci.adra_d.core.pff(13)} {twiddle:rsci.adra_d.core.pff(14)} {twiddle:rsci.adra_d.core.pff(15)} {twiddle:rsci.adra_d.core.pff(16)} {twiddle:rsci.adra_d.core.pff(17)} {twiddle:rsci.adra_d.core.pff(18)} {twiddle:rsci.adra_d.core.pff(19)} {twiddle:rsci.adra_d.core.pff(20)} {twiddle:rsci.adra_d.core.pff(21)} {twiddle:rsci.adra_d.core.pff(22)} {twiddle:rsci.adra_d.core.pff(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-471 -attr oid 469 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.pff}
load net {twiddle:rsci.adra_d.core.psct.pff(0)} -attr vt d
load net {twiddle:rsci.adra_d.core.psct.pff(1)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core.psct.pff} 2 {twiddle:rsci.adra_d.core.psct.pff(0)} {twiddle:rsci.adra_d.core.psct.pff(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-472 -attr oid 470 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.psct.pff}
load net {twiddle:rsci.adra_d.core.psct.pff(0)} -port {twiddle:rsci.adra_d.core.psct.pff(0)} -attr vt d
load net {twiddle:rsci.adra_d.core.psct.pff(1)} -port {twiddle:rsci.adra_d.core.psct.pff(1)} -attr vt d
load netBundle {twiddle:rsci.adra_d.core.psct.pff} 2 {twiddle:rsci.adra_d.core.psct.pff(0)} {twiddle:rsci.adra_d.core.psct.pff(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-473 -attr oid 471 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.psct.pff}
load net {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-474 -attr oid 472 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-475 -attr oid 473 -attr vt d
load net {twiddle:rsci.oswt#1.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-476 -attr oid 474 -attr vt d
load net {twiddle:rsci.oswt#1.pff} -port {twiddle:rsci.oswt#1.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-477 -attr oid 475 -attr vt d
load net {twiddle:rsci.oswt.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-478 -attr oid 476 -attr vt d
load net {twiddle:rsci.oswt.pff} -port {twiddle:rsci.oswt.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-479 -attr oid 477 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-480 -attr oid 478 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst} -attr area 10.000000 -attr delay 1.100001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-481 -attr oid 479 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-482 -attr oid 480 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten}
load net {twiddle:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-483 -attr oid 481 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt}
load net {twiddle:rsci.oswt#1} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-484 -attr oid 482 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt#1}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-485 -attr oid 483 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-486 -attr oid 484 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.bdwt}
load net {twiddle:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-487 -attr oid 485 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.biwt#1}
load net {twiddle:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-488 -attr oid 486 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.bdwt#2}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.adra_d.core.sct.iff(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.adra_d.core.sct.pff(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.sct.iff}
load net {twiddle:rsci.adra_d.core.sct.iff(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.adra_d.core.sct.pff(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.sct.iff}
load net {twiddle:rsci.adra_d.core.psct.pff(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.adra_d.core.psct.pff(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.psct.pff}
load net {twiddle:rsci.adra_d.core.psct.pff(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.adra_d.core.psct.pff(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.psct.pff}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-489 -attr oid 487 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten.pff}
load net {twiddle:rsci.oswt#1.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt#1.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-490 -attr oid 488 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt#1.pff}
load net {twiddle:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-491 -attr oid 489 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt.pff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-492 -attr oid 490 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst} -attr area 68.006000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-493 -attr oid 491 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-494 -attr oid 492 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/rst}
load net {twiddle:rsci.adra_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(32)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(33)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(34)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(35)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(36)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(37)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(38)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(39)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(40)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(41)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(42)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(43)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(44)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(45)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(46)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(47)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(48)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(49)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(50)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(51)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(52)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(53)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(54)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(55)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(56)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(57)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(58)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(59)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(60)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(61)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(62)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(63)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qa_d.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-495 -attr oid 493 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-496 -attr oid 494 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.bdwt}
load net {twiddle:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-497 -attr oid 495 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.biwt#1}
load net {twiddle:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-498 -attr oid 496 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.bdwt#2}
load net {twiddle:rsci.adra_d.core.pff(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(12)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(13)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.pff(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.pff(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm}
load net {twiddle:rsci.adra_d.core.sct.iff(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.sct.pff(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.sct.iff}
load net {twiddle:rsci.adra_d.core.sct.iff(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.adra_d.core.sct.pff(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.sct.iff}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-499 -attr oid 497 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-500 -attr oid 498 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten}
load port {twiddle_h:rsci.oswt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-501 -attr oid 499 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load port {twiddle_h:rsci.oswt#1} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-502 -attr oid 500 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt#1}
load portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-503 -attr oid 501 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load port {twiddle_h:rsci.biwt} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-504 -attr oid 502 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load port {twiddle_h:rsci.bdwt} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-505 -attr oid 503 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load port {twiddle_h:rsci.biwt#1} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-506 -attr oid 504 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt#1}
load port {twiddle_h:rsci.bdwt#2} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-507 -attr oid 505 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt#2}
load portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-508 -attr oid 506 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load portBus twiddle_h:rsci.adra_d.core.sct.pff(1:0) output 2 {twiddle_h:rsci.adra_d.core.sct.pff(1)} {twiddle_h:rsci.adra_d.core.sct.pff(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-509 -attr oid 507 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.adra_d.core.sct.pff}
load portBus twiddle_h:rsci.adra_d.core.psct.pff(1:0) input 2 {twiddle_h:rsci.adra_d.core.psct.pff(1)} {twiddle_h:rsci.adra_d.core.psct.pff(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-510 -attr oid 508 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.adra_d.core.psct.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-511 -attr oid 509 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten.pff}
load port {twiddle_h:rsci.oswt#1.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-512 -attr oid 510 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt#1.pff}
load port {twiddle_h:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-513 -attr oid 511 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,2)" "INTERFACE" AND boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load net {COMP_LOOP:twiddle_help:conc.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:conc.itm} 2 {COMP_LOOP:twiddle_help:conc.itm(0)} {COMP_LOOP:twiddle_help:conc.itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-514 -attr oid 512 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:conc.itm}
load net {COMP_LOOP:twiddle_help:conc#7.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#7.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:conc#7.itm} 2 {COMP_LOOP:twiddle_help:conc#7.itm(0)} {COMP_LOOP:twiddle_help:conc#7.itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-515 -attr oid 513 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:conc#7.itm}
load net {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-516 -attr oid 514 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-517 -attr oid 515 -attr vt d
load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-518 -attr oid 516 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-519 -attr oid 517 -attr vt d
load net {twiddle_h:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-520 -attr oid 518 -attr vt d
load net {twiddle_h:rsci.oswt} -port {twiddle_h:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-521 -attr oid 519 -attr vt d
load net {twiddle_h:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-522 -attr oid 520 -attr vt d
load net {twiddle_h:rsci.oswt#1} -port {twiddle_h:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-523 -attr oid 521 -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-524 -attr oid 522 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-525 -attr oid 523 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle_h:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-526 -attr oid 524 -attr vt d
load net {twiddle_h:rsci.biwt} -port {twiddle_h:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-527 -attr oid 525 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-528 -attr oid 526 -attr vt d
load net {twiddle_h:rsci.bdwt} -port {twiddle_h:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-529 -attr oid 527 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-530 -attr oid 528 -attr vt d
load net {twiddle_h:rsci.biwt#1} -port {twiddle_h:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-531 -attr oid 529 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt#1}
load net {twiddle_h:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-532 -attr oid 530 -attr vt d
load net {twiddle_h:rsci.bdwt#2} -port {twiddle_h:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-533 -attr oid 531 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt#2}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-534 -attr oid 532 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.adra_d.core.sct.pff(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.sct.pff(1)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core.sct.pff} 2 {twiddle_h:rsci.adra_d.core.sct.pff(0)} {twiddle_h:rsci.adra_d.core.sct.pff(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-535 -attr oid 533 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.adra_d.core.sct.pff}
load net {twiddle_h:rsci.adra_d.core.sct.pff(0)} -port {twiddle_h:rsci.adra_d.core.sct.pff(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.adra_d.core.sct.pff}
load net {twiddle_h:rsci.adra_d.core.sct.pff(1)} -port {twiddle_h:rsci.adra_d.core.sct.pff(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.adra_d.core.sct.pff}
load net {twiddle_h:rsci.adra_d.core.psct.pff(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.psct.pff(1)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core.psct.pff} 2 {twiddle_h:rsci.adra_d.core.psct.pff(0)} {twiddle_h:rsci.adra_d.core.psct.pff(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-536 -attr oid 534 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.adra_d.core.psct.pff}
load net {twiddle_h:rsci.adra_d.core.psct.pff(0)} -port {twiddle_h:rsci.adra_d.core.psct.pff(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.psct.pff(1)} -port {twiddle_h:rsci.adra_d.core.psct.pff(1)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core.psct.pff} 2 {twiddle_h:rsci.adra_d.core.psct.pff(0)} {twiddle_h:rsci.adra_d.core.psct.pff(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-537 -attr oid 535 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.adra_d.core.psct.pff}
load net {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-538 -attr oid 536 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-539 -attr oid 537 -attr vt d
load net {twiddle_h:rsci.oswt#1.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-540 -attr oid 538 -attr vt d
load net {twiddle_h:rsci.oswt#1.pff} -port {twiddle_h:rsci.oswt#1.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-541 -attr oid 539 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-542 -attr oid 540 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -port {twiddle_h:rsci.oswt.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-543 -attr oid 541 -attr vt d
load inst "COMP_LOOP:twiddle_help:and" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-544 -attr oid 542 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle_h:rsci.oswt} -pin  "COMP_LOOP:twiddle_help:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load net {core.wen} -pin  "COMP_LOOP:twiddle_help:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wen}
load net {twiddle_h:rsci.bdwt} -pin  "COMP_LOOP:twiddle_help:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load inst "COMP_LOOP:twiddle_help:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-545 -attr oid 543 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "COMP_LOOP:twiddle_help:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten}
load net {COMP_LOOP:twiddle_help:not.itm} -pin  "COMP_LOOP:twiddle_help:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not.itm}
load inst "COMP_LOOP:twiddle_help:and#2" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-546 -attr oid 544 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_help:not.itm} -pin  "COMP_LOOP:twiddle_help:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not.itm}
load net {twiddle_h:rsci.oswt} -pin  "COMP_LOOP:twiddle_help:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load net {twiddle_h:rsci.biwt} -pin  "COMP_LOOP:twiddle_help:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load inst "COMP_LOOP:twiddle_help:and#3" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-547 -attr oid 545 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle_h:rsci.oswt#1} -pin  "COMP_LOOP:twiddle_help:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt#1}
load net {core.wen} -pin  "COMP_LOOP:twiddle_help:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wen}
load net {twiddle_h:rsci.bdwt#2} -pin  "COMP_LOOP:twiddle_help:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt#2}
load inst "COMP_LOOP:twiddle_help:not#1" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-548 -attr oid 546 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "COMP_LOOP:twiddle_help:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten}
load net {COMP_LOOP:twiddle_help:not#1.itm} -pin  "COMP_LOOP:twiddle_help:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#1.itm}
load inst "COMP_LOOP:twiddle_help:and#5" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-549 -attr oid 547 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_help:not#1.itm} -pin  "COMP_LOOP:twiddle_help:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#1.itm}
load net {twiddle_h:rsci.oswt#1} -pin  "COMP_LOOP:twiddle_help:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt#1}
load net {twiddle_h:rsci.biwt#1} -pin  "COMP_LOOP:twiddle_help:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt#1}
load inst "COMP_LOOP:twiddle_help:and#10" "and(2,2)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-550 -attr oid 548 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#10} -attr area 2.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(2,2)"
load net {twiddle_h:rsci.adra_d.core.psct.pff(0)} -pin  "COMP_LOOP:twiddle_help:and#10" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.adra_d.core.psct.pff}
load net {twiddle_h:rsci.adra_d.core.psct.pff(1)} -pin  "COMP_LOOP:twiddle_help:and#10" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.adra_d.core.psct.pff}
load net {twiddle_h:rsci.dswt.pff} -pin  "COMP_LOOP:twiddle_help:and#10" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:conc.itm}
load net {twiddle_h:rsci.dswt#1.pff} -pin  "COMP_LOOP:twiddle_help:and#10" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:conc.itm}
load net {twiddle_h:rsci.adra_d.core.sct.pff(0)} -pin  "COMP_LOOP:twiddle_help:and#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.adra_d.core.sct.pff}
load net {twiddle_h:rsci.adra_d.core.sct.pff(1)} -pin  "COMP_LOOP:twiddle_help:and#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.adra_d.core.sct.pff}
load inst "COMP_LOOP:twiddle_help:not#2" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-551 -attr oid 549 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "COMP_LOOP:twiddle_help:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten.pff}
load net {COMP_LOOP:twiddle_help:not#2.itm} -pin  "COMP_LOOP:twiddle_help:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#2.itm}
load inst "COMP_LOOP:twiddle_help:and#8" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-552 -attr oid 550 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_help:not#2.itm} -pin  "COMP_LOOP:twiddle_help:and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#2.itm}
load net {twiddle_h:rsci.oswt#1.pff} -pin  "COMP_LOOP:twiddle_help:and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt#1.pff}
load net {twiddle_h:rsci.dswt#1.pff} -pin  "COMP_LOOP:twiddle_help:and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.dswt#1.pff}
load inst "COMP_LOOP:twiddle_help:not#3" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-553 -attr oid 551 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "COMP_LOOP:twiddle_help:not#3" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten.pff}
load net {COMP_LOOP:twiddle_help:not#3.itm} -pin  "COMP_LOOP:twiddle_help:not#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#3.itm}
load inst "COMP_LOOP:twiddle_help:and#9" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-554 -attr oid 552 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#9} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_help:not#3.itm} -pin  "COMP_LOOP:twiddle_help:and#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#3.itm}
load net {twiddle_h:rsci.oswt.pff} -pin  "COMP_LOOP:twiddle_help:and#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt.pff}
load net {twiddle_h:rsci.dswt.pff} -pin  "COMP_LOOP:twiddle_help:and#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.dswt.pff}
load inst "COMP_LOOP:twiddle_help:and#7" "and(2,2)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-555 -attr oid 553 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#7} -attr area 2.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(2,2)"
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "COMP_LOOP:twiddle_help:and#7" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -pin  "COMP_LOOP:twiddle_help:and#7" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle_h:rsci.dswt.pff} -pin  "COMP_LOOP:twiddle_help:and#7" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:conc#7.itm}
load net {twiddle_h:rsci.dswt#1.pff} -pin  "COMP_LOOP:twiddle_help:and#7" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:conc#7.itm}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "COMP_LOOP:twiddle_help:and#7" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "COMP_LOOP:twiddle_help:and#7" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-556 -attr oid 554 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-557 -attr oid 555 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/rst}
load portBus twiddle_h:rsci.adra_d(23:0) output 24 {twiddle_h:rsci.adra_d(23)} {twiddle_h:rsci.adra_d(22)} {twiddle_h:rsci.adra_d(21)} {twiddle_h:rsci.adra_d(20)} {twiddle_h:rsci.adra_d(19)} {twiddle_h:rsci.adra_d(18)} {twiddle_h:rsci.adra_d(17)} {twiddle_h:rsci.adra_d(16)} {twiddle_h:rsci.adra_d(15)} {twiddle_h:rsci.adra_d(14)} {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-558 -attr oid 556 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-559 -attr oid 557 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d}
load portBus twiddle_h:rsci.qa_d.mxwt(63:0) output 64 {twiddle_h:rsci.qa_d.mxwt(63)} {twiddle_h:rsci.qa_d.mxwt(62)} {twiddle_h:rsci.qa_d.mxwt(61)} {twiddle_h:rsci.qa_d.mxwt(60)} {twiddle_h:rsci.qa_d.mxwt(59)} {twiddle_h:rsci.qa_d.mxwt(58)} {twiddle_h:rsci.qa_d.mxwt(57)} {twiddle_h:rsci.qa_d.mxwt(56)} {twiddle_h:rsci.qa_d.mxwt(55)} {twiddle_h:rsci.qa_d.mxwt(54)} {twiddle_h:rsci.qa_d.mxwt(53)} {twiddle_h:rsci.qa_d.mxwt(52)} {twiddle_h:rsci.qa_d.mxwt(51)} {twiddle_h:rsci.qa_d.mxwt(50)} {twiddle_h:rsci.qa_d.mxwt(49)} {twiddle_h:rsci.qa_d.mxwt(48)} {twiddle_h:rsci.qa_d.mxwt(47)} {twiddle_h:rsci.qa_d.mxwt(46)} {twiddle_h:rsci.qa_d.mxwt(45)} {twiddle_h:rsci.qa_d.mxwt(44)} {twiddle_h:rsci.qa_d.mxwt(43)} {twiddle_h:rsci.qa_d.mxwt(42)} {twiddle_h:rsci.qa_d.mxwt(41)} {twiddle_h:rsci.qa_d.mxwt(40)} {twiddle_h:rsci.qa_d.mxwt(39)} {twiddle_h:rsci.qa_d.mxwt(38)} {twiddle_h:rsci.qa_d.mxwt(37)} {twiddle_h:rsci.qa_d.mxwt(36)} {twiddle_h:rsci.qa_d.mxwt(35)} {twiddle_h:rsci.qa_d.mxwt(34)} {twiddle_h:rsci.qa_d.mxwt(33)} {twiddle_h:rsci.qa_d.mxwt(32)} {twiddle_h:rsci.qa_d.mxwt(31)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-560 -attr oid 558 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load port {twiddle_h:rsci.biwt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-561 -attr oid 559 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load port {twiddle_h:rsci.bdwt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-562 -attr oid 560 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt}
load port {twiddle_h:rsci.biwt#1} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-563 -attr oid 561 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt#1}
load port {twiddle_h:rsci.bdwt#2} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-564 -attr oid 562 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt#2}
load portBus twiddle_h:rsci.adra_d.core.pff(23:0) input 24 {twiddle_h:rsci.adra_d.core.pff(23)} {twiddle_h:rsci.adra_d.core.pff(22)} {twiddle_h:rsci.adra_d.core.pff(21)} {twiddle_h:rsci.adra_d.core.pff(20)} {twiddle_h:rsci.adra_d.core.pff(19)} {twiddle_h:rsci.adra_d.core.pff(18)} {twiddle_h:rsci.adra_d.core.pff(17)} {twiddle_h:rsci.adra_d.core.pff(16)} {twiddle_h:rsci.adra_d.core.pff(15)} {twiddle_h:rsci.adra_d.core.pff(14)} {twiddle_h:rsci.adra_d.core.pff(13)} {twiddle_h:rsci.adra_d.core.pff(12)} {twiddle_h:rsci.adra_d.core.pff(11)} {twiddle_h:rsci.adra_d.core.pff(10)} {twiddle_h:rsci.adra_d.core.pff(9)} {twiddle_h:rsci.adra_d.core.pff(8)} {twiddle_h:rsci.adra_d.core.pff(7)} {twiddle_h:rsci.adra_d.core.pff(6)} {twiddle_h:rsci.adra_d.core.pff(5)} {twiddle_h:rsci.adra_d.core.pff(4)} {twiddle_h:rsci.adra_d.core.pff(3)} {twiddle_h:rsci.adra_d.core.pff(2)} {twiddle_h:rsci.adra_d.core.pff(1)} {twiddle_h:rsci.adra_d.core.pff(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-565 -attr oid 563 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core.pff}
load portBus twiddle_h:rsci.adra_d.core.sct.pff(1:0) input 2 {twiddle_h:rsci.adra_d.core.sct.pff(1)} {twiddle_h:rsci.adra_d.core.sct.pff(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-566 -attr oid 564 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core.sct.pff}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {twiddle_h:rsci.qa_d.bfwt(63:32)(0)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(1)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(2)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(3)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(4)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(5)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(6)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(7)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(8)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(9)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(10)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(11)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(12)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(13)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(14)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(15)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(16)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(17)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(18)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(19)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(20)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(21)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(22)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(23)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(24)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(25)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(26)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(27)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(28)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(29)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(30)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(31)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d.bfwt(63:32)} 32 {twiddle_h:rsci.qa_d.bfwt(63:32)(0)} {twiddle_h:rsci.qa_d.bfwt(63:32)(1)} {twiddle_h:rsci.qa_d.bfwt(63:32)(2)} {twiddle_h:rsci.qa_d.bfwt(63:32)(3)} {twiddle_h:rsci.qa_d.bfwt(63:32)(4)} {twiddle_h:rsci.qa_d.bfwt(63:32)(5)} {twiddle_h:rsci.qa_d.bfwt(63:32)(6)} {twiddle_h:rsci.qa_d.bfwt(63:32)(7)} {twiddle_h:rsci.qa_d.bfwt(63:32)(8)} {twiddle_h:rsci.qa_d.bfwt(63:32)(9)} {twiddle_h:rsci.qa_d.bfwt(63:32)(10)} {twiddle_h:rsci.qa_d.bfwt(63:32)(11)} {twiddle_h:rsci.qa_d.bfwt(63:32)(12)} {twiddle_h:rsci.qa_d.bfwt(63:32)(13)} {twiddle_h:rsci.qa_d.bfwt(63:32)(14)} {twiddle_h:rsci.qa_d.bfwt(63:32)(15)} {twiddle_h:rsci.qa_d.bfwt(63:32)(16)} {twiddle_h:rsci.qa_d.bfwt(63:32)(17)} {twiddle_h:rsci.qa_d.bfwt(63:32)(18)} {twiddle_h:rsci.qa_d.bfwt(63:32)(19)} {twiddle_h:rsci.qa_d.bfwt(63:32)(20)} {twiddle_h:rsci.qa_d.bfwt(63:32)(21)} {twiddle_h:rsci.qa_d.bfwt(63:32)(22)} {twiddle_h:rsci.qa_d.bfwt(63:32)(23)} {twiddle_h:rsci.qa_d.bfwt(63:32)(24)} {twiddle_h:rsci.qa_d.bfwt(63:32)(25)} {twiddle_h:rsci.qa_d.bfwt(63:32)(26)} {twiddle_h:rsci.qa_d.bfwt(63:32)(27)} {twiddle_h:rsci.qa_d.bfwt(63:32)(28)} {twiddle_h:rsci.qa_d.bfwt(63:32)(29)} {twiddle_h:rsci.qa_d.bfwt(63:32)(30)} {twiddle_h:rsci.qa_d.bfwt(63:32)(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-567 -attr oid 565 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(0)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(1)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(2)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(3)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(4)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(5)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(6)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(7)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(8)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(9)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(10)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(11)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(12)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(13)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(14)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(15)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(16)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(17)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(18)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(19)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(20)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(21)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(22)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(23)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(24)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(25)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(26)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(27)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(28)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(29)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(30)} -attr vt d
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(31)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d.bfwt(31:0)} 32 {twiddle_h:rsci.qa_d.bfwt(31:0)(0)} {twiddle_h:rsci.qa_d.bfwt(31:0)(1)} {twiddle_h:rsci.qa_d.bfwt(31:0)(2)} {twiddle_h:rsci.qa_d.bfwt(31:0)(3)} {twiddle_h:rsci.qa_d.bfwt(31:0)(4)} {twiddle_h:rsci.qa_d.bfwt(31:0)(5)} {twiddle_h:rsci.qa_d.bfwt(31:0)(6)} {twiddle_h:rsci.qa_d.bfwt(31:0)(7)} {twiddle_h:rsci.qa_d.bfwt(31:0)(8)} {twiddle_h:rsci.qa_d.bfwt(31:0)(9)} {twiddle_h:rsci.qa_d.bfwt(31:0)(10)} {twiddle_h:rsci.qa_d.bfwt(31:0)(11)} {twiddle_h:rsci.qa_d.bfwt(31:0)(12)} {twiddle_h:rsci.qa_d.bfwt(31:0)(13)} {twiddle_h:rsci.qa_d.bfwt(31:0)(14)} {twiddle_h:rsci.qa_d.bfwt(31:0)(15)} {twiddle_h:rsci.qa_d.bfwt(31:0)(16)} {twiddle_h:rsci.qa_d.bfwt(31:0)(17)} {twiddle_h:rsci.qa_d.bfwt(31:0)(18)} {twiddle_h:rsci.qa_d.bfwt(31:0)(19)} {twiddle_h:rsci.qa_d.bfwt(31:0)(20)} {twiddle_h:rsci.qa_d.bfwt(31:0)(21)} {twiddle_h:rsci.qa_d.bfwt(31:0)(22)} {twiddle_h:rsci.qa_d.bfwt(31:0)(23)} {twiddle_h:rsci.qa_d.bfwt(31:0)(24)} {twiddle_h:rsci.qa_d.bfwt(31:0)(25)} {twiddle_h:rsci.qa_d.bfwt(31:0)(26)} {twiddle_h:rsci.qa_d.bfwt(31:0)(27)} {twiddle_h:rsci.qa_d.bfwt(31:0)(28)} {twiddle_h:rsci.qa_d.bfwt(31:0)(29)} {twiddle_h:rsci.qa_d.bfwt(31:0)(30)} {twiddle_h:rsci.qa_d.bfwt(31:0)(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-568 -attr oid 566 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm} 32 {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(0)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(1)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(2)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(3)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(4)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(5)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(6)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(7)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(8)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(9)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(10)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(11)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(12)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(13)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(14)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(15)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(16)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(17)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(18)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(19)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(20)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(21)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(22)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(23)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(24)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(25)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(26)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(27)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(28)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(29)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(30)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-569 -attr oid 567 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm} 32 {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(0)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(1)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(2)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(3)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(4)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(5)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(6)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(7)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(8)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(9)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(10)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(11)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(12)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(13)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(14)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(15)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(16)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(17)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(18)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(19)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(20)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(21)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(22)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(23)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(24)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(25)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(26)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(27)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(28)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(29)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(30)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-570 -attr oid 568 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#2.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:mux#2.itm} 32 {COMP_LOOP:twiddle_help:mux#2.itm(0)} {COMP_LOOP:twiddle_help:mux#2.itm(1)} {COMP_LOOP:twiddle_help:mux#2.itm(2)} {COMP_LOOP:twiddle_help:mux#2.itm(3)} {COMP_LOOP:twiddle_help:mux#2.itm(4)} {COMP_LOOP:twiddle_help:mux#2.itm(5)} {COMP_LOOP:twiddle_help:mux#2.itm(6)} {COMP_LOOP:twiddle_help:mux#2.itm(7)} {COMP_LOOP:twiddle_help:mux#2.itm(8)} {COMP_LOOP:twiddle_help:mux#2.itm(9)} {COMP_LOOP:twiddle_help:mux#2.itm(10)} {COMP_LOOP:twiddle_help:mux#2.itm(11)} {COMP_LOOP:twiddle_help:mux#2.itm(12)} {COMP_LOOP:twiddle_help:mux#2.itm(13)} {COMP_LOOP:twiddle_help:mux#2.itm(14)} {COMP_LOOP:twiddle_help:mux#2.itm(15)} {COMP_LOOP:twiddle_help:mux#2.itm(16)} {COMP_LOOP:twiddle_help:mux#2.itm(17)} {COMP_LOOP:twiddle_help:mux#2.itm(18)} {COMP_LOOP:twiddle_help:mux#2.itm(19)} {COMP_LOOP:twiddle_help:mux#2.itm(20)} {COMP_LOOP:twiddle_help:mux#2.itm(21)} {COMP_LOOP:twiddle_help:mux#2.itm(22)} {COMP_LOOP:twiddle_help:mux#2.itm(23)} {COMP_LOOP:twiddle_help:mux#2.itm(24)} {COMP_LOOP:twiddle_help:mux#2.itm(25)} {COMP_LOOP:twiddle_help:mux#2.itm(26)} {COMP_LOOP:twiddle_help:mux#2.itm(27)} {COMP_LOOP:twiddle_help:mux#2.itm(28)} {COMP_LOOP:twiddle_help:mux#2.itm(29)} {COMP_LOOP:twiddle_help:mux#2.itm(30)} {COMP_LOOP:twiddle_help:mux#2.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-571 -attr oid 569 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm} 32 {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(0)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(1)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(2)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(3)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(4)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(5)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(6)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(7)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(8)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(9)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(10)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(11)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(12)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(13)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(14)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(15)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(16)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(17)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(18)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(19)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(20)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(21)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(22)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(23)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(24)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(25)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(26)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(27)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(28)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(29)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(30)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-572 -attr oid 570 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux#3.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:mux#3.itm} 32 {COMP_LOOP:twiddle_help:mux#3.itm(0)} {COMP_LOOP:twiddle_help:mux#3.itm(1)} {COMP_LOOP:twiddle_help:mux#3.itm(2)} {COMP_LOOP:twiddle_help:mux#3.itm(3)} {COMP_LOOP:twiddle_help:mux#3.itm(4)} {COMP_LOOP:twiddle_help:mux#3.itm(5)} {COMP_LOOP:twiddle_help:mux#3.itm(6)} {COMP_LOOP:twiddle_help:mux#3.itm(7)} {COMP_LOOP:twiddle_help:mux#3.itm(8)} {COMP_LOOP:twiddle_help:mux#3.itm(9)} {COMP_LOOP:twiddle_help:mux#3.itm(10)} {COMP_LOOP:twiddle_help:mux#3.itm(11)} {COMP_LOOP:twiddle_help:mux#3.itm(12)} {COMP_LOOP:twiddle_help:mux#3.itm(13)} {COMP_LOOP:twiddle_help:mux#3.itm(14)} {COMP_LOOP:twiddle_help:mux#3.itm(15)} {COMP_LOOP:twiddle_help:mux#3.itm(16)} {COMP_LOOP:twiddle_help:mux#3.itm(17)} {COMP_LOOP:twiddle_help:mux#3.itm(18)} {COMP_LOOP:twiddle_help:mux#3.itm(19)} {COMP_LOOP:twiddle_help:mux#3.itm(20)} {COMP_LOOP:twiddle_help:mux#3.itm(21)} {COMP_LOOP:twiddle_help:mux#3.itm(22)} {COMP_LOOP:twiddle_help:mux#3.itm(23)} {COMP_LOOP:twiddle_help:mux#3.itm(24)} {COMP_LOOP:twiddle_help:mux#3.itm(25)} {COMP_LOOP:twiddle_help:mux#3.itm(26)} {COMP_LOOP:twiddle_help:mux#3.itm(27)} {COMP_LOOP:twiddle_help:mux#3.itm(28)} {COMP_LOOP:twiddle_help:mux#3.itm(29)} {COMP_LOOP:twiddle_help:mux#3.itm(30)} {COMP_LOOP:twiddle_help:mux#3.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-573 -attr oid 571 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm} 32 {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(0)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(1)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(2)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(3)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(4)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(5)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(6)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(7)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(8)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(9)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(10)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(11)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(12)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(13)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(14)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(15)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(16)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(17)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(18)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(19)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(20)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(21)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(22)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(23)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(24)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(25)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(26)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(27)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(28)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(29)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(30)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-574 -attr oid 572 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm} 10 {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(0)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(1)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(2)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(3)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(4)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(5)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(6)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(7)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(8)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-575 -attr oid 573 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14).itm}
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(11)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm} 12 {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(0)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(1)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(2)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(3)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(4)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(5)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(6)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(7)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(8)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(9)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(10)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-576 -attr oid 574 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#3.itm}
load net {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-577 -attr oid 575 -attr vt d
load net {clk} -port {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-578 -attr oid 576 -attr vt d
load net {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-579 -attr oid 577 -attr vt d
load net {rst} -port {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-580 -attr oid 578 -attr vt d
load net {twiddle_h:rsci.adra_d(0)} -attr vt d
load net {twiddle_h:rsci.adra_d(1)} -attr vt d
load net {twiddle_h:rsci.adra_d(2)} -attr vt d
load net {twiddle_h:rsci.adra_d(3)} -attr vt d
load net {twiddle_h:rsci.adra_d(4)} -attr vt d
load net {twiddle_h:rsci.adra_d(5)} -attr vt d
load net {twiddle_h:rsci.adra_d(6)} -attr vt d
load net {twiddle_h:rsci.adra_d(7)} -attr vt d
load net {twiddle_h:rsci.adra_d(8)} -attr vt d
load net {twiddle_h:rsci.adra_d(9)} -attr vt d
load net {twiddle_h:rsci.adra_d(10)} -attr vt d
load net {twiddle_h:rsci.adra_d(11)} -attr vt d
load net {twiddle_h:rsci.adra_d(12)} -attr vt d
load net {twiddle_h:rsci.adra_d(13)} -attr vt d
load net {twiddle_h:rsci.adra_d(14)} -attr vt d
load net {twiddle_h:rsci.adra_d(15)} -attr vt d
load net {twiddle_h:rsci.adra_d(16)} -attr vt d
load net {twiddle_h:rsci.adra_d(17)} -attr vt d
load net {twiddle_h:rsci.adra_d(18)} -attr vt d
load net {twiddle_h:rsci.adra_d(19)} -attr vt d
load net {twiddle_h:rsci.adra_d(20)} -attr vt d
load net {twiddle_h:rsci.adra_d(21)} -attr vt d
load net {twiddle_h:rsci.adra_d(22)} -attr vt d
load net {twiddle_h:rsci.adra_d(23)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d} 24 {twiddle_h:rsci.adra_d(0)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(14)} {twiddle_h:rsci.adra_d(15)} {twiddle_h:rsci.adra_d(16)} {twiddle_h:rsci.adra_d(17)} {twiddle_h:rsci.adra_d(18)} {twiddle_h:rsci.adra_d(19)} {twiddle_h:rsci.adra_d(20)} {twiddle_h:rsci.adra_d(21)} {twiddle_h:rsci.adra_d(22)} {twiddle_h:rsci.adra_d(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-581 -attr oid 579 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(0)} -port {twiddle_h:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(1)} -port {twiddle_h:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(2)} -port {twiddle_h:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(3)} -port {twiddle_h:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(4)} -port {twiddle_h:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(5)} -port {twiddle_h:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(6)} -port {twiddle_h:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(7)} -port {twiddle_h:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(8)} -port {twiddle_h:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(9)} -port {twiddle_h:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(10)} -port {twiddle_h:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(11)} -port {twiddle_h:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:not#2.itm} -port {twiddle_h:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:not#1.itm} -port {twiddle_h:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(14)} -port {twiddle_h:rsci.adra_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(15)} -port {twiddle_h:rsci.adra_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(16)} -port {twiddle_h:rsci.adra_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(17)} -port {twiddle_h:rsci.adra_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(18)} -port {twiddle_h:rsci.adra_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(19)} -port {twiddle_h:rsci.adra_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(20)} -port {twiddle_h:rsci.adra_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(21)} -port {twiddle_h:rsci.adra_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(22)} -port {twiddle_h:rsci.adra_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.core.pff(23)} -port {twiddle_h:rsci.adra_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-582 -attr oid 580 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(0)} -port {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -port {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -port {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -port {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -port {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -port {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -port {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -port {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -port {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -port {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -port {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -port {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -port {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -port {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -port {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -port {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -port {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -port {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -port {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -port {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -port {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -port {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -port {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -port {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -port {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -port {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -port {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -port {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -port {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -port {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -port {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -port {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -port {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -port {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -port {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -port {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -port {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -port {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -port {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -port {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -port {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -port {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -port {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -port {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -port {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -port {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -port {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -port {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -port {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -port {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -port {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -port {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -port {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -port {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -port {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -port {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -port {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -port {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -port {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -port {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -port {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -port {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -port {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -port {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-583 -attr oid 581 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(32)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(33)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(34)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(35)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(36)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(37)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(38)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(39)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(40)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(41)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(42)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(43)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(44)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(45)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(46)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(47)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(48)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(49)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(50)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(51)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(52)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(53)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(54)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(55)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(56)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(57)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(58)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(59)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(60)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(61)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(62)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d.mxwt} 64 {twiddle_h:rsci.qa_d.mxwt(0)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(31)} {twiddle_h:rsci.qa_d.mxwt(32)} {twiddle_h:rsci.qa_d.mxwt(33)} {twiddle_h:rsci.qa_d.mxwt(34)} {twiddle_h:rsci.qa_d.mxwt(35)} {twiddle_h:rsci.qa_d.mxwt(36)} {twiddle_h:rsci.qa_d.mxwt(37)} {twiddle_h:rsci.qa_d.mxwt(38)} {twiddle_h:rsci.qa_d.mxwt(39)} {twiddle_h:rsci.qa_d.mxwt(40)} {twiddle_h:rsci.qa_d.mxwt(41)} {twiddle_h:rsci.qa_d.mxwt(42)} {twiddle_h:rsci.qa_d.mxwt(43)} {twiddle_h:rsci.qa_d.mxwt(44)} {twiddle_h:rsci.qa_d.mxwt(45)} {twiddle_h:rsci.qa_d.mxwt(46)} {twiddle_h:rsci.qa_d.mxwt(47)} {twiddle_h:rsci.qa_d.mxwt(48)} {twiddle_h:rsci.qa_d.mxwt(49)} {twiddle_h:rsci.qa_d.mxwt(50)} {twiddle_h:rsci.qa_d.mxwt(51)} {twiddle_h:rsci.qa_d.mxwt(52)} {twiddle_h:rsci.qa_d.mxwt(53)} {twiddle_h:rsci.qa_d.mxwt(54)} {twiddle_h:rsci.qa_d.mxwt(55)} {twiddle_h:rsci.qa_d.mxwt(56)} {twiddle_h:rsci.qa_d.mxwt(57)} {twiddle_h:rsci.qa_d.mxwt(58)} {twiddle_h:rsci.qa_d.mxwt(59)} {twiddle_h:rsci.qa_d.mxwt(60)} {twiddle_h:rsci.qa_d.mxwt(61)} {twiddle_h:rsci.qa_d.mxwt(62)} {twiddle_h:rsci.qa_d.mxwt(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-584 -attr oid 582 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(0)} -port {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(1)} -port {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(2)} -port {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(3)} -port {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(4)} -port {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(5)} -port {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(6)} -port {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(7)} -port {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(8)} -port {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(9)} -port {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(10)} -port {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(11)} -port {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(12)} -port {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(13)} -port {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(14)} -port {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(15)} -port {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(16)} -port {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(17)} -port {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(18)} -port {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(19)} -port {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(20)} -port {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(21)} -port {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(22)} -port {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(23)} -port {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(24)} -port {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(25)} -port {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(26)} -port {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(27)} -port {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(28)} -port {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(29)} -port {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(30)} -port {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(31)} -port {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(0)} -port {twiddle_h:rsci.qa_d.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(1)} -port {twiddle_h:rsci.qa_d.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(2)} -port {twiddle_h:rsci.qa_d.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(3)} -port {twiddle_h:rsci.qa_d.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(4)} -port {twiddle_h:rsci.qa_d.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(5)} -port {twiddle_h:rsci.qa_d.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(6)} -port {twiddle_h:rsci.qa_d.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(7)} -port {twiddle_h:rsci.qa_d.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(8)} -port {twiddle_h:rsci.qa_d.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(9)} -port {twiddle_h:rsci.qa_d.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(10)} -port {twiddle_h:rsci.qa_d.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(11)} -port {twiddle_h:rsci.qa_d.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(12)} -port {twiddle_h:rsci.qa_d.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(13)} -port {twiddle_h:rsci.qa_d.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(14)} -port {twiddle_h:rsci.qa_d.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(15)} -port {twiddle_h:rsci.qa_d.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(16)} -port {twiddle_h:rsci.qa_d.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(17)} -port {twiddle_h:rsci.qa_d.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(18)} -port {twiddle_h:rsci.qa_d.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(19)} -port {twiddle_h:rsci.qa_d.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(20)} -port {twiddle_h:rsci.qa_d.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(21)} -port {twiddle_h:rsci.qa_d.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(22)} -port {twiddle_h:rsci.qa_d.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(23)} -port {twiddle_h:rsci.qa_d.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(24)} -port {twiddle_h:rsci.qa_d.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(25)} -port {twiddle_h:rsci.qa_d.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(26)} -port {twiddle_h:rsci.qa_d.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(27)} -port {twiddle_h:rsci.qa_d.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(28)} -port {twiddle_h:rsci.qa_d.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(29)} -port {twiddle_h:rsci.qa_d.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(30)} -port {twiddle_h:rsci.qa_d.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {COMP_LOOP:twiddle_help:mux#2.itm(31)} -port {twiddle_h:rsci.qa_d.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-585 -attr oid 583 -attr vt d
load net {twiddle_h:rsci.biwt} -port {twiddle_h:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-586 -attr oid 584 -attr vt d
load net {twiddle_h:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-587 -attr oid 585 -attr vt d
load net {twiddle_h:rsci.bdwt} -port {twiddle_h:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-588 -attr oid 586 -attr vt d
load net {twiddle_h:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-589 -attr oid 587 -attr vt d
load net {twiddle_h:rsci.biwt#1} -port {twiddle_h:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-590 -attr oid 588 -attr vt d
load net {twiddle_h:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-591 -attr oid 589 -attr vt d
load net {twiddle_h:rsci.bdwt#2} -port {twiddle_h:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-592 -attr oid 590 -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(13)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(14)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(15)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(16)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(17)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(18)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(19)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(20)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(21)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(22)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(23)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core.pff} 24 {twiddle_h:rsci.adra_d.core.pff(0)} {twiddle_h:rsci.adra_d.core.pff(1)} {twiddle_h:rsci.adra_d.core.pff(2)} {twiddle_h:rsci.adra_d.core.pff(3)} {twiddle_h:rsci.adra_d.core.pff(4)} {twiddle_h:rsci.adra_d.core.pff(5)} {twiddle_h:rsci.adra_d.core.pff(6)} {twiddle_h:rsci.adra_d.core.pff(7)} {twiddle_h:rsci.adra_d.core.pff(8)} {twiddle_h:rsci.adra_d.core.pff(9)} {twiddle_h:rsci.adra_d.core.pff(10)} {twiddle_h:rsci.adra_d.core.pff(11)} {twiddle_h:rsci.adra_d.core.pff(12)} {twiddle_h:rsci.adra_d.core.pff(13)} {twiddle_h:rsci.adra_d.core.pff(14)} {twiddle_h:rsci.adra_d.core.pff(15)} {twiddle_h:rsci.adra_d.core.pff(16)} {twiddle_h:rsci.adra_d.core.pff(17)} {twiddle_h:rsci.adra_d.core.pff(18)} {twiddle_h:rsci.adra_d.core.pff(19)} {twiddle_h:rsci.adra_d.core.pff(20)} {twiddle_h:rsci.adra_d.core.pff(21)} {twiddle_h:rsci.adra_d.core.pff(22)} {twiddle_h:rsci.adra_d.core.pff(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-593 -attr oid 591 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core.pff}
load net {twiddle_h:rsci.adra_d.core.pff(0)} -port {twiddle_h:rsci.adra_d.core.pff(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(1)} -port {twiddle_h:rsci.adra_d.core.pff(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(2)} -port {twiddle_h:rsci.adra_d.core.pff(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(3)} -port {twiddle_h:rsci.adra_d.core.pff(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(4)} -port {twiddle_h:rsci.adra_d.core.pff(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(5)} -port {twiddle_h:rsci.adra_d.core.pff(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(6)} -port {twiddle_h:rsci.adra_d.core.pff(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(7)} -port {twiddle_h:rsci.adra_d.core.pff(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(8)} -port {twiddle_h:rsci.adra_d.core.pff(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(9)} -port {twiddle_h:rsci.adra_d.core.pff(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(10)} -port {twiddle_h:rsci.adra_d.core.pff(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(11)} -port {twiddle_h:rsci.adra_d.core.pff(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(12)} -port {twiddle_h:rsci.adra_d.core.pff(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(13)} -port {twiddle_h:rsci.adra_d.core.pff(13)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(14)} -port {twiddle_h:rsci.adra_d.core.pff(14)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(15)} -port {twiddle_h:rsci.adra_d.core.pff(15)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(16)} -port {twiddle_h:rsci.adra_d.core.pff(16)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(17)} -port {twiddle_h:rsci.adra_d.core.pff(17)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(18)} -port {twiddle_h:rsci.adra_d.core.pff(18)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(19)} -port {twiddle_h:rsci.adra_d.core.pff(19)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(20)} -port {twiddle_h:rsci.adra_d.core.pff(20)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(21)} -port {twiddle_h:rsci.adra_d.core.pff(21)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(22)} -port {twiddle_h:rsci.adra_d.core.pff(22)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(23)} -port {twiddle_h:rsci.adra_d.core.pff(23)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core.pff} 24 {twiddle_h:rsci.adra_d.core.pff(0)} {twiddle_h:rsci.adra_d.core.pff(1)} {twiddle_h:rsci.adra_d.core.pff(2)} {twiddle_h:rsci.adra_d.core.pff(3)} {twiddle_h:rsci.adra_d.core.pff(4)} {twiddle_h:rsci.adra_d.core.pff(5)} {twiddle_h:rsci.adra_d.core.pff(6)} {twiddle_h:rsci.adra_d.core.pff(7)} {twiddle_h:rsci.adra_d.core.pff(8)} {twiddle_h:rsci.adra_d.core.pff(9)} {twiddle_h:rsci.adra_d.core.pff(10)} {twiddle_h:rsci.adra_d.core.pff(11)} {twiddle_h:rsci.adra_d.core.pff(12)} {twiddle_h:rsci.adra_d.core.pff(13)} {twiddle_h:rsci.adra_d.core.pff(14)} {twiddle_h:rsci.adra_d.core.pff(15)} {twiddle_h:rsci.adra_d.core.pff(16)} {twiddle_h:rsci.adra_d.core.pff(17)} {twiddle_h:rsci.adra_d.core.pff(18)} {twiddle_h:rsci.adra_d.core.pff(19)} {twiddle_h:rsci.adra_d.core.pff(20)} {twiddle_h:rsci.adra_d.core.pff(21)} {twiddle_h:rsci.adra_d.core.pff(22)} {twiddle_h:rsci.adra_d.core.pff(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-594 -attr oid 592 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core.pff}
load net {twiddle_h:rsci.adra_d.core.sct.pff(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.sct.pff(1)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core.sct.pff} 2 {twiddle_h:rsci.adra_d.core.sct.pff(0)} {twiddle_h:rsci.adra_d.core.sct.pff(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-595 -attr oid 593 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core.sct.pff}
load net {twiddle_h:rsci.adra_d.core.sct.pff(0)} -port {twiddle_h:rsci.adra_d.core.sct.pff(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.sct.pff(1)} -port {twiddle_h:rsci.adra_d.core.sct.pff(1)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core.sct.pff} 2 {twiddle_h:rsci.adra_d.core.sct.pff(0)} {twiddle_h:rsci.adra_d.core.sct.pff(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-596 -attr oid 594 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core.sct.pff}
load inst "COMP_LOOP:twiddle_help:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-597 -attr oid 595 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {twiddle_h:rsci.bcwt} -pin  "COMP_LOOP:twiddle_help:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.biwt} -pin  "COMP_LOOP:twiddle_help:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load net {COMP_LOOP:twiddle_help:nor#1.itm} -pin  "COMP_LOOP:twiddle_help:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1.itm}
load inst "COMP_LOOP:twiddle_help:nor" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-598 -attr oid 596 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {COMP_LOOP:twiddle_help:nor#1.itm} -pin  "COMP_LOOP:twiddle_help:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1.itm}
load net {twiddle_h:rsci.bdwt} -pin  "COMP_LOOP:twiddle_help:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt}
load net {COMP_LOOP:twiddle_help:nor.itm} -pin  "COMP_LOOP:twiddle_help:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor.itm}
load inst "reg(twiddle_h:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-599 -attr oid 597 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:twiddle_help:nor.itm} -pin  "reg(twiddle_h:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor.itm}
load net {GND} -pin  "reg(twiddle_h:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(twiddle_h:rsci.bcwt)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-600 -attr oid 598 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle_h:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/rst}
load net {twiddle_h:rsci.bcwt} -pin  "reg(twiddle_h:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load inst "COMP_LOOP:twiddle_help:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-601 -attr oid 599 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {twiddle_h:rsci.bcwt#1} -pin  "COMP_LOOP:twiddle_help:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt#1}
load net {twiddle_h:rsci.biwt#1} -pin  "COMP_LOOP:twiddle_help:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt#1}
load net {COMP_LOOP:twiddle_help:nor#3.itm} -pin  "COMP_LOOP:twiddle_help:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#3.itm}
load inst "COMP_LOOP:twiddle_help:nor#2" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-602 -attr oid 600 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {COMP_LOOP:twiddle_help:nor#3.itm} -pin  "COMP_LOOP:twiddle_help:nor#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#3.itm}
load net {twiddle_h:rsci.bdwt#2} -pin  "COMP_LOOP:twiddle_help:nor#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt#2}
load net {COMP_LOOP:twiddle_help:nor#2.itm} -pin  "COMP_LOOP:twiddle_help:nor#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#2.itm}
load inst "reg(twiddle_h:rsci.bcwt#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-603 -attr oid 601 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:twiddle_help:nor#2.itm} -pin  "reg(twiddle_h:rsci.bcwt#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#2.itm}
load net {GND} -pin  "reg(twiddle_h:rsci.bcwt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(twiddle_h:rsci.bcwt#1)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-604 -attr oid 602 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle_h:rsci.bcwt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/rst}
load net {twiddle_h:rsci.bcwt#1} -pin  "reg(twiddle_h:rsci.bcwt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt#1}
load inst "reg(twiddle_h:rsci.qa_d.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-605 -attr oid 603 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle_h:rsci.qa_d(32)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(33)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(34)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(35)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(36)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(37)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(38)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(39)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(40)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(41)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(42)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(43)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(44)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(45)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(46)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(47)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(48)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(49)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(50)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(51)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(52)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(53)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(54)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(55)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(56)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(57)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(58)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(59)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(60)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(61)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(62)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {twiddle_h:rsci.qa_d(63)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm}
load net {clk} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-606 -attr oid 604 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load net {twiddle_h:rsci.biwt#1} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt#1}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(0)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(1)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(2)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(3)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(4)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(5)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(6)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(7)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(8)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(9)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(10)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(11)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(12)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(13)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(14)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(15)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(16)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(17)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(18)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(19)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(20)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(21)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(22)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(23)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(24)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(25)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(26)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(27)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(28)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(29)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(30)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(31)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load inst "reg(twiddle_h:rsci.qa_d.bfwt)#1" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-607 -attr oid 605 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)#1} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle_h:rsci.qa_d(0)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(1)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(2)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(3)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(4)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(5)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(6)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(7)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(8)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(9)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(10)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(11)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(12)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(13)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(14)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(15)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(16)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(17)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(18)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(19)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(20)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(21)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(22)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(23)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(24)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(25)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(26)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(27)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(28)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(29)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(30)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {twiddle_h:rsci.qa_d(31)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm}
load net {clk} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-608 -attr oid 606 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load net {twiddle_h:rsci.biwt} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(0)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(1)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(2)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(3)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(4)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(5)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(6)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(7)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(8)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(9)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(10)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(11)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(12)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(13)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(14)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(15)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(16)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(17)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(18)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(19)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(20)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(21)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(22)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(23)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(24)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(25)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(26)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(27)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(28)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(29)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(30)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(31)} -pin  "reg(twiddle_h:rsci.qa_d.bfwt)#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load inst "COMP_LOOP:twiddle_help:mux#2" "mux(2,32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-609 -attr oid 607 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {twiddle_h:rsci.qa_d(32)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(33)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(34)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(35)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(36)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(37)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(38)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(39)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(40)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(41)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(42)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(43)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(44)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(45)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(46)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(47)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(48)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(49)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(50)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(51)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(52)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(53)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(54)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(55)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(56)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(57)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(58)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(59)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(60)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(61)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(62)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d(63)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32)#1.itm}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(0)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(1)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(2)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(3)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(4)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(5)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(6)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(7)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(8)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(9)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(10)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(11)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(12)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(13)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(14)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(15)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(16)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(17)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(18)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(19)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(20)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(21)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(22)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(23)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(24)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(25)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(26)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(27)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(28)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(29)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(30)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.qa_d.bfwt(63:32)(31)} -pin  "COMP_LOOP:twiddle_help:mux#2" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(63:32)}
load net {twiddle_h:rsci.bcwt#1} -pin  "COMP_LOOP:twiddle_help:mux#2" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt#1}
load net {COMP_LOOP:twiddle_help:mux#2.itm(0)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(1)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(2)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(3)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(4)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(5)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(6)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(7)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(8)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(9)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(10)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(11)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(12)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(13)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(14)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(15)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(16)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(17)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(18)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(19)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(20)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(21)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(22)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(23)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(24)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(25)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(26)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(27)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(28)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(29)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(30)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load net {COMP_LOOP:twiddle_help:mux#2.itm(31)} -pin  "COMP_LOOP:twiddle_help:mux#2" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#2.itm}
load inst "COMP_LOOP:twiddle_help:mux#3" "mux(2,32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-610 -attr oid 608 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {twiddle_h:rsci.qa_d(0)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(1)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(2)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(3)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(4)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(5)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(6)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(7)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(8)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(9)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(10)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(11)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(12)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(13)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(14)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(15)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(16)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(17)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(18)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(19)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(20)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(21)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(22)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(23)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(24)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(25)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(26)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(27)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(28)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(29)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(30)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d(31)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(0)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(1)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(2)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(3)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(4)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(5)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(6)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(7)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(8)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(9)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(10)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(11)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(12)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(13)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(14)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(15)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(16)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(17)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(18)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(19)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(20)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(21)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(22)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(23)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(24)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(25)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(26)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(27)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(28)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(29)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(30)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.qa_d.bfwt(31:0)(31)} -pin  "COMP_LOOP:twiddle_help:mux#3" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qa_d.bfwt(31:0)}
load net {twiddle_h:rsci.bcwt} -pin  "COMP_LOOP:twiddle_help:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {COMP_LOOP:twiddle_help:mux#3.itm(0)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(1)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(2)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(3)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(4)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(5)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(6)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(7)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(8)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(9)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(10)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(11)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(12)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(13)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(14)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(15)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(16)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(17)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(18)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(19)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(20)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(21)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(22)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(23)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(24)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(25)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(26)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(27)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(28)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(29)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(30)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load net {COMP_LOOP:twiddle_help:mux#3.itm(31)} -pin  "COMP_LOOP:twiddle_help:mux#3" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#3.itm}
load inst "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:not#1" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-611 -attr oid 609 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {twiddle_h:rsci.adra_d.core.sct.pff(1)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core.sct)(1)#2.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:not#1.itm} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:not#1.itm}
load inst "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:not#2" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-612 -attr oid 610 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {twiddle_h:rsci.adra_d.core.sct.pff(1)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core.sct)(1)#1.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:not#2.itm} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:not#2.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-613 -attr oid 611 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-614 -attr oid 612 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/rst}
load portBus twiddle_h:rsci.adra_d(23:0) output 24 {twiddle_h:rsci.adra_d(23)} {twiddle_h:rsci.adra_d(22)} {twiddle_h:rsci.adra_d(21)} {twiddle_h:rsci.adra_d(20)} {twiddle_h:rsci.adra_d(19)} {twiddle_h:rsci.adra_d(18)} {twiddle_h:rsci.adra_d(17)} {twiddle_h:rsci.adra_d(16)} {twiddle_h:rsci.adra_d(15)} {twiddle_h:rsci.adra_d(14)} {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-615 -attr oid 613 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-616 -attr oid 614 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-617 -attr oid 615 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-618 -attr oid 616 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-619 -attr oid 617 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten}
load port {twiddle_h:rsci.oswt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-620 -attr oid 618 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt}
load port {twiddle_h:rsci.oswt#1} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-621 -attr oid 619 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt#1}
load portBus twiddle_h:rsci.qa_d.mxwt(63:0) output 64 {twiddle_h:rsci.qa_d.mxwt(63)} {twiddle_h:rsci.qa_d.mxwt(62)} {twiddle_h:rsci.qa_d.mxwt(61)} {twiddle_h:rsci.qa_d.mxwt(60)} {twiddle_h:rsci.qa_d.mxwt(59)} {twiddle_h:rsci.qa_d.mxwt(58)} {twiddle_h:rsci.qa_d.mxwt(57)} {twiddle_h:rsci.qa_d.mxwt(56)} {twiddle_h:rsci.qa_d.mxwt(55)} {twiddle_h:rsci.qa_d.mxwt(54)} {twiddle_h:rsci.qa_d.mxwt(53)} {twiddle_h:rsci.qa_d.mxwt(52)} {twiddle_h:rsci.qa_d.mxwt(51)} {twiddle_h:rsci.qa_d.mxwt(50)} {twiddle_h:rsci.qa_d.mxwt(49)} {twiddle_h:rsci.qa_d.mxwt(48)} {twiddle_h:rsci.qa_d.mxwt(47)} {twiddle_h:rsci.qa_d.mxwt(46)} {twiddle_h:rsci.qa_d.mxwt(45)} {twiddle_h:rsci.qa_d.mxwt(44)} {twiddle_h:rsci.qa_d.mxwt(43)} {twiddle_h:rsci.qa_d.mxwt(42)} {twiddle_h:rsci.qa_d.mxwt(41)} {twiddle_h:rsci.qa_d.mxwt(40)} {twiddle_h:rsci.qa_d.mxwt(39)} {twiddle_h:rsci.qa_d.mxwt(38)} {twiddle_h:rsci.qa_d.mxwt(37)} {twiddle_h:rsci.qa_d.mxwt(36)} {twiddle_h:rsci.qa_d.mxwt(35)} {twiddle_h:rsci.qa_d.mxwt(34)} {twiddle_h:rsci.qa_d.mxwt(33)} {twiddle_h:rsci.qa_d.mxwt(32)} {twiddle_h:rsci.qa_d.mxwt(31)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-622 -attr oid 620 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-623 -attr oid 621 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load portBus twiddle_h:rsci.adra_d.core.pff(23:0) input 24 {twiddle_h:rsci.adra_d.core.pff(23)} {twiddle_h:rsci.adra_d.core.pff(22)} {twiddle_h:rsci.adra_d.core.pff(21)} {twiddle_h:rsci.adra_d.core.pff(20)} {twiddle_h:rsci.adra_d.core.pff(19)} {twiddle_h:rsci.adra_d.core.pff(18)} {twiddle_h:rsci.adra_d.core.pff(17)} {twiddle_h:rsci.adra_d.core.pff(16)} {twiddle_h:rsci.adra_d.core.pff(15)} {twiddle_h:rsci.adra_d.core.pff(14)} {twiddle_h:rsci.adra_d.core.pff(13)} {twiddle_h:rsci.adra_d.core.pff(12)} {twiddle_h:rsci.adra_d.core.pff(11)} {twiddle_h:rsci.adra_d.core.pff(10)} {twiddle_h:rsci.adra_d.core.pff(9)} {twiddle_h:rsci.adra_d.core.pff(8)} {twiddle_h:rsci.adra_d.core.pff(7)} {twiddle_h:rsci.adra_d.core.pff(6)} {twiddle_h:rsci.adra_d.core.pff(5)} {twiddle_h:rsci.adra_d.core.pff(4)} {twiddle_h:rsci.adra_d.core.pff(3)} {twiddle_h:rsci.adra_d.core.pff(2)} {twiddle_h:rsci.adra_d.core.pff(1)} {twiddle_h:rsci.adra_d.core.pff(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-624 -attr oid 622 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core.pff}
load portBus twiddle_h:rsci.adra_d.core.psct.pff(1:0) input 2 {twiddle_h:rsci.adra_d.core.psct.pff(1)} {twiddle_h:rsci.adra_d.core.psct.pff(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-625 -attr oid 623 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core.psct.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-626 -attr oid 624 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten.pff}
load port {twiddle_h:rsci.oswt#1.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-627 -attr oid 625 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt#1.pff}
load port {twiddle_h:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-628 -attr oid 626 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt.pff}
load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle_h:rsci.oswt} input \
     port {twiddle_h:rsci.oswt#1} input \
     portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     port {twiddle_h:rsci.biwt} output \
     port {twiddle_h:rsci.bdwt} output \
     port {twiddle_h:rsci.biwt#1} output \
     port {twiddle_h:rsci.bdwt#2} output \
     portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} \
     portBus twiddle_h:rsci.adra_d.core.sct.pff(1:0) output 2 {twiddle_h:rsci.adra_d.core.sct.pff(1)} {twiddle_h:rsci.adra_d.core.sct.pff(0)} \
     portBus twiddle_h:rsci.adra_d.core.psct.pff(1:0) input 2 {twiddle_h:rsci.adra_d.core.psct.pff(1)} {twiddle_h:rsci.adra_d.core.psct.pff(0)} \
     port {core.wten.pff} input \
     port {twiddle_h:rsci.oswt#1.pff} input \
     port {twiddle_h:rsci.oswt.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle_h:rsci.adra_d(23:0) output 24 {twiddle_h:rsci.adra_d(23)} {twiddle_h:rsci.adra_d(22)} {twiddle_h:rsci.adra_d(21)} {twiddle_h:rsci.adra_d(20)} {twiddle_h:rsci.adra_d(19)} {twiddle_h:rsci.adra_d(18)} {twiddle_h:rsci.adra_d(17)} {twiddle_h:rsci.adra_d(16)} {twiddle_h:rsci.adra_d(15)} {twiddle_h:rsci.adra_d(14)} {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} \
     portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} \
     portBus twiddle_h:rsci.qa_d.mxwt(63:0) output 64 {twiddle_h:rsci.qa_d.mxwt(63)} {twiddle_h:rsci.qa_d.mxwt(62)} {twiddle_h:rsci.qa_d.mxwt(61)} {twiddle_h:rsci.qa_d.mxwt(60)} {twiddle_h:rsci.qa_d.mxwt(59)} {twiddle_h:rsci.qa_d.mxwt(58)} {twiddle_h:rsci.qa_d.mxwt(57)} {twiddle_h:rsci.qa_d.mxwt(56)} {twiddle_h:rsci.qa_d.mxwt(55)} {twiddle_h:rsci.qa_d.mxwt(54)} {twiddle_h:rsci.qa_d.mxwt(53)} {twiddle_h:rsci.qa_d.mxwt(52)} {twiddle_h:rsci.qa_d.mxwt(51)} {twiddle_h:rsci.qa_d.mxwt(50)} {twiddle_h:rsci.qa_d.mxwt(49)} {twiddle_h:rsci.qa_d.mxwt(48)} {twiddle_h:rsci.qa_d.mxwt(47)} {twiddle_h:rsci.qa_d.mxwt(46)} {twiddle_h:rsci.qa_d.mxwt(45)} {twiddle_h:rsci.qa_d.mxwt(44)} {twiddle_h:rsci.qa_d.mxwt(43)} {twiddle_h:rsci.qa_d.mxwt(42)} {twiddle_h:rsci.qa_d.mxwt(41)} {twiddle_h:rsci.qa_d.mxwt(40)} {twiddle_h:rsci.qa_d.mxwt(39)} {twiddle_h:rsci.qa_d.mxwt(38)} {twiddle_h:rsci.qa_d.mxwt(37)} {twiddle_h:rsci.qa_d.mxwt(36)} {twiddle_h:rsci.qa_d.mxwt(35)} {twiddle_h:rsci.qa_d.mxwt(34)} {twiddle_h:rsci.qa_d.mxwt(33)} {twiddle_h:rsci.qa_d.mxwt(32)} {twiddle_h:rsci.qa_d.mxwt(31)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(0)} \
     port {twiddle_h:rsci.biwt} input \
     port {twiddle_h:rsci.bdwt} input \
     port {twiddle_h:rsci.biwt#1} input \
     port {twiddle_h:rsci.bdwt#2} input \
     portBus twiddle_h:rsci.adra_d.core.pff(23:0) input 24 {twiddle_h:rsci.adra_d.core.pff(23)} {twiddle_h:rsci.adra_d.core.pff(22)} {twiddle_h:rsci.adra_d.core.pff(21)} {twiddle_h:rsci.adra_d.core.pff(20)} {twiddle_h:rsci.adra_d.core.pff(19)} {twiddle_h:rsci.adra_d.core.pff(18)} {twiddle_h:rsci.adra_d.core.pff(17)} {twiddle_h:rsci.adra_d.core.pff(16)} {twiddle_h:rsci.adra_d.core.pff(15)} {twiddle_h:rsci.adra_d.core.pff(14)} {twiddle_h:rsci.adra_d.core.pff(13)} {twiddle_h:rsci.adra_d.core.pff(12)} {twiddle_h:rsci.adra_d.core.pff(11)} {twiddle_h:rsci.adra_d.core.pff(10)} {twiddle_h:rsci.adra_d.core.pff(9)} {twiddle_h:rsci.adra_d.core.pff(8)} {twiddle_h:rsci.adra_d.core.pff(7)} {twiddle_h:rsci.adra_d.core.pff(6)} {twiddle_h:rsci.adra_d.core.pff(5)} {twiddle_h:rsci.adra_d.core.pff(4)} {twiddle_h:rsci.adra_d.core.pff(3)} {twiddle_h:rsci.adra_d.core.pff(2)} {twiddle_h:rsci.adra_d.core.pff(1)} {twiddle_h:rsci.adra_d.core.pff(0)} \
     portBus twiddle_h:rsci.adra_d.core.sct.pff(1:0) input 2 {twiddle_h:rsci.adra_d.core.sct.pff(1)} {twiddle_h:rsci.adra_d.core.sct.pff(0)} \

load net {twiddle_h:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-629 -attr oid 627 -attr vt d
load net {twiddle_h:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-630 -attr oid 628 -attr vt d
load net {twiddle_h:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-631 -attr oid 629 -attr vt d
load net {twiddle_h:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-632 -attr oid 630 -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-633 -attr oid 631 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.adra_d.reg(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(13)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(14)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(15)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(16)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(17)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(18)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(19)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(20)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(21)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(22)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(23)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.reg} 24 {twiddle_h:rsci.adra_d.reg(0)} {twiddle_h:rsci.adra_d.reg(1)} {twiddle_h:rsci.adra_d.reg(2)} {twiddle_h:rsci.adra_d.reg(3)} {twiddle_h:rsci.adra_d.reg(4)} {twiddle_h:rsci.adra_d.reg(5)} {twiddle_h:rsci.adra_d.reg(6)} {twiddle_h:rsci.adra_d.reg(7)} {twiddle_h:rsci.adra_d.reg(8)} {twiddle_h:rsci.adra_d.reg(9)} {twiddle_h:rsci.adra_d.reg(10)} {twiddle_h:rsci.adra_d.reg(11)} {twiddle_h:rsci.adra_d.reg(12)} {twiddle_h:rsci.adra_d.reg(13)} {twiddle_h:rsci.adra_d.reg(14)} {twiddle_h:rsci.adra_d.reg(15)} {twiddle_h:rsci.adra_d.reg(16)} {twiddle_h:rsci.adra_d.reg(17)} {twiddle_h:rsci.adra_d.reg(18)} {twiddle_h:rsci.adra_d.reg(19)} {twiddle_h:rsci.adra_d.reg(20)} {twiddle_h:rsci.adra_d.reg(21)} {twiddle_h:rsci.adra_d.reg(22)} {twiddle_h:rsci.adra_d.reg(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-634 -attr oid 632 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.core.sct.iff(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.sct.iff(1)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core.sct.iff} 2 {twiddle_h:rsci.adra_d.core.sct.iff(0)} {twiddle_h:rsci.adra_d.core.sct.iff(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-635 -attr oid 633 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core.sct.iff}
load net {COMP_LOOP:twiddle_help:conc#3.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#3.itm(23)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:conc#3.itm} 24 {COMP_LOOP:twiddle_help:conc#3.itm(0)} {COMP_LOOP:twiddle_help:conc#3.itm(1)} {COMP_LOOP:twiddle_help:conc#3.itm(2)} {COMP_LOOP:twiddle_help:conc#3.itm(3)} {COMP_LOOP:twiddle_help:conc#3.itm(4)} {COMP_LOOP:twiddle_help:conc#3.itm(5)} {COMP_LOOP:twiddle_help:conc#3.itm(6)} {COMP_LOOP:twiddle_help:conc#3.itm(7)} {COMP_LOOP:twiddle_help:conc#3.itm(8)} {COMP_LOOP:twiddle_help:conc#3.itm(9)} {COMP_LOOP:twiddle_help:conc#3.itm(10)} {COMP_LOOP:twiddle_help:conc#3.itm(11)} {COMP_LOOP:twiddle_help:conc#3.itm(12)} {COMP_LOOP:twiddle_help:conc#3.itm(13)} {COMP_LOOP:twiddle_help:conc#3.itm(14)} {COMP_LOOP:twiddle_help:conc#3.itm(15)} {COMP_LOOP:twiddle_help:conc#3.itm(16)} {COMP_LOOP:twiddle_help:conc#3.itm(17)} {COMP_LOOP:twiddle_help:conc#3.itm(18)} {COMP_LOOP:twiddle_help:conc#3.itm(19)} {COMP_LOOP:twiddle_help:conc#3.itm(20)} {COMP_LOOP:twiddle_help:conc#3.itm(21)} {COMP_LOOP:twiddle_help:conc#3.itm(22)} {COMP_LOOP:twiddle_help:conc#3.itm(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-636 -attr oid 634 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm} 10 {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(0)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(1)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(2)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(3)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(4)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(5)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(6)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(7)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(8)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-637 -attr oid 635 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(23-14)#1.itm}
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(11)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm} 12 {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(0)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(1)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(2)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(3)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(4)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(5)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(6)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(7)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(8)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(9)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(10)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-638 -attr oid 636 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#1.itm}
load net {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-639 -attr oid 637 -attr vt d
load net {clk} -port {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-640 -attr oid 638 -attr vt d
load net {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-641 -attr oid 639 -attr vt d
load net {rst} -port {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-642 -attr oid 640 -attr vt d
load net {twiddle_h:rsci.adra_d(0)} -attr vt d
load net {twiddle_h:rsci.adra_d(1)} -attr vt d
load net {twiddle_h:rsci.adra_d(2)} -attr vt d
load net {twiddle_h:rsci.adra_d(3)} -attr vt d
load net {twiddle_h:rsci.adra_d(4)} -attr vt d
load net {twiddle_h:rsci.adra_d(5)} -attr vt d
load net {twiddle_h:rsci.adra_d(6)} -attr vt d
load net {twiddle_h:rsci.adra_d(7)} -attr vt d
load net {twiddle_h:rsci.adra_d(8)} -attr vt d
load net {twiddle_h:rsci.adra_d(9)} -attr vt d
load net {twiddle_h:rsci.adra_d(10)} -attr vt d
load net {twiddle_h:rsci.adra_d(11)} -attr vt d
load net {twiddle_h:rsci.adra_d(12)} -attr vt d
load net {twiddle_h:rsci.adra_d(13)} -attr vt d
load net {twiddle_h:rsci.adra_d(14)} -attr vt d
load net {twiddle_h:rsci.adra_d(15)} -attr vt d
load net {twiddle_h:rsci.adra_d(16)} -attr vt d
load net {twiddle_h:rsci.adra_d(17)} -attr vt d
load net {twiddle_h:rsci.adra_d(18)} -attr vt d
load net {twiddle_h:rsci.adra_d(19)} -attr vt d
load net {twiddle_h:rsci.adra_d(20)} -attr vt d
load net {twiddle_h:rsci.adra_d(21)} -attr vt d
load net {twiddle_h:rsci.adra_d(22)} -attr vt d
load net {twiddle_h:rsci.adra_d(23)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d} 24 {twiddle_h:rsci.adra_d(0)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(14)} {twiddle_h:rsci.adra_d(15)} {twiddle_h:rsci.adra_d(16)} {twiddle_h:rsci.adra_d(17)} {twiddle_h:rsci.adra_d(18)} {twiddle_h:rsci.adra_d(19)} {twiddle_h:rsci.adra_d(20)} {twiddle_h:rsci.adra_d(21)} {twiddle_h:rsci.adra_d(22)} {twiddle_h:rsci.adra_d(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-643 -attr oid 641 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(0)} -port {twiddle_h:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(1)} -port {twiddle_h:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(2)} -port {twiddle_h:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(3)} -port {twiddle_h:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(4)} -port {twiddle_h:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(5)} -port {twiddle_h:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(6)} -port {twiddle_h:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(7)} -port {twiddle_h:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(8)} -port {twiddle_h:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(9)} -port {twiddle_h:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(10)} -port {twiddle_h:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(11)} -port {twiddle_h:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(12)} -port {twiddle_h:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(13)} -port {twiddle_h:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(14)} -port {twiddle_h:rsci.adra_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(15)} -port {twiddle_h:rsci.adra_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(16)} -port {twiddle_h:rsci.adra_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(17)} -port {twiddle_h:rsci.adra_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(18)} -port {twiddle_h:rsci.adra_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(19)} -port {twiddle_h:rsci.adra_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(20)} -port {twiddle_h:rsci.adra_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(21)} -port {twiddle_h:rsci.adra_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(22)} -port {twiddle_h:rsci.adra_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(23)} -port {twiddle_h:rsci.adra_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-644 -attr oid 642 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(0)} -port {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -port {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -port {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -port {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -port {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -port {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -port {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -port {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -port {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -port {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -port {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -port {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -port {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -port {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -port {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -port {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -port {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -port {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -port {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -port {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -port {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -port {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -port {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -port {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -port {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -port {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -port {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -port {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -port {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -port {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -port {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -port {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -port {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -port {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -port {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -port {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -port {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -port {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -port {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -port {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -port {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -port {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -port {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -port {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -port {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -port {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -port {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -port {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -port {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -port {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -port {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -port {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -port {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -port {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -port {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -port {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -port {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -port {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -port {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -port {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -port {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -port {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -port {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -port {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-645 -attr oid 643 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-646 -attr oid 644 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-647 -attr oid 645 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-648 -attr oid 646 -attr vt d
load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-649 -attr oid 647 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-650 -attr oid 648 -attr vt d
load net {twiddle_h:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-651 -attr oid 649 -attr vt d
load net {twiddle_h:rsci.oswt} -port {twiddle_h:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-652 -attr oid 650 -attr vt d
load net {twiddle_h:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-653 -attr oid 651 -attr vt d
load net {twiddle_h:rsci.oswt#1} -port {twiddle_h:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-654 -attr oid 652 -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(32)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(33)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(34)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(35)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(36)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(37)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(38)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(39)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(40)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(41)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(42)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(43)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(44)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(45)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(46)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(47)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(48)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(49)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(50)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(51)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(52)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(53)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(54)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(55)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(56)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(57)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(58)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(59)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(60)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(61)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(62)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d.mxwt} 64 {twiddle_h:rsci.qa_d.mxwt(0)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(31)} {twiddle_h:rsci.qa_d.mxwt(32)} {twiddle_h:rsci.qa_d.mxwt(33)} {twiddle_h:rsci.qa_d.mxwt(34)} {twiddle_h:rsci.qa_d.mxwt(35)} {twiddle_h:rsci.qa_d.mxwt(36)} {twiddle_h:rsci.qa_d.mxwt(37)} {twiddle_h:rsci.qa_d.mxwt(38)} {twiddle_h:rsci.qa_d.mxwt(39)} {twiddle_h:rsci.qa_d.mxwt(40)} {twiddle_h:rsci.qa_d.mxwt(41)} {twiddle_h:rsci.qa_d.mxwt(42)} {twiddle_h:rsci.qa_d.mxwt(43)} {twiddle_h:rsci.qa_d.mxwt(44)} {twiddle_h:rsci.qa_d.mxwt(45)} {twiddle_h:rsci.qa_d.mxwt(46)} {twiddle_h:rsci.qa_d.mxwt(47)} {twiddle_h:rsci.qa_d.mxwt(48)} {twiddle_h:rsci.qa_d.mxwt(49)} {twiddle_h:rsci.qa_d.mxwt(50)} {twiddle_h:rsci.qa_d.mxwt(51)} {twiddle_h:rsci.qa_d.mxwt(52)} {twiddle_h:rsci.qa_d.mxwt(53)} {twiddle_h:rsci.qa_d.mxwt(54)} {twiddle_h:rsci.qa_d.mxwt(55)} {twiddle_h:rsci.qa_d.mxwt(56)} {twiddle_h:rsci.qa_d.mxwt(57)} {twiddle_h:rsci.qa_d.mxwt(58)} {twiddle_h:rsci.qa_d.mxwt(59)} {twiddle_h:rsci.qa_d.mxwt(60)} {twiddle_h:rsci.qa_d.mxwt(61)} {twiddle_h:rsci.qa_d.mxwt(62)} {twiddle_h:rsci.qa_d.mxwt(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-655 -attr oid 653 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(0)} -port {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(1)} -port {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(2)} -port {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(3)} -port {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(4)} -port {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(5)} -port {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(6)} -port {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(7)} -port {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(8)} -port {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(9)} -port {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(10)} -port {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(11)} -port {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(12)} -port {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(13)} -port {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(14)} -port {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(15)} -port {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(16)} -port {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(17)} -port {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(18)} -port {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(19)} -port {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(20)} -port {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(21)} -port {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(22)} -port {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(23)} -port {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(24)} -port {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(25)} -port {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(26)} -port {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(27)} -port {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(28)} -port {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(29)} -port {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(30)} -port {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(31)} -port {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(32)} -port {twiddle_h:rsci.qa_d.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(33)} -port {twiddle_h:rsci.qa_d.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(34)} -port {twiddle_h:rsci.qa_d.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(35)} -port {twiddle_h:rsci.qa_d.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(36)} -port {twiddle_h:rsci.qa_d.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(37)} -port {twiddle_h:rsci.qa_d.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(38)} -port {twiddle_h:rsci.qa_d.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(39)} -port {twiddle_h:rsci.qa_d.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(40)} -port {twiddle_h:rsci.qa_d.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(41)} -port {twiddle_h:rsci.qa_d.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(42)} -port {twiddle_h:rsci.qa_d.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(43)} -port {twiddle_h:rsci.qa_d.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(44)} -port {twiddle_h:rsci.qa_d.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(45)} -port {twiddle_h:rsci.qa_d.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(46)} -port {twiddle_h:rsci.qa_d.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(47)} -port {twiddle_h:rsci.qa_d.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(48)} -port {twiddle_h:rsci.qa_d.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(49)} -port {twiddle_h:rsci.qa_d.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(50)} -port {twiddle_h:rsci.qa_d.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(51)} -port {twiddle_h:rsci.qa_d.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(52)} -port {twiddle_h:rsci.qa_d.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(53)} -port {twiddle_h:rsci.qa_d.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(54)} -port {twiddle_h:rsci.qa_d.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(55)} -port {twiddle_h:rsci.qa_d.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(56)} -port {twiddle_h:rsci.qa_d.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(57)} -port {twiddle_h:rsci.qa_d.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(58)} -port {twiddle_h:rsci.qa_d.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(59)} -port {twiddle_h:rsci.qa_d.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(60)} -port {twiddle_h:rsci.qa_d.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(61)} -port {twiddle_h:rsci.qa_d.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(62)} -port {twiddle_h:rsci.qa_d.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(63)} -port {twiddle_h:rsci.qa_d.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-656 -attr oid 654 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-657 -attr oid 655 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle_h:rsci.adra_d.core.pff(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(13)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(14)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(15)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(16)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(17)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(18)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(19)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(20)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(21)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(22)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(23)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core.pff} 24 {twiddle_h:rsci.adra_d.core.pff(0)} {twiddle_h:rsci.adra_d.core.pff(1)} {twiddle_h:rsci.adra_d.core.pff(2)} {twiddle_h:rsci.adra_d.core.pff(3)} {twiddle_h:rsci.adra_d.core.pff(4)} {twiddle_h:rsci.adra_d.core.pff(5)} {twiddle_h:rsci.adra_d.core.pff(6)} {twiddle_h:rsci.adra_d.core.pff(7)} {twiddle_h:rsci.adra_d.core.pff(8)} {twiddle_h:rsci.adra_d.core.pff(9)} {twiddle_h:rsci.adra_d.core.pff(10)} {twiddle_h:rsci.adra_d.core.pff(11)} {twiddle_h:rsci.adra_d.core.pff(12)} {twiddle_h:rsci.adra_d.core.pff(13)} {twiddle_h:rsci.adra_d.core.pff(14)} {twiddle_h:rsci.adra_d.core.pff(15)} {twiddle_h:rsci.adra_d.core.pff(16)} {twiddle_h:rsci.adra_d.core.pff(17)} {twiddle_h:rsci.adra_d.core.pff(18)} {twiddle_h:rsci.adra_d.core.pff(19)} {twiddle_h:rsci.adra_d.core.pff(20)} {twiddle_h:rsci.adra_d.core.pff(21)} {twiddle_h:rsci.adra_d.core.pff(22)} {twiddle_h:rsci.adra_d.core.pff(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-658 -attr oid 656 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core.pff}
load net {twiddle_h:rsci.adra_d.core.pff(0)} -port {twiddle_h:rsci.adra_d.core.pff(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(1)} -port {twiddle_h:rsci.adra_d.core.pff(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(2)} -port {twiddle_h:rsci.adra_d.core.pff(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(3)} -port {twiddle_h:rsci.adra_d.core.pff(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(4)} -port {twiddle_h:rsci.adra_d.core.pff(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(5)} -port {twiddle_h:rsci.adra_d.core.pff(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(6)} -port {twiddle_h:rsci.adra_d.core.pff(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(7)} -port {twiddle_h:rsci.adra_d.core.pff(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(8)} -port {twiddle_h:rsci.adra_d.core.pff(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(9)} -port {twiddle_h:rsci.adra_d.core.pff(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(10)} -port {twiddle_h:rsci.adra_d.core.pff(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(11)} -port {twiddle_h:rsci.adra_d.core.pff(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(12)} -port {twiddle_h:rsci.adra_d.core.pff(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(13)} -port {twiddle_h:rsci.adra_d.core.pff(13)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(14)} -port {twiddle_h:rsci.adra_d.core.pff(14)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(15)} -port {twiddle_h:rsci.adra_d.core.pff(15)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(16)} -port {twiddle_h:rsci.adra_d.core.pff(16)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(17)} -port {twiddle_h:rsci.adra_d.core.pff(17)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(18)} -port {twiddle_h:rsci.adra_d.core.pff(18)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(19)} -port {twiddle_h:rsci.adra_d.core.pff(19)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(20)} -port {twiddle_h:rsci.adra_d.core.pff(20)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(21)} -port {twiddle_h:rsci.adra_d.core.pff(21)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(22)} -port {twiddle_h:rsci.adra_d.core.pff(22)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.pff(23)} -port {twiddle_h:rsci.adra_d.core.pff(23)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core.pff} 24 {twiddle_h:rsci.adra_d.core.pff(0)} {twiddle_h:rsci.adra_d.core.pff(1)} {twiddle_h:rsci.adra_d.core.pff(2)} {twiddle_h:rsci.adra_d.core.pff(3)} {twiddle_h:rsci.adra_d.core.pff(4)} {twiddle_h:rsci.adra_d.core.pff(5)} {twiddle_h:rsci.adra_d.core.pff(6)} {twiddle_h:rsci.adra_d.core.pff(7)} {twiddle_h:rsci.adra_d.core.pff(8)} {twiddle_h:rsci.adra_d.core.pff(9)} {twiddle_h:rsci.adra_d.core.pff(10)} {twiddle_h:rsci.adra_d.core.pff(11)} {twiddle_h:rsci.adra_d.core.pff(12)} {twiddle_h:rsci.adra_d.core.pff(13)} {twiddle_h:rsci.adra_d.core.pff(14)} {twiddle_h:rsci.adra_d.core.pff(15)} {twiddle_h:rsci.adra_d.core.pff(16)} {twiddle_h:rsci.adra_d.core.pff(17)} {twiddle_h:rsci.adra_d.core.pff(18)} {twiddle_h:rsci.adra_d.core.pff(19)} {twiddle_h:rsci.adra_d.core.pff(20)} {twiddle_h:rsci.adra_d.core.pff(21)} {twiddle_h:rsci.adra_d.core.pff(22)} {twiddle_h:rsci.adra_d.core.pff(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-659 -attr oid 657 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core.pff}
load net {twiddle_h:rsci.adra_d.core.psct.pff(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.psct.pff(1)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core.psct.pff} 2 {twiddle_h:rsci.adra_d.core.psct.pff(0)} {twiddle_h:rsci.adra_d.core.psct.pff(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-660 -attr oid 658 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core.psct.pff}
load net {twiddle_h:rsci.adra_d.core.psct.pff(0)} -port {twiddle_h:rsci.adra_d.core.psct.pff(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.core.psct.pff(1)} -port {twiddle_h:rsci.adra_d.core.psct.pff(1)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.core.psct.pff} 2 {twiddle_h:rsci.adra_d.core.psct.pff(0)} {twiddle_h:rsci.adra_d.core.psct.pff(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-661 -attr oid 659 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core.psct.pff}
load net {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-662 -attr oid 660 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-663 -attr oid 661 -attr vt d
load net {twiddle_h:rsci.oswt#1.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-664 -attr oid 662 -attr vt d
load net {twiddle_h:rsci.oswt#1.pff} -port {twiddle_h:rsci.oswt#1.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-665 -attr oid 663 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-666 -attr oid 664 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -port {twiddle_h:rsci.oswt.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-667 -attr oid 665 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-668 -attr oid 666 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst} -attr area 10.000000 -attr delay 1.100001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-669 -attr oid 667 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-670 -attr oid 668 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten}
load net {twiddle_h:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-671 -attr oid 669 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt}
load net {twiddle_h:rsci.oswt#1} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-672 -attr oid 670 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt#1}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {twiddle_h:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-673 -attr oid 671 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-674 -attr oid 672 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-675 -attr oid 673 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.biwt#1}
load net {twiddle_h:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-676 -attr oid 674 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.bdwt#2}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.adra_d.core.sct.iff(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.adra_d.core.sct.pff(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core.sct.iff}
load net {twiddle_h:rsci.adra_d.core.sct.iff(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.adra_d.core.sct.pff(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core.sct.iff}
load net {twiddle_h:rsci.adra_d.core.psct.pff(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.adra_d.core.psct.pff(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core.psct.pff}
load net {twiddle_h:rsci.adra_d.core.psct.pff(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.adra_d.core.psct.pff(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core.psct.pff}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-677 -attr oid 675 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten.pff}
load net {twiddle_h:rsci.oswt#1.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.oswt#1.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-678 -attr oid 676 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt#1.pff}
load net {twiddle_h:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.oswt.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-679 -attr oid 677 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt.pff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-680 -attr oid 678 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst} -attr area 68.006000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-681 -attr oid 679 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-682 -attr oid 680 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/rst}
load net {twiddle_h:rsci.adra_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(32)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(33)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(34)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(35)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(36)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(37)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(38)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(39)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(40)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(41)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(42)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(43)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(44)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(45)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(46)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(47)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(48)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(49)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(50)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(51)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(52)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(53)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(54)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(55)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(56)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(57)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(58)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(59)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(60)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(61)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(62)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(63)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qa_d.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-683 -attr oid 681 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-684 -attr oid 682 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.biwt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-685 -attr oid 683 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.biwt#1}
load net {twiddle_h:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.bdwt#2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-686 -attr oid 684 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.bdwt#2}
load net {twiddle_h:rsci.adra_d.core.pff(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(12)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(13)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.pff(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.pff(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#3.itm}
load net {twiddle_h:rsci.adra_d.core.sct.iff(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.sct.pff(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core.sct.iff}
load net {twiddle_h:rsci.adra_d.core.sct.iff(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.adra_d.core.sct.pff(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core.sct.iff}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-687 -attr oid 685 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-688 -attr oid 686 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load port {complete:rsci.biwt} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-689 -attr oid 687 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load port {complete:rsci.bdwt} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-690 -attr oid 688 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load port {complete:rsci.bcwt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-691 -attr oid 689 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load port {complete:rsci.ivld.core.sct} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-692 -attr oid 690 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load port {complete:rsci.irdy} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-693 -attr oid 691 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-694 -attr oid 692 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-695 -attr oid 693 -attr vt d
load net {complete:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-696 -attr oid 694 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-697 -attr oid 695 -attr vt d
load net {complete:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-698 -attr oid 696 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-699 -attr oid 697 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load net {complete:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-700 -attr oid 698 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-701 -attr oid 699 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-702 -attr oid 700 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-703 -attr oid 701 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-704 -attr oid 702 -attr vt d
load net {complete:rsci.ogwt} -port {complete:rsci.ivld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-705 -attr oid 703 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-706 -attr oid 704 -attr vt d
load net {complete:rsci.irdy} -port {complete:rsci.irdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-707 -attr oid 705 -attr vt d
load inst "if:and#4" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-708 -attr oid 706 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {core.wen} -pin  "if:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/core.wen}
load net {complete:rsci.bdwt} -pin  "if:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load inst "if:and#5" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-709 -attr oid 707 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.ogwt} -pin  "if:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
load net {complete:rsci.irdy} -pin  "if:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load net {complete:rsci.biwt} -pin  "if:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load inst "if:not#2" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-710 -attr oid 708 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.bcwt} -pin  "if:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load net {if:not#2.itm} -pin  "if:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load inst "if:and#7" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-711 -attr oid 709 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {if:not#2.itm} -pin  "if:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load net {complete:rsci.ogwt} -pin  "if:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-712 -attr oid 710 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-713 -attr oid 711 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/rst}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-714 -attr oid 712 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-715 -attr oid 713 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load port {complete:rsci.biwt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-716 -attr oid 714 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load port {complete:rsci.bdwt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-717 -attr oid 715 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load port {complete:rsci.bcwt} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-718 -attr oid 716 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-719 -attr oid 717 -attr vt d
load net {clk} -port {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-720 -attr oid 718 -attr vt d
load net {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-721 -attr oid 719 -attr vt d
load net {rst} -port {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-722 -attr oid 720 -attr vt d
load net {complete:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-723 -attr oid 721 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-724 -attr oid 722 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-725 -attr oid 723 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-726 -attr oid 724 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-727 -attr oid 725 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-728 -attr oid 726 -attr vt d
load net {complete:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-729 -attr oid 727 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-730 -attr oid 728 -attr vt d
load net {complete:rsci.bcwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-731 -attr oid 729 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-732 -attr oid 730 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:nor#4" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-733 -attr oid 731 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {complete:rsci.bcwt} -pin  "if:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.biwt} -pin  "if:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {if:nor#4.itm} -pin  "if:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load inst "if:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-734 -attr oid 732 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {if:nor#4.itm} -pin  "if:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load net {complete:rsci.bdwt} -pin  "if:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load net {if:nor#3.itm} -pin  "if:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load inst "reg(complete:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-735 -attr oid 733 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor#3.itm} -pin  "reg(complete:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load net {GND} -pin  "reg(complete:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/0#1}
load net {clk} -pin  "reg(complete:rsci.bcwt)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-736 -attr oid 734 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/clk}
load net {rst} -pin  "reg(complete:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/rst}
load net {complete:rsci.bcwt} -pin  "reg(complete:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:not#3" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-737 -attr oid 735 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.oswt} -pin  "if:not#3" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load net {if:not#3.itm} -pin  "if:not#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load inst "if:or#2" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-738 -attr oid 736 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {if:not#3.itm} -pin  "if:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load net {complete:rsci.biwt} -pin  "if:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {complete:rsci.bcwt} -pin  "if:or#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.wen_comp} -pin  "if:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" \
 -symlib {0568803d-8954-49a2-84ff-b95094721b3c-32 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v6} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-739 -attr oid 737 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-740 -attr oid 738 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/rst}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-741 -attr oid 739 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-742 -attr oid 740 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-743 -attr oid 741 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-744 -attr oid 742 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-745 -attr oid 743 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load symbol "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(18)" EXT boxcolor 0 \
     port {vld} output \
     port {rdy} input \
     port {ivld} input \
     port {irdy} output \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.biwt} output \
     port {complete:rsci.bdwt} output \
     port {complete:rsci.bcwt} input \
     port {complete:rsci.ivld.core.sct} output \
     port {complete:rsci.irdy} input \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \
     port {complete:rsci.biwt} input \
     port {complete:rsci.bdwt} input \
     port {complete:rsci.bcwt} output \

load net {complete:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-746 -attr oid 744 -attr vt d
load net {complete:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-747 -attr oid 745 -attr vt d
load net {complete:rsci.bcwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-748 -attr oid 746 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-749 -attr oid 747 -attr vt d
load net {complete:rsci.irdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-750 -attr oid 748 -attr vt d
load net {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-751 -attr oid 749 -attr vt d
load net {clk} -port {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-752 -attr oid 750 -attr vt d
load net {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-753 -attr oid 751 -attr vt d
load net {rst} -port {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-754 -attr oid 752 -attr vt d
load net {complete:rsc.rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-755 -attr oid 753 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-756 -attr oid 754 -attr vt d
load net {complete:rsc.vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-757 -attr oid 755 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-758 -attr oid 756 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load net {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-759 -attr oid 757 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-760 -attr oid 758 -attr vt d
load net {complete:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-761 -attr oid 759 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-762 -attr oid 760 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-763 -attr oid 761 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-764 -attr oid 762 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-765 -attr oid 763 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst} -attr area 3.000000 -attr delay 1.100001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-766 -attr oid 764 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/core.wen}
load net {complete:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-767 -attr oid 765 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-768 -attr oid 766 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-769 -attr oid 767 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bcwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-770 -attr oid 768 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt}
load net {complete:rsci.ivld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.ivld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-771 -attr oid 769 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.irdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-772 -attr oid 770 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.irdy}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-773 -attr oid 771 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst} -attr area 3.001000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-774 -attr oid 772 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-775 -attr oid 773 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/rst}
load net {complete:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-776 -attr oid 774 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.wen_comp} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-777 -attr oid 775 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.biwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-778 -attr oid 776 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bdwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-779 -attr oid 777 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bcwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-780 -attr oid 778 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt}
load inst "complete:rsci" "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(18)" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-781 -attr oid 779 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci} -attr qmod "ccs_ioport.ccs_sync_out_wait(18)"
load net {complete:rsc.vld} -pin  "complete:rsci" {vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-782 -attr oid 780 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load net {complete:rsc.rdy} -pin  "complete:rsci" {rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-783 -attr oid 781 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.rdy}
load net {complete:rsci.ivld.core.sct} -pin  "complete:rsci" {ivld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-784 -attr oid 782 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "complete:rsci" {irdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-785 -attr oid 783 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.irdy}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-786 -attr oid 784 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-787 -attr oid 785 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load port {vec:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-788 -attr oid 786 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-789 -attr oid 787 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-790 -attr oid 788 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-791 -attr oid 789 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-792 -attr oid 790 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-793 -attr oid 791 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -port {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-794 -attr oid 792 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-795 -attr oid 793 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "vec:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load net {vec:not.itm} -pin  "vec:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load inst "vec:and#3" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-796 -attr oid 794 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsc.triosy:obj.iswt0} -pin  "vec:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load net {vec:not.itm} -pin  "vec:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" \
 -symlib {0568803d-8954-49a2-84ff-b95094721b3c-33 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v6} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-798 -attr oid 795 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-799 -attr oid 796 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-800 -attr oid 797 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \
     port {vec:rsc.triosy:obj.ld.core.sct} output \

load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-801 -attr oid 798 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-802 -attr oid 799 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-803 -attr oid 800 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-804 -attr oid 801 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-805 -attr oid 802 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-806 -attr oid 803 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-807 -attr oid 804 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-808 -attr oid 805 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-809 -attr oid 806 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/core.wten}
load net {vec:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-810 -attr oid 807 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-811 -attr oid 808 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-812 -attr oid 809 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:rsc.triosy:obj" {ld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-813 -attr oid 810 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load net {vec:rsc.triosy.lz} -pin  "vec:rsc.triosy:obj" {lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-814 -attr oid 811 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-815 -attr oid 812 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-816 -attr oid 813 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load port {p:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-817 -attr oid 814 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-818 -attr oid 815 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-819 -attr oid 816 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-820 -attr oid 817 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-821 -attr oid 818 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-822 -attr oid 819 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -port {p:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-823 -attr oid 820 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load inst "p:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-824 -attr oid 821 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "p:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load net {p:not.itm} -pin  "p:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load inst "p:and#3" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-825 -attr oid 822 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {p:rsc.triosy:obj.iswt0} -pin  "p:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load net {p:not.itm} -pin  "p:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" \
 -symlib {0568803d-8954-49a2-84ff-b95094721b3c-33 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v6} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-826 -attr oid 823 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-827 -attr oid 824 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-828 -attr oid 825 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \
     port {p:rsc.triosy:obj.ld.core.sct} output \

load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-829 -attr oid 826 -attr vt d
load net {p:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-830 -attr oid 827 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-831 -attr oid 828 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-832 -attr oid 829 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-833 -attr oid 830 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-834 -attr oid 831 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-835 -attr oid 832 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-836 -attr oid 833 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-837 -attr oid 834 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/core.wten}
load net {p:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-838 -attr oid 835 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-839 -attr oid 836 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load inst "p:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-840 -attr oid 837 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:rsc.triosy:obj" {ld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-841 -attr oid 838 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load net {p:rsc.triosy.lz} -pin  "p:rsc.triosy:obj" {lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-842 -attr oid 839 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-843 -attr oid 840 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-844 -attr oid 841 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load port {r:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-845 -attr oid 842 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-846 -attr oid 843 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-847 -attr oid 844 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-848 -attr oid 845 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-849 -attr oid 846 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-850 -attr oid 847 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -port {r:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-851 -attr oid 848 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load inst "r:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-852 -attr oid 849 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "r:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load net {r:not.itm} -pin  "r:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load inst "r:and#3" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-853 -attr oid 850 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {r:rsc.triosy:obj.iswt0} -pin  "r:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load net {r:not.itm} -pin  "r:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" \
 -symlib {0568803d-8954-49a2-84ff-b95094721b3c-33 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v6} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-854 -attr oid 851 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-855 -attr oid 852 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-856 -attr oid 853 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \
     port {r:rsc.triosy:obj.ld.core.sct} output \

load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-857 -attr oid 854 -attr vt d
load net {r:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-858 -attr oid 855 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-859 -attr oid 856 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-860 -attr oid 857 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-861 -attr oid 858 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-862 -attr oid 859 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-863 -attr oid 860 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-864 -attr oid 861 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-865 -attr oid 862 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/core.wten}
load net {r:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-866 -attr oid 863 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-867 -attr oid 864 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load inst "r:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-868 -attr oid 865 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:rsc.triosy:obj" {ld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-869 -attr oid 866 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load net {r:rsc.triosy.lz} -pin  "r:rsc.triosy:obj" {lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-870 -attr oid 867 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-871 -attr oid 868 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-872 -attr oid 869 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load port {twiddle:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-873 -attr oid 870 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-874 -attr oid 871 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-875 -attr oid 872 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-876 -attr oid 873 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-877 -attr oid 874 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-878 -attr oid 875 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -port {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-879 -attr oid 876 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-880 -attr oid 877 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "twiddle:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load net {twiddle:not.itm} -pin  "twiddle:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load inst "twiddle:and#3" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-881 -attr oid 878 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "twiddle:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:not.itm} -pin  "twiddle:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" \
 -symlib {0568803d-8954-49a2-84ff-b95094721b3c-33 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v6} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-882 -attr oid 879 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-883 -attr oid 880 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-884 -attr oid 881 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \
     port {twiddle:rsc.triosy:obj.ld.core.sct} output \

load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-885 -attr oid 882 -attr vt d
load net {twiddle:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-886 -attr oid 883 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-887 -attr oid 884 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-888 -attr oid 885 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-889 -attr oid 886 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-890 -attr oid 887 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-891 -attr oid 888 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-892 -attr oid 889 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-893 -attr oid 890 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/core.wten}
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-894 -attr oid 891 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-895 -attr oid 892 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-896 -attr oid 893 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:rsc.triosy:obj" {ld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-897 -attr oid 894 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load net {twiddle:rsc.triosy.lz} -pin  "twiddle:rsc.triosy:obj" {lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-898 -attr oid 895 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-899 -attr oid 896 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/core.wten}
load port {twiddle_h:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-900 -attr oid 897 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.iswt0}
load port {twiddle_h:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-901 -attr oid 898 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-902 -attr oid 899 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-903 -attr oid 900 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-904 -attr oid 901 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -port {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-905 -attr oid 902 -attr vt d
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-906 -attr oid 903 -attr vt d
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -port {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-907 -attr oid 904 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
load inst "twiddle_h:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-908 -attr oid 905 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "twiddle_h:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/core.wten}
load net {twiddle_h:not.itm} -pin  "twiddle_h:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not.itm}
load inst "twiddle_h:and#3" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-909 -attr oid 906 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle_h:rsc.triosy:obj.iswt0} -pin  "twiddle_h:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.iswt0}
load net {twiddle_h:not.itm} -pin  "twiddle_h:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not.itm}
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "twiddle_h:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" \
 -symlib {0568803d-8954-49a2-84ff-b95094721b3c-33 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v6} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-910 -attr oid 907 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-911 -attr oid 908 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/core.wten}
load port {twiddle_h:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-912 -attr oid 909 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {twiddle_h:rsc.triosy:obj.iswt0} input \
     port {twiddle_h:rsc.triosy:obj.ld.core.sct} output \

load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-913 -attr oid 910 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-914 -attr oid 911 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-915 -attr oid 912 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-916 -attr oid 913 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-917 -attr oid 914 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-918 -attr oid 915 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -port {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-919 -attr oid 916 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-920 -attr oid 917 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-921 -attr oid 918 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/core.wten}
load net {twiddle_h:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-922 -attr oid 919 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.iswt0}
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-923 -attr oid 920 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.ld.core.sct}
load inst "twiddle_h:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-924 -attr oid 921 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "twiddle_h:rsc.triosy:obj" {ld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-925 -attr oid 922 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.ld.core.sct}
load net {twiddle_h:rsc.triosy.lz} -pin  "twiddle_h:rsc.triosy:obj" {lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-926 -attr oid 923 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:staller" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-927 -attr oid 924 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/clk}
load port {rst} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-928 -attr oid 925 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/rst}
load port {core.wten} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-929 -attr oid 926 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-930 -attr oid 927 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load port {core.wten.pff} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-931 -attr oid 928 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-932 -attr oid 929 -attr vt d
load net {clk} -port {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-933 -attr oid 930 -attr vt d
load net {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-934 -attr oid 931 -attr vt d
load net {rst} -port {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-935 -attr oid 932 -attr vt d
load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-936 -attr oid 933 -attr vt d
load net {core.wten.reg} -port {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-937 -attr oid 934 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten}
load net {complete:rsci.wen_comp} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-938 -attr oid 935 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-939 -attr oid 936 -attr vt d
load net {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-940 -attr oid 937 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-941 -attr oid 938 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
load inst "not#1" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-942 -attr oid 939 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.wen_comp} -pin  "not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load net {not#1.itm} -pin  "not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1.itm}
load inst "reg(core.wten)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-943 -attr oid 940 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {not#1.itm} -pin  "reg(core.wten)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1.itm}
load net {GND} -pin  "reg(core.wten)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/0#1}
load net {clk} -pin  "reg(core.wten)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-944 -attr oid 941 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/clk}
load net {rst} -pin  "reg(core.wten)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/rst}
load net {core.wten.reg} -pin  "reg(core.wten)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.reg}
load inst "not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-945 -attr oid 942 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.wen_comp} -pin  "not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load net {core.wten.pff} -pin  "not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-946 -attr oid 943 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-947 -attr oid 944 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/rst}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-948 -attr oid 945 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/complete:rsci.wen_comp}
load portBus fsm_output(7:0) output 8 {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-949 -attr oid 946 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load port {main.C#0_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/main.C#0_tr0}
load port {COMP_LOOP-1:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-1:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#2_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#2_tr0}
load port {COMP_LOOP-2:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-2:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#3_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#3_tr0}
load port {COMP_LOOP-3:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-3:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#4_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#4_tr0}
load port {COMP_LOOP-4:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-4:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#5_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#5_tr0}
load port {COMP_LOOP-5:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-5:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#6_tr0}
load port {COMP_LOOP-6:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-6:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#7_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#7_tr0}
load port {COMP_LOOP-7:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-7:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#8_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#8_tr0}
load port {COMP_LOOP-8:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-8:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#9_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#9_tr0}
load port {COMP_LOOP-9:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-9:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#10_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#10_tr0}
load port {COMP_LOOP-10:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-10:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#11_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#11_tr0}
load port {COMP_LOOP-11:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-11:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#12_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#12_tr0}
load port {COMP_LOOP-12:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-12:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#13_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#13_tr0}
load port {COMP_LOOP-13:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-13:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#14_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#14_tr0}
load port {COMP_LOOP-14:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-14:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#15_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#15_tr0}
load port {COMP_LOOP-15:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-15:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#16_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#16_tr0}
load port {COMP_LOOP-16:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-16:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#17_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#17_tr0}
load port {STAGE_LOOP.C#1_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/STAGE_LOOP.C#1_tr0}
load net {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-950 -attr oid 947 -attr vt d
load net {clk} -port {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-951 -attr oid 948
load net {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-952 -attr oid 949 -attr vt d
load net {rst} -port {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-953 -attr oid 950
load net {complete:rsci.wen_comp} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-954 -attr oid 951 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-955 -attr oid 952
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load net {fsm_output(7)} -attr vt d
load netBundle {fsm_output} 8 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} {fsm_output(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-956 -attr oid 953 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(7)} -port {fsm_output(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {main.C#0_tr0} -attr vt d
load net {main.C#0_tr0} -port {main.C#0_tr0}
load net {COMP_LOOP-1:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-1:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-1:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#2_tr0} -attr vt d
load net {COMP_LOOP.C#2_tr0} -port {COMP_LOOP.C#2_tr0}
load net {COMP_LOOP-2:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-2:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-2:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#3_tr0} -attr vt d
load net {COMP_LOOP.C#3_tr0} -port {COMP_LOOP.C#3_tr0}
load net {COMP_LOOP-3:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-3:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-3:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#4_tr0} -attr vt d
load net {COMP_LOOP.C#4_tr0} -port {COMP_LOOP.C#4_tr0}
load net {COMP_LOOP-4:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-4:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-4:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#5_tr0} -attr vt d
load net {COMP_LOOP.C#5_tr0} -port {COMP_LOOP.C#5_tr0}
load net {COMP_LOOP-5:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-5:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-5:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP.C#6_tr0} -port {COMP_LOOP.C#6_tr0}
load net {COMP_LOOP-6:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-6:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-6:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#7_tr0} -attr vt d
load net {COMP_LOOP.C#7_tr0} -port {COMP_LOOP.C#7_tr0}
load net {COMP_LOOP-7:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-7:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-7:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#8_tr0} -attr vt d
load net {COMP_LOOP.C#8_tr0} -port {COMP_LOOP.C#8_tr0}
load net {COMP_LOOP-8:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-8:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-8:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#9_tr0} -attr vt d
load net {COMP_LOOP.C#9_tr0} -port {COMP_LOOP.C#9_tr0}
load net {COMP_LOOP-9:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-9:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-9:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#10_tr0} -attr vt d
load net {COMP_LOOP.C#10_tr0} -port {COMP_LOOP.C#10_tr0}
load net {COMP_LOOP-10:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-10:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-10:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#11_tr0} -attr vt d
load net {COMP_LOOP.C#11_tr0} -port {COMP_LOOP.C#11_tr0}
load net {COMP_LOOP-11:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-11:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-11:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#12_tr0} -attr vt d
load net {COMP_LOOP.C#12_tr0} -port {COMP_LOOP.C#12_tr0}
load net {COMP_LOOP-12:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-12:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-12:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#13_tr0} -attr vt d
load net {COMP_LOOP.C#13_tr0} -port {COMP_LOOP.C#13_tr0}
load net {COMP_LOOP-13:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-13:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-13:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#14_tr0} -attr vt d
load net {COMP_LOOP.C#14_tr0} -port {COMP_LOOP.C#14_tr0}
load net {COMP_LOOP-14:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-14:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-14:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#15_tr0} -attr vt d
load net {COMP_LOOP.C#15_tr0} -port {COMP_LOOP.C#15_tr0}
load net {COMP_LOOP-15:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-15:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-15:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#16_tr0} -attr vt d
load net {COMP_LOOP.C#16_tr0} -port {COMP_LOOP.C#16_tr0}
load net {COMP_LOOP-16:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-16:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-16:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#17_tr0} -attr vt d
load net {COMP_LOOP.C#17_tr0} -port {COMP_LOOP.C#17_tr0}
load net {STAGE_LOOP.C#1_tr0} -attr vt d
load net {STAGE_LOOP.C#1_tr0} -port {STAGE_LOOP.C#1_tr0}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core" "orig" \
 -symlib {0568803d-8954-49a2-84ff-b95094721b3c-32 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v6} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-957 -attr oid 954 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-958 -attr oid 955 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-959 -attr oid 956 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-960 -attr oid 957 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.vld}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-961 -attr oid 958 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-962 -attr oid 959 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-963 -attr oid 960 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-964 -attr oid 961 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-965 -attr oid 962 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-966 -attr oid 963 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-967 -attr oid 964 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-968 -attr oid 965 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load portBus vec:rsci.adra_d(23:0) output 24 {vec:rsci.adra_d(23)} {vec:rsci.adra_d(22)} {vec:rsci.adra_d(21)} {vec:rsci.adra_d(20)} {vec:rsci.adra_d(19)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-969 -attr oid 966 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-970 -attr oid 967 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-971 -attr oid 968 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-972 -attr oid 969 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-973 -attr oid 970 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-974 -attr oid 971 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load portBus twiddle:rsci.adra_d(23:0) output 24 {twiddle:rsci.adra_d(23)} {twiddle:rsci.adra_d(22)} {twiddle:rsci.adra_d(21)} {twiddle:rsci.adra_d(20)} {twiddle:rsci.adra_d(19)} {twiddle:rsci.adra_d(18)} {twiddle:rsci.adra_d(17)} {twiddle:rsci.adra_d(16)} {twiddle:rsci.adra_d(15)} {twiddle:rsci.adra_d(14)} {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-975 -attr oid 972 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-976 -attr oid 973 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-977 -attr oid 974 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load portBus twiddle_h:rsci.adra_d(23:0) output 24 {twiddle_h:rsci.adra_d(23)} {twiddle_h:rsci.adra_d(22)} {twiddle_h:rsci.adra_d(21)} {twiddle_h:rsci.adra_d(20)} {twiddle_h:rsci.adra_d(19)} {twiddle_h:rsci.adra_d(18)} {twiddle_h:rsci.adra_d(17)} {twiddle_h:rsci.adra_d(16)} {twiddle_h:rsci.adra_d(15)} {twiddle_h:rsci.adra_d(14)} {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-978 -attr oid 975 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-979 -attr oid 976 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-980 -attr oid 977 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load symbol "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(14,32)" EXT boxcolor 0 \
     portBus dat input 32 {dat(31)} {dat(30)} {dat(29)} {dat(28)} {dat(27)} {dat(26)} {dat(25)} {dat(24)} {dat(23)} {dat(22)} {dat(21)} {dat(20)} {dat(19)} {dat(18)} {dat(17)} {dat(16)} {dat(15)} {dat(14)} {dat(13)} {dat(12)} {dat(11)} {dat(10)} {dat(9)} {dat(8)} {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \
     portBus idat output 32 {idat(31)} {idat(30)} {idat(29)} {idat(28)} {idat(27)} {idat(26)} {idat(25)} {idat(24)} {idat(23)} {idat(22)} {idat(21)} {idat(20)} {idat(19)} {idat(18)} {idat(17)} {idat(16)} {idat(15)} {idat(14)} {idat(13)} {idat(12)} {idat(11)} {idat(10)} {idat(9)} {idat(8)} {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \

load symbol "cluster.mult_81c1b7d49a9f3c7ad693045e78ab662170f2()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus x_rsc_dat(31:0) input 32 {x_rsc_dat(31)} {x_rsc_dat(30)} {x_rsc_dat(29)} {x_rsc_dat(28)} {x_rsc_dat(27)} {x_rsc_dat(26)} {x_rsc_dat(25)} {x_rsc_dat(24)} {x_rsc_dat(23)} {x_rsc_dat(22)} {x_rsc_dat(21)} {x_rsc_dat(20)} {x_rsc_dat(19)} {x_rsc_dat(18)} {x_rsc_dat(17)} {x_rsc_dat(16)} {x_rsc_dat(15)} {x_rsc_dat(14)} {x_rsc_dat(13)} {x_rsc_dat(12)} {x_rsc_dat(11)} {x_rsc_dat(10)} {x_rsc_dat(9)} {x_rsc_dat(8)} {x_rsc_dat(7)} {x_rsc_dat(6)} {x_rsc_dat(5)} {x_rsc_dat(4)} {x_rsc_dat(3)} {x_rsc_dat(2)} {x_rsc_dat(1)} {x_rsc_dat(0)} \
     portBus y_rsc_dat(31:0) input 32 {y_rsc_dat(31)} {y_rsc_dat(30)} {y_rsc_dat(29)} {y_rsc_dat(28)} {y_rsc_dat(27)} {y_rsc_dat(26)} {y_rsc_dat(25)} {y_rsc_dat(24)} {y_rsc_dat(23)} {y_rsc_dat(22)} {y_rsc_dat(21)} {y_rsc_dat(20)} {y_rsc_dat(19)} {y_rsc_dat(18)} {y_rsc_dat(17)} {y_rsc_dat(16)} {y_rsc_dat(15)} {y_rsc_dat(14)} {y_rsc_dat(13)} {y_rsc_dat(12)} {y_rsc_dat(11)} {y_rsc_dat(10)} {y_rsc_dat(9)} {y_rsc_dat(8)} {y_rsc_dat(7)} {y_rsc_dat(6)} {y_rsc_dat(5)} {y_rsc_dat(4)} {y_rsc_dat(3)} {y_rsc_dat(2)} {y_rsc_dat(1)} {y_rsc_dat(0)} \
     portBus y_rsc_dat_1(31:0) input 32 {y_rsc_dat_1(31)} {y_rsc_dat_1(30)} {y_rsc_dat_1(29)} {y_rsc_dat_1(28)} {y_rsc_dat_1(27)} {y_rsc_dat_1(26)} {y_rsc_dat_1(25)} {y_rsc_dat_1(24)} {y_rsc_dat_1(23)} {y_rsc_dat_1(22)} {y_rsc_dat_1(21)} {y_rsc_dat_1(20)} {y_rsc_dat_1(19)} {y_rsc_dat_1(18)} {y_rsc_dat_1(17)} {y_rsc_dat_1(16)} {y_rsc_dat_1(15)} {y_rsc_dat_1(14)} {y_rsc_dat_1(13)} {y_rsc_dat_1(12)} {y_rsc_dat_1(11)} {y_rsc_dat_1(10)} {y_rsc_dat_1(9)} {y_rsc_dat_1(8)} {y_rsc_dat_1(7)} {y_rsc_dat_1(6)} {y_rsc_dat_1(5)} {y_rsc_dat_1(4)} {y_rsc_dat_1(3)} {y_rsc_dat_1(2)} {y_rsc_dat_1(1)} {y_rsc_dat_1(0)} \
     portBus p_rsc_dat(31:0) input 32 {p_rsc_dat(31)} {p_rsc_dat(30)} {p_rsc_dat(29)} {p_rsc_dat(28)} {p_rsc_dat(27)} {p_rsc_dat(26)} {p_rsc_dat(25)} {p_rsc_dat(24)} {p_rsc_dat(23)} {p_rsc_dat(22)} {p_rsc_dat(21)} {p_rsc_dat(20)} {p_rsc_dat(19)} {p_rsc_dat(18)} {p_rsc_dat(17)} {p_rsc_dat(16)} {p_rsc_dat(15)} {p_rsc_dat(14)} {p_rsc_dat(13)} {p_rsc_dat(12)} {p_rsc_dat(11)} {p_rsc_dat(10)} {p_rsc_dat(9)} {p_rsc_dat(8)} {p_rsc_dat(7)} {p_rsc_dat(6)} {p_rsc_dat(5)} {p_rsc_dat(4)} {p_rsc_dat(3)} {p_rsc_dat(2)} {p_rsc_dat(1)} {p_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "cluster.modulo_sub_1bb50f5def739ec4079134016dea7c766383()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus base_rsc_dat(31:0) input 32 {base_rsc_dat(31)} {base_rsc_dat(30)} {base_rsc_dat(29)} {base_rsc_dat(28)} {base_rsc_dat(27)} {base_rsc_dat(26)} {base_rsc_dat(25)} {base_rsc_dat(24)} {base_rsc_dat(23)} {base_rsc_dat(22)} {base_rsc_dat(21)} {base_rsc_dat(20)} {base_rsc_dat(19)} {base_rsc_dat(18)} {base_rsc_dat(17)} {base_rsc_dat(16)} {base_rsc_dat(15)} {base_rsc_dat(14)} {base_rsc_dat(13)} {base_rsc_dat(12)} {base_rsc_dat(11)} {base_rsc_dat(10)} {base_rsc_dat(9)} {base_rsc_dat(8)} {base_rsc_dat(7)} {base_rsc_dat(6)} {base_rsc_dat(5)} {base_rsc_dat(4)} {base_rsc_dat(3)} {base_rsc_dat(2)} {base_rsc_dat(1)} {base_rsc_dat(0)} \
     portBus m_rsc_dat(31:0) input 32 {m_rsc_dat(31)} {m_rsc_dat(30)} {m_rsc_dat(29)} {m_rsc_dat(28)} {m_rsc_dat(27)} {m_rsc_dat(26)} {m_rsc_dat(25)} {m_rsc_dat(24)} {m_rsc_dat(23)} {m_rsc_dat(22)} {m_rsc_dat(21)} {m_rsc_dat(20)} {m_rsc_dat(19)} {m_rsc_dat(18)} {m_rsc_dat(17)} {m_rsc_dat(16)} {m_rsc_dat(15)} {m_rsc_dat(14)} {m_rsc_dat(13)} {m_rsc_dat(12)} {m_rsc_dat(11)} {m_rsc_dat(10)} {m_rsc_dat(9)} {m_rsc_dat(8)} {m_rsc_dat(7)} {m_rsc_dat(6)} {m_rsc_dat(5)} {m_rsc_dat(4)} {m_rsc_dat(3)} {m_rsc_dat(2)} {m_rsc_dat(1)} {m_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "cluster.modulo_add_86a4e13eef67db9706364ef65c383d9d60fa()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus base_rsc_dat(31:0) input 32 {base_rsc_dat(31)} {base_rsc_dat(30)} {base_rsc_dat(29)} {base_rsc_dat(28)} {base_rsc_dat(27)} {base_rsc_dat(26)} {base_rsc_dat(25)} {base_rsc_dat(24)} {base_rsc_dat(23)} {base_rsc_dat(22)} {base_rsc_dat(21)} {base_rsc_dat(20)} {base_rsc_dat(19)} {base_rsc_dat(18)} {base_rsc_dat(17)} {base_rsc_dat(16)} {base_rsc_dat(15)} {base_rsc_dat(14)} {base_rsc_dat(13)} {base_rsc_dat(12)} {base_rsc_dat(11)} {base_rsc_dat(10)} {base_rsc_dat(9)} {base_rsc_dat(8)} {base_rsc_dat(7)} {base_rsc_dat(6)} {base_rsc_dat(5)} {base_rsc_dat(4)} {base_rsc_dat(3)} {base_rsc_dat(2)} {base_rsc_dat(1)} {base_rsc_dat(0)} \
     portBus m_rsc_dat(31:0) input 32 {m_rsc_dat(31)} {m_rsc_dat(30)} {m_rsc_dat(29)} {m_rsc_dat(28)} {m_rsc_dat(27)} {m_rsc_dat(26)} {m_rsc_dat(25)} {m_rsc_dat(24)} {m_rsc_dat(23)} {m_rsc_dat(22)} {m_rsc_dat(21)} {m_rsc_dat(20)} {m_rsc_dat(19)} {m_rsc_dat(18)} {m_rsc_dat(17)} {m_rsc_dat(16)} {m_rsc_dat(15)} {m_rsc_dat(14)} {m_rsc_dat(13)} {m_rsc_dat(12)} {m_rsc_dat(11)} {m_rsc_dat(10)} {m_rsc_dat(9)} {m_rsc_dat(8)} {m_rsc_dat(7)} {m_rsc_dat(6)} {m_rsc_dat(5)} {m_rsc_dat(4)} {m_rsc_dat(3)} {m_rsc_dat(2)} {m_rsc_dat(1)} {m_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,13)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(12:0) output 13 {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,9)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(8:0) output 9 {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,12)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(11:0) output 12 {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,11)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(10:0) output 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,10)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(9:0) output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(12,0,12,0,12)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus a(11:0) input 12 {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(11:0) input 12 {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus z(11:0) output 12 {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(11:0) input 12 {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(11:0) input 12 {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(11:0) output 12 {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(13,0,12,0,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(12:0) input 13 {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(11:0) input 12 {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(12:0) output 13 {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(9:0) input 10 {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(9:0) input 10 {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(9:0) output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(9,0,9,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(8:0) input 9 {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(8:0) input 9 {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(8:0) output 9 {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,11,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(10:0) input 11 {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(10:0) input 11 {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(10:0) output 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(31:0) input 32 {a(31)} {a(30)} {a(29)} {a(28)} {a(27)} {a(26)} {a(25)} {a(24)} {a(23)} {a(22)} {a(21)} {a(20)} {a(19)} {a(18)} {a(17)} {a(16)} {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(31:0) input 32 {b(31)} {b(30)} {b(29)} {b(28)} {b(27)} {b(26)} {b(25)} {b(24)} {b(23)} {b(22)} {b(21)} {b(20)} {b(19)} {b(18)} {b(17)} {b(16)} {b(15)} {b(14)} {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(31:0) output 32 {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.ivld.mxwt} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} \
     portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} \
     portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} \
     port {core.wen} input \
     port {core.wten} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.oswt#1} input \
     portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} \
     portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} \
     portBus vec:rsci.wea_d.core.psct(1:0) input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} \
     port {core.wten.pff} input \
     port {vec:rsci.oswt.pff} input \
     port {vec:rsci.oswt#1.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {ensig.cgo_iro} input \
     port {ensig.cgo_iro#1} input \
     port {core.wen} input \
     port {ensig.cgo} input \
     port {COMP_LOOP-1:mult():cmp.ccs_ccore_en} output \
     port {ensig.cgo#1} input \
     port {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle:rsci.adra_d(23:0) output 24 {twiddle:rsci.adra_d(23)} {twiddle:rsci.adra_d(22)} {twiddle:rsci.adra_d(21)} {twiddle:rsci.adra_d(20)} {twiddle:rsci.adra_d(19)} {twiddle:rsci.adra_d(18)} {twiddle:rsci.adra_d(17)} {twiddle:rsci.adra_d(16)} {twiddle:rsci.adra_d(15)} {twiddle:rsci.adra_d(14)} {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} \
     portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} \
     portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle:rsci.oswt} input \
     port {twiddle:rsci.oswt#1} input \
     portBus twiddle:rsci.qa_d.mxwt(63:0) output 64 {twiddle:rsci.qa_d.mxwt(63)} {twiddle:rsci.qa_d.mxwt(62)} {twiddle:rsci.qa_d.mxwt(61)} {twiddle:rsci.qa_d.mxwt(60)} {twiddle:rsci.qa_d.mxwt(59)} {twiddle:rsci.qa_d.mxwt(58)} {twiddle:rsci.qa_d.mxwt(57)} {twiddle:rsci.qa_d.mxwt(56)} {twiddle:rsci.qa_d.mxwt(55)} {twiddle:rsci.qa_d.mxwt(54)} {twiddle:rsci.qa_d.mxwt(53)} {twiddle:rsci.qa_d.mxwt(52)} {twiddle:rsci.qa_d.mxwt(51)} {twiddle:rsci.qa_d.mxwt(50)} {twiddle:rsci.qa_d.mxwt(49)} {twiddle:rsci.qa_d.mxwt(48)} {twiddle:rsci.qa_d.mxwt(47)} {twiddle:rsci.qa_d.mxwt(46)} {twiddle:rsci.qa_d.mxwt(45)} {twiddle:rsci.qa_d.mxwt(44)} {twiddle:rsci.qa_d.mxwt(43)} {twiddle:rsci.qa_d.mxwt(42)} {twiddle:rsci.qa_d.mxwt(41)} {twiddle:rsci.qa_d.mxwt(40)} {twiddle:rsci.qa_d.mxwt(39)} {twiddle:rsci.qa_d.mxwt(38)} {twiddle:rsci.qa_d.mxwt(37)} {twiddle:rsci.qa_d.mxwt(36)} {twiddle:rsci.qa_d.mxwt(35)} {twiddle:rsci.qa_d.mxwt(34)} {twiddle:rsci.qa_d.mxwt(33)} {twiddle:rsci.qa_d.mxwt(32)} {twiddle:rsci.qa_d.mxwt(31)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(0)} \
     portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     portBus twiddle:rsci.adra_d.core.pff(23:0) input 24 {twiddle:rsci.adra_d.core.pff(23)} {twiddle:rsci.adra_d.core.pff(22)} {twiddle:rsci.adra_d.core.pff(21)} {twiddle:rsci.adra_d.core.pff(20)} {twiddle:rsci.adra_d.core.pff(19)} {twiddle:rsci.adra_d.core.pff(18)} {twiddle:rsci.adra_d.core.pff(17)} {twiddle:rsci.adra_d.core.pff(16)} {twiddle:rsci.adra_d.core.pff(15)} {twiddle:rsci.adra_d.core.pff(14)} {twiddle:rsci.adra_d.core.pff(13)} {twiddle:rsci.adra_d.core.pff(12)} {twiddle:rsci.adra_d.core.pff(11)} {twiddle:rsci.adra_d.core.pff(10)} {twiddle:rsci.adra_d.core.pff(9)} {twiddle:rsci.adra_d.core.pff(8)} {twiddle:rsci.adra_d.core.pff(7)} {twiddle:rsci.adra_d.core.pff(6)} {twiddle:rsci.adra_d.core.pff(5)} {twiddle:rsci.adra_d.core.pff(4)} {twiddle:rsci.adra_d.core.pff(3)} {twiddle:rsci.adra_d.core.pff(2)} {twiddle:rsci.adra_d.core.pff(1)} {twiddle:rsci.adra_d.core.pff(0)} \
     portBus twiddle:rsci.adra_d.core.psct.pff(1:0) input 2 {twiddle:rsci.adra_d.core.psct.pff(1)} {twiddle:rsci.adra_d.core.psct.pff(0)} \
     port {core.wten.pff} input \
     port {twiddle:rsci.oswt#1.pff} input \
     port {twiddle:rsci.oswt.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle_h:rsci.adra_d(23:0) output 24 {twiddle_h:rsci.adra_d(23)} {twiddle_h:rsci.adra_d(22)} {twiddle_h:rsci.adra_d(21)} {twiddle_h:rsci.adra_d(20)} {twiddle_h:rsci.adra_d(19)} {twiddle_h:rsci.adra_d(18)} {twiddle_h:rsci.adra_d(17)} {twiddle_h:rsci.adra_d(16)} {twiddle_h:rsci.adra_d(15)} {twiddle_h:rsci.adra_d(14)} {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} \
     portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} \
     portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle_h:rsci.oswt} input \
     port {twiddle_h:rsci.oswt#1} input \
     portBus twiddle_h:rsci.qa_d.mxwt(63:0) output 64 {twiddle_h:rsci.qa_d.mxwt(63)} {twiddle_h:rsci.qa_d.mxwt(62)} {twiddle_h:rsci.qa_d.mxwt(61)} {twiddle_h:rsci.qa_d.mxwt(60)} {twiddle_h:rsci.qa_d.mxwt(59)} {twiddle_h:rsci.qa_d.mxwt(58)} {twiddle_h:rsci.qa_d.mxwt(57)} {twiddle_h:rsci.qa_d.mxwt(56)} {twiddle_h:rsci.qa_d.mxwt(55)} {twiddle_h:rsci.qa_d.mxwt(54)} {twiddle_h:rsci.qa_d.mxwt(53)} {twiddle_h:rsci.qa_d.mxwt(52)} {twiddle_h:rsci.qa_d.mxwt(51)} {twiddle_h:rsci.qa_d.mxwt(50)} {twiddle_h:rsci.qa_d.mxwt(49)} {twiddle_h:rsci.qa_d.mxwt(48)} {twiddle_h:rsci.qa_d.mxwt(47)} {twiddle_h:rsci.qa_d.mxwt(46)} {twiddle_h:rsci.qa_d.mxwt(45)} {twiddle_h:rsci.qa_d.mxwt(44)} {twiddle_h:rsci.qa_d.mxwt(43)} {twiddle_h:rsci.qa_d.mxwt(42)} {twiddle_h:rsci.qa_d.mxwt(41)} {twiddle_h:rsci.qa_d.mxwt(40)} {twiddle_h:rsci.qa_d.mxwt(39)} {twiddle_h:rsci.qa_d.mxwt(38)} {twiddle_h:rsci.qa_d.mxwt(37)} {twiddle_h:rsci.qa_d.mxwt(36)} {twiddle_h:rsci.qa_d.mxwt(35)} {twiddle_h:rsci.qa_d.mxwt(34)} {twiddle_h:rsci.qa_d.mxwt(33)} {twiddle_h:rsci.qa_d.mxwt(32)} {twiddle_h:rsci.qa_d.mxwt(31)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(0)} \
     portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     portBus twiddle_h:rsci.adra_d.core.pff(23:0) input 24 {twiddle_h:rsci.adra_d.core.pff(23)} {twiddle_h:rsci.adra_d.core.pff(22)} {twiddle_h:rsci.adra_d.core.pff(21)} {twiddle_h:rsci.adra_d.core.pff(20)} {twiddle_h:rsci.adra_d.core.pff(19)} {twiddle_h:rsci.adra_d.core.pff(18)} {twiddle_h:rsci.adra_d.core.pff(17)} {twiddle_h:rsci.adra_d.core.pff(16)} {twiddle_h:rsci.adra_d.core.pff(15)} {twiddle_h:rsci.adra_d.core.pff(14)} {twiddle_h:rsci.adra_d.core.pff(13)} {twiddle_h:rsci.adra_d.core.pff(12)} {twiddle_h:rsci.adra_d.core.pff(11)} {twiddle_h:rsci.adra_d.core.pff(10)} {twiddle_h:rsci.adra_d.core.pff(9)} {twiddle_h:rsci.adra_d.core.pff(8)} {twiddle_h:rsci.adra_d.core.pff(7)} {twiddle_h:rsci.adra_d.core.pff(6)} {twiddle_h:rsci.adra_d.core.pff(5)} {twiddle_h:rsci.adra_d.core.pff(4)} {twiddle_h:rsci.adra_d.core.pff(3)} {twiddle_h:rsci.adra_d.core.pff(2)} {twiddle_h:rsci.adra_d.core.pff(1)} {twiddle_h:rsci.adra_d.core.pff(0)} \
     portBus twiddle_h:rsci.adra_d.core.psct.pff(1:0) input 2 {twiddle_h:rsci.adra_d.core.psct.pff(1)} {twiddle_h:rsci.adra_d.core.psct.pff(0)} \
     port {core.wten.pff} input \
     port {twiddle_h:rsci.oswt#1.pff} input \
     port {twiddle_h:rsci.oswt.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {vec:rsc.triosy.lz} output \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {p:rsc.triosy.lz} output \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {r:rsc.triosy.lz} output \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {twiddle:rsc.triosy.lz} output \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {twiddle_h:rsc.triosy.lz} output \
     port {core.wten} input \
     port {twiddle_h:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:staller" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wten} output \
     port {complete:rsci.wen_comp} input \
     port {core.wten.pff} output \

load symbol "inPlaceNTT_DIF_precomp:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.wen_comp} input \
     portBus fsm_output(7:0) output 8 {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {main.C#0_tr0} input \
     port {COMP_LOOP-1:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#2_tr0} input \
     port {COMP_LOOP-2:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#3_tr0} input \
     port {COMP_LOOP-3:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#4_tr0} input \
     port {COMP_LOOP-4:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#5_tr0} input \
     port {COMP_LOOP-5:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#6_tr0} input \
     port {COMP_LOOP-6:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#7_tr0} input \
     port {COMP_LOOP-7:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#8_tr0} input \
     port {COMP_LOOP-8:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#9_tr0} input \
     port {COMP_LOOP-9:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#10_tr0} input \
     port {COMP_LOOP-10:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#11_tr0} input \
     port {COMP_LOOP-11:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#12_tr0} input \
     port {COMP_LOOP-12:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#13_tr0} input \
     port {COMP_LOOP-13:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#14_tr0} input \
     port {COMP_LOOP-14:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#15_tr0} input \
     port {COMP_LOOP-15:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#16_tr0} input \
     port {COMP_LOOP-16:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#17_tr0} input \
     port {STAGE_LOOP.C#1_tr0} input \

load symbol "nor(4,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(4,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(5,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(5,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(6,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(5,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nand(3,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mul(8,-1,8,-1,8)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus A(7:0) input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(7:0) input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(7,8)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(7:0) input 8 {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(7:0) input 8 {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(7:0) input 8 {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(7:0) input 8 {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(7:0) input 8 {A6(7)} {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(4,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(7,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(3,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "xor(2,1)" "INTERFACE" XOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,4)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(4,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(3:0) input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(6,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(6,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(13,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(12:0) input 13 {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(12:0) output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,8)" "INTERFACE" AND boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(8,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(4,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,9)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(8:0) input 9 {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(8:0) input 9 {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(9,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(8:0) input 9 {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(8,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,12)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(11:0) input 12 {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(11:0) input 12 {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(11:0) output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,12)" "INTERFACE" AND boxcolor 0 \
     portBus A0(11:0) input 12 {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(11:0) input 12 {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(11:0) output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(10,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(12,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(11:0) input 12 {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(11:0) output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(13,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(12:0) input 13 {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(12:0) input 13 {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(12:0) output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(8,12)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(11:0) input 12 {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(11:0) input 12 {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(11:0) input 12 {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(11:0) input 12 {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(11:0) input 12 {A4(11)} {A4(10)} {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(11:0) input 12 {A5(11)} {A5(10)} {A5(9)} {A5(8)} {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(11:0) input 12 {A6(11)} {A6(10)} {A6(9)} {A6(8)} {A6(7)} {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(11:0) input 12 {A7(11)} {A7(10)} {A7(9)} {A7(8)} {A7(7)} {A7(6)} {A7(5)} {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     portBus Z(11:0) output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(16,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(11,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(10:0) input 11 {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,11)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(1,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(6,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(10,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(9:0) input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "xnor(2,1)" "INTERFACE" XNOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(4,-1,1,1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(4)" "INTERFACE" INV boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,-1,3,1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(2:0) input 3 {B(2)} {B(1)} {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,-1,1,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(4:0) input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(7,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(6,9)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(8:0) input 9 {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(8:0) input 9 {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(8:0) input 9 {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(8:0) input 9 {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(8:0) input 9 {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(8:0) input 9 {A5(8)} {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(15,8)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(7:0) input 8 {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(7:0) input 8 {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(7:0) input 8 {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(7:0) input 8 {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(7:0) input 8 {A6(7)} {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(7:0) input 8 {A7(7)} {A7(6)} {A7(5)} {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus A8(7:0) input 8 {A8(7)} {A8(6)} {A8(5)} {A8(4)} {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     portBus A9(7:0) input 8 {A9(7)} {A9(6)} {A9(5)} {A9(4)} {A9(3)} {A9(2)} {A9(1)} {A9(0)} \
     portBus A10(7:0) input 8 {A10(7)} {A10(6)} {A10(5)} {A10(4)} {A10(3)} {A10(2)} {A10(1)} {A10(0)} \
     portBus A11(7:0) input 8 {A11(7)} {A11(6)} {A11(5)} {A11(4)} {A11(3)} {A11(2)} {A11(1)} {A11(0)} \
     portBus A12(7:0) input 8 {A12(7)} {A12(6)} {A12(5)} {A12(4)} {A12(3)} {A12(2)} {A12(1)} {A12(0)} \
     portBus A13(7:0) input 8 {A13(7)} {A13(6)} {A13(5)} {A13(4)} {A13(3)} {A13(2)} {A13(1)} {A13(0)} \
     portBus A14(7:0) input 8 {A14(7)} {A14(6)} {A14(5)} {A14(4)} {A14(3)} {A14(2)} {A14(1)} {A14(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     port {S13} input \
     port {S14} input \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(13,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(12,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(11,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(10,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(4,12)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(11:0) input 12 {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(11:0) input 12 {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(11:0) input 12 {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(11:0) input 12 {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus Z(11:0) output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,2)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "and(2,2)" "INTERFACE" AND boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "mux1h(3,6)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(5:0) input 6 {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(5:0) input 6 {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(5:0) input 6 {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(5:0) output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(5,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(3,11)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(10:0) input 11 {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,7)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(6:0) input 7 {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(6:0) input 7 {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(6:0) input 7 {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,8)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(9,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(13,4)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(3:0) input 4 {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(3:0) input 4 {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(3:0) input 4 {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(3:0) input 4 {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(3:0) input 4 {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(3:0) input 4 {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus A8(3:0) input 4 {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     portBus A9(3:0) input 4 {A9(3)} {A9(2)} {A9(1)} {A9(0)} \
     portBus A10(3:0) input 4 {A10(3)} {A10(2)} {A10(1)} {A10(0)} \
     portBus A11(3:0) input 4 {A11(3)} {A11(2)} {A11(1)} {A11(0)} \
     portBus A12(3:0) input 4 {A12(3)} {A12(2)} {A12(1)} {A12(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,4)" "INTERFACE" OR boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,9)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(8:0) input 9 {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(8:0) input 9 {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(8:0) input 9 {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,3)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(2:0) input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(2:0) input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(12,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(12)" "INTERFACE" INV boxcolor 0 \
     portBus A(11:0) input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(11:0) output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(11,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(7,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(15,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(8)" "INTERFACE" INV boxcolor 0 \
     portBus A(7:0) input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(9)" "INTERFACE" INV boxcolor 0 \
     portBus A(8:0) input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(5,10)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(9:0) input 10 {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(9:0) input 10 {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(9:0) input 10 {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,10)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,7)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(6:0) input 7 {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(6:0) input 7 {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(32)" "INTERFACE" INV boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add_ci(13,-1,13,-1,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(12:0) input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(12:0) input 13 {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus C(0:0) input 1 {C(0)} \
     portBus Z(12:0) output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-981 -attr oid 978 -attr vt d
load net {vec:rsci.qa_d.mxwt(0)} -attr vt d
load net {vec:rsci.qa_d.mxwt(1)} -attr vt d
load net {vec:rsci.qa_d.mxwt(2)} -attr vt d
load net {vec:rsci.qa_d.mxwt(3)} -attr vt d
load net {vec:rsci.qa_d.mxwt(4)} -attr vt d
load net {vec:rsci.qa_d.mxwt(5)} -attr vt d
load net {vec:rsci.qa_d.mxwt(6)} -attr vt d
load net {vec:rsci.qa_d.mxwt(7)} -attr vt d
load net {vec:rsci.qa_d.mxwt(8)} -attr vt d
load net {vec:rsci.qa_d.mxwt(9)} -attr vt d
load net {vec:rsci.qa_d.mxwt(10)} -attr vt d
load net {vec:rsci.qa_d.mxwt(11)} -attr vt d
load net {vec:rsci.qa_d.mxwt(12)} -attr vt d
load net {vec:rsci.qa_d.mxwt(13)} -attr vt d
load net {vec:rsci.qa_d.mxwt(14)} -attr vt d
load net {vec:rsci.qa_d.mxwt(15)} -attr vt d
load net {vec:rsci.qa_d.mxwt(16)} -attr vt d
load net {vec:rsci.qa_d.mxwt(17)} -attr vt d
load net {vec:rsci.qa_d.mxwt(18)} -attr vt d
load net {vec:rsci.qa_d.mxwt(19)} -attr vt d
load net {vec:rsci.qa_d.mxwt(20)} -attr vt d
load net {vec:rsci.qa_d.mxwt(21)} -attr vt d
load net {vec:rsci.qa_d.mxwt(22)} -attr vt d
load net {vec:rsci.qa_d.mxwt(23)} -attr vt d
load net {vec:rsci.qa_d.mxwt(24)} -attr vt d
load net {vec:rsci.qa_d.mxwt(25)} -attr vt d
load net {vec:rsci.qa_d.mxwt(26)} -attr vt d
load net {vec:rsci.qa_d.mxwt(27)} -attr vt d
load net {vec:rsci.qa_d.mxwt(28)} -attr vt d
load net {vec:rsci.qa_d.mxwt(29)} -attr vt d
load net {vec:rsci.qa_d.mxwt(30)} -attr vt d
load net {vec:rsci.qa_d.mxwt(31)} -attr vt d
load net {vec:rsci.qa_d.mxwt(32)} -attr vt d
load net {vec:rsci.qa_d.mxwt(33)} -attr vt d
load net {vec:rsci.qa_d.mxwt(34)} -attr vt d
load net {vec:rsci.qa_d.mxwt(35)} -attr vt d
load net {vec:rsci.qa_d.mxwt(36)} -attr vt d
load net {vec:rsci.qa_d.mxwt(37)} -attr vt d
load net {vec:rsci.qa_d.mxwt(38)} -attr vt d
load net {vec:rsci.qa_d.mxwt(39)} -attr vt d
load net {vec:rsci.qa_d.mxwt(40)} -attr vt d
load net {vec:rsci.qa_d.mxwt(41)} -attr vt d
load net {vec:rsci.qa_d.mxwt(42)} -attr vt d
load net {vec:rsci.qa_d.mxwt(43)} -attr vt d
load net {vec:rsci.qa_d.mxwt(44)} -attr vt d
load net {vec:rsci.qa_d.mxwt(45)} -attr vt d
load net {vec:rsci.qa_d.mxwt(46)} -attr vt d
load net {vec:rsci.qa_d.mxwt(47)} -attr vt d
load net {vec:rsci.qa_d.mxwt(48)} -attr vt d
load net {vec:rsci.qa_d.mxwt(49)} -attr vt d
load net {vec:rsci.qa_d.mxwt(50)} -attr vt d
load net {vec:rsci.qa_d.mxwt(51)} -attr vt d
load net {vec:rsci.qa_d.mxwt(52)} -attr vt d
load net {vec:rsci.qa_d.mxwt(53)} -attr vt d
load net {vec:rsci.qa_d.mxwt(54)} -attr vt d
load net {vec:rsci.qa_d.mxwt(55)} -attr vt d
load net {vec:rsci.qa_d.mxwt(56)} -attr vt d
load net {vec:rsci.qa_d.mxwt(57)} -attr vt d
load net {vec:rsci.qa_d.mxwt(58)} -attr vt d
load net {vec:rsci.qa_d.mxwt(59)} -attr vt d
load net {vec:rsci.qa_d.mxwt(60)} -attr vt d
load net {vec:rsci.qa_d.mxwt(61)} -attr vt d
load net {vec:rsci.qa_d.mxwt(62)} -attr vt d
load net {vec:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {vec:rsci.qa_d.mxwt} 64 {vec:rsci.qa_d.mxwt(0)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-982 -attr oid 979 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {p:rsci.idat(0)} -attr vt d
load net {p:rsci.idat(1)} -attr vt d
load net {p:rsci.idat(2)} -attr vt d
load net {p:rsci.idat(3)} -attr vt d
load net {p:rsci.idat(4)} -attr vt d
load net {p:rsci.idat(5)} -attr vt d
load net {p:rsci.idat(6)} -attr vt d
load net {p:rsci.idat(7)} -attr vt d
load net {p:rsci.idat(8)} -attr vt d
load net {p:rsci.idat(9)} -attr vt d
load net {p:rsci.idat(10)} -attr vt d
load net {p:rsci.idat(11)} -attr vt d
load net {p:rsci.idat(12)} -attr vt d
load net {p:rsci.idat(13)} -attr vt d
load net {p:rsci.idat(14)} -attr vt d
load net {p:rsci.idat(15)} -attr vt d
load net {p:rsci.idat(16)} -attr vt d
load net {p:rsci.idat(17)} -attr vt d
load net {p:rsci.idat(18)} -attr vt d
load net {p:rsci.idat(19)} -attr vt d
load net {p:rsci.idat(20)} -attr vt d
load net {p:rsci.idat(21)} -attr vt d
load net {p:rsci.idat(22)} -attr vt d
load net {p:rsci.idat(23)} -attr vt d
load net {p:rsci.idat(24)} -attr vt d
load net {p:rsci.idat(25)} -attr vt d
load net {p:rsci.idat(26)} -attr vt d
load net {p:rsci.idat(27)} -attr vt d
load net {p:rsci.idat(28)} -attr vt d
load net {p:rsci.idat(29)} -attr vt d
load net {p:rsci.idat(30)} -attr vt d
load net {p:rsci.idat(31)} -attr vt d
load netBundle {p:rsci.idat} 32 {p:rsci.idat(0)} {p:rsci.idat(1)} {p:rsci.idat(2)} {p:rsci.idat(3)} {p:rsci.idat(4)} {p:rsci.idat(5)} {p:rsci.idat(6)} {p:rsci.idat(7)} {p:rsci.idat(8)} {p:rsci.idat(9)} {p:rsci.idat(10)} {p:rsci.idat(11)} {p:rsci.idat(12)} {p:rsci.idat(13)} {p:rsci.idat(14)} {p:rsci.idat(15)} {p:rsci.idat(16)} {p:rsci.idat(17)} {p:rsci.idat(18)} {p:rsci.idat(19)} {p:rsci.idat(20)} {p:rsci.idat(21)} {p:rsci.idat(22)} {p:rsci.idat(23)} {p:rsci.idat(24)} {p:rsci.idat(25)} {p:rsci.idat(26)} {p:rsci.idat(27)} {p:rsci.idat(28)} {p:rsci.idat(29)} {p:rsci.idat(30)} {p:rsci.idat(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-983 -attr oid 980 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {twiddle:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(31)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(32)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(33)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(34)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(35)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(36)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(37)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(38)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(39)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(40)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(41)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(42)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(43)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(44)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(45)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(46)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(47)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(48)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(49)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(50)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(51)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(52)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(53)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(54)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(55)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(56)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(57)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(58)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(59)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(60)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(61)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(62)} -attr vt d
load net {twiddle:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d.mxwt} 64 {twiddle:rsci.qa_d.mxwt(0)} {twiddle:rsci.qa_d.mxwt(1)} {twiddle:rsci.qa_d.mxwt(2)} {twiddle:rsci.qa_d.mxwt(3)} {twiddle:rsci.qa_d.mxwt(4)} {twiddle:rsci.qa_d.mxwt(5)} {twiddle:rsci.qa_d.mxwt(6)} {twiddle:rsci.qa_d.mxwt(7)} {twiddle:rsci.qa_d.mxwt(8)} {twiddle:rsci.qa_d.mxwt(9)} {twiddle:rsci.qa_d.mxwt(10)} {twiddle:rsci.qa_d.mxwt(11)} {twiddle:rsci.qa_d.mxwt(12)} {twiddle:rsci.qa_d.mxwt(13)} {twiddle:rsci.qa_d.mxwt(14)} {twiddle:rsci.qa_d.mxwt(15)} {twiddle:rsci.qa_d.mxwt(16)} {twiddle:rsci.qa_d.mxwt(17)} {twiddle:rsci.qa_d.mxwt(18)} {twiddle:rsci.qa_d.mxwt(19)} {twiddle:rsci.qa_d.mxwt(20)} {twiddle:rsci.qa_d.mxwt(21)} {twiddle:rsci.qa_d.mxwt(22)} {twiddle:rsci.qa_d.mxwt(23)} {twiddle:rsci.qa_d.mxwt(24)} {twiddle:rsci.qa_d.mxwt(25)} {twiddle:rsci.qa_d.mxwt(26)} {twiddle:rsci.qa_d.mxwt(27)} {twiddle:rsci.qa_d.mxwt(28)} {twiddle:rsci.qa_d.mxwt(29)} {twiddle:rsci.qa_d.mxwt(30)} {twiddle:rsci.qa_d.mxwt(31)} {twiddle:rsci.qa_d.mxwt(32)} {twiddle:rsci.qa_d.mxwt(33)} {twiddle:rsci.qa_d.mxwt(34)} {twiddle:rsci.qa_d.mxwt(35)} {twiddle:rsci.qa_d.mxwt(36)} {twiddle:rsci.qa_d.mxwt(37)} {twiddle:rsci.qa_d.mxwt(38)} {twiddle:rsci.qa_d.mxwt(39)} {twiddle:rsci.qa_d.mxwt(40)} {twiddle:rsci.qa_d.mxwt(41)} {twiddle:rsci.qa_d.mxwt(42)} {twiddle:rsci.qa_d.mxwt(43)} {twiddle:rsci.qa_d.mxwt(44)} {twiddle:rsci.qa_d.mxwt(45)} {twiddle:rsci.qa_d.mxwt(46)} {twiddle:rsci.qa_d.mxwt(47)} {twiddle:rsci.qa_d.mxwt(48)} {twiddle:rsci.qa_d.mxwt(49)} {twiddle:rsci.qa_d.mxwt(50)} {twiddle:rsci.qa_d.mxwt(51)} {twiddle:rsci.qa_d.mxwt(52)} {twiddle:rsci.qa_d.mxwt(53)} {twiddle:rsci.qa_d.mxwt(54)} {twiddle:rsci.qa_d.mxwt(55)} {twiddle:rsci.qa_d.mxwt(56)} {twiddle:rsci.qa_d.mxwt(57)} {twiddle:rsci.qa_d.mxwt(58)} {twiddle:rsci.qa_d.mxwt(59)} {twiddle:rsci.qa_d.mxwt(60)} {twiddle:rsci.qa_d.mxwt(61)} {twiddle:rsci.qa_d.mxwt(62)} {twiddle:rsci.qa_d.mxwt(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-984 -attr oid 981 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(32)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(33)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(34)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(35)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(36)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(37)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(38)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(39)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(40)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(41)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(42)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(43)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(44)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(45)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(46)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(47)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(48)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(49)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(50)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(51)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(52)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(53)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(54)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(55)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(56)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(57)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(58)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(59)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(60)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(61)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(62)} -attr vt d
load net {twiddle_h:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d.mxwt} 64 {twiddle_h:rsci.qa_d.mxwt(0)} {twiddle_h:rsci.qa_d.mxwt(1)} {twiddle_h:rsci.qa_d.mxwt(2)} {twiddle_h:rsci.qa_d.mxwt(3)} {twiddle_h:rsci.qa_d.mxwt(4)} {twiddle_h:rsci.qa_d.mxwt(5)} {twiddle_h:rsci.qa_d.mxwt(6)} {twiddle_h:rsci.qa_d.mxwt(7)} {twiddle_h:rsci.qa_d.mxwt(8)} {twiddle_h:rsci.qa_d.mxwt(9)} {twiddle_h:rsci.qa_d.mxwt(10)} {twiddle_h:rsci.qa_d.mxwt(11)} {twiddle_h:rsci.qa_d.mxwt(12)} {twiddle_h:rsci.qa_d.mxwt(13)} {twiddle_h:rsci.qa_d.mxwt(14)} {twiddle_h:rsci.qa_d.mxwt(15)} {twiddle_h:rsci.qa_d.mxwt(16)} {twiddle_h:rsci.qa_d.mxwt(17)} {twiddle_h:rsci.qa_d.mxwt(18)} {twiddle_h:rsci.qa_d.mxwt(19)} {twiddle_h:rsci.qa_d.mxwt(20)} {twiddle_h:rsci.qa_d.mxwt(21)} {twiddle_h:rsci.qa_d.mxwt(22)} {twiddle_h:rsci.qa_d.mxwt(23)} {twiddle_h:rsci.qa_d.mxwt(24)} {twiddle_h:rsci.qa_d.mxwt(25)} {twiddle_h:rsci.qa_d.mxwt(26)} {twiddle_h:rsci.qa_d.mxwt(27)} {twiddle_h:rsci.qa_d.mxwt(28)} {twiddle_h:rsci.qa_d.mxwt(29)} {twiddle_h:rsci.qa_d.mxwt(30)} {twiddle_h:rsci.qa_d.mxwt(31)} {twiddle_h:rsci.qa_d.mxwt(32)} {twiddle_h:rsci.qa_d.mxwt(33)} {twiddle_h:rsci.qa_d.mxwt(34)} {twiddle_h:rsci.qa_d.mxwt(35)} {twiddle_h:rsci.qa_d.mxwt(36)} {twiddle_h:rsci.qa_d.mxwt(37)} {twiddle_h:rsci.qa_d.mxwt(38)} {twiddle_h:rsci.qa_d.mxwt(39)} {twiddle_h:rsci.qa_d.mxwt(40)} {twiddle_h:rsci.qa_d.mxwt(41)} {twiddle_h:rsci.qa_d.mxwt(42)} {twiddle_h:rsci.qa_d.mxwt(43)} {twiddle_h:rsci.qa_d.mxwt(44)} {twiddle_h:rsci.qa_d.mxwt(45)} {twiddle_h:rsci.qa_d.mxwt(46)} {twiddle_h:rsci.qa_d.mxwt(47)} {twiddle_h:rsci.qa_d.mxwt(48)} {twiddle_h:rsci.qa_d.mxwt(49)} {twiddle_h:rsci.qa_d.mxwt(50)} {twiddle_h:rsci.qa_d.mxwt(51)} {twiddle_h:rsci.qa_d.mxwt(52)} {twiddle_h:rsci.qa_d.mxwt(53)} {twiddle_h:rsci.qa_d.mxwt(54)} {twiddle_h:rsci.qa_d.mxwt(55)} {twiddle_h:rsci.qa_d.mxwt(56)} {twiddle_h:rsci.qa_d.mxwt(57)} {twiddle_h:rsci.qa_d.mxwt(58)} {twiddle_h:rsci.qa_d.mxwt(59)} {twiddle_h:rsci.qa_d.mxwt(60)} {twiddle_h:rsci.qa_d.mxwt(61)} {twiddle_h:rsci.qa_d.mxwt(62)} {twiddle_h:rsci.qa_d.mxwt(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-985 -attr oid 982 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {complete:rsci.wen_comp} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-986 -attr oid 983 -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(0)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(1)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(2)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(3)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(4)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(5)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(6)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(7)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(8)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(9)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(10)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(11)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(12)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(13)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(14)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(15)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(16)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(17)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(18)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(19)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(20)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(21)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(22)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(23)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(24)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(25)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(26)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(27)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(28)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(29)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(30)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(31)} -attr vt d
load netBundle {COMP_LOOP-1:mult():cmp.return_rsc_z} 32 {COMP_LOOP-1:mult():cmp.return_rsc_z(0)} {COMP_LOOP-1:mult():cmp.return_rsc_z(1)} {COMP_LOOP-1:mult():cmp.return_rsc_z(2)} {COMP_LOOP-1:mult():cmp.return_rsc_z(3)} {COMP_LOOP-1:mult():cmp.return_rsc_z(4)} {COMP_LOOP-1:mult():cmp.return_rsc_z(5)} {COMP_LOOP-1:mult():cmp.return_rsc_z(6)} {COMP_LOOP-1:mult():cmp.return_rsc_z(7)} {COMP_LOOP-1:mult():cmp.return_rsc_z(8)} {COMP_LOOP-1:mult():cmp.return_rsc_z(9)} {COMP_LOOP-1:mult():cmp.return_rsc_z(10)} {COMP_LOOP-1:mult():cmp.return_rsc_z(11)} {COMP_LOOP-1:mult():cmp.return_rsc_z(12)} {COMP_LOOP-1:mult():cmp.return_rsc_z(13)} {COMP_LOOP-1:mult():cmp.return_rsc_z(14)} {COMP_LOOP-1:mult():cmp.return_rsc_z(15)} {COMP_LOOP-1:mult():cmp.return_rsc_z(16)} {COMP_LOOP-1:mult():cmp.return_rsc_z(17)} {COMP_LOOP-1:mult():cmp.return_rsc_z(18)} {COMP_LOOP-1:mult():cmp.return_rsc_z(19)} {COMP_LOOP-1:mult():cmp.return_rsc_z(20)} {COMP_LOOP-1:mult():cmp.return_rsc_z(21)} {COMP_LOOP-1:mult():cmp.return_rsc_z(22)} {COMP_LOOP-1:mult():cmp.return_rsc_z(23)} {COMP_LOOP-1:mult():cmp.return_rsc_z(24)} {COMP_LOOP-1:mult():cmp.return_rsc_z(25)} {COMP_LOOP-1:mult():cmp.return_rsc_z(26)} {COMP_LOOP-1:mult():cmp.return_rsc_z(27)} {COMP_LOOP-1:mult():cmp.return_rsc_z(28)} {COMP_LOOP-1:mult():cmp.return_rsc_z(29)} {COMP_LOOP-1:mult():cmp.return_rsc_z(30)} {COMP_LOOP-1:mult():cmp.return_rsc_z(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-987 -attr oid 984 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-988 -attr oid 985 -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(0)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(1)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(2)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(3)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(4)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(5)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(6)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(7)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(8)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(9)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(10)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(11)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(12)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(13)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(14)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(15)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(16)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(17)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(18)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(19)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(20)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(21)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(22)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(23)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(24)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(25)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(26)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(27)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(28)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(29)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(30)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(31)} -attr vt d
load netBundle {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z} 32 {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(0)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(1)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(2)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(3)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(4)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(5)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(6)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(7)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(8)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(9)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(10)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(11)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(12)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(13)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(14)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(15)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(16)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(17)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(18)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(19)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(20)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(21)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(22)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(23)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(24)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(25)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(26)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(27)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(28)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(29)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(30)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-989 -attr oid 986 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-990 -attr oid 987 -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(0)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(1)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(2)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(3)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(4)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(5)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(6)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(7)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(8)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(9)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(10)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(11)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(12)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(13)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(14)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(15)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(16)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(17)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(18)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(19)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(20)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(21)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(22)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(23)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(24)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(25)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(26)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(27)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(28)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(29)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(30)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(31)} -attr vt d
load netBundle {COMP_LOOP-1:modulo_add():cmp.return_rsc_z} 32 {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(0)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(1)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(2)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(3)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(4)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(5)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(6)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(7)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(8)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(9)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(10)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(11)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(12)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(13)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(14)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(15)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(16)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(17)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(18)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(19)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(20)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(21)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(22)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(23)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(24)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(25)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(26)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(27)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(28)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(29)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(30)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-991 -attr oid 988 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -attr vt d
load netBundle {VEC_LOOP:acc#1.cse#10.sva} 12 {VEC_LOOP:acc#1.cse#10.sva(0)} {VEC_LOOP:acc#1.cse#10.sva(1)} {VEC_LOOP:acc#1.cse#10.sva(2)} {VEC_LOOP:acc#1.cse#10.sva(3)} {VEC_LOOP:acc#1.cse#10.sva(4)} {VEC_LOOP:acc#1.cse#10.sva(5)} {VEC_LOOP:acc#1.cse#10.sva(6)} {VEC_LOOP:acc#1.cse#10.sva(7)} {VEC_LOOP:acc#1.cse#10.sva(8)} {VEC_LOOP:acc#1.cse#10.sva(9)} {VEC_LOOP:acc#1.cse#10.sva(10)} {VEC_LOOP:acc#1.cse#10.sva(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-992 -attr oid 989 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {STAGE_LOOP:lshift.psp.sva(0)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(1)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(2)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(3)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(4)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(5)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(6)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(7)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(8)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(9)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(10)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(11)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(12)} -attr vt d
load netBundle {STAGE_LOOP:lshift.psp.sva} 13 {STAGE_LOOP:lshift.psp.sva(0)} {STAGE_LOOP:lshift.psp.sva(1)} {STAGE_LOOP:lshift.psp.sva(2)} {STAGE_LOOP:lshift.psp.sva(3)} {STAGE_LOOP:lshift.psp.sva(4)} {STAGE_LOOP:lshift.psp.sva(5)} {STAGE_LOOP:lshift.psp.sva(6)} {STAGE_LOOP:lshift.psp.sva(7)} {STAGE_LOOP:lshift.psp.sva(8)} {STAGE_LOOP:lshift.psp.sva(9)} {STAGE_LOOP:lshift.psp.sva(10)} {STAGE_LOOP:lshift.psp.sva(11)} {STAGE_LOOP:lshift.psp.sva(12)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-993 -attr oid 990 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {VEC_LOOP:j(12:0)#1.sva#1(0)} -attr vt d
load net {VEC_LOOP:j(12:0)#1.sva#1(1)} -attr vt d
load net {VEC_LOOP:j(12:0)#1.sva#1(2)} -attr vt d
load net {VEC_LOOP:j(12:0)#1.sva#1(3)} -attr vt d
load net {VEC_LOOP:j(12:0)#1.sva#1(4)} -attr vt d
load net {VEC_LOOP:j(12:0)#1.sva#1(5)} -attr vt d
load net {VEC_LOOP:j(12:0)#1.sva#1(6)} -attr vt d
load net {VEC_LOOP:j(12:0)#1.sva#1(7)} -attr vt d
load net {VEC_LOOP:j(12:0)#1.sva#1(8)} -attr vt d
load net {VEC_LOOP:j(12:0)#1.sva#1(9)} -attr vt d
load net {VEC_LOOP:j(12:0)#1.sva#1(10)} -attr vt d
load net {VEC_LOOP:j(12:0)#1.sva#1(11)} -attr vt d
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -attr vt d
load netBundle {VEC_LOOP:j(12:0)#1.sva#1} 13 {VEC_LOOP:j(12:0)#1.sva#1(0)} {VEC_LOOP:j(12:0)#1.sva#1(1)} {VEC_LOOP:j(12:0)#1.sva#1(2)} {VEC_LOOP:j(12:0)#1.sva#1(3)} {VEC_LOOP:j(12:0)#1.sva#1(4)} {VEC_LOOP:j(12:0)#1.sva#1(5)} {VEC_LOOP:j(12:0)#1.sva#1(6)} {VEC_LOOP:j(12:0)#1.sva#1(7)} {VEC_LOOP:j(12:0)#1.sva#1(8)} {VEC_LOOP:j(12:0)#1.sva#1(9)} {VEC_LOOP:j(12:0)#1.sva#1(10)} {VEC_LOOP:j(12:0)#1.sva#1(11)} {VEC_LOOP:j(12:0)#1.sva#1(12)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-994 -attr oid 991 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(12:0)#1.sva#1}
load net {vec:rsci.da_d.reg(0)} -attr vt d
load net {vec:rsci.da_d.reg(1)} -attr vt d
load net {vec:rsci.da_d.reg(2)} -attr vt d
load net {vec:rsci.da_d.reg(3)} -attr vt d
load net {vec:rsci.da_d.reg(4)} -attr vt d
load net {vec:rsci.da_d.reg(5)} -attr vt d
load net {vec:rsci.da_d.reg(6)} -attr vt d
load net {vec:rsci.da_d.reg(7)} -attr vt d
load net {vec:rsci.da_d.reg(8)} -attr vt d
load net {vec:rsci.da_d.reg(9)} -attr vt d
load net {vec:rsci.da_d.reg(10)} -attr vt d
load net {vec:rsci.da_d.reg(11)} -attr vt d
load net {vec:rsci.da_d.reg(12)} -attr vt d
load net {vec:rsci.da_d.reg(13)} -attr vt d
load net {vec:rsci.da_d.reg(14)} -attr vt d
load net {vec:rsci.da_d.reg(15)} -attr vt d
load net {vec:rsci.da_d.reg(16)} -attr vt d
load net {vec:rsci.da_d.reg(17)} -attr vt d
load net {vec:rsci.da_d.reg(18)} -attr vt d
load net {vec:rsci.da_d.reg(19)} -attr vt d
load net {vec:rsci.da_d.reg(20)} -attr vt d
load net {vec:rsci.da_d.reg(21)} -attr vt d
load net {vec:rsci.da_d.reg(22)} -attr vt d
load net {vec:rsci.da_d.reg(23)} -attr vt d
load net {vec:rsci.da_d.reg(24)} -attr vt d
load net {vec:rsci.da_d.reg(25)} -attr vt d
load net {vec:rsci.da_d.reg(26)} -attr vt d
load net {vec:rsci.da_d.reg(27)} -attr vt d
load net {vec:rsci.da_d.reg(28)} -attr vt d
load net {vec:rsci.da_d.reg(29)} -attr vt d
load net {vec:rsci.da_d.reg(30)} -attr vt d
load net {vec:rsci.da_d.reg(31)} -attr vt d
load netBundle {vec:rsci.da_d.reg} 32 {vec:rsci.da_d.reg(0)} {vec:rsci.da_d.reg(1)} {vec:rsci.da_d.reg(2)} {vec:rsci.da_d.reg(3)} {vec:rsci.da_d.reg(4)} {vec:rsci.da_d.reg(5)} {vec:rsci.da_d.reg(6)} {vec:rsci.da_d.reg(7)} {vec:rsci.da_d.reg(8)} {vec:rsci.da_d.reg(9)} {vec:rsci.da_d.reg(10)} {vec:rsci.da_d.reg(11)} {vec:rsci.da_d.reg(12)} {vec:rsci.da_d.reg(13)} {vec:rsci.da_d.reg(14)} {vec:rsci.da_d.reg(15)} {vec:rsci.da_d.reg(16)} {vec:rsci.da_d.reg(17)} {vec:rsci.da_d.reg(18)} {vec:rsci.da_d.reg(19)} {vec:rsci.da_d.reg(20)} {vec:rsci.da_d.reg(21)} {vec:rsci.da_d.reg(22)} {vec:rsci.da_d.reg(23)} {vec:rsci.da_d.reg(24)} {vec:rsci.da_d.reg(25)} {vec:rsci.da_d.reg(26)} {vec:rsci.da_d.reg(27)} {vec:rsci.da_d.reg(28)} {vec:rsci.da_d.reg(29)} {vec:rsci.da_d.reg(30)} {vec:rsci.da_d.reg(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-995 -attr oid 992 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.wea_d.reg(0)} -attr vt d
load net {vec:rsci.wea_d.reg(1)} -attr vt d
load netBundle {vec:rsci.wea_d.reg} 2 {vec:rsci.wea_d.reg(0)} {vec:rsci.wea_d.reg(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-996 -attr oid 993 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d.reg}
load net {core.wten.iff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-997 -attr oid 994 -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-998 -attr oid 995 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-999 -attr oid 996 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg}
load net {twiddle:rsci.adra_d.reg(0)} -attr vt d
load net {twiddle:rsci.adra_d.reg(1)} -attr vt d
load net {twiddle:rsci.adra_d.reg(2)} -attr vt d
load net {twiddle:rsci.adra_d.reg(3)} -attr vt d
load net {twiddle:rsci.adra_d.reg(4)} -attr vt d
load net {twiddle:rsci.adra_d.reg(5)} -attr vt d
load net {twiddle:rsci.adra_d.reg(6)} -attr vt d
load net {twiddle:rsci.adra_d.reg(7)} -attr vt d
load net {twiddle:rsci.adra_d.reg(8)} -attr vt d
load net {twiddle:rsci.adra_d.reg(9)} -attr vt d
load net {twiddle:rsci.adra_d.reg(10)} -attr vt d
load net {twiddle:rsci.adra_d.reg(11)} -attr vt d
load net {twiddle:rsci.adra_d.reg(12)} -attr vt d
load net {twiddle:rsci.adra_d.reg(13)} -attr vt d
load net {twiddle:rsci.adra_d.reg(14)} -attr vt d
load net {twiddle:rsci.adra_d.reg(15)} -attr vt d
load net {twiddle:rsci.adra_d.reg(16)} -attr vt d
load net {twiddle:rsci.adra_d.reg(17)} -attr vt d
load net {twiddle:rsci.adra_d.reg(18)} -attr vt d
load net {twiddle:rsci.adra_d.reg(19)} -attr vt d
load net {twiddle:rsci.adra_d.reg(20)} -attr vt d
load net {twiddle:rsci.adra_d.reg(21)} -attr vt d
load net {twiddle:rsci.adra_d.reg(22)} -attr vt d
load net {twiddle:rsci.adra_d.reg(23)} -attr vt d
load netBundle {twiddle:rsci.adra_d.reg} 24 {twiddle:rsci.adra_d.reg(0)} {twiddle:rsci.adra_d.reg(1)} {twiddle:rsci.adra_d.reg(2)} {twiddle:rsci.adra_d.reg(3)} {twiddle:rsci.adra_d.reg(4)} {twiddle:rsci.adra_d.reg(5)} {twiddle:rsci.adra_d.reg(6)} {twiddle:rsci.adra_d.reg(7)} {twiddle:rsci.adra_d.reg(8)} {twiddle:rsci.adra_d.reg(9)} {twiddle:rsci.adra_d.reg(10)} {twiddle:rsci.adra_d.reg(11)} {twiddle:rsci.adra_d.reg(12)} {twiddle:rsci.adra_d.reg(13)} {twiddle:rsci.adra_d.reg(14)} {twiddle:rsci.adra_d.reg(15)} {twiddle:rsci.adra_d.reg(16)} {twiddle:rsci.adra_d.reg(17)} {twiddle:rsci.adra_d.reg(18)} {twiddle:rsci.adra_d.reg(19)} {twiddle:rsci.adra_d.reg(20)} {twiddle:rsci.adra_d.reg(21)} {twiddle:rsci.adra_d.reg(22)} {twiddle:rsci.adra_d.reg(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1000 -attr oid 997 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(7)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#44.rmff} 8 {COMP_LOOP:twiddle_f:mux1h#44.rmff(0)} {COMP_LOOP:twiddle_f:mux1h#44.rmff(1)} {COMP_LOOP:twiddle_f:mux1h#44.rmff(2)} {COMP_LOOP:twiddle_f:mux1h#44.rmff(3)} {COMP_LOOP:twiddle_f:mux1h#44.rmff(4)} {COMP_LOOP:twiddle_f:mux1h#44.rmff(5)} {COMP_LOOP:twiddle_f:mux1h#44.rmff(6)} {COMP_LOOP:twiddle_f:mux1h#44.rmff(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1001 -attr oid 998 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#44.rmff}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1002 -attr oid 999 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {twiddle_h:rsci.adra_d.reg(0)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(1)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(2)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(3)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(4)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(5)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(6)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(7)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(8)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(9)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(10)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(11)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(12)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(13)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(14)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(15)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(16)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(17)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(18)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(19)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(20)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(21)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(22)} -attr vt d
load net {twiddle_h:rsci.adra_d.reg(23)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d.reg} 24 {twiddle_h:rsci.adra_d.reg(0)} {twiddle_h:rsci.adra_d.reg(1)} {twiddle_h:rsci.adra_d.reg(2)} {twiddle_h:rsci.adra_d.reg(3)} {twiddle_h:rsci.adra_d.reg(4)} {twiddle_h:rsci.adra_d.reg(5)} {twiddle_h:rsci.adra_d.reg(6)} {twiddle_h:rsci.adra_d.reg(7)} {twiddle_h:rsci.adra_d.reg(8)} {twiddle_h:rsci.adra_d.reg(9)} {twiddle_h:rsci.adra_d.reg(10)} {twiddle_h:rsci.adra_d.reg(11)} {twiddle_h:rsci.adra_d.reg(12)} {twiddle_h:rsci.adra_d.reg(13)} {twiddle_h:rsci.adra_d.reg(14)} {twiddle_h:rsci.adra_d.reg(15)} {twiddle_h:rsci.adra_d.reg(16)} {twiddle_h:rsci.adra_d.reg(17)} {twiddle_h:rsci.adra_d.reg(18)} {twiddle_h:rsci.adra_d.reg(19)} {twiddle_h:rsci.adra_d.reg(20)} {twiddle_h:rsci.adra_d.reg(21)} {twiddle_h:rsci.adra_d.reg(22)} {twiddle_h:rsci.adra_d.reg(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1003 -attr oid 1000 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1004 -attr oid 1001 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {COMP_LOOP:twiddle_f#1.sva(0)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(1)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(2)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(3)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(4)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(5)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(6)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(7)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(8)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(9)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(10)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(11)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(12)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(13)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(14)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(15)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(16)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(17)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(18)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(19)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(20)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(21)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(22)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(23)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(24)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(25)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(26)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(27)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(28)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(29)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(30)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f#1.sva} 32 {COMP_LOOP:twiddle_f#1.sva(0)} {COMP_LOOP:twiddle_f#1.sva(1)} {COMP_LOOP:twiddle_f#1.sva(2)} {COMP_LOOP:twiddle_f#1.sva(3)} {COMP_LOOP:twiddle_f#1.sva(4)} {COMP_LOOP:twiddle_f#1.sva(5)} {COMP_LOOP:twiddle_f#1.sva(6)} {COMP_LOOP:twiddle_f#1.sva(7)} {COMP_LOOP:twiddle_f#1.sva(8)} {COMP_LOOP:twiddle_f#1.sva(9)} {COMP_LOOP:twiddle_f#1.sva(10)} {COMP_LOOP:twiddle_f#1.sva(11)} {COMP_LOOP:twiddle_f#1.sva(12)} {COMP_LOOP:twiddle_f#1.sva(13)} {COMP_LOOP:twiddle_f#1.sva(14)} {COMP_LOOP:twiddle_f#1.sva(15)} {COMP_LOOP:twiddle_f#1.sva(16)} {COMP_LOOP:twiddle_f#1.sva(17)} {COMP_LOOP:twiddle_f#1.sva(18)} {COMP_LOOP:twiddle_f#1.sva(19)} {COMP_LOOP:twiddle_f#1.sva(20)} {COMP_LOOP:twiddle_f#1.sva(21)} {COMP_LOOP:twiddle_f#1.sva(22)} {COMP_LOOP:twiddle_f#1.sva(23)} {COMP_LOOP:twiddle_f#1.sva(24)} {COMP_LOOP:twiddle_f#1.sva(25)} {COMP_LOOP:twiddle_f#1.sva(26)} {COMP_LOOP:twiddle_f#1.sva(27)} {COMP_LOOP:twiddle_f#1.sva(28)} {COMP_LOOP:twiddle_f#1.sva(29)} {COMP_LOOP:twiddle_f#1.sva(30)} {COMP_LOOP:twiddle_f#1.sva(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1005 -attr oid 1002 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#9.sva(0)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(1)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(2)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(3)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(4)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(5)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(6)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(7)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(8)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(9)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(10)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(11)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(12)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(13)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(14)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(15)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(16)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(17)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(18)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(19)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(20)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(21)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(22)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(23)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(24)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(25)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(26)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(27)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(28)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(29)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(30)} -attr vt d
load net {COMP_LOOP:twiddle_f#9.sva(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f#9.sva} 32 {COMP_LOOP:twiddle_f#9.sva(0)} {COMP_LOOP:twiddle_f#9.sva(1)} {COMP_LOOP:twiddle_f#9.sva(2)} {COMP_LOOP:twiddle_f#9.sva(3)} {COMP_LOOP:twiddle_f#9.sva(4)} {COMP_LOOP:twiddle_f#9.sva(5)} {COMP_LOOP:twiddle_f#9.sva(6)} {COMP_LOOP:twiddle_f#9.sva(7)} {COMP_LOOP:twiddle_f#9.sva(8)} {COMP_LOOP:twiddle_f#9.sva(9)} {COMP_LOOP:twiddle_f#9.sva(10)} {COMP_LOOP:twiddle_f#9.sva(11)} {COMP_LOOP:twiddle_f#9.sva(12)} {COMP_LOOP:twiddle_f#9.sva(13)} {COMP_LOOP:twiddle_f#9.sva(14)} {COMP_LOOP:twiddle_f#9.sva(15)} {COMP_LOOP:twiddle_f#9.sva(16)} {COMP_LOOP:twiddle_f#9.sva(17)} {COMP_LOOP:twiddle_f#9.sva(18)} {COMP_LOOP:twiddle_f#9.sva(19)} {COMP_LOOP:twiddle_f#9.sva(20)} {COMP_LOOP:twiddle_f#9.sva(21)} {COMP_LOOP:twiddle_f#9.sva(22)} {COMP_LOOP:twiddle_f#9.sva(23)} {COMP_LOOP:twiddle_f#9.sva(24)} {COMP_LOOP:twiddle_f#9.sva(25)} {COMP_LOOP:twiddle_f#9.sva(26)} {COMP_LOOP:twiddle_f#9.sva(27)} {COMP_LOOP:twiddle_f#9.sva(28)} {COMP_LOOP:twiddle_f#9.sva(29)} {COMP_LOOP:twiddle_f#9.sva(30)} {COMP_LOOP:twiddle_f#9.sva(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1006 -attr oid 1003 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_help#1.sva(0)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(1)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(2)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(3)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(4)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(5)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(6)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(7)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(8)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(9)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(10)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(11)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(12)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(13)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(14)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(15)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(16)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(17)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(18)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(19)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(20)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(21)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(22)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(23)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(24)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(25)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(26)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(27)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(28)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(29)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(30)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help#1.sva} 32 {COMP_LOOP:twiddle_help#1.sva(0)} {COMP_LOOP:twiddle_help#1.sva(1)} {COMP_LOOP:twiddle_help#1.sva(2)} {COMP_LOOP:twiddle_help#1.sva(3)} {COMP_LOOP:twiddle_help#1.sva(4)} {COMP_LOOP:twiddle_help#1.sva(5)} {COMP_LOOP:twiddle_help#1.sva(6)} {COMP_LOOP:twiddle_help#1.sva(7)} {COMP_LOOP:twiddle_help#1.sva(8)} {COMP_LOOP:twiddle_help#1.sva(9)} {COMP_LOOP:twiddle_help#1.sva(10)} {COMP_LOOP:twiddle_help#1.sva(11)} {COMP_LOOP:twiddle_help#1.sva(12)} {COMP_LOOP:twiddle_help#1.sva(13)} {COMP_LOOP:twiddle_help#1.sva(14)} {COMP_LOOP:twiddle_help#1.sva(15)} {COMP_LOOP:twiddle_help#1.sva(16)} {COMP_LOOP:twiddle_help#1.sva(17)} {COMP_LOOP:twiddle_help#1.sva(18)} {COMP_LOOP:twiddle_help#1.sva(19)} {COMP_LOOP:twiddle_help#1.sva(20)} {COMP_LOOP:twiddle_help#1.sva(21)} {COMP_LOOP:twiddle_help#1.sva(22)} {COMP_LOOP:twiddle_help#1.sva(23)} {COMP_LOOP:twiddle_help#1.sva(24)} {COMP_LOOP:twiddle_help#1.sva(25)} {COMP_LOOP:twiddle_help#1.sva(26)} {COMP_LOOP:twiddle_help#1.sva(27)} {COMP_LOOP:twiddle_help#1.sva(28)} {COMP_LOOP:twiddle_help#1.sva(29)} {COMP_LOOP:twiddle_help#1.sva(30)} {COMP_LOOP:twiddle_help#1.sva(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1007 -attr oid 1004 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#9.sva(0)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(1)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(2)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(3)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(4)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(5)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(6)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(7)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(8)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(9)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(10)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(11)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(12)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(13)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(14)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(15)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(16)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(17)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(18)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(19)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(20)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(21)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(22)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(23)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(24)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(25)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(26)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(27)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(28)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(29)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(30)} -attr vt d
load net {COMP_LOOP:twiddle_help#9.sva(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help#9.sva} 32 {COMP_LOOP:twiddle_help#9.sva(0)} {COMP_LOOP:twiddle_help#9.sva(1)} {COMP_LOOP:twiddle_help#9.sva(2)} {COMP_LOOP:twiddle_help#9.sva(3)} {COMP_LOOP:twiddle_help#9.sva(4)} {COMP_LOOP:twiddle_help#9.sva(5)} {COMP_LOOP:twiddle_help#9.sva(6)} {COMP_LOOP:twiddle_help#9.sva(7)} {COMP_LOOP:twiddle_help#9.sva(8)} {COMP_LOOP:twiddle_help#9.sva(9)} {COMP_LOOP:twiddle_help#9.sva(10)} {COMP_LOOP:twiddle_help#9.sva(11)} {COMP_LOOP:twiddle_help#9.sva(12)} {COMP_LOOP:twiddle_help#9.sva(13)} {COMP_LOOP:twiddle_help#9.sva(14)} {COMP_LOOP:twiddle_help#9.sva(15)} {COMP_LOOP:twiddle_help#9.sva(16)} {COMP_LOOP:twiddle_help#9.sva(17)} {COMP_LOOP:twiddle_help#9.sva(18)} {COMP_LOOP:twiddle_help#9.sva(19)} {COMP_LOOP:twiddle_help#9.sva(20)} {COMP_LOOP:twiddle_help#9.sva(21)} {COMP_LOOP:twiddle_help#9.sva(22)} {COMP_LOOP:twiddle_help#9.sva(23)} {COMP_LOOP:twiddle_help#9.sva(24)} {COMP_LOOP:twiddle_help#9.sva(25)} {COMP_LOOP:twiddle_help#9.sva(26)} {COMP_LOOP:twiddle_help#9.sva(27)} {COMP_LOOP:twiddle_help#9.sva(28)} {COMP_LOOP:twiddle_help#9.sva(29)} {COMP_LOOP:twiddle_help#9.sva(30)} {COMP_LOOP:twiddle_help#9.sva(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1008 -attr oid 1005 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {VEC_LOOP:acc.psp.sva(0)} -attr vt d
load net {VEC_LOOP:acc.psp.sva(1)} -attr vt d
load net {VEC_LOOP:acc.psp.sva(2)} -attr vt d
load net {VEC_LOOP:acc.psp.sva(3)} -attr vt d
load net {VEC_LOOP:acc.psp.sva(4)} -attr vt d
load net {VEC_LOOP:acc.psp.sva(5)} -attr vt d
load net {VEC_LOOP:acc.psp.sva(6)} -attr vt d
load net {VEC_LOOP:acc.psp.sva(7)} -attr vt d
load netBundle {VEC_LOOP:acc.psp.sva} 8 {VEC_LOOP:acc.psp.sva(0)} {VEC_LOOP:acc.psp.sva(1)} {VEC_LOOP:acc.psp.sva(2)} {VEC_LOOP:acc.psp.sva(3)} {VEC_LOOP:acc.psp.sva(4)} {VEC_LOOP:acc.psp.sva(5)} {VEC_LOOP:acc.psp.sva(6)} {VEC_LOOP:acc.psp.sva(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1009 -attr oid 1006 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(9)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(10)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(11)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#1.sva} 12 {VEC_LOOP:acc#10.cse#1.sva(0)} {VEC_LOOP:acc#10.cse#1.sva(1)} {VEC_LOOP:acc#10.cse#1.sva(2)} {VEC_LOOP:acc#10.cse#1.sva(3)} {VEC_LOOP:acc#10.cse#1.sva(4)} {VEC_LOOP:acc#10.cse#1.sva(5)} {VEC_LOOP:acc#10.cse#1.sva(6)} {VEC_LOOP:acc#10.cse#1.sva(7)} {VEC_LOOP:acc#10.cse#1.sva(8)} {VEC_LOOP:acc#10.cse#1.sva(9)} {VEC_LOOP:acc#10.cse#1.sva(10)} {VEC_LOOP:acc#10.cse#1.sva(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1010 -attr oid 1007 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(0)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(1)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(2)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(3)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(4)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(5)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(6)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(7)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(8)} -attr vt d
load netBundle {COMP_LOOP-9:twiddle_f:mul.psp.sva} 9 {COMP_LOOP-9:twiddle_f:mul.psp.sva(0)} {COMP_LOOP-9:twiddle_f:mul.psp.sva(1)} {COMP_LOOP-9:twiddle_f:mul.psp.sva(2)} {COMP_LOOP-9:twiddle_f:mul.psp.sva(3)} {COMP_LOOP-9:twiddle_f:mul.psp.sva(4)} {COMP_LOOP-9:twiddle_f:mul.psp.sva(5)} {COMP_LOOP-9:twiddle_f:mul.psp.sva(6)} {COMP_LOOP-9:twiddle_f:mul.psp.sva(7)} {COMP_LOOP-9:twiddle_f:mul.psp.sva(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1011 -attr oid 1008 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:mul.psp.sva}
load net {p.sva(0)} -attr vt d
load net {p.sva(1)} -attr vt d
load net {p.sva(2)} -attr vt d
load net {p.sva(3)} -attr vt d
load net {p.sva(4)} -attr vt d
load net {p.sva(5)} -attr vt d
load net {p.sva(6)} -attr vt d
load net {p.sva(7)} -attr vt d
load net {p.sva(8)} -attr vt d
load net {p.sva(9)} -attr vt d
load net {p.sva(10)} -attr vt d
load net {p.sva(11)} -attr vt d
load net {p.sva(12)} -attr vt d
load net {p.sva(13)} -attr vt d
load net {p.sva(14)} -attr vt d
load net {p.sva(15)} -attr vt d
load net {p.sva(16)} -attr vt d
load net {p.sva(17)} -attr vt d
load net {p.sva(18)} -attr vt d
load net {p.sva(19)} -attr vt d
load net {p.sva(20)} -attr vt d
load net {p.sva(21)} -attr vt d
load net {p.sva(22)} -attr vt d
load net {p.sva(23)} -attr vt d
load net {p.sva(24)} -attr vt d
load net {p.sva(25)} -attr vt d
load net {p.sva(26)} -attr vt d
load net {p.sva(27)} -attr vt d
load net {p.sva(28)} -attr vt d
load net {p.sva(29)} -attr vt d
load net {p.sva(30)} -attr vt d
load net {p.sva(31)} -attr vt d
load netBundle {p.sva} 32 {p.sva(0)} {p.sva(1)} {p.sva(2)} {p.sva(3)} {p.sva(4)} {p.sva(5)} {p.sva(6)} {p.sva(7)} {p.sva(8)} {p.sva(9)} {p.sva(10)} {p.sva(11)} {p.sva(12)} {p.sva(13)} {p.sva(14)} {p.sva(15)} {p.sva(16)} {p.sva(17)} {p.sva(18)} {p.sva(19)} {p.sva(20)} {p.sva(21)} {p.sva(22)} {p.sva(23)} {p.sva(24)} {p.sva(25)} {p.sva(26)} {p.sva(27)} {p.sva(28)} {p.sva(29)} {p.sva(30)} {p.sva(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1012 -attr oid 1009 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {STAGE_LOOP:lshift.itm(0)} -attr vt d
load net {STAGE_LOOP:lshift.itm(1)} -attr vt d
load net {STAGE_LOOP:lshift.itm(2)} -attr vt d
load net {STAGE_LOOP:lshift.itm(3)} -attr vt d
load net {STAGE_LOOP:lshift.itm(4)} -attr vt d
load net {STAGE_LOOP:lshift.itm(5)} -attr vt d
load net {STAGE_LOOP:lshift.itm(6)} -attr vt d
load net {STAGE_LOOP:lshift.itm(7)} -attr vt d
load net {STAGE_LOOP:lshift.itm(8)} -attr vt d
load net {STAGE_LOOP:lshift.itm(9)} -attr vt d
load net {STAGE_LOOP:lshift.itm(10)} -attr vt d
load net {STAGE_LOOP:lshift.itm(11)} -attr vt d
load net {STAGE_LOOP:lshift.itm(12)} -attr vt d
load netBundle {STAGE_LOOP:lshift.itm} 13 {STAGE_LOOP:lshift.itm(0)} {STAGE_LOOP:lshift.itm(1)} {STAGE_LOOP:lshift.itm(2)} {STAGE_LOOP:lshift.itm(3)} {STAGE_LOOP:lshift.itm(4)} {STAGE_LOOP:lshift.itm(5)} {STAGE_LOOP:lshift.itm(6)} {STAGE_LOOP:lshift.itm(7)} {STAGE_LOOP:lshift.itm(8)} {STAGE_LOOP:lshift.itm(9)} {STAGE_LOOP:lshift.itm(10)} {STAGE_LOOP:lshift.itm(11)} {STAGE_LOOP:lshift.itm(12)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1013 -attr oid 1010 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(0)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(1)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(2)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(3)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(4)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(5)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(6)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(7)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.itm(8)} -attr vt d
load netBundle {COMP_LOOP-9:twiddle_f:lshift.itm} 9 {COMP_LOOP-9:twiddle_f:lshift.itm(0)} {COMP_LOOP-9:twiddle_f:lshift.itm(1)} {COMP_LOOP-9:twiddle_f:lshift.itm(2)} {COMP_LOOP-9:twiddle_f:lshift.itm(3)} {COMP_LOOP-9:twiddle_f:lshift.itm(4)} {COMP_LOOP-9:twiddle_f:lshift.itm(5)} {COMP_LOOP-9:twiddle_f:lshift.itm(6)} {COMP_LOOP-9:twiddle_f:lshift.itm(7)} {COMP_LOOP-9:twiddle_f:lshift.itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1014 -attr oid 1011 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {z.out(0)} -attr vt d
load net {z.out(1)} -attr vt d
load net {z.out(2)} -attr vt d
load net {z.out(3)} -attr vt d
load net {z.out(4)} -attr vt d
load net {z.out(5)} -attr vt d
load net {z.out(6)} -attr vt d
load net {z.out(7)} -attr vt d
load net {z.out(8)} -attr vt d
load net {z.out(9)} -attr vt d
load netBundle {z.out} 10 {z.out(0)} {z.out(1)} {z.out(2)} {z.out(3)} {z.out(4)} {z.out(5)} {z.out(6)} {z.out(7)} {z.out(8)} {z.out(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1015 -attr oid 1012 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out#1(0)} -attr vt d
load net {z.out#1(1)} -attr vt d
load net {z.out#1(2)} -attr vt d
load net {z.out#1(3)} -attr vt d
load net {z.out#1(4)} -attr vt d
load net {z.out#1(5)} -attr vt d
load net {z.out#1(6)} -attr vt d
load net {z.out#1(7)} -attr vt d
load net {z.out#1(8)} -attr vt d
load net {z.out#1(9)} -attr vt d
load net {z.out#1(10)} -attr vt d
load net {z.out#1(11)} -attr vt d
load netBundle {z.out#1} 12 {z.out#1(0)} {z.out#1(1)} {z.out#1(2)} {z.out#1(3)} {z.out#1(4)} {z.out#1(5)} {z.out#1(6)} {z.out#1(7)} {z.out#1(8)} {z.out#1(9)} {z.out#1(10)} {z.out#1(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1016 -attr oid 1013 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#2(0)} -attr vt d
load net {z.out#2(1)} -attr vt d
load net {z.out#2(2)} -attr vt d
load net {z.out#2(3)} -attr vt d
load net {z.out#2(4)} -attr vt d
load net {z.out#2(5)} -attr vt d
load net {z.out#2(6)} -attr vt d
load net {z.out#2(7)} -attr vt d
load net {z.out#2(8)} -attr vt d
load net {z.out#2(9)} -attr vt d
load net {z.out#2(10)} -attr vt d
load net {z.out#2(11)} -attr vt d
load netBundle {z.out#2} 12 {z.out#2(0)} {z.out#2(1)} {z.out#2(2)} {z.out#2(3)} {z.out#2(4)} {z.out#2(5)} {z.out#2(6)} {z.out#2(7)} {z.out#2(8)} {z.out#2(9)} {z.out#2(10)} {z.out#2(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1017 -attr oid 1014 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#3(0)} -attr vt d
load net {z.out#3(1)} -attr vt d
load net {z.out#3(2)} -attr vt d
load net {z.out#3(3)} -attr vt d
load net {z.out#3(4)} -attr vt d
load net {z.out#3(5)} -attr vt d
load net {z.out#3(6)} -attr vt d
load net {z.out#3(7)} -attr vt d
load net {z.out#3(8)} -attr vt d
load net {z.out#3(9)} -attr vt d
load net {z.out#3(10)} -attr vt d
load net {z.out#3(11)} -attr vt d
load netBundle {z.out#3} 12 {z.out#3(0)} {z.out#3(1)} {z.out#3(2)} {z.out#3(3)} {z.out#3(4)} {z.out#3(5)} {z.out#3(6)} {z.out#3(7)} {z.out#3(8)} {z.out#3(9)} {z.out#3(10)} {z.out#3(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1018 -attr oid 1015 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#4(0)} -attr vt d
load net {z.out#4(1)} -attr vt d
load net {z.out#4(2)} -attr vt d
load net {z.out#4(3)} -attr vt d
load net {z.out#4(4)} -attr vt d
load net {z.out#4(5)} -attr vt d
load net {z.out#4(6)} -attr vt d
load net {z.out#4(7)} -attr vt d
load net {z.out#4(8)} -attr vt d
load net {z.out#4(9)} -attr vt d
load net {z.out#4(10)} -attr vt d
load net {z.out#4(11)} -attr vt d
load netBundle {z.out#4} 12 {z.out#4(0)} {z.out#4(1)} {z.out#4(2)} {z.out#4(3)} {z.out#4(4)} {z.out#4(5)} {z.out#4(6)} {z.out#4(7)} {z.out#4(8)} {z.out#4(9)} {z.out#4(10)} {z.out#4(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1019 -attr oid 1016 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#5(0)} -attr vt d
load net {z.out#5(1)} -attr vt d
load net {z.out#5(2)} -attr vt d
load net {z.out#5(3)} -attr vt d
load net {z.out#5(4)} -attr vt d
load net {z.out#5(5)} -attr vt d
load net {z.out#5(6)} -attr vt d
load net {z.out#5(7)} -attr vt d
load net {z.out#5(8)} -attr vt d
load net {z.out#5(9)} -attr vt d
load net {z.out#5(10)} -attr vt d
load net {z.out#5(11)} -attr vt d
load netBundle {z.out#5} 12 {z.out#5(0)} {z.out#5(1)} {z.out#5(2)} {z.out#5(3)} {z.out#5(4)} {z.out#5(5)} {z.out#5(6)} {z.out#5(7)} {z.out#5(8)} {z.out#5(9)} {z.out#5(10)} {z.out#5(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1020 -attr oid 1017 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#6(0)} -attr vt d
load net {z.out#6(1)} -attr vt d
load net {z.out#6(2)} -attr vt d
load net {z.out#6(3)} -attr vt d
load net {z.out#6(4)} -attr vt d
load net {z.out#6(5)} -attr vt d
load net {z.out#6(6)} -attr vt d
load net {z.out#6(7)} -attr vt d
load net {z.out#6(8)} -attr vt d
load net {z.out#6(9)} -attr vt d
load net {z.out#6(10)} -attr vt d
load net {z.out#6(11)} -attr vt d
load netBundle {z.out#6} 12 {z.out#6(0)} {z.out#6(1)} {z.out#6(2)} {z.out#6(3)} {z.out#6(4)} {z.out#6(5)} {z.out#6(6)} {z.out#6(7)} {z.out#6(8)} {z.out#6(9)} {z.out#6(10)} {z.out#6(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1021 -attr oid 1018 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#7(0)} -attr vt d
load net {z.out#7(1)} -attr vt d
load net {z.out#7(2)} -attr vt d
load net {z.out#7(3)} -attr vt d
load net {z.out#7(4)} -attr vt d
load net {z.out#7(5)} -attr vt d
load net {z.out#7(6)} -attr vt d
load net {z.out#7(7)} -attr vt d
load net {z.out#7(8)} -attr vt d
load net {z.out#7(9)} -attr vt d
load net {z.out#7(10)} -attr vt d
load net {z.out#7(11)} -attr vt d
load netBundle {z.out#7} 12 {z.out#7(0)} {z.out#7(1)} {z.out#7(2)} {z.out#7(3)} {z.out#7(4)} {z.out#7(5)} {z.out#7(6)} {z.out#7(7)} {z.out#7(8)} {z.out#7(9)} {z.out#7(10)} {z.out#7(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1022 -attr oid 1019 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#8(0)} -attr vt d
load net {z.out#8(1)} -attr vt d
load net {z.out#8(2)} -attr vt d
load net {z.out#8(3)} -attr vt d
load net {z.out#8(4)} -attr vt d
load net {z.out#8(5)} -attr vt d
load net {z.out#8(6)} -attr vt d
load net {z.out#8(7)} -attr vt d
load net {z.out#8(8)} -attr vt d
load net {z.out#8(9)} -attr vt d
load net {z.out#8(10)} -attr vt d
load net {z.out#8(11)} -attr vt d
load netBundle {z.out#8} 12 {z.out#8(0)} {z.out#8(1)} {z.out#8(2)} {z.out#8(3)} {z.out#8(4)} {z.out#8(5)} {z.out#8(6)} {z.out#8(7)} {z.out#8(8)} {z.out#8(9)} {z.out#8(10)} {z.out#8(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1023 -attr oid 1020 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#9(0)} -attr vt d
load net {z.out#9(1)} -attr vt d
load net {z.out#9(2)} -attr vt d
load net {z.out#9(3)} -attr vt d
load net {z.out#9(4)} -attr vt d
load net {z.out#9(5)} -attr vt d
load net {z.out#9(6)} -attr vt d
load net {z.out#9(7)} -attr vt d
load net {z.out#9(8)} -attr vt d
load net {z.out#9(9)} -attr vt d
load net {z.out#9(10)} -attr vt d
load net {z.out#9(11)} -attr vt d
load netBundle {z.out#9} 12 {z.out#9(0)} {z.out#9(1)} {z.out#9(2)} {z.out#9(3)} {z.out#9(4)} {z.out#9(5)} {z.out#9(6)} {z.out#9(7)} {z.out#9(8)} {z.out#9(9)} {z.out#9(10)} {z.out#9(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1024 -attr oid 1021 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#10(0)} -attr vt d
load net {z.out#10(1)} -attr vt d
load net {z.out#10(2)} -attr vt d
load net {z.out#10(3)} -attr vt d
load net {z.out#10(4)} -attr vt d
load net {z.out#10(5)} -attr vt d
load net {z.out#10(6)} -attr vt d
load net {z.out#10(7)} -attr vt d
load net {z.out#10(8)} -attr vt d
load net {z.out#10(9)} -attr vt d
load net {z.out#10(10)} -attr vt d
load net {z.out#10(11)} -attr vt d
load netBundle {z.out#10} 12 {z.out#10(0)} {z.out#10(1)} {z.out#10(2)} {z.out#10(3)} {z.out#10(4)} {z.out#10(5)} {z.out#10(6)} {z.out#10(7)} {z.out#10(8)} {z.out#10(9)} {z.out#10(10)} {z.out#10(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1025 -attr oid 1022 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#11(0)} -attr vt d
load net {z.out#11(1)} -attr vt d
load net {z.out#11(2)} -attr vt d
load net {z.out#11(3)} -attr vt d
load net {z.out#11(4)} -attr vt d
load net {z.out#11(5)} -attr vt d
load net {z.out#11(6)} -attr vt d
load net {z.out#11(7)} -attr vt d
load net {z.out#11(8)} -attr vt d
load net {z.out#11(9)} -attr vt d
load net {z.out#11(10)} -attr vt d
load net {z.out#11(11)} -attr vt d
load netBundle {z.out#11} 12 {z.out#11(0)} {z.out#11(1)} {z.out#11(2)} {z.out#11(3)} {z.out#11(4)} {z.out#11(5)} {z.out#11(6)} {z.out#11(7)} {z.out#11(8)} {z.out#11(9)} {z.out#11(10)} {z.out#11(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1026 -attr oid 1023 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#12(0)} -attr vt d
load net {z.out#12(1)} -attr vt d
load net {z.out#12(2)} -attr vt d
load net {z.out#12(3)} -attr vt d
load net {z.out#12(4)} -attr vt d
load net {z.out#12(5)} -attr vt d
load net {z.out#12(6)} -attr vt d
load net {z.out#12(7)} -attr vt d
load net {z.out#12(8)} -attr vt d
load net {z.out#12(9)} -attr vt d
load net {z.out#12(10)} -attr vt d
load net {z.out#12(11)} -attr vt d
load net {z.out#12(12)} -attr vt d
load netBundle {z.out#12} 13 {z.out#12(0)} {z.out#12(1)} {z.out#12(2)} {z.out#12(3)} {z.out#12(4)} {z.out#12(5)} {z.out#12(6)} {z.out#12(7)} {z.out#12(8)} {z.out#12(9)} {z.out#12(10)} {z.out#12(11)} {z.out#12(12)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1027 -attr oid 1024 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#13(0)} -attr vt d
load net {z.out#13(1)} -attr vt d
load net {z.out#13(2)} -attr vt d
load net {z.out#13(3)} -attr vt d
load net {z.out#13(4)} -attr vt d
load net {z.out#13(5)} -attr vt d
load net {z.out#13(6)} -attr vt d
load net {z.out#13(7)} -attr vt d
load net {z.out#13(8)} -attr vt d
load net {z.out#13(9)} -attr vt d
load netBundle {z.out#13} 10 {z.out#13(0)} {z.out#13(1)} {z.out#13(2)} {z.out#13(3)} {z.out#13(4)} {z.out#13(5)} {z.out#13(6)} {z.out#13(7)} {z.out#13(8)} {z.out#13(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1028 -attr oid 1025 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#14(0)} -attr vt d
load net {z.out#14(1)} -attr vt d
load net {z.out#14(2)} -attr vt d
load net {z.out#14(3)} -attr vt d
load net {z.out#14(4)} -attr vt d
load net {z.out#14(5)} -attr vt d
load net {z.out#14(6)} -attr vt d
load net {z.out#14(7)} -attr vt d
load net {z.out#14(8)} -attr vt d
load netBundle {z.out#14} 9 {z.out#14(0)} {z.out#14(1)} {z.out#14(2)} {z.out#14(3)} {z.out#14(4)} {z.out#14(5)} {z.out#14(6)} {z.out#14(7)} {z.out#14(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1029 -attr oid 1026 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#15(0)} -attr vt d
load net {z.out#15(1)} -attr vt d
load net {z.out#15(2)} -attr vt d
load net {z.out#15(3)} -attr vt d
load net {z.out#15(4)} -attr vt d
load net {z.out#15(5)} -attr vt d
load net {z.out#15(6)} -attr vt d
load net {z.out#15(7)} -attr vt d
load net {z.out#15(8)} -attr vt d
load net {z.out#15(9)} -attr vt d
load net {z.out#15(10)} -attr vt d
load netBundle {z.out#15} 11 {z.out#15(0)} {z.out#15(1)} {z.out#15(2)} {z.out#15(3)} {z.out#15(4)} {z.out#15(5)} {z.out#15(6)} {z.out#15(7)} {z.out#15(8)} {z.out#15(9)} {z.out#15(10)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1030 -attr oid 1027 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#16(0)} -attr vt d
load net {z.out#16(1)} -attr vt d
load net {z.out#16(2)} -attr vt d
load net {z.out#16(3)} -attr vt d
load net {z.out#16(4)} -attr vt d
load net {z.out#16(5)} -attr vt d
load net {z.out#16(6)} -attr vt d
load net {z.out#16(7)} -attr vt d
load net {z.out#16(8)} -attr vt d
load net {z.out#16(9)} -attr vt d
load net {z.out#16(10)} -attr vt d
load net {z.out#16(11)} -attr vt d
load net {z.out#16(12)} -attr vt d
load net {z.out#16(13)} -attr vt d
load net {z.out#16(14)} -attr vt d
load net {z.out#16(15)} -attr vt d
load net {z.out#16(16)} -attr vt d
load net {z.out#16(17)} -attr vt d
load net {z.out#16(18)} -attr vt d
load net {z.out#16(19)} -attr vt d
load net {z.out#16(20)} -attr vt d
load net {z.out#16(21)} -attr vt d
load net {z.out#16(22)} -attr vt d
load net {z.out#16(23)} -attr vt d
load net {z.out#16(24)} -attr vt d
load net {z.out#16(25)} -attr vt d
load net {z.out#16(26)} -attr vt d
load net {z.out#16(27)} -attr vt d
load net {z.out#16(28)} -attr vt d
load net {z.out#16(29)} -attr vt d
load net {z.out#16(30)} -attr vt d
load net {z.out#16(31)} -attr vt d
load netBundle {z.out#16} 32 {z.out#16(0)} {z.out#16(1)} {z.out#16(2)} {z.out#16(3)} {z.out#16(4)} {z.out#16(5)} {z.out#16(6)} {z.out#16(7)} {z.out#16(8)} {z.out#16(9)} {z.out#16(10)} {z.out#16(11)} {z.out#16(12)} {z.out#16(13)} {z.out#16(14)} {z.out#16(15)} {z.out#16(16)} {z.out#16(17)} {z.out#16(18)} {z.out#16(19)} {z.out#16(20)} {z.out#16(21)} {z.out#16(22)} {z.out#16(23)} {z.out#16(24)} {z.out#16(25)} {z.out#16(26)} {z.out#16(27)} {z.out#16(28)} {z.out#16(29)} {z.out#16(30)} {z.out#16(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1031 -attr oid 1028 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#17(0)} -attr vt d
load net {z.out#17(1)} -attr vt d
load net {z.out#17(2)} -attr vt d
load net {z.out#17(3)} -attr vt d
load net {z.out#17(4)} -attr vt d
load net {z.out#17(5)} -attr vt d
load net {z.out#17(6)} -attr vt d
load net {z.out#17(7)} -attr vt d
load net {z.out#17(8)} -attr vt d
load net {z.out#17(9)} -attr vt d
load net {z.out#17(10)} -attr vt d
load net {z.out#17(11)} -attr vt d
load net {z.out#17(12)} -attr vt d
load net {z.out#17(13)} -attr vt d
load net {z.out#17(14)} -attr vt d
load net {z.out#17(15)} -attr vt d
load net {z.out#17(16)} -attr vt d
load net {z.out#17(17)} -attr vt d
load net {z.out#17(18)} -attr vt d
load net {z.out#17(19)} -attr vt d
load net {z.out#17(20)} -attr vt d
load net {z.out#17(21)} -attr vt d
load net {z.out#17(22)} -attr vt d
load net {z.out#17(23)} -attr vt d
load net {z.out#17(24)} -attr vt d
load net {z.out#17(25)} -attr vt d
load net {z.out#17(26)} -attr vt d
load net {z.out#17(27)} -attr vt d
load net {z.out#17(28)} -attr vt d
load net {z.out#17(29)} -attr vt d
load net {z.out#17(30)} -attr vt d
load net {z.out#17(31)} -attr vt d
load netBundle {z.out#17} 32 {z.out#17(0)} {z.out#17(1)} {z.out#17(2)} {z.out#17(3)} {z.out#17(4)} {z.out#17(5)} {z.out#17(6)} {z.out#17(7)} {z.out#17(8)} {z.out#17(9)} {z.out#17(10)} {z.out#17(11)} {z.out#17(12)} {z.out#17(13)} {z.out#17(14)} {z.out#17(15)} {z.out#17(16)} {z.out#17(17)} {z.out#17(18)} {z.out#17(19)} {z.out#17(20)} {z.out#17(21)} {z.out#17(22)} {z.out#17(23)} {z.out#17(24)} {z.out#17(25)} {z.out#17(26)} {z.out#17(27)} {z.out#17(28)} {z.out#17(29)} {z.out#17(30)} {z.out#17(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1032 -attr oid 1029 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {STAGE_LOOP:i(3:0).sva(0)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(1)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(2)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(3)} -attr vt d
load netBundle {STAGE_LOOP:i(3:0).sva} 4 {STAGE_LOOP:i(3:0).sva(0)} {STAGE_LOOP:i(3:0).sva(1)} {STAGE_LOOP:i(3:0).sva(2)} {STAGE_LOOP:i(3:0).sva(3)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1033 -attr oid 1030 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -attr vt d
load netBundle {COMP_LOOP-1:twiddle_f:acc.cse.sva} 4 {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1034 -attr oid 1031 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(10)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(11)} -attr vt d
load netBundle {COMP_LOOP-2:twiddle_f:lshift.ncse.sva} 12 {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(10)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1035 -attr oid 1032 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(0)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(1)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(2)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(3)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(4)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(5)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(6)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(7)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(9)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(10)} -attr vt d
load netBundle {COMP_LOOP-3:twiddle_f:lshift.ncse.sva} 11 {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(0)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(1)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(2)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(3)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(4)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(5)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(6)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(7)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(9)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(10)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1036 -attr oid 1033 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(0)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(1)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(2)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(3)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(4)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(5)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(6)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(7)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(8)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(9)} -attr vt d
load netBundle {COMP_LOOP-5:twiddle_f:lshift.ncse.sva} 10 {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(0)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(1)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(2)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(3)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(4)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(5)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(6)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(7)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(8)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1037 -attr oid 1034 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -attr vt d
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -attr vt d
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -attr vt d
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -attr vt d
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -attr vt d
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -attr vt d
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -attr vt d
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -attr vt d
load netBundle {COMP_LOOP:k(12:4).sva(7:0)} 8 {COMP_LOOP:k(12:4).sva(7:0)(0)} {COMP_LOOP:k(12:4).sva(7:0)(1)} {COMP_LOOP:k(12:4).sva(7:0)(2)} {COMP_LOOP:k(12:4).sva(7:0)(3)} {COMP_LOOP:k(12:4).sva(7:0)(4)} {COMP_LOOP:k(12:4).sva(7:0)(5)} {COMP_LOOP:k(12:4).sva(7:0)(6)} {COMP_LOOP:k(12:4).sva(7:0)(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1038 -attr oid 1035 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {STAGE_LOOP:i(3:0).sva#2(0)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva#2(1)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva#2(2)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva#2(3)} -attr vt d
load netBundle {STAGE_LOOP:i(3:0).sva#2} 4 {STAGE_LOOP:i(3:0).sva#2(0)} {STAGE_LOOP:i(3:0).sva#2(1)} {STAGE_LOOP:i(3:0).sva#2(2)} {STAGE_LOOP:i(3:0).sva#2(3)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1039 -attr oid 1036 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(0)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(1)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(2)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(3)} -attr vt d
load netBundle {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0} 4 {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(0)} {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(1)} {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(2)} {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(3)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1040 -attr oid 1037 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(10)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(11)} -attr vt d
load netBundle {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1} 12 {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(10)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1041 -attr oid 1038 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(9)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(10)} -attr vt d
load netBundle {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1} 11 {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(9)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(10)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1042 -attr oid 1039 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(4)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(5)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(6)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(7)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(8)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(9)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(10)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux#1.rgt} 11 {VEC_LOOP:VEC_LOOP:mux#1.rgt(0)} {VEC_LOOP:VEC_LOOP:mux#1.rgt(1)} {VEC_LOOP:VEC_LOOP:mux#1.rgt(2)} {VEC_LOOP:VEC_LOOP:mux#1.rgt(3)} {VEC_LOOP:VEC_LOOP:mux#1.rgt(4)} {VEC_LOOP:VEC_LOOP:mux#1.rgt(5)} {VEC_LOOP:VEC_LOOP:mux#1.rgt(6)} {VEC_LOOP:VEC_LOOP:mux#1.rgt(7)} {VEC_LOOP:VEC_LOOP:mux#1.rgt(8)} {VEC_LOOP:VEC_LOOP:mux#1.rgt(9)} {VEC_LOOP:VEC_LOOP:mux#1.rgt(10)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1043 -attr oid 1040 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.rgt}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(0)} -attr vt d
load net {VEC_LOOP:acc#12.psp.sva(9:0)(1)} -attr vt d
load net {VEC_LOOP:acc#12.psp.sva(9:0)(2)} -attr vt d
load net {VEC_LOOP:acc#12.psp.sva(9:0)(3)} -attr vt d
load net {VEC_LOOP:acc#12.psp.sva(9:0)(4)} -attr vt d
load net {VEC_LOOP:acc#12.psp.sva(9:0)(5)} -attr vt d
load net {VEC_LOOP:acc#12.psp.sva(9:0)(6)} -attr vt d
load net {VEC_LOOP:acc#12.psp.sva(9:0)(7)} -attr vt d
load net {VEC_LOOP:acc#12.psp.sva(9:0)(8)} -attr vt d
load net {VEC_LOOP:acc#12.psp.sva(9:0)(9)} -attr vt d
load netBundle {VEC_LOOP:acc#12.psp.sva(9:0)} 10 {VEC_LOOP:acc#12.psp.sva(9:0)(0)} {VEC_LOOP:acc#12.psp.sva(9:0)(1)} {VEC_LOOP:acc#12.psp.sva(9:0)(2)} {VEC_LOOP:acc#12.psp.sva(9:0)(3)} {VEC_LOOP:acc#12.psp.sva(9:0)(4)} {VEC_LOOP:acc#12.psp.sva(9:0)(5)} {VEC_LOOP:acc#12.psp.sva(9:0)(6)} {VEC_LOOP:acc#12.psp.sva(9:0)(7)} {VEC_LOOP:acc#12.psp.sva(9:0)(8)} {VEC_LOOP:acc#12.psp.sva(9:0)(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1044 -attr oid 1041 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#12.psp.sva(9:0)}
load net {COMP_LOOP-1:twiddle_f:mul.itm(0)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(1)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(2)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(3)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(4)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(5)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(6)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:mul.itm(7)} -attr vt d
load netBundle {COMP_LOOP-1:twiddle_f:mul.itm} 8 {COMP_LOOP-1:twiddle_f:mul.itm(0)} {COMP_LOOP-1:twiddle_f:mul.itm(1)} {COMP_LOOP-1:twiddle_f:mul.itm(2)} {COMP_LOOP-1:twiddle_f:mul.itm(3)} {COMP_LOOP-1:twiddle_f:mul.itm(4)} {COMP_LOOP-1:twiddle_f:mul.itm(5)} {COMP_LOOP-1:twiddle_f:mul.itm(6)} {COMP_LOOP-1:twiddle_f:mul.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1045 -attr oid 1042 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm(7)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm} 8 {COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm(5)} {COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm(6)} {COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1046 -attr oid 1043 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm(7)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm} 8 {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm(6)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1047 -attr oid 1044 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm}
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm(7)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm} 8 {COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm(0)} {COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm(1)} {COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm(2)} {COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm(3)} {COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm(4)} {COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm(5)} {COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm(6)} {COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1048 -attr oid 1045 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm(7)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm} 8 {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm(6)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1049 -attr oid 1046 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm}
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm(7)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm} 8 {COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm(0)} {COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm(1)} {COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm(2)} {COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm(3)} {COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm(4)} {COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm(5)} {COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm(6)} {COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1050 -attr oid 1047 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm(7)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm} 8 {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm(6)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1051 -attr oid 1048 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm}
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm(7)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm} 8 {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm(1)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm(2)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm(3)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm(4)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm(5)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm(6)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1052 -attr oid 1049 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm} 4 {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1053 -attr oid 1050 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -attr vt d
load netBundle {COMP_LOOP:k:COMP_LOOP:k:and.itm} 8 {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1054 -attr oid 1051 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm(0)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm(1)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm(2)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm(3)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm(4)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm(5)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm(6)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm(7)} -attr vt d
load netBundle {COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm} 8 {COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm(0)} {COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm(1)} {COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm(2)} {COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm(3)} {COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm(4)} {COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm(5)} {COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm(6)} {COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1055 -attr oid 1052 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm}
load net {COMP_LOOP:k:exs.itm(0)} -attr vt d
load net {COMP_LOOP:k:exs.itm(1)} -attr vt d
load net {COMP_LOOP:k:exs.itm(2)} -attr vt d
load net {COMP_LOOP:k:exs.itm(3)} -attr vt d
load net {COMP_LOOP:k:exs.itm(4)} -attr vt d
load net {COMP_LOOP:k:exs.itm(5)} -attr vt d
load net {COMP_LOOP:k:exs.itm(6)} -attr vt d
load net {COMP_LOOP:k:exs.itm(7)} -attr vt d
load netBundle {COMP_LOOP:k:exs.itm} 8 {COMP_LOOP:k:exs.itm(0)} {COMP_LOOP:k:exs.itm(1)} {COMP_LOOP:k:exs.itm(2)} {COMP_LOOP:k:exs.itm(3)} {COMP_LOOP:k:exs.itm(4)} {COMP_LOOP:k:exs.itm(5)} {COMP_LOOP:k:exs.itm(6)} {COMP_LOOP:k:exs.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1056 -attr oid 1053 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(8)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm} 9 {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(0)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(1)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(2)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(3)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(4)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(5)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(6)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(7)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1057 -attr oid 1054 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(8)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm} 9 {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(5)} {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(6)} {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(7)} {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1058 -attr oid 1055 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(5)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(6)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(7)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(8)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#13)(8-0)#3.itm} 9 {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(0)} {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(1)} {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(2)} {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(3)} {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(4)} {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(5)} {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(6)} {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(7)} {VEC_LOOP:slc(z.out#13)(8-0)#3.itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1059 -attr oid 1056 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0)#3.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm} 32 {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(0)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(1)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(2)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(3)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(4)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(5)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(6)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(7)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(8)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(9)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(10)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(11)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(12)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(13)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(14)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(15)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(16)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(17)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(18)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(19)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(20)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(21)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(22)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(23)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(24)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(25)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(26)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(27)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(28)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(29)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(30)} {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1060 -attr oid 1057 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm} 32 {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(0)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(1)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(2)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(3)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(4)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(5)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(6)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(7)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(8)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(9)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(10)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(11)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(12)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(13)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(14)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(15)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(16)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(17)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(18)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(19)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(20)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(21)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(22)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(23)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(24)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(25)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(26)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(27)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(28)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(29)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(30)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1061 -attr oid 1058 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm} 32 {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(0)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(1)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(2)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(3)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(4)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(5)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(6)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(7)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(8)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(9)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(10)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(11)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(12)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(13)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(14)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(15)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(16)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(17)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(18)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(19)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(20)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(21)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(22)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(23)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(24)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(25)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(26)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(27)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(28)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(29)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(30)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1062 -attr oid 1059 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm} 32 {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(0)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(1)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(2)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(3)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(4)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(5)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(6)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(7)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(8)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(9)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(10)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(11)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(12)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(13)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(14)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(15)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(16)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(17)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(18)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(19)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(20)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(21)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(22)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(23)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(24)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(25)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(26)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(27)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(28)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(29)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(30)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1063 -attr oid 1060 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm} 32 {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(1)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(2)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(3)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(4)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(5)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(6)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(7)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(8)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(9)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(10)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(11)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(12)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(13)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(14)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(15)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(16)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(17)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(18)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(19)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(20)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(21)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(22)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(23)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(24)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(25)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(26)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(27)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(28)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(29)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(30)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1064 -attr oid 1061 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm} 32 {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(0)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(1)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(2)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(3)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(4)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(5)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(6)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(7)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(8)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(9)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(10)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(11)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(12)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(13)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(14)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(15)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(16)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(17)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(18)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(19)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(20)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(21)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(22)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(23)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(24)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(25)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(26)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(27)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(28)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(29)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(30)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1065 -attr oid 1062 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {VEC_LOOP:and.itm(0)} -attr vt d
load net {VEC_LOOP:and.itm(1)} -attr vt d
load net {VEC_LOOP:and.itm(2)} -attr vt d
load net {VEC_LOOP:and.itm(3)} -attr vt d
load net {VEC_LOOP:and.itm(4)} -attr vt d
load net {VEC_LOOP:and.itm(5)} -attr vt d
load net {VEC_LOOP:and.itm(6)} -attr vt d
load net {VEC_LOOP:and.itm(7)} -attr vt d
load net {VEC_LOOP:and.itm(8)} -attr vt d
load net {VEC_LOOP:and.itm(9)} -attr vt d
load net {VEC_LOOP:and.itm(10)} -attr vt d
load net {VEC_LOOP:and.itm(11)} -attr vt d
load netBundle {VEC_LOOP:and.itm} 12 {VEC_LOOP:and.itm(0)} {VEC_LOOP:and.itm(1)} {VEC_LOOP:and.itm(2)} {VEC_LOOP:and.itm(3)} {VEC_LOOP:and.itm(4)} {VEC_LOOP:and.itm(5)} {VEC_LOOP:and.itm(6)} {VEC_LOOP:and.itm(7)} {VEC_LOOP:and.itm(8)} {VEC_LOOP:and.itm(9)} {VEC_LOOP:and.itm(10)} {VEC_LOOP:and.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1066 -attr oid 1063 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(4)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(5)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(6)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(7)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(8)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(9)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(10)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(11)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux#2.itm} 12 {VEC_LOOP:VEC_LOOP:mux#2.itm(0)} {VEC_LOOP:VEC_LOOP:mux#2.itm(1)} {VEC_LOOP:VEC_LOOP:mux#2.itm(2)} {VEC_LOOP:VEC_LOOP:mux#2.itm(3)} {VEC_LOOP:VEC_LOOP:mux#2.itm(4)} {VEC_LOOP:VEC_LOOP:mux#2.itm(5)} {VEC_LOOP:VEC_LOOP:mux#2.itm(6)} {VEC_LOOP:VEC_LOOP:mux#2.itm(7)} {VEC_LOOP:VEC_LOOP:mux#2.itm(8)} {VEC_LOOP:VEC_LOOP:mux#2.itm(9)} {VEC_LOOP:VEC_LOOP:mux#2.itm(10)} {VEC_LOOP:VEC_LOOP:mux#2.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1067 -attr oid 1064 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(0)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(1)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(2)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(3)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(4)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(5)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(6)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(7)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(8)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(9)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(10)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(11)} -attr vt d
load netBundle {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm} 12 {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(0)} {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(1)} {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(2)} {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(3)} {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(4)} {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(5)} {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(6)} {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(7)} {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(8)} {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(9)} {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(10)} {VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1068 -attr oid 1065 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm}
load net {VEC_LOOP:exs.itm(0)} -attr vt d
load net {VEC_LOOP:exs.itm(1)} -attr vt d
load net {VEC_LOOP:exs.itm(2)} -attr vt d
load net {VEC_LOOP:exs.itm(3)} -attr vt d
load net {VEC_LOOP:exs.itm(4)} -attr vt d
load net {VEC_LOOP:exs.itm(5)} -attr vt d
load net {VEC_LOOP:exs.itm(6)} -attr vt d
load net {VEC_LOOP:exs.itm(7)} -attr vt d
load net {VEC_LOOP:exs.itm(8)} -attr vt d
load net {VEC_LOOP:exs.itm(9)} -attr vt d
load net {VEC_LOOP:exs.itm(10)} -attr vt d
load net {VEC_LOOP:exs.itm(11)} -attr vt d
load netBundle {VEC_LOOP:exs.itm} 12 {VEC_LOOP:exs.itm(0)} {VEC_LOOP:exs.itm(1)} {VEC_LOOP:exs.itm(2)} {VEC_LOOP:exs.itm(3)} {VEC_LOOP:exs.itm(4)} {VEC_LOOP:exs.itm(5)} {VEC_LOOP:exs.itm(6)} {VEC_LOOP:exs.itm(7)} {VEC_LOOP:exs.itm(8)} {VEC_LOOP:exs.itm(9)} {VEC_LOOP:exs.itm(10)} {VEC_LOOP:exs.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1069 -attr oid 1066 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:mux1h#12.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(6)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(7)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(8)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(9)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(10)} -attr vt d
load net {VEC_LOOP:mux1h#12.itm(11)} -attr vt d
load netBundle {VEC_LOOP:mux1h#12.itm} 12 {VEC_LOOP:mux1h#12.itm(0)} {VEC_LOOP:mux1h#12.itm(1)} {VEC_LOOP:mux1h#12.itm(2)} {VEC_LOOP:mux1h#12.itm(3)} {VEC_LOOP:mux1h#12.itm(4)} {VEC_LOOP:mux1h#12.itm(5)} {VEC_LOOP:mux1h#12.itm(6)} {VEC_LOOP:mux1h#12.itm(7)} {VEC_LOOP:mux1h#12.itm(8)} {VEC_LOOP:mux1h#12.itm(9)} {VEC_LOOP:mux1h#12.itm(10)} {VEC_LOOP:mux1h#12.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1070 -attr oid 1067 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:slc(z.out#13)(7-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(7-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(7-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(7-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(7-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(7-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(7-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(7-0).itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#13)(7-0).itm} 8 {VEC_LOOP:slc(z.out#13)(7-0).itm(0)} {VEC_LOOP:slc(z.out#13)(7-0).itm(1)} {VEC_LOOP:slc(z.out#13)(7-0).itm(2)} {VEC_LOOP:slc(z.out#13)(7-0).itm(3)} {VEC_LOOP:slc(z.out#13)(7-0).itm(4)} {VEC_LOOP:slc(z.out#13)(7-0).itm(5)} {VEC_LOOP:slc(z.out#13)(7-0).itm(6)} {VEC_LOOP:slc(z.out#13)(7-0).itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1071 -attr oid 1068 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0).itm}
load net {VEC_LOOP:conc#187.itm(0)} -attr vt d
load net {VEC_LOOP:conc#187.itm(1)} -attr vt d
load net {VEC_LOOP:conc#187.itm(2)} -attr vt d
load net {VEC_LOOP:conc#187.itm(3)} -attr vt d
load net {VEC_LOOP:conc#187.itm(4)} -attr vt d
load net {VEC_LOOP:conc#187.itm(5)} -attr vt d
load net {VEC_LOOP:conc#187.itm(6)} -attr vt d
load net {VEC_LOOP:conc#187.itm(7)} -attr vt d
load net {VEC_LOOP:conc#187.itm(8)} -attr vt d
load net {VEC_LOOP:conc#187.itm(9)} -attr vt d
load net {VEC_LOOP:conc#187.itm(10)} -attr vt d
load netBundle {VEC_LOOP:conc#187.itm} 11 {VEC_LOOP:conc#187.itm(0)} {VEC_LOOP:conc#187.itm(1)} {VEC_LOOP:conc#187.itm(2)} {VEC_LOOP:conc#187.itm(3)} {VEC_LOOP:conc#187.itm(4)} {VEC_LOOP:conc#187.itm(5)} {VEC_LOOP:conc#187.itm(6)} {VEC_LOOP:conc#187.itm(7)} {VEC_LOOP:conc#187.itm(8)} {VEC_LOOP:conc#187.itm(9)} {VEC_LOOP:conc#187.itm(10)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1072 -attr oid 1069 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#187.itm}
load net {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(0)} -attr vt d
load net {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(1)} -attr vt d
load net {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(2)} -attr vt d
load net {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(3)} -attr vt d
load net {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(4)} -attr vt d
load net {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(5)} -attr vt d
load net {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(6)} -attr vt d
load net {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(7)} -attr vt d
load net {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(8)} -attr vt d
load net {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(9)} -attr vt d
load netBundle {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm} 10 {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(0)} {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(1)} {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(2)} {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(3)} {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(4)} {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(5)} {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(6)} {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(7)} {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(8)} {slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1073 -attr oid 1070 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm}
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm} 32 {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(0)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(1)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(2)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(3)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(4)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(5)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(6)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(7)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(8)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(9)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(10)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(11)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(12)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(13)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(14)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(15)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(16)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(17)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(18)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(19)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(20)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(21)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(22)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(23)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(24)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(25)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(26)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(27)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(28)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(29)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(30)} {COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1074 -attr oid 1071 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm} 32 {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(0)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(1)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(2)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(3)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(4)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(5)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(6)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(7)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(8)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(9)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(10)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(11)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(12)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(13)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(14)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(15)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(16)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(17)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(18)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(19)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(20)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(21)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(22)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(23)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(24)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(25)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(26)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(27)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(28)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(29)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(30)} {COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1075 -attr oid 1072 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(0)} -attr vt d
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(1)} -attr vt d
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(2)} -attr vt d
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(3)} -attr vt d
load netBundle {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm} 4 {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(0)} {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(1)} {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(2)} {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(3)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1076 -attr oid 1073 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:conc#1.itm(0)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(1)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(2)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(3)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(4)} -attr vt d
load netBundle {STAGE_LOOP:i:conc#1.itm} 5 {STAGE_LOOP:i:conc#1.itm(0)} {STAGE_LOOP:i:conc#1.itm(1)} {STAGE_LOOP:i:conc#1.itm(2)} {STAGE_LOOP:i:conc#1.itm(3)} {STAGE_LOOP:i:conc#1.itm(4)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1077 -attr oid 1074 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(0)} -attr vt d
load net {STAGE_LOOP:i:not.itm(1)} -attr vt d
load net {STAGE_LOOP:i:not.itm(2)} -attr vt d
load net {STAGE_LOOP:i:not.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:not.itm} 4 {STAGE_LOOP:i:not.itm(0)} {STAGE_LOOP:i:not.itm(1)} {STAGE_LOOP:i:not.itm(2)} {STAGE_LOOP:i:not.itm(3)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1078 -attr oid 1075 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {VEC_LOOP:mux1h#8.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(6)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(7)} -attr vt d
load net {VEC_LOOP:mux1h#8.itm(8)} -attr vt d
load netBundle {VEC_LOOP:mux1h#8.itm} 9 {VEC_LOOP:mux1h#8.itm(0)} {VEC_LOOP:mux1h#8.itm(1)} {VEC_LOOP:mux1h#8.itm(2)} {VEC_LOOP:mux1h#8.itm(3)} {VEC_LOOP:mux1h#8.itm(4)} {VEC_LOOP:mux1h#8.itm(5)} {VEC_LOOP:mux1h#8.itm(6)} {VEC_LOOP:mux1h#8.itm(7)} {VEC_LOOP:mux1h#8.itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1079 -attr oid 1076 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(8)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm} 9 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1080 -attr oid 1077 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(8)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm} 9 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1081 -attr oid 1078 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(8)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm} 9 {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1082 -attr oid 1079 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(8)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm} 9 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1083 -attr oid 1080 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(8)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm} 9 {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1084 -attr oid 1081 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm}
load net {VEC_LOOP:slc(z.out#13)(8-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(8-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(8-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(8-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(8-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(8-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(8-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(8-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(8-0).itm(8)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#13)(8-0).itm} 9 {VEC_LOOP:slc(z.out#13)(8-0).itm(0)} {VEC_LOOP:slc(z.out#13)(8-0).itm(1)} {VEC_LOOP:slc(z.out#13)(8-0).itm(2)} {VEC_LOOP:slc(z.out#13)(8-0).itm(3)} {VEC_LOOP:slc(z.out#13)(8-0).itm(4)} {VEC_LOOP:slc(z.out#13)(8-0).itm(5)} {VEC_LOOP:slc(z.out#13)(8-0).itm(6)} {VEC_LOOP:slc(z.out#13)(8-0).itm(7)} {VEC_LOOP:slc(z.out#13)(8-0).itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1085 -attr oid 1082 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0).itm}
load net {VEC_LOOP:mux1h.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h.itm(6)} -attr vt d
load net {VEC_LOOP:mux1h.itm(7)} -attr vt d
load netBundle {VEC_LOOP:mux1h.itm} 8 {VEC_LOOP:mux1h.itm(0)} {VEC_LOOP:mux1h.itm(1)} {VEC_LOOP:mux1h.itm(2)} {VEC_LOOP:mux1h.itm(3)} {VEC_LOOP:mux1h.itm(4)} {VEC_LOOP:mux1h.itm(5)} {VEC_LOOP:mux1h.itm(6)} {VEC_LOOP:mux1h.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1086 -attr oid 1083 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:slc(z.out#13)(7-0)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(7-0)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(7-0)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(7-0)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(7-0)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(7-0)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(7-0)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(z.out#13)(7-0)#1.itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#13)(7-0)#1.itm} 8 {VEC_LOOP:slc(z.out#13)(7-0)#1.itm(0)} {VEC_LOOP:slc(z.out#13)(7-0)#1.itm(1)} {VEC_LOOP:slc(z.out#13)(7-0)#1.itm(2)} {VEC_LOOP:slc(z.out#13)(7-0)#1.itm(3)} {VEC_LOOP:slc(z.out#13)(7-0)#1.itm(4)} {VEC_LOOP:slc(z.out#13)(7-0)#1.itm(5)} {VEC_LOOP:slc(z.out#13)(7-0)#1.itm(6)} {VEC_LOOP:slc(z.out#13)(7-0)#1.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1087 -attr oid 1084 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0)#1.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm} 8 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1088 -attr oid 1085 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm} 8 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1089 -attr oid 1086 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm} 8 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1090 -attr oid 1087 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm} 8 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1091 -attr oid 1088 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm}
load net {VEC_LOOP:conc#205.itm(0)} -attr vt d
load net {VEC_LOOP:conc#205.itm(1)} -attr vt d
load net {VEC_LOOP:conc#205.itm(2)} -attr vt d
load net {VEC_LOOP:conc#205.itm(3)} -attr vt d
load net {VEC_LOOP:conc#205.itm(4)} -attr vt d
load net {VEC_LOOP:conc#205.itm(5)} -attr vt d
load net {VEC_LOOP:conc#205.itm(6)} -attr vt d
load net {VEC_LOOP:conc#205.itm(7)} -attr vt d
load netBundle {VEC_LOOP:conc#205.itm} 8 {VEC_LOOP:conc#205.itm(0)} {VEC_LOOP:conc#205.itm(1)} {VEC_LOOP:conc#205.itm(2)} {VEC_LOOP:conc#205.itm(3)} {VEC_LOOP:conc#205.itm(4)} {VEC_LOOP:conc#205.itm(5)} {VEC_LOOP:conc#205.itm(6)} {VEC_LOOP:conc#205.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1092 -attr oid 1089 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#205.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-3).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-3).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-3).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-3).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-3).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-3).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-3).itm(6)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-3).itm} 7 {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-3).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-3).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-3).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-3).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-3).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-3).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-3).itm(6)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1093 -attr oid 1090 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-3).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm} 8 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1094 -attr oid 1091 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm} 8 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1095 -attr oid 1092 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm} 8 {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1096 -attr oid 1093 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm} 8 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1097 -attr oid 1094 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm} 8 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1098 -attr oid 1095 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm} 8 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1099 -attr oid 1096 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm(7)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm} 8 {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm(6)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1100 -attr oid 1097 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm} 8 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1101 -attr oid 1098 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm}
load net {COMP_LOOP:twiddle_f:mux.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux.itm} 32 {COMP_LOOP:twiddle_f:mux.itm(0)} {COMP_LOOP:twiddle_f:mux.itm(1)} {COMP_LOOP:twiddle_f:mux.itm(2)} {COMP_LOOP:twiddle_f:mux.itm(3)} {COMP_LOOP:twiddle_f:mux.itm(4)} {COMP_LOOP:twiddle_f:mux.itm(5)} {COMP_LOOP:twiddle_f:mux.itm(6)} {COMP_LOOP:twiddle_f:mux.itm(7)} {COMP_LOOP:twiddle_f:mux.itm(8)} {COMP_LOOP:twiddle_f:mux.itm(9)} {COMP_LOOP:twiddle_f:mux.itm(10)} {COMP_LOOP:twiddle_f:mux.itm(11)} {COMP_LOOP:twiddle_f:mux.itm(12)} {COMP_LOOP:twiddle_f:mux.itm(13)} {COMP_LOOP:twiddle_f:mux.itm(14)} {COMP_LOOP:twiddle_f:mux.itm(15)} {COMP_LOOP:twiddle_f:mux.itm(16)} {COMP_LOOP:twiddle_f:mux.itm(17)} {COMP_LOOP:twiddle_f:mux.itm(18)} {COMP_LOOP:twiddle_f:mux.itm(19)} {COMP_LOOP:twiddle_f:mux.itm(20)} {COMP_LOOP:twiddle_f:mux.itm(21)} {COMP_LOOP:twiddle_f:mux.itm(22)} {COMP_LOOP:twiddle_f:mux.itm(23)} {COMP_LOOP:twiddle_f:mux.itm(24)} {COMP_LOOP:twiddle_f:mux.itm(25)} {COMP_LOOP:twiddle_f:mux.itm(26)} {COMP_LOOP:twiddle_f:mux.itm(27)} {COMP_LOOP:twiddle_f:mux.itm(28)} {COMP_LOOP:twiddle_f:mux.itm(29)} {COMP_LOOP:twiddle_f:mux.itm(30)} {COMP_LOOP:twiddle_f:mux.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1102 -attr oid 1099 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(23)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(24)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(25)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(26)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(27)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(28)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(29)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(30)} -attr vt d
load net {COMP_LOOP:twiddle_help:mux.itm(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:mux.itm} 32 {COMP_LOOP:twiddle_help:mux.itm(0)} {COMP_LOOP:twiddle_help:mux.itm(1)} {COMP_LOOP:twiddle_help:mux.itm(2)} {COMP_LOOP:twiddle_help:mux.itm(3)} {COMP_LOOP:twiddle_help:mux.itm(4)} {COMP_LOOP:twiddle_help:mux.itm(5)} {COMP_LOOP:twiddle_help:mux.itm(6)} {COMP_LOOP:twiddle_help:mux.itm(7)} {COMP_LOOP:twiddle_help:mux.itm(8)} {COMP_LOOP:twiddle_help:mux.itm(9)} {COMP_LOOP:twiddle_help:mux.itm(10)} {COMP_LOOP:twiddle_help:mux.itm(11)} {COMP_LOOP:twiddle_help:mux.itm(12)} {COMP_LOOP:twiddle_help:mux.itm(13)} {COMP_LOOP:twiddle_help:mux.itm(14)} {COMP_LOOP:twiddle_help:mux.itm(15)} {COMP_LOOP:twiddle_help:mux.itm(16)} {COMP_LOOP:twiddle_help:mux.itm(17)} {COMP_LOOP:twiddle_help:mux.itm(18)} {COMP_LOOP:twiddle_help:mux.itm(19)} {COMP_LOOP:twiddle_help:mux.itm(20)} {COMP_LOOP:twiddle_help:mux.itm(21)} {COMP_LOOP:twiddle_help:mux.itm(22)} {COMP_LOOP:twiddle_help:mux.itm(23)} {COMP_LOOP:twiddle_help:mux.itm(24)} {COMP_LOOP:twiddle_help:mux.itm(25)} {COMP_LOOP:twiddle_help:mux.itm(26)} {COMP_LOOP:twiddle_help:mux.itm(27)} {COMP_LOOP:twiddle_help:mux.itm(28)} {COMP_LOOP:twiddle_help:mux.itm(29)} {COMP_LOOP:twiddle_help:mux.itm(30)} {COMP_LOOP:twiddle_help:mux.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1103 -attr oid 1100 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm} 32 {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(0)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(1)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(2)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(3)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(4)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(5)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(6)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(7)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(8)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(9)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(10)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(11)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(12)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(13)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(14)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(15)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(16)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(17)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(18)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(19)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(20)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(21)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(22)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(23)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(24)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(25)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(26)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(27)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(28)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(29)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(30)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1104 -attr oid 1101 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {VEC_LOOP:asn.itm(0)} -attr vt d
load net {VEC_LOOP:asn.itm(1)} -attr vt d
load net {VEC_LOOP:asn.itm(2)} -attr vt d
load net {VEC_LOOP:asn.itm(3)} -attr vt d
load net {VEC_LOOP:asn.itm(4)} -attr vt d
load net {VEC_LOOP:asn.itm(5)} -attr vt d
load net {VEC_LOOP:asn.itm(6)} -attr vt d
load net {VEC_LOOP:asn.itm(7)} -attr vt d
load net {VEC_LOOP:asn.itm(8)} -attr vt d
load net {VEC_LOOP:asn.itm(9)} -attr vt d
load net {VEC_LOOP:asn.itm(10)} -attr vt d
load net {VEC_LOOP:asn.itm(11)} -attr vt d
load net {VEC_LOOP:asn.itm(12)} -attr vt d
load net {VEC_LOOP:asn.itm(13)} -attr vt d
load net {VEC_LOOP:asn.itm(14)} -attr vt d
load net {VEC_LOOP:asn.itm(15)} -attr vt d
load net {VEC_LOOP:asn.itm(16)} -attr vt d
load net {VEC_LOOP:asn.itm(17)} -attr vt d
load net {VEC_LOOP:asn.itm(18)} -attr vt d
load net {VEC_LOOP:asn.itm(19)} -attr vt d
load net {VEC_LOOP:asn.itm(20)} -attr vt d
load net {VEC_LOOP:asn.itm(21)} -attr vt d
load net {VEC_LOOP:asn.itm(22)} -attr vt d
load net {VEC_LOOP:asn.itm(23)} -attr vt d
load net {VEC_LOOP:asn.itm(24)} -attr vt d
load net {VEC_LOOP:asn.itm(25)} -attr vt d
load net {VEC_LOOP:asn.itm(26)} -attr vt d
load net {VEC_LOOP:asn.itm(27)} -attr vt d
load net {VEC_LOOP:asn.itm(28)} -attr vt d
load net {VEC_LOOP:asn.itm(29)} -attr vt d
load net {VEC_LOOP:asn.itm(30)} -attr vt d
load net {VEC_LOOP:asn.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn.itm} 32 {VEC_LOOP:asn.itm(0)} {VEC_LOOP:asn.itm(1)} {VEC_LOOP:asn.itm(2)} {VEC_LOOP:asn.itm(3)} {VEC_LOOP:asn.itm(4)} {VEC_LOOP:asn.itm(5)} {VEC_LOOP:asn.itm(6)} {VEC_LOOP:asn.itm(7)} {VEC_LOOP:asn.itm(8)} {VEC_LOOP:asn.itm(9)} {VEC_LOOP:asn.itm(10)} {VEC_LOOP:asn.itm(11)} {VEC_LOOP:asn.itm(12)} {VEC_LOOP:asn.itm(13)} {VEC_LOOP:asn.itm(14)} {VEC_LOOP:asn.itm(15)} {VEC_LOOP:asn.itm(16)} {VEC_LOOP:asn.itm(17)} {VEC_LOOP:asn.itm(18)} {VEC_LOOP:asn.itm(19)} {VEC_LOOP:asn.itm(20)} {VEC_LOOP:asn.itm(21)} {VEC_LOOP:asn.itm(22)} {VEC_LOOP:asn.itm(23)} {VEC_LOOP:asn.itm(24)} {VEC_LOOP:asn.itm(25)} {VEC_LOOP:asn.itm(26)} {VEC_LOOP:asn.itm(27)} {VEC_LOOP:asn.itm(28)} {VEC_LOOP:asn.itm(29)} {VEC_LOOP:asn.itm(30)} {VEC_LOOP:asn.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1105 -attr oid 1102 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm} 32 {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(0)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(1)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(2)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(3)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(4)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(5)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(6)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(7)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(8)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(9)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(10)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(11)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(12)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(13)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(14)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(15)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(16)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(17)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(18)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(19)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(20)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(21)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(22)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(23)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(24)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(25)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(26)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(27)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(28)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(29)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(30)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1106 -attr oid 1103 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {VEC_LOOP:asn#7.itm(0)} -attr vt d
load net {VEC_LOOP:asn#7.itm(1)} -attr vt d
load net {VEC_LOOP:asn#7.itm(2)} -attr vt d
load net {VEC_LOOP:asn#7.itm(3)} -attr vt d
load net {VEC_LOOP:asn#7.itm(4)} -attr vt d
load net {VEC_LOOP:asn#7.itm(5)} -attr vt d
load net {VEC_LOOP:asn#7.itm(6)} -attr vt d
load net {VEC_LOOP:asn#7.itm(7)} -attr vt d
load net {VEC_LOOP:asn#7.itm(8)} -attr vt d
load net {VEC_LOOP:asn#7.itm(9)} -attr vt d
load net {VEC_LOOP:asn#7.itm(10)} -attr vt d
load net {VEC_LOOP:asn#7.itm(11)} -attr vt d
load net {VEC_LOOP:asn#7.itm(12)} -attr vt d
load net {VEC_LOOP:asn#7.itm(13)} -attr vt d
load net {VEC_LOOP:asn#7.itm(14)} -attr vt d
load net {VEC_LOOP:asn#7.itm(15)} -attr vt d
load net {VEC_LOOP:asn#7.itm(16)} -attr vt d
load net {VEC_LOOP:asn#7.itm(17)} -attr vt d
load net {VEC_LOOP:asn#7.itm(18)} -attr vt d
load net {VEC_LOOP:asn#7.itm(19)} -attr vt d
load net {VEC_LOOP:asn#7.itm(20)} -attr vt d
load net {VEC_LOOP:asn#7.itm(21)} -attr vt d
load net {VEC_LOOP:asn#7.itm(22)} -attr vt d
load net {VEC_LOOP:asn#7.itm(23)} -attr vt d
load net {VEC_LOOP:asn#7.itm(24)} -attr vt d
load net {VEC_LOOP:asn#7.itm(25)} -attr vt d
load net {VEC_LOOP:asn#7.itm(26)} -attr vt d
load net {VEC_LOOP:asn#7.itm(27)} -attr vt d
load net {VEC_LOOP:asn#7.itm(28)} -attr vt d
load net {VEC_LOOP:asn#7.itm(29)} -attr vt d
load net {VEC_LOOP:asn#7.itm(30)} -attr vt d
load net {VEC_LOOP:asn#7.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn#7.itm} 32 {VEC_LOOP:asn#7.itm(0)} {VEC_LOOP:asn#7.itm(1)} {VEC_LOOP:asn#7.itm(2)} {VEC_LOOP:asn#7.itm(3)} {VEC_LOOP:asn#7.itm(4)} {VEC_LOOP:asn#7.itm(5)} {VEC_LOOP:asn#7.itm(6)} {VEC_LOOP:asn#7.itm(7)} {VEC_LOOP:asn#7.itm(8)} {VEC_LOOP:asn#7.itm(9)} {VEC_LOOP:asn#7.itm(10)} {VEC_LOOP:asn#7.itm(11)} {VEC_LOOP:asn#7.itm(12)} {VEC_LOOP:asn#7.itm(13)} {VEC_LOOP:asn#7.itm(14)} {VEC_LOOP:asn#7.itm(15)} {VEC_LOOP:asn#7.itm(16)} {VEC_LOOP:asn#7.itm(17)} {VEC_LOOP:asn#7.itm(18)} {VEC_LOOP:asn#7.itm(19)} {VEC_LOOP:asn#7.itm(20)} {VEC_LOOP:asn#7.itm(21)} {VEC_LOOP:asn#7.itm(22)} {VEC_LOOP:asn#7.itm(23)} {VEC_LOOP:asn#7.itm(24)} {VEC_LOOP:asn#7.itm(25)} {VEC_LOOP:asn#7.itm(26)} {VEC_LOOP:asn#7.itm(27)} {VEC_LOOP:asn#7.itm(28)} {VEC_LOOP:asn#7.itm(29)} {VEC_LOOP:asn#7.itm(30)} {VEC_LOOP:asn#7.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1107 -attr oid 1104 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm} 32 {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(0)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(1)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(2)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(3)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(4)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(5)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(6)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(7)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(8)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(9)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(10)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(11)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(12)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(13)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(14)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(15)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(16)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(17)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(18)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(19)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(20)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(21)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(22)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(23)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(24)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(25)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(26)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(27)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(28)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(29)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(30)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1108 -attr oid 1105 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {COMP_LOOP:twiddle_f:mux#6.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#6.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#6.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#6.itm(3)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux#6.itm} 4 {COMP_LOOP:twiddle_f:mux#6.itm(0)} {COMP_LOOP:twiddle_f:mux#6.itm(1)} {COMP_LOOP:twiddle_f:mux#6.itm(2)} {COMP_LOOP:twiddle_f:mux#6.itm(3)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1109 -attr oid 1106 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(11)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#159.itm} 12 {COMP_LOOP:twiddle_f:mux1h#159.itm(0)} {COMP_LOOP:twiddle_f:mux1h#159.itm(1)} {COMP_LOOP:twiddle_f:mux1h#159.itm(2)} {COMP_LOOP:twiddle_f:mux1h#159.itm(3)} {COMP_LOOP:twiddle_f:mux1h#159.itm(4)} {COMP_LOOP:twiddle_f:mux1h#159.itm(5)} {COMP_LOOP:twiddle_f:mux1h#159.itm(6)} {COMP_LOOP:twiddle_f:mux1h#159.itm(7)} {COMP_LOOP:twiddle_f:mux1h#159.itm(8)} {COMP_LOOP:twiddle_f:mux1h#159.itm(9)} {COMP_LOOP:twiddle_f:mux1h#159.itm(10)} {COMP_LOOP:twiddle_f:mux1h#159.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1110 -attr oid 1107 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {conc#12.itm(0)} -attr vt d
load net {conc#12.itm(1)} -attr vt d
load net {conc#12.itm(2)} -attr vt d
load net {conc#12.itm(3)} -attr vt d
load net {conc#12.itm(4)} -attr vt d
load net {conc#12.itm(5)} -attr vt d
load net {conc#12.itm(6)} -attr vt d
load net {conc#12.itm(7)} -attr vt d
load net {conc#12.itm(8)} -attr vt d
load net {conc#12.itm(9)} -attr vt d
load net {conc#12.itm(10)} -attr vt d
load net {conc#12.itm(11)} -attr vt d
load netBundle {conc#12.itm} 12 {conc#12.itm(0)} {conc#12.itm(1)} {conc#12.itm(2)} {conc#12.itm(3)} {conc#12.itm(4)} {conc#12.itm(5)} {conc#12.itm(6)} {conc#12.itm(7)} {conc#12.itm(8)} {conc#12.itm(9)} {conc#12.itm(10)} {conc#12.itm(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#12.itm}
load net {conc#13.itm(0)} -attr vt d
load net {conc#13.itm(1)} -attr vt d
load net {conc#13.itm(2)} -attr vt d
load net {conc#13.itm(3)} -attr vt d
load net {conc#13.itm(4)} -attr vt d
load net {conc#13.itm(5)} -attr vt d
load net {conc#13.itm(6)} -attr vt d
load net {conc#13.itm(7)} -attr vt d
load net {conc#13.itm(8)} -attr vt d
load net {conc#13.itm(9)} -attr vt d
load net {conc#13.itm(10)} -attr vt d
load net {conc#13.itm(11)} -attr vt d
load netBundle {conc#13.itm} 12 {conc#13.itm(0)} {conc#13.itm(1)} {conc#13.itm(2)} {conc#13.itm(3)} {conc#13.itm(4)} {conc#13.itm(5)} {conc#13.itm(6)} {conc#13.itm(7)} {conc#13.itm(8)} {conc#13.itm(9)} {conc#13.itm(10)} {conc#13.itm(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#13.itm}
load net {COMP_LOOP:twiddle_f:conc#214.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#214.itm(11)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#214.itm} 12 {COMP_LOOP:twiddle_f:conc#214.itm(0)} {COMP_LOOP:twiddle_f:conc#214.itm(1)} {COMP_LOOP:twiddle_f:conc#214.itm(2)} {COMP_LOOP:twiddle_f:conc#214.itm(3)} {COMP_LOOP:twiddle_f:conc#214.itm(4)} {COMP_LOOP:twiddle_f:conc#214.itm(5)} {COMP_LOOP:twiddle_f:conc#214.itm(6)} {COMP_LOOP:twiddle_f:conc#214.itm(7)} {COMP_LOOP:twiddle_f:conc#214.itm(8)} {COMP_LOOP:twiddle_f:conc#214.itm(9)} {COMP_LOOP:twiddle_f:conc#214.itm(10)} {COMP_LOOP:twiddle_f:conc#214.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1111 -attr oid 1108 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm}
load net {COMP_LOOP:twiddle_f:and#11.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:and#11.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:and#11.itm} 2 {COMP_LOOP:twiddle_f:and#11.itm(0)} {COMP_LOOP:twiddle_f:and#11.itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1112 -attr oid 1109 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#11.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm} 2 {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(0)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1113 -attr oid 1110 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(7-6).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(7-6).itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(7-6).itm} 2 {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(7-6).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(7-6).itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1114 -attr oid 1111 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(7-6).itm}
load net {conc#1.itm(0)} -attr vt d
load net {conc#1.itm(1)} -attr vt d
load netBundle {conc#1.itm} 2 {conc#1.itm(0)} {conc#1.itm(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {COMP_LOOP:twiddle_f:exs.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:exs.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:exs.itm} 2 {COMP_LOOP:twiddle_f:exs.itm(0)} {COMP_LOOP:twiddle_f:exs.itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1115 -attr oid 1112 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exs.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(5)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#160.itm} 6 {COMP_LOOP:twiddle_f:mux1h#160.itm(0)} {COMP_LOOP:twiddle_f:mux1h#160.itm(1)} {COMP_LOOP:twiddle_f:mux1h#160.itm(2)} {COMP_LOOP:twiddle_f:mux1h#160.itm(3)} {COMP_LOOP:twiddle_f:mux1h#160.itm(4)} {COMP_LOOP:twiddle_f:mux1h#160.itm(5)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1116 -attr oid 1113 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160.itm}
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm(5)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm} 6 {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm(1)} {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm(2)} {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm(3)} {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm(4)} {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm(5)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1117 -attr oid 1114 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm(5)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm} 6 {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm(5)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1118 -attr oid 1115 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm}
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm(5)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm} 6 {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm(1)} {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm(2)} {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm(3)} {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm(4)} {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm(5)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1119 -attr oid 1116 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm}
load net {COMP_LOOP:twiddle_f:conc#215.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#215.itm(11)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#215.itm} 12 {COMP_LOOP:twiddle_f:conc#215.itm(0)} {COMP_LOOP:twiddle_f:conc#215.itm(1)} {COMP_LOOP:twiddle_f:conc#215.itm(2)} {COMP_LOOP:twiddle_f:conc#215.itm(3)} {COMP_LOOP:twiddle_f:conc#215.itm(4)} {COMP_LOOP:twiddle_f:conc#215.itm(5)} {COMP_LOOP:twiddle_f:conc#215.itm(6)} {COMP_LOOP:twiddle_f:conc#215.itm(7)} {COMP_LOOP:twiddle_f:conc#215.itm(8)} {COMP_LOOP:twiddle_f:conc#215.itm(9)} {COMP_LOOP:twiddle_f:conc#215.itm(10)} {COMP_LOOP:twiddle_f:conc#215.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1120 -attr oid 1117 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#215.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(10)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#157.itm} 11 {COMP_LOOP:twiddle_f:mux1h#157.itm(0)} {COMP_LOOP:twiddle_f:mux1h#157.itm(1)} {COMP_LOOP:twiddle_f:mux1h#157.itm(2)} {COMP_LOOP:twiddle_f:mux1h#157.itm(3)} {COMP_LOOP:twiddle_f:mux1h#157.itm(4)} {COMP_LOOP:twiddle_f:mux1h#157.itm(5)} {COMP_LOOP:twiddle_f:mux1h#157.itm(6)} {COMP_LOOP:twiddle_f:mux1h#157.itm(7)} {COMP_LOOP:twiddle_f:mux1h#157.itm(8)} {COMP_LOOP:twiddle_f:mux1h#157.itm(9)} {COMP_LOOP:twiddle_f:mux1h#157.itm(10)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1121 -attr oid 1118 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#157.itm}
load net {conc#15.itm(0)} -attr vt d
load net {conc#15.itm(1)} -attr vt d
load net {conc#15.itm(2)} -attr vt d
load net {conc#15.itm(3)} -attr vt d
load net {conc#15.itm(4)} -attr vt d
load net {conc#15.itm(5)} -attr vt d
load net {conc#15.itm(6)} -attr vt d
load net {conc#15.itm(7)} -attr vt d
load net {conc#15.itm(8)} -attr vt d
load net {conc#15.itm(9)} -attr vt d
load net {conc#15.itm(10)} -attr vt d
load netBundle {conc#15.itm} 11 {conc#15.itm(0)} {conc#15.itm(1)} {conc#15.itm(2)} {conc#15.itm(3)} {conc#15.itm(4)} {conc#15.itm(5)} {conc#15.itm(6)} {conc#15.itm(7)} {conc#15.itm(8)} {conc#15.itm(9)} {conc#15.itm(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(10)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm} 11 {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(6)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(7)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(8)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(9)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm(10)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1122 -attr oid 1119 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm}
load net {COMP_LOOP:twiddle_f:conc#216.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#216.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#216.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#216.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#216.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#216.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#216.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#216.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#216.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#216.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#216.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#216.itm(11)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#216.itm} 12 {COMP_LOOP:twiddle_f:conc#216.itm(0)} {COMP_LOOP:twiddle_f:conc#216.itm(1)} {COMP_LOOP:twiddle_f:conc#216.itm(2)} {COMP_LOOP:twiddle_f:conc#216.itm(3)} {COMP_LOOP:twiddle_f:conc#216.itm(4)} {COMP_LOOP:twiddle_f:conc#216.itm(5)} {COMP_LOOP:twiddle_f:conc#216.itm(6)} {COMP_LOOP:twiddle_f:conc#216.itm(7)} {COMP_LOOP:twiddle_f:conc#216.itm(8)} {COMP_LOOP:twiddle_f:conc#216.itm(9)} {COMP_LOOP:twiddle_f:conc#216.itm(10)} {COMP_LOOP:twiddle_f:conc#216.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1123 -attr oid 1120 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#216.itm}
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(6)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#162.itm} 7 {COMP_LOOP:twiddle_f:mux1h#162.itm(0)} {COMP_LOOP:twiddle_f:mux1h#162.itm(1)} {COMP_LOOP:twiddle_f:mux1h#162.itm(2)} {COMP_LOOP:twiddle_f:mux1h#162.itm(3)} {COMP_LOOP:twiddle_f:mux1h#162.itm(4)} {COMP_LOOP:twiddle_f:mux1h#162.itm(5)} {COMP_LOOP:twiddle_f:mux1h#162.itm(6)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1124 -attr oid 1121 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#162.itm}
load net {conc#3.itm(0)} -attr vt d
load net {conc#3.itm(1)} -attr vt d
load net {conc#3.itm(2)} -attr vt d
load net {conc#3.itm(3)} -attr vt d
load net {conc#3.itm(4)} -attr vt d
load net {conc#3.itm(5)} -attr vt d
load net {conc#3.itm(6)} -attr vt d
load netBundle {conc#3.itm} 7 {conc#3.itm(0)} {conc#3.itm(1)} {conc#3.itm(2)} {conc#3.itm(3)} {conc#3.itm(4)} {conc#3.itm(5)} {conc#3.itm(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#7(8:1))(7-3).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#7(8:1))(7-3).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#7(8:1))(7-3).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#7(8:1))(7-3).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#7(8:1))(7-3).itm(4)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(exu.tmp#7(8:1))(7-3).itm} 5 {COMP_LOOP:twiddle_f:slc(exu.tmp#7(8:1))(7-3).itm(0)} {COMP_LOOP:twiddle_f:slc(exu.tmp#7(8:1))(7-3).itm(1)} {COMP_LOOP:twiddle_f:slc(exu.tmp#7(8:1))(7-3).itm(2)} {COMP_LOOP:twiddle_f:slc(exu.tmp#7(8:1))(7-3).itm(3)} {COMP_LOOP:twiddle_f:slc(exu.tmp#7(8:1))(7-3).itm(4)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1125 -attr oid 1122 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#7(8:1))(7-3).itm}
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm(6)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm} 7 {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm(1)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm(2)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm(3)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm(4)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm(5)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm(6)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1126 -attr oid 1123 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm(6)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm} 7 {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm(6)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1127 -attr oid 1124 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm}
load net {VEC_LOOP:mux.itm(0)} -attr vt d
load net {VEC_LOOP:mux.itm(1)} -attr vt d
load net {VEC_LOOP:mux.itm(2)} -attr vt d
load net {VEC_LOOP:mux.itm(3)} -attr vt d
load net {VEC_LOOP:mux.itm(4)} -attr vt d
load net {VEC_LOOP:mux.itm(5)} -attr vt d
load net {VEC_LOOP:mux.itm(6)} -attr vt d
load net {VEC_LOOP:mux.itm(7)} -attr vt d
load net {VEC_LOOP:mux.itm(8)} -attr vt d
load net {VEC_LOOP:mux.itm(9)} -attr vt d
load net {VEC_LOOP:mux.itm(10)} -attr vt d
load net {VEC_LOOP:mux.itm(11)} -attr vt d
load netBundle {VEC_LOOP:mux.itm} 12 {VEC_LOOP:mux.itm(0)} {VEC_LOOP:mux.itm(1)} {VEC_LOOP:mux.itm(2)} {VEC_LOOP:mux.itm(3)} {VEC_LOOP:mux.itm(4)} {VEC_LOOP:mux.itm(5)} {VEC_LOOP:mux.itm(6)} {VEC_LOOP:mux.itm(7)} {VEC_LOOP:mux.itm(8)} {VEC_LOOP:mux.itm(9)} {VEC_LOOP:mux.itm(10)} {VEC_LOOP:mux.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1128 -attr oid 1125 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:conc#195.itm(0)} -attr vt d
load net {VEC_LOOP:conc#195.itm(1)} -attr vt d
load net {VEC_LOOP:conc#195.itm(2)} -attr vt d
load net {VEC_LOOP:conc#195.itm(3)} -attr vt d
load net {VEC_LOOP:conc#195.itm(4)} -attr vt d
load net {VEC_LOOP:conc#195.itm(5)} -attr vt d
load net {VEC_LOOP:conc#195.itm(6)} -attr vt d
load net {VEC_LOOP:conc#195.itm(7)} -attr vt d
load net {VEC_LOOP:conc#195.itm(8)} -attr vt d
load net {VEC_LOOP:conc#195.itm(9)} -attr vt d
load net {VEC_LOOP:conc#195.itm(10)} -attr vt d
load net {VEC_LOOP:conc#195.itm(11)} -attr vt d
load netBundle {VEC_LOOP:conc#195.itm} 12 {VEC_LOOP:conc#195.itm(0)} {VEC_LOOP:conc#195.itm(1)} {VEC_LOOP:conc#195.itm(2)} {VEC_LOOP:conc#195.itm(3)} {VEC_LOOP:conc#195.itm(4)} {VEC_LOOP:conc#195.itm(5)} {VEC_LOOP:conc#195.itm(6)} {VEC_LOOP:conc#195.itm(7)} {VEC_LOOP:conc#195.itm(8)} {VEC_LOOP:conc#195.itm(9)} {VEC_LOOP:conc#195.itm(10)} {VEC_LOOP:conc#195.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1129 -attr oid 1126 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#195.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(4)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(5)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(6)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(7)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux#4.itm} 8 {VEC_LOOP:VEC_LOOP:mux#4.itm(0)} {VEC_LOOP:VEC_LOOP:mux#4.itm(1)} {VEC_LOOP:VEC_LOOP:mux#4.itm(2)} {VEC_LOOP:VEC_LOOP:mux#4.itm(3)} {VEC_LOOP:VEC_LOOP:mux#4.itm(4)} {VEC_LOOP:VEC_LOOP:mux#4.itm(5)} {VEC_LOOP:VEC_LOOP:mux#4.itm(6)} {VEC_LOOP:VEC_LOOP:mux#4.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1130 -attr oid 1127 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm} 8 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1131 -attr oid 1128 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm}
load net {VEC_LOOP:conc#194.itm(0)} -attr vt d
load net {VEC_LOOP:conc#194.itm(1)} -attr vt d
load net {VEC_LOOP:conc#194.itm(2)} -attr vt d
load net {VEC_LOOP:conc#194.itm(3)} -attr vt d
load net {VEC_LOOP:conc#194.itm(4)} -attr vt d
load net {VEC_LOOP:conc#194.itm(5)} -attr vt d
load net {VEC_LOOP:conc#194.itm(6)} -attr vt d
load net {VEC_LOOP:conc#194.itm(7)} -attr vt d
load net {VEC_LOOP:conc#194.itm(8)} -attr vt d
load net {VEC_LOOP:conc#194.itm(9)} -attr vt d
load net {VEC_LOOP:conc#194.itm(10)} -attr vt d
load net {VEC_LOOP:conc#194.itm(11)} -attr vt d
load netBundle {VEC_LOOP:conc#194.itm} 12 {VEC_LOOP:conc#194.itm(0)} {VEC_LOOP:conc#194.itm(1)} {VEC_LOOP:conc#194.itm(2)} {VEC_LOOP:conc#194.itm(3)} {VEC_LOOP:conc#194.itm(4)} {VEC_LOOP:conc#194.itm(5)} {VEC_LOOP:conc#194.itm(6)} {VEC_LOOP:conc#194.itm(7)} {VEC_LOOP:conc#194.itm(8)} {VEC_LOOP:conc#194.itm(9)} {VEC_LOOP:conc#194.itm(10)} {VEC_LOOP:conc#194.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1132 -attr oid 1129 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#194.itm}
load net {VEC_LOOP:or#58.itm(0)} -attr vt d
load net {VEC_LOOP:or#58.itm(1)} -attr vt d
load net {VEC_LOOP:or#58.itm(2)} -attr vt d
load net {VEC_LOOP:or#58.itm(3)} -attr vt d
load netBundle {VEC_LOOP:or#58.itm} 4 {VEC_LOOP:or#58.itm(0)} {VEC_LOOP:or#58.itm(1)} {VEC_LOOP:or#58.itm(2)} {VEC_LOOP:or#58.itm(3)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1133 -attr oid 1130 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#58.itm}
load net {VEC_LOOP:mux1h#29.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#29.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#29.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#29.itm(3)} -attr vt d
load netBundle {VEC_LOOP:mux1h#29.itm} 4 {VEC_LOOP:mux1h#29.itm(0)} {VEC_LOOP:mux1h#29.itm(1)} {VEC_LOOP:mux1h#29.itm(2)} {VEC_LOOP:mux1h#29.itm(3)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1134 -attr oid 1131 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load net {VEC_LOOP:exs#1.itm(0)} -attr vt d
load net {VEC_LOOP:exs#1.itm(1)} -attr vt d
load net {VEC_LOOP:exs#1.itm(2)} -attr vt d
load net {VEC_LOOP:exs#1.itm(3)} -attr vt d
load netBundle {VEC_LOOP:exs#1.itm} 4 {VEC_LOOP:exs#1.itm(0)} {VEC_LOOP:exs#1.itm(1)} {VEC_LOOP:exs#1.itm(2)} {VEC_LOOP:exs#1.itm(3)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1135 -attr oid 1132 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#1.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(9)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(10)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(11)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm} 12 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(9)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(10)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1136 -attr oid 1133 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm}
load net {VEC_LOOP:conc#202.itm(0)} -attr vt d
load net {VEC_LOOP:conc#202.itm(1)} -attr vt d
load net {VEC_LOOP:conc#202.itm(2)} -attr vt d
load net {VEC_LOOP:conc#202.itm(3)} -attr vt d
load net {VEC_LOOP:conc#202.itm(4)} -attr vt d
load net {VEC_LOOP:conc#202.itm(5)} -attr vt d
load net {VEC_LOOP:conc#202.itm(6)} -attr vt d
load net {VEC_LOOP:conc#202.itm(7)} -attr vt d
load net {VEC_LOOP:conc#202.itm(8)} -attr vt d
load net {VEC_LOOP:conc#202.itm(9)} -attr vt d
load net {VEC_LOOP:conc#202.itm(10)} -attr vt d
load net {VEC_LOOP:conc#202.itm(11)} -attr vt d
load netBundle {VEC_LOOP:conc#202.itm} 12 {VEC_LOOP:conc#202.itm(0)} {VEC_LOOP:conc#202.itm(1)} {VEC_LOOP:conc#202.itm(2)} {VEC_LOOP:conc#202.itm(3)} {VEC_LOOP:conc#202.itm(4)} {VEC_LOOP:conc#202.itm(5)} {VEC_LOOP:conc#202.itm(6)} {VEC_LOOP:conc#202.itm(7)} {VEC_LOOP:conc#202.itm(8)} {VEC_LOOP:conc#202.itm(9)} {VEC_LOOP:conc#202.itm(10)} {VEC_LOOP:conc#202.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1137 -attr oid 1134 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:mux1h#19.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#19.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#19.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#19.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#19.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h#19.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h#19.itm(6)} -attr vt d
load net {VEC_LOOP:mux1h#19.itm(7)} -attr vt d
load net {VEC_LOOP:mux1h#19.itm(8)} -attr vt d
load netBundle {VEC_LOOP:mux1h#19.itm} 9 {VEC_LOOP:mux1h#19.itm(0)} {VEC_LOOP:mux1h#19.itm(1)} {VEC_LOOP:mux1h#19.itm(2)} {VEC_LOOP:mux1h#19.itm(3)} {VEC_LOOP:mux1h#19.itm(4)} {VEC_LOOP:mux1h#19.itm(5)} {VEC_LOOP:mux1h#19.itm(6)} {VEC_LOOP:mux1h#19.itm(7)} {VEC_LOOP:mux1h#19.itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1138 -attr oid 1135 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#19.itm}
load net {VEC_LOOP:conc#188.itm(0)} -attr vt d
load net {VEC_LOOP:conc#188.itm(1)} -attr vt d
load net {VEC_LOOP:conc#188.itm(2)} -attr vt d
load net {VEC_LOOP:conc#188.itm(3)} -attr vt d
load net {VEC_LOOP:conc#188.itm(4)} -attr vt d
load net {VEC_LOOP:conc#188.itm(5)} -attr vt d
load net {VEC_LOOP:conc#188.itm(6)} -attr vt d
load net {VEC_LOOP:conc#188.itm(7)} -attr vt d
load net {VEC_LOOP:conc#188.itm(8)} -attr vt d
load netBundle {VEC_LOOP:conc#188.itm} 9 {VEC_LOOP:conc#188.itm(0)} {VEC_LOOP:conc#188.itm(1)} {VEC_LOOP:conc#188.itm(2)} {VEC_LOOP:conc#188.itm(3)} {VEC_LOOP:conc#188.itm(4)} {VEC_LOOP:conc#188.itm(5)} {VEC_LOOP:conc#188.itm(6)} {VEC_LOOP:conc#188.itm(7)} {VEC_LOOP:conc#188.itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1139 -attr oid 1136 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#188.itm}
load net {VEC_LOOP:slc(z.out#14)(7-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#14)(7-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#14)(7-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#14)(7-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#14)(7-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#14)(7-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(z.out#14)(7-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(z.out#14)(7-0).itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#14)(7-0).itm} 8 {VEC_LOOP:slc(z.out#14)(7-0).itm(0)} {VEC_LOOP:slc(z.out#14)(7-0).itm(1)} {VEC_LOOP:slc(z.out#14)(7-0).itm(2)} {VEC_LOOP:slc(z.out#14)(7-0).itm(3)} {VEC_LOOP:slc(z.out#14)(7-0).itm(4)} {VEC_LOOP:slc(z.out#14)(7-0).itm(5)} {VEC_LOOP:slc(z.out#14)(7-0).itm(6)} {VEC_LOOP:slc(z.out#14)(7-0).itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1140 -attr oid 1137 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#14)(7-0).itm}
load net {VEC_LOOP:slc(z.out#5)(11-3).itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#5)(11-3).itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#5)(11-3).itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#5)(11-3).itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#5)(11-3).itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#5)(11-3).itm(5)} -attr vt d
load net {VEC_LOOP:slc(z.out#5)(11-3).itm(6)} -attr vt d
load net {VEC_LOOP:slc(z.out#5)(11-3).itm(7)} -attr vt d
load net {VEC_LOOP:slc(z.out#5)(11-3).itm(8)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#5)(11-3).itm} 9 {VEC_LOOP:slc(z.out#5)(11-3).itm(0)} {VEC_LOOP:slc(z.out#5)(11-3).itm(1)} {VEC_LOOP:slc(z.out#5)(11-3).itm(2)} {VEC_LOOP:slc(z.out#5)(11-3).itm(3)} {VEC_LOOP:slc(z.out#5)(11-3).itm(4)} {VEC_LOOP:slc(z.out#5)(11-3).itm(5)} {VEC_LOOP:slc(z.out#5)(11-3).itm(6)} {VEC_LOOP:slc(z.out#5)(11-3).itm(7)} {VEC_LOOP:slc(z.out#5)(11-3).itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1141 -attr oid 1138 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#5)(11-3).itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(2)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux#5.itm} 3 {VEC_LOOP:VEC_LOOP:mux#5.itm(0)} {VEC_LOOP:VEC_LOOP:mux#5.itm(1)} {VEC_LOOP:VEC_LOOP:mux#5.itm(2)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1142 -attr oid 1139 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm(0)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm(1)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm(2)} -attr vt d
load netBundle {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm} 3 {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm(0)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm(1)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm(2)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1143 -attr oid 1140 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm}
load net {VEC_LOOP:slc(z.out#5)(2-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#5)(2-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#5)(2-0).itm(2)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#5)(2-0).itm} 3 {VEC_LOOP:slc(z.out#5)(2-0).itm(0)} {VEC_LOOP:slc(z.out#5)(2-0).itm(1)} {VEC_LOOP:slc(z.out#5)(2-0).itm(2)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1144 -attr oid 1141 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#5)(2-0).itm}
load net {VEC_LOOP:conc#196.itm(0)} -attr vt d
load net {VEC_LOOP:conc#196.itm(1)} -attr vt d
load net {VEC_LOOP:conc#196.itm(2)} -attr vt d
load net {VEC_LOOP:conc#196.itm(3)} -attr vt d
load net {VEC_LOOP:conc#196.itm(4)} -attr vt d
load net {VEC_LOOP:conc#196.itm(5)} -attr vt d
load net {VEC_LOOP:conc#196.itm(6)} -attr vt d
load net {VEC_LOOP:conc#196.itm(7)} -attr vt d
load net {VEC_LOOP:conc#196.itm(8)} -attr vt d
load net {VEC_LOOP:conc#196.itm(9)} -attr vt d
load net {VEC_LOOP:conc#196.itm(10)} -attr vt d
load net {VEC_LOOP:conc#196.itm(11)} -attr vt d
load net {VEC_LOOP:conc#196.itm(12)} -attr vt d
load netBundle {VEC_LOOP:conc#196.itm} 13 {VEC_LOOP:conc#196.itm(0)} {VEC_LOOP:conc#196.itm(1)} {VEC_LOOP:conc#196.itm(2)} {VEC_LOOP:conc#196.itm(3)} {VEC_LOOP:conc#196.itm(4)} {VEC_LOOP:conc#196.itm(5)} {VEC_LOOP:conc#196.itm(6)} {VEC_LOOP:conc#196.itm(7)} {VEC_LOOP:conc#196.itm(8)} {VEC_LOOP:conc#196.itm(9)} {VEC_LOOP:conc#196.itm(10)} {VEC_LOOP:conc#196.itm(11)} {VEC_LOOP:conc#196.itm(12)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1145 -attr oid 1142 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(4)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(5)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(6)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(7)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(8)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(9)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(10)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(11)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux#6.itm} 12 {VEC_LOOP:VEC_LOOP:mux#6.itm(0)} {VEC_LOOP:VEC_LOOP:mux#6.itm(1)} {VEC_LOOP:VEC_LOOP:mux#6.itm(2)} {VEC_LOOP:VEC_LOOP:mux#6.itm(3)} {VEC_LOOP:VEC_LOOP:mux#6.itm(4)} {VEC_LOOP:VEC_LOOP:mux#6.itm(5)} {VEC_LOOP:VEC_LOOP:mux#6.itm(6)} {VEC_LOOP:VEC_LOOP:mux#6.itm(7)} {VEC_LOOP:VEC_LOOP:mux#6.itm(8)} {VEC_LOOP:VEC_LOOP:mux#6.itm(9)} {VEC_LOOP:VEC_LOOP:mux#6.itm(10)} {VEC_LOOP:VEC_LOOP:mux#6.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1146 -attr oid 1143 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(9)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(10)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(11)} -attr vt d
load netBundle {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm} 12 {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(0)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(1)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(2)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(3)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(4)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(5)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(6)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(7)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(8)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(9)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(10)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1147 -attr oid 1144 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm}
load net {COMP_LOOP-2:not#18.itm(0)} -attr vt d
load net {COMP_LOOP-2:not#18.itm(1)} -attr vt d
load net {COMP_LOOP-2:not#18.itm(2)} -attr vt d
load net {COMP_LOOP-2:not#18.itm(3)} -attr vt d
load net {COMP_LOOP-2:not#18.itm(4)} -attr vt d
load net {COMP_LOOP-2:not#18.itm(5)} -attr vt d
load net {COMP_LOOP-2:not#18.itm(6)} -attr vt d
load net {COMP_LOOP-2:not#18.itm(7)} -attr vt d
load net {COMP_LOOP-2:not#18.itm(8)} -attr vt d
load net {COMP_LOOP-2:not#18.itm(9)} -attr vt d
load net {COMP_LOOP-2:not#18.itm(10)} -attr vt d
load net {COMP_LOOP-2:not#18.itm(11)} -attr vt d
load netBundle {COMP_LOOP-2:not#18.itm} 12 {COMP_LOOP-2:not#18.itm(0)} {COMP_LOOP-2:not#18.itm(1)} {COMP_LOOP-2:not#18.itm(2)} {COMP_LOOP-2:not#18.itm(3)} {COMP_LOOP-2:not#18.itm(4)} {COMP_LOOP-2:not#18.itm(5)} {COMP_LOOP-2:not#18.itm(6)} {COMP_LOOP-2:not#18.itm(7)} {COMP_LOOP-2:not#18.itm(8)} {COMP_LOOP-2:not#18.itm(9)} {COMP_LOOP-2:not#18.itm(10)} {COMP_LOOP-2:not#18.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1148 -attr oid 1145 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(9)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(10)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(11)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm} 12 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(9)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(10)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1149 -attr oid 1146 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm}
load net {VEC_LOOP:conc#197.itm(0)} -attr vt d
load net {VEC_LOOP:conc#197.itm(1)} -attr vt d
load net {VEC_LOOP:conc#197.itm(2)} -attr vt d
load net {VEC_LOOP:conc#197.itm(3)} -attr vt d
load net {VEC_LOOP:conc#197.itm(4)} -attr vt d
load net {VEC_LOOP:conc#197.itm(5)} -attr vt d
load net {VEC_LOOP:conc#197.itm(6)} -attr vt d
load net {VEC_LOOP:conc#197.itm(7)} -attr vt d
load net {VEC_LOOP:conc#197.itm(8)} -attr vt d
load net {VEC_LOOP:conc#197.itm(9)} -attr vt d
load net {VEC_LOOP:conc#197.itm(10)} -attr vt d
load net {VEC_LOOP:conc#197.itm(11)} -attr vt d
load netBundle {VEC_LOOP:conc#197.itm} 12 {VEC_LOOP:conc#197.itm(0)} {VEC_LOOP:conc#197.itm(1)} {VEC_LOOP:conc#197.itm(2)} {VEC_LOOP:conc#197.itm(3)} {VEC_LOOP:conc#197.itm(4)} {VEC_LOOP:conc#197.itm(5)} {VEC_LOOP:conc#197.itm(6)} {VEC_LOOP:conc#197.itm(7)} {VEC_LOOP:conc#197.itm(8)} {VEC_LOOP:conc#197.itm(9)} {VEC_LOOP:conc#197.itm(10)} {VEC_LOOP:conc#197.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1150 -attr oid 1147 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(4)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(5)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(6)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(7)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux#7.itm} 8 {VEC_LOOP:VEC_LOOP:mux#7.itm(0)} {VEC_LOOP:VEC_LOOP:mux#7.itm(1)} {VEC_LOOP:VEC_LOOP:mux#7.itm(2)} {VEC_LOOP:VEC_LOOP:mux#7.itm(3)} {VEC_LOOP:VEC_LOOP:mux#7.itm(4)} {VEC_LOOP:VEC_LOOP:mux#7.itm(5)} {VEC_LOOP:VEC_LOOP:mux#7.itm(6)} {VEC_LOOP:VEC_LOOP:mux#7.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1151 -attr oid 1148 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#7.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm} 8 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1152 -attr oid 1149 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm}
load net {VEC_LOOP:mux1h#22.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#22.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#22.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#22.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#22.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h#22.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h#22.itm(6)} -attr vt d
load net {VEC_LOOP:mux1h#22.itm(7)} -attr vt d
load net {VEC_LOOP:mux1h#22.itm(8)} -attr vt d
load net {VEC_LOOP:mux1h#22.itm(9)} -attr vt d
load netBundle {VEC_LOOP:mux1h#22.itm} 10 {VEC_LOOP:mux1h#22.itm(0)} {VEC_LOOP:mux1h#22.itm(1)} {VEC_LOOP:mux1h#22.itm(2)} {VEC_LOOP:mux1h#22.itm(3)} {VEC_LOOP:mux1h#22.itm(4)} {VEC_LOOP:mux1h#22.itm(5)} {VEC_LOOP:mux1h#22.itm(6)} {VEC_LOOP:mux1h#22.itm(7)} {VEC_LOOP:mux1h#22.itm(8)} {VEC_LOOP:mux1h#22.itm(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1153 -attr oid 1150 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {conc#19.itm(0)} -attr vt d
load net {conc#19.itm(1)} -attr vt d
load net {conc#19.itm(2)} -attr vt d
load net {conc#19.itm(3)} -attr vt d
load net {conc#19.itm(4)} -attr vt d
load net {conc#19.itm(5)} -attr vt d
load net {conc#19.itm(6)} -attr vt d
load net {conc#19.itm(7)} -attr vt d
load net {conc#19.itm(8)} -attr vt d
load net {conc#19.itm(9)} -attr vt d
load netBundle {conc#19.itm} 10 {conc#19.itm(0)} {conc#19.itm(1)} {conc#19.itm(2)} {conc#19.itm(3)} {conc#19.itm(4)} {conc#19.itm(5)} {conc#19.itm(6)} {conc#19.itm(7)} {conc#19.itm(8)} {conc#19.itm(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#19.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm} 8 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1154 -attr oid 1151 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#1.itm}
load net {conc#21.itm(0)} -attr vt d
load net {conc#21.itm(1)} -attr vt d
load net {conc#21.itm(2)} -attr vt d
load net {conc#21.itm(3)} -attr vt d
load net {conc#21.itm(4)} -attr vt d
load net {conc#21.itm(5)} -attr vt d
load net {conc#21.itm(6)} -attr vt d
load net {conc#21.itm(7)} -attr vt d
load net {conc#21.itm(8)} -attr vt d
load net {conc#21.itm(9)} -attr vt d
load netBundle {conc#21.itm} 10 {conc#21.itm(0)} {conc#21.itm(1)} {conc#21.itm(2)} {conc#21.itm(3)} {conc#21.itm(4)} {conc#21.itm(5)} {conc#21.itm(6)} {conc#21.itm(7)} {conc#21.itm(8)} {conc#21.itm(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#21.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(8)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm} 9 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1155 -attr oid 1152 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-3)#1.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm} 10 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1156 -attr oid 1153 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm}
load net {conc#8.itm(0)} -attr vt d
load net {conc#8.itm(1)} -attr vt d
load net {conc#8.itm(2)} -attr vt d
load net {conc#8.itm(3)} -attr vt d
load net {conc#8.itm(4)} -attr vt d
load net {conc#8.itm(5)} -attr vt d
load net {conc#8.itm(6)} -attr vt d
load net {conc#8.itm(7)} -attr vt d
load net {conc#8.itm(8)} -attr vt d
load net {conc#8.itm(9)} -attr vt d
load netBundle {conc#8.itm} 10 {conc#8.itm(0)} {conc#8.itm(1)} {conc#8.itm(2)} {conc#8.itm(3)} {conc#8.itm(4)} {conc#8.itm(5)} {conc#8.itm(6)} {conc#8.itm(7)} {conc#8.itm(8)} {conc#8.itm(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#8.itm}
load net {COMP_LOOP-16:not#3.itm(0)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(1)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(2)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(3)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(4)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(5)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(6)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(7)} -attr vt d
load netBundle {COMP_LOOP-16:not#3.itm} 8 {COMP_LOOP-16:not#3.itm(0)} {COMP_LOOP-16:not#3.itm(1)} {COMP_LOOP-16:not#3.itm(2)} {COMP_LOOP-16:not#3.itm(3)} {COMP_LOOP-16:not#3.itm(4)} {COMP_LOOP-16:not#3.itm(5)} {COMP_LOOP-16:not#3.itm(6)} {COMP_LOOP-16:not#3.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1157 -attr oid 1154 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm(7)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm} 8 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1158 -attr oid 1155 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm}
load net {COMP_LOOP:conc#106.itm(0)} -attr vt d
load net {COMP_LOOP:conc#106.itm(1)} -attr vt d
load net {COMP_LOOP:conc#106.itm(2)} -attr vt d
load net {COMP_LOOP:conc#106.itm(3)} -attr vt d
load net {COMP_LOOP:conc#106.itm(4)} -attr vt d
load net {COMP_LOOP:conc#106.itm(5)} -attr vt d
load net {COMP_LOOP:conc#106.itm(6)} -attr vt d
load net {COMP_LOOP:conc#106.itm(7)} -attr vt d
load net {COMP_LOOP:conc#106.itm(8)} -attr vt d
load net {COMP_LOOP:conc#106.itm(9)} -attr vt d
load netBundle {COMP_LOOP:conc#106.itm} 10 {COMP_LOOP:conc#106.itm(0)} {COMP_LOOP:conc#106.itm(1)} {COMP_LOOP:conc#106.itm(2)} {COMP_LOOP:conc#106.itm(3)} {COMP_LOOP:conc#106.itm(4)} {COMP_LOOP:conc#106.itm(5)} {COMP_LOOP:conc#106.itm(6)} {COMP_LOOP:conc#106.itm(7)} {COMP_LOOP:conc#106.itm(8)} {COMP_LOOP:conc#106.itm(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1159 -attr oid 1156 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#106.itm}
load net {COMP_LOOP-8:not#3.itm(0)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(1)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(2)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(3)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(4)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(5)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(6)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(7)} -attr vt d
load net {COMP_LOOP-8:not#3.itm(8)} -attr vt d
load netBundle {COMP_LOOP-8:not#3.itm} 9 {COMP_LOOP-8:not#3.itm(0)} {COMP_LOOP-8:not#3.itm(1)} {COMP_LOOP-8:not#3.itm(2)} {COMP_LOOP-8:not#3.itm(3)} {COMP_LOOP-8:not#3.itm(4)} {COMP_LOOP-8:not#3.itm(5)} {COMP_LOOP-8:not#3.itm(6)} {COMP_LOOP-8:not#3.itm(7)} {COMP_LOOP-8:not#3.itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1160 -attr oid 1157 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(8)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm} 9 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1161 -attr oid 1158 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm}
load net {VEC_LOOP:conc#198.itm(0)} -attr vt d
load net {VEC_LOOP:conc#198.itm(1)} -attr vt d
load net {VEC_LOOP:conc#198.itm(2)} -attr vt d
load net {VEC_LOOP:conc#198.itm(3)} -attr vt d
load net {VEC_LOOP:conc#198.itm(4)} -attr vt d
load net {VEC_LOOP:conc#198.itm(5)} -attr vt d
load net {VEC_LOOP:conc#198.itm(6)} -attr vt d
load net {VEC_LOOP:conc#198.itm(7)} -attr vt d
load net {VEC_LOOP:conc#198.itm(8)} -attr vt d
load net {VEC_LOOP:conc#198.itm(9)} -attr vt d
load netBundle {VEC_LOOP:conc#198.itm} 10 {VEC_LOOP:conc#198.itm(0)} {VEC_LOOP:conc#198.itm(1)} {VEC_LOOP:conc#198.itm(2)} {VEC_LOOP:conc#198.itm(3)} {VEC_LOOP:conc#198.itm(4)} {VEC_LOOP:conc#198.itm(5)} {VEC_LOOP:conc#198.itm(6)} {VEC_LOOP:conc#198.itm(7)} {VEC_LOOP:conc#198.itm(8)} {VEC_LOOP:conc#198.itm(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1162 -attr oid 1159 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#198.itm}
load net {VEC_LOOP:mux1h#30.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#30.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#30.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#30.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#30.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h#30.itm(5)} -attr vt d
load netBundle {VEC_LOOP:mux1h#30.itm} 6 {VEC_LOOP:mux1h#30.itm(0)} {VEC_LOOP:mux1h#30.itm(1)} {VEC_LOOP:mux1h#30.itm(2)} {VEC_LOOP:mux1h#30.itm(3)} {VEC_LOOP:mux1h#30.itm(4)} {VEC_LOOP:mux1h#30.itm(5)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1163 -attr oid 1160 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#30.itm}
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm(5)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm} 6 {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm(0)} {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm(1)} {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm(2)} {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm(3)} {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm(4)} {COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm(5)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1164 -attr oid 1161 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm}
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm(5)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm} 6 {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm(0)} {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm(1)} {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm(2)} {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm(3)} {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm(4)} {COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm(5)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1165 -attr oid 1162 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm(5)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm} 6 {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm(5)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1166 -attr oid 1163 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm}
load net {VEC_LOOP:conc#199.itm(0)} -attr vt d
load net {VEC_LOOP:conc#199.itm(1)} -attr vt d
load net {VEC_LOOP:conc#199.itm(2)} -attr vt d
load net {VEC_LOOP:conc#199.itm(3)} -attr vt d
load net {VEC_LOOP:conc#199.itm(4)} -attr vt d
load net {VEC_LOOP:conc#199.itm(5)} -attr vt d
load net {VEC_LOOP:conc#199.itm(6)} -attr vt d
load net {VEC_LOOP:conc#199.itm(7)} -attr vt d
load net {VEC_LOOP:conc#199.itm(8)} -attr vt d
load netBundle {VEC_LOOP:conc#199.itm} 9 {VEC_LOOP:conc#199.itm(0)} {VEC_LOOP:conc#199.itm(1)} {VEC_LOOP:conc#199.itm(2)} {VEC_LOOP:conc#199.itm(3)} {VEC_LOOP:conc#199.itm(4)} {VEC_LOOP:conc#199.itm(5)} {VEC_LOOP:conc#199.itm(6)} {VEC_LOOP:conc#199.itm(7)} {VEC_LOOP:conc#199.itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1167 -attr oid 1164 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(4)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(5)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(6)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(7)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux#3.itm} 8 {VEC_LOOP:VEC_LOOP:mux#3.itm(0)} {VEC_LOOP:VEC_LOOP:mux#3.itm(1)} {VEC_LOOP:VEC_LOOP:mux#3.itm(2)} {VEC_LOOP:VEC_LOOP:mux#3.itm(3)} {VEC_LOOP:VEC_LOOP:mux#3.itm(4)} {VEC_LOOP:VEC_LOOP:mux#3.itm(5)} {VEC_LOOP:VEC_LOOP:mux#3.itm(6)} {VEC_LOOP:VEC_LOOP:mux#3.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1168 -attr oid 1165 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3.itm}
load net {COMP_LOOP:twiddle_f:conc#184.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#184.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#184.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#184.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#184.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#184.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#184.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#184.itm(7)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#184.itm} 8 {COMP_LOOP:twiddle_f:conc#184.itm(0)} {COMP_LOOP:twiddle_f:conc#184.itm(1)} {COMP_LOOP:twiddle_f:conc#184.itm(2)} {COMP_LOOP:twiddle_f:conc#184.itm(3)} {COMP_LOOP:twiddle_f:conc#184.itm(4)} {COMP_LOOP:twiddle_f:conc#184.itm(5)} {COMP_LOOP:twiddle_f:conc#184.itm(6)} {COMP_LOOP:twiddle_f:conc#184.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1169 -attr oid 1166 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#184.itm}
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#115.itm(8:1))(6-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#115.itm(8:1))(6-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#115.itm(8:1))(6-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#115.itm(8:1))(6-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#115.itm(8:1))(6-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#115.itm(8:1))(6-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#115.itm(8:1))(6-0).itm(6)} -attr vt d
load netBundle {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#115.itm(8:1))(6-0).itm} 7 {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#115.itm(8:1))(6-0).itm(0)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#115.itm(8:1))(6-0).itm(1)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#115.itm(8:1))(6-0).itm(2)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#115.itm(8:1))(6-0).itm(3)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#115.itm(8:1))(6-0).itm(4)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#115.itm(8:1))(6-0).itm(5)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#115.itm(8:1))(6-0).itm(6)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1170 -attr oid 1167 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#115.itm(8:1))(6-0).itm}
load net {VEC_LOOP:mux1h#25.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(6)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(7)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(8)} -attr vt d
load netBundle {VEC_LOOP:mux1h#25.itm} 9 {VEC_LOOP:mux1h#25.itm(0)} {VEC_LOOP:mux1h#25.itm(1)} {VEC_LOOP:mux1h#25.itm(2)} {VEC_LOOP:mux1h#25.itm(3)} {VEC_LOOP:mux1h#25.itm(4)} {VEC_LOOP:mux1h#25.itm(5)} {VEC_LOOP:mux1h#25.itm(6)} {VEC_LOOP:mux1h#25.itm(7)} {VEC_LOOP:mux1h#25.itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1171 -attr oid 1168 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {conc#24.itm(0)} -attr vt d
load net {conc#24.itm(1)} -attr vt d
load net {conc#24.itm(2)} -attr vt d
load net {conc#24.itm(3)} -attr vt d
load net {conc#24.itm(4)} -attr vt d
load net {conc#24.itm(5)} -attr vt d
load net {conc#24.itm(6)} -attr vt d
load net {conc#24.itm(7)} -attr vt d
load net {conc#24.itm(8)} -attr vt d
load netBundle {conc#24.itm} 9 {conc#24.itm(0)} {conc#24.itm(1)} {conc#24.itm(2)} {conc#24.itm(3)} {conc#24.itm(4)} {conc#24.itm(5)} {conc#24.itm(6)} {conc#24.itm(7)} {conc#24.itm(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#24.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm(7)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm} 8 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm(7)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1172 -attr oid 1169 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5)#1.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(8)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm} 9 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm(8)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1173 -attr oid 1170 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm}
load net {VEC_LOOP:conc#200.itm(0)} -attr vt d
load net {VEC_LOOP:conc#200.itm(1)} -attr vt d
load net {VEC_LOOP:conc#200.itm(2)} -attr vt d
load net {VEC_LOOP:conc#200.itm(3)} -attr vt d
load net {VEC_LOOP:conc#200.itm(4)} -attr vt d
load net {VEC_LOOP:conc#200.itm(5)} -attr vt d
load net {VEC_LOOP:conc#200.itm(6)} -attr vt d
load net {VEC_LOOP:conc#200.itm(7)} -attr vt d
load net {VEC_LOOP:conc#200.itm(8)} -attr vt d
load net {VEC_LOOP:conc#200.itm(9)} -attr vt d
load net {VEC_LOOP:conc#200.itm(10)} -attr vt d
load netBundle {VEC_LOOP:conc#200.itm} 11 {VEC_LOOP:conc#200.itm(0)} {VEC_LOOP:conc#200.itm(1)} {VEC_LOOP:conc#200.itm(2)} {VEC_LOOP:conc#200.itm(3)} {VEC_LOOP:conc#200.itm(4)} {VEC_LOOP:conc#200.itm(5)} {VEC_LOOP:conc#200.itm(6)} {VEC_LOOP:conc#200.itm(7)} {VEC_LOOP:conc#200.itm(8)} {VEC_LOOP:conc#200.itm(9)} {VEC_LOOP:conc#200.itm(10)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1174 -attr oid 1171 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(4)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(5)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(6)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(7)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(8)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(9)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux#9.itm} 10 {VEC_LOOP:VEC_LOOP:mux#9.itm(0)} {VEC_LOOP:VEC_LOOP:mux#9.itm(1)} {VEC_LOOP:VEC_LOOP:mux#9.itm(2)} {VEC_LOOP:VEC_LOOP:mux#9.itm(3)} {VEC_LOOP:VEC_LOOP:mux#9.itm(4)} {VEC_LOOP:VEC_LOOP:mux#9.itm(5)} {VEC_LOOP:VEC_LOOP:mux#9.itm(6)} {VEC_LOOP:VEC_LOOP:mux#9.itm(7)} {VEC_LOOP:VEC_LOOP:mux#9.itm(8)} {VEC_LOOP:VEC_LOOP:mux#9.itm(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1175 -attr oid 1172 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#9.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm} 10 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1176 -attr oid 1173 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm}
load net {COMP_LOOP-4:not#4.itm(0)} -attr vt d
load net {COMP_LOOP-4:not#4.itm(1)} -attr vt d
load net {COMP_LOOP-4:not#4.itm(2)} -attr vt d
load net {COMP_LOOP-4:not#4.itm(3)} -attr vt d
load net {COMP_LOOP-4:not#4.itm(4)} -attr vt d
load net {COMP_LOOP-4:not#4.itm(5)} -attr vt d
load net {COMP_LOOP-4:not#4.itm(6)} -attr vt d
load net {COMP_LOOP-4:not#4.itm(7)} -attr vt d
load net {COMP_LOOP-4:not#4.itm(8)} -attr vt d
load net {COMP_LOOP-4:not#4.itm(9)} -attr vt d
load netBundle {COMP_LOOP-4:not#4.itm} 10 {COMP_LOOP-4:not#4.itm(0)} {COMP_LOOP-4:not#4.itm(1)} {COMP_LOOP-4:not#4.itm(2)} {COMP_LOOP-4:not#4.itm(3)} {COMP_LOOP-4:not#4.itm(4)} {COMP_LOOP-4:not#4.itm(5)} {COMP_LOOP-4:not#4.itm(6)} {COMP_LOOP-4:not#4.itm(7)} {COMP_LOOP-4:not#4.itm(8)} {COMP_LOOP-4:not#4.itm(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1177 -attr oid 1174 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(9)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm} 10 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1178 -attr oid 1175 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm}
load net {VEC_LOOP:conc#201.itm(0)} -attr vt d
load net {VEC_LOOP:conc#201.itm(1)} -attr vt d
load net {VEC_LOOP:conc#201.itm(2)} -attr vt d
load net {VEC_LOOP:conc#201.itm(3)} -attr vt d
load net {VEC_LOOP:conc#201.itm(4)} -attr vt d
load net {VEC_LOOP:conc#201.itm(5)} -attr vt d
load net {VEC_LOOP:conc#201.itm(6)} -attr vt d
load net {VEC_LOOP:conc#201.itm(7)} -attr vt d
load net {VEC_LOOP:conc#201.itm(8)} -attr vt d
load net {VEC_LOOP:conc#201.itm(9)} -attr vt d
load net {VEC_LOOP:conc#201.itm(10)} -attr vt d
load netBundle {VEC_LOOP:conc#201.itm} 11 {VEC_LOOP:conc#201.itm(0)} {VEC_LOOP:conc#201.itm(1)} {VEC_LOOP:conc#201.itm(2)} {VEC_LOOP:conc#201.itm(3)} {VEC_LOOP:conc#201.itm(4)} {VEC_LOOP:conc#201.itm(5)} {VEC_LOOP:conc#201.itm(6)} {VEC_LOOP:conc#201.itm(7)} {VEC_LOOP:conc#201.itm(8)} {VEC_LOOP:conc#201.itm(9)} {VEC_LOOP:conc#201.itm(10)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1179 -attr oid 1176 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(4)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(5)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(6)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux#10.itm} 7 {VEC_LOOP:VEC_LOOP:mux#10.itm(0)} {VEC_LOOP:VEC_LOOP:mux#10.itm(1)} {VEC_LOOP:VEC_LOOP:mux#10.itm(2)} {VEC_LOOP:VEC_LOOP:mux#10.itm(3)} {VEC_LOOP:VEC_LOOP:mux#10.itm(4)} {VEC_LOOP:VEC_LOOP:mux#10.itm(5)} {VEC_LOOP:VEC_LOOP:mux#10.itm(6)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1180 -attr oid 1177 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#10.itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm(6)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm} 7 {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm(6)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1181 -attr oid 1178 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm}
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm(6)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm} 7 {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm(0)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm(1)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm(2)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm(3)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm(4)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm(5)} {COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm(6)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1182 -attr oid 1179 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm}
load net {VEC_LOOP:mux#32.itm(0)} -attr vt d
load net {VEC_LOOP:mux#32.itm(1)} -attr vt d
load net {VEC_LOOP:mux#32.itm(2)} -attr vt d
load net {VEC_LOOP:mux#32.itm(3)} -attr vt d
load net {VEC_LOOP:mux#32.itm(4)} -attr vt d
load net {VEC_LOOP:mux#32.itm(5)} -attr vt d
load net {VEC_LOOP:mux#32.itm(6)} -attr vt d
load net {VEC_LOOP:mux#32.itm(7)} -attr vt d
load net {VEC_LOOP:mux#32.itm(8)} -attr vt d
load net {VEC_LOOP:mux#32.itm(9)} -attr vt d
load net {VEC_LOOP:mux#32.itm(10)} -attr vt d
load net {VEC_LOOP:mux#32.itm(11)} -attr vt d
load net {VEC_LOOP:mux#32.itm(12)} -attr vt d
load net {VEC_LOOP:mux#32.itm(13)} -attr vt d
load net {VEC_LOOP:mux#32.itm(14)} -attr vt d
load net {VEC_LOOP:mux#32.itm(15)} -attr vt d
load net {VEC_LOOP:mux#32.itm(16)} -attr vt d
load net {VEC_LOOP:mux#32.itm(17)} -attr vt d
load net {VEC_LOOP:mux#32.itm(18)} -attr vt d
load net {VEC_LOOP:mux#32.itm(19)} -attr vt d
load net {VEC_LOOP:mux#32.itm(20)} -attr vt d
load net {VEC_LOOP:mux#32.itm(21)} -attr vt d
load net {VEC_LOOP:mux#32.itm(22)} -attr vt d
load net {VEC_LOOP:mux#32.itm(23)} -attr vt d
load net {VEC_LOOP:mux#32.itm(24)} -attr vt d
load net {VEC_LOOP:mux#32.itm(25)} -attr vt d
load net {VEC_LOOP:mux#32.itm(26)} -attr vt d
load net {VEC_LOOP:mux#32.itm(27)} -attr vt d
load net {VEC_LOOP:mux#32.itm(28)} -attr vt d
load net {VEC_LOOP:mux#32.itm(29)} -attr vt d
load net {VEC_LOOP:mux#32.itm(30)} -attr vt d
load net {VEC_LOOP:mux#32.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#32.itm} 32 {VEC_LOOP:mux#32.itm(0)} {VEC_LOOP:mux#32.itm(1)} {VEC_LOOP:mux#32.itm(2)} {VEC_LOOP:mux#32.itm(3)} {VEC_LOOP:mux#32.itm(4)} {VEC_LOOP:mux#32.itm(5)} {VEC_LOOP:mux#32.itm(6)} {VEC_LOOP:mux#32.itm(7)} {VEC_LOOP:mux#32.itm(8)} {VEC_LOOP:mux#32.itm(9)} {VEC_LOOP:mux#32.itm(10)} {VEC_LOOP:mux#32.itm(11)} {VEC_LOOP:mux#32.itm(12)} {VEC_LOOP:mux#32.itm(13)} {VEC_LOOP:mux#32.itm(14)} {VEC_LOOP:mux#32.itm(15)} {VEC_LOOP:mux#32.itm(16)} {VEC_LOOP:mux#32.itm(17)} {VEC_LOOP:mux#32.itm(18)} {VEC_LOOP:mux#32.itm(19)} {VEC_LOOP:mux#32.itm(20)} {VEC_LOOP:mux#32.itm(21)} {VEC_LOOP:mux#32.itm(22)} {VEC_LOOP:mux#32.itm(23)} {VEC_LOOP:mux#32.itm(24)} {VEC_LOOP:mux#32.itm(25)} {VEC_LOOP:mux#32.itm(26)} {VEC_LOOP:mux#32.itm(27)} {VEC_LOOP:mux#32.itm(28)} {VEC_LOOP:mux#32.itm(29)} {VEC_LOOP:mux#32.itm(30)} {VEC_LOOP:mux#32.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1183 -attr oid 1180 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1184 -attr oid 1181 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1185 -attr oid 1182 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {VEC_LOOP:mux#33.itm(0)} -attr vt d
load net {VEC_LOOP:mux#33.itm(1)} -attr vt d
load net {VEC_LOOP:mux#33.itm(2)} -attr vt d
load net {VEC_LOOP:mux#33.itm(3)} -attr vt d
load net {VEC_LOOP:mux#33.itm(4)} -attr vt d
load net {VEC_LOOP:mux#33.itm(5)} -attr vt d
load net {VEC_LOOP:mux#33.itm(6)} -attr vt d
load net {VEC_LOOP:mux#33.itm(7)} -attr vt d
load net {VEC_LOOP:mux#33.itm(8)} -attr vt d
load net {VEC_LOOP:mux#33.itm(9)} -attr vt d
load net {VEC_LOOP:mux#33.itm(10)} -attr vt d
load net {VEC_LOOP:mux#33.itm(11)} -attr vt d
load net {VEC_LOOP:mux#33.itm(12)} -attr vt d
load net {VEC_LOOP:mux#33.itm(13)} -attr vt d
load net {VEC_LOOP:mux#33.itm(14)} -attr vt d
load net {VEC_LOOP:mux#33.itm(15)} -attr vt d
load net {VEC_LOOP:mux#33.itm(16)} -attr vt d
load net {VEC_LOOP:mux#33.itm(17)} -attr vt d
load net {VEC_LOOP:mux#33.itm(18)} -attr vt d
load net {VEC_LOOP:mux#33.itm(19)} -attr vt d
load net {VEC_LOOP:mux#33.itm(20)} -attr vt d
load net {VEC_LOOP:mux#33.itm(21)} -attr vt d
load net {VEC_LOOP:mux#33.itm(22)} -attr vt d
load net {VEC_LOOP:mux#33.itm(23)} -attr vt d
load net {VEC_LOOP:mux#33.itm(24)} -attr vt d
load net {VEC_LOOP:mux#33.itm(25)} -attr vt d
load net {VEC_LOOP:mux#33.itm(26)} -attr vt d
load net {VEC_LOOP:mux#33.itm(27)} -attr vt d
load net {VEC_LOOP:mux#33.itm(28)} -attr vt d
load net {VEC_LOOP:mux#33.itm(29)} -attr vt d
load net {VEC_LOOP:mux#33.itm(30)} -attr vt d
load net {VEC_LOOP:mux#33.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#33.itm} 32 {VEC_LOOP:mux#33.itm(0)} {VEC_LOOP:mux#33.itm(1)} {VEC_LOOP:mux#33.itm(2)} {VEC_LOOP:mux#33.itm(3)} {VEC_LOOP:mux#33.itm(4)} {VEC_LOOP:mux#33.itm(5)} {VEC_LOOP:mux#33.itm(6)} {VEC_LOOP:mux#33.itm(7)} {VEC_LOOP:mux#33.itm(8)} {VEC_LOOP:mux#33.itm(9)} {VEC_LOOP:mux#33.itm(10)} {VEC_LOOP:mux#33.itm(11)} {VEC_LOOP:mux#33.itm(12)} {VEC_LOOP:mux#33.itm(13)} {VEC_LOOP:mux#33.itm(14)} {VEC_LOOP:mux#33.itm(15)} {VEC_LOOP:mux#33.itm(16)} {VEC_LOOP:mux#33.itm(17)} {VEC_LOOP:mux#33.itm(18)} {VEC_LOOP:mux#33.itm(19)} {VEC_LOOP:mux#33.itm(20)} {VEC_LOOP:mux#33.itm(21)} {VEC_LOOP:mux#33.itm(22)} {VEC_LOOP:mux#33.itm(23)} {VEC_LOOP:mux#33.itm(24)} {VEC_LOOP:mux#33.itm(25)} {VEC_LOOP:mux#33.itm(26)} {VEC_LOOP:mux#33.itm(27)} {VEC_LOOP:mux#33.itm(28)} {VEC_LOOP:mux#33.itm(29)} {VEC_LOOP:mux#33.itm(30)} {VEC_LOOP:mux#33.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1186 -attr oid 1183 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(0)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(1)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(2)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(3)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(4)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(5)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(6)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(7)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(8)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(9)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(10)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(11)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(12)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(13)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(14)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(15)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(16)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(17)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(18)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(19)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(20)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(21)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(22)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(23)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(24)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(25)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(26)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(27)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(28)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(29)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(30)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP-1:factor2:not#1.itm} 32 {COMP_LOOP-1:factor2:not#1.itm(0)} {COMP_LOOP-1:factor2:not#1.itm(1)} {COMP_LOOP-1:factor2:not#1.itm(2)} {COMP_LOOP-1:factor2:not#1.itm(3)} {COMP_LOOP-1:factor2:not#1.itm(4)} {COMP_LOOP-1:factor2:not#1.itm(5)} {COMP_LOOP-1:factor2:not#1.itm(6)} {COMP_LOOP-1:factor2:not#1.itm(7)} {COMP_LOOP-1:factor2:not#1.itm(8)} {COMP_LOOP-1:factor2:not#1.itm(9)} {COMP_LOOP-1:factor2:not#1.itm(10)} {COMP_LOOP-1:factor2:not#1.itm(11)} {COMP_LOOP-1:factor2:not#1.itm(12)} {COMP_LOOP-1:factor2:not#1.itm(13)} {COMP_LOOP-1:factor2:not#1.itm(14)} {COMP_LOOP-1:factor2:not#1.itm(15)} {COMP_LOOP-1:factor2:not#1.itm(16)} {COMP_LOOP-1:factor2:not#1.itm(17)} {COMP_LOOP-1:factor2:not#1.itm(18)} {COMP_LOOP-1:factor2:not#1.itm(19)} {COMP_LOOP-1:factor2:not#1.itm(20)} {COMP_LOOP-1:factor2:not#1.itm(21)} {COMP_LOOP-1:factor2:not#1.itm(22)} {COMP_LOOP-1:factor2:not#1.itm(23)} {COMP_LOOP-1:factor2:not#1.itm(24)} {COMP_LOOP-1:factor2:not#1.itm(25)} {COMP_LOOP-1:factor2:not#1.itm(26)} {COMP_LOOP-1:factor2:not#1.itm(27)} {COMP_LOOP-1:factor2:not#1.itm(28)} {COMP_LOOP-1:factor2:not#1.itm(29)} {COMP_LOOP-1:factor2:not#1.itm(30)} {COMP_LOOP-1:factor2:not#1.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1187 -attr oid 1184 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1188 -attr oid 1185 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(0)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(1)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(2)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(3)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(4)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(5)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(6)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(7)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(8)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(9)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(10)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(11)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(12)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(13)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(14)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(15)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(16)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(17)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(18)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(19)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(20)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(21)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(22)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(23)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(24)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(25)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(26)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(27)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(28)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(29)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(30)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP-3:factor2:not#1.itm} 32 {COMP_LOOP-3:factor2:not#1.itm(0)} {COMP_LOOP-3:factor2:not#1.itm(1)} {COMP_LOOP-3:factor2:not#1.itm(2)} {COMP_LOOP-3:factor2:not#1.itm(3)} {COMP_LOOP-3:factor2:not#1.itm(4)} {COMP_LOOP-3:factor2:not#1.itm(5)} {COMP_LOOP-3:factor2:not#1.itm(6)} {COMP_LOOP-3:factor2:not#1.itm(7)} {COMP_LOOP-3:factor2:not#1.itm(8)} {COMP_LOOP-3:factor2:not#1.itm(9)} {COMP_LOOP-3:factor2:not#1.itm(10)} {COMP_LOOP-3:factor2:not#1.itm(11)} {COMP_LOOP-3:factor2:not#1.itm(12)} {COMP_LOOP-3:factor2:not#1.itm(13)} {COMP_LOOP-3:factor2:not#1.itm(14)} {COMP_LOOP-3:factor2:not#1.itm(15)} {COMP_LOOP-3:factor2:not#1.itm(16)} {COMP_LOOP-3:factor2:not#1.itm(17)} {COMP_LOOP-3:factor2:not#1.itm(18)} {COMP_LOOP-3:factor2:not#1.itm(19)} {COMP_LOOP-3:factor2:not#1.itm(20)} {COMP_LOOP-3:factor2:not#1.itm(21)} {COMP_LOOP-3:factor2:not#1.itm(22)} {COMP_LOOP-3:factor2:not#1.itm(23)} {COMP_LOOP-3:factor2:not#1.itm(24)} {COMP_LOOP-3:factor2:not#1.itm(25)} {COMP_LOOP-3:factor2:not#1.itm(26)} {COMP_LOOP-3:factor2:not#1.itm(27)} {COMP_LOOP-3:factor2:not#1.itm(28)} {COMP_LOOP-3:factor2:not#1.itm(29)} {COMP_LOOP-3:factor2:not#1.itm(30)} {COMP_LOOP-3:factor2:not#1.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1189 -attr oid 1186 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1190 -attr oid 1187 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {VEC_LOOP:mux#34.itm(0)} -attr vt d
load net {VEC_LOOP:mux#34.itm(1)} -attr vt d
load net {VEC_LOOP:mux#34.itm(2)} -attr vt d
load net {VEC_LOOP:mux#34.itm(3)} -attr vt d
load net {VEC_LOOP:mux#34.itm(4)} -attr vt d
load net {VEC_LOOP:mux#34.itm(5)} -attr vt d
load net {VEC_LOOP:mux#34.itm(6)} -attr vt d
load net {VEC_LOOP:mux#34.itm(7)} -attr vt d
load net {VEC_LOOP:mux#34.itm(8)} -attr vt d
load net {VEC_LOOP:mux#34.itm(9)} -attr vt d
load net {VEC_LOOP:mux#34.itm(10)} -attr vt d
load net {VEC_LOOP:mux#34.itm(11)} -attr vt d
load net {VEC_LOOP:mux#34.itm(12)} -attr vt d
load net {VEC_LOOP:mux#34.itm(13)} -attr vt d
load net {VEC_LOOP:mux#34.itm(14)} -attr vt d
load net {VEC_LOOP:mux#34.itm(15)} -attr vt d
load net {VEC_LOOP:mux#34.itm(16)} -attr vt d
load net {VEC_LOOP:mux#34.itm(17)} -attr vt d
load net {VEC_LOOP:mux#34.itm(18)} -attr vt d
load net {VEC_LOOP:mux#34.itm(19)} -attr vt d
load net {VEC_LOOP:mux#34.itm(20)} -attr vt d
load net {VEC_LOOP:mux#34.itm(21)} -attr vt d
load net {VEC_LOOP:mux#34.itm(22)} -attr vt d
load net {VEC_LOOP:mux#34.itm(23)} -attr vt d
load net {VEC_LOOP:mux#34.itm(24)} -attr vt d
load net {VEC_LOOP:mux#34.itm(25)} -attr vt d
load net {VEC_LOOP:mux#34.itm(26)} -attr vt d
load net {VEC_LOOP:mux#34.itm(27)} -attr vt d
load net {VEC_LOOP:mux#34.itm(28)} -attr vt d
load net {VEC_LOOP:mux#34.itm(29)} -attr vt d
load net {VEC_LOOP:mux#34.itm(30)} -attr vt d
load net {VEC_LOOP:mux#34.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#34.itm} 32 {VEC_LOOP:mux#34.itm(0)} {VEC_LOOP:mux#34.itm(1)} {VEC_LOOP:mux#34.itm(2)} {VEC_LOOP:mux#34.itm(3)} {VEC_LOOP:mux#34.itm(4)} {VEC_LOOP:mux#34.itm(5)} {VEC_LOOP:mux#34.itm(6)} {VEC_LOOP:mux#34.itm(7)} {VEC_LOOP:mux#34.itm(8)} {VEC_LOOP:mux#34.itm(9)} {VEC_LOOP:mux#34.itm(10)} {VEC_LOOP:mux#34.itm(11)} {VEC_LOOP:mux#34.itm(12)} {VEC_LOOP:mux#34.itm(13)} {VEC_LOOP:mux#34.itm(14)} {VEC_LOOP:mux#34.itm(15)} {VEC_LOOP:mux#34.itm(16)} {VEC_LOOP:mux#34.itm(17)} {VEC_LOOP:mux#34.itm(18)} {VEC_LOOP:mux#34.itm(19)} {VEC_LOOP:mux#34.itm(20)} {VEC_LOOP:mux#34.itm(21)} {VEC_LOOP:mux#34.itm(22)} {VEC_LOOP:mux#34.itm(23)} {VEC_LOOP:mux#34.itm(24)} {VEC_LOOP:mux#34.itm(25)} {VEC_LOOP:mux#34.itm(26)} {VEC_LOOP:mux#34.itm(27)} {VEC_LOOP:mux#34.itm(28)} {VEC_LOOP:mux#34.itm(29)} {VEC_LOOP:mux#34.itm(30)} {VEC_LOOP:mux#34.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1191 -attr oid 1188 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1192 -attr oid 1189 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1193 -attr oid 1190 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {VEC_LOOP:mux#35.itm(0)} -attr vt d
load net {VEC_LOOP:mux#35.itm(1)} -attr vt d
load net {VEC_LOOP:mux#35.itm(2)} -attr vt d
load net {VEC_LOOP:mux#35.itm(3)} -attr vt d
load net {VEC_LOOP:mux#35.itm(4)} -attr vt d
load net {VEC_LOOP:mux#35.itm(5)} -attr vt d
load net {VEC_LOOP:mux#35.itm(6)} -attr vt d
load net {VEC_LOOP:mux#35.itm(7)} -attr vt d
load net {VEC_LOOP:mux#35.itm(8)} -attr vt d
load net {VEC_LOOP:mux#35.itm(9)} -attr vt d
load net {VEC_LOOP:mux#35.itm(10)} -attr vt d
load net {VEC_LOOP:mux#35.itm(11)} -attr vt d
load net {VEC_LOOP:mux#35.itm(12)} -attr vt d
load net {VEC_LOOP:mux#35.itm(13)} -attr vt d
load net {VEC_LOOP:mux#35.itm(14)} -attr vt d
load net {VEC_LOOP:mux#35.itm(15)} -attr vt d
load net {VEC_LOOP:mux#35.itm(16)} -attr vt d
load net {VEC_LOOP:mux#35.itm(17)} -attr vt d
load net {VEC_LOOP:mux#35.itm(18)} -attr vt d
load net {VEC_LOOP:mux#35.itm(19)} -attr vt d
load net {VEC_LOOP:mux#35.itm(20)} -attr vt d
load net {VEC_LOOP:mux#35.itm(21)} -attr vt d
load net {VEC_LOOP:mux#35.itm(22)} -attr vt d
load net {VEC_LOOP:mux#35.itm(23)} -attr vt d
load net {VEC_LOOP:mux#35.itm(24)} -attr vt d
load net {VEC_LOOP:mux#35.itm(25)} -attr vt d
load net {VEC_LOOP:mux#35.itm(26)} -attr vt d
load net {VEC_LOOP:mux#35.itm(27)} -attr vt d
load net {VEC_LOOP:mux#35.itm(28)} -attr vt d
load net {VEC_LOOP:mux#35.itm(29)} -attr vt d
load net {VEC_LOOP:mux#35.itm(30)} -attr vt d
load net {VEC_LOOP:mux#35.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#35.itm} 32 {VEC_LOOP:mux#35.itm(0)} {VEC_LOOP:mux#35.itm(1)} {VEC_LOOP:mux#35.itm(2)} {VEC_LOOP:mux#35.itm(3)} {VEC_LOOP:mux#35.itm(4)} {VEC_LOOP:mux#35.itm(5)} {VEC_LOOP:mux#35.itm(6)} {VEC_LOOP:mux#35.itm(7)} {VEC_LOOP:mux#35.itm(8)} {VEC_LOOP:mux#35.itm(9)} {VEC_LOOP:mux#35.itm(10)} {VEC_LOOP:mux#35.itm(11)} {VEC_LOOP:mux#35.itm(12)} {VEC_LOOP:mux#35.itm(13)} {VEC_LOOP:mux#35.itm(14)} {VEC_LOOP:mux#35.itm(15)} {VEC_LOOP:mux#35.itm(16)} {VEC_LOOP:mux#35.itm(17)} {VEC_LOOP:mux#35.itm(18)} {VEC_LOOP:mux#35.itm(19)} {VEC_LOOP:mux#35.itm(20)} {VEC_LOOP:mux#35.itm(21)} {VEC_LOOP:mux#35.itm(22)} {VEC_LOOP:mux#35.itm(23)} {VEC_LOOP:mux#35.itm(24)} {VEC_LOOP:mux#35.itm(25)} {VEC_LOOP:mux#35.itm(26)} {VEC_LOOP:mux#35.itm(27)} {VEC_LOOP:mux#35.itm(28)} {VEC_LOOP:mux#35.itm(29)} {VEC_LOOP:mux#35.itm(30)} {VEC_LOOP:mux#35.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1194 -attr oid 1191 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1195 -attr oid 1192 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1196 -attr oid 1193 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {VEC_LOOP:conc#190.itm(0)} -attr vt d
load net {VEC_LOOP:conc#190.itm(1)} -attr vt d
load net {VEC_LOOP:conc#190.itm(2)} -attr vt d
load net {VEC_LOOP:conc#190.itm(3)} -attr vt d
load net {VEC_LOOP:conc#190.itm(4)} -attr vt d
load net {VEC_LOOP:conc#190.itm(5)} -attr vt d
load net {VEC_LOOP:conc#190.itm(6)} -attr vt d
load net {VEC_LOOP:conc#190.itm(7)} -attr vt d
load net {VEC_LOOP:conc#190.itm(8)} -attr vt d
load net {VEC_LOOP:conc#190.itm(9)} -attr vt d
load net {VEC_LOOP:conc#190.itm(10)} -attr vt d
load net {VEC_LOOP:conc#190.itm(11)} -attr vt d
load net {VEC_LOOP:conc#190.itm(12)} -attr vt d
load net {VEC_LOOP:conc#190.itm(13)} -attr vt d
load net {VEC_LOOP:conc#190.itm(14)} -attr vt d
load net {VEC_LOOP:conc#190.itm(15)} -attr vt d
load net {VEC_LOOP:conc#190.itm(16)} -attr vt d
load net {VEC_LOOP:conc#190.itm(17)} -attr vt d
load net {VEC_LOOP:conc#190.itm(18)} -attr vt d
load net {VEC_LOOP:conc#190.itm(19)} -attr vt d
load net {VEC_LOOP:conc#190.itm(20)} -attr vt d
load net {VEC_LOOP:conc#190.itm(21)} -attr vt d
load net {VEC_LOOP:conc#190.itm(22)} -attr vt d
load net {VEC_LOOP:conc#190.itm(23)} -attr vt d
load net {VEC_LOOP:conc#190.itm(24)} -attr vt d
load net {VEC_LOOP:conc#190.itm(25)} -attr vt d
load net {VEC_LOOP:conc#190.itm(26)} -attr vt d
load net {VEC_LOOP:conc#190.itm(27)} -attr vt d
load net {VEC_LOOP:conc#190.itm(28)} -attr vt d
load net {VEC_LOOP:conc#190.itm(29)} -attr vt d
load net {VEC_LOOP:conc#190.itm(30)} -attr vt d
load net {VEC_LOOP:conc#190.itm(31)} -attr vt d
load net {VEC_LOOP:conc#190.itm(32)} -attr vt d
load net {VEC_LOOP:conc#190.itm(33)} -attr vt d
load net {VEC_LOOP:conc#190.itm(34)} -attr vt d
load net {VEC_LOOP:conc#190.itm(35)} -attr vt d
load net {VEC_LOOP:conc#190.itm(36)} -attr vt d
load net {VEC_LOOP:conc#190.itm(37)} -attr vt d
load net {VEC_LOOP:conc#190.itm(38)} -attr vt d
load net {VEC_LOOP:conc#190.itm(39)} -attr vt d
load net {VEC_LOOP:conc#190.itm(40)} -attr vt d
load net {VEC_LOOP:conc#190.itm(41)} -attr vt d
load net {VEC_LOOP:conc#190.itm(42)} -attr vt d
load net {VEC_LOOP:conc#190.itm(43)} -attr vt d
load net {VEC_LOOP:conc#190.itm(44)} -attr vt d
load net {VEC_LOOP:conc#190.itm(45)} -attr vt d
load net {VEC_LOOP:conc#190.itm(46)} -attr vt d
load net {VEC_LOOP:conc#190.itm(47)} -attr vt d
load net {VEC_LOOP:conc#190.itm(48)} -attr vt d
load net {VEC_LOOP:conc#190.itm(49)} -attr vt d
load net {VEC_LOOP:conc#190.itm(50)} -attr vt d
load net {VEC_LOOP:conc#190.itm(51)} -attr vt d
load net {VEC_LOOP:conc#190.itm(52)} -attr vt d
load net {VEC_LOOP:conc#190.itm(53)} -attr vt d
load net {VEC_LOOP:conc#190.itm(54)} -attr vt d
load net {VEC_LOOP:conc#190.itm(55)} -attr vt d
load net {VEC_LOOP:conc#190.itm(56)} -attr vt d
load net {VEC_LOOP:conc#190.itm(57)} -attr vt d
load net {VEC_LOOP:conc#190.itm(58)} -attr vt d
load net {VEC_LOOP:conc#190.itm(59)} -attr vt d
load net {VEC_LOOP:conc#190.itm(60)} -attr vt d
load net {VEC_LOOP:conc#190.itm(61)} -attr vt d
load net {VEC_LOOP:conc#190.itm(62)} -attr vt d
load net {VEC_LOOP:conc#190.itm(63)} -attr vt d
load netBundle {VEC_LOOP:conc#190.itm} 64 {VEC_LOOP:conc#190.itm(0)} {VEC_LOOP:conc#190.itm(1)} {VEC_LOOP:conc#190.itm(2)} {VEC_LOOP:conc#190.itm(3)} {VEC_LOOP:conc#190.itm(4)} {VEC_LOOP:conc#190.itm(5)} {VEC_LOOP:conc#190.itm(6)} {VEC_LOOP:conc#190.itm(7)} {VEC_LOOP:conc#190.itm(8)} {VEC_LOOP:conc#190.itm(9)} {VEC_LOOP:conc#190.itm(10)} {VEC_LOOP:conc#190.itm(11)} {VEC_LOOP:conc#190.itm(12)} {VEC_LOOP:conc#190.itm(13)} {VEC_LOOP:conc#190.itm(14)} {VEC_LOOP:conc#190.itm(15)} {VEC_LOOP:conc#190.itm(16)} {VEC_LOOP:conc#190.itm(17)} {VEC_LOOP:conc#190.itm(18)} {VEC_LOOP:conc#190.itm(19)} {VEC_LOOP:conc#190.itm(20)} {VEC_LOOP:conc#190.itm(21)} {VEC_LOOP:conc#190.itm(22)} {VEC_LOOP:conc#190.itm(23)} {VEC_LOOP:conc#190.itm(24)} {VEC_LOOP:conc#190.itm(25)} {VEC_LOOP:conc#190.itm(26)} {VEC_LOOP:conc#190.itm(27)} {VEC_LOOP:conc#190.itm(28)} {VEC_LOOP:conc#190.itm(29)} {VEC_LOOP:conc#190.itm(30)} {VEC_LOOP:conc#190.itm(31)} {VEC_LOOP:conc#190.itm(32)} {VEC_LOOP:conc#190.itm(33)} {VEC_LOOP:conc#190.itm(34)} {VEC_LOOP:conc#190.itm(35)} {VEC_LOOP:conc#190.itm(36)} {VEC_LOOP:conc#190.itm(37)} {VEC_LOOP:conc#190.itm(38)} {VEC_LOOP:conc#190.itm(39)} {VEC_LOOP:conc#190.itm(40)} {VEC_LOOP:conc#190.itm(41)} {VEC_LOOP:conc#190.itm(42)} {VEC_LOOP:conc#190.itm(43)} {VEC_LOOP:conc#190.itm(44)} {VEC_LOOP:conc#190.itm(45)} {VEC_LOOP:conc#190.itm(46)} {VEC_LOOP:conc#190.itm(47)} {VEC_LOOP:conc#190.itm(48)} {VEC_LOOP:conc#190.itm(49)} {VEC_LOOP:conc#190.itm(50)} {VEC_LOOP:conc#190.itm(51)} {VEC_LOOP:conc#190.itm(52)} {VEC_LOOP:conc#190.itm(53)} {VEC_LOOP:conc#190.itm(54)} {VEC_LOOP:conc#190.itm(55)} {VEC_LOOP:conc#190.itm(56)} {VEC_LOOP:conc#190.itm(57)} {VEC_LOOP:conc#190.itm(58)} {VEC_LOOP:conc#190.itm(59)} {VEC_LOOP:conc#190.itm(60)} {VEC_LOOP:conc#190.itm(61)} {VEC_LOOP:conc#190.itm(62)} {VEC_LOOP:conc#190.itm(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1197 -attr oid 1194 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(0)} -attr vt d
load net {VEC_LOOP:mux#3.itm(1)} -attr vt d
load net {VEC_LOOP:mux#3.itm(2)} -attr vt d
load net {VEC_LOOP:mux#3.itm(3)} -attr vt d
load net {VEC_LOOP:mux#3.itm(4)} -attr vt d
load net {VEC_LOOP:mux#3.itm(5)} -attr vt d
load net {VEC_LOOP:mux#3.itm(6)} -attr vt d
load net {VEC_LOOP:mux#3.itm(7)} -attr vt d
load net {VEC_LOOP:mux#3.itm(8)} -attr vt d
load net {VEC_LOOP:mux#3.itm(9)} -attr vt d
load net {VEC_LOOP:mux#3.itm(10)} -attr vt d
load net {VEC_LOOP:mux#3.itm(11)} -attr vt d
load net {VEC_LOOP:mux#3.itm(12)} -attr vt d
load net {VEC_LOOP:mux#3.itm(13)} -attr vt d
load net {VEC_LOOP:mux#3.itm(14)} -attr vt d
load net {VEC_LOOP:mux#3.itm(15)} -attr vt d
load net {VEC_LOOP:mux#3.itm(16)} -attr vt d
load net {VEC_LOOP:mux#3.itm(17)} -attr vt d
load net {VEC_LOOP:mux#3.itm(18)} -attr vt d
load net {VEC_LOOP:mux#3.itm(19)} -attr vt d
load net {VEC_LOOP:mux#3.itm(20)} -attr vt d
load net {VEC_LOOP:mux#3.itm(21)} -attr vt d
load net {VEC_LOOP:mux#3.itm(22)} -attr vt d
load net {VEC_LOOP:mux#3.itm(23)} -attr vt d
load net {VEC_LOOP:mux#3.itm(24)} -attr vt d
load net {VEC_LOOP:mux#3.itm(25)} -attr vt d
load net {VEC_LOOP:mux#3.itm(26)} -attr vt d
load net {VEC_LOOP:mux#3.itm(27)} -attr vt d
load net {VEC_LOOP:mux#3.itm(28)} -attr vt d
load net {VEC_LOOP:mux#3.itm(29)} -attr vt d
load net {VEC_LOOP:mux#3.itm(30)} -attr vt d
load net {VEC_LOOP:mux#3.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#3.itm} 32 {VEC_LOOP:mux#3.itm(0)} {VEC_LOOP:mux#3.itm(1)} {VEC_LOOP:mux#3.itm(2)} {VEC_LOOP:mux#3.itm(3)} {VEC_LOOP:mux#3.itm(4)} {VEC_LOOP:mux#3.itm(5)} {VEC_LOOP:mux#3.itm(6)} {VEC_LOOP:mux#3.itm(7)} {VEC_LOOP:mux#3.itm(8)} {VEC_LOOP:mux#3.itm(9)} {VEC_LOOP:mux#3.itm(10)} {VEC_LOOP:mux#3.itm(11)} {VEC_LOOP:mux#3.itm(12)} {VEC_LOOP:mux#3.itm(13)} {VEC_LOOP:mux#3.itm(14)} {VEC_LOOP:mux#3.itm(15)} {VEC_LOOP:mux#3.itm(16)} {VEC_LOOP:mux#3.itm(17)} {VEC_LOOP:mux#3.itm(18)} {VEC_LOOP:mux#3.itm(19)} {VEC_LOOP:mux#3.itm(20)} {VEC_LOOP:mux#3.itm(21)} {VEC_LOOP:mux#3.itm(22)} {VEC_LOOP:mux#3.itm(23)} {VEC_LOOP:mux#3.itm(24)} {VEC_LOOP:mux#3.itm(25)} {VEC_LOOP:mux#3.itm(26)} {VEC_LOOP:mux#3.itm(27)} {VEC_LOOP:mux#3.itm(28)} {VEC_LOOP:mux#3.itm(29)} {VEC_LOOP:mux#3.itm(30)} {VEC_LOOP:mux#3.itm(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1198 -attr oid 1195 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:conc#191.itm(0)} -attr vt d
load net {VEC_LOOP:conc#191.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#191.itm} 2 {VEC_LOOP:conc#191.itm(0)} {VEC_LOOP:conc#191.itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1199 -attr oid 1196 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {VEC_LOOP:conc#192.itm(0)} -attr vt d
load net {VEC_LOOP:conc#192.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#192.itm} 2 {VEC_LOOP:conc#192.itm(0)} {VEC_LOOP:conc#192.itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1200 -attr oid 1197 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {VEC_LOOP:conc#193.itm(0)} -attr vt d
load net {VEC_LOOP:conc#193.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#193.itm} 2 {VEC_LOOP:conc#193.itm(0)} {VEC_LOOP:conc#193.itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1201 -attr oid 1198 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#193.itm}
load net {COMP_LOOP:twiddle_f:conc#212.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#212.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#212.itm} 2 {COMP_LOOP:twiddle_f:conc#212.itm(0)} {COMP_LOOP:twiddle_f:conc#212.itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1202 -attr oid 1199 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {COMP_LOOP:twiddle_f:conc#213.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#213.itm(23)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#213.itm} 24 {COMP_LOOP:twiddle_f:conc#213.itm(0)} {COMP_LOOP:twiddle_f:conc#213.itm(1)} {COMP_LOOP:twiddle_f:conc#213.itm(2)} {COMP_LOOP:twiddle_f:conc#213.itm(3)} {COMP_LOOP:twiddle_f:conc#213.itm(4)} {COMP_LOOP:twiddle_f:conc#213.itm(5)} {COMP_LOOP:twiddle_f:conc#213.itm(6)} {COMP_LOOP:twiddle_f:conc#213.itm(7)} {COMP_LOOP:twiddle_f:conc#213.itm(8)} {COMP_LOOP:twiddle_f:conc#213.itm(9)} {COMP_LOOP:twiddle_f:conc#213.itm(10)} {COMP_LOOP:twiddle_f:conc#213.itm(11)} {COMP_LOOP:twiddle_f:conc#213.itm(12)} {COMP_LOOP:twiddle_f:conc#213.itm(13)} {COMP_LOOP:twiddle_f:conc#213.itm(14)} {COMP_LOOP:twiddle_f:conc#213.itm(15)} {COMP_LOOP:twiddle_f:conc#213.itm(16)} {COMP_LOOP:twiddle_f:conc#213.itm(17)} {COMP_LOOP:twiddle_f:conc#213.itm(18)} {COMP_LOOP:twiddle_f:conc#213.itm(19)} {COMP_LOOP:twiddle_f:conc#213.itm(20)} {COMP_LOOP:twiddle_f:conc#213.itm(21)} {COMP_LOOP:twiddle_f:conc#213.itm(22)} {COMP_LOOP:twiddle_f:conc#213.itm(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1203 -attr oid 1200 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm} 10 {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(5)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(6)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(7)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(8)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1204 -attr oid 1201 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm}
load net {COMP_LOOP:twiddle_f:conc.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc.itm} 2 {COMP_LOOP:twiddle_f:conc.itm(0)} {COMP_LOOP:twiddle_f:conc.itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1205 -attr oid 1202 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {COMP_LOOP:twiddle_help:conc#9.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#9.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:conc#9.itm} 2 {COMP_LOOP:twiddle_help:conc#9.itm(0)} {COMP_LOOP:twiddle_help:conc#9.itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1206 -attr oid 1203 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#9.itm}
load net {COMP_LOOP:twiddle_help:conc#10.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(9)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(10)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(11)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(12)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(13)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(14)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(15)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(16)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(17)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(18)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(19)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(20)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(21)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(22)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc#10.itm(23)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:conc#10.itm} 24 {COMP_LOOP:twiddle_help:conc#10.itm(0)} {COMP_LOOP:twiddle_help:conc#10.itm(1)} {COMP_LOOP:twiddle_help:conc#10.itm(2)} {COMP_LOOP:twiddle_help:conc#10.itm(3)} {COMP_LOOP:twiddle_help:conc#10.itm(4)} {COMP_LOOP:twiddle_help:conc#10.itm(5)} {COMP_LOOP:twiddle_help:conc#10.itm(6)} {COMP_LOOP:twiddle_help:conc#10.itm(7)} {COMP_LOOP:twiddle_help:conc#10.itm(8)} {COMP_LOOP:twiddle_help:conc#10.itm(9)} {COMP_LOOP:twiddle_help:conc#10.itm(10)} {COMP_LOOP:twiddle_help:conc#10.itm(11)} {COMP_LOOP:twiddle_help:conc#10.itm(12)} {COMP_LOOP:twiddle_help:conc#10.itm(13)} {COMP_LOOP:twiddle_help:conc#10.itm(14)} {COMP_LOOP:twiddle_help:conc#10.itm(15)} {COMP_LOOP:twiddle_help:conc#10.itm(16)} {COMP_LOOP:twiddle_help:conc#10.itm(17)} {COMP_LOOP:twiddle_help:conc#10.itm(18)} {COMP_LOOP:twiddle_help:conc#10.itm(19)} {COMP_LOOP:twiddle_help:conc#10.itm(20)} {COMP_LOOP:twiddle_help:conc#10.itm(21)} {COMP_LOOP:twiddle_help:conc#10.itm(22)} {COMP_LOOP:twiddle_help:conc#10.itm(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1207 -attr oid 1204 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm} 10 {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(0)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(1)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(2)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(3)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(4)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(5)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(6)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(7)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(8)} {COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm(9)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1208 -attr oid 1205 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#2.itm}
load net {COMP_LOOP:twiddle_help:conc.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_help:conc.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help:conc.itm} 2 {COMP_LOOP:twiddle_help:conc.itm(0)} {COMP_LOOP:twiddle_help:conc.itm(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1209 -attr oid 1206 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc.itm}
load net {COMP_LOOP:conc#98.itm(0)} -attr vt d
load net {COMP_LOOP:conc#98.itm(1)} -attr vt d
load net {COMP_LOOP:conc#98.itm(2)} -attr vt d
load net {COMP_LOOP:conc#98.itm(3)} -attr vt d
load net {COMP_LOOP:conc#98.itm(4)} -attr vt d
load net {COMP_LOOP:conc#98.itm(5)} -attr vt d
load net {COMP_LOOP:conc#98.itm(6)} -attr vt d
load net {COMP_LOOP:conc#98.itm(7)} -attr vt d
load net {COMP_LOOP:conc#98.itm(8)} -attr vt d
load net {COMP_LOOP:conc#98.itm(9)} -attr vt d
load net {COMP_LOOP:conc#98.itm(10)} -attr vt d
load net {COMP_LOOP:conc#98.itm(11)} -attr vt d
load net {COMP_LOOP:conc#98.itm(12)} -attr vt d
load netBundle {COMP_LOOP:conc#98.itm} 13 {COMP_LOOP:conc#98.itm(0)} {COMP_LOOP:conc#98.itm(1)} {COMP_LOOP:conc#98.itm(2)} {COMP_LOOP:conc#98.itm(3)} {COMP_LOOP:conc#98.itm(4)} {COMP_LOOP:conc#98.itm(5)} {COMP_LOOP:conc#98.itm(6)} {COMP_LOOP:conc#98.itm(7)} {COMP_LOOP:conc#98.itm(8)} {COMP_LOOP:conc#98.itm(9)} {COMP_LOOP:conc#98.itm(10)} {COMP_LOOP:conc#98.itm(11)} {COMP_LOOP:conc#98.itm(12)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1210 -attr oid 1207 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#98.itm}
load net {COMP_LOOP:conc.itm(0)} -attr vt d
load net {COMP_LOOP:conc.itm(1)} -attr vt d
load net {COMP_LOOP:conc.itm(2)} -attr vt d
load net {COMP_LOOP:conc.itm(3)} -attr vt d
load net {COMP_LOOP:conc.itm(4)} -attr vt d
load net {COMP_LOOP:conc.itm(5)} -attr vt d
load net {COMP_LOOP:conc.itm(6)} -attr vt d
load net {COMP_LOOP:conc.itm(7)} -attr vt d
load net {COMP_LOOP:conc.itm(8)} -attr vt d
load net {COMP_LOOP:conc.itm(9)} -attr vt d
load net {COMP_LOOP:conc.itm(10)} -attr vt d
load net {COMP_LOOP:conc.itm(11)} -attr vt d
load net {COMP_LOOP:conc.itm(12)} -attr vt d
load netBundle {COMP_LOOP:conc.itm} 13 {COMP_LOOP:conc.itm(0)} {COMP_LOOP:conc.itm(1)} {COMP_LOOP:conc.itm(2)} {COMP_LOOP:conc.itm(3)} {COMP_LOOP:conc.itm(4)} {COMP_LOOP:conc.itm(5)} {COMP_LOOP:conc.itm(6)} {COMP_LOOP:conc.itm(7)} {COMP_LOOP:conc.itm(8)} {COMP_LOOP:conc.itm(9)} {COMP_LOOP:conc.itm(10)} {COMP_LOOP:conc.itm(11)} {COMP_LOOP:conc.itm(12)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1211 -attr oid 1208 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(0)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(1)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(2)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(3)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(4)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(5)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(6)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(7)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(8)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(9)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(10)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(11)} -attr vt d
load netBundle {COMP_LOOP-2:not#4.itm} 12 {COMP_LOOP-2:not#4.itm(0)} {COMP_LOOP-2:not#4.itm(1)} {COMP_LOOP-2:not#4.itm(2)} {COMP_LOOP-2:not#4.itm(3)} {COMP_LOOP-2:not#4.itm(4)} {COMP_LOOP-2:not#4.itm(5)} {COMP_LOOP-2:not#4.itm(6)} {COMP_LOOP-2:not#4.itm(7)} {COMP_LOOP-2:not#4.itm(8)} {COMP_LOOP-2:not#4.itm(9)} {COMP_LOOP-2:not#4.itm(10)} {COMP_LOOP-2:not#4.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1212 -attr oid 1209 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(9)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(10)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(11)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm} 12 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(9)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(10)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1213 -attr oid 1210 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm}
load net {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1214 -attr oid 1211 -attr vt d
load net {clk} -port {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1215 -attr oid 1212 -attr vt d
load net {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1216 -attr oid 1213 -attr vt d
load net {rst} -port {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1217 -attr oid 1214 -attr vt d
load net {run:rsc.rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1218 -attr oid 1215 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1219 -attr oid 1216 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1220 -attr oid 1217 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1221 -attr oid 1218 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1222 -attr oid 1219 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1223 -attr oid 1220 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1224 -attr oid 1221 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1225 -attr oid 1222 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1226 -attr oid 1223 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1227 -attr oid 1224 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1228 -attr oid 1225 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1229 -attr oid 1226 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load net {twiddle:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1230 -attr oid 1227 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1231 -attr oid 1228 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1232 -attr oid 1229 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1233 -attr oid 1230 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1234 -attr oid 1231 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1235 -attr oid 1232 -attr vt d
load net {complete:rsc.vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1236 -attr oid 1233 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1237 -attr oid 1234 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load net {vec:rsci.adra_d(0)} -attr vt d
load net {vec:rsci.adra_d(1)} -attr vt d
load net {vec:rsci.adra_d(2)} -attr vt d
load net {vec:rsci.adra_d(3)} -attr vt d
load net {vec:rsci.adra_d(4)} -attr vt d
load net {vec:rsci.adra_d(5)} -attr vt d
load net {vec:rsci.adra_d(6)} -attr vt d
load net {vec:rsci.adra_d(7)} -attr vt d
load net {vec:rsci.adra_d(8)} -attr vt d
load net {vec:rsci.adra_d(9)} -attr vt d
load net {vec:rsci.adra_d(10)} -attr vt d
load net {vec:rsci.adra_d(11)} -attr vt d
load net {vec:rsci.adra_d(12)} -attr vt d
load net {vec:rsci.adra_d(13)} -attr vt d
load net {vec:rsci.adra_d(14)} -attr vt d
load net {vec:rsci.adra_d(15)} -attr vt d
load net {vec:rsci.adra_d(16)} -attr vt d
load net {vec:rsci.adra_d(17)} -attr vt d
load net {vec:rsci.adra_d(18)} -attr vt d
load net {vec:rsci.adra_d(19)} -attr vt d
load net {vec:rsci.adra_d(20)} -attr vt d
load net {vec:rsci.adra_d(21)} -attr vt d
load net {vec:rsci.adra_d(22)} -attr vt d
load net {vec:rsci.adra_d(23)} -attr vt d
load netBundle {vec:rsci.adra_d} 24 {vec:rsci.adra_d(0)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(19)} {vec:rsci.adra_d(20)} {vec:rsci.adra_d(21)} {vec:rsci.adra_d(22)} {vec:rsci.adra_d(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1238 -attr oid 1235 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#7.itm} -port {vec:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#5.itm} -port {vec:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#3.itm} -port {vec:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#1.itm} -port {vec:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(0)} -port {vec:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(1)} -port {vec:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(2)} -port {vec:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(3)} -port {vec:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(4)} -port {vec:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(5)} -port {vec:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(6)} -port {vec:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(7)} -port {vec:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#2.itm} -port {vec:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#4.itm} -port {vec:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#6.itm} -port {vec:rsci.adra_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(0)} -port {vec:rsci.adra_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(1)} -port {vec:rsci.adra_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(2)} -port {vec:rsci.adra_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(3)} -port {vec:rsci.adra_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(4)} -port {vec:rsci.adra_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(5)} -port {vec:rsci.adra_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(6)} -port {vec:rsci.adra_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(7)} -port {vec:rsci.adra_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm(8)} -port {vec:rsci.adra_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1239 -attr oid 1236 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(0)} -port {vec:rsci.da_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(1)} -port {vec:rsci.da_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(2)} -port {vec:rsci.da_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(3)} -port {vec:rsci.da_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(4)} -port {vec:rsci.da_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(5)} -port {vec:rsci.da_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(6)} -port {vec:rsci.da_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(7)} -port {vec:rsci.da_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(8)} -port {vec:rsci.da_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(9)} -port {vec:rsci.da_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(10)} -port {vec:rsci.da_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(11)} -port {vec:rsci.da_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(12)} -port {vec:rsci.da_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(13)} -port {vec:rsci.da_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(14)} -port {vec:rsci.da_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(15)} -port {vec:rsci.da_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(16)} -port {vec:rsci.da_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(17)} -port {vec:rsci.da_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(18)} -port {vec:rsci.da_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(19)} -port {vec:rsci.da_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(20)} -port {vec:rsci.da_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(21)} -port {vec:rsci.da_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(22)} -port {vec:rsci.da_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(23)} -port {vec:rsci.da_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(24)} -port {vec:rsci.da_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(25)} -port {vec:rsci.da_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(26)} -port {vec:rsci.da_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(27)} -port {vec:rsci.da_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(28)} -port {vec:rsci.da_d(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(29)} -port {vec:rsci.da_d(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(30)} -port {vec:rsci.da_d(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(31)} -port {vec:rsci.da_d(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1240 -attr oid 1237 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(0)} -port {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -port {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -port {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -port {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -port {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -port {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -port {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -port {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -port {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -port {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -port {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -port {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -port {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -port {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -port {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -port {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -port {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -port {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -port {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -port {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -port {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -port {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -port {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -port {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -port {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -port {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -port {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -port {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -port {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -port {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -port {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -port {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -port {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -port {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -port {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -port {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -port {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -port {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -port {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -port {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -port {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -port {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -port {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -port {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -port {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -port {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -port {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -port {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -port {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -port {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -port {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -port {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -port {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -port {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -port {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -port {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -port {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -port {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -port {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -port {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -port {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -port {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -port {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -port {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1241 -attr oid 1238 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -attr vt d
load net {vec:rsci.wea_d(1)} -attr vt d
load netBundle {vec:rsci.wea_d} 2 {vec:rsci.wea_d(0)} {vec:rsci.wea_d(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1242 -attr oid 1239 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load net {vec:rsci.wea_d.reg(0)} -port {vec:rsci.wea_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load net {vec:rsci.wea_d.reg(1)} -port {vec:rsci.wea_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1243 -attr oid 1240 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1244 -attr oid 1241 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {twiddle:rsci.adra_d(0)} -attr vt d
load net {twiddle:rsci.adra_d(1)} -attr vt d
load net {twiddle:rsci.adra_d(2)} -attr vt d
load net {twiddle:rsci.adra_d(3)} -attr vt d
load net {twiddle:rsci.adra_d(4)} -attr vt d
load net {twiddle:rsci.adra_d(5)} -attr vt d
load net {twiddle:rsci.adra_d(6)} -attr vt d
load net {twiddle:rsci.adra_d(7)} -attr vt d
load net {twiddle:rsci.adra_d(8)} -attr vt d
load net {twiddle:rsci.adra_d(9)} -attr vt d
load net {twiddle:rsci.adra_d(10)} -attr vt d
load net {twiddle:rsci.adra_d(11)} -attr vt d
load net {twiddle:rsci.adra_d(12)} -attr vt d
load net {twiddle:rsci.adra_d(13)} -attr vt d
load net {twiddle:rsci.adra_d(14)} -attr vt d
load net {twiddle:rsci.adra_d(15)} -attr vt d
load net {twiddle:rsci.adra_d(16)} -attr vt d
load net {twiddle:rsci.adra_d(17)} -attr vt d
load net {twiddle:rsci.adra_d(18)} -attr vt d
load net {twiddle:rsci.adra_d(19)} -attr vt d
load net {twiddle:rsci.adra_d(20)} -attr vt d
load net {twiddle:rsci.adra_d(21)} -attr vt d
load net {twiddle:rsci.adra_d(22)} -attr vt d
load net {twiddle:rsci.adra_d(23)} -attr vt d
load netBundle {twiddle:rsci.adra_d} 24 {twiddle:rsci.adra_d(0)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(14)} {twiddle:rsci.adra_d(15)} {twiddle:rsci.adra_d(16)} {twiddle:rsci.adra_d(17)} {twiddle:rsci.adra_d(18)} {twiddle:rsci.adra_d(19)} {twiddle:rsci.adra_d(20)} {twiddle:rsci.adra_d(21)} {twiddle:rsci.adra_d(22)} {twiddle:rsci.adra_d(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1245 -attr oid 1242 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(0)} -port {twiddle:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(1)} -port {twiddle:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(2)} -port {twiddle:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(3)} -port {twiddle:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(4)} -port {twiddle:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(5)} -port {twiddle:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(6)} -port {twiddle:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(7)} -port {twiddle:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(8)} -port {twiddle:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(9)} -port {twiddle:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(10)} -port {twiddle:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(11)} -port {twiddle:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(12)} -port {twiddle:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(13)} -port {twiddle:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(14)} -port {twiddle:rsci.adra_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(15)} -port {twiddle:rsci.adra_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(16)} -port {twiddle:rsci.adra_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(17)} -port {twiddle:rsci.adra_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(18)} -port {twiddle:rsci.adra_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(19)} -port {twiddle:rsci.adra_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(20)} -port {twiddle:rsci.adra_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(21)} -port {twiddle:rsci.adra_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(22)} -port {twiddle:rsci.adra_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d.reg(23)} -port {twiddle:rsci.adra_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d}
load net {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1246 -attr oid 1243 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(0)} -port {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -port {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -port {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -port {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -port {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -port {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -port {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -port {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -port {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -port {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -port {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -port {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -port {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -port {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -port {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -port {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -port {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -port {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -port {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -port {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -port {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -port {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -port {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -port {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -port {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -port {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -port {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -port {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -port {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -port {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -port {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -port {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -port {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -port {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -port {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -port {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -port {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -port {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -port {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -port {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -port {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -port {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -port {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -port {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -port {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -port {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -port {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -port {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -port {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -port {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -port {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -port {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -port {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -port {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -port {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -port {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -port {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -port {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -port {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -port {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -port {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -port {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -port {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -port {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1247 -attr oid 1244 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1248 -attr oid 1245 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -port {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.adra_d(0)} -attr vt d
load net {twiddle_h:rsci.adra_d(1)} -attr vt d
load net {twiddle_h:rsci.adra_d(2)} -attr vt d
load net {twiddle_h:rsci.adra_d(3)} -attr vt d
load net {twiddle_h:rsci.adra_d(4)} -attr vt d
load net {twiddle_h:rsci.adra_d(5)} -attr vt d
load net {twiddle_h:rsci.adra_d(6)} -attr vt d
load net {twiddle_h:rsci.adra_d(7)} -attr vt d
load net {twiddle_h:rsci.adra_d(8)} -attr vt d
load net {twiddle_h:rsci.adra_d(9)} -attr vt d
load net {twiddle_h:rsci.adra_d(10)} -attr vt d
load net {twiddle_h:rsci.adra_d(11)} -attr vt d
load net {twiddle_h:rsci.adra_d(12)} -attr vt d
load net {twiddle_h:rsci.adra_d(13)} -attr vt d
load net {twiddle_h:rsci.adra_d(14)} -attr vt d
load net {twiddle_h:rsci.adra_d(15)} -attr vt d
load net {twiddle_h:rsci.adra_d(16)} -attr vt d
load net {twiddle_h:rsci.adra_d(17)} -attr vt d
load net {twiddle_h:rsci.adra_d(18)} -attr vt d
load net {twiddle_h:rsci.adra_d(19)} -attr vt d
load net {twiddle_h:rsci.adra_d(20)} -attr vt d
load net {twiddle_h:rsci.adra_d(21)} -attr vt d
load net {twiddle_h:rsci.adra_d(22)} -attr vt d
load net {twiddle_h:rsci.adra_d(23)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d} 24 {twiddle_h:rsci.adra_d(0)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(14)} {twiddle_h:rsci.adra_d(15)} {twiddle_h:rsci.adra_d(16)} {twiddle_h:rsci.adra_d(17)} {twiddle_h:rsci.adra_d(18)} {twiddle_h:rsci.adra_d(19)} {twiddle_h:rsci.adra_d(20)} {twiddle_h:rsci.adra_d(21)} {twiddle_h:rsci.adra_d(22)} {twiddle_h:rsci.adra_d(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1249 -attr oid 1246 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(0)} -port {twiddle_h:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(1)} -port {twiddle_h:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(2)} -port {twiddle_h:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(3)} -port {twiddle_h:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(4)} -port {twiddle_h:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(5)} -port {twiddle_h:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(6)} -port {twiddle_h:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(7)} -port {twiddle_h:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(8)} -port {twiddle_h:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(9)} -port {twiddle_h:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(10)} -port {twiddle_h:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(11)} -port {twiddle_h:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(12)} -port {twiddle_h:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(13)} -port {twiddle_h:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(14)} -port {twiddle_h:rsci.adra_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(15)} -port {twiddle_h:rsci.adra_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(16)} -port {twiddle_h:rsci.adra_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(17)} -port {twiddle_h:rsci.adra_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(18)} -port {twiddle_h:rsci.adra_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(19)} -port {twiddle_h:rsci.adra_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(20)} -port {twiddle_h:rsci.adra_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(21)} -port {twiddle_h:rsci.adra_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(22)} -port {twiddle_h:rsci.adra_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d.reg(23)} -port {twiddle_h:rsci.adra_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1250 -attr oid 1247 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(0)} -port {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -port {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -port {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -port {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -port {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -port {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -port {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -port {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -port {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -port {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -port {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -port {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -port {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -port {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -port {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -port {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -port {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -port {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -port {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -port {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -port {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -port {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -port {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -port {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -port {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -port {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -port {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -port {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -port {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -port {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -port {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -port {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -port {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -port {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -port {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -port {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -port {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -port {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -port {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -port {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -port {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -port {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -port {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -port {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -port {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -port {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -port {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -port {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -port {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -port {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -port {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -port {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -port {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -port {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -port {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -port {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -port {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -port {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -port {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -port {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -port {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -port {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -port {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -port {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1251 -attr oid 1248 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1252 -attr oid 1249 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -port {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:inst" "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1253 -attr oid 1250 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci:inst} -attr area 5.003000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1254 -attr oid 1251 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1255 -attr oid 1252 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {run:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsc.rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1256 -attr oid 1253 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load net {run:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsc.vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1257 -attr oid 1254 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.vld}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1258 -attr oid 1255 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(run:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1259 -attr oid 1256 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt).cse}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1260 -attr oid 1257 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {run:rsci.ivld.mxwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsci.ivld.mxwt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1261 -attr oid 1258 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsci.ivld.mxwt}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1262 -attr oid 1259 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst} -attr area 78.006000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1263 -attr oid 1260 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1264 -attr oid 1261 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {vec:rsci.da_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.wea_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d.reg}
load net {vec:rsci.wea_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1265 -attr oid 1262 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1266 -attr oid 1263 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1267 -attr oid 1264 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt).cse}
load net {reg(vec:rsci.oswt#1).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1268 -attr oid 1265 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1).cse}
load net {VEC_LOOP:mux#3.itm(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {VEC_LOOP:mux#3.itm(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(32)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(33)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(34)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(35)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(36)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(37)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(38)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(39)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(40)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(41)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(42)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(43)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(44)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(45)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(46)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(47)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(48)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(49)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(50)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(51)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(52)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(53)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(54)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(55)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(56)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(57)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(58)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(59)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(60)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(61)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(62)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(63)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#190.itm}
load net {vec:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {not#360.itm} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#191.itm}
load net {and#24.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {and#24.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#192.itm}
load net {not#82.itm} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#193.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#193.itm}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1269 -attr oid 1266 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load net {not#71.itm} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#71.itm}
load net {and#24.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt#1.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#24.rmff}
load inst "inPlaceNTT_DIF_precomp:core:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:wait_dp" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1270 -attr oid 1267 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp:inst} -attr area 4.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp"
load net {mux#60.rmff} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo_iro} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#60.rmff}
load net {and#132.rmff} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo_iro#1} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#132.rmff}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1271 -attr oid 1268 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(ensig.cgo).cse} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1272 -attr oid 1269 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo).cse}
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1273 -attr oid 1270 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load net {reg(ensig.cgo#1).cse} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1274 -attr oid 1271 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1).cse}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1275 -attr oid 1272 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1276 -attr oid 1273 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst} -attr area 78.006000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1277 -attr oid 1274 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1278 -attr oid 1275 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {twiddle:rsci.adra_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.adra_d.reg(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg}
load net {twiddle:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1279 -attr oid 1276 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1280 -attr oid 1277 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(twiddle:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1281 -attr oid 1278 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load net {reg(twiddle:rsci.oswt#1).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1282 -attr oid 1279 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt#1).cse}
load net {twiddle:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(32)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(33)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(34)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(35)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(36)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(37)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(38)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(39)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(40)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(41)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(42)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(43)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(44)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(45)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(46)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(47)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(48)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(49)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(50)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(51)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(52)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(53)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(54)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(55)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(56)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(57)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(58)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(59)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(60)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(61)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(62)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {twiddle:rsci.qa_d.mxwt(63)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qa_d.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qa_d.mxwt}
load net {and#90.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {and#96.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#212.itm}
load net {COMP_LOOP:twiddle_f:mux1h#66.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {COMP_LOOP:twiddle_f:mux1h#57.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {COMP_LOOP:twiddle_f:mux1h#29.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {COMP_LOOP:twiddle_f:and.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(12)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(13)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {z.out#1(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {z.out#1(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {z.out#1(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {z.out#1(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {z.out#1(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {z.out#1(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {z.out#1(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {z.out#1(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {z.out#1(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {z.out#1(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.pff(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#213.itm}
load net {and#90.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.psct.pff(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {and#96.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.adra_d.core.psct.pff(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1283 -attr oid 1280 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load net {and#96.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.oswt#1.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#96.rmff}
load net {and#90.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.oswt.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#90.rmff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1284 -attr oid 1281 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst} -attr area 78.006000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1285 -attr oid 1282 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1286 -attr oid 1283 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {twiddle_h:rsci.adra_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.adra_d.reg(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg}
load net {twiddle_h:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1287 -attr oid 1284 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1288 -attr oid 1285 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(twiddle:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1289 -attr oid 1286 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load net {reg(twiddle:rsci.oswt#1).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.oswt#1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1290 -attr oid 1287 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt#1).cse}
load net {twiddle_h:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(32)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(33)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(34)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(35)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(36)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(37)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(38)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(39)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(40)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(41)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(42)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(43)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(44)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(45)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(46)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(47)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(48)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(49)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(50)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(51)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(52)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(53)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(54)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(55)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(56)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(57)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(58)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(59)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(60)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(61)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(62)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {twiddle_h:rsci.qa_d.mxwt(63)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qa_d.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qa_d.mxwt}
load net {and#90.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#9.itm}
load net {and#96.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#9.itm}
load net {COMP_LOOP:twiddle_f:mux1h#66.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {COMP_LOOP:twiddle_f:mux1h#57.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {COMP_LOOP:twiddle_f:mux1h#29.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {COMP_LOOP:twiddle_f:and.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(12)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(13)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {z.out#1(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {z.out#1(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {z.out#1(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {z.out#1(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {z.out#1(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {z.out#1(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {z.out#1(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {z.out#1(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {z.out#1(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {z.out#1(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.pff(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#10.itm}
load net {and#90.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.psct.pff(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc.itm}
load net {and#96.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.adra_d.core.psct.pff(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc.itm}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1291 -attr oid 1288 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load net {and#96.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.oswt#1.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#96.rmff}
load net {and#90.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.oswt.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#90.rmff}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1292 -attr oid 1289 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci:inst} -attr area 6.001000 -attr delay 1.970002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1293 -attr oid 1290 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1294 -attr oid 1291 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {complete:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsc.rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1295 -attr oid 1292 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsc.vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1296 -attr oid 1293 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {core.wen} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1297 -attr oid 1294 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(complete:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsci.oswt} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1298 -attr oid 1295 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsci.wen_comp} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1299 -attr oid 1296 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1300 -attr oid 1297 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj"
load net {vec:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1301 -attr oid 1298 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1302 -attr oid 1299 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1303 -attr oid 1300 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1304 -attr oid 1301 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj"
load net {p:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {p:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1305 -attr oid 1302 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1306 -attr oid 1303 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {p:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1307 -attr oid 1304 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1308 -attr oid 1305 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj"
load net {r:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {r:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1309 -attr oid 1306 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1310 -attr oid 1307 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {r:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1311 -attr oid 1308 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1312 -attr oid 1309 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj"
load net {twiddle:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1313 -attr oid 1310 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1314 -attr oid 1311 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1315 -attr oid 1312 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1316 -attr oid 1313 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj"
load net {twiddle_h:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {twiddle_h:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1317 -attr oid 1314 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1318 -attr oid 1315 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1319 -attr oid 1316 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:staller:inst" "inPlaceNTT_DIF_precomp:core:staller" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1320 -attr oid 1317 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller:inst} -attr area 0.001000 -attr delay 0.320000 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1321 -attr oid 1318 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1322 -attr oid 1319 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {core.wten} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1323 -attr oid 1320 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {complete:rsci.wen_comp} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1324 -attr oid 1321 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {core.wten.pff} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1325 -attr oid 1322 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load inst "inPlaceNTT_DIF_precomp:core_core:fsm:inst" "inPlaceNTT_DIF_precomp:core_core:fsm" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1326 -attr oid 1323 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst} -attr area 23.000000 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1327 -attr oid 1324 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1328 -attr oid 1325 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {complete:rsci.wen_comp} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1329 -attr oid 1326 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {fsm_output(0)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(1)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(2)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(3)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(4)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(5)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(6)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(7)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {not#67.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {main.C#0_tr0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#67.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-1:VEC_LOOP.C#6_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1330 -attr oid 1327 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#73.itm}
load net {COMP_LOOP-2:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#2_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1331 -attr oid 1328 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-2:VEC_LOOP.C#6_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1332 -attr oid 1329 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#74.itm}
load net {COMP_LOOP-3:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#3_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1333 -attr oid 1330 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:not.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-3:VEC_LOOP.C#6_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1334 -attr oid 1331 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#75.itm}
load net {COMP_LOOP-4:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#4_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1335 -attr oid 1332 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-4:VEC_LOOP.C#6_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1336 -attr oid 1333 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#76.itm}
load net {COMP_LOOP-5:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#5_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1337 -attr oid 1334 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:not.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-5:VEC_LOOP.C#6_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1338 -attr oid 1335 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#77.itm}
load net {COMP_LOOP-6:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#6_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1339 -attr oid 1336 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-6:not.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-6:VEC_LOOP.C#6_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1340 -attr oid 1337 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#78.itm}
load net {COMP_LOOP-7:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#7_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1341 -attr oid 1338 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-7:not.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-7:VEC_LOOP.C#6_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1342 -attr oid 1339 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#79.itm}
load net {COMP_LOOP-8:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#8_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1343 -attr oid 1340 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-8:VEC_LOOP.C#6_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1344 -attr oid 1341 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#80.itm}
load net {COMP_LOOP-9:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#9_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1345 -attr oid 1342 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:not.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-9:VEC_LOOP.C#6_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1346 -attr oid 1343 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#81.itm}
load net {COMP_LOOP-10:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#10_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1347 -attr oid 1344 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:not.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-10:VEC_LOOP.C#6_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1348 -attr oid 1345 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#82.itm}
load net {COMP_LOOP-11:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#11_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1349 -attr oid 1346 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:not.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-11:VEC_LOOP.C#6_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1350 -attr oid 1347 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#83.itm}
load net {COMP_LOOP-12:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#12_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1351 -attr oid 1348 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-12:not.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-12:VEC_LOOP.C#6_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1352 -attr oid 1349 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#84.itm}
load net {COMP_LOOP-13:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#13_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1353 -attr oid 1350 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-13:not.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-13:VEC_LOOP.C#6_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1354 -attr oid 1351 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#85.itm}
load net {COMP_LOOP-14:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#14_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1355 -attr oid 1352 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-14:not.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-14:VEC_LOOP.C#6_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1356 -attr oid 1353 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#86.itm}
load net {COMP_LOOP-15:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#15_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1357 -attr oid 1354 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-15:not.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-15:VEC_LOOP.C#6_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1358 -attr oid 1355 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#87.itm}
load net {COMP_LOOP-16:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#16_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1359 -attr oid 1356 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-16:VEC_LOOP.C#6_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1360 -attr oid 1357 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#1.itm}
load net {COMP_LOOP-1:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#17_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1361 -attr oid 1358 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:not.itm}
load net {STAGE_LOOP:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {STAGE_LOOP.C#1_tr0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1362 -attr oid 1359 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not.itm}
load inst "p:rsci" "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(14,32)" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1363 -attr oid 1360 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci} -attr qmod "ccs_ioport.ccs_in(14,32)"
load net {p:rsc.dat(0)} -pin  "p:rsci" {dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "p:rsci" {dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "p:rsci" {dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "p:rsci" {dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "p:rsci" {dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "p:rsci" {dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "p:rsci" {dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "p:rsci" {dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "p:rsci" {dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "p:rsci" {dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "p:rsci" {dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "p:rsci" {dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "p:rsci" {dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "p:rsci" {dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "p:rsci" {dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "p:rsci" {dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "p:rsci" {dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "p:rsci" {dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "p:rsci" {dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "p:rsci" {dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "p:rsci" {dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "p:rsci" {dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "p:rsci" {dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "p:rsci" {dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "p:rsci" {dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "p:rsci" {dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "p:rsci" {dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "p:rsci" {dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "p:rsci" {dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "p:rsci" {dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "p:rsci" {dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "p:rsci" {dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsci.idat(0)} -pin  "p:rsci" {idat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "p:rsci" {idat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "p:rsci" {idat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "p:rsci" {idat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "p:rsci" {idat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "p:rsci" {idat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "p:rsci" {idat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "p:rsci" {idat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "p:rsci" {idat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "p:rsci" {idat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "p:rsci" {idat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "p:rsci" {idat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "p:rsci" {idat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "p:rsci" {idat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "p:rsci" {idat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "p:rsci" {idat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "p:rsci" {idat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "p:rsci" {idat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "p:rsci" {idat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "p:rsci" {idat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "p:rsci" {idat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "p:rsci" {idat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "p:rsci" {idat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "p:rsci" {idat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "p:rsci" {idat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "p:rsci" {idat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "p:rsci" {idat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "p:rsci" {idat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "p:rsci" {idat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "p:rsci" {idat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "p:rsci" {idat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "p:rsci" {idat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load inst "COMP_LOOP-1:mult():cmp" "cluster.mult_81c1b7d49a9f3c7ad693045e78ab662170f2()" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1364 -attr oid 1361 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp} -attr area 6293.000000 -attr delay 8.382500 -attr qmod "cluster.mult_81c1b7d49a9f3c7ad693045e78ab662170f2()" -attr @fillcolor {#B43EBE} 
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(0)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(1)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(2)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(3)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(4)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(5)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(6)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(7)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(8)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(9)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(10)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(11)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(12)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(13)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(14)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(15)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(16)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(17)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(18)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(19)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(20)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(21)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(22)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(23)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(24)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(25)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(26)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(27)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(28)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(29)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(30)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(31)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP:twiddle_f:mux.itm(0)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(1)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(2)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(3)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(4)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(5)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(6)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(7)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(8)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(9)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(10)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(11)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(12)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(13)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(14)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(15)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(16)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(17)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(18)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(19)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(20)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(21)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(22)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(23)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(24)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(25)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(26)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(27)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(28)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(29)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(30)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(31)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(0)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(1)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(2)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(3)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(4)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(5)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(6)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(7)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(8)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(9)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(10)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(11)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(12)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(13)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(14)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(15)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(16)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(17)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(18)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(19)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(20)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(21)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(22)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(23)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(24)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(25)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(26)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(27)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(28)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(29)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(30)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(31)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {p.sva(0)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(1)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(2)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(3)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(4)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(5)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(6)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(7)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(8)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(9)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(10)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(11)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(12)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(13)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(14)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(15)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(16)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(17)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(18)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(19)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(20)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(21)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(22)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(23)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(24)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(25)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(26)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(27)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(28)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(29)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(30)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(31)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(0)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(1)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(2)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(3)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(4)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(5)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(6)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(7)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(8)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(9)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(10)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(11)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(12)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(13)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(14)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(15)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(16)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(17)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(18)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(19)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(20)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(21)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(22)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(23)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(24)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(25)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(26)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(27)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(28)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(29)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(30)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(31)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {and#130.itm} -pin  "COMP_LOOP-1:mult():cmp" {ccs_ccore_start_rsc_dat} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#130.itm}
load net {clk} -pin  "COMP_LOOP-1:mult():cmp" {ccs_ccore_clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1365 -attr oid 1362 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "COMP_LOOP-1:mult():cmp" {ccs_ccore_srst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1366 -attr oid 1363 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -pin  "COMP_LOOP-1:mult():cmp" {ccs_ccore_en} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1367 -attr oid 1364 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load inst "COMP_LOOP-1:modulo_sub():cmp" "cluster.modulo_sub_1bb50f5def739ec4079134016dea7c766383()" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1368 -attr oid 1365 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp} -attr area 64.000000 -attr delay 1.445000 -attr qmod "cluster.modulo_sub_1bb50f5def739ec4079134016dea7c766383()" -attr @fillcolor {#B43EBE} 
load net {z.out#16(0)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(1)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(2)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(3)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(4)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(5)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(6)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(7)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(8)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(9)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(10)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(11)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(12)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(13)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(14)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(15)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(16)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(17)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(18)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(19)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(20)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(21)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(22)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(23)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(24)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(25)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(26)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(27)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(28)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(29)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(30)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#16(31)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {p.sva(0)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(1)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(2)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(3)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(4)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(5)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(6)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(7)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(8)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(9)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(10)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(11)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(12)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(13)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(14)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(15)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(16)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(17)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(18)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(19)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(20)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(21)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(22)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(23)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(24)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(25)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(26)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(27)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(28)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(29)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(30)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(31)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(0)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(1)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(2)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(3)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(4)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(5)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(6)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(7)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(8)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(9)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(10)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(11)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(12)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(13)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(14)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(15)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(16)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(17)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(18)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(19)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(20)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(21)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(22)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(23)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(24)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(25)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(26)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(27)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(28)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(29)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(30)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(31)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {and#136.rmff} -pin  "COMP_LOOP-1:modulo_sub():cmp" {ccs_ccore_start_rsc_dat} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#136.rmff}
load net {clk} -pin  "COMP_LOOP-1:modulo_sub():cmp" {ccs_ccore_clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1369 -attr oid 1366 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "COMP_LOOP-1:modulo_sub():cmp" {ccs_ccore_srst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1370 -attr oid 1367 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -pin  "COMP_LOOP-1:modulo_sub():cmp" {ccs_ccore_en} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1371 -attr oid 1368 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load inst "COMP_LOOP-1:modulo_add():cmp" "cluster.modulo_add_86a4e13eef67db9706364ef65c383d9d60fa()" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1372 -attr oid 1369 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp} -attr area 96.000000 -attr delay 1.445000 -attr qmod "cluster.modulo_add_86a4e13eef67db9706364ef65c383d9d60fa()" -attr @fillcolor {#B43EBE} 
load net {z.out#17(0)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(1)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(2)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(3)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(4)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(5)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(6)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(7)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(8)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(9)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(10)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(11)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(12)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(13)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(14)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(15)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(16)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(17)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(18)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(19)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(20)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(21)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(22)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(23)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(24)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(25)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(26)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(27)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(28)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(29)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(30)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {z.out#17(31)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#7.itm}
load net {p.sva(0)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(1)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(2)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(3)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(4)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(5)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(6)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(7)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(8)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(9)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(10)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(11)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(12)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(13)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(14)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(15)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(16)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(17)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(18)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(19)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(20)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(21)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(22)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(23)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(24)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(25)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(26)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(27)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(28)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(29)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(30)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(31)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(0)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(1)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(2)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(3)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(4)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(5)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(6)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(7)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(8)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(9)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(10)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(11)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(12)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(13)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(14)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(15)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(16)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(17)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(18)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(19)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(20)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(21)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(22)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(23)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(24)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(25)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(26)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(27)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(28)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(29)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(30)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(31)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {and#136.rmff} -pin  "COMP_LOOP-1:modulo_add():cmp" {ccs_ccore_start_rsc_dat} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#136.rmff}
load net {clk} -pin  "COMP_LOOP-1:modulo_add():cmp" {ccs_ccore_clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1373 -attr oid 1370 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "COMP_LOOP-1:modulo_add():cmp" {ccs_ccore_srst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1374 -attr oid 1371 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -pin  "COMP_LOOP-1:modulo_add():cmp" {ccs_ccore_en} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1375 -attr oid 1372 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load inst "STAGE_LOOP:lshift.rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,13)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1376 -attr oid 1373 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.rg} -attr area 11.280047 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,13)"
load net {PWR} -pin  "STAGE_LOOP:lshift.rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:lshift.rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:lshift.rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:lshift.rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:lshift.rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:lshift.itm(0)} -pin  "STAGE_LOOP:lshift.rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(1)} -pin  "STAGE_LOOP:lshift.rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(2)} -pin  "STAGE_LOOP:lshift.rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(3)} -pin  "STAGE_LOOP:lshift.rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(4)} -pin  "STAGE_LOOP:lshift.rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(5)} -pin  "STAGE_LOOP:lshift.rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(6)} -pin  "STAGE_LOOP:lshift.rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(7)} -pin  "STAGE_LOOP:lshift.rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(8)} -pin  "STAGE_LOOP:lshift.rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(9)} -pin  "STAGE_LOOP:lshift.rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(10)} -pin  "STAGE_LOOP:lshift.rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(11)} -pin  "STAGE_LOOP:lshift.rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(12)} -pin  "STAGE_LOOP:lshift.rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load inst "COMP_LOOP-9:twiddle_f:lshift.rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,9)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1377 -attr oid 1374 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.rg} -attr area 7.870200 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,9)"
load net {PWR} -pin  "COMP_LOOP-9:twiddle_f:lshift.rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(0)} -pin  "COMP_LOOP-9:twiddle_f:lshift.rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(1)} -pin  "COMP_LOOP-9:twiddle_f:lshift.rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(2)} -pin  "COMP_LOOP-9:twiddle_f:lshift.rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(3)} -pin  "COMP_LOOP-9:twiddle_f:lshift.rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(0)} -pin  "COMP_LOOP-9:twiddle_f:lshift.rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(1)} -pin  "COMP_LOOP-9:twiddle_f:lshift.rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(2)} -pin  "COMP_LOOP-9:twiddle_f:lshift.rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(3)} -pin  "COMP_LOOP-9:twiddle_f:lshift.rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(4)} -pin  "COMP_LOOP-9:twiddle_f:lshift.rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(5)} -pin  "COMP_LOOP-9:twiddle_f:lshift.rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(6)} -pin  "COMP_LOOP-9:twiddle_f:lshift.rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(7)} -pin  "COMP_LOOP-9:twiddle_f:lshift.rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(8)} -pin  "COMP_LOOP-9:twiddle_f:lshift.rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.itm}
load inst "COMP_LOOP-2:twiddle_f:lshift.rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1378 -attr oid 1375 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.rg} -attr area 10.442345 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,12)"
load net {PWR} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(10)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(11)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load inst "COMP_LOOP-3:twiddle_f:lshift.rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,11)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1379 -attr oid 1376 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.rg} -attr area 9.595150 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,11)"
load net {PWR} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(9)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(10)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load inst "COMP_LOOP-1:twiddle_f:lshift:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,10)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1380 -attr oid 1377 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:lshift:rg} -attr area 8.737954 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,10)"
load net {PWR} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {COMP_LOOP:twiddle_f:mux#6.itm(0)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#6.itm}
load net {COMP_LOOP:twiddle_f:mux#6.itm(1)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#6.itm}
load net {COMP_LOOP:twiddle_f:mux#6.itm(2)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#6.itm}
load net {COMP_LOOP:twiddle_f:mux#6.itm(3)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#6.itm}
load net {z.out(0)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(1)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(2)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(3)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(4)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(5)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(6)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(7)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(8)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(9)} -pin  "COMP_LOOP-1:twiddle_f:lshift:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load inst "COMP_LOOP-13:twiddle_f:mul:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(12,0,12,0,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1381 -attr oid 1378 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-13:twiddle_f:mul:rg} -attr area 608.000000 -attr delay 3.791631 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(12,0,12,0,12)"
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(0)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(1)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(2)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(3)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(4)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(5)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(6)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(7)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(8)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(9)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(10)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(11)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {PWR} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {b(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1.itm} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or.itm} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm}
load net {COMP_LOOP:twiddle_f:or#19.itm} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(0)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(1)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(2)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(3)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(4)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(5)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm}
load net {COMP_LOOP:twiddle_f:and#11.itm(0)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm}
load net {COMP_LOOP:twiddle_f:and#11.itm(1)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#214.itm}
load net {z.out#1(0)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(1)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(2)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(3)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(4)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(5)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(6)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(7)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(8)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(9)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(10)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(11)} -pin  "COMP_LOOP-13:twiddle_f:mul:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load inst "COMP_LOOP-10:twiddle_f:mul:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(12,0,12,0,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1382 -attr oid 1379 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg} -attr area 608.000000 -attr delay 3.791631 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(12,0,12,0,12)"
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(0)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#215.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(1)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#215.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(2)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#215.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(3)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#215.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(4)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#215.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(5)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#215.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(6)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#215.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(7)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#215.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(8)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#215.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(9)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#215.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(10)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#215.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and.itm} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#215.itm}
load net {PWR} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#216.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3.itm} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#216.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2.itm} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#216.itm}
load net {COMP_LOOP:twiddle_f:or#21.itm} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#216.itm}
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(0)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#216.itm}
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(1)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#216.itm}
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(2)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#216.itm}
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(3)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#216.itm}
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(4)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#216.itm}
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(5)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#216.itm}
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(6)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#216.itm}
load net {COMP_LOOP:twiddle_f:and#14.itm} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#216.itm}
load net {z.out#2(0)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(1)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(2)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(3)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(4)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(5)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(6)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(7)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(8)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(9)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(10)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(11)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load inst "COMP_LOOP-10:VEC_LOOP:acc#1:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1383 -attr oid 1380 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:VEC_LOOP:acc#1:rg} -attr area 12.000000 -attr delay 1.065000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)"
load net {VEC_LOOP:mux.itm(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(5)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(6)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(7)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(8)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(9)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(10)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(11)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:or#3.itm} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#195.itm}
load net {VEC_LOOP:VEC_LOOP:or#2.itm} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#195.itm}
load net {VEC_LOOP:VEC_LOOP:or#1.itm} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#195.itm}
load net {VEC_LOOP:VEC_LOOP:or.itm} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#195.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#195.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#195.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#195.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#195.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#195.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(5)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#195.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(6)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#195.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(7)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#195.itm}
load net {GND} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#3(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(5)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(6)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(7)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(8)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(9)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(10)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(11)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load inst "COMP_LOOP-12:VEC_LOOP:acc#10:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1384 -attr oid 1381 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-12:VEC_LOOP:acc#10:rg} -attr area 12.000000 -attr delay 1.065000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)"
load net {z.out#5(0)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(1)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(2)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(3)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(4)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(5)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(6)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(7)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(8)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(9)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(10)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(11)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {GND} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#4(0)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(1)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(2)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(3)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(4)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(5)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(6)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(7)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(8)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(9)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(10)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(11)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load inst "VEC_LOOP:acc#20:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1385 -attr oid 1382 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#20:rg} -attr area 12.000000 -attr delay 1.065000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)"
load net {VEC_LOOP:or#58.itm(0)} -pin  "VEC_LOOP:acc#20:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#194.itm}
load net {VEC_LOOP:or#58.itm(1)} -pin  "VEC_LOOP:acc#20:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#194.itm}
load net {VEC_LOOP:or#58.itm(2)} -pin  "VEC_LOOP:acc#20:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#194.itm}
load net {VEC_LOOP:or#58.itm(3)} -pin  "VEC_LOOP:acc#20:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#194.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "VEC_LOOP:acc#20:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#194.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "VEC_LOOP:acc#20:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#194.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "VEC_LOOP:acc#20:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#194.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "VEC_LOOP:acc#20:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#194.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "VEC_LOOP:acc#20:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#194.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "VEC_LOOP:acc#20:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#194.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "VEC_LOOP:acc#20:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#194.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "VEC_LOOP:acc#20:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#194.itm}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "VEC_LOOP:acc#20:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "VEC_LOOP:acc#20:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "VEC_LOOP:acc#20:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:acc#20:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:acc#20:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:acc#20:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:acc#20:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:acc#20:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:acc#20:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:acc#20:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "VEC_LOOP:acc#20:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "VEC_LOOP:acc#20:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#12.itm}
load net {GND} -pin  "VEC_LOOP:acc#20:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#5(0)} -pin  "VEC_LOOP:acc#20:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(1)} -pin  "VEC_LOOP:acc#20:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(2)} -pin  "VEC_LOOP:acc#20:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(3)} -pin  "VEC_LOOP:acc#20:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(4)} -pin  "VEC_LOOP:acc#20:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(5)} -pin  "VEC_LOOP:acc#20:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(6)} -pin  "VEC_LOOP:acc#20:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(7)} -pin  "VEC_LOOP:acc#20:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(8)} -pin  "VEC_LOOP:acc#20:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(9)} -pin  "VEC_LOOP:acc#20:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(10)} -pin  "VEC_LOOP:acc#20:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(11)} -pin  "VEC_LOOP:acc#20:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load inst "COMP_LOOP-1:VEC_LOOP:acc#10:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1386 -attr oid 1383 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:VEC_LOOP:acc#10:rg} -attr area 12.000000 -attr delay 1.065000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)"
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:mux1h#19.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:mux1h#19.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:mux1h#19.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:mux1h#19.itm(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:mux1h#19.itm(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:mux1h#19.itm(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:mux1h#19.itm(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:mux1h#19.itm(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:mux1h#19.itm(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#202.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {GND} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#6(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#10:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load inst "COMP_LOOP-10:VEC_LOOP:acc#10:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1387 -attr oid 1384 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:VEC_LOOP:acc#10:rg} -attr area 12.000000 -attr delay 1.065000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)"
load net {z.out#5(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(5)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(6)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(7)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(8)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(9)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(10)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(11)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {GND} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#7(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(5)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(6)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(7)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(8)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(9)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(10)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(11)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load inst "COMP_LOOP-15:VEC_LOOP:acc#10:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1388 -attr oid 1385 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-15:VEC_LOOP:acc#10:rg} -attr area 12.000000 -attr delay 1.065000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)"
load net {z.out#5(0)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(1)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(2)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(3)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(4)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(5)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(6)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(7)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(8)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(9)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(10)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(11)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {GND} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#8(0)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(1)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(2)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(3)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(4)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(5)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(6)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(7)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(8)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(9)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(10)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(11)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load inst "COMP_LOOP-14:VEC_LOOP:acc#10:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1389 -attr oid 1386 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-14:VEC_LOOP:acc#10:rg} -attr area 12.000000 -attr delay 1.065000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)"
load net {z.out#5(0)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(1)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(2)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(3)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(4)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(5)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(6)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(7)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(8)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(9)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(10)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(11)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {GND} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#9(0)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(10)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(11)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load inst "COMP_LOOP-13:VEC_LOOP:acc#10:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1390 -attr oid 1387 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-13:VEC_LOOP:acc#10:rg} -attr area 12.000000 -attr delay 1.065000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)"
load net {z.out#5(0)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(1)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(2)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(3)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(4)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(5)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(6)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(7)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(8)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(9)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(10)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(11)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {GND} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#10(0)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(1)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(2)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(3)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(4)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(5)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(6)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(7)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(8)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(9)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(10)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(11)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load inst "COMP_LOOP-2:VEC_LOOP:acc#10:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1391 -attr oid 1388 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:VEC_LOOP:acc#10:rg} -attr area 12.000000 -attr delay 1.065000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(12,0,12,0,12)"
load net {z.out#5(0)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(1)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(2)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(3)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(4)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(5)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(6)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(7)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(8)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(9)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(10)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(11)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {GND} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#11(0)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(1)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(2)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(3)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(4)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(5)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(6)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(7)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(8)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(9)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(10)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(11)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load inst "COMP_LOOP-10:acc:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(13,0,12,0,13)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1392 -attr oid 1389 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:acc:rg} -attr area 13.000000 -attr delay 1.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(13,0,12,0,13)"
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(0)} -pin  "COMP_LOOP-10:acc:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(1)} -pin  "COMP_LOOP-10:acc:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(2)} -pin  "COMP_LOOP-10:acc:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(3)} -pin  "COMP_LOOP-10:acc:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(4)} -pin  "COMP_LOOP-10:acc:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(5)} -pin  "COMP_LOOP-10:acc:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(6)} -pin  "COMP_LOOP-10:acc:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(7)} -pin  "COMP_LOOP-10:acc:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(8)} -pin  "COMP_LOOP-10:acc:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(9)} -pin  "COMP_LOOP-10:acc:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(10)} -pin  "COMP_LOOP-10:acc:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(11)} -pin  "COMP_LOOP-10:acc:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:VEC_LOOP:or#4.itm} -pin  "COMP_LOOP-10:acc:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#196.itm}
load net {VEC_LOOP:VEC_LOOP:or#8.itm} -pin  "COMP_LOOP-10:acc:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {VEC_LOOP:VEC_LOOP:or#7.itm} -pin  "COMP_LOOP-10:acc:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {VEC_LOOP:VEC_LOOP:or#6.itm} -pin  "COMP_LOOP-10:acc:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {VEC_LOOP:VEC_LOOP:or#5.itm} -pin  "COMP_LOOP-10:acc:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(0)} -pin  "COMP_LOOP-10:acc:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(1)} -pin  "COMP_LOOP-10:acc:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(2)} -pin  "COMP_LOOP-10:acc:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(3)} -pin  "COMP_LOOP-10:acc:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(4)} -pin  "COMP_LOOP-10:acc:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(5)} -pin  "COMP_LOOP-10:acc:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(6)} -pin  "COMP_LOOP-10:acc:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(7)} -pin  "COMP_LOOP-10:acc:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#197.itm}
load net {VEC_LOOP:or#5.itm} -pin  "COMP_LOOP-10:acc:rg" {c(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#5.itm}
load net {z.out#12(0)} -pin  "COMP_LOOP-10:acc:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(1)} -pin  "COMP_LOOP-10:acc:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(2)} -pin  "COMP_LOOP-10:acc:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(3)} -pin  "COMP_LOOP-10:acc:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(4)} -pin  "COMP_LOOP-10:acc:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(5)} -pin  "COMP_LOOP-10:acc:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(6)} -pin  "COMP_LOOP-10:acc:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(7)} -pin  "COMP_LOOP-10:acc:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(8)} -pin  "COMP_LOOP-10:acc:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(9)} -pin  "COMP_LOOP-10:acc:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(10)} -pin  "COMP_LOOP-10:acc:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(11)} -pin  "COMP_LOOP-10:acc:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(12)} -pin  "COMP_LOOP-10:acc:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load inst "COMP_LOOP:acc#2:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1393 -attr oid 1390 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:acc#2:rg} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {VEC_LOOP:mux1h#22.itm(0)} -pin  "COMP_LOOP:acc#2:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(1)} -pin  "COMP_LOOP:acc#2:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(2)} -pin  "COMP_LOOP:acc#2:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(3)} -pin  "COMP_LOOP:acc#2:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(4)} -pin  "COMP_LOOP:acc#2:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(5)} -pin  "COMP_LOOP:acc#2:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(6)} -pin  "COMP_LOOP:acc#2:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(7)} -pin  "COMP_LOOP:acc#2:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(8)} -pin  "COMP_LOOP:acc#2:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(9)} -pin  "COMP_LOOP:acc#2:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:VEC_LOOP:or#9.itm} -pin  "COMP_LOOP:acc#2:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#198.itm}
load net {VEC_LOOP:VEC_LOOP:or#14.itm} -pin  "COMP_LOOP:acc#2:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#198.itm}
load net {VEC_LOOP:mux1h#30.itm(0)} -pin  "COMP_LOOP:acc#2:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#198.itm}
load net {VEC_LOOP:mux1h#30.itm(1)} -pin  "COMP_LOOP:acc#2:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#198.itm}
load net {VEC_LOOP:mux1h#30.itm(2)} -pin  "COMP_LOOP:acc#2:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#198.itm}
load net {VEC_LOOP:mux1h#30.itm(3)} -pin  "COMP_LOOP:acc#2:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#198.itm}
load net {VEC_LOOP:mux1h#30.itm(4)} -pin  "COMP_LOOP:acc#2:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#198.itm}
load net {VEC_LOOP:mux1h#30.itm(5)} -pin  "COMP_LOOP:acc#2:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#198.itm}
load net {VEC_LOOP:and#12.itm} -pin  "COMP_LOOP:acc#2:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#198.itm}
load net {VEC_LOOP:VEC_LOOP:and.itm} -pin  "COMP_LOOP:acc#2:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#198.itm}
load net {VEC_LOOP:or#3.itm} -pin  "COMP_LOOP:acc#2:rg" {c(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#3.itm}
load net {z.out#13(0)} -pin  "COMP_LOOP:acc#2:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(1)} -pin  "COMP_LOOP:acc#2:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(2)} -pin  "COMP_LOOP:acc#2:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(3)} -pin  "COMP_LOOP:acc#2:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(4)} -pin  "COMP_LOOP:acc#2:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(5)} -pin  "COMP_LOOP:acc#2:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(6)} -pin  "COMP_LOOP:acc#2:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(7)} -pin  "COMP_LOOP:acc#2:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(8)} -pin  "COMP_LOOP:acc#2:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load net {z.out#13(9)} -pin  "COMP_LOOP:acc#2:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#13}
load inst "COMP_LOOP:acc#5:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(9,0,9,0,9)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1394 -attr oid 1391 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:acc#5:rg} -attr area 9.000000 -attr delay 1.020000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(9,0,9,0,9)"
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(0)} -pin  "COMP_LOOP:acc#5:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(1)} -pin  "COMP_LOOP:acc#5:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(2)} -pin  "COMP_LOOP:acc#5:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(3)} -pin  "COMP_LOOP:acc#5:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(4)} -pin  "COMP_LOOP:acc#5:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(5)} -pin  "COMP_LOOP:acc#5:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(6)} -pin  "COMP_LOOP:acc#5:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(7)} -pin  "COMP_LOOP:acc#5:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:VEC_LOOP:and#1.itm} -pin  "COMP_LOOP:acc#5:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#199.itm}
load net {VEC_LOOP:mux1h#25.itm(0)} -pin  "COMP_LOOP:acc#5:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(1)} -pin  "COMP_LOOP:acc#5:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(2)} -pin  "COMP_LOOP:acc#5:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(3)} -pin  "COMP_LOOP:acc#5:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(4)} -pin  "COMP_LOOP:acc#5:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(5)} -pin  "COMP_LOOP:acc#5:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(6)} -pin  "COMP_LOOP:acc#5:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(7)} -pin  "COMP_LOOP:acc#5:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(8)} -pin  "COMP_LOOP:acc#5:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {GND} -pin  "COMP_LOOP:acc#5:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#14(0)} -pin  "COMP_LOOP:acc#5:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(1)} -pin  "COMP_LOOP:acc#5:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(2)} -pin  "COMP_LOOP:acc#5:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(3)} -pin  "COMP_LOOP:acc#5:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(4)} -pin  "COMP_LOOP:acc#5:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(5)} -pin  "COMP_LOOP:acc#5:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(6)} -pin  "COMP_LOOP:acc#5:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(7)} -pin  "COMP_LOOP:acc#5:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(8)} -pin  "COMP_LOOP:acc#5:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load inst "COMP_LOOP:acc:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,11,0,11)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1395 -attr oid 1392 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:acc:rg} -attr area 11.000000 -attr delay 1.050000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,11,0,11)"
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(0)} -pin  "COMP_LOOP:acc:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(1)} -pin  "COMP_LOOP:acc:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(2)} -pin  "COMP_LOOP:acc:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(3)} -pin  "COMP_LOOP:acc:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(4)} -pin  "COMP_LOOP:acc:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(5)} -pin  "COMP_LOOP:acc:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(6)} -pin  "COMP_LOOP:acc:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(7)} -pin  "COMP_LOOP:acc:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(8)} -pin  "COMP_LOOP:acc:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(9)} -pin  "COMP_LOOP:acc:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:VEC_LOOP:or#10.itm} -pin  "COMP_LOOP:acc:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#200.itm}
load net {VEC_LOOP:VEC_LOOP:or#13.itm} -pin  "COMP_LOOP:acc:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:or#12.itm} -pin  "COMP_LOOP:acc:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:or#11.itm} -pin  "COMP_LOOP:acc:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(0)} -pin  "COMP_LOOP:acc:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(1)} -pin  "COMP_LOOP:acc:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(2)} -pin  "COMP_LOOP:acc:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(3)} -pin  "COMP_LOOP:acc:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(4)} -pin  "COMP_LOOP:acc:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(5)} -pin  "COMP_LOOP:acc:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(6)} -pin  "COMP_LOOP:acc:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:and#14.itm} -pin  "COMP_LOOP:acc:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#201.itm}
load net {VEC_LOOP:or#4.itm} -pin  "COMP_LOOP:acc:rg" {c(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#4.itm}
load net {z.out#15(0)} -pin  "COMP_LOOP:acc:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(1)} -pin  "COMP_LOOP:acc:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(2)} -pin  "COMP_LOOP:acc:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(3)} -pin  "COMP_LOOP:acc:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(4)} -pin  "COMP_LOOP:acc:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(5)} -pin  "COMP_LOOP:acc:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(6)} -pin  "COMP_LOOP:acc:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(7)} -pin  "COMP_LOOP:acc:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(8)} -pin  "COMP_LOOP:acc:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(9)} -pin  "COMP_LOOP:acc:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(10)} -pin  "COMP_LOOP:acc:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load inst "COMP_LOOP-1:VEC_LOOP:acc#8:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1396 -attr oid 1393 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:VEC_LOOP:acc#8:rg} -attr area 32.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)"
load net {VEC_LOOP:mux#32.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#33.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {PWR} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#1}
load net {z.out#16(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load net {z.out#16(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#16}
load inst "COMP_LOOP-1:VEC_LOOP:acc#5:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1397 -attr oid 1394 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:VEC_LOOP:acc#5:rg} -attr area 32.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)"
load net {VEC_LOOP:mux#34.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#35.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {GND} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {z.out#17(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load net {z.out#17(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#17}
load inst "VEC_LOOP:if:nor" "nor(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1398 -attr oid 1395 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:if:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {or.dcpl#76} -pin  "VEC_LOOP:if:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#76}
load net {or.dcpl#72} -pin  "VEC_LOOP:if:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#72}
load net {fsm_output(1)} -pin  "VEC_LOOP:if:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#47.itm}
load net {fsm_output(2)} -pin  "VEC_LOOP:if:nor" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#28.itm}
load net {VEC_LOOP:if:nor.itm} -pin  "VEC_LOOP:if:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:if:nor.itm}
load inst "reg(run:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1399 -attr oid 1396 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {VEC_LOOP:if:nor.itm} -pin  "reg(run:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:if:nor.itm}
load net {GND} -pin  "reg(run:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {clk} -pin  "reg(run:rsci.oswt)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1400 -attr oid 1397 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(run:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(run:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(run:rsci.oswt).cse} -pin  "reg(run:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt).cse}
load inst "mux#50" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1401 -attr oid 1398 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#50} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nand.tmp} -pin  "mux#50" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand.tmp}
load net {or.tmp#26} -pin  "mux#50" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#26}
load net {fsm_output(2)} -pin  "mux#50" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#13.itm}
load net {mux#50.itm} -pin  "mux#50" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#50.itm}
load inst "not#361" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1402 -attr oid 1399 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#361} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#50.itm} -pin  "not#361" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#50.itm}
load net {not#361.itm} -pin  "not#361" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#361.itm}
load inst "reg(vec:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1403 -attr oid 1400 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {not#361.itm} -pin  "reg(vec:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#361.itm}
load net {GND} -pin  "reg(vec:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {clk} -pin  "reg(vec:rsci.oswt)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1404 -attr oid 1401 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(vec:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(vec:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsci.oswt).cse} -pin  "reg(vec:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt).cse}
load inst "and#24" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1405 -attr oid 1402 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#24} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#23} -pin  "and#24" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#23}
load net {and.dcpl#22} -pin  "and#24" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#22}
load net {and#24.rmff} -pin  "and#24" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#24.rmff}
load inst "reg(vec:rsci.oswt#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1406 -attr oid 1403 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#24.rmff} -pin  "reg(vec:rsci.oswt#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#24.rmff}
load net {GND} -pin  "reg(vec:rsci.oswt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {clk} -pin  "reg(vec:rsci.oswt#1)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1407 -attr oid 1404 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(vec:rsci.oswt#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(vec:rsci.oswt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsci.oswt#1).cse} -pin  "reg(vec:rsci.oswt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1).cse}
load inst "not#81" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1408 -attr oid 1405 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#81} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#81" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#19.itm}
load net {not#81.itm} -pin  "not#81" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#81.itm}
load inst "or#113" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1409 -attr oid 1406 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#113} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {not#81.itm} -pin  "or#113" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#81.itm}
load net {fsm_output(0)} -pin  "or#113" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#16.itm}
load net {fsm_output(7)} -pin  "or#113" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#7.itm}
load net {or#113.itm} -pin  "or#113" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#113.itm}
load inst "mux#55" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1410 -attr oid 1407 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#55} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nand.tmp} -pin  "mux#55" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand.tmp}
load net {or#113.itm} -pin  "mux#55" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#113.itm}
load net {fsm_output(2)} -pin  "mux#55" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#14.itm}
load net {mux#55.itm} -pin  "mux#55" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#55.itm}
load inst "and#177" "and(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1411 -attr oid 1408 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#177} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {fsm_output(6)} -pin  "and#177" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#32.itm}
load net {fsm_output(3)} -pin  "and#177" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#25.itm}
load net {fsm_output(4)} -pin  "and#177" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#26.itm}
load net {fsm_output(5)} -pin  "and#177" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#23.itm}
load net {and#177.itm} -pin  "and#177" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#177.itm}
load inst "mux#56" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1412 -attr oid 1409 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#56} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#53.cse} -pin  "mux#56" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#53.cse}
load net {and#177.itm} -pin  "mux#56" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#177.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "mux#56" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#2.itm}
load net {mux#56.itm} -pin  "mux#56" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#56.itm}
load inst "not#87" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1413 -attr oid 1410 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#87} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#56.itm} -pin  "not#87" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#56.itm}
load net {not#87.itm} -pin  "not#87" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#87.itm}
load inst "and#90" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1414 -attr oid 1411 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#90} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#87.itm} -pin  "and#90" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#87.itm}
load net {and.dcpl#89} -pin  "and#90" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#89}
load net {and#90.rmff} -pin  "and#90" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#90.rmff}
load inst "reg(twiddle:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1415 -attr oid 1412 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#90.rmff} -pin  "reg(twiddle:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#90.rmff}
load net {GND} -pin  "reg(twiddle:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {clk} -pin  "reg(twiddle:rsci.oswt)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1416 -attr oid 1413 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(twiddle:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(twiddle:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(twiddle:rsci.oswt).cse} -pin  "reg(twiddle:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load inst "not#217" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1417 -attr oid 1414 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#217} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#217" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#42.itm}
load net {not#217.itm} -pin  "not#217" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#217.itm}
load inst "and#96" "and(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1418 -attr oid 1415 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#96} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,5)"
load net {and.dcpl#94} -pin  "and#96" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#94}
load net {and.dcpl#93} -pin  "and#96" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load net {and.dcpl#46} -pin  "and#96" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#46}
load net {not#217.itm} -pin  "and#96" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#217.itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "and#96" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#72.itm}
load net {and#96.rmff} -pin  "and#96" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#96.rmff}
load inst "reg(twiddle:rsci.oswt#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1419 -attr oid 1416 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#96.rmff} -pin  "reg(twiddle:rsci.oswt#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#96.rmff}
load net {GND} -pin  "reg(twiddle:rsci.oswt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {clk} -pin  "reg(twiddle:rsci.oswt#1)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1420 -attr oid 1417 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(twiddle:rsci.oswt#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(twiddle:rsci.oswt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(twiddle:rsci.oswt#1).cse} -pin  "reg(twiddle:rsci.oswt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt#1).cse}
load inst "and#98" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1421 -attr oid 1418 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#98} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#38} -pin  "and#98" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#38}
load net {and.dcpl#97} -pin  "and#98" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#97}
load net {and#98.itm} -pin  "and#98" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#98.itm}
load inst "and#100" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1422 -attr oid 1419 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#100} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#52} -pin  "and#100" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#52}
load net {and.dcpl#97} -pin  "and#100" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#97}
load net {and#100.itm} -pin  "and#100" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#100.itm}
load inst "and#102" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1423 -attr oid 1420 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#102} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#58} -pin  "and#102" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load net {and.dcpl#97} -pin  "and#102" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#97}
load net {and#102.itm} -pin  "and#102" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#102.itm}
load inst "and#104" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1424 -attr oid 1421 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#104} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#62} -pin  "and#104" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#62}
load net {and.dcpl#97} -pin  "and#104" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#97}
load net {and#104.itm} -pin  "and#104" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#104.itm}
load inst "and#110" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1425 -attr oid 1422 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#110} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#55} -pin  "and#110" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#105} -pin  "and#110" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and#110.itm} -pin  "and#110" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#110.itm}
load inst "COMP_LOOP:twiddle_f:or#6" "or(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1426 -attr oid 1423 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {and#98.itm} -pin  "COMP_LOOP:twiddle_f:or#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#98.itm}
load net {and#100.itm} -pin  "COMP_LOOP:twiddle_f:or#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#100.itm}
load net {and#102.itm} -pin  "COMP_LOOP:twiddle_f:or#6" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#102.itm}
load net {and#104.itm} -pin  "COMP_LOOP:twiddle_f:or#6" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#104.itm}
load net {and#110.itm} -pin  "COMP_LOOP:twiddle_f:or#6" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#110.itm}
load net {COMP_LOOP:twiddle_f:or#6.cse} -pin  "COMP_LOOP:twiddle_f:or#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6.cse}
load inst "and#103" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1427 -attr oid 1424 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#103} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#60} -pin  "and#103" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#60}
load net {and.dcpl#97} -pin  "and#103" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#97}
load net {and#103.itm} -pin  "and#103" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#103.itm}
load inst "and#107" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1428 -attr oid 1425 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#107} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#38} -pin  "and#107" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#38}
load net {and.dcpl#105} -pin  "and#107" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and#107.itm} -pin  "and#107" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#107.itm}
load inst "and#111" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1429 -attr oid 1426 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#111} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#58} -pin  "and#111" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load net {and.dcpl#105} -pin  "and#111" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and#111.itm} -pin  "and#111" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#111.itm}
load inst "COMP_LOOP:twiddle_f:or#11" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1430 -attr oid 1427 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {and#103.itm} -pin  "COMP_LOOP:twiddle_f:or#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#103.itm}
load net {and#107.itm} -pin  "COMP_LOOP:twiddle_f:or#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#107.itm}
load net {and#111.itm} -pin  "COMP_LOOP:twiddle_f:or#11" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#111.itm}
load net {COMP_LOOP:twiddle_f:or#11.cse} -pin  "COMP_LOOP:twiddle_f:or#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11.cse}
load inst "and#106" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1431 -attr oid 1428 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#106} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#14} -pin  "and#106" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#14}
load net {and.dcpl#105} -pin  "and#106" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and#106.itm} -pin  "and#106" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#106.itm}
load inst "and#108" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1432 -attr oid 1429 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#108} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#44} -pin  "and#108" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {and.dcpl#105} -pin  "and#108" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and#108.itm} -pin  "and#108" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#108.itm}
load inst "and#112" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1433 -attr oid 1430 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#112} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#60} -pin  "and#112" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#60}
load net {and.dcpl#105} -pin  "and#112" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and#112.itm} -pin  "and#112" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#112.itm}
load inst "COMP_LOOP:twiddle_f:or#15" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1434 -attr oid 1431 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#15} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {and#106.itm} -pin  "COMP_LOOP:twiddle_f:or#15" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#106.itm}
load net {and#108.itm} -pin  "COMP_LOOP:twiddle_f:or#15" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#108.itm}
load net {and#112.itm} -pin  "COMP_LOOP:twiddle_f:or#15" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#112.itm}
load net {COMP_LOOP:twiddle_f:or#15.cse} -pin  "COMP_LOOP:twiddle_f:or#15" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#15.cse}
load inst "COMP_LOOP:twiddle_f:mux1h#14" "mux1h(6,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1435 -attr oid 1432 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#14} -attr area 2.599395 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,6)"
load net {z.out#1(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#14" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(3).itm}
load net {z.out#1(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#14" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#1.itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#14" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(0).itm}
load net {z.out#2(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#14" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#3.itm}
load net {z.out#2(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#14" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(3).itm}
load net {z.out#1(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#14" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#3.itm}
load net {COMP_LOOP:twiddle_f:or#6.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#14" {S0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1436 -attr oid 1433 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6.cse}
load net {and.dcpl#99} -pin  "COMP_LOOP:twiddle_f:mux1h#14" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load net {and.dcpl#101} -pin  "COMP_LOOP:twiddle_f:mux1h#14" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#101}
load net {COMP_LOOP:twiddle_f:or#11.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#14" {S3} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1437 -attr oid 1434 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11.cse}
load net {COMP_LOOP:twiddle_f:or#15.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#14" {S4} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1438 -attr oid 1435 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#15.cse}
load net {and.dcpl#109} -pin  "COMP_LOOP:twiddle_f:mux1h#14" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#109}
load net {COMP_LOOP:twiddle_f:mux1h#14.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#14" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#14.itm}
load inst "not#91" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1439 -attr oid 1436 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#91} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or.tmp#6} -pin  "not#91" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#6}
load net {not#91.itm} -pin  "not#91" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#91.itm}
load inst "mux#57" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1440 -attr oid 1437 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#57} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#91.itm} -pin  "mux#57" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#91.itm}
load net {nor.tmp#12} -pin  "mux#57" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.tmp#12}
load net {fsm_output(6)} -pin  "mux#57" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#33.itm}
load net {mux#57.itm} -pin  "mux#57" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#57.itm}
load inst "not#197" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1441 -attr oid 1438 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#197} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#197" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#50.itm}
load net {not#197.itm} -pin  "not#197" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#197.itm}
load inst "COMP_LOOP:twiddle_f:nor" "nor(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1442 -attr oid 1439 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {mux#57.itm} -pin  "COMP_LOOP:twiddle_f:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#57.itm}
load net {or.tmp#26} -pin  "COMP_LOOP:twiddle_f:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#26}
load net {not#197.itm} -pin  "COMP_LOOP:twiddle_f:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#197.itm}
load net {fsm_output(2)} -pin  "COMP_LOOP:twiddle_f:nor" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#34.itm}
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "COMP_LOOP:twiddle_f:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor.itm}
load inst "COMP_LOOP:twiddle_f:and" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1443 -attr oid 1440 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mux1h#14.itm} -pin  "COMP_LOOP:twiddle_f:and" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#14.itm}
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "COMP_LOOP:twiddle_f:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor.itm}
load net {COMP_LOOP:twiddle_f:and.rmff} -pin  "COMP_LOOP:twiddle_f:and" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff}
load inst "COMP_LOOP:twiddle_f:mux1h#29" "mux1h(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1444 -attr oid 1441 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29} -attr area 2.215372 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,5)"
load net {z.out#1(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#29" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(2).itm}
load net {z.out#1(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#29" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#2.itm}
load net {z.out#2(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#29" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#4.itm}
load net {z.out#2(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#29" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(2).itm}
load net {z.out#1(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#29" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#4.itm}
load net {COMP_LOOP:twiddle_f:or#6.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#29" {S0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1445 -attr oid 1442 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6.cse}
load net {and.dcpl#99} -pin  "COMP_LOOP:twiddle_f:mux1h#29" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load net {COMP_LOOP:twiddle_f:or#11.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#29" {S2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1446 -attr oid 1443 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11.cse}
load net {COMP_LOOP:twiddle_f:or#15.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#29" {S3} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1447 -attr oid 1444 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#15.cse}
load net {and.dcpl#109} -pin  "COMP_LOOP:twiddle_f:mux1h#29" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#109}
load net {COMP_LOOP:twiddle_f:mux1h#29.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#29" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29.itm}
load inst "nand#5" "nand(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1448 -attr oid 1445 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#5} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,3)"
load net {and.dcpl#83} -pin  "nand#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#83}
load net {and.dcpl#93} -pin  "nand#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load net {and.dcpl#113} -pin  "nand#5" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#113}
load net {nand#5.itm} -pin  "nand#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#5.itm}
load inst "COMP_LOOP:twiddle_f:and#3" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1449 -attr oid 1446 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mux1h#29.itm} -pin  "COMP_LOOP:twiddle_f:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29.itm}
load net {nand#5.itm} -pin  "COMP_LOOP:twiddle_f:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#5.itm}
load net {COMP_LOOP:twiddle_f:mux1h#29.rmff} -pin  "COMP_LOOP:twiddle_f:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#29.rmff}
load inst "COMP_LOOP-1:twiddle_f:mul" "mul(8,-1,8,-1,8)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1450 -attr oid 1447 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul} -attr area 608.000000 -attr delay 3.672972 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(9,0,9,0,9)"
load net {z.out(0)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm}
load net {z.out(1)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm}
load net {z.out(2)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm}
load net {z.out(3)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm}
load net {z.out(4)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm}
load net {z.out(5)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm}
load net {z.out(6)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm}
load net {z.out(7)} -pin  "COMP_LOOP-1:twiddle_f:mul" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out)(7-0).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "COMP_LOOP-1:twiddle_f:mul" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP-1:twiddle_f:mul.itm(0)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(1)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(2)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(3)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(4)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(5)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(6)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(7)} -pin  "COMP_LOOP-1:twiddle_f:mul" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load inst "and#116" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1451 -attr oid 1448 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#116} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#14} -pin  "and#116" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#14}
load net {and.dcpl#97} -pin  "and#116" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#97}
load net {and#116.itm} -pin  "and#116" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#116.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#44" "mux1h(7,8)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1452 -attr oid 1449 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#44} -attr area 23.860344 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(8,7)"
load net {COMP_LOOP-1:twiddle_f:mul.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {COMP_LOOP-1:twiddle_f:mul.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul.itm}
load net {z.out#1(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm}
load net {z.out#1(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm}
load net {z.out#1(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm}
load net {z.out#1(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm}
load net {z.out#1(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm}
load net {z.out#1(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm}
load net {z.out#1(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm}
load net {z.out#1(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-4).itm}
load net {z.out#1(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm}
load net {z.out#1(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm}
load net {z.out#1(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm}
load net {z.out#1(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm}
load net {z.out#1(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm}
load net {z.out#1(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm}
load net {z.out#1(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm}
load net {z.out#1(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#3.itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#2.itm}
load net {z.out#2(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm}
load net {z.out#2(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm}
load net {z.out#2(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm}
load net {z.out#2(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm}
load net {z.out#2(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm}
load net {z.out#2(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A4(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm}
load net {z.out#2(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A4(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm}
load net {z.out#2(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A4(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(10-0)#5.itm}
load net {z.out#2(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A5(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm}
load net {z.out#2(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A5(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm}
load net {z.out#2(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A5(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm}
load net {z.out#2(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A5(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm}
load net {z.out#2(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A5(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm}
load net {z.out#2(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A5(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm}
load net {z.out#2(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A5(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm}
load net {z.out#2(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A5(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(11-4).itm}
load net {z.out#1(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A6(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm}
load net {z.out#1(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A6(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm}
load net {z.out#1(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A6(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm}
load net {z.out#1(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A6(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm}
load net {z.out#1(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A6(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm}
load net {z.out#1(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A6(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm}
load net {z.out#1(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A6(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm}
load net {z.out#1(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {A6(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#1.itm}
load net {and#116.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#116.itm}
load net {COMP_LOOP:twiddle_f:or#6.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {S1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1453 -attr oid 1450 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6.cse}
load net {and.dcpl#99} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load net {and.dcpl#101} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#101}
load net {COMP_LOOP:twiddle_f:or#11.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {S4} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1454 -attr oid 1451 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11.cse}
load net {COMP_LOOP:twiddle_f:or#15.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {S5} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1455 -attr oid 1452 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#15.cse}
load net {and.dcpl#109} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#109}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#44.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#44.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#44.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#44.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#44.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#44.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#44.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#44.rmff(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#44" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#44.rmff}
load inst "COMP_LOOP:twiddle_f:mux1h#57" "mux1h(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1456 -attr oid 1453 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#57} -attr area 1.831349 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,4)"
load net {z.out#1(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#57" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(1).itm}
load net {z.out#1(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#57" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(10-0).itm}
load net {z.out#2(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#57" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(10-0).itm}
load net {z.out#2(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#57" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(1).itm}
load net {COMP_LOOP:twiddle_f:or#6.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#57" {S0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1457 -attr oid 1454 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6.cse}
load net {and.dcpl#99} -pin  "COMP_LOOP:twiddle_f:mux1h#57" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load net {COMP_LOOP:twiddle_f:or#11.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#57" {S2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1458 -attr oid 1455 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#11.cse}
load net {COMP_LOOP:twiddle_f:or#15.cse} -pin  "COMP_LOOP:twiddle_f:mux1h#57" {S3} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1459 -attr oid 1456 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#15.cse}
load net {COMP_LOOP:twiddle_f:mux1h#57.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#57" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#57.itm}
load inst "not#92" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1460 -attr oid 1457 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#92} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#92" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#28.itm}
load net {not#92.itm} -pin  "not#92" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#92.itm}
load inst "not#93" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1461 -attr oid 1458 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#93} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#93" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#29.itm}
load net {not#93.itm} -pin  "not#93" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#93.itm}
load inst "or#118" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1462 -attr oid 1459 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#118} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {not#92.itm} -pin  "or#118" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#92.itm}
load net {not#93.itm} -pin  "or#118" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#93.itm}
load net {fsm_output(5)} -pin  "or#118" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#26.itm}
load net {or#118.itm} -pin  "or#118" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#118.itm}
load inst "mux#58" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1463 -attr oid 1460 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#58} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#58.cse} -pin  "mux#58" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#58.cse}
load net {or#118.itm} -pin  "mux#58" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#118.itm}
load net {fsm_output(6)} -pin  "mux#58" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#34.itm}
load net {mux#58.itm} -pin  "mux#58" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#58.itm}
load inst "not#94" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1464 -attr oid 1461 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#94} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#58.itm} -pin  "not#94" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#58.itm}
load net {not#94.itm} -pin  "not#94" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#94.itm}
load inst "nand#4" "nand(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1465 -attr oid 1462 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,2)"
load net {not#94.itm} -pin  "nand#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#94.itm}
load net {and.dcpl#89} -pin  "nand#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#89}
load net {nand#4.itm} -pin  "nand#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#4.itm}
load inst "COMP_LOOP:twiddle_f:and#2" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1466 -attr oid 1463 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mux1h#57.itm} -pin  "COMP_LOOP:twiddle_f:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#57.itm}
load net {nand#4.itm} -pin  "COMP_LOOP:twiddle_f:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#4.itm}
load net {COMP_LOOP:twiddle_f:mux1h#57.rmff} -pin  "COMP_LOOP:twiddle_f:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#57.rmff}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1467 -attr oid 1464 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {z.out#1(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(0).itm}
load net {z.out#2(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva#1)(0).itm}
load net {COMP_LOOP:twiddle_f:or#15.cse} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#15.cse}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load inst "not#97" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1468 -attr oid 1465 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#97} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {nor.tmp#3} -pin  "not#97" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.tmp#3}
load net {not#97.itm} -pin  "not#97" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#97.itm}
load inst "nand#1" "nand(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1469 -attr oid 1466 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,2)"
load net {fsm_output(3)} -pin  "nand#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#29.itm}
load net {not#97.itm} -pin  "nand#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#97.itm}
load net {nand#1.itm} -pin  "nand#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#1.itm}
load inst "mux#59" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1470 -attr oid 1467 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#59} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {fsm_output(3)} -pin  "mux#59" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#50.itm}
load net {nand#1.itm} -pin  "mux#59" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#1.itm}
load net {fsm_output(6)} -pin  "mux#59" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#35.itm}
load net {mux#59.itm} -pin  "mux#59" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#59.itm}
load inst "not#98" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1471 -attr oid 1468 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#98} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#59.itm} -pin  "not#98" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#59.itm}
load net {not#98.itm} -pin  "not#98" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#98.itm}
load inst "nand" "nand(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1472 -attr oid 1469 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,2)"
load net {not#98.itm} -pin  "nand" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#98.itm}
load net {and.dcpl#89} -pin  "nand" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#89}
load net {nand.itm} -pin  "nand" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand.itm}
load inst "COMP_LOOP:twiddle_f:and#1" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1473 -attr oid 1470 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm} -pin  "COMP_LOOP:twiddle_f:and#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {nand.itm} -pin  "COMP_LOOP:twiddle_f:and#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand.itm}
load net {COMP_LOOP:twiddle_f:mux1h#66.rmff} -pin  "COMP_LOOP:twiddle_f:and#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#66.rmff}
load inst "not#76" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1474 -attr oid 1471 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#76} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#76" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#44.itm}
load net {not#76.itm} -pin  "not#76" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#76.itm}
load inst "not#73" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1475 -attr oid 1472 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#73} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#73" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#36.itm}
load net {not#73.itm} -pin  "not#73" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#73.itm}
load inst "not#72" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1476 -attr oid 1473 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#72} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#72" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#37.itm}
load net {not#72.itm} -pin  "not#72" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#72.itm}
load inst "STAGE_LOOP:not#2" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1477 -attr oid 1474 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm(4)}
load net {STAGE_LOOP:not#2.itm} -pin  "STAGE_LOOP:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#2.itm}
load inst "and#125" "and(7,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1478 -attr oid 1475 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#125} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,7)"
load net {and.dcpl#122} -pin  "and#125" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#122}
load net {not#76.itm} -pin  "and#125" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#76.itm}
load net {and.dcpl#93} -pin  "and#125" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load net {not#73.itm} -pin  "and#125" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#73.itm}
load net {not#72.itm} -pin  "and#125" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#72.itm}
load net {fsm_output(2)} -pin  "and#125" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#12.itm}
load net {STAGE_LOOP:not#2.itm} -pin  "and#125" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#2.itm}
load net {and#125.itm} -pin  "and#125" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#125.itm}
load inst "reg(complete:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1479 -attr oid 1476 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#125.itm} -pin  "reg(complete:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#125.itm}
load net {GND} -pin  "reg(complete:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {clk} -pin  "reg(complete:rsci.oswt)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1480 -attr oid 1477 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(complete:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(complete:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(complete:rsci.oswt).cse} -pin  "reg(complete:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse}
load inst "and#129" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1481 -attr oid 1478 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#129} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#128} -pin  "and#129" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#128}
load net {and.dcpl#126} -pin  "and#129" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load net {and.dcpl#22} -pin  "and#129" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#22}
load net {and#129.itm} -pin  "and#129" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#129.itm}
load inst "reg(vec:rsc.triosy:obj.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1482 -attr oid 1479 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#129.itm} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#129.itm}
load net {GND} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {clk} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1483 -attr oid 1480 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "nor#31" "nor(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1484 -attr oid 1481 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#31} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {fsm_output(1)} -pin  "nor#31" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#21.itm}
load net {fsm_output(0)} -pin  "nor#31" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#17.itm}
load net {mux.tmp#2} -pin  "nor#31" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#2}
load net {nor#31.itm} -pin  "nor#31" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#31.itm}
load inst "not#99" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1485 -attr oid 1482 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#99} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#99" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#20.itm}
load net {not#99.itm} -pin  "not#99" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#99.itm}
load inst "nor#32" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1486 -attr oid 1483 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#32} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {not#99.itm} -pin  "nor#32" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#99.itm}
load net {fsm_output(7)} -pin  "nor#32" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#8.itm}
load net {nor#32.itm} -pin  "nor#32" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#32.itm}
load inst "mux#60" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1487 -attr oid 1484 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#60} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor#31.itm} -pin  "mux#60" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#31.itm}
load net {nor#32.itm} -pin  "mux#60" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#32.itm}
load net {fsm_output(2)} -pin  "mux#60" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#15.itm}
load net {mux#60.rmff} -pin  "mux#60" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#60.rmff}
load inst "reg(ensig.cgo)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1488 -attr oid 1485 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {mux#60.rmff} -pin  "reg(ensig.cgo)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#60.rmff}
load net {GND} -pin  "reg(ensig.cgo)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {clk} -pin  "reg(ensig.cgo)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1489 -attr oid 1486 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(ensig.cgo)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(ensig.cgo)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(ensig.cgo).cse} -pin  "reg(ensig.cgo)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo).cse}
load inst "xor" "xor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1490 -attr oid 1487 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_xor(1,2)"
load net {fsm_output(0)} -pin  "xor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#40.itm}
load net {fsm_output(1)} -pin  "xor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#41.itm}
load net {xor.itm} -pin  "xor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xor.itm}
load inst "not#228" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1491 -attr oid 1488 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#228} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#228" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#55.itm}
load net {not#228.itm} -pin  "not#228" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#228.itm}
load inst "and#132" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1492 -attr oid 1489 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#132} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {xor.itm} -pin  "and#132" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xor.itm}
load net {not#228.itm} -pin  "and#132" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#228.itm}
load net {fsm_output(2)} -pin  "and#132" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#35.itm}
load net {and#132.rmff} -pin  "and#132" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#132.rmff}
load inst "reg(ensig.cgo#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1493 -attr oid 1490 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#132.rmff} -pin  "reg(ensig.cgo#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#132.rmff}
load net {GND} -pin  "reg(ensig.cgo#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#31}
load net {clk} -pin  "reg(ensig.cgo#1)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1494 -attr oid 1491 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(ensig.cgo#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(ensig.cgo#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(ensig.cgo#1).cse} -pin  "reg(ensig.cgo#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1).cse}
load inst "and#136" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1495 -attr oid 1492 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#136} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#135} -pin  "and#136" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#135}
load net {and.dcpl#22} -pin  "and#136" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#22}
load net {and#136.rmff} -pin  "and#136" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#136.rmff}
load inst "STAGE_LOOP:i:STAGE_LOOP:i:mux" "mux(2,4)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1496 -attr oid 1493 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux} -attr area 4.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(4,1,2)"
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12}
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12}
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12}
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12}
load net {STAGE_LOOP:i(3:0).sva#2(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva:mx0c1} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva:mx0c1}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load inst "not#198" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1497 -attr oid 1494 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#198} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#198" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#51.itm}
load net {not#198.itm} -pin  "not#198" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#198.itm}
load inst "not#238" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1498 -attr oid 1495 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#238} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#238" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#45.itm}
load net {not#238.itm} -pin  "not#238" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#238.itm}
load inst "and#139" "and(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1499 -attr oid 1496 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#139} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#14} -pin  "and#139" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#14}
load net {and.dcpl#25} -pin  "and#139" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load net {not#198.itm} -pin  "and#139" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#198.itm}
load net {not#238.itm} -pin  "and#139" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#238.itm}
load net {and#139.itm} -pin  "and#139" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#139.itm}
load inst "STAGE_LOOP:i:or" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1500 -attr oid 1497 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#139.itm} -pin  "STAGE_LOOP:i:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#139.itm}
load net {STAGE_LOOP:i(3:0).sva:mx0c1} -pin  "STAGE_LOOP:i:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva:mx0c1}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or.itm}
load inst "STAGE_LOOP:i:and" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1501 -attr oid 1498 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "STAGE_LOOP:i:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or.itm}
load net {STAGE_LOOP:i:and.itm} -pin  "STAGE_LOOP:i:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and.itm}
load inst "reg(STAGE_LOOP:i(3:0))" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1502 -attr oid 1499 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {clk} -pin  "reg(STAGE_LOOP:i(3:0))" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1503 -attr oid 1500 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {STAGE_LOOP:i:and.itm} -pin  "reg(STAGE_LOOP:i(3:0))" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and.itm}
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load inst "or#126" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1504 -attr oid 1501 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#126} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(1)} -pin  "or#126" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#23.itm}
load net {fsm_output(0)} -pin  "or#126" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#19.itm}
load net {or#126.itm} -pin  "or#126" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#126.itm}
load inst "mux#61" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1505 -attr oid 1502 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#61} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux.tmp#2} -pin  "mux#61" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#2}
load net {and.cse} -pin  "mux#61" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.cse}
load net {or#126.itm} -pin  "mux#61" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#126.itm}
load net {mux#61.itm} -pin  "mux#61" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#61.itm}
load inst "or#165" "or(6,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1506 -attr oid 1503 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#165} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,6)"
load net {fsm_output(1)} -pin  "or#165" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#13.itm}
load net {fsm_output(0)} -pin  "or#165" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#12.itm}
load net {fsm_output(6)} -pin  "or#165" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#27.itm}
load net {fsm_output(3)} -pin  "or#165" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#19.itm}
load net {fsm_output(4)} -pin  "or#165" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#21.itm}
load net {fsm_output(5)} -pin  "or#165" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#18.itm}
load net {or#165.itm} -pin  "or#165" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#165.itm}
load inst "and#178" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1507 -attr oid 1504 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#178} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {or#165.itm} -pin  "and#178" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#165.itm}
load net {fsm_output(7)} -pin  "and#178" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#4.itm}
load net {and#178.itm} -pin  "and#178" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#178.itm}
load inst "mux#47" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1508 -attr oid 1505 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#47} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#61.itm} -pin  "mux#47" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#61.itm}
load net {and#178.itm} -pin  "mux#47" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#178.itm}
load net {fsm_output(2)} -pin  "mux#47" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#11.itm}
load net {mux#47.itm} -pin  "mux#47" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#47.itm}
load inst "p:and" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1509 -attr oid 1506 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "p:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {mux#47.itm} -pin  "p:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#47.itm}
load net {p:and.itm} -pin  "p:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and.itm}
load inst "reg(p)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1510 -attr oid 1507 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(p)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {p:rsci.idat(0)} -pin  "reg(p)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "reg(p)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "reg(p)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "reg(p)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "reg(p)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "reg(p)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "reg(p)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "reg(p)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "reg(p)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "reg(p)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "reg(p)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "reg(p)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "reg(p)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "reg(p)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "reg(p)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "reg(p)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "reg(p)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "reg(p)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "reg(p)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "reg(p)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "reg(p)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "reg(p)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "reg(p)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "reg(p)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "reg(p)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "reg(p)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "reg(p)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "reg(p)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "reg(p)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "reg(p)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "reg(p)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "reg(p)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {clk} -pin  "reg(p)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1511 -attr oid 1508 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {p:and.itm} -pin  "reg(p)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and.itm}
load net {p.sva(0)} -pin  "reg(p)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(1)} -pin  "reg(p)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(2)} -pin  "reg(p)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(3)} -pin  "reg(p)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(4)} -pin  "reg(p)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(5)} -pin  "reg(p)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(6)} -pin  "reg(p)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(7)} -pin  "reg(p)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(8)} -pin  "reg(p)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(9)} -pin  "reg(p)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(10)} -pin  "reg(p)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(11)} -pin  "reg(p)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(12)} -pin  "reg(p)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(13)} -pin  "reg(p)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(14)} -pin  "reg(p)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(15)} -pin  "reg(p)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(16)} -pin  "reg(p)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(17)} -pin  "reg(p)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(18)} -pin  "reg(p)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(19)} -pin  "reg(p)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(20)} -pin  "reg(p)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(21)} -pin  "reg(p)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(22)} -pin  "reg(p)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(23)} -pin  "reg(p)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(24)} -pin  "reg(p)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(25)} -pin  "reg(p)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(26)} -pin  "reg(p)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(27)} -pin  "reg(p)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(28)} -pin  "reg(p)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(29)} -pin  "reg(p)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(30)} -pin  "reg(p)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(31)} -pin  "reg(p)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load inst "not#188" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1512 -attr oid 1509 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#188} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#188" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#45.itm}
load net {not#188.itm} -pin  "not#188" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#188.itm}
load inst "not#231" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1513 -attr oid 1510 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#231} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#231" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#47.itm}
load net {not#231.itm} -pin  "not#231" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#231.itm}
load inst "run:nor" "nor(6,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1514 -attr oid 1511 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,6)"
load net {not#188.itm} -pin  "run:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#188.itm}
load net {fsm_output(5)} -pin  "run:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#43.itm}
load net {or#58.cse} -pin  "run:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#58.cse}
load net {fsm_output(6)} -pin  "run:nor" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#61.itm}
load net {not#231.itm} -pin  "run:nor" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#231.itm}
load net {or.dcpl#87} -pin  "run:nor" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#87}
load net {run:nor.itm} -pin  "run:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:nor.itm}
load inst "run:and" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1515 -attr oid 1512 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "run:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {run:nor.itm} -pin  "run:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:nor.itm}
load net {run:and.itm} -pin  "run:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and.itm}
load inst "reg(run_ac_sync_tmp_dobj)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1516 -attr oid 1513 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run_ac_sync_tmp_dobj)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {run:rsci.ivld.mxwt} -pin  "reg(run_ac_sync_tmp_dobj)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsci.ivld.mxwt}
load net {GND} -pin  "reg(run_ac_sync_tmp_dobj)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1}
load net {clk} -pin  "reg(run_ac_sync_tmp_dobj)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1517 -attr oid 1514 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {run:and.itm} -pin  "reg(run_ac_sync_tmp_dobj)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and.itm}
load net {rst} -pin  "reg(run_ac_sync_tmp_dobj)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {run_ac_sync_tmp_dobj.sva} -pin  "reg(run_ac_sync_tmp_dobj)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run_ac_sync_tmp_dobj.sva}
load inst "STAGE_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1518 -attr oid 1515 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "STAGE_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {mux.tmp#64} -pin  "STAGE_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#64}
load net {STAGE_LOOP:and.itm} -pin  "STAGE_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and.itm}
load inst "reg(STAGE_LOOP:lshift.psp)" "reg(13,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1519 -attr oid 1516 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(13,0,0,0,0,1,1)"
load net {STAGE_LOOP:lshift.itm(0)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(1)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(2)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(3)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(4)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(5)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(6)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(7)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(8)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(9)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(10)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(11)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {STAGE_LOOP:lshift.itm(12)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.itm}
load net {clk} -pin  "reg(STAGE_LOOP:lshift.psp)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1520 -attr oid 1517 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {STAGE_LOOP:and.itm} -pin  "reg(STAGE_LOOP:lshift.psp)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and.itm}
load net {STAGE_LOOP:lshift.psp.sva(0)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load inst "and" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1521 -attr oid 1518 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(7)} -pin  "and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#78.itm}
load net {or#53.cse} -pin  "and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#53.cse}
load net {and.cse} -pin  "and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.cse}
load inst "COMP_LOOP:k:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1522 -attr oid 1519 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux.tmp#64} -pin  "COMP_LOOP:k:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#64}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:not.itm}
load inst "COMP_LOOP:k:COMP_LOOP:k:and" "and(2,8)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1523 -attr oid 1520 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and} -attr area 8.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(8,2)"
load net {z.out#14(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm}
load net {z.out#14(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm}
load net {z.out#14(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm}
load net {z.out#14(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm}
load net {z.out#14(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm}
load net {z.out#14(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm}
load net {z.out#14(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm}
load net {z.out#14(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(12:4).sva#2)(7-0).itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load inst "not#396" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1524 -attr oid 1521 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#396} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or#53.cse} -pin  "not#396" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#53.cse}
load net {not#396.itm} -pin  "not#396" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#396.itm}
load inst "mux#99" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1525 -attr oid 1522 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#99} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#396.itm} -pin  "mux#99" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#396.itm}
load net {or#53.cse} -pin  "mux#99" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#53.cse}
load net {fsm_output(7)} -pin  "mux#99" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#79.itm}
load net {mux#99.itm} -pin  "mux#99" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#99.itm}
load inst "mux" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1526 -attr oid 1523 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {and.cse} -pin  "mux" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.cse}
load net {fsm_output(7)} -pin  "mux" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#82.itm}
load net {fsm_output(0)} -pin  "mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0).itm}
load net {mux.itm} -pin  "mux" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.itm}
load inst "mux#100" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1527 -attr oid 1524 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#100} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#99.itm} -pin  "mux#100" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#99.itm}
load net {mux.itm} -pin  "mux#100" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.itm}
load net {fsm_output(1)} -pin  "mux#100" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#75.itm}
load net {mux#100.itm} -pin  "mux#100" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#100.itm}
load inst "mux#101" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1528 -attr oid 1525 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#101} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#100.itm} -pin  "mux#101" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#100.itm}
load net {fsm_output(7)} -pin  "mux#101" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7).itm}
load net {fsm_output(2)} -pin  "mux#101" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#69.itm}
load net {mux#101.itm} -pin  "mux#101" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#101.itm}
load inst "and#502" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1529 -attr oid 1526 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#502} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {mux#101.itm} -pin  "and#502" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#101.itm}
load net {complete:rsci.wen_comp} -pin  "and#502" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {and#502.itm} -pin  "and#502" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#502.itm}
load inst "reg(COMP_LOOP:k(12:4).sva(7:0))" "reg(8,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1530 -attr oid 1527 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(12:4).sva(7:0))} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(8,0,0,0,0,1,1)"
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {clk} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1531 -attr oid 1528 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {and#502.itm} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#502.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "reg(COMP_LOOP:k(12:4).sva(7:0))" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load inst "and#171" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1532 -attr oid 1529 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#171} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(1)} -pin  "and#171" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#26.itm}
load net {fsm_output(0)} -pin  "and#171" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#21.itm}
load net {and#171.cse} -pin  "and#171" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#171.cse}
load inst "and#184" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1533 -attr oid 1530 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(3)} -pin  "and#184" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#4.itm}
load net {fsm_output(4)} -pin  "and#184" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#5.itm}
load net {and#184.cse} -pin  "and#184" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load inst "mux#67" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1534 -attr oid 1531 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#67} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor#33.cse} -pin  "mux#67" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {and#184.cse} -pin  "mux#67" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load net {and#171.cse} -pin  "mux#67" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#171.cse}
load net {mux#67.itm} -pin  "mux#67" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#67.itm}
load inst "mux#68" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1535 -attr oid 1532 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#68} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#67.itm} -pin  "mux#68" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#67.itm}
load net {and#184.cse} -pin  "mux#68" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load net {fsm_output(2)} -pin  "mux#68" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#19.itm}
load net {mux#68.itm} -pin  "mux#68" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#68.itm}
load inst "not#112" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1536 -attr oid 1533 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#112} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#68.itm} -pin  "not#112" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#68.itm}
load net {not#112.itm} -pin  "not#112" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#112.itm}
load inst "not#206" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1537 -attr oid 1534 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#206} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#206" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#67.itm}
load net {not#206.itm} -pin  "not#206" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#206.itm}
load inst "reg(COMP_LOOP-1:twiddle_f:nand" "nand(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1538 -attr oid 1535 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:nand} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,3)"
load net {not#112.itm} -pin  "reg(COMP_LOOP-1:twiddle_f:nand" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#112.itm}
load net {and.dcpl#3} -pin  "reg(COMP_LOOP-1:twiddle_f:nand" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#3}
load net {not#206.itm} -pin  "reg(COMP_LOOP-1:twiddle_f:nand" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#206.itm}
load net {reg(COMP_LOOP-1:twiddle_f:nand.itm} -pin  "reg(COMP_LOOP-1:twiddle_f:nand" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:nand.itm}
load inst "COMP_LOOP:twiddle_f:and#4" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1539 -attr oid 1536 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP-1:twiddle_f:nand.itm} -pin  "COMP_LOOP:twiddle_f:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:nand.itm}
load net {COMP_LOOP:twiddle_f:and#4.itm} -pin  "COMP_LOOP:twiddle_f:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#4.itm}
load inst "reg(COMP_LOOP-1:twiddle_f:acc)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1540 -attr oid 1537 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:acc)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(0)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(1)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(2)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(3)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0}
load net {clk} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1541 -attr oid 1538 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#4.itm} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#4.itm}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load inst "or#58" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1542 -attr oid 1539 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#58} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(3)} -pin  "or#58" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#13.itm}
load net {fsm_output(4)} -pin  "or#58" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#15.itm}
load net {or#58.cse} -pin  "or#58" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#58.cse}
load inst "or#53" "or(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1543 -attr oid 1540 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#53} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {fsm_output(6)} -pin  "or#53" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#11.itm}
load net {fsm_output(3)} -pin  "or#53" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#11.itm}
load net {fsm_output(4)} -pin  "or#53" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#12.itm}
load net {fsm_output(5)} -pin  "or#53" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#10.itm}
load net {or#53.cse} -pin  "or#53" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#53.cse}
load inst "nor#33" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1544 -attr oid 1541 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(3)} -pin  "nor#33" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#12.itm}
load net {fsm_output(4)} -pin  "nor#33" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#14.itm}
load net {nor#33.cse} -pin  "nor#33" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load inst "or#52" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1545 -attr oid 1542 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#52} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(6)} -pin  "or#52" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#10.itm}
load net {fsm_output(5)} -pin  "or#52" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#9.itm}
load net {or#52.cse} -pin  "or#52" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#52.cse}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" "mux(2,9)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1546 -attr oid 1543 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1} -attr area 9.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(9,1,2)"
load net {z.out#2(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {z.out#2(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {z.out#2(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {z.out#2(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {z.out#2(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {z.out#2(5)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {z.out#2(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {z.out#2(7)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {z.out#2(8)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {z.out#13(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0)#3.itm}
load net {z.out#13(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0)#3.itm}
load net {z.out#13(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0)#3.itm}
load net {z.out#13(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0)#3.itm}
load net {z.out#13(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0)#3.itm}
load net {z.out#13(5)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0)#3.itm}
load net {z.out#13(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0)#3.itm}
load net {z.out#13(7)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0)#3.itm}
load net {z.out#13(8)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0)#3.itm}
load net {and.dcpl#66} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(5)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(7)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(8)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load inst "not#22" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1547 -attr oid 1544 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#22} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#22" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#36.itm}
load net {not#22.itm} -pin  "not#22" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#22.itm}
load inst "mux#19" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1548 -attr oid 1545 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#19} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#22.itm} -pin  "mux#19" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#22.itm}
load net {fsm_output(5)} -pin  "mux#19" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#38.itm}
load net {or#58.cse} -pin  "mux#19" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#58.cse}
load net {mux#19.itm} -pin  "mux#19" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#19.itm}
load inst "or#59" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1549 -attr oid 1546 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#59} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(6)} -pin  "or#59" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#14.itm}
load net {mux#19.itm} -pin  "or#59" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#19.itm}
load net {or#59.itm} -pin  "or#59" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#59.itm}
load inst "mux#72" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1550 -attr oid 1547 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#72} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#59.itm} -pin  "mux#72" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#59.itm}
load net {or#52.cse} -pin  "mux#72" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#52.cse}
load net {and#171.cse} -pin  "mux#72" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#171.cse}
load net {mux#72.itm} -pin  "mux#72" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#72.itm}
load inst "mux#15" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1551 -attr oid 1548 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#15} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {fsm_output(5)} -pin  "mux#15" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#37.itm}
load net {or.tmp#6} -pin  "mux#15" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#6}
load net {fsm_output(6)} -pin  "mux#15" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#9.itm}
load net {mux#15.itm} -pin  "mux#15" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#15.itm}
load inst "not#39" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1552 -attr oid 1549 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#39} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#39" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#3.itm}
load net {not#39.itm} -pin  "not#39" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#39.itm}
load inst "nor#5" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1553 -attr oid 1550 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(1)} -pin  "nor#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#4.itm}
load net {not#39.itm} -pin  "nor#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#39.itm}
load net {nor#5.itm} -pin  "nor#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#5.itm}
load inst "mux#16" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1554 -attr oid 1551 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#16} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#52.cse} -pin  "mux#16" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#52.cse}
load net {mux#15.itm} -pin  "mux#16" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#15.itm}
load net {nor#5.itm} -pin  "mux#16" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#5.itm}
load net {mux#16.itm} -pin  "mux#16" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#16.itm}
load inst "mux#73" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1555 -attr oid 1552 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#73} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#72.itm} -pin  "mux#73" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#72.itm}
load net {mux#16.itm} -pin  "mux#73" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#16.itm}
load net {fsm_output(2)} -pin  "mux#73" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#20.itm}
load net {mux#73.itm} -pin  "mux#73" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#73.itm}
load inst "COMP_LOOP:twiddle_f:or#16" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1556 -attr oid 1553 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#16} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {mux#73.itm} -pin  "COMP_LOOP:twiddle_f:or#16" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#73.itm}
load net {fsm_output(7)} -pin  "COMP_LOOP:twiddle_f:or#16" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#46.itm}
load net {COMP_LOOP:twiddle_f:or#16.itm} -pin  "COMP_LOOP:twiddle_f:or#16" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#16.itm}
load inst "COMP_LOOP:twiddle_f:and#5" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1557 -attr oid 1554 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {COMP_LOOP:twiddle_f:or#16.itm} -pin  "COMP_LOOP:twiddle_f:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#16.itm}
load net {COMP_LOOP:twiddle_f:and#5.itm} -pin  "COMP_LOOP:twiddle_f:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#5.itm}
load inst "reg(COMP_LOOP-9:twiddle_f:mul.psp)" "reg(9,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1558 -attr oid 1555 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-9:twiddle_f:mul.psp)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(9,0,0,0,0,1,1)"
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(0)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(1)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(2)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(3)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(4)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(5)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(6)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(7)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm(8)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {clk} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1559 -attr oid 1556 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#5.itm} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#5.itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(0)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:mul.psp.sva}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(1)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:mul.psp.sva}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(2)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:mul.psp.sva}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(3)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:mul.psp.sva}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(4)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:mul.psp.sva}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(5)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:mul.psp.sva}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(6)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:mul.psp.sva}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(7)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:mul.psp.sva}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(8)} -pin  "reg(COMP_LOOP-9:twiddle_f:mul.psp)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:mul.psp.sva}
load inst "not#126" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1560 -attr oid 1557 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#126} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#126" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#29.itm}
load net {not#126.itm} -pin  "not#126" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#126.itm}
load inst "mux#76" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1561 -attr oid 1558 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#76} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#126.itm} -pin  "mux#76" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#126.itm}
load net {fsm_output(7)} -pin  "mux#76" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#30.itm}
load net {fsm_output(6)} -pin  "mux#76" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#46.itm}
load net {mux#76.itm} -pin  "mux#76" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#76.itm}
load inst "or#142" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1562 -attr oid 1559 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#142} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(6)} -pin  "or#142" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#45.itm}
load net {fsm_output(7)} -pin  "or#142" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#17.itm}
load net {or#142.itm} -pin  "or#142" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#142.itm}
load inst "mux#77" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1563 -attr oid 1560 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#77} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#76.itm} -pin  "mux#77" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#76.itm}
load net {or#142.itm} -pin  "mux#77" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#142.itm}
load net {fsm_output(3)} -pin  "mux#77" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#36.itm}
load net {mux#77.itm} -pin  "mux#77" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#77.itm}
load inst "not#124" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1564 -attr oid 1561 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#124} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#124" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#35.itm}
load net {not#124.itm} -pin  "not#124" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#124.itm}
load inst "not#125" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1565 -attr oid 1562 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#125} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#125" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#44.itm}
load net {not#125.itm} -pin  "not#125" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#125.itm}
load inst "or#141" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1566 -attr oid 1563 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#141} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {not#124.itm} -pin  "or#141" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#124.itm}
load net {not#125.itm} -pin  "or#141" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#125.itm}
load net {fsm_output(7)} -pin  "or#141" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#16.itm}
load net {or#141.itm} -pin  "or#141" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#141.itm}
load inst "mux#78" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1567 -attr oid 1564 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#78} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#77.itm} -pin  "mux#78" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#77.itm}
load net {or#141.itm} -pin  "mux#78" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#141.itm}
load net {and#171.cse} -pin  "mux#78" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#171.cse}
load net {mux#78.itm} -pin  "mux#78" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#78.itm}
load inst "not#121" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1568 -attr oid 1565 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#121} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#121" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#43.itm}
load net {not#121.itm} -pin  "not#121" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#121.itm}
load inst "nor#22" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1569 -attr oid 1566 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(3)} -pin  "nor#22" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#34.itm}
load net {not#121.itm} -pin  "nor#22" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#121.itm}
load net {nor#22.itm} -pin  "nor#22" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.itm}
load inst "or#140" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1570 -attr oid 1567 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#140} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {nor#22.itm} -pin  "or#140" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#22.itm}
load net {fsm_output(7)} -pin  "or#140" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#15.itm}
load net {or#140.itm} -pin  "or#140" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#140.itm}
load inst "mux#79" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1571 -attr oid 1568 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#79} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#78.itm} -pin  "mux#79" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#78.itm}
load net {or#140.itm} -pin  "mux#79" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#140.itm}
load net {fsm_output(2)} -pin  "mux#79" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#22.itm}
load net {mux#79.itm} -pin  "mux#79" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#79.itm}
load inst "and#169" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1572 -attr oid 1569 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#169} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "and#169" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(12)#3.itm}
load net {fsm_output(6)} -pin  "and#169" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#42.itm}
load net {and#169.itm} -pin  "and#169" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#169.itm}
load inst "or#139" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1573 -attr oid 1570 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#139} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#169.itm} -pin  "or#139" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#169.itm}
load net {fsm_output(7)} -pin  "or#139" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#13.itm}
load net {or#139.itm} -pin  "or#139" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#139.itm}
load inst "not#118" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1574 -attr oid 1571 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#118} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#118" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#41.itm}
load net {not#118.itm} -pin  "not#118" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#118.itm}
load inst "or#138" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1575 -attr oid 1572 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#138} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {not#118.itm} -pin  "or#138" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#118.itm}
load net {fsm_output(7)} -pin  "or#138" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#12.itm}
load net {or#138.itm} -pin  "or#138" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#138.itm}
load inst "mux#74" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1576 -attr oid 1573 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#74} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#139.itm} -pin  "mux#74" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#139.itm}
load net {or#138.itm} -pin  "mux#74" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#138.itm}
load net {fsm_output(0)} -pin  "mux#74" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#24.itm}
load net {mux#74.itm} -pin  "mux#74" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#74.itm}
load inst "not#117" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1577 -attr oid 1574 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#117} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#117" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#29.itm}
load net {not#117.itm} -pin  "not#117" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#117.itm}
load inst "nor#20" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1578 -attr oid 1575 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#20} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(2)} -pin  "nor#20" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#21.itm}
load net {not#117.itm} -pin  "nor#20" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#117.itm}
load net {nor#20.itm} -pin  "nor#20" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#20.itm}
load inst "mux#75" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1579 -attr oid 1576 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#75} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {fsm_output(7)} -pin  "mux#75" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#14.itm}
load net {mux#74.itm} -pin  "mux#75" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#74.itm}
load net {nor#20.itm} -pin  "mux#75" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#20.itm}
load net {mux#75.itm} -pin  "mux#75" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#75.itm}
load inst "mux#80" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1580 -attr oid 1577 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#80} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#79.itm} -pin  "mux#80" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#79.itm}
load net {mux#75.itm} -pin  "mux#80" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#75.itm}
load net {or#175.cse} -pin  "mux#80" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#175.cse}
load net {mux#80.itm} -pin  "mux#80" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#80.itm}
load inst "COMP_LOOP:twiddle_help:and" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1581 -attr oid 1578 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_help:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {mux#80.itm} -pin  "COMP_LOOP:twiddle_help:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#80.itm}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "COMP_LOOP:twiddle_help:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load inst "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" "mux(2,32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1582 -attr oid 1579 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {twiddle_h:rsci.qa_d.mxwt(0)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(1)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(2)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(3)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(4)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(5)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(6)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(7)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(8)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(9)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(10)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(11)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(12)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(13)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(14)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(15)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(16)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(17)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(18)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(19)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(20)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(21)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(22)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(23)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(24)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(25)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(26)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(27)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(28)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(29)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(30)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(31)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle_h:rsci.qa_d.mxwt(32)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(33)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(34)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(35)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(36)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(37)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(38)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(39)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(40)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(41)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(42)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(43)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(44)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(45)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(46)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(47)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(48)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(49)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(50)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(51)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(52)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(53)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(54)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(55)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(56)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(57)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(58)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(59)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(60)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(61)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(62)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle_h:rsci.qa_d.mxwt(63)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(63-32).itm}
load net {and.dcpl#149} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#149}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(0)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(1)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(2)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(3)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(4)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(5)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(6)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(7)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(8)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(9)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(10)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(11)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(12)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(13)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(14)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(15)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(16)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(17)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(18)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(19)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(20)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(21)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(22)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(23)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(24)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(25)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(26)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(27)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(28)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(29)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(30)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(31)} -pin  "COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load inst "reg(COMP_LOOP:twiddle_help#1)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1583 -attr oid 1580 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(0)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(1)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(2)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(3)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(4)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(5)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(6)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(7)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(8)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(9)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(10)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(11)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(12)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(13)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(14)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(15)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(16)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(17)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(18)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(19)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(20)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(21)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(22)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(23)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(24)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(25)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(26)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(27)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(28)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(29)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(30)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm(31)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm}
load net {clk} -pin  "reg(COMP_LOOP:twiddle_help#1)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1584 -attr oid 1581 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "reg(COMP_LOOP:twiddle_help#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load net {COMP_LOOP:twiddle_help#1.sva(0)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(1)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(2)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(3)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(4)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(5)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(6)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(7)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(8)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(9)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(10)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(11)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(12)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(13)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(14)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(15)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(16)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(17)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(18)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(19)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(20)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(21)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(22)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(23)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(24)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(25)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(26)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(27)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(28)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(29)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(30)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(31)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" "mux(2,32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1585 -attr oid 1582 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {twiddle:rsci.qa_d.mxwt(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(5)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(7)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(8)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(9)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(10)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(11)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(12)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(13)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(14)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(15)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(16)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(17)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(18)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(19)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(20)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(21)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(22)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(23)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(24)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(25)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(26)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(27)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(28)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(29)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(30)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(31)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {twiddle:rsci.qa_d.mxwt(32)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(33)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(34)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(35)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(36)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(37)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(38)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(39)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(40)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(41)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(42)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(43)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(44)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(45)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(46)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(47)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(48)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(49)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(50)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(51)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(52)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(53)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(54)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(55)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(56)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(57)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(58)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(59)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(60)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(61)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(62)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {twiddle:rsci.qa_d.mxwt(63)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(63-32).itm}
load net {and.dcpl#149} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#149}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(5)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(7)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(8)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(9)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(10)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(11)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(12)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(13)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(14)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(15)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(16)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(17)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(18)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(19)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(20)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(21)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(22)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(23)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(24)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(25)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(26)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(27)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(28)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(29)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(30)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(31)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load inst "reg(COMP_LOOP:twiddle_f#1)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1586 -attr oid 1583 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(0)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(1)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(2)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(3)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(4)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(5)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(6)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(7)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(8)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(9)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(10)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(11)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(12)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(13)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(14)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(15)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(16)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(17)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(18)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(19)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(20)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(21)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(22)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(23)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(24)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(25)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(26)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(27)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(28)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(29)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(30)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(31)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {clk} -pin  "reg(COMP_LOOP:twiddle_f#1)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1587 -attr oid 1584 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "reg(COMP_LOOP:twiddle_f#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load net {COMP_LOOP:twiddle_f#1.sva(0)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(1)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(2)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(3)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(4)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(5)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(6)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(7)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(8)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(9)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(10)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(11)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(12)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(13)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(14)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(15)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(16)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(17)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(18)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(19)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(20)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(21)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(22)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(23)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(24)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(25)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(26)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(27)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(28)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(29)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(30)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(31)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load inst "VEC_LOOP:or" "or(8,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1588 -attr oid 1585 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,8)"
load net {and.dcpl#39} -pin  "VEC_LOOP:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#53} -pin  "VEC_LOOP:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#53}
load net {and.dcpl#59} -pin  "VEC_LOOP:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {and.dcpl#63} -pin  "VEC_LOOP:or" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {and.dcpl#69} -pin  "VEC_LOOP:or" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#69}
load net {and.dcpl#71} -pin  "VEC_LOOP:or" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {and.dcpl#73} -pin  "VEC_LOOP:or" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#73}
load net {and.dcpl#75} -pin  "VEC_LOOP:or" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#75}
load net {VEC_LOOP:or.itm} -pin  "VEC_LOOP:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#2" "mux(2,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1589 -attr oid 1586 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2} -attr area 12.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(12,1,2)"
load net {VEC_LOOP:j(12:0)#1.sva#1(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm}
load net {VEC_LOOP:j(12:0)#1.sva#1(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(12:0)#1.sva#1)(11-0).itm}
load net {z.out#3(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {VEC_LOOP:or.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load inst "VEC_LOOP:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1590 -attr oid 1587 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {VEC_LOOP:acc#1.cse#10.sva:mx0c1} -pin  "VEC_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva:mx0c1}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:not.itm}
load inst "VEC_LOOP:and" "and(2,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1591 -attr oid 1588 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and} -attr area 12.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(12,2)"
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(0)} -pin  "VEC_LOOP:and" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(1)} -pin  "VEC_LOOP:and" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(2)} -pin  "VEC_LOOP:and" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(3)} -pin  "VEC_LOOP:and" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(4)} -pin  "VEC_LOOP:and" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(5)} -pin  "VEC_LOOP:and" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(6)} -pin  "VEC_LOOP:and" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(7)} -pin  "VEC_LOOP:and" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(8)} -pin  "VEC_LOOP:and" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(9)} -pin  "VEC_LOOP:and" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(10)} -pin  "VEC_LOOP:and" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(11)} -pin  "VEC_LOOP:and" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:and" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:and" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:and" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:and" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:and" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:and" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:and" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:and" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:and" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:and" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:and" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:and" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:and.itm(0)} -pin  "VEC_LOOP:and" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(1)} -pin  "VEC_LOOP:and" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(2)} -pin  "VEC_LOOP:and" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(3)} -pin  "VEC_LOOP:and" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(4)} -pin  "VEC_LOOP:and" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(5)} -pin  "VEC_LOOP:and" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(6)} -pin  "VEC_LOOP:and" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(7)} -pin  "VEC_LOOP:and" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(8)} -pin  "VEC_LOOP:and" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(9)} -pin  "VEC_LOOP:and" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(10)} -pin  "VEC_LOOP:and" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(11)} -pin  "VEC_LOOP:and" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load inst "not#156" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1592 -attr oid 1589 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#156} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux.tmp#2} -pin  "not#156" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#2}
load net {not#156.itm} -pin  "not#156" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#156.itm}
load inst "and#151" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1593 -attr oid 1590 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#151} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#156.itm} -pin  "and#151" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#156.itm}
load net {and.dcpl#113} -pin  "and#151" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#113}
load net {and#151.itm} -pin  "and#151" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#151.itm}
load inst "VEC_LOOP:or#50" "or(10,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1594 -attr oid 1591 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#50} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,10)"
load net {and#151.itm} -pin  "VEC_LOOP:or#50" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#151.itm}
load net {VEC_LOOP:acc#1.cse#10.sva:mx0c1} -pin  "VEC_LOOP:or#50" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva:mx0c1}
load net {and.dcpl#39} -pin  "VEC_LOOP:or#50" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#53} -pin  "VEC_LOOP:or#50" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#53}
load net {and.dcpl#59} -pin  "VEC_LOOP:or#50" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {and.dcpl#63} -pin  "VEC_LOOP:or#50" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {and.dcpl#69} -pin  "VEC_LOOP:or#50" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#69}
load net {and.dcpl#71} -pin  "VEC_LOOP:or#50" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {and.dcpl#73} -pin  "VEC_LOOP:or#50" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#73}
load net {and.dcpl#75} -pin  "VEC_LOOP:or#50" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#75}
load net {VEC_LOOP:or#50.itm} -pin  "VEC_LOOP:or#50" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#50.itm}
load inst "VEC_LOOP:and#4" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1595 -attr oid 1592 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "VEC_LOOP:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {VEC_LOOP:or#50.itm} -pin  "VEC_LOOP:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#50.itm}
load net {VEC_LOOP:and#4.itm} -pin  "VEC_LOOP:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#4.itm}
load inst "reg(VEC_LOOP:acc#1)" "reg(12,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1596 -attr oid 1593 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(12,0,0,0,0,1,1)"
load net {VEC_LOOP:and.itm(0)} -pin  "reg(VEC_LOOP:acc#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(1)} -pin  "reg(VEC_LOOP:acc#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(2)} -pin  "reg(VEC_LOOP:acc#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(3)} -pin  "reg(VEC_LOOP:acc#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(4)} -pin  "reg(VEC_LOOP:acc#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(5)} -pin  "reg(VEC_LOOP:acc#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(6)} -pin  "reg(VEC_LOOP:acc#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(7)} -pin  "reg(VEC_LOOP:acc#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(8)} -pin  "reg(VEC_LOOP:acc#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(9)} -pin  "reg(VEC_LOOP:acc#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(10)} -pin  "reg(VEC_LOOP:acc#1)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(11)} -pin  "reg(VEC_LOOP:acc#1)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#1)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1597 -attr oid 1594 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:and#4.itm} -pin  "reg(VEC_LOOP:acc#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#4.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "reg(VEC_LOOP:acc#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "reg(VEC_LOOP:acc#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "reg(VEC_LOOP:acc#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "reg(VEC_LOOP:acc#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "reg(VEC_LOOP:acc#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "reg(VEC_LOOP:acc#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "reg(VEC_LOOP:acc#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "reg(VEC_LOOP:acc#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "reg(VEC_LOOP:acc#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "reg(VEC_LOOP:acc#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "reg(VEC_LOOP:acc#1)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "reg(VEC_LOOP:acc#1)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load inst "reg(VEC_LOOP:j(12:VEC_LOOP:j:nor" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1598 -attr oid 1595 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(12:VEC_LOOP:j:nor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {or.tmp#26} -pin  "reg(VEC_LOOP:j(12:VEC_LOOP:j:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#26}
load net {or.dcpl#87} -pin  "reg(VEC_LOOP:j(12:VEC_LOOP:j:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#87}
load net {reg(VEC_LOOP:j(12:VEC_LOOP:j:nor.itm} -pin  "reg(VEC_LOOP:j(12:VEC_LOOP:j:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(12:VEC_LOOP:j:nor.itm}
load inst "VEC_LOOP:j:and" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1599 -attr oid 1596 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "VEC_LOOP:j:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(VEC_LOOP:j(12:VEC_LOOP:j:nor.itm} -pin  "VEC_LOOP:j:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(12:VEC_LOOP:j:nor.itm}
load net {VEC_LOOP:j:and.itm} -pin  "VEC_LOOP:j:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and.itm}
load inst "reg(VEC_LOOP:j(12:0)#1)" "reg(13,1,1,0,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1600 -attr oid 1597 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(12:0)#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(13,0,0,1,1,1,1)"
load net {z.out#12(0)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(1)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(2)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(3)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(4)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(5)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(6)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(7)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(8)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(9)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(10)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(11)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(12)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {GND} -pin  "reg(VEC_LOOP:j(12:0)#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2525}
load net {GND} -pin  "reg(VEC_LOOP:j(12:0)#1)" {DRs(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2525}
load net {GND} -pin  "reg(VEC_LOOP:j(12:0)#1)" {DRs(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2525}
load net {GND} -pin  "reg(VEC_LOOP:j(12:0)#1)" {DRs(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2525}
load net {GND} -pin  "reg(VEC_LOOP:j(12:0)#1)" {DRs(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2525}
load net {GND} -pin  "reg(VEC_LOOP:j(12:0)#1)" {DRs(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2525}
load net {GND} -pin  "reg(VEC_LOOP:j(12:0)#1)" {DRs(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2525}
load net {GND} -pin  "reg(VEC_LOOP:j(12:0)#1)" {DRs(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2525}
load net {GND} -pin  "reg(VEC_LOOP:j(12:0)#1)" {DRs(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2525}
load net {GND} -pin  "reg(VEC_LOOP:j(12:0)#1)" {DRs(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2525}
load net {GND} -pin  "reg(VEC_LOOP:j(12:0)#1)" {DRs(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2525}
load net {GND} -pin  "reg(VEC_LOOP:j(12:0)#1)" {DRs(11)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2525}
load net {GND} -pin  "reg(VEC_LOOP:j(12:0)#1)" {DRs(12)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2525}
load net {clk} -pin  "reg(VEC_LOOP:j(12:0)#1)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1601 -attr oid 1598 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:j:and.itm} -pin  "reg(VEC_LOOP:j(12:0)#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and.itm}
load net {rst} -pin  "reg(VEC_LOOP:j(12:0)#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {VEC_LOOP:j(12:0)#1.sva#1(0)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(12:0)#1.sva#1}
load net {VEC_LOOP:j(12:0)#1.sva#1(1)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(12:0)#1.sva#1}
load net {VEC_LOOP:j(12:0)#1.sva#1(2)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(12:0)#1.sva#1}
load net {VEC_LOOP:j(12:0)#1.sva#1(3)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(12:0)#1.sva#1}
load net {VEC_LOOP:j(12:0)#1.sva#1(4)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(12:0)#1.sva#1}
load net {VEC_LOOP:j(12:0)#1.sva#1(5)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(12:0)#1.sva#1}
load net {VEC_LOOP:j(12:0)#1.sva#1(6)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(12:0)#1.sva#1}
load net {VEC_LOOP:j(12:0)#1.sva#1(7)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(12:0)#1.sva#1}
load net {VEC_LOOP:j(12:0)#1.sva#1(8)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(12:0)#1.sva#1}
load net {VEC_LOOP:j(12:0)#1.sva#1(9)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(12:0)#1.sva#1}
load net {VEC_LOOP:j(12:0)#1.sva#1(10)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(12:0)#1.sva#1}
load net {VEC_LOOP:j(12:0)#1.sva#1(11)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(12:0)#1.sva#1}
load net {VEC_LOOP:j(12:0)#1.sva#1(12)} -pin  "reg(VEC_LOOP:j(12:0)#1)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(12:0)#1.sva#1}
load inst "VEC_LOOP:or#53" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1602 -attr oid 1599 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#53} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#45} -pin  "VEC_LOOP:or#53" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#45}
load net {and.dcpl#72} -pin  "VEC_LOOP:or#53" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#72}
load net {VEC_LOOP:or#53.cse} -pin  "VEC_LOOP:or#53" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#53.cse}
load inst "VEC_LOOP:or#54" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1603 -attr oid 1600 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#54} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#53} -pin  "VEC_LOOP:or#54" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#53}
load net {and.dcpl#73} -pin  "VEC_LOOP:or#54" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#73}
load net {VEC_LOOP:or#54.cse} -pin  "VEC_LOOP:or#54" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#54.cse}
load inst "VEC_LOOP:or#55" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1604 -attr oid 1601 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#55} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#56} -pin  "VEC_LOOP:or#55" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load net {and.dcpl#74} -pin  "VEC_LOOP:or#55" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {VEC_LOOP:or#55.cse} -pin  "VEC_LOOP:or#55" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#55.cse}
load inst "VEC_LOOP:or#56" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1605 -attr oid 1602 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#56} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#63} -pin  "VEC_LOOP:or#56" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {and.dcpl#71} -pin  "VEC_LOOP:or#56" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {VEC_LOOP:or#56.cse} -pin  "VEC_LOOP:or#56" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#56.cse}
load inst "VEC_LOOP:or#57" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1606 -attr oid 1603 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#57} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#69} -pin  "VEC_LOOP:or#57" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#69}
load net {and.dcpl#75} -pin  "VEC_LOOP:or#57" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#75}
load net {VEC_LOOP:or#57.cse} -pin  "VEC_LOOP:or#57" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#57.cse}
load inst "VEC_LOOP:or#51" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1607 -attr oid 1604 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#51} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {and.dcpl#30} -pin  "VEC_LOOP:or#51" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#61} -pin  "VEC_LOOP:or#51" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#61}
load net {and.dcpl#66} -pin  "VEC_LOOP:or#51" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {VEC_LOOP:or#51.itm} -pin  "VEC_LOOP:or#51" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#51.itm}
load inst "VEC_LOOP:or#52" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1608 -attr oid 1605 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#52} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#39} -pin  "VEC_LOOP:or#52" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#59} -pin  "VEC_LOOP:or#52" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {VEC_LOOP:or#52.itm} -pin  "VEC_LOOP:or#52" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#52.itm}
load inst "VEC_LOOP:mux1h#12" "mux1h(8,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1609 -attr oid 1606 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12} -attr area 40.398292 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(12,8)"
load net {z.out#6(0)} -pin  "VEC_LOOP:mux1h#12" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(1)} -pin  "VEC_LOOP:mux1h#12" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(2)} -pin  "VEC_LOOP:mux1h#12" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(3)} -pin  "VEC_LOOP:mux1h#12" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(4)} -pin  "VEC_LOOP:mux1h#12" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(5)} -pin  "VEC_LOOP:mux1h#12" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(6)} -pin  "VEC_LOOP:mux1h#12" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(7)} -pin  "VEC_LOOP:mux1h#12" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(8)} -pin  "VEC_LOOP:mux1h#12" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(9)} -pin  "VEC_LOOP:mux1h#12" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(10)} -pin  "VEC_LOOP:mux1h#12" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(11)} -pin  "VEC_LOOP:mux1h#12" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#11(0)} -pin  "VEC_LOOP:mux1h#12" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(1)} -pin  "VEC_LOOP:mux1h#12" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(2)} -pin  "VEC_LOOP:mux1h#12" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(3)} -pin  "VEC_LOOP:mux1h#12" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(4)} -pin  "VEC_LOOP:mux1h#12" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(5)} -pin  "VEC_LOOP:mux1h#12" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(6)} -pin  "VEC_LOOP:mux1h#12" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(7)} -pin  "VEC_LOOP:mux1h#12" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(8)} -pin  "VEC_LOOP:mux1h#12" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(9)} -pin  "VEC_LOOP:mux1h#12" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(10)} -pin  "VEC_LOOP:mux1h#12" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(11)} -pin  "VEC_LOOP:mux1h#12" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#10(0)} -pin  "VEC_LOOP:mux1h#12" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(1)} -pin  "VEC_LOOP:mux1h#12" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(2)} -pin  "VEC_LOOP:mux1h#12" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(3)} -pin  "VEC_LOOP:mux1h#12" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(4)} -pin  "VEC_LOOP:mux1h#12" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(5)} -pin  "VEC_LOOP:mux1h#12" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(6)} -pin  "VEC_LOOP:mux1h#12" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(7)} -pin  "VEC_LOOP:mux1h#12" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(8)} -pin  "VEC_LOOP:mux1h#12" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(9)} -pin  "VEC_LOOP:mux1h#12" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(10)} -pin  "VEC_LOOP:mux1h#12" {A2(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(11)} -pin  "VEC_LOOP:mux1h#12" {A2(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#9(0)} -pin  "VEC_LOOP:mux1h#12" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "VEC_LOOP:mux1h#12" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "VEC_LOOP:mux1h#12" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "VEC_LOOP:mux1h#12" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "VEC_LOOP:mux1h#12" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "VEC_LOOP:mux1h#12" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "VEC_LOOP:mux1h#12" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "VEC_LOOP:mux1h#12" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "VEC_LOOP:mux1h#12" {A3(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "VEC_LOOP:mux1h#12" {A3(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(10)} -pin  "VEC_LOOP:mux1h#12" {A3(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(11)} -pin  "VEC_LOOP:mux1h#12" {A3(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#8(0)} -pin  "VEC_LOOP:mux1h#12" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(1)} -pin  "VEC_LOOP:mux1h#12" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(2)} -pin  "VEC_LOOP:mux1h#12" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(3)} -pin  "VEC_LOOP:mux1h#12" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(4)} -pin  "VEC_LOOP:mux1h#12" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(5)} -pin  "VEC_LOOP:mux1h#12" {A4(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(6)} -pin  "VEC_LOOP:mux1h#12" {A4(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(7)} -pin  "VEC_LOOP:mux1h#12" {A4(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(8)} -pin  "VEC_LOOP:mux1h#12" {A4(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(9)} -pin  "VEC_LOOP:mux1h#12" {A4(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(10)} -pin  "VEC_LOOP:mux1h#12" {A4(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(11)} -pin  "VEC_LOOP:mux1h#12" {A4(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#4(0)} -pin  "VEC_LOOP:mux1h#12" {A5(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(1)} -pin  "VEC_LOOP:mux1h#12" {A5(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(2)} -pin  "VEC_LOOP:mux1h#12" {A5(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(3)} -pin  "VEC_LOOP:mux1h#12" {A5(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(4)} -pin  "VEC_LOOP:mux1h#12" {A5(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(5)} -pin  "VEC_LOOP:mux1h#12" {A5(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(6)} -pin  "VEC_LOOP:mux1h#12" {A5(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(7)} -pin  "VEC_LOOP:mux1h#12" {A5(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(8)} -pin  "VEC_LOOP:mux1h#12" {A5(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(9)} -pin  "VEC_LOOP:mux1h#12" {A5(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(10)} -pin  "VEC_LOOP:mux1h#12" {A5(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(11)} -pin  "VEC_LOOP:mux1h#12" {A5(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#7(0)} -pin  "VEC_LOOP:mux1h#12" {A6(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(1)} -pin  "VEC_LOOP:mux1h#12" {A6(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(2)} -pin  "VEC_LOOP:mux1h#12" {A6(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(3)} -pin  "VEC_LOOP:mux1h#12" {A6(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(4)} -pin  "VEC_LOOP:mux1h#12" {A6(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(5)} -pin  "VEC_LOOP:mux1h#12" {A6(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(6)} -pin  "VEC_LOOP:mux1h#12" {A6(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(7)} -pin  "VEC_LOOP:mux1h#12" {A6(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(8)} -pin  "VEC_LOOP:mux1h#12" {A6(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(9)} -pin  "VEC_LOOP:mux1h#12" {A6(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(10)} -pin  "VEC_LOOP:mux1h#12" {A6(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(11)} -pin  "VEC_LOOP:mux1h#12" {A6(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#3(0)} -pin  "VEC_LOOP:mux1h#12" {A7(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(1)} -pin  "VEC_LOOP:mux1h#12" {A7(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(2)} -pin  "VEC_LOOP:mux1h#12" {A7(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(3)} -pin  "VEC_LOOP:mux1h#12" {A7(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(4)} -pin  "VEC_LOOP:mux1h#12" {A7(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(5)} -pin  "VEC_LOOP:mux1h#12" {A7(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(6)} -pin  "VEC_LOOP:mux1h#12" {A7(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(7)} -pin  "VEC_LOOP:mux1h#12" {A7(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(8)} -pin  "VEC_LOOP:mux1h#12" {A7(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(9)} -pin  "VEC_LOOP:mux1h#12" {A7(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(10)} -pin  "VEC_LOOP:mux1h#12" {A7(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(11)} -pin  "VEC_LOOP:mux1h#12" {A7(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {VEC_LOOP:or#51.itm} -pin  "VEC_LOOP:mux1h#12" {S0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1610 -attr oid 1607 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#51.itm}
load net {VEC_LOOP:or#52.itm} -pin  "VEC_LOOP:mux1h#12" {S1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1611 -attr oid 1608 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#52.itm}
load net {VEC_LOOP:or#53.cse} -pin  "VEC_LOOP:mux1h#12" {S2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1612 -attr oid 1609 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#53.cse}
load net {VEC_LOOP:or#54.cse} -pin  "VEC_LOOP:mux1h#12" {S3} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1613 -attr oid 1610 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#54.cse}
load net {VEC_LOOP:or#55.cse} -pin  "VEC_LOOP:mux1h#12" {S4} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1614 -attr oid 1611 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#55.cse}
load net {VEC_LOOP:or#56.cse} -pin  "VEC_LOOP:mux1h#12" {S5} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1615 -attr oid 1612 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#56.cse}
load net {VEC_LOOP:or#57.cse} -pin  "VEC_LOOP:mux1h#12" {S6} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1616 -attr oid 1613 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#57.cse}
load net {and.dcpl#70} -pin  "VEC_LOOP:mux1h#12" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load net {VEC_LOOP:mux1h#12.itm(0)} -pin  "VEC_LOOP:mux1h#12" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(1)} -pin  "VEC_LOOP:mux1h#12" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(2)} -pin  "VEC_LOOP:mux1h#12" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(3)} -pin  "VEC_LOOP:mux1h#12" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(4)} -pin  "VEC_LOOP:mux1h#12" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(5)} -pin  "VEC_LOOP:mux1h#12" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(6)} -pin  "VEC_LOOP:mux1h#12" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(7)} -pin  "VEC_LOOP:mux1h#12" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(8)} -pin  "VEC_LOOP:mux1h#12" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(9)} -pin  "VEC_LOOP:mux1h#12" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(10)} -pin  "VEC_LOOP:mux1h#12" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(11)} -pin  "VEC_LOOP:mux1h#12" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load inst "VEC_LOOP:or#1" "or(16,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1617 -attr oid 1614 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1} -attr area 3.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,16)"
load net {and.dcpl#30} -pin  "VEC_LOOP:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#39} -pin  "VEC_LOOP:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#45} -pin  "VEC_LOOP:or#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#45}
load net {and.dcpl#53} -pin  "VEC_LOOP:or#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#53}
load net {and.dcpl#56} -pin  "VEC_LOOP:or#1" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load net {and.dcpl#59} -pin  "VEC_LOOP:or#1" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {and.dcpl#61} -pin  "VEC_LOOP:or#1" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#61}
load net {and.dcpl#63} -pin  "VEC_LOOP:or#1" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {and.dcpl#66} -pin  "VEC_LOOP:or#1" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {and.dcpl#69} -pin  "VEC_LOOP:or#1" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#69}
load net {and.dcpl#70} -pin  "VEC_LOOP:or#1" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load net {and.dcpl#71} -pin  "VEC_LOOP:or#1" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {and.dcpl#72} -pin  "VEC_LOOP:or#1" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#72}
load net {and.dcpl#73} -pin  "VEC_LOOP:or#1" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#73}
load net {and.dcpl#74} -pin  "VEC_LOOP:or#1" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {and.dcpl#75} -pin  "VEC_LOOP:or#1" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#75}
load net {VEC_LOOP:or#1.itm} -pin  "VEC_LOOP:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1.itm}
load inst "VEC_LOOP:and#1" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1618 -attr oid 1615 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "VEC_LOOP:and#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {VEC_LOOP:or#1.itm} -pin  "VEC_LOOP:and#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1.itm}
load net {VEC_LOOP:and#1.itm} -pin  "VEC_LOOP:and#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#1.itm}
load inst "reg(VEC_LOOP:acc#10)" "reg(12,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1619 -attr oid 1616 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(12,0,0,0,0,1,1)"
load net {VEC_LOOP:mux1h#12.itm(0)} -pin  "reg(VEC_LOOP:acc#10)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(1)} -pin  "reg(VEC_LOOP:acc#10)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(2)} -pin  "reg(VEC_LOOP:acc#10)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(3)} -pin  "reg(VEC_LOOP:acc#10)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(4)} -pin  "reg(VEC_LOOP:acc#10)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(5)} -pin  "reg(VEC_LOOP:acc#10)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(6)} -pin  "reg(VEC_LOOP:acc#10)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(7)} -pin  "reg(VEC_LOOP:acc#10)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(8)} -pin  "reg(VEC_LOOP:acc#10)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(9)} -pin  "reg(VEC_LOOP:acc#10)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(10)} -pin  "reg(VEC_LOOP:acc#10)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {VEC_LOOP:mux1h#12.itm(11)} -pin  "reg(VEC_LOOP:acc#10)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#12.itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#10)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1620 -attr oid 1617 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:and#1.itm} -pin  "reg(VEC_LOOP:acc#10)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(0)} -pin  "reg(VEC_LOOP:acc#10)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(1)} -pin  "reg(VEC_LOOP:acc#10)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(2)} -pin  "reg(VEC_LOOP:acc#10)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(3)} -pin  "reg(VEC_LOOP:acc#10)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(4)} -pin  "reg(VEC_LOOP:acc#10)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(5)} -pin  "reg(VEC_LOOP:acc#10)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(6)} -pin  "reg(VEC_LOOP:acc#10)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(7)} -pin  "reg(VEC_LOOP:acc#10)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(8)} -pin  "reg(VEC_LOOP:acc#10)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(9)} -pin  "reg(VEC_LOOP:acc#10)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(10)} -pin  "reg(VEC_LOOP:acc#10)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(11)} -pin  "reg(VEC_LOOP:acc#10)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load inst "reg(VEC_LOOP:VEC_LOOP:nor" "nor(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1621 -attr oid 1618 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:nor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {or.dcpl#76} -pin  "reg(VEC_LOOP:VEC_LOOP:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#76}
load net {or.dcpl#72} -pin  "reg(VEC_LOOP:VEC_LOOP:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#72}
load net {or.dcpl#87} -pin  "reg(VEC_LOOP:VEC_LOOP:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#87}
load net {reg(VEC_LOOP:VEC_LOOP:nor.itm} -pin  "reg(VEC_LOOP:VEC_LOOP:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:nor.itm}
load inst "VEC_LOOP:and#2" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1622 -attr oid 1619 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "VEC_LOOP:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(VEC_LOOP:VEC_LOOP:nor.itm} -pin  "VEC_LOOP:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:nor.itm}
load net {VEC_LOOP:and#2.itm} -pin  "VEC_LOOP:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#2.itm}
load inst "reg(VEC_LOOP:acc.psp)" "reg(8,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1623 -attr oid 1620 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc.psp)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(8,0,0,0,0,1,1)"
load net {z.out#13(0)} -pin  "reg(VEC_LOOP:acc.psp)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0).itm}
load net {z.out#13(1)} -pin  "reg(VEC_LOOP:acc.psp)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0).itm}
load net {z.out#13(2)} -pin  "reg(VEC_LOOP:acc.psp)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0).itm}
load net {z.out#13(3)} -pin  "reg(VEC_LOOP:acc.psp)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0).itm}
load net {z.out#13(4)} -pin  "reg(VEC_LOOP:acc.psp)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0).itm}
load net {z.out#13(5)} -pin  "reg(VEC_LOOP:acc.psp)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0).itm}
load net {z.out#13(6)} -pin  "reg(VEC_LOOP:acc.psp)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0).itm}
load net {z.out#13(7)} -pin  "reg(VEC_LOOP:acc.psp)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0).itm}
load net {clk} -pin  "reg(VEC_LOOP:acc.psp)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1624 -attr oid 1621 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:and#2.itm} -pin  "reg(VEC_LOOP:acc.psp)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#2.itm}
load net {VEC_LOOP:acc.psp.sva(0)} -pin  "reg(VEC_LOOP:acc.psp)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva}
load net {VEC_LOOP:acc.psp.sva(1)} -pin  "reg(VEC_LOOP:acc.psp)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva}
load net {VEC_LOOP:acc.psp.sva(2)} -pin  "reg(VEC_LOOP:acc.psp)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva}
load net {VEC_LOOP:acc.psp.sva(3)} -pin  "reg(VEC_LOOP:acc.psp)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva}
load net {VEC_LOOP:acc.psp.sva(4)} -pin  "reg(VEC_LOOP:acc.psp)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva}
load net {VEC_LOOP:acc.psp.sva(5)} -pin  "reg(VEC_LOOP:acc.psp)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva}
load net {VEC_LOOP:acc.psp.sva(6)} -pin  "reg(VEC_LOOP:acc.psp)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva}
load net {VEC_LOOP:acc.psp.sva(7)} -pin  "reg(VEC_LOOP:acc.psp)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva}
load inst "not#157" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1625 -attr oid 1622 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#157} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or#175.cse} -pin  "not#157" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#175.cse}
load net {not#157.itm} -pin  "not#157" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#157.itm}
load inst "mux#87" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1626 -attr oid 1623 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#87} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#157.itm} -pin  "mux#87" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#157.itm}
load net {nor.tmp#12} -pin  "mux#87" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.tmp#12}
load net {fsm_output(6)} -pin  "mux#87" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#52.itm}
load net {mux#87.itm} -pin  "mux#87" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#87.itm}
load inst "mux#88" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1627 -attr oid 1624 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#88} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#87.itm} -pin  "mux#88" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#87.itm}
load net {mux.tmp#86} -pin  "mux#88" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#86}
load net {and#171.cse} -pin  "mux#88" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#171.cse}
load net {mux#88.itm} -pin  "mux#88" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#88.itm}
load inst "mux#89" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1628 -attr oid 1625 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#89} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#88.itm} -pin  "mux#89" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#88.itm}
load net {mux.tmp#86} -pin  "mux#89" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#86}
load net {fsm_output(2)} -pin  "mux#89" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#24.itm}
load net {mux#89.itm} -pin  "mux#89" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#89.itm}
load inst "reg(COMP_LOOP-2:twiddle_f:or" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1629 -attr oid 1626 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {mux#89.itm} -pin  "reg(COMP_LOOP-2:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#89.itm}
load net {fsm_output(7)} -pin  "reg(COMP_LOOP-2:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#49.itm}
load net {reg(COMP_LOOP-2:twiddle_f:or.itm} -pin  "reg(COMP_LOOP-2:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:and#7" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1630 -attr oid 1627 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP-2:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:or.itm}
load net {COMP_LOOP:twiddle_f:and#7.itm} -pin  "COMP_LOOP:twiddle_f:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7.itm}
load inst "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" "reg(12,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1631 -attr oid 1628 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift.ncse)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(12,0,0,0,0,1,1)"
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(10)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(11)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {clk} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1632 -attr oid 1629 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#7.itm} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7.itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(10)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(11)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load inst "nor#29" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1633 -attr oid 1630 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#29} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and#184.cse} -pin  "nor#29" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load net {fsm_output(5)} -pin  "nor#29" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#35.itm}
load net {nor#29.itm} -pin  "nor#29" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#29.itm}
load inst "mux#91" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1634 -attr oid 1631 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#91} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor#29.itm} -pin  "mux#91" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#29.itm}
load net {nor.tmp#3} -pin  "mux#91" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.tmp#3}
load net {fsm_output(6)} -pin  "mux#91" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#54.itm}
load net {mux#91.itm} -pin  "mux#91" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#91.itm}
load inst "mux#92" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1635 -attr oid 1632 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#92} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#91.itm} -pin  "mux#92" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#91.itm}
load net {mux.tmp#22} -pin  "mux#92" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#22}
load net {and#171.cse} -pin  "mux#92" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#171.cse}
load net {mux#92.itm} -pin  "mux#92" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#92.itm}
load inst "mux#93" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1636 -attr oid 1633 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#93} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#92.itm} -pin  "mux#93" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#92.itm}
load net {mux.tmp#22} -pin  "mux#93" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#22}
load net {fsm_output(2)} -pin  "mux#93" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#25.itm}
load net {mux#93.itm} -pin  "mux#93" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#93.itm}
load inst "reg(COMP_LOOP-3:twiddle_f:or" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1637 -attr oid 1634 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {mux#93.itm} -pin  "reg(COMP_LOOP-3:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#93.itm}
load net {fsm_output(7)} -pin  "reg(COMP_LOOP-3:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#50.itm}
load net {reg(COMP_LOOP-3:twiddle_f:or.itm} -pin  "reg(COMP_LOOP-3:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:and#8" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1638 -attr oid 1635 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP-3:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:or.itm}
load net {COMP_LOOP:twiddle_f:and#8.itm} -pin  "COMP_LOOP:twiddle_f:and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#8.itm}
load inst "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" "reg(11,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1639 -attr oid 1636 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:lshift.ncse)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(11,0,0,0,0,1,1)"
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(9)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(10)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {clk} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1640 -attr oid 1637 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#8.itm} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#8.itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(0)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(1)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(2)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(3)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(4)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(5)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(6)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(7)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(9)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(10)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load inst "not#75" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1641 -attr oid 1638 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#75} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#75" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#45.itm}
load net {not#75.itm} -pin  "not#75" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#75.itm}
load inst "not#199" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1642 -attr oid 1639 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#199} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#199" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#52.itm}
load net {not#199.itm} -pin  "not#199" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#199.itm}
load inst "and#157" "and(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1643 -attr oid 1640 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#157} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#94} -pin  "and#157" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#94}
load net {not#75.itm} -pin  "and#157" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#75.itm}
load net {not#199.itm} -pin  "and#157" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#199.itm}
load net {fsm_output(2)} -pin  "and#157" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#38.itm}
load net {and#157.itm} -pin  "and#157" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#157.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#1" "mux(2,11)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1644 -attr oid 1641 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1} -attr area 11.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(11,1,2)"
load net {z.out#15(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#15(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#15}
load net {z.out#13(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#187.itm}
load net {z.out#13(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#187.itm}
load net {z.out#13(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#187.itm}
load net {z.out#13(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#187.itm}
load net {z.out#13(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#187.itm}
load net {z.out#13(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#187.itm}
load net {z.out#13(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#187.itm}
load net {z.out#13(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#187.itm}
load net {z.out#13(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#187.itm}
load net {z.out#13(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#187.itm}
load net {DC} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#187.itm}
load net {and#157.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#157.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.rgt}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.rgt}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.rgt}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.rgt}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.rgt}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.rgt}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.rgt}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.rgt}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.rgt}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.rgt}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.rgt}
load inst "not#402" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1645 -attr oid 1642 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#402} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#402" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#95.itm}
load net {not#402.itm} -pin  "not#402" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#402.itm}
load inst "or#176" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1646 -attr oid 1643 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#176} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {not#402.itm} -pin  "or#176" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#402.itm}
load net {fsm_output(0)} -pin  "or#176" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#71.itm}
load net {or#176.itm} -pin  "or#176" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#176.itm}
load inst "and#514" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1647 -attr oid 1644 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#514} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(4)} -pin  "and#514" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#94.itm}
load net {fsm_output(0)} -pin  "and#514" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#70.itm}
load net {and#514.itm} -pin  "and#514" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#514.itm}
load inst "mux#102" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1648 -attr oid 1645 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#102} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#176.itm} -pin  "mux#102" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#176.itm}
load net {and#514.itm} -pin  "mux#102" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#514.itm}
load net {fsm_output(5)} -pin  "mux#102" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#105.itm}
load net {mux#102.itm} -pin  "mux#102" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#102.itm}
load inst "nor" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1649 -attr oid 1646 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {mux#102.itm} -pin  "nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#102.itm}
load net {fsm_output(1)} -pin  "nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#76.itm}
load net {nor.itm} -pin  "nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.itm}
load inst "not#398" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1650 -attr oid 1647 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#398} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#398" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#90.itm}
load net {not#398.itm} -pin  "not#398" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#398.itm}
load inst "not#397" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1651 -attr oid 1648 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#397} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#397" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#80.itm}
load net {not#397.itm} -pin  "not#397" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#397.itm}
load inst "and#507" "and(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1652 -attr oid 1649 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#507} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,5)"
load net {nor.itm} -pin  "and#507" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.itm}
load net {fsm_output(2)} -pin  "and#507" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#70.itm}
load net {not#398.itm} -pin  "and#507" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#398.itm}
load net {not#397.itm} -pin  "and#507" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#397.itm}
load net {complete:rsci.wen_comp} -pin  "and#507" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {and#507.itm} -pin  "and#507" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#507.itm}
load inst "reg(VEC_LOOP:acc#12.psp)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1653 -attr oid 1650 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#12.psp)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(10)} -pin  "reg(VEC_LOOP:acc#12.psp)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(10).itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#12.psp)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1654 -attr oid 1651 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {and#507.itm} -pin  "reg(VEC_LOOP:acc#12.psp)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#507.itm}
load net {VEC_LOOP:acc#12.psp.sva(10)} -pin  "reg(VEC_LOOP:acc#12.psp)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#12.psp.sva(10)}
load inst "or#175" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1655 -attr oid 1652 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#175} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(4)} -pin  "or#175" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#96.itm}
load net {fsm_output(5)} -pin  "or#175" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#106.itm}
load net {or#175.cse} -pin  "or#175" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#175.cse}
load inst "not#407" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1656 -attr oid 1653 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#407} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#407" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#77.itm}
load net {not#407.itm} -pin  "not#407" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#407.itm}
load inst "nor#86" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1657 -attr oid 1654 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#86} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(3)} -pin  "nor#86" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#91.itm}
load net {fsm_output(7)} -pin  "nor#86" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#81.itm}
load net {nor#86.itm} -pin  "nor#86" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#86.itm}
load inst "not#404" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1658 -attr oid 1655 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#404} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#404" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#72.itm}
load net {not#404.itm} -pin  "not#404" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#404.itm}
load inst "and#513" "and(6,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1659 -attr oid 1656 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#513} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,6)"
load net {not#407.itm} -pin  "and#513" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#407.itm}
load net {fsm_output(2)} -pin  "and#513" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#71.itm}
load net {or#175.cse} -pin  "and#513" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#175.cse}
load net {nor#86.itm} -pin  "and#513" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#86.itm}
load net {not#404.itm} -pin  "and#513" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#404.itm}
load net {complete:rsci.wen_comp} -pin  "and#513" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {and#513.itm} -pin  "and#513" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#513.itm}
load inst "reg(VEC_LOOP:acc#12.psp)#1" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1660 -attr oid 1657 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#12.psp)#1} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(0)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(1)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(2)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(3)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(4)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(5)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(6)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(7)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(8)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.rgt(9)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1661 -attr oid 1658 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {and#513.itm} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#513.itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(0)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#12.psp.sva(9:0)}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(1)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#12.psp.sva(9:0)}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(2)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#12.psp.sva(9:0)}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(3)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#12.psp.sva(9:0)}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(4)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#12.psp.sva(9:0)}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(5)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#12.psp.sva(9:0)}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(6)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#12.psp.sva(9:0)}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(7)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#12.psp.sva(9:0)}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(8)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#12.psp.sva(9:0)}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(9)} -pin  "reg(VEC_LOOP:acc#12.psp)#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#12.psp.sva(9:0)}
load inst "or#159" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1662 -attr oid 1659 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#159} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#171.cse} -pin  "or#159" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#171.cse}
load net {fsm_output(2)} -pin  "or#159" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#39.itm}
load net {or#159.itm} -pin  "or#159" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#159.itm}
load inst "and#159" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1663 -attr oid 1660 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#159} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {or#159.itm} -pin  "and#159" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#159.itm}
load net {and#184.cse} -pin  "and#159" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load net {and#159.itm} -pin  "and#159" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#159.itm}
load inst "or#160" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1664 -attr oid 1661 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#160} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#159.itm} -pin  "or#160" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#159.itm}
load net {fsm_output(5)} -pin  "or#160" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#46.itm}
load net {or#160.itm} -pin  "or#160" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#160.itm}
load inst "xnor" "xnor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1665 -attr oid 1662 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xnor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_xnor(1,2)"
load net {or#160.itm} -pin  "xnor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#160.itm}
load net {fsm_output(6)} -pin  "xnor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#62.itm}
load net {xnor.itm} -pin  "xnor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xnor.itm}
load inst "reg(COMP_LOOP-5:twiddle_f:or" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1666 -attr oid 1663 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-5:twiddle_f:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {xnor.itm} -pin  "reg(COMP_LOOP-5:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xnor.itm}
load net {fsm_output(7)} -pin  "reg(COMP_LOOP-5:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#22.itm}
load net {reg(COMP_LOOP-5:twiddle_f:or.itm} -pin  "reg(COMP_LOOP-5:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-5:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:and#9" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1667 -attr oid 1664 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#9} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP-5:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:and#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-5:twiddle_f:or.itm}
load net {COMP_LOOP:twiddle_f:and#9.itm} -pin  "COMP_LOOP:twiddle_f:and#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#9.itm}
load inst "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1668 -attr oid 1665 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-5:twiddle_f:lshift.ncse)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {z.out(0)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(1)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(2)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(3)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(4)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(5)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(6)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(7)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(8)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(9)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {clk} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1669 -attr oid 1666 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#9.itm} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#9.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(0)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(1)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(2)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(3)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(4)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(5)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(6)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(7)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(8)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(9)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load inst "not#163" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1670 -attr oid 1667 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#163} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {nor.tmp#3} -pin  "not#163" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.tmp#3}
load net {not#163.itm} -pin  "not#163" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#163.itm}
load inst "mux#96" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1671 -attr oid 1668 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#96} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#163.itm} -pin  "mux#96" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#163.itm}
load net {or#175.cse} -pin  "mux#96" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#175.cse}
load net {fsm_output(6)} -pin  "mux#96" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#56.itm}
load net {mux#96.itm} -pin  "mux#96" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#96.itm}
load inst "mux#97" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1672 -attr oid 1669 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#97} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#96.itm} -pin  "mux#97" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#96.itm}
load net {mux#40.cse} -pin  "mux#97" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#40.cse}
load net {and#171.cse} -pin  "mux#97" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#171.cse}
load net {mux#97.itm} -pin  "mux#97" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#97.itm}
load inst "mux#98" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1673 -attr oid 1670 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#98} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#97.itm} -pin  "mux#98" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#97.itm}
load net {mux#40.cse} -pin  "mux#98" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#40.cse}
load net {fsm_output(2)} -pin  "mux#98" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#26.itm}
load net {mux#98.itm} -pin  "mux#98" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#98.itm}
load inst "reg(COMP_LOOP:or" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1674 -attr oid 1671 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {mux#98.itm} -pin  "reg(COMP_LOOP:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#98.itm}
load net {fsm_output(7)} -pin  "reg(COMP_LOOP:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#51.itm}
load net {reg(COMP_LOOP:or.itm} -pin  "reg(COMP_LOOP:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:or.itm}
load inst "COMP_LOOP:twiddle_help:and#1" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1675 -attr oid 1672 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_help:and#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP:or.itm} -pin  "COMP_LOOP:twiddle_help:and#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:or.itm}
load net {COMP_LOOP:twiddle_help:and#1.cse} -pin  "COMP_LOOP:twiddle_help:and#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and#1.cse}
load inst "reg(COMP_LOOP:twiddle_help#9)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1676 -attr oid 1673 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help#9)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle_h:rsci.qa_d.mxwt(0)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(1)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(2)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(3)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(4)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(5)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(6)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(7)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(8)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(9)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(10)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(11)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(12)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(13)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(14)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(15)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(16)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(17)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(18)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(19)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(20)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(21)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(22)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(23)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(24)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(25)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(26)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(27)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(28)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(29)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(30)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle_h:rsci.qa_d.mxwt(31)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm}
load net {clk} -pin  "reg(COMP_LOOP:twiddle_help#9)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1677 -attr oid 1674 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_help:and#1.cse} -pin  "reg(COMP_LOOP:twiddle_help#9)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and#1.cse}
load net {COMP_LOOP:twiddle_help#9.sva(0)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(1)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(2)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(3)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(4)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(5)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(6)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(7)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(8)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(9)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(10)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(11)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(12)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(13)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(14)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(15)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(16)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(17)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(18)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(19)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(20)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(21)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(22)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(23)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(24)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(25)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(26)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(27)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(28)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(29)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(30)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(31)} -pin  "reg(COMP_LOOP:twiddle_help#9)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load inst "reg(COMP_LOOP:twiddle_f#9)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1678 -attr oid 1675 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f#9)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle:rsci.qa_d.mxwt(0)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(1)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(2)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(3)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(4)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(5)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(6)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(7)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(8)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(9)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(10)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(11)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(12)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(13)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(14)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(15)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(16)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(17)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(18)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(19)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(20)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(21)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(22)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(23)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(24)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(25)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(26)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(27)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(28)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(29)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(30)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {twiddle:rsci.qa_d.mxwt(31)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d.mxwt)(31-0).itm}
load net {clk} -pin  "reg(COMP_LOOP:twiddle_f#9)" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1679 -attr oid 1676 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_help:and#1.cse} -pin  "reg(COMP_LOOP:twiddle_f#9)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and#1.cse}
load net {COMP_LOOP:twiddle_f#9.sva(0)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(1)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(2)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(3)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(4)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(5)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(6)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(7)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(8)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(9)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(10)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(11)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(12)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(13)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(14)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(15)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(16)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(17)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(18)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(19)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(20)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(21)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(22)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(23)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(24)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(25)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(26)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(27)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(28)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(29)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(30)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(31)} -pin  "reg(COMP_LOOP:twiddle_f#9)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load inst "STAGE_LOOP:acc#1" "add(4,-1,1,1,4)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1680 -attr oid 1677 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc#1} -attr area 4.000000 -attr delay 0.945000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(4,0,3,1,4)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:acc#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:acc#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:acc#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:acc#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {PWR} -pin  "STAGE_LOOP:acc#1" {B(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-1#1}
load net {STAGE_LOOP:i(3:0).sva#2(0)} -pin  "STAGE_LOOP:acc#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(1)} -pin  "STAGE_LOOP:acc#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(2)} -pin  "STAGE_LOOP:acc#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(3)} -pin  "STAGE_LOOP:acc#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load inst "COMP_LOOP-1:STAGE_LOOP:i:not#1" "not(4)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1681 -attr oid 1678 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(4)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(0)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(1)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(2)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(3)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load inst "COMP_LOOP-1:twiddle_f:acc" "add(4,-1,3,1,4)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1682 -attr oid 1679 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc} -attr area 4.000000 -attr delay 0.945000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(4,0,3,1,4)"
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(0)} -pin  "COMP_LOOP-1:twiddle_f:acc" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(1)} -pin  "COMP_LOOP-1:twiddle_f:acc" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(2)} -pin  "COMP_LOOP-1:twiddle_f:acc" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(3)} -pin  "COMP_LOOP-1:twiddle_f:acc" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {PWR} -pin  "COMP_LOOP-1:twiddle_f:acc" {B(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-3}
load net {GND} -pin  "COMP_LOOP-1:twiddle_f:acc" {B(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-3}
load net {PWR} -pin  "COMP_LOOP-1:twiddle_f:acc" {B(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-3}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(0)} -pin  "COMP_LOOP-1:twiddle_f:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(1)} -pin  "COMP_LOOP-1:twiddle_f:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(2)} -pin  "COMP_LOOP-1:twiddle_f:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(3)} -pin  "COMP_LOOP-1:twiddle_f:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0}
load inst "not#170" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1683 -attr oid 1680 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#170} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#170" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#31.itm}
load net {not#170.itm} -pin  "not#170" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#170.itm}
load inst "mux#2" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1684 -attr oid 1681 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#2} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#170.itm} -pin  "mux#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#170.itm}
load net {fsm_output(7)} -pin  "mux#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#20.itm}
load net {or#53.cse} -pin  "mux#2" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#53.cse}
load net {mux.tmp#2} -pin  "mux#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#2}
load inst "nor#51" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1685 -attr oid 1682 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#51} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(7)} -pin  "nor#51" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#32.itm}
load net {fsm_output(5)} -pin  "nor#51" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#52.itm}
load net {and.dcpl#3} -pin  "nor#51" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#3}
load inst "and#183" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1686 -attr oid 1683 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#183} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(4)} -pin  "and#183" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#8.itm}
load net {fsm_output(5)} -pin  "and#183" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#5.itm}
load net {nor.tmp#3} -pin  "and#183" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.tmp#3}
load inst "or#46" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1687 -attr oid 1684 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#46} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {fsm_output(3)} -pin  "or#46" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#8.itm}
load net {fsm_output(4)} -pin  "or#46" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#9.itm}
load net {fsm_output(5)} -pin  "or#46" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#6.itm}
load net {or.tmp#6} -pin  "or#46" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#6}
load inst "not#42" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1688 -attr oid 1685 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#42} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#42" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2).itm}
load net {not#42.itm} -pin  "not#42" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#42.itm}
load inst "and#8" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1689 -attr oid 1686 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(1)} -pin  "and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1).itm}
load net {not#42.itm} -pin  "and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#42.itm}
load net {and.dcpl#8} -pin  "and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#8}
load inst "and#14" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1690 -attr oid 1687 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#14} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#3} -pin  "and#14" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#3}
load net {nor#33.cse} -pin  "and#14" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {and.dcpl#14} -pin  "and#14" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#14}
load inst "and#181" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1691 -attr oid 1688 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#181} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {or#58.cse} -pin  "and#181" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#58.cse}
load net {fsm_output(5)} -pin  "and#181" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#13.itm}
load net {nor.tmp#6} -pin  "and#181" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.tmp#6}
load inst "not#151" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1692 -attr oid 1689 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#151} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or#175.cse} -pin  "not#151" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#175.cse}
load net {not#151.itm} -pin  "not#151" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#151.itm}
load inst "mux#22" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1693 -attr oid 1690 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#22} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#151.itm} -pin  "mux#22" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#151.itm}
load net {nor.tmp#6} -pin  "mux#22" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.tmp#6}
load net {fsm_output(6)} -pin  "mux#22" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#15.itm}
load net {mux.tmp#22} -pin  "mux#22" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#22}
load inst "not#154" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1694 -attr oid 1691 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#154} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {nor.tmp#6} -pin  "not#154" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.tmp#6}
load net {not#154.itm} -pin  "not#154" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#154.itm}
load inst "mux#40" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1695 -attr oid 1692 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#40} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#154.itm} -pin  "mux#40" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#154.itm}
load net {or.tmp#6} -pin  "mux#40" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#6}
load net {fsm_output(6)} -pin  "mux#40" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#24.itm}
load net {mux#40.cse} -pin  "mux#40" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#40.cse}
load inst "or#98" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1696 -attr oid 1693 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#98} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(6)} -pin  "or#98" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#28.itm}
load net {fsm_output(0)} -pin  "or#98" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#35.itm}
load net {or.dcpl#72} -pin  "or#98" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#72}
load inst "or#102" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1697 -attr oid 1694 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#102} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {fsm_output(7)} -pin  "or#102" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#35.itm}
load net {fsm_output(5)} -pin  "or#102" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#40.itm}
load net {or#58.cse} -pin  "or#102" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#58.cse}
load net {or.dcpl#76} -pin  "or#102" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#76}
load inst "or#104" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1698 -attr oid 1695 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#104} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "or#104" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#14.itm}
load net {fsm_output(7)} -pin  "or#104" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#6.itm}
load net {or.tmp#26} -pin  "or#104" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#26}
load inst "not#68" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1699 -attr oid 1696 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#68} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#68" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#15.itm}
load net {not#68.itm} -pin  "not#68" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#68.itm}
load inst "or" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1700 -attr oid 1697 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {fsm_output(1)} -pin  "or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#15.itm}
load net {not#68.itm} -pin  "or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#68.itm}
load net {mux.tmp#2} -pin  "or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#2}
load net {nand.tmp} -pin  "or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand.tmp}
load inst "not#195" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1701 -attr oid 1698 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#195} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#195" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#48.itm}
load net {not#195.itm} -pin  "not#195" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#195.itm}
load inst "and#22" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1702 -attr oid 1699 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#22} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#195.itm} -pin  "and#22" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#195.itm}
load net {fsm_output(2)} -pin  "and#22" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#29.itm}
load net {and.dcpl#22} -pin  "and#22" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#22}
load inst "nor#49" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1703 -attr oid 1700 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#49} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(7)} -pin  "nor#49" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#37.itm}
load net {fsm_output(0)} -pin  "nor#49" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#45.itm}
load net {and.dcpl#23} -pin  "nor#49" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#23}
load inst "nor#48" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1704 -attr oid 1701 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#48} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(6)} -pin  "nor#48" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#57.itm}
load net {fsm_output(0)} -pin  "nor#48" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41.itm}
load net {and.dcpl#25} -pin  "nor#48" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load inst "and#26" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1705 -attr oid 1702 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#26} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#25} -pin  "and#26" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load net {and.dcpl#22} -pin  "and#26" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#22}
load net {and.dcpl#26} -pin  "and#26" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load inst "and#30" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1706 -attr oid 1703 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#30} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#14} -pin  "and#30" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#14}
load net {and.dcpl#26} -pin  "and#30" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#30} -pin  "and#30" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load inst "and#31" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1707 -attr oid 1704 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#31} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(1)} -pin  "and#31" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#14.itm}
load net {fsm_output(2)} -pin  "and#31" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#30.itm}
load net {and.dcpl#31} -pin  "and#31" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#31}
load inst "not#408" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1708 -attr oid 1705 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#408} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#408" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#37.itm}
load net {not#408.itm} -pin  "not#408" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#408.itm}
load inst "nor#87" "nor(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1709 -attr oid 1706 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#87} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {mux.tmp#2} -pin  "nor#87" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#2}
load net {not#408.itm} -pin  "nor#87" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#408.itm}
load net {fsm_output(1)} -pin  "nor#87" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#49.itm}
load net {fsm_output(2)} -pin  "nor#87" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#40.itm}
load net {and.dcpl#36} -pin  "nor#87" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#36}
load inst "not#209" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1710 -attr oid 1707 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#209} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#209" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#49.itm}
load net {not#209.itm} -pin  "not#209" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#209.itm}
load inst "and#37" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1711 -attr oid 1708 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#37} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#209.itm} -pin  "and#37" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#209.itm}
load net {fsm_output(3)} -pin  "and#37" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#46.itm}
load net {and.dcpl#37} -pin  "and#37" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load inst "and#38" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1712 -attr oid 1709 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#38} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#3} -pin  "and#38" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#3}
load net {and.dcpl#37} -pin  "and#38" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load net {and.dcpl#38} -pin  "and#38" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#38}
load inst "and#39" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1713 -attr oid 1710 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#39} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#38} -pin  "and#39" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#38}
load net {and.dcpl#26} -pin  "and#39" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#39} -pin  "and#39" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load inst "not#208" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1714 -attr oid 1711 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#208} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#208" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#52.itm}
load net {not#208.itm} -pin  "not#208" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#208.itm}
load inst "and#43" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1715 -attr oid 1712 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#43} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(4)} -pin  "and#43" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#45.itm}
load net {not#208.itm} -pin  "and#43" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#208.itm}
load net {and.dcpl#43} -pin  "and#43" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load inst "and#44" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1716 -attr oid 1713 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#44} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#3} -pin  "and#44" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#3}
load net {and.dcpl#43} -pin  "and#44" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#44} -pin  "and#44" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load inst "and#45" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1717 -attr oid 1714 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#45} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#44} -pin  "and#45" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {and.dcpl#26} -pin  "and#45" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#45} -pin  "and#45" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#45}
load inst "not#201" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1718 -attr oid 1715 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#201} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#201" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#42.itm}
load net {not#201.itm} -pin  "not#201" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#201.itm}
load inst "and#46" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1719 -attr oid 1716 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#46} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#201.itm} -pin  "and#46" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#201.itm}
load net {fsm_output(1)} -pin  "and#46" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#38.itm}
load net {and.dcpl#46} -pin  "and#46" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#46}
load inst "and#47" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1720 -attr oid 1717 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#47} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#46} -pin  "and#47" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#46}
load net {fsm_output(2)} -pin  "and#47" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#32.itm}
load net {and.dcpl#47} -pin  "and#47" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#47}
load inst "not#183" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1721 -attr oid 1718 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#183} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#183" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#40.itm}
load net {not#183.itm} -pin  "not#183" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#183.itm}
load inst "not#232" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1722 -attr oid 1719 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#232} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#232" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#53.itm}
load net {not#232.itm} -pin  "not#232" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#232.itm}
load inst "and#50" "and(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1723 -attr oid 1720 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#50} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {not#183.itm} -pin  "and#50" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#183.itm}
load net {fsm_output(4)} -pin  "and#50" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#46.itm}
load net {not#232.itm} -pin  "and#50" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#232.itm}
load net {and.dcpl#47} -pin  "and#50" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#47}
load net {and.dcpl#50} -pin  "and#50" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#50}
load inst "and#52" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1724 -attr oid 1721 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#52} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#3} -pin  "and#52" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#3}
load net {and#184.cse} -pin  "and#52" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load net {and.dcpl#52} -pin  "and#52" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#52}
load inst "and#53" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1725 -attr oid 1722 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#53} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#52} -pin  "and#53" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#52}
load net {and.dcpl#26} -pin  "and#53" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#53} -pin  "and#53" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#53}
load inst "not#184" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1726 -attr oid 1723 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#184} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#184" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#41.itm}
load net {not#184.itm} -pin  "not#184" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#184.itm}
load inst "and#54" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1727 -attr oid 1724 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#54} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#184.itm} -pin  "and#54" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#184.itm}
load net {fsm_output(5)} -pin  "and#54" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#42.itm}
load net {and.dcpl#54} -pin  "and#54" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load inst "and#55" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1728 -attr oid 1725 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#55} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#54} -pin  "and#55" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load net {nor#33.cse} -pin  "and#55" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {and.dcpl#55} -pin  "and#55" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load inst "and#56" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1729 -attr oid 1726 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#56} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#55} -pin  "and#56" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#26} -pin  "and#56" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#56} -pin  "and#56" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load inst "and#57" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1730 -attr oid 1727 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#57} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#55} -pin  "and#57" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#47} -pin  "and#57" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#47}
load net {and.dcpl#57} -pin  "and#57" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load inst "and#58" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1731 -attr oid 1728 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#58} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#54} -pin  "and#58" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load net {and.dcpl#37} -pin  "and#58" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load net {and.dcpl#58} -pin  "and#58" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load inst "and#59" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1732 -attr oid 1729 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#59} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#58} -pin  "and#59" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load net {and.dcpl#26} -pin  "and#59" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#59} -pin  "and#59" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load inst "and#60" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1733 -attr oid 1730 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#60} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#54} -pin  "and#60" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load net {and.dcpl#43} -pin  "and#60" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#60} -pin  "and#60" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#60}
load inst "and#61" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1734 -attr oid 1731 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#61} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#60} -pin  "and#61" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#60}
load net {and.dcpl#26} -pin  "and#61" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#61} -pin  "and#61" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#61}
load inst "and#62" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1735 -attr oid 1732 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#62} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#54} -pin  "and#62" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load net {and#184.cse} -pin  "and#62" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load net {and.dcpl#62} -pin  "and#62" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#62}
load inst "and#63" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1736 -attr oid 1733 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#63} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#62} -pin  "and#63" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#62}
load net {and.dcpl#26} -pin  "and#63" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#63} -pin  "and#63" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load inst "not#202" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1737 -attr oid 1734 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#202} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#202" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#43.itm}
load net {not#202.itm} -pin  "not#202" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#202.itm}
load inst "and#64" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1738 -attr oid 1735 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#64} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(6)} -pin  "and#64" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#58.itm}
load net {not#202.itm} -pin  "and#64" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#202.itm}
load net {and.dcpl#64} -pin  "and#64" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#64}
load inst "and#65" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1739 -attr oid 1736 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#65} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#64} -pin  "and#65" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#64}
load net {and.dcpl#22} -pin  "and#65" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#22}
load net {and.dcpl#65} -pin  "and#65" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load inst "and#66" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1740 -attr oid 1737 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#66} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#14} -pin  "and#66" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#14}
load net {and.dcpl#65} -pin  "and#66" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#66} -pin  "and#66" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load inst "and#68" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1741 -attr oid 1738 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#68} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#14} -pin  "and#68" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#14}
load net {and.dcpl#64} -pin  "and#68" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#64}
load net {and.dcpl#31} -pin  "and#68" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#31}
load net {and.dcpl#68} -pin  "and#68" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#68}
load inst "and#69" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1742 -attr oid 1739 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#69} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#38} -pin  "and#69" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#38}
load net {and.dcpl#65} -pin  "and#69" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#69} -pin  "and#69" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#69}
load inst "and#70" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1743 -attr oid 1740 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#70} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#44} -pin  "and#70" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {and.dcpl#65} -pin  "and#70" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#70} -pin  "and#70" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load inst "and#71" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1744 -attr oid 1741 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#71} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#52} -pin  "and#71" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#52}
load net {and.dcpl#65} -pin  "and#71" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#71} -pin  "and#71" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load inst "and#72" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1745 -attr oid 1742 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#72} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#55} -pin  "and#72" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#65} -pin  "and#72" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#72} -pin  "and#72" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#72}
load inst "and#73" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1746 -attr oid 1743 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#73} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#58} -pin  "and#73" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load net {and.dcpl#65} -pin  "and#73" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#73} -pin  "and#73" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#73}
load inst "and#74" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1747 -attr oid 1744 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#74} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#60} -pin  "and#74" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#60}
load net {and.dcpl#65} -pin  "and#74" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#74} -pin  "and#74" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load inst "and#75" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1748 -attr oid 1745 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#75} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#62} -pin  "and#75" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#62}
load net {and.dcpl#65} -pin  "and#75" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#75} -pin  "and#75" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#75}
load inst "and#76" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1749 -attr oid 1746 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#76} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#23} -pin  "and#76" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#23}
load net {fsm_output(2)} -pin  "and#76" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#33.itm}
load net {and.dcpl#76} -pin  "and#76" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#76}
load inst "not#79" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1750 -attr oid 1747 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#79} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or#175.cse} -pin  "not#79" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#175.cse}
load net {not#79.itm} -pin  "not#79" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#79.itm}
load inst "or#107" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1751 -attr oid 1748 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#107} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(3)} -pin  "or#107" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#22.itm}
load net {not#79.itm} -pin  "or#107" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#79.itm}
load net {or.tmp#29} -pin  "or#107" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#29}
load inst "not#233" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1752 -attr oid 1749 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#233} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#233" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#54.itm}
load net {not#233.itm} -pin  "not#233" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#233.itm}
load inst "not#203" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1753 -attr oid 1750 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#203} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#203" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#44.itm}
load net {not#203.itm} -pin  "not#203" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#203.itm}
load inst "and#79" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1754 -attr oid 1751 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#79} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {not#233.itm} -pin  "and#79" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#233.itm}
load net {not#203.itm} -pin  "and#79" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#203.itm}
load net {and.dcpl#22} -pin  "and#79" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#22}
load net {and.dcpl#79} -pin  "and#79" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#79}
load inst "nor#45" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1755 -attr oid 1752 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#45} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(7)} -pin  "nor#45" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#43.itm}
load net {fsm_output(4)} -pin  "nor#45" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#53.itm}
load net {and.dcpl#83} -pin  "nor#45" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#83}
load inst "and#89" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1756 -attr oid 1753 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#89} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#23} -pin  "and#89" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#23}
load net {and.dcpl#8} -pin  "and#89" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#8}
load net {and.dcpl#89} -pin  "and#89" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#89}
load inst "nor#47" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1757 -attr oid 1754 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#47} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(3)} -pin  "nor#47" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#55.itm}
load net {fsm_output(6)} -pin  "nor#47" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#65.itm}
load net {and.dcpl#93} -pin  "nor#47" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load inst "not#211" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1758 -attr oid 1755 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#211} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#211" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#51.itm}
load net {not#211.itm} -pin  "not#211" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#211.itm}
load inst "and#94" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1759 -attr oid 1756 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#94} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#54} -pin  "and#94" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load net {not#211.itm} -pin  "and#94" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#211.itm}
load net {and.dcpl#94} -pin  "and#94" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#94}
load inst "and#176" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1760 -attr oid 1757 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#176} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {fsm_output(3)} -pin  "and#176" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#26.itm}
load net {fsm_output(4)} -pin  "and#176" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#27.itm}
load net {fsm_output(5)} -pin  "and#176" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#24.itm}
load net {nor.tmp#12} -pin  "and#176" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.tmp#12}
load inst "and#97" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1761 -attr oid 1758 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#97} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#25} -pin  "and#97" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load net {and.dcpl#8} -pin  "and#97" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#8}
load net {and.dcpl#97} -pin  "and#97" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#97}
load inst "and#99" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1762 -attr oid 1759 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#99} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#44} -pin  "and#99" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {and.dcpl#97} -pin  "and#99" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#97}
load net {and.dcpl#99} -pin  "and#99" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load inst "and#101" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1763 -attr oid 1760 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#101} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#55} -pin  "and#101" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#97} -pin  "and#101" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#97}
load net {and.dcpl#101} -pin  "and#101" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#101}
load inst "and#105" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1764 -attr oid 1761 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#105} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#64} -pin  "and#105" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#64}
load net {and.dcpl#8} -pin  "and#105" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#8}
load net {and.dcpl#105} -pin  "and#105" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load inst "and#109" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1765 -attr oid 1762 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#109} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#52} -pin  "and#109" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#52}
load net {and.dcpl#105} -pin  "and#109" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and.dcpl#109} -pin  "and#109" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#109}
load inst "not#218" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1766 -attr oid 1763 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#218} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#218" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#43.itm}
load net {not#218.itm} -pin  "not#218" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#218.itm}
load inst "and#113" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1767 -attr oid 1764 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#113} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#46} -pin  "and#113" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#46}
load net {not#218.itm} -pin  "and#113" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#218.itm}
load net {and.dcpl#113} -pin  "and#113" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#113}
load inst "not#212" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1768 -attr oid 1765 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#212} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#212" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#49.itm}
load net {not#212.itm} -pin  "not#212" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#212.itm}
load inst "and#122" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1769 -attr oid 1766 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#122} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(7)} -pin  "and#122" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#24.itm}
load net {not#212.itm} -pin  "and#122" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#212.itm}
load net {and.dcpl#122} -pin  "and#122" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#122}
load inst "not#205" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1770 -attr oid 1767 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#205} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#205" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#66.itm}
load net {not#205.itm} -pin  "not#205" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#205.itm}
load inst "and#126" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1771 -attr oid 1768 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#126} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#205.itm} -pin  "and#126" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#205.itm}
load net {fsm_output(0)} -pin  "and#126" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#38.itm}
load net {and.dcpl#126} -pin  "and#126" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load inst "and#128" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1772 -attr oid 1769 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#128} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#122} -pin  "and#128" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#122}
load net {nor#33.cse} -pin  "and#128" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {and.dcpl#128} -pin  "and#128" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#128}
load inst "not#187" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1773 -attr oid 1770 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#187} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#187" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#44.itm}
load net {not#187.itm} -pin  "not#187" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#187.itm}
load inst "and#135" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1774 -attr oid 1771 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#135} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#187.itm} -pin  "and#135" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#187.itm}
load net {fsm_output(0)} -pin  "and#135" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#39.itm}
load net {and.dcpl#135} -pin  "and#135" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#135}
load inst "not#219" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1775 -attr oid 1772 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#219} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#219" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#44.itm}
load net {not#219.itm} -pin  "not#219" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#219.itm}
load inst "or#128" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1776 -attr oid 1773 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#128} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(1)} -pin  "or#128" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#43.itm}
load net {not#219.itm} -pin  "or#128" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#219.itm}
load net {or.dcpl#87} -pin  "or#128" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#87}
load inst "mux#63" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1777 -attr oid 1774 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#63} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux.tmp#2} -pin  "mux#63" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#2}
load net {and.cse} -pin  "mux#63" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.cse}
load net {fsm_output(1)} -pin  "mux#63" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#24.itm}
load net {mux#63.itm} -pin  "mux#63" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#63.itm}
load inst "mux#64" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1778 -attr oid 1775 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#64} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#63.itm} -pin  "mux#64" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#63.itm}
load net {fsm_output(7)} -pin  "mux#64" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#25.itm}
load net {fsm_output(2)} -pin  "mux#64" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#17.itm}
load net {mux.tmp#64} -pin  "mux#64" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#64}
load inst "and#150" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1779 -attr oid 1776 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#150} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#55} -pin  "and#150" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#126} -pin  "and#150" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load net {and.dcpl#8} -pin  "and#150" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#8}
load net {and.dcpl#149} -pin  "and#150" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#149}
load inst "not#162" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1780 -attr oid 1777 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#162} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or.tmp#6} -pin  "not#162" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#6}
load net {not#162.itm} -pin  "not#162" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#162.itm}
load inst "mux#86" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1781 -attr oid 1778 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#86} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#162.itm} -pin  "mux#86" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#162.itm}
load net {nor.tmp#3} -pin  "mux#86" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor.tmp#3}
load net {fsm_output(6)} -pin  "mux#86" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#51.itm}
load net {mux.tmp#86} -pin  "mux#86" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#86}
load inst "and#140" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1782 -attr oid 1779 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#140} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#128} -pin  "and#140" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#128}
load net {and.dcpl#26} -pin  "and#140" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {STAGE_LOOP:i(3:0).sva:mx0c1} -pin  "and#140" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva:mx0c1}
load inst "and#152" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1783 -attr oid 1780 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#152} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#135} -pin  "and#152" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#135}
load net {and.dcpl#8} -pin  "and#152" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#8}
load net {VEC_LOOP:acc#1.cse#10.sva:mx0c1} -pin  "and#152" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva:mx0c1}
load inst "STAGE_LOOP:i:not" "not(4)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1784 -attr oid 1781 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(4)"
load net {STAGE_LOOP:i(3:0).sva#2(0)} -pin  "STAGE_LOOP:i:not" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(1)} -pin  "STAGE_LOOP:i:not" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(2)} -pin  "STAGE_LOOP:i:not" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(3)} -pin  "STAGE_LOOP:i:not" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i:not.itm(0)} -pin  "STAGE_LOOP:i:not" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(1)} -pin  "STAGE_LOOP:i:not" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(2)} -pin  "STAGE_LOOP:i:not" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(3)} -pin  "STAGE_LOOP:i:not" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load inst "STAGE_LOOP:acc" "add(5,-1,1,0,5)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1785 -attr oid 1782 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc} -attr area 5.000000 -attr delay 0.960000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(5,0,2,1,5)"
load net {STAGE_LOOP:i:not.itm(0)} -pin  "STAGE_LOOP:acc" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(1)} -pin  "STAGE_LOOP:acc" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(2)} -pin  "STAGE_LOOP:acc" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(3)} -pin  "STAGE_LOOP:acc" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {PWR} -pin  "STAGE_LOOP:acc" {A(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {PWR} -pin  "STAGE_LOOP:acc" {B(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {STAGE_LOOP:acc.itm(0)} -pin  "STAGE_LOOP:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(1)} -pin  "STAGE_LOOP:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(2)} -pin  "STAGE_LOOP:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(3)} -pin  "STAGE_LOOP:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:acc" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load inst "VEC_LOOP:or#6" "or(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1786 -attr oid 1783 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#6} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#45} -pin  "VEC_LOOP:or#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#45}
load net {and.dcpl#61} -pin  "VEC_LOOP:or#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#61}
load net {and.dcpl#70} -pin  "VEC_LOOP:or#6" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load net {and.dcpl#74} -pin  "VEC_LOOP:or#6" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {VEC_LOOP:or#6.cse} -pin  "VEC_LOOP:or#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#6.cse}
load inst "VEC_LOOP:or#7" "or(7,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1787 -attr oid 1784 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#7} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,7)"
load net {and.dcpl#53} -pin  "VEC_LOOP:or#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#53}
load net {and.dcpl#59} -pin  "VEC_LOOP:or#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {and.dcpl#63} -pin  "VEC_LOOP:or#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {and.dcpl#69} -pin  "VEC_LOOP:or#7" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#69}
load net {and.dcpl#71} -pin  "VEC_LOOP:or#7" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {and.dcpl#73} -pin  "VEC_LOOP:or#7" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#73}
load net {and.dcpl#75} -pin  "VEC_LOOP:or#7" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#75}
load net {VEC_LOOP:or#7.cse} -pin  "VEC_LOOP:or#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#7.cse}
load inst "VEC_LOOP:or#8" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1788 -attr oid 1785 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#56} -pin  "VEC_LOOP:or#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load net {and.dcpl#72} -pin  "VEC_LOOP:or#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#72}
load net {VEC_LOOP:or#8.cse} -pin  "VEC_LOOP:or#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#8.cse}
load inst "VEC_LOOP:or#15" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1789 -attr oid 1786 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#15} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#39} -pin  "VEC_LOOP:or#15" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#70} -pin  "VEC_LOOP:or#15" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load net {VEC_LOOP:or#15.cse} -pin  "VEC_LOOP:or#15" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#15.cse}
load inst "VEC_LOOP:or#19" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1790 -attr oid 1787 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#19} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#61} -pin  "VEC_LOOP:or#19" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#61}
load net {and.dcpl#66} -pin  "VEC_LOOP:or#19" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {VEC_LOOP:or#19.cse} -pin  "VEC_LOOP:or#19" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#19.cse}
load inst "VEC_LOOP:mux1h#8" "mux1h(6,9)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1791 -attr oid 1788 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8} -attr area 23.386555 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(9,6)"
load net {z.out#6(3)} -pin  "VEC_LOOP:mux1h#8" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm}
load net {z.out#6(4)} -pin  "VEC_LOOP:mux1h#8" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm}
load net {z.out#6(5)} -pin  "VEC_LOOP:mux1h#8" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm}
load net {z.out#6(6)} -pin  "VEC_LOOP:mux1h#8" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm}
load net {z.out#6(7)} -pin  "VEC_LOOP:mux1h#8" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm}
load net {z.out#6(8)} -pin  "VEC_LOOP:mux1h#8" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm}
load net {z.out#6(9)} -pin  "VEC_LOOP:mux1h#8" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm}
load net {z.out#6(10)} -pin  "VEC_LOOP:mux1h#8" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm}
load net {z.out#6(11)} -pin  "VEC_LOOP:mux1h#8" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(11-3).itm}
load net {z.out#11(3)} -pin  "VEC_LOOP:mux1h#8" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm}
load net {z.out#11(4)} -pin  "VEC_LOOP:mux1h#8" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm}
load net {z.out#11(5)} -pin  "VEC_LOOP:mux1h#8" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm}
load net {z.out#11(6)} -pin  "VEC_LOOP:mux1h#8" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm}
load net {z.out#11(7)} -pin  "VEC_LOOP:mux1h#8" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm}
load net {z.out#11(8)} -pin  "VEC_LOOP:mux1h#8" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm}
load net {z.out#11(9)} -pin  "VEC_LOOP:mux1h#8" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm}
load net {z.out#11(10)} -pin  "VEC_LOOP:mux1h#8" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm}
load net {z.out#11(11)} -pin  "VEC_LOOP:mux1h#8" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(11-3).itm}
load net {z.out#15(2)} -pin  "VEC_LOOP:mux1h#8" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm}
load net {z.out#15(3)} -pin  "VEC_LOOP:mux1h#8" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm}
load net {z.out#15(4)} -pin  "VEC_LOOP:mux1h#8" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm}
load net {z.out#15(5)} -pin  "VEC_LOOP:mux1h#8" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm}
load net {z.out#15(6)} -pin  "VEC_LOOP:mux1h#8" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm}
load net {z.out#15(7)} -pin  "VEC_LOOP:mux1h#8" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm}
load net {z.out#15(8)} -pin  "VEC_LOOP:mux1h#8" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm}
load net {z.out#15(9)} -pin  "VEC_LOOP:mux1h#8" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm}
load net {z.out#15(10)} -pin  "VEC_LOOP:mux1h#8" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(10-2).itm}
load net {z.out#3(3)} -pin  "VEC_LOOP:mux1h#8" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm}
load net {z.out#3(4)} -pin  "VEC_LOOP:mux1h#8" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm}
load net {z.out#3(5)} -pin  "VEC_LOOP:mux1h#8" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm}
load net {z.out#3(6)} -pin  "VEC_LOOP:mux1h#8" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm}
load net {z.out#3(7)} -pin  "VEC_LOOP:mux1h#8" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm}
load net {z.out#3(8)} -pin  "VEC_LOOP:mux1h#8" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm}
load net {z.out#3(9)} -pin  "VEC_LOOP:mux1h#8" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm}
load net {z.out#3(10)} -pin  "VEC_LOOP:mux1h#8" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm}
load net {z.out#3(11)} -pin  "VEC_LOOP:mux1h#8" {A3(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(11-3).itm}
load net {z.out#13(1)} -pin  "VEC_LOOP:mux1h#8" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm}
load net {z.out#13(2)} -pin  "VEC_LOOP:mux1h#8" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm}
load net {z.out#13(3)} -pin  "VEC_LOOP:mux1h#8" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm}
load net {z.out#13(4)} -pin  "VEC_LOOP:mux1h#8" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm}
load net {z.out#13(5)} -pin  "VEC_LOOP:mux1h#8" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm}
load net {z.out#13(6)} -pin  "VEC_LOOP:mux1h#8" {A4(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm}
load net {z.out#13(7)} -pin  "VEC_LOOP:mux1h#8" {A4(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm}
load net {z.out#13(8)} -pin  "VEC_LOOP:mux1h#8" {A4(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm}
load net {z.out#13(9)} -pin  "VEC_LOOP:mux1h#8" {A4(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(9-1).itm}
load net {z.out#13(0)} -pin  "VEC_LOOP:mux1h#8" {A5(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0).itm}
load net {z.out#13(1)} -pin  "VEC_LOOP:mux1h#8" {A5(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0).itm}
load net {z.out#13(2)} -pin  "VEC_LOOP:mux1h#8" {A5(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0).itm}
load net {z.out#13(3)} -pin  "VEC_LOOP:mux1h#8" {A5(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0).itm}
load net {z.out#13(4)} -pin  "VEC_LOOP:mux1h#8" {A5(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0).itm}
load net {z.out#13(5)} -pin  "VEC_LOOP:mux1h#8" {A5(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0).itm}
load net {z.out#13(6)} -pin  "VEC_LOOP:mux1h#8" {A5(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0).itm}
load net {z.out#13(7)} -pin  "VEC_LOOP:mux1h#8" {A5(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0).itm}
load net {z.out#13(8)} -pin  "VEC_LOOP:mux1h#8" {A5(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0).itm}
load net {and.dcpl#30} -pin  "VEC_LOOP:mux1h#8" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#39} -pin  "VEC_LOOP:mux1h#8" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {VEC_LOOP:or#6.cse} -pin  "VEC_LOOP:mux1h#8" {S2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1792 -attr oid 1789 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#6.cse}
load net {VEC_LOOP:or#7.cse} -pin  "VEC_LOOP:mux1h#8" {S3} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1793 -attr oid 1790 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#7.cse}
load net {VEC_LOOP:or#8.cse} -pin  "VEC_LOOP:mux1h#8" {S4} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1794 -attr oid 1791 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#8.cse}
load net {and.dcpl#66} -pin  "VEC_LOOP:mux1h#8" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {VEC_LOOP:mux1h#8.itm(0)} -pin  "VEC_LOOP:mux1h#8" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(1)} -pin  "VEC_LOOP:mux1h#8" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(2)} -pin  "VEC_LOOP:mux1h#8" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(3)} -pin  "VEC_LOOP:mux1h#8" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(4)} -pin  "VEC_LOOP:mux1h#8" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(5)} -pin  "VEC_LOOP:mux1h#8" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(6)} -pin  "VEC_LOOP:mux1h#8" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(7)} -pin  "VEC_LOOP:mux1h#8" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load net {VEC_LOOP:mux1h#8.itm(8)} -pin  "VEC_LOOP:mux1h#8" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load inst "VEC_LOOP:mux1h#6" "mux1h(6,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1795 -attr oid 1792 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6} -attr area 2.599395 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,6)"
load net {z.out#6(2)} -pin  "VEC_LOOP:mux1h#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(2).itm}
load net {z.out#11(2)} -pin  "VEC_LOOP:mux1h#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(2).itm}
load net {z.out#15(1)} -pin  "VEC_LOOP:mux1h#6" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(1).itm}
load net {z.out#3(2)} -pin  "VEC_LOOP:mux1h#6" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(2).itm}
load net {z.out#13(0)} -pin  "VEC_LOOP:mux1h#6" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#13.psp.sva#1)(0).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "VEC_LOOP:mux1h#6" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(2)#1.itm}
load net {and.dcpl#30} -pin  "VEC_LOOP:mux1h#6" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#39} -pin  "VEC_LOOP:mux1h#6" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {VEC_LOOP:or#6.cse} -pin  "VEC_LOOP:mux1h#6" {S2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1796 -attr oid 1793 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#6.cse}
load net {VEC_LOOP:or#7.cse} -pin  "VEC_LOOP:mux1h#6" {S3} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1797 -attr oid 1794 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#7.cse}
load net {VEC_LOOP:or#8.cse} -pin  "VEC_LOOP:mux1h#6" {S4} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1798 -attr oid 1795 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#8.cse}
load net {and.dcpl#66} -pin  "VEC_LOOP:mux1h#6" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {VEC_LOOP:mux1h#6.itm} -pin  "VEC_LOOP:mux1h#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6.itm}
load inst "and#85" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1799 -attr oid 1796 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#85} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#83} -pin  "and#85" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#83}
load net {or#52.cse} -pin  "and#85" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#52.cse}
load net {and.dcpl#79} -pin  "and#85" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#79}
load net {and#85.itm} -pin  "and#85" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#85.itm}
load inst "VEC_LOOP:mux1h#4" "mux1h(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1800 -attr oid 1797 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#4} -attr area 2.215372 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,5)"
load net {z.out#6(1)} -pin  "VEC_LOOP:mux1h#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(1).itm}
load net {z.out#11(1)} -pin  "VEC_LOOP:mux1h#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(1).itm}
load net {z.out#15(0)} -pin  "VEC_LOOP:mux1h#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva:mx0w0)(0).itm}
load net {z.out#3(1)} -pin  "VEC_LOOP:mux1h#4" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "VEC_LOOP:mux1h#4" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(1)#1.itm}
load net {and.dcpl#30} -pin  "VEC_LOOP:mux1h#4" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#39} -pin  "VEC_LOOP:mux1h#4" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {VEC_LOOP:or#6.cse} -pin  "VEC_LOOP:mux1h#4" {S2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1801 -attr oid 1798 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#6.cse}
load net {VEC_LOOP:or#7.cse} -pin  "VEC_LOOP:mux1h#4" {S3} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1802 -attr oid 1799 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#7.cse}
load net {and#85.itm} -pin  "VEC_LOOP:mux1h#4" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#85.itm}
load net {VEC_LOOP:mux1h#4.itm} -pin  "VEC_LOOP:mux1h#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#4.itm}
load inst "nor#39" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1803 -attr oid 1800 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#39} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {or#175.cse} -pin  "nor#39" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#175.cse}
load net {fsm_output(6)} -pin  "nor#39" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#59.itm}
load net {nor#39.itm} -pin  "nor#39" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#39.itm}
load inst "nor#38" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1804 -attr oid 1801 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#38} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {nor#39.itm} -pin  "nor#38" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#39.itm}
load net {fsm_output(7)} -pin  "nor#38" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#42.itm}
load net {nor#38.itm} -pin  "nor#38" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#38.itm}
load inst "and#81" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1805 -attr oid 1802 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#81} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {nor#38.itm} -pin  "and#81" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#38.itm}
load net {and.dcpl#79} -pin  "and#81" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#79}
load net {and#81.itm} -pin  "and#81" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#81.itm}
load inst "VEC_LOOP:mux1h#2" "mux1h(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1806 -attr oid 1803 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#2} -attr area 1.831349 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,4)"
load net {z.out#6(0)} -pin  "VEC_LOOP:mux1h#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(0).itm}
load net {z.out#11(0)} -pin  "VEC_LOOP:mux1h#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(0).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "VEC_LOOP:mux1h#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(0)#1.itm}
load net {z.out#3(0)} -pin  "VEC_LOOP:mux1h#2" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(0).itm}
load net {and.dcpl#30} -pin  "VEC_LOOP:mux1h#2" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#39} -pin  "VEC_LOOP:mux1h#2" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and#81.itm} -pin  "VEC_LOOP:mux1h#2" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#81.itm}
load net {VEC_LOOP:or#7.cse} -pin  "VEC_LOOP:mux1h#2" {S3} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1807 -attr oid 1804 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#7.cse}
load net {VEC_LOOP:mux1h#2.itm} -pin  "VEC_LOOP:mux1h#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#2.itm}
load inst "and#33" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1808 -attr oid 1805 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#33} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#14} -pin  "and#33" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#14}
load net {and.dcpl#25} -pin  "and#33" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load net {and.dcpl#31} -pin  "and#33" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#31}
load net {and#33.itm} -pin  "and#33" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#33.itm}
load inst "not#182" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1809 -attr oid 1806 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#182} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#182" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#39.itm}
load net {not#182.itm} -pin  "not#182" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#182.itm}
load inst "not#230" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1810 -attr oid 1807 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#230} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#230" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#46.itm}
load net {not#230.itm} -pin  "not#230" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#230.itm}
load inst "and#42" "and(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1811 -attr oid 1808 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#42} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {not#182.itm} -pin  "and#42" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#182.itm}
load net {fsm_output(3)} -pin  "and#42" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#47.itm}
load net {not#230.itm} -pin  "and#42" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#230.itm}
load net {and.dcpl#31} -pin  "and#42" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#31}
load net {and#42.itm} -pin  "and#42" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#42.itm}
load inst "VEC_LOOP:mux1h" "mux1h(15,8)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1812 -attr oid 1809 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h} -attr area 48.437816 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(8,15)"
load net {z.out#13(0)} -pin  "VEC_LOOP:mux1h" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0)#1.itm}
load net {z.out#13(1)} -pin  "VEC_LOOP:mux1h" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0)#1.itm}
load net {z.out#13(2)} -pin  "VEC_LOOP:mux1h" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0)#1.itm}
load net {z.out#13(3)} -pin  "VEC_LOOP:mux1h" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0)#1.itm}
load net {z.out#13(4)} -pin  "VEC_LOOP:mux1h" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0)#1.itm}
load net {z.out#13(5)} -pin  "VEC_LOOP:mux1h" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0)#1.itm}
load net {z.out#13(6)} -pin  "VEC_LOOP:mux1h" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0)#1.itm}
load net {z.out#13(7)} -pin  "VEC_LOOP:mux1h" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(7-0)#1.itm}
load net {VEC_LOOP:acc.psp.sva(0)} -pin  "VEC_LOOP:mux1h" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva}
load net {VEC_LOOP:acc.psp.sva(1)} -pin  "VEC_LOOP:mux1h" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva}
load net {VEC_LOOP:acc.psp.sva(2)} -pin  "VEC_LOOP:mux1h" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva}
load net {VEC_LOOP:acc.psp.sva(3)} -pin  "VEC_LOOP:mux1h" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva}
load net {VEC_LOOP:acc.psp.sva(4)} -pin  "VEC_LOOP:mux1h" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva}
load net {VEC_LOOP:acc.psp.sva(5)} -pin  "VEC_LOOP:mux1h" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva}
load net {VEC_LOOP:acc.psp.sva(6)} -pin  "VEC_LOOP:mux1h" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva}
load net {VEC_LOOP:acc.psp.sva(7)} -pin  "VEC_LOOP:mux1h" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(4)} -pin  "VEC_LOOP:mux1h" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(5)} -pin  "VEC_LOOP:mux1h" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(6)} -pin  "VEC_LOOP:mux1h" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(7)} -pin  "VEC_LOOP:mux1h" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(8)} -pin  "VEC_LOOP:mux1h" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(9)} -pin  "VEC_LOOP:mux1h" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(10)} -pin  "VEC_LOOP:mux1h" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(11)} -pin  "VEC_LOOP:mux1h" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(11-4)#1.itm}
load net {z.out#3(4)} -pin  "VEC_LOOP:mux1h" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm}
load net {z.out#3(5)} -pin  "VEC_LOOP:mux1h" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm}
load net {z.out#3(6)} -pin  "VEC_LOOP:mux1h" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm}
load net {z.out#3(7)} -pin  "VEC_LOOP:mux1h" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm}
load net {z.out#3(8)} -pin  "VEC_LOOP:mux1h" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm}
load net {z.out#3(9)} -pin  "VEC_LOOP:mux1h" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm}
load net {z.out#3(10)} -pin  "VEC_LOOP:mux1h" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm}
load net {z.out#3(11)} -pin  "VEC_LOOP:mux1h" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(11-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:mux1h" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:mux1h" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:mux1h" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:mux1h" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:mux1h" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:mux1h" {A4(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "VEC_LOOP:mux1h" {A4(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "VEC_LOOP:mux1h" {A4(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4).itm}
load net {z.out#10(4)} -pin  "VEC_LOOP:mux1h" {A5(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm}
load net {z.out#10(5)} -pin  "VEC_LOOP:mux1h" {A5(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm}
load net {z.out#10(6)} -pin  "VEC_LOOP:mux1h" {A5(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm}
load net {z.out#10(7)} -pin  "VEC_LOOP:mux1h" {A5(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm}
load net {z.out#10(8)} -pin  "VEC_LOOP:mux1h" {A5(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm}
load net {z.out#10(9)} -pin  "VEC_LOOP:mux1h" {A5(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm}
load net {z.out#10(10)} -pin  "VEC_LOOP:mux1h" {A5(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm}
load net {z.out#10(11)} -pin  "VEC_LOOP:mux1h" {A5(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(11-4).itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(3)} -pin  "VEC_LOOP:mux1h" {A6(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#205.itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(4)} -pin  "VEC_LOOP:mux1h" {A6(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#205.itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(5)} -pin  "VEC_LOOP:mux1h" {A6(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#205.itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(6)} -pin  "VEC_LOOP:mux1h" {A6(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#205.itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(7)} -pin  "VEC_LOOP:mux1h" {A6(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#205.itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(8)} -pin  "VEC_LOOP:mux1h" {A6(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#205.itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(9)} -pin  "VEC_LOOP:mux1h" {A6(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#205.itm}
load net {VEC_LOOP:acc#12.psp.sva(10)} -pin  "VEC_LOOP:mux1h" {A6(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#205.itm}
load net {z.out#9(4)} -pin  "VEC_LOOP:mux1h" {A7(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm}
load net {z.out#9(5)} -pin  "VEC_LOOP:mux1h" {A7(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm}
load net {z.out#9(6)} -pin  "VEC_LOOP:mux1h" {A7(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm}
load net {z.out#9(7)} -pin  "VEC_LOOP:mux1h" {A7(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm}
load net {z.out#9(8)} -pin  "VEC_LOOP:mux1h" {A7(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm}
load net {z.out#9(9)} -pin  "VEC_LOOP:mux1h" {A7(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm}
load net {z.out#9(10)} -pin  "VEC_LOOP:mux1h" {A7(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm}
load net {z.out#9(11)} -pin  "VEC_LOOP:mux1h" {A7(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(11-4).itm}
load net {z.out#8(4)} -pin  "VEC_LOOP:mux1h" {A8(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm}
load net {z.out#8(5)} -pin  "VEC_LOOP:mux1h" {A8(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm}
load net {z.out#8(6)} -pin  "VEC_LOOP:mux1h" {A8(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm}
load net {z.out#8(7)} -pin  "VEC_LOOP:mux1h" {A8(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm}
load net {z.out#8(8)} -pin  "VEC_LOOP:mux1h" {A8(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm}
load net {z.out#8(9)} -pin  "VEC_LOOP:mux1h" {A8(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm}
load net {z.out#8(10)} -pin  "VEC_LOOP:mux1h" {A8(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm}
load net {z.out#8(11)} -pin  "VEC_LOOP:mux1h" {A8(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(11-4).itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(2)} -pin  "VEC_LOOP:mux1h" {A9(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(3)} -pin  "VEC_LOOP:mux1h" {A9(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(4)} -pin  "VEC_LOOP:mux1h" {A9(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(5)} -pin  "VEC_LOOP:mux1h" {A9(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(6)} -pin  "VEC_LOOP:mux1h" {A9(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(7)} -pin  "VEC_LOOP:mux1h" {A9(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(8)} -pin  "VEC_LOOP:mux1h" {A9(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(9)} -pin  "VEC_LOOP:mux1h" {A9(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(9-2).itm}
load net {z.out#11(4)} -pin  "VEC_LOOP:mux1h" {A10(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm}
load net {z.out#11(5)} -pin  "VEC_LOOP:mux1h" {A10(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm}
load net {z.out#11(6)} -pin  "VEC_LOOP:mux1h" {A10(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm}
load net {z.out#11(7)} -pin  "VEC_LOOP:mux1h" {A10(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm}
load net {z.out#11(8)} -pin  "VEC_LOOP:mux1h" {A10(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm}
load net {z.out#11(9)} -pin  "VEC_LOOP:mux1h" {A10(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm}
load net {z.out#11(10)} -pin  "VEC_LOOP:mux1h" {A10(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm}
load net {z.out#11(11)} -pin  "VEC_LOOP:mux1h" {A10(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(11-4).itm}
load net {z.out#6(4)} -pin  "VEC_LOOP:mux1h" {A11(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm}
load net {z.out#6(5)} -pin  "VEC_LOOP:mux1h" {A11(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm}
load net {z.out#6(6)} -pin  "VEC_LOOP:mux1h" {A11(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm}
load net {z.out#6(7)} -pin  "VEC_LOOP:mux1h" {A11(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm}
load net {z.out#6(8)} -pin  "VEC_LOOP:mux1h" {A11(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm}
load net {z.out#6(9)} -pin  "VEC_LOOP:mux1h" {A11(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm}
load net {z.out#6(10)} -pin  "VEC_LOOP:mux1h" {A11(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm}
load net {z.out#6(11)} -pin  "VEC_LOOP:mux1h" {A11(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(11-4).itm}
load net {z.out#4(4)} -pin  "VEC_LOOP:mux1h" {A12(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm}
load net {z.out#4(5)} -pin  "VEC_LOOP:mux1h" {A12(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm}
load net {z.out#4(6)} -pin  "VEC_LOOP:mux1h" {A12(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm}
load net {z.out#4(7)} -pin  "VEC_LOOP:mux1h" {A12(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm}
load net {z.out#4(8)} -pin  "VEC_LOOP:mux1h" {A12(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm}
load net {z.out#4(9)} -pin  "VEC_LOOP:mux1h" {A12(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm}
load net {z.out#4(10)} -pin  "VEC_LOOP:mux1h" {A12(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm}
load net {z.out#4(11)} -pin  "VEC_LOOP:mux1h" {A12(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(11-4).itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(1)} -pin  "VEC_LOOP:mux1h" {A13(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(2)} -pin  "VEC_LOOP:mux1h" {A13(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(3)} -pin  "VEC_LOOP:mux1h" {A13(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(4)} -pin  "VEC_LOOP:mux1h" {A13(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(5)} -pin  "VEC_LOOP:mux1h" {A13(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(6)} -pin  "VEC_LOOP:mux1h" {A13(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(7)} -pin  "VEC_LOOP:mux1h" {A13(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(8)} -pin  "VEC_LOOP:mux1h" {A13(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(8-1)#1.itm}
load net {z.out#7(4)} -pin  "VEC_LOOP:mux1h" {A14(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm}
load net {z.out#7(5)} -pin  "VEC_LOOP:mux1h" {A14(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm}
load net {z.out#7(6)} -pin  "VEC_LOOP:mux1h" {A14(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm}
load net {z.out#7(7)} -pin  "VEC_LOOP:mux1h" {A14(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm}
load net {z.out#7(8)} -pin  "VEC_LOOP:mux1h" {A14(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm}
load net {z.out#7(9)} -pin  "VEC_LOOP:mux1h" {A14(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm}
load net {z.out#7(10)} -pin  "VEC_LOOP:mux1h" {A14(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm}
load net {z.out#7(11)} -pin  "VEC_LOOP:mux1h" {A14(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(11-4).itm}
load net {and.dcpl#30} -pin  "VEC_LOOP:mux1h" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and#33.itm} -pin  "VEC_LOOP:mux1h" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#33.itm}
load net {and.dcpl#36} -pin  "VEC_LOOP:mux1h" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#36}
load net {VEC_LOOP:or#15.cse} -pin  "VEC_LOOP:mux1h" {S3} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1813 -attr oid 1810 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#15.cse}
load net {and#42.itm} -pin  "VEC_LOOP:mux1h" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#42.itm}
load net {VEC_LOOP:or#53.cse} -pin  "VEC_LOOP:mux1h" {S5} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1814 -attr oid 1811 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#53.cse}
load net {and.dcpl#50} -pin  "VEC_LOOP:mux1h" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#50}
load net {VEC_LOOP:or#54.cse} -pin  "VEC_LOOP:mux1h" {S7} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1815 -attr oid 1812 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#54.cse}
load net {VEC_LOOP:or#55.cse} -pin  "VEC_LOOP:mux1h" {S8} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1816 -attr oid 1813 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#55.cse}
load net {and.dcpl#57} -pin  "VEC_LOOP:mux1h" {S9} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {and.dcpl#59} -pin  "VEC_LOOP:mux1h" {S10} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {VEC_LOOP:or#19.cse} -pin  "VEC_LOOP:mux1h" {S11} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1817 -attr oid 1814 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#19.cse}
load net {VEC_LOOP:or#56.cse} -pin  "VEC_LOOP:mux1h" {S12} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1818 -attr oid 1815 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#56.cse}
load net {and.dcpl#68} -pin  "VEC_LOOP:mux1h" {S13} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#68}
load net {VEC_LOOP:or#57.cse} -pin  "VEC_LOOP:mux1h" {S14} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1819 -attr oid 1816 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#57.cse}
load net {VEC_LOOP:mux1h.itm(0)} -pin  "VEC_LOOP:mux1h" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(1)} -pin  "VEC_LOOP:mux1h" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(2)} -pin  "VEC_LOOP:mux1h" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(3)} -pin  "VEC_LOOP:mux1h" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(4)} -pin  "VEC_LOOP:mux1h" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(5)} -pin  "VEC_LOOP:mux1h" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(6)} -pin  "VEC_LOOP:mux1h" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(7)} -pin  "VEC_LOOP:mux1h" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load inst "not#220" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1820 -attr oid 1817 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#220} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or#53.cse} -pin  "not#220" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#53.cse}
load net {not#220.itm} -pin  "not#220" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#220.itm}
load inst "mux#51" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1821 -attr oid 1818 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#51} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or.tmp#29} -pin  "mux#51" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#29}
load net {fsm_output(3)} -pin  "mux#51" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#49.itm}
load net {fsm_output(6)} -pin  "mux#51" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#30.itm}
load net {mux#51.itm} -pin  "mux#51" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#51.itm}
load inst "mux#52" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1822 -attr oid 1819 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#52} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#220.itm} -pin  "mux#52" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#220.itm}
load net {mux#51.itm} -pin  "mux#52" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#51.itm}
load net {fsm_output(1)} -pin  "mux#52" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#16.itm}
load net {mux#52.itm} -pin  "mux#52" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#52.itm}
load inst "and#77" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1823 -attr oid 1820 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#77} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {mux#52.itm} -pin  "and#77" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#52.itm}
load net {and.dcpl#76} -pin  "and#77" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#76}
load net {and#77.itm} -pin  "and#77" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#77.itm}
load inst "VEC_LOOP:mux1h#1" "mux1h(13,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1824 -attr oid 1821 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#1} -attr area 5.287556 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,13)"
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:mux1h#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(3).itm}
load net {VEC_LOOP:acc#10.cse#1.sva(3)} -pin  "VEC_LOOP:mux1h#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(3)#1.itm}
load net {z.out#3(3)} -pin  "VEC_LOOP:mux1h#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(3).itm}
load net {z.out#10(3)} -pin  "VEC_LOOP:mux1h#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(3).itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(2)} -pin  "VEC_LOOP:mux1h#1" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(2).itm}
load net {z.out#9(3)} -pin  "VEC_LOOP:mux1h#1" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(3).itm}
load net {z.out#8(3)} -pin  "VEC_LOOP:mux1h#1" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(3).itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(1)} -pin  "VEC_LOOP:mux1h#1" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(1).itm}
load net {z.out#11(3)} -pin  "VEC_LOOP:mux1h#1" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(3).itm}
load net {z.out#6(3)} -pin  "VEC_LOOP:mux1h#1" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(3).itm}
load net {z.out#4(3)} -pin  "VEC_LOOP:mux1h#1" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(3).itm}
load net {COMP_LOOP-9:twiddle_f:mul.psp.sva(0)} -pin  "VEC_LOOP:mux1h#1" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-9:twiddle_f:mul.psp.sva)(0)#1.itm}
load net {z.out#7(3)} -pin  "VEC_LOOP:mux1h#1" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(3).itm}
load net {and#77.itm} -pin  "VEC_LOOP:mux1h#1" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#77.itm}
load net {and.dcpl#36} -pin  "VEC_LOOP:mux1h#1" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#36}
load net {VEC_LOOP:or#15.cse} -pin  "VEC_LOOP:mux1h#1" {S2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1825 -attr oid 1822 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#15.cse}
load net {VEC_LOOP:or#53.cse} -pin  "VEC_LOOP:mux1h#1" {S3} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1826 -attr oid 1823 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#53.cse}
load net {and.dcpl#50} -pin  "VEC_LOOP:mux1h#1" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#50}
load net {VEC_LOOP:or#54.cse} -pin  "VEC_LOOP:mux1h#1" {S5} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1827 -attr oid 1824 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#54.cse}
load net {VEC_LOOP:or#55.cse} -pin  "VEC_LOOP:mux1h#1" {S6} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1828 -attr oid 1825 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#55.cse}
load net {and.dcpl#57} -pin  "VEC_LOOP:mux1h#1" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {and.dcpl#59} -pin  "VEC_LOOP:mux1h#1" {S8} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {VEC_LOOP:or#19.cse} -pin  "VEC_LOOP:mux1h#1" {S9} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1829 -attr oid 1826 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#19.cse}
load net {VEC_LOOP:or#56.cse} -pin  "VEC_LOOP:mux1h#1" {S10} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1830 -attr oid 1827 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#56.cse}
load net {and.dcpl#68} -pin  "VEC_LOOP:mux1h#1" {S11} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#68}
load net {VEC_LOOP:or#57.cse} -pin  "VEC_LOOP:mux1h#1" {S12} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1831 -attr oid 1828 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#57.cse}
load net {VEC_LOOP:mux1h#1.itm} -pin  "VEC_LOOP:mux1h#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#1.itm}
load inst "not#160" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1832 -attr oid 1829 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#160} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or#53.cse} -pin  "not#160" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#53.cse}
load net {not#160.itm} -pin  "not#160" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#160.itm}
load inst "mux#53" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1833 -attr oid 1830 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#53} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#160.itm} -pin  "mux#53" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#160.itm}
load net {or.tmp#29} -pin  "mux#53" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#29}
load net {fsm_output(1)} -pin  "mux#53" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#17.itm}
load net {mux#53.itm} -pin  "mux#53" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#53.itm}
load inst "and#82" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1834 -attr oid 1831 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#82} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {mux#53.itm} -pin  "and#82" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#53.itm}
load net {and.dcpl#76} -pin  "and#82" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#76}
load net {and#82.itm} -pin  "and#82" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#82.itm}
load inst "VEC_LOOP:mux1h#3" "mux1h(12,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1835 -attr oid 1832 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#3} -attr area 4.903533 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,12)"
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "VEC_LOOP:mux1h#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(2)#2.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(2)} -pin  "VEC_LOOP:mux1h#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(2)#2.itm}
load net {z.out#3(2)} -pin  "VEC_LOOP:mux1h#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(2).itm}
load net {z.out#10(2)} -pin  "VEC_LOOP:mux1h#3" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(2).itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(1)} -pin  "VEC_LOOP:mux1h#3" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(1)#1.itm}
load net {z.out#9(2)} -pin  "VEC_LOOP:mux1h#3" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(2).itm}
load net {z.out#8(2)} -pin  "VEC_LOOP:mux1h#3" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(2).itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(0)} -pin  "VEC_LOOP:mux1h#3" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(0).itm}
load net {z.out#11(2)} -pin  "VEC_LOOP:mux1h#3" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(2).itm}
load net {z.out#6(2)} -pin  "VEC_LOOP:mux1h#3" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(2).itm}
load net {z.out#4(2)} -pin  "VEC_LOOP:mux1h#3" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(2).itm}
load net {z.out#7(2)} -pin  "VEC_LOOP:mux1h#3" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(2).itm}
load net {and#82.itm} -pin  "VEC_LOOP:mux1h#3" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#82.itm}
load net {and.dcpl#36} -pin  "VEC_LOOP:mux1h#3" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#36}
load net {VEC_LOOP:or#15.cse} -pin  "VEC_LOOP:mux1h#3" {S2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1836 -attr oid 1833 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#15.cse}
load net {VEC_LOOP:or#53.cse} -pin  "VEC_LOOP:mux1h#3" {S3} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1837 -attr oid 1834 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#53.cse}
load net {and.dcpl#50} -pin  "VEC_LOOP:mux1h#3" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#50}
load net {VEC_LOOP:or#54.cse} -pin  "VEC_LOOP:mux1h#3" {S5} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1838 -attr oid 1835 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#54.cse}
load net {VEC_LOOP:or#55.cse} -pin  "VEC_LOOP:mux1h#3" {S6} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1839 -attr oid 1836 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#55.cse}
load net {and.dcpl#57} -pin  "VEC_LOOP:mux1h#3" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {and.dcpl#59} -pin  "VEC_LOOP:mux1h#3" {S8} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {VEC_LOOP:or#19.cse} -pin  "VEC_LOOP:mux1h#3" {S9} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1840 -attr oid 1837 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#19.cse}
load net {VEC_LOOP:or#56.cse} -pin  "VEC_LOOP:mux1h#3" {S10} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1841 -attr oid 1838 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#56.cse}
load net {VEC_LOOP:or#57.cse} -pin  "VEC_LOOP:mux1h#3" {S11} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1842 -attr oid 1839 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#57.cse}
load net {VEC_LOOP:mux1h#3.itm} -pin  "VEC_LOOP:mux1h#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#3.itm}
load inst "not#161" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1843 -attr oid 1840 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#161} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or#53.cse} -pin  "not#161" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#53.cse}
load net {not#161.itm} -pin  "not#161" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#161.itm}
load inst "not#210" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1844 -attr oid 1841 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#210} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#210" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#50.itm}
load net {not#210.itm} -pin  "not#210" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#210.itm}
load inst "or#111" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1845 -attr oid 1842 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#111} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(3)} -pin  "or#111" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#24.itm}
load net {not#210.itm} -pin  "or#111" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#210.itm}
load net {or#111.itm} -pin  "or#111" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#111.itm}
load inst "mux#54" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1846 -attr oid 1843 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#54} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#161.itm} -pin  "mux#54" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#161.itm}
load net {or#111.itm} -pin  "mux#54" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#111.itm}
load net {fsm_output(1)} -pin  "mux#54" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#18.itm}
load net {mux#54.itm} -pin  "mux#54" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#54.itm}
load inst "and#86" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1847 -attr oid 1844 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#86} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {mux#54.itm} -pin  "and#86" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#54.itm}
load net {and.dcpl#76} -pin  "and#86" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#76}
load net {and#86.itm} -pin  "and#86" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#86.itm}
load inst "VEC_LOOP:mux1h#5" "mux1h(11,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1848 -attr oid 1845 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#5} -attr area 4.519510 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,11)"
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "VEC_LOOP:mux1h#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(1)#2.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(1)} -pin  "VEC_LOOP:mux1h#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(1)#2.itm}
load net {z.out#3(1)} -pin  "VEC_LOOP:mux1h#5" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(1).itm}
load net {z.out#10(1)} -pin  "VEC_LOOP:mux1h#5" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(1).itm}
load net {VEC_LOOP:acc#12.psp.sva(9:0)(0)} -pin  "VEC_LOOP:mux1h#5" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#12.psp.sva(9:0))(0)#1.itm}
load net {z.out#9(1)} -pin  "VEC_LOOP:mux1h#5" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(1).itm}
load net {z.out#8(1)} -pin  "VEC_LOOP:mux1h#5" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(1).itm}
load net {z.out#11(1)} -pin  "VEC_LOOP:mux1h#5" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(1).itm}
load net {z.out#6(1)} -pin  "VEC_LOOP:mux1h#5" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(1).itm}
load net {z.out#4(1)} -pin  "VEC_LOOP:mux1h#5" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(1).itm}
load net {z.out#7(1)} -pin  "VEC_LOOP:mux1h#5" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(1).itm}
load net {and#86.itm} -pin  "VEC_LOOP:mux1h#5" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#86.itm}
load net {and.dcpl#36} -pin  "VEC_LOOP:mux1h#5" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#36}
load net {VEC_LOOP:or#15.cse} -pin  "VEC_LOOP:mux1h#5" {S2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1849 -attr oid 1846 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#15.cse}
load net {VEC_LOOP:or#53.cse} -pin  "VEC_LOOP:mux1h#5" {S3} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1850 -attr oid 1847 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#53.cse}
load net {and.dcpl#50} -pin  "VEC_LOOP:mux1h#5" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#50}
load net {VEC_LOOP:or#54.cse} -pin  "VEC_LOOP:mux1h#5" {S5} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1851 -attr oid 1848 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#54.cse}
load net {VEC_LOOP:or#55.cse} -pin  "VEC_LOOP:mux1h#5" {S6} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1852 -attr oid 1849 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#55.cse}
load net {and.dcpl#59} -pin  "VEC_LOOP:mux1h#5" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {VEC_LOOP:or#19.cse} -pin  "VEC_LOOP:mux1h#5" {S8} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1853 -attr oid 1850 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#19.cse}
load net {VEC_LOOP:or#56.cse} -pin  "VEC_LOOP:mux1h#5" {S9} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1854 -attr oid 1851 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#56.cse}
load net {VEC_LOOP:or#57.cse} -pin  "VEC_LOOP:mux1h#5" {S10} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1855 -attr oid 1852 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#57.cse}
load net {VEC_LOOP:mux1h#5.itm} -pin  "VEC_LOOP:mux1h#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#5.itm}
load inst "not#80" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1856 -attr oid 1853 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#80} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or#53.cse} -pin  "not#80" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#53.cse}
load net {not#80.itm} -pin  "not#80" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#80.itm}
load inst "or#112" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1857 -attr oid 1854 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#112} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {not#80.itm} -pin  "or#112" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#80.itm}
load net {fsm_output(1)} -pin  "or#112" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#39.itm}
load net {or#112.itm} -pin  "or#112" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#112.itm}
load inst "and#87" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1858 -attr oid 1855 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#87} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {or#112.itm} -pin  "and#87" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#112.itm}
load net {and.dcpl#76} -pin  "and#87" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#76}
load net {and#87.itm} -pin  "and#87" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#87.itm}
load inst "VEC_LOOP:mux1h#7" "mux1h(10,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1859 -attr oid 1856 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#7} -attr area 4.135487 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,10)"
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "VEC_LOOP:mux1h#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(0)#2.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(0)} -pin  "VEC_LOOP:mux1h#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(0)#2.itm}
load net {z.out#3(0)} -pin  "VEC_LOOP:mux1h#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(0).itm}
load net {z.out#10(0)} -pin  "VEC_LOOP:mux1h#7" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(0).itm}
load net {z.out#9(0)} -pin  "VEC_LOOP:mux1h#7" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(0).itm}
load net {z.out#8(0)} -pin  "VEC_LOOP:mux1h#7" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(0).itm}
load net {z.out#11(0)} -pin  "VEC_LOOP:mux1h#7" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(0).itm}
load net {z.out#6(0)} -pin  "VEC_LOOP:mux1h#7" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(0).itm}
load net {z.out#4(0)} -pin  "VEC_LOOP:mux1h#7" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(0).itm}
load net {z.out#7(0)} -pin  "VEC_LOOP:mux1h#7" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(0).itm}
load net {and#87.itm} -pin  "VEC_LOOP:mux1h#7" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#87.itm}
load net {and.dcpl#36} -pin  "VEC_LOOP:mux1h#7" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#36}
load net {VEC_LOOP:or#15.cse} -pin  "VEC_LOOP:mux1h#7" {S2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1860 -attr oid 1857 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#15.cse}
load net {VEC_LOOP:or#53.cse} -pin  "VEC_LOOP:mux1h#7" {S3} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1861 -attr oid 1858 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#53.cse}
load net {VEC_LOOP:or#54.cse} -pin  "VEC_LOOP:mux1h#7" {S4} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1862 -attr oid 1859 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#54.cse}
load net {VEC_LOOP:or#55.cse} -pin  "VEC_LOOP:mux1h#7" {S5} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1863 -attr oid 1860 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#55.cse}
load net {and.dcpl#59} -pin  "VEC_LOOP:mux1h#7" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {VEC_LOOP:or#19.cse} -pin  "VEC_LOOP:mux1h#7" {S7} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1864 -attr oid 1861 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#19.cse}
load net {VEC_LOOP:or#56.cse} -pin  "VEC_LOOP:mux1h#7" {S8} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1865 -attr oid 1862 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#56.cse}
load net {VEC_LOOP:or#57.cse} -pin  "VEC_LOOP:mux1h#7" {S9} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1866 -attr oid 1863 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#57.cse}
load net {VEC_LOOP:mux1h#7.itm} -pin  "VEC_LOOP:mux1h#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#7.itm}
load inst "not#362" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1867 -attr oid 1864 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#362} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#362" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#110.itm}
load net {not#362.itm} -pin  "not#362" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#362.itm}
load inst "and#195" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1868 -attr oid 1865 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#195} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(5)} -pin  "and#195" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#72.itm}
load net {not#362.itm} -pin  "and#195" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#362.itm}
load net {and.dcpl#171} -pin  "and#195" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load inst "not#252" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1869 -attr oid 1866 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#252} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#252" {A(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#48.itm}
load net {not#252.itm} -pin  "not#252" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#252.itm}
load inst "nor#70" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1870 -attr oid 1867 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#70} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(2)} -pin  "nor#70" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#47.itm}
load net {fsm_output(7)} -pin  "nor#70" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#56.itm}
load net {nor#70.itm} -pin  "nor#70" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#70.itm}
load inst "and#200" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1871 -attr oid 1868 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#200} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {fsm_output(1)} -pin  "and#200" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#53.itm}
load net {not#252.itm} -pin  "and#200" {A1(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#252.itm}
load net {nor#70.itm} -pin  "and#200" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#70.itm}
load net {and.dcpl#176} -pin  "and#200" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#176}
load inst "and#201" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1872 -attr oid 1869 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#201} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#176} -pin  "and#201" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#176}
load net {nor#33.cse} -pin  "and#201" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {and.dcpl#171} -pin  "and#201" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load net {and.dcpl#177} -pin  "and#201" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#177}
load inst "nor#82" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1873 -attr oid 1870 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#82} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(5)} -pin  "nor#82" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#73.itm}
load net {fsm_output(6)} -pin  "nor#82" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#87.itm}
load net {and.dcpl#178} -pin  "nor#82" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#178}
load inst "and#205" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1874 -attr oid 1871 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#205} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#176} -pin  "and#205" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#176}
load net {and.dcpl#37} -pin  "and#205" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load net {and.dcpl#178} -pin  "and#205" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#178}
load net {and.dcpl#181} -pin  "and#205" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#181}
load inst "not#364" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1875 -attr oid 1872 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#364} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#364" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#84.itm}
load net {not#364.itm} -pin  "not#364" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#364.itm}
load inst "and#208" "and(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1876 -attr oid 1873 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#208} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#176} -pin  "and#208" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#176}
load net {not#364.itm} -pin  "and#208" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#364.itm}
load net {fsm_output(4)} -pin  "and#208" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#74.itm}
load net {and.dcpl#178} -pin  "and#208" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#178}
load net {and.dcpl#184} -pin  "and#208" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#184}
load inst "and#211" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1877 -attr oid 1874 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#211} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#176} -pin  "and#211" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#176}
load net {and#184.cse} -pin  "and#211" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load net {and.dcpl#178} -pin  "and#211" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#178}
load net {and.dcpl#187} -pin  "and#211" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#187}
load inst "and#213" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1878 -attr oid 1875 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#213} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#176} -pin  "and#213" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#176}
load net {and.dcpl#37} -pin  "and#213" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load net {and.dcpl#171} -pin  "and#213" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load net {and.dcpl#189} -pin  "and#213" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#189}
load inst "and#215" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1879 -attr oid 1876 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#215} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#176} -pin  "and#215" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#176}
load net {and#184.cse} -pin  "and#215" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load net {and.dcpl#171} -pin  "and#215" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load net {and.dcpl#191} -pin  "and#215" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#191}
load inst "not#365" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1880 -attr oid 1877 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#365} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#365" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#95.itm}
load net {not#365.itm} -pin  "not#365" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#365.itm}
load inst "and#218" "and(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1881 -attr oid 1878 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#218} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#176} -pin  "and#218" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#176}
load net {and#184.cse} -pin  "and#218" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load net {not#365.itm} -pin  "and#218" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#365.itm}
load net {fsm_output(6)} -pin  "and#218" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#88.itm}
load net {and.dcpl#194} -pin  "and#218" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load inst "and#221" "and(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1882 -attr oid 1879 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#221} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#176} -pin  "and#221" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#176}
load net {nor#33.cse} -pin  "and#221" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {fsm_output(5)} -pin  "and#221" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#54.itm}
load net {fsm_output(6)} -pin  "and#221" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#69.itm}
load net {and.dcpl#197} -pin  "and#221" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#197}
load inst "not#260" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1883 -attr oid 1880 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#260} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#260" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#48.itm}
load net {not#260.itm} -pin  "not#260" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#260.itm}
load inst "and#227" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1884 -attr oid 1881 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#227} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {not#260.itm} -pin  "and#227" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#260.itm}
load net {fsm_output(1)} -pin  "and#227" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#54.itm}
load net {and.dcpl#23} -pin  "and#227" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#23}
load net {and.dcpl#203} -pin  "and#227" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load inst "not#255" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1885 -attr oid 1882 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#255} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#255" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#74.itm}
load net {not#255.itm} -pin  "not#255" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#255.itm}
load inst "not#366" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1886 -attr oid 1883 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#366} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#366" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#111.itm}
load net {not#366.itm} -pin  "not#366" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#366.itm}
load inst "and#228" "and(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1887 -attr oid 1884 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#228} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#203} -pin  "and#228" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load net {nor#33.cse} -pin  "and#228" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {not#255.itm} -pin  "and#228" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#255.itm}
load net {not#366.itm} -pin  "and#228" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#366.itm}
load net {and.dcpl#204} -pin  "and#228" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#204}
load inst "not#254" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1888 -attr oid 1885 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#254} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#254" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#89.itm}
load net {not#254.itm} -pin  "not#254" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#254.itm}
load inst "and#232" "and(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1889 -attr oid 1886 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#232} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#203} -pin  "and#232" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load net {and.dcpl#43} -pin  "and#232" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {fsm_output(5)} -pin  "and#232" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#75.itm}
load net {not#254.itm} -pin  "and#232" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#254.itm}
load net {and.dcpl#208} -pin  "and#232" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#208}
load inst "not#367" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1890 -attr oid 1887 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#367} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#367" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#96.itm}
load net {not#367.itm} -pin  "not#367" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#367.itm}
load inst "and#233" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1891 -attr oid 1888 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#233} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#367.itm} -pin  "and#233" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#367.itm}
load net {fsm_output(6)} -pin  "and#233" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#90.itm}
load net {and.dcpl#209} -pin  "and#233" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#209}
load inst "and#235" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1892 -attr oid 1889 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#235} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#203} -pin  "and#235" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load net {nor#33.cse} -pin  "and#235" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {and.dcpl#209} -pin  "and#235" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#209}
load net {and.dcpl#211} -pin  "and#235" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#211}
load inst "and#238" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1893 -attr oid 1890 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#238} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#203} -pin  "and#238" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load net {and.dcpl#37} -pin  "and#238" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load net {and.dcpl#209} -pin  "and#238" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#209}
load net {and.dcpl#214} -pin  "and#238" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#214}
load inst "and#240" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1894 -attr oid 1891 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#240} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#203} -pin  "and#240" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load net {and.dcpl#43} -pin  "and#240" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#209} -pin  "and#240" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#209}
load net {and.dcpl#216} -pin  "and#240" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#216}
load inst "and#241" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1895 -attr oid 1892 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#241} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(5)} -pin  "and#241" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#55.itm}
load net {fsm_output(6)} -pin  "and#241" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#70.itm}
load net {and.dcpl#217} -pin  "and#241" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load inst "and#243" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1896 -attr oid 1893 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#203} -pin  "and#243" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load net {and.dcpl#37} -pin  "and#243" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load net {and.dcpl#217} -pin  "and#243" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {and.dcpl#219} -pin  "and#243" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#219}
load inst "and#245" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1897 -attr oid 1894 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#245} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#203} -pin  "and#245" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#203}
load net {and.dcpl#43} -pin  "and#245" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#217} -pin  "and#245" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {and.dcpl#221} -pin  "and#245" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#221}
load inst "nor#68" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1898 -attr oid 1895 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#68} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(1)} -pin  "nor#68" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#55.itm}
load net {fsm_output(0)} -pin  "nor#68" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#50.itm}
load net {nor#68.itm} -pin  "nor#68" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#68.itm}
load inst "not#264" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1899 -attr oid 1896 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#264} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#264" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#58.itm}
load net {not#264.itm} -pin  "not#264" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#264.itm}
load inst "and#251" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1900 -attr oid 1897 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#251} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {nor#68.itm} -pin  "and#251" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#68.itm}
load net {fsm_output(2)} -pin  "and#251" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#49.itm}
load net {not#264.itm} -pin  "and#251" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#264.itm}
load net {and.dcpl#227} -pin  "and#251" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load inst "not#267" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1901 -attr oid 1898 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#267} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#267" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#76.itm}
load net {not#267.itm} -pin  "not#267" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#267.itm}
load inst "and#273" "and(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1902 -attr oid 1899 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#273} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#227} -pin  "and#273" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {not#267.itm} -pin  "and#273" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#267.itm}
load net {fsm_output(4)} -pin  "and#273" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#56.itm}
load net {and.dcpl#209} -pin  "and#273" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#209}
load net {and.dcpl#249} -pin  "and#273" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#249}
load inst "and#290" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1903 -attr oid 1900 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#290} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#227} -pin  "and#290" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {and.dcpl#37} -pin  "and#290" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load net {and.dcpl#178} -pin  "and#290" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#178}
load net {and#290.cse} -pin  "and#290" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#290.cse}
load inst "and#293" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1904 -attr oid 1901 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#293} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#227} -pin  "and#293" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {and.dcpl#43} -pin  "and#293" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#178} -pin  "and#293" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#178}
load net {and#293.cse} -pin  "and#293" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#293.cse}
load inst "and#296" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1905 -attr oid 1902 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#296} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#227} -pin  "and#296" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {and#184.cse} -pin  "and#296" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load net {and.dcpl#178} -pin  "and#296" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#178}
load net {and#296.cse} -pin  "and#296" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#296.cse}
load inst "and#300" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1906 -attr oid 1903 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#300} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#227} -pin  "and#300" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {nor#33.cse} -pin  "and#300" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {and.dcpl#171} -pin  "and#300" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load net {and#300.cse} -pin  "and#300" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#300.cse}
load inst "and#302" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1907 -attr oid 1904 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#302} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#227} -pin  "and#302" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {and.dcpl#37} -pin  "and#302" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load net {and.dcpl#171} -pin  "and#302" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load net {and#302.cse} -pin  "and#302" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#302.cse}
load inst "and#306" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1908 -attr oid 1905 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#306} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#227} -pin  "and#306" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {and#184.cse} -pin  "and#306" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load net {and.dcpl#171} -pin  "and#306" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load net {and#306.cse} -pin  "and#306" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#306.cse}
load inst "and#309" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1909 -attr oid 1906 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#309} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#227} -pin  "and#309" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {and.dcpl#37} -pin  "and#309" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load net {and.dcpl#209} -pin  "and#309" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#209}
load net {and#309.cse} -pin  "and#309" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#309.cse}
load inst "and#311" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1910 -attr oid 1907 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#311} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#227} -pin  "and#311" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {and.dcpl#43} -pin  "and#311" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#209} -pin  "and#311" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#209}
load net {and#311.cse} -pin  "and#311" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#311.cse}
load inst "and#313" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1911 -attr oid 1908 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#313} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#227} -pin  "and#313" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {and#184.cse} -pin  "and#313" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load net {and.dcpl#209} -pin  "and#313" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#209}
load net {and#313.cse} -pin  "and#313" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#313.cse}
load inst "and#316" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1912 -attr oid 1909 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#316} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#227} -pin  "and#316" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {nor#33.cse} -pin  "and#316" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {and.dcpl#217} -pin  "and#316" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {and#316.cse} -pin  "and#316" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#316.cse}
load inst "and#318" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1913 -attr oid 1910 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#318} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#227} -pin  "and#318" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {and.dcpl#37} -pin  "and#318" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load net {and.dcpl#217} -pin  "and#318" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {and#318.cse} -pin  "and#318" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#318.cse}
load inst "and#322" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1914 -attr oid 1911 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#322} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#227} -pin  "and#322" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {and#184.cse} -pin  "and#322" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load net {and.dcpl#217} -pin  "and#322" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {and#322.cse} -pin  "and#322" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#322.cse}
load inst "not#321" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1915 -attr oid 1912 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#321} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#321" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#65.itm}
load net {not#321.itm} -pin  "not#321" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#321.itm}
load inst "not#317" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1916 -attr oid 1913 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#317} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#317" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#67.itm}
load net {not#317.itm} -pin  "not#317" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#317.itm}
load inst "and#399" "and(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1917 -attr oid 1914 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#399} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {not#321.itm} -pin  "and#399" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#321.itm}
load net {fsm_output(1)} -pin  "and#399" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#64.itm}
load net {fsm_output(0)} -pin  "and#399" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#59.itm}
load net {not#317.itm} -pin  "and#399" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#317.itm}
load net {and.dcpl#375} -pin  "and#399" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#375}
load inst "and#400" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1918 -attr oid 1915 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#400} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#375} -pin  "and#400" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#375}
load net {and.dcpl#37} -pin  "and#400" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load net {and.dcpl#217} -pin  "and#400" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {and.dcpl#376} -pin  "and#400" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#376}
load inst "and#403" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1919 -attr oid 1916 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#403} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#375} -pin  "and#403" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#375}
load net {and.dcpl#43} -pin  "and#403" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#217} -pin  "and#403" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {and.dcpl#379} -pin  "and#403" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#379}
load inst "and#406" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1920 -attr oid 1917 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#406} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#375} -pin  "and#406" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#375}
load net {nor#33.cse} -pin  "and#406" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {and.dcpl#217} -pin  "and#406" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {and.dcpl#382} -pin  "and#406" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#382}
load inst "and#409" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1921 -attr oid 1918 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#409} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#375} -pin  "and#409" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#375}
load net {and.dcpl#43} -pin  "and#409" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#209} -pin  "and#409" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#209}
load net {and.dcpl#385} -pin  "and#409" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#385}
load inst "and#411" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1922 -attr oid 1919 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#411} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#375} -pin  "and#411" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#375}
load net {and.dcpl#37} -pin  "and#411" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load net {and.dcpl#209} -pin  "and#411" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#209}
load net {and.dcpl#387} -pin  "and#411" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#387}
load inst "and#414" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1923 -attr oid 1920 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#414} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#375} -pin  "and#414" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#375}
load net {and.dcpl#43} -pin  "and#414" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#178} -pin  "and#414" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#178}
load net {and.dcpl#390} -pin  "and#414" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#390}
load inst "and#416" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1924 -attr oid 1921 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#416} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#375} -pin  "and#416" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#375}
load net {nor#33.cse} -pin  "and#416" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {and.dcpl#209} -pin  "and#416" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#209}
load net {and.dcpl#392} -pin  "and#416" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#392}
load inst "and#419" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1925 -attr oid 1922 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#419} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#375} -pin  "and#419" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#375}
load net {and.dcpl#37} -pin  "and#419" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load net {and.dcpl#171} -pin  "and#419" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load net {and.dcpl#395} -pin  "and#419" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#395}
load inst "and#421" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1926 -attr oid 1923 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#421} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#375} -pin  "and#421" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#375}
load net {nor#33.cse} -pin  "and#421" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {and.dcpl#171} -pin  "and#421" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load net {and.dcpl#397} -pin  "and#421" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#397}
load inst "and#423" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1927 -attr oid 1924 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#423} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#375} -pin  "and#423" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#375}
load net {and.dcpl#43} -pin  "and#423" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#171} -pin  "and#423" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load net {and.dcpl#399} -pin  "and#423" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#399}
load inst "and#425" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1928 -attr oid 1925 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#425} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#375} -pin  "and#425" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#375}
load net {and.dcpl#37} -pin  "and#425" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load net {and.dcpl#178} -pin  "and#425" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#178}
load net {and.dcpl#401} -pin  "and#425" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#401}
load inst "not#327" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1929 -attr oid 1926 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#327} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#327" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#89.itm}
load net {not#327.itm} -pin  "not#327" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#327.itm}
load inst "not#384" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1930 -attr oid 1927 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#384} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#384" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#116.itm}
load net {not#384.itm} -pin  "not#384" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#384.itm}
load inst "and#432" "and(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1931 -attr oid 1928 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#432} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#227} -pin  "and#432" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {nor#33.cse} -pin  "and#432" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {not#327.itm} -pin  "and#432" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#327.itm}
load net {not#384.itm} -pin  "and#432" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#384.itm}
load net {and.dcpl#408} -pin  "and#432" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#408}
load inst "not#385" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1932 -attr oid 1929 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#385} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#385" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#101.itm}
load net {not#385.itm} -pin  "not#385" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#385.itm}
load inst "and#435" "and(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1933 -attr oid 1930 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#435} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#227} -pin  "and#435" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {nor#33.cse} -pin  "and#435" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {not#385.itm} -pin  "and#435" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#385.itm}
load net {fsm_output(6)} -pin  "and#435" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#104.itm}
load net {and.dcpl#411} -pin  "and#435" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load inst "and#447" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1934 -attr oid 1931 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#447} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#375} -pin  "and#447" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#375}
load net {and#184.cse} -pin  "and#447" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load net {and.dcpl#217} -pin  "and#447" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {and.dcpl#423} -pin  "and#447" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#423}
load inst "and#449" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1935 -attr oid 1932 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#449} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#375} -pin  "and#449" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#375}
load net {and#184.cse} -pin  "and#449" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load net {and.dcpl#171} -pin  "and#449" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load net {and.dcpl#425} -pin  "and#449" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load inst "not#387" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1936 -attr oid 1933 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#387} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#387" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#102.itm}
load net {not#387.itm} -pin  "not#387" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#387.itm}
load inst "not#334" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1937 -attr oid 1934 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#334} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#334" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#105.itm}
load net {not#334.itm} -pin  "not#334" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#334.itm}
load inst "and#452" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1938 -attr oid 1935 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#452} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {nor#33.cse} -pin  "and#452" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {not#387.itm} -pin  "and#452" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#387.itm}
load net {not#334.itm} -pin  "and#452" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#334.itm}
load net {and.dcpl#428} -pin  "and#452" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#428}
load inst "not#340" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1939 -attr oid 1936 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#340} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#340" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#73.itm}
load net {not#340.itm} -pin  "not#340" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#340.itm}
load inst "and#455" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1940 -attr oid 1937 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#455} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {fsm_output(2)} -pin  "and#455" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#60.itm}
load net {not#340.itm} -pin  "and#455" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#340.itm}
load net {and.dcpl#23} -pin  "and#455" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#23}
load net {and.dcpl#431} -pin  "and#455" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#431}
load inst "and#456" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1941 -attr oid 1938 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#456} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#431} -pin  "and#456" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#431}
load net {and.dcpl#428} -pin  "and#456" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#428}
load net {and.dcpl#432} -pin  "and#456" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#432}
load inst "not#335" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1942 -attr oid 1939 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#335} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#335" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#67.itm}
load net {not#335.itm} -pin  "not#335" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#335.itm}
load inst "and#459" "and(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1943 -attr oid 1940 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#459} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#431} -pin  "and#459" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#431}
load net {nor#33.cse} -pin  "and#459" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {not#335.itm} -pin  "and#459" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#335.itm}
load net {fsm_output(6)} -pin  "and#459" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#82.itm}
load net {and.dcpl#435} -pin  "and#459" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#435}
load inst "not#341" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1944 -attr oid 1941 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#341} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#341" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#67.itm}
load net {not#341.itm} -pin  "not#341" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#341.itm}
load inst "and#463" "and(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1945 -attr oid 1942 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#463} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,5)"
load net {not#341.itm} -pin  "and#463" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#341.itm}
load net {fsm_output(1)} -pin  "and#463" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#66.itm}
load net {fsm_output(0)} -pin  "and#463" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#61.itm}
load net {fsm_output(7)} -pin  "and#463" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#69.itm}
load net {and.dcpl#428} -pin  "and#463" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#428}
load net {and.dcpl#439} -pin  "and#463" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#439}
load inst "not#342" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1946 -attr oid 1943 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#342} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#342" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#106.itm}
load net {not#342.itm} -pin  "not#342" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#342.itm}
load inst "and#473" "and(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1947 -attr oid 1944 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#473} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#227} -pin  "and#473" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {and.dcpl#43} -pin  "and#473" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {fsm_output(5)} -pin  "and#473" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#92.itm}
load net {not#342.itm} -pin  "and#473" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#342.itm}
load net {and.dcpl#449} -pin  "and#473" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#449}
load inst "and#479" "and(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1948 -attr oid 1945 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#479} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#227} -pin  "and#479" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {and.dcpl#43} -pin  "and#479" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {fsm_output(5)} -pin  "and#479" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#68.itm}
load net {fsm_output(6)} -pin  "and#479" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#83.itm}
load net {and.dcpl#455} -pin  "and#479" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#455}
load inst "and#485" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1949 -attr oid 1946 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#485} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#375} -pin  "and#485" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#375}
load net {and#184.cse} -pin  "and#485" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load net {and.dcpl#209} -pin  "and#485" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#209}
load net {and.dcpl#461} -pin  "and#485" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#461}
load inst "and#487" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1950 -attr oid 1947 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#487} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#375} -pin  "and#487" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#375}
load net {and#184.cse} -pin  "and#487" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#184.cse}
load net {and.dcpl#178} -pin  "and#487" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#178}
load net {and.dcpl#463} -pin  "and#487" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#463}
load inst "not#353" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1951 -attr oid 1948 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#353} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#353" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#68.itm}
load net {not#353.itm} -pin  "not#353" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#353.itm}
load inst "not#352" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1952 -attr oid 1949 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#352} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#352" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#71.itm}
load net {not#352.itm} -pin  "not#352" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#352.itm}
load inst "or#168" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1953 -attr oid 1950 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#168} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {fsm_output(4)} -pin  "or#168" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#69.itm}
load net {fsm_output(5)} -pin  "or#168" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#69.itm}
load net {fsm_output(6)} -pin  "or#168" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#84.itm}
load net {or#168.itm} -pin  "or#168" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#168.itm}
load inst "and#494" "and(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1954 -attr oid 1951 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#494} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,5)"
load net {fsm_output(2)} -pin  "and#494" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#62.itm}
load net {not#353.itm} -pin  "and#494" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#353.itm}
load net {fsm_output(0)} -pin  "and#494" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#63.itm}
load net {not#352.itm} -pin  "and#494" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#352.itm}
load net {or#168.itm} -pin  "and#494" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#168.itm}
load net {and#494.cse} -pin  "and#494" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#494.cse}
load inst "COMP_LOOP:twiddle_f:mux" "mux(2,32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1955 -attr oid 1952 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {COMP_LOOP:twiddle_f#1.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(8)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(9)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(10)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(11)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(12)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(13)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(14)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(15)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(16)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(17)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(18)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(19)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(20)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(21)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(22)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(23)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(24)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(25)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(26)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(27)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(28)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(29)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(30)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(31)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#9.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(8)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(9)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(10)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(11)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(12)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(13)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(14)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(15)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(16)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(17)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(18)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(19)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(20)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(21)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(22)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(23)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(24)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(25)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(26)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(27)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(28)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(29)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(30)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {COMP_LOOP:twiddle_f#9.sva(31)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#9.sva}
load net {and.dcpl#68} -pin  "COMP_LOOP:twiddle_f:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#68}
load net {COMP_LOOP:twiddle_f:mux.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(8)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(9)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(10)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(11)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(12)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(13)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(14)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(15)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(16)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(17)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(18)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(19)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(20)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(21)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(22)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(23)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(24)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(25)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(26)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(27)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(28)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(29)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(30)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:mux.itm(31)} -pin  "COMP_LOOP:twiddle_f:mux" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load inst "COMP_LOOP:twiddle_help:mux" "mux(2,32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1956 -attr oid 1953 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {COMP_LOOP:twiddle_help#1.sva(0)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(1)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(2)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(3)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(4)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(5)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(6)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(7)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(8)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(9)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(10)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(11)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(12)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(13)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(14)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(15)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(16)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(17)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(18)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(19)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(20)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(21)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(22)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(23)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(24)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(25)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(26)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(27)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(28)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(29)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(30)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(31)} -pin  "COMP_LOOP:twiddle_help:mux" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#9.sva(0)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(1)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(2)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(3)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(4)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(5)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(6)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(7)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(8)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(9)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(10)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(11)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(12)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(13)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(14)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(15)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(16)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(17)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(18)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(19)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(20)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(21)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(22)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(23)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(24)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(25)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(26)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(27)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(28)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(29)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(30)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {COMP_LOOP:twiddle_help#9.sva(31)} -pin  "COMP_LOOP:twiddle_help:mux" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#9.sva}
load net {and.dcpl#68} -pin  "COMP_LOOP:twiddle_help:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#68}
load net {COMP_LOOP:twiddle_help:mux.itm(0)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(1)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(2)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(3)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(4)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(5)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(6)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(7)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(8)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(9)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(10)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(11)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(12)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(13)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(14)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(15)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(16)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(17)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(18)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(19)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(20)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(21)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(22)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(23)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(24)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(25)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(26)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(27)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(28)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(29)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(30)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load net {COMP_LOOP:twiddle_help:mux.itm(31)} -pin  "COMP_LOOP:twiddle_help:mux" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:mux.itm}
load inst "and#130" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1957 -attr oid 1954 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#130} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#23} -pin  "and#130" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#23}
load net {and.dcpl#31} -pin  "and#130" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#31}
load net {and#130.itm} -pin  "and#130" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#130.itm}
load inst "not#246" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1958 -attr oid 1955 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#246} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#246" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#64.itm}
load net {not#246.itm} -pin  "not#246" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#246.itm}
load inst "nor#71" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1959 -attr oid 1956 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#71} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(0)} -pin  "nor#71" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#65.itm}
load net {fsm_output(7)} -pin  "nor#71" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#73.itm}
load net {nor#71.itm} -pin  "nor#71" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#71.itm}
load inst "nor#72" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1960 -attr oid 1957 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#72} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(6)} -pin  "nor#72" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#86.itm}
load net {fsm_output(5)} -pin  "nor#72" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#71.itm}
load net {nor#72.itm} -pin  "nor#72" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#72.itm}
load inst "and#194" "and(6,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1961 -attr oid 1958 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#194} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,6)"
load net {not#246.itm} -pin  "and#194" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#246.itm}
load net {fsm_output(1)} -pin  "and#194" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#70.itm}
load net {nor#71.itm} -pin  "and#194" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#71.itm}
load net {fsm_output(3)} -pin  "and#194" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#71.itm}
load net {fsm_output(4)} -pin  "and#194" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#71.itm}
load net {nor#72.itm} -pin  "and#194" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#72.itm}
load net {and#194.itm} -pin  "and#194" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#194.itm}
load inst "COMP_LOOP:twiddle_f:mux#6" "mux(2,4)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1962 -attr oid 1959 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#6} -attr area 4.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(4,1,2)"
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(0)} -pin  "COMP_LOOP:twiddle_f:mux#6" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(1)} -pin  "COMP_LOOP:twiddle_f:mux#6" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(2)} -pin  "COMP_LOOP:twiddle_f:mux#6" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0(3)} -pin  "COMP_LOOP:twiddle_f:mux#6" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux#6" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux#6" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux#6" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux#6" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {and#194.itm} -pin  "COMP_LOOP:twiddle_f:mux#6" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#194.itm}
load net {COMP_LOOP:twiddle_f:mux#6.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux#6" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#6.itm}
load net {COMP_LOOP:twiddle_f:mux#6.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux#6" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#6.itm}
load net {COMP_LOOP:twiddle_f:mux#6.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux#6" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#6.itm}
load net {COMP_LOOP:twiddle_f:mux#6.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux#6" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#6.itm}
load inst "COMP_LOOP:twiddle_f:or#18" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1963 -attr oid 1960 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#18} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#177} -pin  "COMP_LOOP:twiddle_f:or#18" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#177}
load net {and.dcpl#194} -pin  "COMP_LOOP:twiddle_f:or#18" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {COMP_LOOP:twiddle_f:or#18.itm} -pin  "COMP_LOOP:twiddle_f:or#18" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#18.itm}
load inst "COMP_LOOP:twiddle_f:or" "or(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1964 -attr oid 1961 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#187} -pin  "COMP_LOOP:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#187}
load net {and.dcpl#189} -pin  "COMP_LOOP:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#189}
load net {and.dcpl#191} -pin  "COMP_LOOP:twiddle_f:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#191}
load net {and.dcpl#197} -pin  "COMP_LOOP:twiddle_f:or" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#197}
load net {COMP_LOOP:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#159" "mux1h(4,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1965 -attr oid 1962 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159} -attr area 21.965188 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(12,4)"
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#12.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#12.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#12.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#12.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#12.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#12.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#12.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#12.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#12.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#12.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#12.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A0(11)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#12.itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#13.itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#13.itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#13.itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#13.itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#13.itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#13.itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#13.itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#13.itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#13.itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#13.itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#13.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A2(11)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#13.itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A3(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A3(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A3(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {A3(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP:twiddle_f:or#18.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {S0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1966 -attr oid 1963 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#18.itm}
load net {and.dcpl#181} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#181}
load net {and.dcpl#184} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#184}
load net {COMP_LOOP:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {S3} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1967 -attr oid 1964 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load net {COMP_LOOP:twiddle_f:mux1h#159.itm(11)} -pin  "COMP_LOOP:twiddle_f:mux1h#159" {Z(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#159.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" "mux(2,2)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1968 -attr oid 1965 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3} -attr area 2.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(2,1,2)"
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(7-6).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(7-6).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A1(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {and.dcpl#184} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#184}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm}
load inst "COMP_LOOP:twiddle_f:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1969 -attr oid 1966 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and.dcpl#177} -pin  "COMP_LOOP:twiddle_f:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#177}
load net {and.dcpl#194} -pin  "COMP_LOOP:twiddle_f:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#1.itm}
load inst "COMP_LOOP:twiddle_f:and#11" "and(2,2)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1970 -attr oid 1967 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#11} -attr area 2.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(2,2)"
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(0)} -pin  "COMP_LOOP:twiddle_f:and#11" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(1)} -pin  "COMP_LOOP:twiddle_f:and#11" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:and#11" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exs.itm}
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:and#11" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exs.itm}
load net {COMP_LOOP:twiddle_f:and#11.itm(0)} -pin  "COMP_LOOP:twiddle_f:and#11" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#11.itm}
load net {COMP_LOOP:twiddle_f:and#11.itm(1)} -pin  "COMP_LOOP:twiddle_f:and#11" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#11.itm}
load inst "COMP_LOOP:twiddle_f:or#23" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1971 -attr oid 1968 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#23} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#177} -pin  "COMP_LOOP:twiddle_f:or#23" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#177}
load net {and.dcpl#194} -pin  "COMP_LOOP:twiddle_f:or#23" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {COMP_LOOP:twiddle_f:or#23.itm} -pin  "COMP_LOOP:twiddle_f:or#23" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#23.itm}
load inst "COMP_LOOP:twiddle_f:or#24" "or(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1972 -attr oid 1969 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#24} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {and.dcpl#181} -pin  "COMP_LOOP:twiddle_f:or#24" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#181}
load net {and.dcpl#187} -pin  "COMP_LOOP:twiddle_f:or#24" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#187}
load net {and.dcpl#189} -pin  "COMP_LOOP:twiddle_f:or#24" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#189}
load net {and.dcpl#191} -pin  "COMP_LOOP:twiddle_f:or#24" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#191}
load net {and.dcpl#197} -pin  "COMP_LOOP:twiddle_f:or#24" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#197}
load net {COMP_LOOP:twiddle_f:or#24.itm} -pin  "COMP_LOOP:twiddle_f:or#24" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#24.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#160" "mux1h(3,6)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1973 -attr oid 1970 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160} -attr area 8.678956 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(6,3)"
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1)#1.itm}
load net {COMP_LOOP:twiddle_f:or#23.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {S0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1974 -attr oid 1971 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#23.itm}
load net {COMP_LOOP:twiddle_f:or#24.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {S1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1975 -attr oid 1972 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#24.itm}
load net {and.dcpl#184} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#184}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160.itm}
load net {COMP_LOOP:twiddle_f:mux1h#160.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#160" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#160.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#4" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1976 -attr oid 1973 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#4} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(1).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(0).itm}
load net {and.dcpl#184} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#4" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#184}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#4.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#4.itm}
load inst "COMP_LOOP:twiddle_f:nor#2" "nor(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1977 -attr oid 1974 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {and.dcpl#181} -pin  "COMP_LOOP:twiddle_f:nor#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#181}
load net {and.dcpl#187} -pin  "COMP_LOOP:twiddle_f:nor#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#187}
load net {and.dcpl#189} -pin  "COMP_LOOP:twiddle_f:nor#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#189}
load net {and.dcpl#191} -pin  "COMP_LOOP:twiddle_f:nor#2" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#191}
load net {COMP_LOOP:twiddle_f:nor#2.itm} -pin  "COMP_LOOP:twiddle_f:nor#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2.itm}
load inst "COMP_LOOP:twiddle_f:and#12" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1978 -attr oid 1975 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#12} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#4.itm} -pin  "COMP_LOOP:twiddle_f:and#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#4.itm}
load net {COMP_LOOP:twiddle_f:nor#2.itm} -pin  "COMP_LOOP:twiddle_f:and#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2.itm}
load net {COMP_LOOP:twiddle_f:and#12.itm} -pin  "COMP_LOOP:twiddle_f:and#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#12.itm}
load inst "COMP_LOOP:twiddle_f:or#19" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1979 -attr oid 1976 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#19} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {COMP_LOOP:twiddle_f:and#12.itm} -pin  "COMP_LOOP:twiddle_f:or#19" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#12.itm}
load net {and.dcpl#197} -pin  "COMP_LOOP:twiddle_f:or#19" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#197}
load net {COMP_LOOP:twiddle_f:or#19.itm} -pin  "COMP_LOOP:twiddle_f:or#19" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#19.itm}
load inst "COMP_LOOP:twiddle_f:nor#3" "nor(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1980 -attr oid 1977 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {and.dcpl#181} -pin  "COMP_LOOP:twiddle_f:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#181}
load net {and.dcpl#184} -pin  "COMP_LOOP:twiddle_f:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#184}
load net {and.dcpl#187} -pin  "COMP_LOOP:twiddle_f:nor#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#187}
load net {COMP_LOOP:twiddle_f:nor#3.itm} -pin  "COMP_LOOP:twiddle_f:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#3.itm}
load inst "COMP_LOOP:twiddle_f:and#13" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1981 -attr oid 1978 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "COMP_LOOP:twiddle_f:and#13" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(0).itm}
load net {COMP_LOOP:twiddle_f:nor#3.itm} -pin  "COMP_LOOP:twiddle_f:and#13" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#3.itm}
load net {COMP_LOOP:twiddle_f:and#13.itm} -pin  "COMP_LOOP:twiddle_f:and#13" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" "or(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1982 -attr oid 1979 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {COMP_LOOP:twiddle_f:and#13.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13.itm}
load net {and.dcpl#189} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#189}
load net {and.dcpl#191} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#191}
load net {and.dcpl#197} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#197}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:nor#4" "nor(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1983 -attr oid 1980 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,5)"
load net {and.dcpl#177} -pin  "COMP_LOOP:twiddle_f:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#177}
load net {and.dcpl#181} -pin  "COMP_LOOP:twiddle_f:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#181}
load net {and.dcpl#184} -pin  "COMP_LOOP:twiddle_f:nor#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#184}
load net {and.dcpl#189} -pin  "COMP_LOOP:twiddle_f:nor#4" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#189}
load net {and.dcpl#197} -pin  "COMP_LOOP:twiddle_f:nor#4" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#197}
load net {COMP_LOOP:twiddle_f:nor#4.itm} -pin  "COMP_LOOP:twiddle_f:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#4.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" "or(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1984 -attr oid 1981 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {COMP_LOOP:twiddle_f:nor#4.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#4.itm}
load net {and.dcpl#187} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#187}
load net {and.dcpl#191} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#191}
load net {and.dcpl#194} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#194}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1.itm}
load inst "COMP_LOOP:twiddle_f:nor#5" "nor(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1985 -attr oid 1982 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {and.dcpl#204} -pin  "COMP_LOOP:twiddle_f:nor#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#204}
load net {and.dcpl#208} -pin  "COMP_LOOP:twiddle_f:nor#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#208}
load net {and.dcpl#214} -pin  "COMP_LOOP:twiddle_f:nor#5" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#214}
load net {and.dcpl#219} -pin  "COMP_LOOP:twiddle_f:nor#5" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#219}
load net {COMP_LOOP:twiddle_f:nor#5.itm} -pin  "COMP_LOOP:twiddle_f:nor#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#5.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1986 -attr oid 1983 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(11)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(11).itm}
load net {COMP_LOOP:twiddle_f:nor#5.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#5.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and.itm}
load inst "COMP_LOOP:twiddle_f:or#20" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1987 -attr oid 1984 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#20} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {and.dcpl#208} -pin  "COMP_LOOP:twiddle_f:or#20" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#208}
load net {and.dcpl#214} -pin  "COMP_LOOP:twiddle_f:or#20" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#214}
load net {and.dcpl#219} -pin  "COMP_LOOP:twiddle_f:or#20" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#219}
load net {COMP_LOOP:twiddle_f:or#20.itm} -pin  "COMP_LOOP:twiddle_f:or#20" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#20.itm}
load inst "COMP_LOOP:twiddle_f:or#1" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1988 -attr oid 1985 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {and.dcpl#211} -pin  "COMP_LOOP:twiddle_f:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#211}
load net {and.dcpl#216} -pin  "COMP_LOOP:twiddle_f:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#216}
load net {and.dcpl#221} -pin  "COMP_LOOP:twiddle_f:or#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#221}
load net {COMP_LOOP:twiddle_f:or#1.itm} -pin  "COMP_LOOP:twiddle_f:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#157" "mux1h(3,11)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1989 -attr oid 1986 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#157} -attr area 15.910586 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(11,3)"
load net {COMP_LOOP-9:twiddle_f:lshift.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.itm(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A0(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A0(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#15.itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {A2(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(10-0).itm}
load net {and.dcpl#204} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#204}
load net {COMP_LOOP:twiddle_f:or#20.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {S1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1990 -attr oid 1987 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#20.itm}
load net {COMP_LOOP:twiddle_f:or#1.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {S2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1991 -attr oid 1988 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#157.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#157.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#157.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#157.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#157.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#157.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#157.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#157.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#157.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#157.itm}
load net {COMP_LOOP:twiddle_f:mux1h#157.itm(10)} -pin  "COMP_LOOP:twiddle_f:mux1h#157" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#157.itm}
load inst "COMP_LOOP:twiddle_f:nor#6" "nor(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1992 -attr oid 1989 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#6} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {and.dcpl#204} -pin  "COMP_LOOP:twiddle_f:nor#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#204}
load net {and.dcpl#208} -pin  "COMP_LOOP:twiddle_f:nor#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#208}
load net {and.dcpl#214} -pin  "COMP_LOOP:twiddle_f:nor#6" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#214}
load net {and.dcpl#219} -pin  "COMP_LOOP:twiddle_f:nor#6" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#219}
load net {COMP_LOOP:twiddle_f:nor#6.itm} -pin  "COMP_LOOP:twiddle_f:nor#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#6.itm}
load inst "COMP_LOOP:twiddle_f:and#14" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1993 -attr oid 1990 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#14} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "COMP_LOOP:twiddle_f:and#14" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(7).itm}
load net {COMP_LOOP:twiddle_f:nor#6.itm} -pin  "COMP_LOOP:twiddle_f:and#14" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#6.itm}
load net {COMP_LOOP:twiddle_f:and#14.itm} -pin  "COMP_LOOP:twiddle_f:and#14" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#14.itm}
load inst "COMP_LOOP:twiddle_f:or#27" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1994 -attr oid 1991 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#27} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {and.dcpl#208} -pin  "COMP_LOOP:twiddle_f:or#27" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#208}
load net {and.dcpl#214} -pin  "COMP_LOOP:twiddle_f:or#27" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#214}
load net {and.dcpl#219} -pin  "COMP_LOOP:twiddle_f:or#27" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#219}
load net {COMP_LOOP:twiddle_f:or#27.itm} -pin  "COMP_LOOP:twiddle_f:or#27" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#27.itm}
load inst "COMP_LOOP:twiddle_f:or#28" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1995 -attr oid 1992 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#28} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {and.dcpl#211} -pin  "COMP_LOOP:twiddle_f:or#28" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#211}
load net {and.dcpl#216} -pin  "COMP_LOOP:twiddle_f:or#28" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#216}
load net {and.dcpl#221} -pin  "COMP_LOOP:twiddle_f:or#28" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#221}
load net {COMP_LOOP:twiddle_f:or#28.itm} -pin  "COMP_LOOP:twiddle_f:or#28" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#28.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#162" "mux1h(3,7)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1996 -attr oid 1993 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#162} -attr area 10.125282 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(7,3)"
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A0(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A0(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#3.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0)#1.itm}
load net {and.dcpl#204} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#204}
load net {COMP_LOOP:twiddle_f:or#27.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {S1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1997 -attr oid 1994 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#27.itm}
load net {COMP_LOOP:twiddle_f:or#28.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {S2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1998 -attr oid 1995 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#28.itm}
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#162.itm}
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#162.itm}
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#162.itm}
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#162.itm}
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#162.itm}
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#162.itm}
load net {COMP_LOOP:twiddle_f:mux1h#162.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#162" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#162.itm}
load inst "COMP_LOOP:twiddle_f:or#29" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-1999 -attr oid 1996 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#29} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {and.dcpl#208} -pin  "COMP_LOOP:twiddle_f:or#29" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#208}
load net {and.dcpl#214} -pin  "COMP_LOOP:twiddle_f:or#29" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#214}
load net {and.dcpl#219} -pin  "COMP_LOOP:twiddle_f:or#29" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#219}
load net {COMP_LOOP:twiddle_f:or#29.itm} -pin  "COMP_LOOP:twiddle_f:or#29" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#29.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#5" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2000 -attr oid 1997 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#5} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#7(8:1))(2).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(0).itm}
load net {COMP_LOOP:twiddle_f:or#29.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#5" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#29.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#5.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#5.itm}
load inst "COMP_LOOP:twiddle_f:or#21" "or(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2001 -attr oid 1998 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#21} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#5.itm} -pin  "COMP_LOOP:twiddle_f:or#21" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#5.itm}
load net {and.dcpl#211} -pin  "COMP_LOOP:twiddle_f:or#21" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#211}
load net {and.dcpl#216} -pin  "COMP_LOOP:twiddle_f:or#21" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#216}
load net {and.dcpl#221} -pin  "COMP_LOOP:twiddle_f:or#21" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#221}
load net {COMP_LOOP:twiddle_f:or#21.itm} -pin  "COMP_LOOP:twiddle_f:or#21" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#21.itm}
load inst "COMP_LOOP:twiddle_f:nor#7" "nor(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2002 -attr oid 1999 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {and.dcpl#208} -pin  "COMP_LOOP:twiddle_f:nor#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#208}
load net {and.dcpl#211} -pin  "COMP_LOOP:twiddle_f:nor#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#211}
load net {and.dcpl#216} -pin  "COMP_LOOP:twiddle_f:nor#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#216}
load net {COMP_LOOP:twiddle_f:nor#7.itm} -pin  "COMP_LOOP:twiddle_f:nor#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#7.itm}
load inst "COMP_LOOP:twiddle_f:and#15" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2003 -attr oid 2000 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#15} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "COMP_LOOP:twiddle_f:and#15" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#7(8:1))(1).itm}
load net {COMP_LOOP:twiddle_f:nor#7.itm} -pin  "COMP_LOOP:twiddle_f:and#15" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#7.itm}
load net {COMP_LOOP:twiddle_f:and#15.itm} -pin  "COMP_LOOP:twiddle_f:and#15" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#15.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" "or(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2004 -attr oid 2001 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {COMP_LOOP:twiddle_f:and#15.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#15.itm}
load net {and.dcpl#214} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#214}
load net {and.dcpl#219} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#219}
load net {and.dcpl#221} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#221}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2.itm}
load inst "COMP_LOOP:twiddle_f:nor#8" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2005 -attr oid 2002 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and.dcpl#211} -pin  "COMP_LOOP:twiddle_f:nor#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#211}
load net {and.dcpl#214} -pin  "COMP_LOOP:twiddle_f:nor#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#214}
load net {COMP_LOOP:twiddle_f:nor#8.itm} -pin  "COMP_LOOP:twiddle_f:nor#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#8.itm}
load inst "COMP_LOOP:twiddle_f:and#16" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2006 -attr oid 2003 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#16} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "COMP_LOOP:twiddle_f:and#16" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#7(8:1))(0).itm}
load net {COMP_LOOP:twiddle_f:nor#8.itm} -pin  "COMP_LOOP:twiddle_f:and#16" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#8.itm}
load net {COMP_LOOP:twiddle_f:and#16.itm} -pin  "COMP_LOOP:twiddle_f:and#16" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#16.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3" "or(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2007 -attr oid 2004 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {COMP_LOOP:twiddle_f:and#16.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#16.itm}
load net {and.dcpl#208} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#208}
load net {and.dcpl#216} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#216}
load net {and.dcpl#219} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#219}
load net {and.dcpl#221} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#221}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3.itm}
load inst "VEC_LOOP:mux" "mux(2,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2008 -attr oid 2005 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux} -attr area 12.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(12,1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "VEC_LOOP:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "VEC_LOOP:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "VEC_LOOP:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "VEC_LOOP:mux" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "VEC_LOOP:mux" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {z.out#5(0)} -pin  "VEC_LOOP:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(1)} -pin  "VEC_LOOP:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(2)} -pin  "VEC_LOOP:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(3)} -pin  "VEC_LOOP:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(4)} -pin  "VEC_LOOP:mux" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(5)} -pin  "VEC_LOOP:mux" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(6)} -pin  "VEC_LOOP:mux" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(7)} -pin  "VEC_LOOP:mux" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(8)} -pin  "VEC_LOOP:mux" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(9)} -pin  "VEC_LOOP:mux" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(10)} -pin  "VEC_LOOP:mux" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(11)} -pin  "VEC_LOOP:mux" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {and.dcpl#249} -pin  "VEC_LOOP:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#249}
load net {VEC_LOOP:mux.itm(0)} -pin  "VEC_LOOP:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(1)} -pin  "VEC_LOOP:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(2)} -pin  "VEC_LOOP:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(3)} -pin  "VEC_LOOP:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(4)} -pin  "VEC_LOOP:mux" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(5)} -pin  "VEC_LOOP:mux" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(6)} -pin  "VEC_LOOP:mux" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(7)} -pin  "VEC_LOOP:mux" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(8)} -pin  "VEC_LOOP:mux" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(9)} -pin  "VEC_LOOP:mux" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(10)} -pin  "VEC_LOOP:mux" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(11)} -pin  "VEC_LOOP:mux" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#4" "mux(2,8)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2009 -attr oid 2006 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4} -attr area 8.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(8,1,2)"
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#4.itm}
load net {and.dcpl#249} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#249}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load inst "VEC_LOOP:nor#2" "nor(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2010 -attr oid 2007 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {and#290.cse} -pin  "VEC_LOOP:nor#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#290.cse}
load net {and#296.cse} -pin  "VEC_LOOP:nor#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#296.cse}
load net {and#302.cse} -pin  "VEC_LOOP:nor#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#302.cse}
load net {and#306.cse} -pin  "VEC_LOOP:nor#2" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#306.cse}
load net {VEC_LOOP:nor#2.itm} -pin  "VEC_LOOP:nor#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#2.itm}
load inst "VEC_LOOP:and#5" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2011 -attr oid 2008 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#5} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(3)#1.itm}
load net {VEC_LOOP:nor#2.itm} -pin  "VEC_LOOP:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#2.itm}
load net {VEC_LOOP:and#5.itm} -pin  "VEC_LOOP:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#5.itm}
load inst "VEC_LOOP:VEC_LOOP:or" "or(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2012 -attr oid 2009 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {VEC_LOOP:and#5.itm} -pin  "VEC_LOOP:VEC_LOOP:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#5.itm}
load net {and#309.cse} -pin  "VEC_LOOP:VEC_LOOP:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#309.cse}
load net {and#313.cse} -pin  "VEC_LOOP:VEC_LOOP:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#313.cse}
load net {and#318.cse} -pin  "VEC_LOOP:VEC_LOOP:or" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#318.cse}
load net {and#322.cse} -pin  "VEC_LOOP:VEC_LOOP:or" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#322.cse}
load net {VEC_LOOP:VEC_LOOP:or.itm} -pin  "VEC_LOOP:VEC_LOOP:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or.itm}
load inst "VEC_LOOP:nor#3" "nor(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2013 -attr oid 2010 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {and#290.cse} -pin  "VEC_LOOP:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#290.cse}
load net {and#296.cse} -pin  "VEC_LOOP:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#296.cse}
load net {and#309.cse} -pin  "VEC_LOOP:nor#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#309.cse}
load net {and#313.cse} -pin  "VEC_LOOP:nor#3" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#313.cse}
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#3.itm}
load inst "VEC_LOOP:and#6" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2014 -attr oid 2011 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#6} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "VEC_LOOP:and#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(2).itm}
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:and#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#3.itm}
load net {VEC_LOOP:and#6.itm} -pin  "VEC_LOOP:and#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#6.itm}
load inst "VEC_LOOP:VEC_LOOP:or#1" "or(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2015 -attr oid 2012 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {VEC_LOOP:and#6.itm} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#6.itm}
load net {and#302.cse} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#302.cse}
load net {and#306.cse} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#306.cse}
load net {and#318.cse} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#318.cse}
load net {and#322.cse} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#322.cse}
load net {VEC_LOOP:VEC_LOOP:or#1.itm} -pin  "VEC_LOOP:VEC_LOOP:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#1.itm}
load inst "VEC_LOOP:nor#4" "nor(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2016 -attr oid 2013 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {and#290.cse} -pin  "VEC_LOOP:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#290.cse}
load net {and#302.cse} -pin  "VEC_LOOP:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#302.cse}
load net {and#309.cse} -pin  "VEC_LOOP:nor#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#309.cse}
load net {and#318.cse} -pin  "VEC_LOOP:nor#4" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#318.cse}
load net {VEC_LOOP:nor#4.itm} -pin  "VEC_LOOP:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#4.itm}
load inst "VEC_LOOP:and#7" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2017 -attr oid 2014 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#7} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "VEC_LOOP:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(1).itm}
load net {VEC_LOOP:nor#4.itm} -pin  "VEC_LOOP:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#4.itm}
load net {VEC_LOOP:and#7.itm} -pin  "VEC_LOOP:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#7.itm}
load inst "VEC_LOOP:VEC_LOOP:or#2" "or(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2018 -attr oid 2015 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {VEC_LOOP:and#7.itm} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#7.itm}
load net {and#296.cse} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#296.cse}
load net {and#306.cse} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#306.cse}
load net {and#313.cse} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#313.cse}
load net {and#322.cse} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#322.cse}
load net {VEC_LOOP:VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:VEC_LOOP:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#2.itm}
load inst "VEC_LOOP:VEC_LOOP:or#3" "or(9,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2019 -attr oid 2016 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#3} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,9)"
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(0).itm}
load net {and#290.cse} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#290.cse}
load net {and#296.cse} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#296.cse}
load net {and#302.cse} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#302.cse}
load net {and#306.cse} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#306.cse}
load net {and#309.cse} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#309.cse}
load net {and#313.cse} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#313.cse}
load net {and#318.cse} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#318.cse}
load net {and#322.cse} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#322.cse}
load net {VEC_LOOP:VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:VEC_LOOP:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#3.itm}
load inst "and#304" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2020 -attr oid 2017 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#304} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#227} -pin  "and#304" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {and.dcpl#43} -pin  "and#304" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#171} -pin  "and#304" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#171}
load net {and#304.itm} -pin  "and#304" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#304.itm}
load inst "and#320" "and(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2021 -attr oid 2018 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#320} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#227} -pin  "and#320" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#227}
load net {and.dcpl#43} -pin  "and#320" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#217} -pin  "and#320" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#217}
load net {and#320.itm} -pin  "and#320" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#320.itm}
load inst "VEC_LOOP:mux1h#29" "mux1h(13,4)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2022 -attr oid 2019 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29} -attr area 21.146224 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(4,13)"
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#17}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#17}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A0(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#17}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A0(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#17}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#10}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A1(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#10}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A1(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#10}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A1(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#10}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#8}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A2(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#8}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A2(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#8}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A2(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#8}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#7}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A3(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#7}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A3(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#7}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A3(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#7}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#3}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A4(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A4(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#3}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A4(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#3}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/6#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A5(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/6#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A5(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/6#5}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A5(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/6#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#6}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A6(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#6}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A6(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#6}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A6(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#6}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#2}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A7(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#2}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A7(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#2}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A7(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#2}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10#7}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A8(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10#7}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A8(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10#7}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A8(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10#7}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A9(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#4}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A9(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A9(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#4}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A10(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A10(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A10(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#2}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A11(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#2}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A11(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#2}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A11(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#2}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A12(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A12(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A12(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14#5}
load net {and#290.cse} -pin  "VEC_LOOP:mux1h#29" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#290.cse}
load net {and#293.cse} -pin  "VEC_LOOP:mux1h#29" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#293.cse}
load net {and#296.cse} -pin  "VEC_LOOP:mux1h#29" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#296.cse}
load net {and#300.cse} -pin  "VEC_LOOP:mux1h#29" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#300.cse}
load net {and#302.cse} -pin  "VEC_LOOP:mux1h#29" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#302.cse}
load net {and#304.itm} -pin  "VEC_LOOP:mux1h#29" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#304.itm}
load net {and#306.cse} -pin  "VEC_LOOP:mux1h#29" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#306.cse}
load net {and#309.cse} -pin  "VEC_LOOP:mux1h#29" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#309.cse}
load net {and#311.cse} -pin  "VEC_LOOP:mux1h#29" {S8} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#311.cse}
load net {and#313.cse} -pin  "VEC_LOOP:mux1h#29" {S9} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#313.cse}
load net {and#316.cse} -pin  "VEC_LOOP:mux1h#29" {S10} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#316.cse}
load net {and#318.cse} -pin  "VEC_LOOP:mux1h#29" {S11} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#318.cse}
load net {and#320.itm} -pin  "VEC_LOOP:mux1h#29" {S12} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#320.itm}
load net {VEC_LOOP:mux1h#29.itm(0)} -pin  "VEC_LOOP:mux1h#29" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load net {VEC_LOOP:mux1h#29.itm(1)} -pin  "VEC_LOOP:mux1h#29" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load net {VEC_LOOP:mux1h#29.itm(2)} -pin  "VEC_LOOP:mux1h#29" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load net {VEC_LOOP:mux1h#29.itm(3)} -pin  "VEC_LOOP:mux1h#29" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load inst "VEC_LOOP:or#58" "or(2,4)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2023 -attr oid 2020 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#58} -attr area 4.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(4,2)"
load net {VEC_LOOP:mux1h#29.itm(0)} -pin  "VEC_LOOP:or#58" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load net {VEC_LOOP:mux1h#29.itm(1)} -pin  "VEC_LOOP:or#58" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load net {VEC_LOOP:mux1h#29.itm(2)} -pin  "VEC_LOOP:or#58" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load net {VEC_LOOP:mux1h#29.itm(3)} -pin  "VEC_LOOP:or#58" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load net {and#322.cse} -pin  "VEC_LOOP:or#58" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#1.itm}
load net {and#322.cse} -pin  "VEC_LOOP:or#58" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#1.itm}
load net {and#322.cse} -pin  "VEC_LOOP:or#58" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#1.itm}
load net {and#322.cse} -pin  "VEC_LOOP:or#58" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#1.itm}
load net {VEC_LOOP:or#58.itm(0)} -pin  "VEC_LOOP:or#58" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#58.itm}
load net {VEC_LOOP:or#58.itm(1)} -pin  "VEC_LOOP:or#58" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#58.itm}
load net {VEC_LOOP:or#58.itm(2)} -pin  "VEC_LOOP:or#58" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#58.itm}
load net {VEC_LOOP:or#58.itm(3)} -pin  "VEC_LOOP:or#58" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#58.itm}
load inst "not#286" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2024 -attr oid 2021 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#286} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#286" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#58.itm}
load net {not#286.itm} -pin  "not#286" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#286.itm}
load inst "and#329" "and(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2025 -attr oid 2022 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#329} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,5)"
load net {fsm_output(2)} -pin  "and#329" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#52.itm}
load net {not#286.itm} -pin  "and#329" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#286.itm}
load net {and.dcpl#23} -pin  "and#329" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#23}
load net {nor#33.cse} -pin  "and#329" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#33.cse}
load net {and.dcpl#178} -pin  "and#329" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#178}
load net {and#329.itm} -pin  "and#329" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#329.itm}
load inst "VEC_LOOP:mux1h#19" "mux1h(3,9)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2026 -attr oid 2023 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#19} -attr area 13.017934 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(9,3)"
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:mux1h#19" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#188.itm}
load net {z.out#14(0)} -pin  "VEC_LOOP:mux1h#19" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#188.itm}
load net {z.out#14(1)} -pin  "VEC_LOOP:mux1h#19" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#188.itm}
load net {z.out#14(2)} -pin  "VEC_LOOP:mux1h#19" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#188.itm}
load net {z.out#14(3)} -pin  "VEC_LOOP:mux1h#19" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#188.itm}
load net {z.out#14(4)} -pin  "VEC_LOOP:mux1h#19" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#188.itm}
load net {z.out#14(5)} -pin  "VEC_LOOP:mux1h#19" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#188.itm}
load net {z.out#14(6)} -pin  "VEC_LOOP:mux1h#19" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#188.itm}
load net {z.out#14(7)} -pin  "VEC_LOOP:mux1h#19" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#188.itm}
load net {z.out#5(3)} -pin  "VEC_LOOP:mux1h#19" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#5)(11-3).itm}
load net {z.out#5(4)} -pin  "VEC_LOOP:mux1h#19" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#5)(11-3).itm}
load net {z.out#5(5)} -pin  "VEC_LOOP:mux1h#19" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#5)(11-3).itm}
load net {z.out#5(6)} -pin  "VEC_LOOP:mux1h#19" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#5)(11-3).itm}
load net {z.out#5(7)} -pin  "VEC_LOOP:mux1h#19" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#5)(11-3).itm}
load net {z.out#5(8)} -pin  "VEC_LOOP:mux1h#19" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#5)(11-3).itm}
load net {z.out#5(9)} -pin  "VEC_LOOP:mux1h#19" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#5)(11-3).itm}
load net {z.out#5(10)} -pin  "VEC_LOOP:mux1h#19" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#5)(11-3).itm}
load net {z.out#5(11)} -pin  "VEC_LOOP:mux1h#19" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#5)(11-3).itm}
load net {z.out#14(0)} -pin  "VEC_LOOP:mux1h#19" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(1)} -pin  "VEC_LOOP:mux1h#19" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(2)} -pin  "VEC_LOOP:mux1h#19" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(3)} -pin  "VEC_LOOP:mux1h#19" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(4)} -pin  "VEC_LOOP:mux1h#19" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(5)} -pin  "VEC_LOOP:mux1h#19" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(6)} -pin  "VEC_LOOP:mux1h#19" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(7)} -pin  "VEC_LOOP:mux1h#19" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {z.out#14(8)} -pin  "VEC_LOOP:mux1h#19" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#14}
load net {and#329.itm} -pin  "VEC_LOOP:mux1h#19" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#329.itm}
load net {fsm_output(5)} -pin  "VEC_LOOP:mux1h#19" {S1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2027 -attr oid 2024 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(fsm_output)(5)#1.itm}
load net {fsm_output(6)} -pin  "VEC_LOOP:mux1h#19" {S2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2028 -attr oid 2025 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(fsm_output)(6).itm}
load net {VEC_LOOP:mux1h#19.itm(0)} -pin  "VEC_LOOP:mux1h#19" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#19.itm}
load net {VEC_LOOP:mux1h#19.itm(1)} -pin  "VEC_LOOP:mux1h#19" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#19.itm}
load net {VEC_LOOP:mux1h#19.itm(2)} -pin  "VEC_LOOP:mux1h#19" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#19.itm}
load net {VEC_LOOP:mux1h#19.itm(3)} -pin  "VEC_LOOP:mux1h#19" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#19.itm}
load net {VEC_LOOP:mux1h#19.itm(4)} -pin  "VEC_LOOP:mux1h#19" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#19.itm}
load net {VEC_LOOP:mux1h#19.itm(5)} -pin  "VEC_LOOP:mux1h#19" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#19.itm}
load net {VEC_LOOP:mux1h#19.itm(6)} -pin  "VEC_LOOP:mux1h#19" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#19.itm}
load net {VEC_LOOP:mux1h#19.itm(7)} -pin  "VEC_LOOP:mux1h#19" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#19.itm}
load net {VEC_LOOP:mux1h#19.itm(8)} -pin  "VEC_LOOP:mux1h#19" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#19.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#5" "mux(2,3)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2029 -attr oid 2026 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5} -attr area 3.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(3,1,2)"
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm}
load net {z.out#5(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#5)(2-0).itm}
load net {z.out#5(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#5)(2-0).itm}
load net {z.out#5(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#5)(2-0).itm}
load net {fsm_output(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(fsm_output)(5).itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5.itm}
load inst "VEC_LOOP:VEC_LOOP:or#4" "or(12,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2030 -attr oid 2027 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#4} -attr area 3.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,12)"
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12).itm}
load net {and.dcpl#376} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#376}
load net {and.dcpl#379} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#379}
load net {and.dcpl#382} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#382}
load net {and.dcpl#385} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#385}
load net {and.dcpl#387} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#387}
load net {and.dcpl#390} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#390}
load net {and.dcpl#392} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#392}
load net {and.dcpl#395} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#395}
load net {and.dcpl#397} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#397}
load net {and.dcpl#399} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#399}
load net {and.dcpl#401} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#401}
load net {VEC_LOOP:VEC_LOOP:or#4.itm} -pin  "VEC_LOOP:VEC_LOOP:or#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#4.itm}
load inst "COMP_LOOP-2:not#18" "not(12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2031 -attr oid 2028 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(12)"
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "COMP_LOOP-2:not#18" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "COMP_LOOP-2:not#18" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP-2:not#18" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP-2:not#18" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-2:not#18" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-2:not#18" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-2:not#18" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-2:not#18" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-2:not#18" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-2:not#18" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "COMP_LOOP-2:not#18" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "COMP_LOOP-2:not#18" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#24.itm}
load net {COMP_LOOP-2:not#18.itm(0)} -pin  "COMP_LOOP-2:not#18" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(1)} -pin  "COMP_LOOP-2:not#18" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(2)} -pin  "COMP_LOOP-2:not#18" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(3)} -pin  "COMP_LOOP-2:not#18" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(4)} -pin  "COMP_LOOP-2:not#18" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(5)} -pin  "COMP_LOOP-2:not#18" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(6)} -pin  "COMP_LOOP-2:not#18" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(7)} -pin  "COMP_LOOP-2:not#18" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(8)} -pin  "COMP_LOOP-2:not#18" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(9)} -pin  "COMP_LOOP-2:not#18" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(10)} -pin  "COMP_LOOP-2:not#18" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(11)} -pin  "COMP_LOOP-2:not#18" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load inst "VEC_LOOP:or#65" "or(11,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2032 -attr oid 2029 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#65} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,11)"
load net {and.dcpl#376} -pin  "VEC_LOOP:or#65" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#376}
load net {and.dcpl#379} -pin  "VEC_LOOP:or#65" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#379}
load net {and.dcpl#382} -pin  "VEC_LOOP:or#65" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#382}
load net {and.dcpl#385} -pin  "VEC_LOOP:or#65" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#385}
load net {and.dcpl#387} -pin  "VEC_LOOP:or#65" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#387}
load net {and.dcpl#390} -pin  "VEC_LOOP:or#65" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#390}
load net {and.dcpl#392} -pin  "VEC_LOOP:or#65" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#392}
load net {and.dcpl#395} -pin  "VEC_LOOP:or#65" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#395}
load net {and.dcpl#397} -pin  "VEC_LOOP:or#65" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#397}
load net {and.dcpl#399} -pin  "VEC_LOOP:or#65" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#399}
load net {and.dcpl#401} -pin  "VEC_LOOP:or#65" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#401}
load net {VEC_LOOP:or#65.itm} -pin  "VEC_LOOP:or#65" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#65.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#6" "mux(2,12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2033 -attr oid 2030 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6} -attr area 12.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(12,1,2)"
load net {STAGE_LOOP:lshift.psp.sva(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(11-0).itm}
load net {COMP_LOOP-2:not#18.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {COMP_LOOP-2:not#18.itm(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#18.itm}
load net {VEC_LOOP:or#65.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#65.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load inst "VEC_LOOP:or#66" "or(11,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2034 -attr oid 2031 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#66} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,11)"
load net {and.dcpl#376} -pin  "VEC_LOOP:or#66" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#376}
load net {and.dcpl#379} -pin  "VEC_LOOP:or#66" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#379}
load net {and.dcpl#382} -pin  "VEC_LOOP:or#66" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#382}
load net {and.dcpl#385} -pin  "VEC_LOOP:or#66" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#385}
load net {and.dcpl#387} -pin  "VEC_LOOP:or#66" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#387}
load net {and.dcpl#390} -pin  "VEC_LOOP:or#66" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#390}
load net {and.dcpl#392} -pin  "VEC_LOOP:or#66" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#392}
load net {and.dcpl#395} -pin  "VEC_LOOP:or#66" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#395}
load net {and.dcpl#397} -pin  "VEC_LOOP:or#66" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#397}
load net {and.dcpl#399} -pin  "VEC_LOOP:or#66" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#399}
load net {and.dcpl#401} -pin  "VEC_LOOP:or#66" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#401}
load net {VEC_LOOP:or#66.itm} -pin  "VEC_LOOP:or#66" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#66.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#7" "mux(2,8)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2035 -attr oid 2032 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#7} -attr area 8.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(8,1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-4)#5.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {VEC_LOOP:or#66.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#66.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#7.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#7.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#7.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#7.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#7.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#7.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#7.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#7.itm}
load inst "VEC_LOOP:nor#5" "nor(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2036 -attr oid 2033 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#5} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,5)"
load net {and.dcpl#390} -pin  "VEC_LOOP:nor#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#390}
load net {and.dcpl#395} -pin  "VEC_LOOP:nor#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#395}
load net {and.dcpl#397} -pin  "VEC_LOOP:nor#5" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#397}
load net {and.dcpl#399} -pin  "VEC_LOOP:nor#5" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#399}
load net {and.dcpl#401} -pin  "VEC_LOOP:nor#5" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#401}
load net {VEC_LOOP:nor#5.itm} -pin  "VEC_LOOP:nor#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#5.itm}
load inst "VEC_LOOP:and#8" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2037 -attr oid 2034 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#8} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(3)#2.itm}
load net {VEC_LOOP:nor#5.itm} -pin  "VEC_LOOP:and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#5.itm}
load net {VEC_LOOP:and#8.itm} -pin  "VEC_LOOP:and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#8.itm}
load inst "VEC_LOOP:VEC_LOOP:or#5" "or(7,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2038 -attr oid 2035 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#5} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,7)"
load net {VEC_LOOP:and#8.itm} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#8.itm}
load net {and.dcpl#376} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#376}
load net {and.dcpl#379} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#379}
load net {and.dcpl#382} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#382}
load net {and.dcpl#385} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#385}
load net {and.dcpl#387} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#387}
load net {and.dcpl#392} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#392}
load net {VEC_LOOP:VEC_LOOP:or#5.itm} -pin  "VEC_LOOP:VEC_LOOP:or#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#5.itm}
load inst "VEC_LOOP:nor#6" "nor(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2039 -attr oid 2036 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#6} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,5)"
load net {and.dcpl#385} -pin  "VEC_LOOP:nor#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#385}
load net {and.dcpl#387} -pin  "VEC_LOOP:nor#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#387}
load net {and.dcpl#390} -pin  "VEC_LOOP:nor#6" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#390}
load net {and.dcpl#392} -pin  "VEC_LOOP:nor#6" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#392}
load net {and.dcpl#401} -pin  "VEC_LOOP:nor#6" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#401}
load net {VEC_LOOP:nor#6.itm} -pin  "VEC_LOOP:nor#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#6.itm}
load inst "VEC_LOOP:and#9" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2040 -attr oid 2037 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#9} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "VEC_LOOP:and#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(2)#3.itm}
load net {VEC_LOOP:nor#6.itm} -pin  "VEC_LOOP:and#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#6.itm}
load net {VEC_LOOP:and#9.itm} -pin  "VEC_LOOP:and#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#9.itm}
load inst "VEC_LOOP:VEC_LOOP:or#6" "or(7,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2041 -attr oid 2038 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#6} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,7)"
load net {VEC_LOOP:and#9.itm} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#9.itm}
load net {and.dcpl#376} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#376}
load net {and.dcpl#379} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#379}
load net {and.dcpl#382} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#382}
load net {and.dcpl#395} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#395}
load net {and.dcpl#397} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#397}
load net {and.dcpl#399} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#399}
load net {VEC_LOOP:VEC_LOOP:or#6.itm} -pin  "VEC_LOOP:VEC_LOOP:or#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#6.itm}
load inst "VEC_LOOP:nor#7" "nor(7,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2042 -attr oid 2039 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#7} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,7)"
load net {and.dcpl#376} -pin  "VEC_LOOP:nor#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#376}
load net {and.dcpl#382} -pin  "VEC_LOOP:nor#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#382}
load net {and.dcpl#387} -pin  "VEC_LOOP:nor#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#387}
load net {and.dcpl#392} -pin  "VEC_LOOP:nor#7" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#392}
load net {and.dcpl#395} -pin  "VEC_LOOP:nor#7" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#395}
load net {and.dcpl#397} -pin  "VEC_LOOP:nor#7" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#397}
load net {and.dcpl#401} -pin  "VEC_LOOP:nor#7" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#401}
load net {VEC_LOOP:nor#7.itm} -pin  "VEC_LOOP:nor#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#7.itm}
load inst "VEC_LOOP:and#10" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2043 -attr oid 2040 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#10} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "VEC_LOOP:and#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(1)#3.itm}
load net {VEC_LOOP:nor#7.itm} -pin  "VEC_LOOP:and#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#7.itm}
load net {VEC_LOOP:and#10.itm} -pin  "VEC_LOOP:and#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#10.itm}
load inst "VEC_LOOP:VEC_LOOP:or#7" "or(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2044 -attr oid 2041 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {VEC_LOOP:and#10.itm} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#10.itm}
load net {and.dcpl#379} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#379}
load net {and.dcpl#385} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#385}
load net {and.dcpl#390} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#390}
load net {and.dcpl#399} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#399}
load net {VEC_LOOP:VEC_LOOP:or#7.itm} -pin  "VEC_LOOP:VEC_LOOP:or#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#7.itm}
load inst "VEC_LOOP:nor#8" "nor(7,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2045 -attr oid 2042 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#8} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,7)"
load net {and.dcpl#379} -pin  "VEC_LOOP:nor#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#379}
load net {and.dcpl#382} -pin  "VEC_LOOP:nor#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#382}
load net {and.dcpl#385} -pin  "VEC_LOOP:nor#8" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#385}
load net {and.dcpl#390} -pin  "VEC_LOOP:nor#8" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#390}
load net {and.dcpl#392} -pin  "VEC_LOOP:nor#8" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#392}
load net {and.dcpl#397} -pin  "VEC_LOOP:nor#8" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#397}
load net {and.dcpl#399} -pin  "VEC_LOOP:nor#8" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#399}
load net {VEC_LOOP:nor#8.itm} -pin  "VEC_LOOP:nor#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#8.itm}
load inst "VEC_LOOP:and#11" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2046 -attr oid 2043 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#11} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "VEC_LOOP:and#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(0)#3.itm}
load net {VEC_LOOP:nor#8.itm} -pin  "VEC_LOOP:and#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#8.itm}
load net {VEC_LOOP:and#11.itm} -pin  "VEC_LOOP:and#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#11.itm}
load inst "VEC_LOOP:VEC_LOOP:or#8" "or(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2047 -attr oid 2044 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {VEC_LOOP:and#11.itm} -pin  "VEC_LOOP:VEC_LOOP:or#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#11.itm}
load net {and.dcpl#376} -pin  "VEC_LOOP:VEC_LOOP:or#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#376}
load net {and.dcpl#387} -pin  "VEC_LOOP:VEC_LOOP:or#8" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#387}
load net {and.dcpl#395} -pin  "VEC_LOOP:VEC_LOOP:or#8" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#395}
load net {and.dcpl#401} -pin  "VEC_LOOP:VEC_LOOP:or#8" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#401}
load net {VEC_LOOP:VEC_LOOP:or#8.itm} -pin  "VEC_LOOP:VEC_LOOP:or#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#8.itm}
load inst "not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2048 -attr oid 2045 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#58.itm}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.itm}
load inst "VEC_LOOP:or#5" "or(15,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2049 -attr oid 2046 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#5} -attr area 3.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,15)"
load net {not.itm} -pin  "VEC_LOOP:or#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.itm}
load net {fsm_output(1)} -pin  "VEC_LOOP:or#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#71.itm}
load net {fsm_output(0)} -pin  "VEC_LOOP:or#5" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#66.itm}
load net {fsm_output(7)} -pin  "VEC_LOOP:or#5" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#75.itm}
load net {and.dcpl#376} -pin  "VEC_LOOP:or#5" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#376}
load net {and.dcpl#379} -pin  "VEC_LOOP:or#5" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#379}
load net {and.dcpl#382} -pin  "VEC_LOOP:or#5" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#382}
load net {and.dcpl#385} -pin  "VEC_LOOP:or#5" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#385}
load net {and.dcpl#387} -pin  "VEC_LOOP:or#5" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#387}
load net {and.dcpl#390} -pin  "VEC_LOOP:or#5" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#390}
load net {and.dcpl#392} -pin  "VEC_LOOP:or#5" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#392}
load net {and.dcpl#395} -pin  "VEC_LOOP:or#5" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#395}
load net {and.dcpl#397} -pin  "VEC_LOOP:or#5" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#397}
load net {and.dcpl#399} -pin  "VEC_LOOP:or#5" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#399}
load net {and.dcpl#401} -pin  "VEC_LOOP:or#5" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#401}
load net {VEC_LOOP:or#5.itm} -pin  "VEC_LOOP:or#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#5.itm}
load inst "COMP_LOOP-16:not#3" "not(8)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2050 -attr oid 2047 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(8)"
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-16:not#3" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-16:not#3" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-16:not#3" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-16:not#3" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-16:not#3" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-16:not#3" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "COMP_LOOP-16:not#3" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "COMP_LOOP-16:not#3" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-5).itm}
load net {COMP_LOOP-16:not#3.itm(0)} -pin  "COMP_LOOP-16:not#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(1)} -pin  "COMP_LOOP-16:not#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(2)} -pin  "COMP_LOOP-16:not#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(3)} -pin  "COMP_LOOP-16:not#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(4)} -pin  "COMP_LOOP-16:not#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(5)} -pin  "COMP_LOOP-16:not#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(6)} -pin  "COMP_LOOP-16:not#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(7)} -pin  "COMP_LOOP-16:not#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load inst "COMP_LOOP-8:not#3" "not(9)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2051 -attr oid 2048 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(9)"
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP-8:not#3" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-8:not#3" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-8:not#3" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-8:not#3" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-8:not#3" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-8:not#3" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-8:not#3" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "COMP_LOOP-8:not#3" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "COMP_LOOP-8:not#3" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4)#1.itm}
load net {COMP_LOOP-8:not#3.itm(0)} -pin  "COMP_LOOP-8:not#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(1)} -pin  "COMP_LOOP-8:not#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(2)} -pin  "COMP_LOOP-8:not#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(3)} -pin  "COMP_LOOP-8:not#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(4)} -pin  "COMP_LOOP-8:not#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(5)} -pin  "COMP_LOOP-8:not#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(6)} -pin  "COMP_LOOP-8:not#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(7)} -pin  "COMP_LOOP-8:not#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load net {COMP_LOOP-8:not#3.itm(8)} -pin  "COMP_LOOP-8:not#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#3.itm}
load inst "VEC_LOOP:or#60" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2052 -attr oid 2049 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#60} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#300.cse} -pin  "VEC_LOOP:or#60" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#300.cse}
load net {and#316.cse} -pin  "VEC_LOOP:or#60" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#316.cse}
load net {VEC_LOOP:or#60.itm} -pin  "VEC_LOOP:or#60" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#60.itm}
load inst "VEC_LOOP:mux1h#22" "mux1h(5,10)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2053 -attr oid 2050 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22} -attr area 22.144720 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(10,5)"
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:mux1h#22" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#19.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:mux1h#22" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#19.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:mux1h#22" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#19.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:mux1h#22" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#19.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:mux1h#22" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#19.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:mux1h#22" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#19.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "VEC_LOOP:mux1h#22" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#19.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "VEC_LOOP:mux1h#22" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#19.itm}
load net {GND} -pin  "VEC_LOOP:mux1h#22" {A0(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#19.itm}
load net {GND} -pin  "VEC_LOOP:mux1h#22" {A0(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#19.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:mux1h#22" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#21.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:mux1h#22" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#21.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:mux1h#22" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#21.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:mux1h#22" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#21.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:mux1h#22" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#21.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:mux1h#22" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#21.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:mux1h#22" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#21.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "VEC_LOOP:mux1h#22" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#21.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "VEC_LOOP:mux1h#22" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#21.itm}
load net {GND} -pin  "VEC_LOOP:mux1h#22" {A1(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#21.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "VEC_LOOP:mux1h#22" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:mux1h#22" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:mux1h#22" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:mux1h#22" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:mux1h#22" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:mux1h#22" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:mux1h#22" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:mux1h#22" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "VEC_LOOP:mux1h#22" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "VEC_LOOP:mux1h#22" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11-2)#1.itm}
load net {COMP_LOOP-16:not#3.itm(0)} -pin  "VEC_LOOP:mux1h#22" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#8.itm}
load net {COMP_LOOP-16:not#3.itm(1)} -pin  "VEC_LOOP:mux1h#22" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#8.itm}
load net {COMP_LOOP-16:not#3.itm(2)} -pin  "VEC_LOOP:mux1h#22" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#8.itm}
load net {COMP_LOOP-16:not#3.itm(3)} -pin  "VEC_LOOP:mux1h#22" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#8.itm}
load net {COMP_LOOP-16:not#3.itm(4)} -pin  "VEC_LOOP:mux1h#22" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#8.itm}
load net {COMP_LOOP-16:not#3.itm(5)} -pin  "VEC_LOOP:mux1h#22" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#8.itm}
load net {COMP_LOOP-16:not#3.itm(6)} -pin  "VEC_LOOP:mux1h#22" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#8.itm}
load net {COMP_LOOP-16:not#3.itm(7)} -pin  "VEC_LOOP:mux1h#22" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#8.itm}
load net {PWR} -pin  "VEC_LOOP:mux1h#22" {A3(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#8.itm}
load net {GND} -pin  "VEC_LOOP:mux1h#22" {A3(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#8.itm}
load net {COMP_LOOP-8:not#3.itm(0)} -pin  "VEC_LOOP:mux1h#22" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#106.itm}
load net {COMP_LOOP-8:not#3.itm(1)} -pin  "VEC_LOOP:mux1h#22" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#106.itm}
load net {COMP_LOOP-8:not#3.itm(2)} -pin  "VEC_LOOP:mux1h#22" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#106.itm}
load net {COMP_LOOP-8:not#3.itm(3)} -pin  "VEC_LOOP:mux1h#22" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#106.itm}
load net {COMP_LOOP-8:not#3.itm(4)} -pin  "VEC_LOOP:mux1h#22" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#106.itm}
load net {COMP_LOOP-8:not#3.itm(5)} -pin  "VEC_LOOP:mux1h#22" {A4(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#106.itm}
load net {COMP_LOOP-8:not#3.itm(6)} -pin  "VEC_LOOP:mux1h#22" {A4(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#106.itm}
load net {COMP_LOOP-8:not#3.itm(7)} -pin  "VEC_LOOP:mux1h#22" {A4(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#106.itm}
load net {COMP_LOOP-8:not#3.itm(8)} -pin  "VEC_LOOP:mux1h#22" {A4(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#106.itm}
load net {PWR} -pin  "VEC_LOOP:mux1h#22" {A4(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#106.itm}
load net {and.dcpl#408} -pin  "VEC_LOOP:mux1h#22" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#408}
load net {and.dcpl#411} -pin  "VEC_LOOP:mux1h#22" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load net {VEC_LOOP:or#60.itm} -pin  "VEC_LOOP:mux1h#22" {S2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2054 -attr oid 2051 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#60.itm}
load net {and.dcpl#423} -pin  "VEC_LOOP:mux1h#22" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#423}
load net {and.dcpl#425} -pin  "VEC_LOOP:mux1h#22" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load net {VEC_LOOP:mux1h#22.itm(0)} -pin  "VEC_LOOP:mux1h#22" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(1)} -pin  "VEC_LOOP:mux1h#22" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(2)} -pin  "VEC_LOOP:mux1h#22" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(3)} -pin  "VEC_LOOP:mux1h#22" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(4)} -pin  "VEC_LOOP:mux1h#22" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(5)} -pin  "VEC_LOOP:mux1h#22" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(6)} -pin  "VEC_LOOP:mux1h#22" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(7)} -pin  "VEC_LOOP:mux1h#22" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(8)} -pin  "VEC_LOOP:mux1h#22" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load net {VEC_LOOP:mux1h#22.itm(9)} -pin  "VEC_LOOP:mux1h#22" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#22.itm}
load inst "VEC_LOOP:nor#9" "nor(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2055 -attr oid 2052 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#9} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {and.dcpl#408} -pin  "VEC_LOOP:nor#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#408}
load net {and.dcpl#411} -pin  "VEC_LOOP:nor#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load net {and.dcpl#423} -pin  "VEC_LOOP:nor#9" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#423}
load net {and.dcpl#425} -pin  "VEC_LOOP:nor#9" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load net {VEC_LOOP:nor#9.itm} -pin  "VEC_LOOP:nor#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#9.itm}
load inst "VEC_LOOP:VEC_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2056 -attr oid 2053 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "VEC_LOOP:VEC_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#127.itm(9:2))(7).itm}
load net {VEC_LOOP:nor#9.itm} -pin  "VEC_LOOP:VEC_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#9.itm}
load net {VEC_LOOP:VEC_LOOP:and.itm} -pin  "VEC_LOOP:VEC_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:and.itm}
load inst "VEC_LOOP:or#68" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2057 -attr oid 2054 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#68} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#300.cse} -pin  "VEC_LOOP:or#68" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#300.cse}
load net {and#316.cse} -pin  "VEC_LOOP:or#68" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#316.cse}
load net {VEC_LOOP:or#68.itm} -pin  "VEC_LOOP:or#68" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#68.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#8" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2058 -attr oid 2055 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#8} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(exu.tmp#17(8:1))(7).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#127.itm(9:2))(6).itm}
load net {VEC_LOOP:or#68.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#8" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#68.itm}
load net {VEC_LOOP:VEC_LOOP:mux#8.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#8.itm}
load inst "VEC_LOOP:nor#10" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2059 -attr oid 2056 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#10} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and.dcpl#408} -pin  "VEC_LOOP:nor#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#408}
load net {and.dcpl#423} -pin  "VEC_LOOP:nor#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#423}
load net {VEC_LOOP:nor#10.itm} -pin  "VEC_LOOP:nor#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#10.itm}
load inst "VEC_LOOP:and#12" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2060 -attr oid 2057 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#12} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:VEC_LOOP:mux#8.itm} -pin  "VEC_LOOP:and#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#8.itm}
load net {VEC_LOOP:nor#10.itm} -pin  "VEC_LOOP:and#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#10.itm}
load net {VEC_LOOP:and#12.itm} -pin  "VEC_LOOP:and#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#12.itm}
load inst "VEC_LOOP:or#61" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2061 -attr oid 2058 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#61} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#408} -pin  "VEC_LOOP:or#61" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#408}
load net {and.dcpl#423} -pin  "VEC_LOOP:or#61" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#423}
load net {VEC_LOOP:or#61.itm} -pin  "VEC_LOOP:or#61" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#61.itm}
load inst "VEC_LOOP:or#69" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2062 -attr oid 2059 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#69} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#411} -pin  "VEC_LOOP:or#69" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load net {and.dcpl#425} -pin  "VEC_LOOP:or#69" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load net {VEC_LOOP:or#69.itm} -pin  "VEC_LOOP:or#69" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#69.itm}
load inst "VEC_LOOP:or#70" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2063 -attr oid 2060 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#70} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#300.cse} -pin  "VEC_LOOP:or#70" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#300.cse}
load net {and#316.cse} -pin  "VEC_LOOP:or#70" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#316.cse}
load net {VEC_LOOP:or#70.itm} -pin  "VEC_LOOP:or#70" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#70.itm}
load inst "VEC_LOOP:mux1h#30" "mux1h(3,6)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2064 -attr oid 2061 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#30} -attr area 8.678956 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(6,3)"
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "VEC_LOOP:mux1h#30" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "VEC_LOOP:mux1h#30" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "VEC_LOOP:mux1h#30" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "VEC_LOOP:mux1h#30" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "VEC_LOOP:mux1h#30" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "VEC_LOOP:mux1h#30" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(9:2))(7-2).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "VEC_LOOP:mux1h#30" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "VEC_LOOP:mux1h#30" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "VEC_LOOP:mux1h#30" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "VEC_LOOP:mux1h#30" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "VEC_LOOP:mux1h#30" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "VEC_LOOP:mux1h#30" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(10:3))(6-1).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "VEC_LOOP:mux1h#30" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "VEC_LOOP:mux1h#30" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "VEC_LOOP:mux1h#30" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "VEC_LOOP:mux1h#30" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "VEC_LOOP:mux1h#30" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "VEC_LOOP:mux1h#30" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#138.itm(11:4))(5-0).itm}
load net {VEC_LOOP:or#61.itm} -pin  "VEC_LOOP:mux1h#30" {S0} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2065 -attr oid 2062 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#61.itm}
load net {VEC_LOOP:or#69.itm} -pin  "VEC_LOOP:mux1h#30" {S1} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2066 -attr oid 2063 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#69.itm}
load net {VEC_LOOP:or#70.itm} -pin  "VEC_LOOP:mux1h#30" {S2} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2067 -attr oid 2064 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#70.itm}
load net {VEC_LOOP:mux1h#30.itm(0)} -pin  "VEC_LOOP:mux1h#30" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#30.itm}
load net {VEC_LOOP:mux1h#30.itm(1)} -pin  "VEC_LOOP:mux1h#30" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#30.itm}
load net {VEC_LOOP:mux1h#30.itm(2)} -pin  "VEC_LOOP:mux1h#30" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#30.itm}
load net {VEC_LOOP:mux1h#30.itm(3)} -pin  "VEC_LOOP:mux1h#30" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#30.itm}
load net {VEC_LOOP:mux1h#30.itm(4)} -pin  "VEC_LOOP:mux1h#30" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#30.itm}
load net {VEC_LOOP:mux1h#30.itm(5)} -pin  "VEC_LOOP:mux1h#30" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#30.itm}
load inst "VEC_LOOP:or#71" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2068 -attr oid 2065 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#71} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#411} -pin  "VEC_LOOP:or#71" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load net {and.dcpl#425} -pin  "VEC_LOOP:or#71" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load net {VEC_LOOP:or#71.itm} -pin  "VEC_LOOP:or#71" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#71.itm}
load inst "VEC_LOOP:mux#38" "mux(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2069 -attr oid 2066 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#38} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "VEC_LOOP:mux#38" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(12:4).sva(7:0))(1).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "VEC_LOOP:mux#38" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(12:4).sva(7:0))(0)#1.itm}
load net {VEC_LOOP:or#71.itm} -pin  "VEC_LOOP:mux#38" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#71.itm}
load net {VEC_LOOP:mux#38.itm} -pin  "VEC_LOOP:mux#38" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#38.itm}
load inst "not#395" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2070 -attr oid 2067 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#395} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {and#300.cse} -pin  "not#395" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#300.cse}
load net {not#395.itm} -pin  "not#395" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#395.itm}
load inst "VEC_LOOP:and#16" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2071 -attr oid 2068 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#16} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:mux#38.itm} -pin  "VEC_LOOP:and#16" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#38.itm}
load net {not#395.itm} -pin  "VEC_LOOP:and#16" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#395.itm}
load net {VEC_LOOP:and#16.itm} -pin  "VEC_LOOP:and#16" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#16.itm}
load inst "VEC_LOOP:VEC_LOOP:or#14" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2072 -attr oid 2069 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#14} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {VEC_LOOP:and#16.itm} -pin  "VEC_LOOP:VEC_LOOP:or#14" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#16.itm}
load net {and#316.cse} -pin  "VEC_LOOP:VEC_LOOP:or#14" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#316.cse}
load net {VEC_LOOP:VEC_LOOP:or#14.itm} -pin  "VEC_LOOP:VEC_LOOP:or#14" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#14.itm}
load inst "not#394" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2073 -attr oid 2070 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#394} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {and.dcpl#425} -pin  "not#394" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load net {not#394.itm} -pin  "not#394" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#394.itm}
load inst "VEC_LOOP:and#13" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2074 -attr oid 2071 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#13} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "VEC_LOOP:and#13" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(12:4).sva(7:0))(0).itm}
load net {not#394.itm} -pin  "VEC_LOOP:and#13" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#394.itm}
load net {VEC_LOOP:and#13.itm} -pin  "VEC_LOOP:and#13" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#13.itm}
load inst "VEC_LOOP:VEC_LOOP:or#9" "or(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2075 -attr oid 2072 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#9} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {VEC_LOOP:and#13.itm} -pin  "VEC_LOOP:VEC_LOOP:or#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#13.itm}
load net {and.dcpl#411} -pin  "VEC_LOOP:VEC_LOOP:or#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load net {and#300.cse} -pin  "VEC_LOOP:VEC_LOOP:or#9" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#300.cse}
load net {and#316.cse} -pin  "VEC_LOOP:VEC_LOOP:or#9" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#316.cse}
load net {VEC_LOOP:VEC_LOOP:or#9.itm} -pin  "VEC_LOOP:VEC_LOOP:or#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#9.itm}
load inst "VEC_LOOP:nor" "nor(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2076 -attr oid 2073 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {and.dcpl#408} -pin  "VEC_LOOP:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#408}
load net {and.dcpl#411} -pin  "VEC_LOOP:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load net {and#300.cse} -pin  "VEC_LOOP:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#300.cse}
load net {and#316.cse} -pin  "VEC_LOOP:nor" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#316.cse}
load net {VEC_LOOP:nor.itm} -pin  "VEC_LOOP:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor.itm}
load inst "VEC_LOOP:or#3" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2077 -attr oid 2074 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {VEC_LOOP:nor.itm} -pin  "VEC_LOOP:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor.itm}
load net {and.dcpl#423} -pin  "VEC_LOOP:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#423}
load net {and.dcpl#425} -pin  "VEC_LOOP:or#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load net {VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#3.itm}
load inst "VEC_LOOP:nor#11" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2078 -attr oid 2075 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#11} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and.dcpl#432} -pin  "VEC_LOOP:nor#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#432}
load net {and.dcpl#439} -pin  "VEC_LOOP:nor#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#439}
load net {VEC_LOOP:nor#11.itm} -pin  "VEC_LOOP:nor#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#11.itm}
load inst "VEC_LOOP:VEC_LOOP:and#1" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2079 -attr oid 2076 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:and#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#115.itm(8:1))(7).itm}
load net {VEC_LOOP:nor#11.itm} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#11.itm}
load net {VEC_LOOP:VEC_LOOP:and#1.itm} -pin  "VEC_LOOP:VEC_LOOP:and#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:and#1.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#3" "mux(2,8)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2080 -attr oid 2077 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3} -attr area 8.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(8,1,2)"
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(12:4).sva(7:0)}
load net {PWR} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#184.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#184.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#184.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#184.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#184.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#184.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#184.itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#184.itm}
load net {and.dcpl#435} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#435}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3.itm}
load inst "VEC_LOOP:mux1h#25" "mux1h(3,9)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2081 -attr oid 2078 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25} -attr area 13.017934 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(9,3)"
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:mux1h#25" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:mux1h#25" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:mux1h#25" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:mux1h#25" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:mux1h#25" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:mux1h#25" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "VEC_LOOP:mux1h#25" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "VEC_LOOP:mux1h#25" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#24.itm}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A0(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#24.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:mux1h#25" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:mux1h#25" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:mux1h#25" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:mux1h#25" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:mux1h#25" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:mux1h#25" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:mux1h#25" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "VEC_LOOP:mux1h#25" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "VEC_LOOP:mux1h#25" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-4).itm}
load net {PWR} -pin  "VEC_LOOP:mux1h#25" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A2(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A2(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A2(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A2(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A2(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A2(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A2(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {GND} -pin  "VEC_LOOP:mux1h#25" {A2(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#14}
load net {and.dcpl#432} -pin  "VEC_LOOP:mux1h#25" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#432}
load net {and.dcpl#435} -pin  "VEC_LOOP:mux1h#25" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#435}
load net {and.dcpl#439} -pin  "VEC_LOOP:mux1h#25" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#439}
load net {VEC_LOOP:mux1h#25.itm(0)} -pin  "VEC_LOOP:mux1h#25" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(1)} -pin  "VEC_LOOP:mux1h#25" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(2)} -pin  "VEC_LOOP:mux1h#25" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(3)} -pin  "VEC_LOOP:mux1h#25" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(4)} -pin  "VEC_LOOP:mux1h#25" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(5)} -pin  "VEC_LOOP:mux1h#25" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(6)} -pin  "VEC_LOOP:mux1h#25" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(7)} -pin  "VEC_LOOP:mux1h#25" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(8)} -pin  "VEC_LOOP:mux1h#25" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load inst "VEC_LOOP:VEC_LOOP:or#10" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2082 -attr oid 2079 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#10} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {VEC_LOOP:acc#1.cse#10.sva(11)} -pin  "VEC_LOOP:VEC_LOOP:or#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(11).itm}
load net {and.dcpl#461} -pin  "VEC_LOOP:VEC_LOOP:or#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#461}
load net {and.dcpl#463} -pin  "VEC_LOOP:VEC_LOOP:or#10" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#463}
load net {VEC_LOOP:VEC_LOOP:or#10.itm} -pin  "VEC_LOOP:VEC_LOOP:or#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#10.itm}
load inst "COMP_LOOP-4:not#4" "not(10)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2083 -attr oid 2080 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(10)"
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP-4:not#4" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP-4:not#4" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-4:not#4" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-4:not#4" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-4:not#4" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-4:not#4" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-4:not#4" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-4:not#4" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "COMP_LOOP-4:not#4" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "COMP_LOOP-4:not#4" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-3).itm}
load net {COMP_LOOP-4:not#4.itm(0)} -pin  "COMP_LOOP-4:not#4" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(1)} -pin  "COMP_LOOP-4:not#4" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(2)} -pin  "COMP_LOOP-4:not#4" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(3)} -pin  "COMP_LOOP-4:not#4" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(4)} -pin  "COMP_LOOP-4:not#4" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(5)} -pin  "COMP_LOOP-4:not#4" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(6)} -pin  "COMP_LOOP-4:not#4" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(7)} -pin  "COMP_LOOP-4:not#4" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(8)} -pin  "COMP_LOOP-4:not#4" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(9)} -pin  "COMP_LOOP-4:not#4" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load inst "VEC_LOOP:or#72" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2084 -attr oid 2081 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#72} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#461} -pin  "VEC_LOOP:or#72" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#461}
load net {and.dcpl#463} -pin  "VEC_LOOP:or#72" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#463}
load net {VEC_LOOP:or#72.itm} -pin  "VEC_LOOP:or#72" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#72.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#9" "mux(2,10)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2085 -attr oid 2082 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#9} -attr area 10.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(10,1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(10-1).itm}
load net {COMP_LOOP-4:not#4.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {VEC_LOOP:or#72.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#72.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#9.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#9.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#9.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#9.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#9.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#9.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#9.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#9.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#9.itm}
load net {VEC_LOOP:VEC_LOOP:mux#9.itm(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#9" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#9.itm}
load inst "VEC_LOOP:nor#12" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2086 -attr oid 2083 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#12} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and.dcpl#461} -pin  "VEC_LOOP:nor#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#461}
load net {and.dcpl#463} -pin  "VEC_LOOP:nor#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#463}
load net {VEC_LOOP:nor#12.itm} -pin  "VEC_LOOP:nor#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#12.itm}
load inst "VEC_LOOP:and#14" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2087 -attr oid 2084 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#14} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "VEC_LOOP:and#14" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#125.itm(10:3))(7).itm}
load net {VEC_LOOP:nor#12.itm} -pin  "VEC_LOOP:and#14" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#12.itm}
load net {VEC_LOOP:and#14.itm} -pin  "VEC_LOOP:and#14" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#14.itm}
load inst "VEC_LOOP:or#75" "or(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2088 -attr oid 2085 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#75} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#461} -pin  "VEC_LOOP:or#75" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#461}
load net {and.dcpl#463} -pin  "VEC_LOOP:or#75" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#463}
load net {VEC_LOOP:or#75.itm} -pin  "VEC_LOOP:or#75" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#75.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#10" "mux(2,7)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2089 -attr oid 2086 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#10} -attr area 7.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(7,1,2)"
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#146.itm(11:4))(6-0).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm}
load net {COMP_LOOP:k(12:4).sva(7:0)(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#9(10:3))(7-1).itm}
load net {VEC_LOOP:or#75.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#75.itm}
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#10.itm}
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#10.itm}
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#10.itm}
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#10.itm}
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#10.itm}
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#10.itm}
load net {VEC_LOOP:VEC_LOOP:mux#10.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#10.itm}
load inst "VEC_LOOP:nor#13" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2090 -attr oid 2087 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#13} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and#293.cse} -pin  "VEC_LOOP:nor#13" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#293.cse}
load net {and.dcpl#449} -pin  "VEC_LOOP:nor#13" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#449}
load net {VEC_LOOP:nor#13.itm} -pin  "VEC_LOOP:nor#13" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#13.itm}
load inst "VEC_LOOP:and#15" "and(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2091 -attr oid 2088 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#15} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(12:4).sva(7:0)(0)} -pin  "VEC_LOOP:and#15" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(exu.tmp#25(9:2))(0).itm}
load net {VEC_LOOP:nor#13.itm} -pin  "VEC_LOOP:and#15" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#13.itm}
load net {VEC_LOOP:and#15.itm} -pin  "VEC_LOOP:and#15" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#15.itm}
load inst "VEC_LOOP:VEC_LOOP:or#11" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2092 -attr oid 2089 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#11} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {VEC_LOOP:and#15.itm} -pin  "VEC_LOOP:VEC_LOOP:or#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#15.itm}
load net {and#311.cse} -pin  "VEC_LOOP:VEC_LOOP:or#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#311.cse}
load net {and.dcpl#455} -pin  "VEC_LOOP:VEC_LOOP:or#11" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#455}
load net {VEC_LOOP:VEC_LOOP:or#11.itm} -pin  "VEC_LOOP:VEC_LOOP:or#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#11.itm}
load inst "VEC_LOOP:nor#14" "nor(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2093 -attr oid 2090 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#14} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {and#293.cse} -pin  "VEC_LOOP:nor#14" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#293.cse}
load net {and#311.cse} -pin  "VEC_LOOP:nor#14" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#311.cse}
load net {and.dcpl#463} -pin  "VEC_LOOP:nor#14" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#463}
load net {VEC_LOOP:nor#14.itm} -pin  "VEC_LOOP:nor#14" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#14.itm}
load inst "VEC_LOOP:VEC_LOOP:or#12" "or(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2094 -attr oid 2091 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#12} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {VEC_LOOP:nor#14.itm} -pin  "VEC_LOOP:VEC_LOOP:or#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#14.itm}
load net {and.dcpl#449} -pin  "VEC_LOOP:VEC_LOOP:or#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#449}
load net {and.dcpl#455} -pin  "VEC_LOOP:VEC_LOOP:or#12" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#455}
load net {and.dcpl#461} -pin  "VEC_LOOP:VEC_LOOP:or#12" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#461}
load net {VEC_LOOP:VEC_LOOP:or#12.itm} -pin  "VEC_LOOP:VEC_LOOP:or#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#12.itm}
load inst "VEC_LOOP:nor#15" "nor(2,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2095 -attr oid 2092 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#15} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and.dcpl#461} -pin  "VEC_LOOP:nor#15" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#461}
load net {and.dcpl#463} -pin  "VEC_LOOP:nor#15" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#463}
load net {VEC_LOOP:nor#15.itm} -pin  "VEC_LOOP:nor#15" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#15.itm}
load inst "VEC_LOOP:VEC_LOOP:or#13" "or(5,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2096 -attr oid 2093 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#13} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {VEC_LOOP:nor#15.itm} -pin  "VEC_LOOP:VEC_LOOP:or#13" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#15.itm}
load net {and#293.cse} -pin  "VEC_LOOP:VEC_LOOP:or#13" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#293.cse}
load net {and.dcpl#449} -pin  "VEC_LOOP:VEC_LOOP:or#13" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#449}
load net {and#311.cse} -pin  "VEC_LOOP:VEC_LOOP:or#13" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#311.cse}
load net {and.dcpl#455} -pin  "VEC_LOOP:VEC_LOOP:or#13" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#455}
load net {VEC_LOOP:VEC_LOOP:or#13.itm} -pin  "VEC_LOOP:VEC_LOOP:or#13" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#13.itm}
load inst "VEC_LOOP:nor#1" "nor(4,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2097 -attr oid 2094 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {and#293.cse} -pin  "VEC_LOOP:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#293.cse}
load net {and.dcpl#449} -pin  "VEC_LOOP:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#449}
load net {and#311.cse} -pin  "VEC_LOOP:nor#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#311.cse}
load net {and.dcpl#455} -pin  "VEC_LOOP:nor#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#455}
load net {VEC_LOOP:nor#1.itm} -pin  "VEC_LOOP:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load inst "VEC_LOOP:or#4" "or(3,1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2098 -attr oid 2095 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {VEC_LOOP:nor#1.itm} -pin  "VEC_LOOP:or#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load net {and.dcpl#461} -pin  "VEC_LOOP:or#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#461}
load net {and.dcpl#463} -pin  "VEC_LOOP:or#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#463}
load net {VEC_LOOP:or#4.itm} -pin  "VEC_LOOP:or#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#4.itm}
load inst "VEC_LOOP:mux#32" "mux(2,32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2099 -attr oid 2096 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d.mxwt(0)} -pin  "VEC_LOOP:mux#32" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "VEC_LOOP:mux#32" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "VEC_LOOP:mux#32" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "VEC_LOOP:mux#32" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "VEC_LOOP:mux#32" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "VEC_LOOP:mux#32" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "VEC_LOOP:mux#32" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "VEC_LOOP:mux#32" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "VEC_LOOP:mux#32" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "VEC_LOOP:mux#32" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "VEC_LOOP:mux#32" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "VEC_LOOP:mux#32" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "VEC_LOOP:mux#32" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "VEC_LOOP:mux#32" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "VEC_LOOP:mux#32" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "VEC_LOOP:mux#32" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "VEC_LOOP:mux#32" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "VEC_LOOP:mux#32" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "VEC_LOOP:mux#32" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "VEC_LOOP:mux#32" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "VEC_LOOP:mux#32" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "VEC_LOOP:mux#32" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "VEC_LOOP:mux#32" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "VEC_LOOP:mux#32" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "VEC_LOOP:mux#32" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "VEC_LOOP:mux#32" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "VEC_LOOP:mux#32" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "VEC_LOOP:mux#32" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "VEC_LOOP:mux#32" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "VEC_LOOP:mux#32" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "VEC_LOOP:mux#32" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "VEC_LOOP:mux#32" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "VEC_LOOP:mux#32" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "VEC_LOOP:mux#32" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "VEC_LOOP:mux#32" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "VEC_LOOP:mux#32" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "VEC_LOOP:mux#32" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "VEC_LOOP:mux#32" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "VEC_LOOP:mux#32" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "VEC_LOOP:mux#32" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "VEC_LOOP:mux#32" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "VEC_LOOP:mux#32" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "VEC_LOOP:mux#32" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "VEC_LOOP:mux#32" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "VEC_LOOP:mux#32" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "VEC_LOOP:mux#32" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "VEC_LOOP:mux#32" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "VEC_LOOP:mux#32" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "VEC_LOOP:mux#32" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "VEC_LOOP:mux#32" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "VEC_LOOP:mux#32" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "VEC_LOOP:mux#32" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "VEC_LOOP:mux#32" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "VEC_LOOP:mux#32" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "VEC_LOOP:mux#32" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "VEC_LOOP:mux#32" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "VEC_LOOP:mux#32" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "VEC_LOOP:mux#32" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "VEC_LOOP:mux#32" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "VEC_LOOP:mux#32" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "VEC_LOOP:mux#32" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "VEC_LOOP:mux#32" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "VEC_LOOP:mux#32" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "VEC_LOOP:mux#32" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {and#494.cse} -pin  "VEC_LOOP:mux#32" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#494.cse}
load net {VEC_LOOP:mux#32.itm(0)} -pin  "VEC_LOOP:mux#32" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(1)} -pin  "VEC_LOOP:mux#32" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(2)} -pin  "VEC_LOOP:mux#32" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(3)} -pin  "VEC_LOOP:mux#32" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(4)} -pin  "VEC_LOOP:mux#32" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(5)} -pin  "VEC_LOOP:mux#32" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(6)} -pin  "VEC_LOOP:mux#32" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(7)} -pin  "VEC_LOOP:mux#32" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(8)} -pin  "VEC_LOOP:mux#32" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(9)} -pin  "VEC_LOOP:mux#32" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(10)} -pin  "VEC_LOOP:mux#32" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(11)} -pin  "VEC_LOOP:mux#32" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(12)} -pin  "VEC_LOOP:mux#32" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(13)} -pin  "VEC_LOOP:mux#32" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(14)} -pin  "VEC_LOOP:mux#32" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(15)} -pin  "VEC_LOOP:mux#32" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(16)} -pin  "VEC_LOOP:mux#32" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(17)} -pin  "VEC_LOOP:mux#32" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(18)} -pin  "VEC_LOOP:mux#32" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(19)} -pin  "VEC_LOOP:mux#32" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(20)} -pin  "VEC_LOOP:mux#32" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(21)} -pin  "VEC_LOOP:mux#32" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(22)} -pin  "VEC_LOOP:mux#32" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(23)} -pin  "VEC_LOOP:mux#32" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(24)} -pin  "VEC_LOOP:mux#32" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(25)} -pin  "VEC_LOOP:mux#32" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(26)} -pin  "VEC_LOOP:mux#32" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(27)} -pin  "VEC_LOOP:mux#32" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(28)} -pin  "VEC_LOOP:mux#32" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(29)} -pin  "VEC_LOOP:mux#32" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(30)} -pin  "VEC_LOOP:mux#32" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load net {VEC_LOOP:mux#32.itm(31)} -pin  "VEC_LOOP:mux#32" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#32.itm}
load inst "COMP_LOOP-1:factor2:not#1" "not(32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2100 -attr oid 2097 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(32)"
load net {vec:rsci.qa_d.mxwt(32)} -pin  "COMP_LOOP-1:factor2:not#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "COMP_LOOP-1:factor2:not#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "COMP_LOOP-1:factor2:not#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "COMP_LOOP-1:factor2:not#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "COMP_LOOP-1:factor2:not#1" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "COMP_LOOP-1:factor2:not#1" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "COMP_LOOP-1:factor2:not#1" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "COMP_LOOP-1:factor2:not#1" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "COMP_LOOP-1:factor2:not#1" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "COMP_LOOP-1:factor2:not#1" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "COMP_LOOP-1:factor2:not#1" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "COMP_LOOP-1:factor2:not#1" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "COMP_LOOP-1:factor2:not#1" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "COMP_LOOP-1:factor2:not#1" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "COMP_LOOP-1:factor2:not#1" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "COMP_LOOP-1:factor2:not#1" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "COMP_LOOP-1:factor2:not#1" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "COMP_LOOP-1:factor2:not#1" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "COMP_LOOP-1:factor2:not#1" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "COMP_LOOP-1:factor2:not#1" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "COMP_LOOP-1:factor2:not#1" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "COMP_LOOP-1:factor2:not#1" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "COMP_LOOP-1:factor2:not#1" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "COMP_LOOP-1:factor2:not#1" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "COMP_LOOP-1:factor2:not#1" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "COMP_LOOP-1:factor2:not#1" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "COMP_LOOP-1:factor2:not#1" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "COMP_LOOP-1:factor2:not#1" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "COMP_LOOP-1:factor2:not#1" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "COMP_LOOP-1:factor2:not#1" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "COMP_LOOP-1:factor2:not#1" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "COMP_LOOP-1:factor2:not#1" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(0)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(1)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(2)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(3)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(4)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(5)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(6)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(7)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(8)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(9)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(10)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(11)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(12)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(13)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(14)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(15)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(16)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(17)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(18)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(19)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(20)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(21)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(22)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(23)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(24)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(25)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(26)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(27)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(28)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(29)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(30)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(31)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load inst "COMP_LOOP-3:factor2:not#1" "not(32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2101 -attr oid 2098 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(32)"
load net {vec:rsci.qa_d.mxwt(0)} -pin  "COMP_LOOP-3:factor2:not#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "COMP_LOOP-3:factor2:not#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "COMP_LOOP-3:factor2:not#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "COMP_LOOP-3:factor2:not#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "COMP_LOOP-3:factor2:not#1" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "COMP_LOOP-3:factor2:not#1" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "COMP_LOOP-3:factor2:not#1" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "COMP_LOOP-3:factor2:not#1" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "COMP_LOOP-3:factor2:not#1" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "COMP_LOOP-3:factor2:not#1" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "COMP_LOOP-3:factor2:not#1" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "COMP_LOOP-3:factor2:not#1" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "COMP_LOOP-3:factor2:not#1" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "COMP_LOOP-3:factor2:not#1" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "COMP_LOOP-3:factor2:not#1" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "COMP_LOOP-3:factor2:not#1" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "COMP_LOOP-3:factor2:not#1" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "COMP_LOOP-3:factor2:not#1" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "COMP_LOOP-3:factor2:not#1" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "COMP_LOOP-3:factor2:not#1" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "COMP_LOOP-3:factor2:not#1" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "COMP_LOOP-3:factor2:not#1" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "COMP_LOOP-3:factor2:not#1" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "COMP_LOOP-3:factor2:not#1" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "COMP_LOOP-3:factor2:not#1" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "COMP_LOOP-3:factor2:not#1" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "COMP_LOOP-3:factor2:not#1" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "COMP_LOOP-3:factor2:not#1" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "COMP_LOOP-3:factor2:not#1" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "COMP_LOOP-3:factor2:not#1" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "COMP_LOOP-3:factor2:not#1" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "COMP_LOOP-3:factor2:not#1" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(0)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(1)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(2)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(3)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(4)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(5)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(6)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(7)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(8)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(9)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(10)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(11)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(12)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(13)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(14)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(15)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(16)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(17)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(18)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(19)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(20)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(21)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(22)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(23)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(24)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(25)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(26)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(27)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(28)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(29)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(30)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(31)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load inst "VEC_LOOP:mux#33" "mux(2,32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2102 -attr oid 2099 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {COMP_LOOP-1:factor2:not#1.itm(0)} -pin  "VEC_LOOP:mux#33" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(1)} -pin  "VEC_LOOP:mux#33" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(2)} -pin  "VEC_LOOP:mux#33" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(3)} -pin  "VEC_LOOP:mux#33" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(4)} -pin  "VEC_LOOP:mux#33" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(5)} -pin  "VEC_LOOP:mux#33" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(6)} -pin  "VEC_LOOP:mux#33" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(7)} -pin  "VEC_LOOP:mux#33" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(8)} -pin  "VEC_LOOP:mux#33" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(9)} -pin  "VEC_LOOP:mux#33" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(10)} -pin  "VEC_LOOP:mux#33" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(11)} -pin  "VEC_LOOP:mux#33" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(12)} -pin  "VEC_LOOP:mux#33" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(13)} -pin  "VEC_LOOP:mux#33" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(14)} -pin  "VEC_LOOP:mux#33" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(15)} -pin  "VEC_LOOP:mux#33" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(16)} -pin  "VEC_LOOP:mux#33" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(17)} -pin  "VEC_LOOP:mux#33" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(18)} -pin  "VEC_LOOP:mux#33" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(19)} -pin  "VEC_LOOP:mux#33" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(20)} -pin  "VEC_LOOP:mux#33" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(21)} -pin  "VEC_LOOP:mux#33" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(22)} -pin  "VEC_LOOP:mux#33" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(23)} -pin  "VEC_LOOP:mux#33" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(24)} -pin  "VEC_LOOP:mux#33" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(25)} -pin  "VEC_LOOP:mux#33" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(26)} -pin  "VEC_LOOP:mux#33" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(27)} -pin  "VEC_LOOP:mux#33" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(28)} -pin  "VEC_LOOP:mux#33" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(29)} -pin  "VEC_LOOP:mux#33" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(30)} -pin  "VEC_LOOP:mux#33" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(31)} -pin  "VEC_LOOP:mux#33" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(0)} -pin  "VEC_LOOP:mux#33" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(1)} -pin  "VEC_LOOP:mux#33" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(2)} -pin  "VEC_LOOP:mux#33" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(3)} -pin  "VEC_LOOP:mux#33" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(4)} -pin  "VEC_LOOP:mux#33" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(5)} -pin  "VEC_LOOP:mux#33" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(6)} -pin  "VEC_LOOP:mux#33" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(7)} -pin  "VEC_LOOP:mux#33" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(8)} -pin  "VEC_LOOP:mux#33" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(9)} -pin  "VEC_LOOP:mux#33" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(10)} -pin  "VEC_LOOP:mux#33" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(11)} -pin  "VEC_LOOP:mux#33" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(12)} -pin  "VEC_LOOP:mux#33" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(13)} -pin  "VEC_LOOP:mux#33" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(14)} -pin  "VEC_LOOP:mux#33" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(15)} -pin  "VEC_LOOP:mux#33" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(16)} -pin  "VEC_LOOP:mux#33" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(17)} -pin  "VEC_LOOP:mux#33" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(18)} -pin  "VEC_LOOP:mux#33" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(19)} -pin  "VEC_LOOP:mux#33" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(20)} -pin  "VEC_LOOP:mux#33" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(21)} -pin  "VEC_LOOP:mux#33" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(22)} -pin  "VEC_LOOP:mux#33" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(23)} -pin  "VEC_LOOP:mux#33" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(24)} -pin  "VEC_LOOP:mux#33" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(25)} -pin  "VEC_LOOP:mux#33" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(26)} -pin  "VEC_LOOP:mux#33" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(27)} -pin  "VEC_LOOP:mux#33" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(28)} -pin  "VEC_LOOP:mux#33" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(29)} -pin  "VEC_LOOP:mux#33" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(30)} -pin  "VEC_LOOP:mux#33" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(31)} -pin  "VEC_LOOP:mux#33" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {and#494.cse} -pin  "VEC_LOOP:mux#33" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#494.cse}
load net {VEC_LOOP:mux#33.itm(0)} -pin  "VEC_LOOP:mux#33" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(1)} -pin  "VEC_LOOP:mux#33" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(2)} -pin  "VEC_LOOP:mux#33" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(3)} -pin  "VEC_LOOP:mux#33" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(4)} -pin  "VEC_LOOP:mux#33" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(5)} -pin  "VEC_LOOP:mux#33" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(6)} -pin  "VEC_LOOP:mux#33" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(7)} -pin  "VEC_LOOP:mux#33" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(8)} -pin  "VEC_LOOP:mux#33" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(9)} -pin  "VEC_LOOP:mux#33" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(10)} -pin  "VEC_LOOP:mux#33" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(11)} -pin  "VEC_LOOP:mux#33" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(12)} -pin  "VEC_LOOP:mux#33" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(13)} -pin  "VEC_LOOP:mux#33" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(14)} -pin  "VEC_LOOP:mux#33" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(15)} -pin  "VEC_LOOP:mux#33" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(16)} -pin  "VEC_LOOP:mux#33" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(17)} -pin  "VEC_LOOP:mux#33" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(18)} -pin  "VEC_LOOP:mux#33" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(19)} -pin  "VEC_LOOP:mux#33" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(20)} -pin  "VEC_LOOP:mux#33" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(21)} -pin  "VEC_LOOP:mux#33" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(22)} -pin  "VEC_LOOP:mux#33" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(23)} -pin  "VEC_LOOP:mux#33" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(24)} -pin  "VEC_LOOP:mux#33" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(25)} -pin  "VEC_LOOP:mux#33" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(26)} -pin  "VEC_LOOP:mux#33" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(27)} -pin  "VEC_LOOP:mux#33" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(28)} -pin  "VEC_LOOP:mux#33" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(29)} -pin  "VEC_LOOP:mux#33" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(30)} -pin  "VEC_LOOP:mux#33" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load net {VEC_LOOP:mux#33.itm(31)} -pin  "VEC_LOOP:mux#33" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#33.itm}
load inst "VEC_LOOP:mux#34" "mux(2,32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2103 -attr oid 2100 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d.mxwt(0)} -pin  "VEC_LOOP:mux#34" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "VEC_LOOP:mux#34" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "VEC_LOOP:mux#34" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "VEC_LOOP:mux#34" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "VEC_LOOP:mux#34" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "VEC_LOOP:mux#34" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "VEC_LOOP:mux#34" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "VEC_LOOP:mux#34" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "VEC_LOOP:mux#34" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "VEC_LOOP:mux#34" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "VEC_LOOP:mux#34" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "VEC_LOOP:mux#34" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "VEC_LOOP:mux#34" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "VEC_LOOP:mux#34" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "VEC_LOOP:mux#34" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "VEC_LOOP:mux#34" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "VEC_LOOP:mux#34" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "VEC_LOOP:mux#34" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "VEC_LOOP:mux#34" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "VEC_LOOP:mux#34" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "VEC_LOOP:mux#34" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "VEC_LOOP:mux#34" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "VEC_LOOP:mux#34" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "VEC_LOOP:mux#34" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "VEC_LOOP:mux#34" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "VEC_LOOP:mux#34" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "VEC_LOOP:mux#34" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "VEC_LOOP:mux#34" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "VEC_LOOP:mux#34" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "VEC_LOOP:mux#34" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "VEC_LOOP:mux#34" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "VEC_LOOP:mux#34" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "VEC_LOOP:mux#34" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "VEC_LOOP:mux#34" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "VEC_LOOP:mux#34" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "VEC_LOOP:mux#34" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "VEC_LOOP:mux#34" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "VEC_LOOP:mux#34" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "VEC_LOOP:mux#34" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "VEC_LOOP:mux#34" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "VEC_LOOP:mux#34" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "VEC_LOOP:mux#34" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "VEC_LOOP:mux#34" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "VEC_LOOP:mux#34" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "VEC_LOOP:mux#34" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "VEC_LOOP:mux#34" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "VEC_LOOP:mux#34" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "VEC_LOOP:mux#34" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "VEC_LOOP:mux#34" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "VEC_LOOP:mux#34" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "VEC_LOOP:mux#34" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "VEC_LOOP:mux#34" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "VEC_LOOP:mux#34" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "VEC_LOOP:mux#34" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "VEC_LOOP:mux#34" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "VEC_LOOP:mux#34" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "VEC_LOOP:mux#34" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "VEC_LOOP:mux#34" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "VEC_LOOP:mux#34" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "VEC_LOOP:mux#34" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "VEC_LOOP:mux#34" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "VEC_LOOP:mux#34" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "VEC_LOOP:mux#34" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "VEC_LOOP:mux#34" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {and#494.cse} -pin  "VEC_LOOP:mux#34" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#494.cse}
load net {VEC_LOOP:mux#34.itm(0)} -pin  "VEC_LOOP:mux#34" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(1)} -pin  "VEC_LOOP:mux#34" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(2)} -pin  "VEC_LOOP:mux#34" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(3)} -pin  "VEC_LOOP:mux#34" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(4)} -pin  "VEC_LOOP:mux#34" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(5)} -pin  "VEC_LOOP:mux#34" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(6)} -pin  "VEC_LOOP:mux#34" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(7)} -pin  "VEC_LOOP:mux#34" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(8)} -pin  "VEC_LOOP:mux#34" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(9)} -pin  "VEC_LOOP:mux#34" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(10)} -pin  "VEC_LOOP:mux#34" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(11)} -pin  "VEC_LOOP:mux#34" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(12)} -pin  "VEC_LOOP:mux#34" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(13)} -pin  "VEC_LOOP:mux#34" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(14)} -pin  "VEC_LOOP:mux#34" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(15)} -pin  "VEC_LOOP:mux#34" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(16)} -pin  "VEC_LOOP:mux#34" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(17)} -pin  "VEC_LOOP:mux#34" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(18)} -pin  "VEC_LOOP:mux#34" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(19)} -pin  "VEC_LOOP:mux#34" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(20)} -pin  "VEC_LOOP:mux#34" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(21)} -pin  "VEC_LOOP:mux#34" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(22)} -pin  "VEC_LOOP:mux#34" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(23)} -pin  "VEC_LOOP:mux#34" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(24)} -pin  "VEC_LOOP:mux#34" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(25)} -pin  "VEC_LOOP:mux#34" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(26)} -pin  "VEC_LOOP:mux#34" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(27)} -pin  "VEC_LOOP:mux#34" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(28)} -pin  "VEC_LOOP:mux#34" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(29)} -pin  "VEC_LOOP:mux#34" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(30)} -pin  "VEC_LOOP:mux#34" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load net {VEC_LOOP:mux#34.itm(31)} -pin  "VEC_LOOP:mux#34" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#34.itm}
load inst "VEC_LOOP:mux#35" "mux(2,32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2104 -attr oid 2101 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d.mxwt(32)} -pin  "VEC_LOOP:mux#35" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "VEC_LOOP:mux#35" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "VEC_LOOP:mux#35" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "VEC_LOOP:mux#35" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "VEC_LOOP:mux#35" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "VEC_LOOP:mux#35" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "VEC_LOOP:mux#35" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "VEC_LOOP:mux#35" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "VEC_LOOP:mux#35" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "VEC_LOOP:mux#35" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "VEC_LOOP:mux#35" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "VEC_LOOP:mux#35" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "VEC_LOOP:mux#35" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "VEC_LOOP:mux#35" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "VEC_LOOP:mux#35" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "VEC_LOOP:mux#35" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "VEC_LOOP:mux#35" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "VEC_LOOP:mux#35" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "VEC_LOOP:mux#35" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "VEC_LOOP:mux#35" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "VEC_LOOP:mux#35" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "VEC_LOOP:mux#35" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "VEC_LOOP:mux#35" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "VEC_LOOP:mux#35" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "VEC_LOOP:mux#35" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "VEC_LOOP:mux#35" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "VEC_LOOP:mux#35" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "VEC_LOOP:mux#35" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "VEC_LOOP:mux#35" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "VEC_LOOP:mux#35" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "VEC_LOOP:mux#35" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "VEC_LOOP:mux#35" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(0)} -pin  "VEC_LOOP:mux#35" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "VEC_LOOP:mux#35" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "VEC_LOOP:mux#35" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "VEC_LOOP:mux#35" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "VEC_LOOP:mux#35" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "VEC_LOOP:mux#35" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "VEC_LOOP:mux#35" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "VEC_LOOP:mux#35" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "VEC_LOOP:mux#35" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "VEC_LOOP:mux#35" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "VEC_LOOP:mux#35" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "VEC_LOOP:mux#35" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "VEC_LOOP:mux#35" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "VEC_LOOP:mux#35" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "VEC_LOOP:mux#35" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "VEC_LOOP:mux#35" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "VEC_LOOP:mux#35" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "VEC_LOOP:mux#35" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "VEC_LOOP:mux#35" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "VEC_LOOP:mux#35" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "VEC_LOOP:mux#35" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "VEC_LOOP:mux#35" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "VEC_LOOP:mux#35" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "VEC_LOOP:mux#35" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "VEC_LOOP:mux#35" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "VEC_LOOP:mux#35" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "VEC_LOOP:mux#35" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "VEC_LOOP:mux#35" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "VEC_LOOP:mux#35" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "VEC_LOOP:mux#35" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "VEC_LOOP:mux#35" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "VEC_LOOP:mux#35" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {and#494.cse} -pin  "VEC_LOOP:mux#35" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#494.cse}
load net {VEC_LOOP:mux#35.itm(0)} -pin  "VEC_LOOP:mux#35" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(1)} -pin  "VEC_LOOP:mux#35" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(2)} -pin  "VEC_LOOP:mux#35" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(3)} -pin  "VEC_LOOP:mux#35" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(4)} -pin  "VEC_LOOP:mux#35" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(5)} -pin  "VEC_LOOP:mux#35" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(6)} -pin  "VEC_LOOP:mux#35" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(7)} -pin  "VEC_LOOP:mux#35" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(8)} -pin  "VEC_LOOP:mux#35" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(9)} -pin  "VEC_LOOP:mux#35" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(10)} -pin  "VEC_LOOP:mux#35" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(11)} -pin  "VEC_LOOP:mux#35" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(12)} -pin  "VEC_LOOP:mux#35" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(13)} -pin  "VEC_LOOP:mux#35" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(14)} -pin  "VEC_LOOP:mux#35" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(15)} -pin  "VEC_LOOP:mux#35" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(16)} -pin  "VEC_LOOP:mux#35" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(17)} -pin  "VEC_LOOP:mux#35" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(18)} -pin  "VEC_LOOP:mux#35" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(19)} -pin  "VEC_LOOP:mux#35" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(20)} -pin  "VEC_LOOP:mux#35" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(21)} -pin  "VEC_LOOP:mux#35" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(22)} -pin  "VEC_LOOP:mux#35" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(23)} -pin  "VEC_LOOP:mux#35" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(24)} -pin  "VEC_LOOP:mux#35" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(25)} -pin  "VEC_LOOP:mux#35" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(26)} -pin  "VEC_LOOP:mux#35" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(27)} -pin  "VEC_LOOP:mux#35" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(28)} -pin  "VEC_LOOP:mux#35" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(29)} -pin  "VEC_LOOP:mux#35" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(30)} -pin  "VEC_LOOP:mux#35" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load net {VEC_LOOP:mux#35.itm(31)} -pin  "VEC_LOOP:mux#35" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#35.itm}
load inst "VEC_LOOP:mux#3" "mux(2,32)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2105 -attr oid 2102 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(0)} -pin  "VEC_LOOP:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(1)} -pin  "VEC_LOOP:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(2)} -pin  "VEC_LOOP:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(3)} -pin  "VEC_LOOP:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(4)} -pin  "VEC_LOOP:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(5)} -pin  "VEC_LOOP:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(6)} -pin  "VEC_LOOP:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(7)} -pin  "VEC_LOOP:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(8)} -pin  "VEC_LOOP:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(9)} -pin  "VEC_LOOP:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(10)} -pin  "VEC_LOOP:mux#3" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(11)} -pin  "VEC_LOOP:mux#3" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(12)} -pin  "VEC_LOOP:mux#3" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(13)} -pin  "VEC_LOOP:mux#3" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(14)} -pin  "VEC_LOOP:mux#3" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(15)} -pin  "VEC_LOOP:mux#3" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(16)} -pin  "VEC_LOOP:mux#3" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(17)} -pin  "VEC_LOOP:mux#3" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(18)} -pin  "VEC_LOOP:mux#3" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(19)} -pin  "VEC_LOOP:mux#3" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(20)} -pin  "VEC_LOOP:mux#3" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(21)} -pin  "VEC_LOOP:mux#3" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(22)} -pin  "VEC_LOOP:mux#3" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(23)} -pin  "VEC_LOOP:mux#3" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(24)} -pin  "VEC_LOOP:mux#3" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(25)} -pin  "VEC_LOOP:mux#3" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(26)} -pin  "VEC_LOOP:mux#3" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(27)} -pin  "VEC_LOOP:mux#3" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(28)} -pin  "VEC_LOOP:mux#3" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(29)} -pin  "VEC_LOOP:mux#3" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(30)} -pin  "VEC_LOOP:mux#3" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(31)} -pin  "VEC_LOOP:mux#3" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(0)} -pin  "VEC_LOOP:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(1)} -pin  "VEC_LOOP:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(2)} -pin  "VEC_LOOP:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(3)} -pin  "VEC_LOOP:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(4)} -pin  "VEC_LOOP:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(5)} -pin  "VEC_LOOP:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(6)} -pin  "VEC_LOOP:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(7)} -pin  "VEC_LOOP:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(8)} -pin  "VEC_LOOP:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(9)} -pin  "VEC_LOOP:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(10)} -pin  "VEC_LOOP:mux#3" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(11)} -pin  "VEC_LOOP:mux#3" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(12)} -pin  "VEC_LOOP:mux#3" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(13)} -pin  "VEC_LOOP:mux#3" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(14)} -pin  "VEC_LOOP:mux#3" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(15)} -pin  "VEC_LOOP:mux#3" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(16)} -pin  "VEC_LOOP:mux#3" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(17)} -pin  "VEC_LOOP:mux#3" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(18)} -pin  "VEC_LOOP:mux#3" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(19)} -pin  "VEC_LOOP:mux#3" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(20)} -pin  "VEC_LOOP:mux#3" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(21)} -pin  "VEC_LOOP:mux#3" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(22)} -pin  "VEC_LOOP:mux#3" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(23)} -pin  "VEC_LOOP:mux#3" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(24)} -pin  "VEC_LOOP:mux#3" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(25)} -pin  "VEC_LOOP:mux#3" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(26)} -pin  "VEC_LOOP:mux#3" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(27)} -pin  "VEC_LOOP:mux#3" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(28)} -pin  "VEC_LOOP:mux#3" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(29)} -pin  "VEC_LOOP:mux#3" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(30)} -pin  "VEC_LOOP:mux#3" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(31)} -pin  "VEC_LOOP:mux#3" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {and.dcpl#36} -pin  "VEC_LOOP:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#36}
load net {VEC_LOOP:mux#3.itm(0)} -pin  "VEC_LOOP:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(1)} -pin  "VEC_LOOP:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(2)} -pin  "VEC_LOOP:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(3)} -pin  "VEC_LOOP:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(4)} -pin  "VEC_LOOP:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(5)} -pin  "VEC_LOOP:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(6)} -pin  "VEC_LOOP:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(7)} -pin  "VEC_LOOP:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(8)} -pin  "VEC_LOOP:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(9)} -pin  "VEC_LOOP:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(10)} -pin  "VEC_LOOP:mux#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(11)} -pin  "VEC_LOOP:mux#3" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(12)} -pin  "VEC_LOOP:mux#3" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(13)} -pin  "VEC_LOOP:mux#3" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(14)} -pin  "VEC_LOOP:mux#3" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(15)} -pin  "VEC_LOOP:mux#3" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(16)} -pin  "VEC_LOOP:mux#3" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(17)} -pin  "VEC_LOOP:mux#3" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(18)} -pin  "VEC_LOOP:mux#3" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(19)} -pin  "VEC_LOOP:mux#3" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(20)} -pin  "VEC_LOOP:mux#3" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(21)} -pin  "VEC_LOOP:mux#3" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(22)} -pin  "VEC_LOOP:mux#3" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(23)} -pin  "VEC_LOOP:mux#3" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(24)} -pin  "VEC_LOOP:mux#3" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(25)} -pin  "VEC_LOOP:mux#3" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(26)} -pin  "VEC_LOOP:mux#3" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(27)} -pin  "VEC_LOOP:mux#3" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(28)} -pin  "VEC_LOOP:mux#3" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(29)} -pin  "VEC_LOOP:mux#3" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(30)} -pin  "VEC_LOOP:mux#3" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(31)} -pin  "VEC_LOOP:mux#3" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load inst "not#360" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2106 -attr oid 2103 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#360} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#55.itm} -pin  "not#360" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#55.itm}
load net {not#360.itm} -pin  "not#360" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#360.itm}
load inst "not#82" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2107 -attr oid 2104 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#82} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#55.itm} -pin  "not#82" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#55.itm}
load net {not#82.itm} -pin  "not#82" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#82.itm}
load inst "not#71" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2108 -attr oid 2105 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#71} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#50.itm} -pin  "not#71" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#50.itm}
load net {not#71.itm} -pin  "not#71" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#71.itm}
load inst "not#67" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2109 -attr oid 2106 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#67} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {run_ac_sync_tmp_dobj.sva} -pin  "not#67" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run_ac_sync_tmp_dobj.sva}
load net {not#67.itm} -pin  "not#67" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#67.itm}
load inst "COMP_LOOP-2:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2110 -attr oid 2107 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#12(12)} -pin  "COMP_LOOP-2:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#12)(12)#10.itm}
load net {COMP_LOOP-2:not.itm} -pin  "COMP_LOOP-2:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not.itm}
load inst "COMP_LOOP-3:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2111 -attr oid 2108 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#12(12)} -pin  "COMP_LOOP-3:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#12)(12)#5.itm}
load net {COMP_LOOP-3:not.itm} -pin  "COMP_LOOP-3:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:not.itm}
load inst "COMP_LOOP-4:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2112 -attr oid 2109 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#15(10)} -pin  "COMP_LOOP-4:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#15)(10)#1.itm}
load net {COMP_LOOP-4:not.itm} -pin  "COMP_LOOP-4:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not.itm}
load inst "COMP_LOOP-5:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2113 -attr oid 2110 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#12(12)} -pin  "COMP_LOOP-5:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#12)(12)#8.itm}
load net {COMP_LOOP-5:not.itm} -pin  "COMP_LOOP-5:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:not.itm}
load inst "COMP_LOOP-6:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2114 -attr oid 2111 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-6:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#12(12)} -pin  "COMP_LOOP-6:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#12)(12)#7.itm}
load net {COMP_LOOP-6:not.itm} -pin  "COMP_LOOP-6:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-6:not.itm}
load inst "COMP_LOOP-7:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2115 -attr oid 2112 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-7:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#12(12)} -pin  "COMP_LOOP-7:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#12)(12)#9.itm}
load net {COMP_LOOP-7:not.itm} -pin  "COMP_LOOP-7:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-7:not.itm}
load inst "COMP_LOOP-8:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2116 -attr oid 2113 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#13(9)} -pin  "COMP_LOOP-8:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(9).itm}
load net {COMP_LOOP-8:not.itm} -pin  "COMP_LOOP-8:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not.itm}
load inst "COMP_LOOP-9:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2117 -attr oid 2114 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#12(12)} -pin  "COMP_LOOP-9:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#12)(12)#6.itm}
load net {COMP_LOOP-9:not.itm} -pin  "COMP_LOOP-9:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:not.itm}
load inst "COMP_LOOP-10:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2118 -attr oid 2115 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#12(12)} -pin  "COMP_LOOP-10:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#12)(12)#4.itm}
load net {COMP_LOOP-10:not.itm} -pin  "COMP_LOOP-10:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:not.itm}
load inst "COMP_LOOP-11:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2119 -attr oid 2116 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#12(12)} -pin  "COMP_LOOP-11:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#12)(12)#3.itm}
load net {COMP_LOOP-11:not.itm} -pin  "COMP_LOOP-11:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:not.itm}
load inst "COMP_LOOP-12:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2120 -attr oid 2117 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-12:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#15(10)} -pin  "COMP_LOOP-12:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#15)(10).itm}
load net {COMP_LOOP-12:not.itm} -pin  "COMP_LOOP-12:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-12:not.itm}
load inst "COMP_LOOP-13:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2121 -attr oid 2118 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-13:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#12(12)} -pin  "COMP_LOOP-13:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#12)(12)#2.itm}
load net {COMP_LOOP-13:not.itm} -pin  "COMP_LOOP-13:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-13:not.itm}
load inst "COMP_LOOP-14:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2122 -attr oid 2119 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-14:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#12(12)} -pin  "COMP_LOOP-14:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#12)(12).itm}
load net {COMP_LOOP-14:not.itm} -pin  "COMP_LOOP-14:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-14:not.itm}
load inst "COMP_LOOP-15:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2123 -attr oid 2120 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-15:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#12(12)} -pin  "COMP_LOOP-15:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#12)(12)#1.itm}
load net {COMP_LOOP-15:not.itm} -pin  "COMP_LOOP-15:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-15:not.itm}
load inst "COMP_LOOP-16:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2124 -attr oid 2121 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#13(8)} -pin  "COMP_LOOP-16:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#13)(8-0)#1.itm}
load net {COMP_LOOP-16:not.itm} -pin  "COMP_LOOP-16:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not.itm}
load inst "COMP_LOOP-2:not#4" "not(12)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2125 -attr oid 2122 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(12)"
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "COMP_LOOP-2:not#4" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "COMP_LOOP-2:not#4" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP-2:not#4" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP-2:not#4" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-2:not#4" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-2:not#4" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-2:not#4" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-2:not#4" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-2:not#4" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-2:not#4" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(11)} -pin  "COMP_LOOP-2:not#4" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(12)} -pin  "COMP_LOOP-2:not#4" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(12-1)#1.itm}
load net {COMP_LOOP-2:not#4.itm(0)} -pin  "COMP_LOOP-2:not#4" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(1)} -pin  "COMP_LOOP-2:not#4" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(2)} -pin  "COMP_LOOP-2:not#4" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(3)} -pin  "COMP_LOOP-2:not#4" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(4)} -pin  "COMP_LOOP-2:not#4" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(5)} -pin  "COMP_LOOP-2:not#4" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(6)} -pin  "COMP_LOOP-2:not#4" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(7)} -pin  "COMP_LOOP-2:not#4" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(8)} -pin  "COMP_LOOP-2:not#4" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(9)} -pin  "COMP_LOOP-2:not#4" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(10)} -pin  "COMP_LOOP-2:not#4" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(11)} -pin  "COMP_LOOP-2:not#4" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load inst "COMP_LOOP-1:acc" "add_ci(13,-1,13,-1,13)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2126 -attr oid 2123 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc} -attr area 13.000000 -attr delay 1.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(13,0,13,0,13)"
load net {GND} -pin  "COMP_LOOP-1:acc" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#98.itm}
load net {GND} -pin  "COMP_LOOP-1:acc" {A(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#98.itm}
load net {GND} -pin  "COMP_LOOP-1:acc" {A(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#98.itm}
load net {GND} -pin  "COMP_LOOP-1:acc" {A(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#98.itm}
load net {z.out#14(0)} -pin  "COMP_LOOP-1:acc" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#98.itm}
load net {z.out#14(1)} -pin  "COMP_LOOP-1:acc" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#98.itm}
load net {z.out#14(2)} -pin  "COMP_LOOP-1:acc" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#98.itm}
load net {z.out#14(3)} -pin  "COMP_LOOP-1:acc" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#98.itm}
load net {z.out#14(4)} -pin  "COMP_LOOP-1:acc" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#98.itm}
load net {z.out#14(5)} -pin  "COMP_LOOP-1:acc" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#98.itm}
load net {z.out#14(6)} -pin  "COMP_LOOP-1:acc" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#98.itm}
load net {z.out#14(7)} -pin  "COMP_LOOP-1:acc" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#98.itm}
load net {z.out#14(8)} -pin  "COMP_LOOP-1:acc" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#98.itm}
load net {COMP_LOOP-2:not#4.itm(0)} -pin  "COMP_LOOP-1:acc" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(1)} -pin  "COMP_LOOP-1:acc" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(2)} -pin  "COMP_LOOP-1:acc" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(3)} -pin  "COMP_LOOP-1:acc" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(4)} -pin  "COMP_LOOP-1:acc" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(5)} -pin  "COMP_LOOP-1:acc" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(6)} -pin  "COMP_LOOP-1:acc" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(7)} -pin  "COMP_LOOP-1:acc" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(8)} -pin  "COMP_LOOP-1:acc" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(9)} -pin  "COMP_LOOP-1:acc" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(10)} -pin  "COMP_LOOP-1:acc" {B(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(11)} -pin  "COMP_LOOP-1:acc" {B(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {PWR} -pin  "COMP_LOOP-1:acc" {B(12)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {PWR} -pin  "COMP_LOOP-1:acc" {C(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#1}
load net {COMP_LOOP-1:acc.itm(0)} -pin  "COMP_LOOP-1:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(1)} -pin  "COMP_LOOP-1:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(2)} -pin  "COMP_LOOP-1:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(3)} -pin  "COMP_LOOP-1:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(4)} -pin  "COMP_LOOP-1:acc" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(5)} -pin  "COMP_LOOP-1:acc" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(6)} -pin  "COMP_LOOP-1:acc" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(7)} -pin  "COMP_LOOP-1:acc" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(8)} -pin  "COMP_LOOP-1:acc" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(9)} -pin  "COMP_LOOP-1:acc" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(10)} -pin  "COMP_LOOP-1:acc" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(11)} -pin  "COMP_LOOP-1:acc" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(12)} -pin  "COMP_LOOP-1:acc" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load inst "COMP_LOOP-1:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2127 -attr oid 2124 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {COMP_LOOP-1:acc.itm(12)} -pin  "COMP_LOOP-1:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:slc(COMP_LOOP-1:acc)(12).itm}
load net {COMP_LOOP-1:not.itm} -pin  "COMP_LOOP-1:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:not.itm}
load inst "STAGE_LOOP:not" "not(1)" "INTERFACE" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2128 -attr oid 2125 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm(4)}
load net {STAGE_LOOP:not.itm} -pin  "STAGE_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2129 -attr oid 2126 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2130 -attr oid 2127 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2131 -attr oid 2128 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2132 -attr oid 2129 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.vld}
load portBus vec:rsc.adra(11:0) output 12 {vec:rsc.adra(11)} {vec:rsc.adra(10)} {vec:rsc.adra(9)} {vec:rsc.adra(8)} {vec:rsc.adra(7)} {vec:rsc.adra(6)} {vec:rsc.adra(5)} {vec:rsc.adra(4)} {vec:rsc.adra(3)} {vec:rsc.adra(2)} {vec:rsc.adra(1)} {vec:rsc.adra(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2133 -attr oid 2130 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load portBus vec:rsc.da(31:0) output 32 {vec:rsc.da(31)} {vec:rsc.da(30)} {vec:rsc.da(29)} {vec:rsc.da(28)} {vec:rsc.da(27)} {vec:rsc.da(26)} {vec:rsc.da(25)} {vec:rsc.da(24)} {vec:rsc.da(23)} {vec:rsc.da(22)} {vec:rsc.da(21)} {vec:rsc.da(20)} {vec:rsc.da(19)} {vec:rsc.da(18)} {vec:rsc.da(17)} {vec:rsc.da(16)} {vec:rsc.da(15)} {vec:rsc.da(14)} {vec:rsc.da(13)} {vec:rsc.da(12)} {vec:rsc.da(11)} {vec:rsc.da(10)} {vec:rsc.da(9)} {vec:rsc.da(8)} {vec:rsc.da(7)} {vec:rsc.da(6)} {vec:rsc.da(5)} {vec:rsc.da(4)} {vec:rsc.da(3)} {vec:rsc.da(2)} {vec:rsc.da(1)} {vec:rsc.da(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2134 -attr oid 2131 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load port {vec:rsc.wea} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2135 -attr oid 2132 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wea}
load portBus vec:rsc.qa(31:0) input 32 {vec:rsc.qa(31)} {vec:rsc.qa(30)} {vec:rsc.qa(29)} {vec:rsc.qa(28)} {vec:rsc.qa(27)} {vec:rsc.qa(26)} {vec:rsc.qa(25)} {vec:rsc.qa(24)} {vec:rsc.qa(23)} {vec:rsc.qa(22)} {vec:rsc.qa(21)} {vec:rsc.qa(20)} {vec:rsc.qa(19)} {vec:rsc.qa(18)} {vec:rsc.qa(17)} {vec:rsc.qa(16)} {vec:rsc.qa(15)} {vec:rsc.qa(14)} {vec:rsc.qa(13)} {vec:rsc.qa(12)} {vec:rsc.qa(11)} {vec:rsc.qa(10)} {vec:rsc.qa(9)} {vec:rsc.qa(8)} {vec:rsc.qa(7)} {vec:rsc.qa(6)} {vec:rsc.qa(5)} {vec:rsc.qa(4)} {vec:rsc.qa(3)} {vec:rsc.qa(2)} {vec:rsc.qa(1)} {vec:rsc.qa(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2136 -attr oid 2133 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load portBus vec:rsc.adrb(11:0) output 12 {vec:rsc.adrb(11)} {vec:rsc.adrb(10)} {vec:rsc.adrb(9)} {vec:rsc.adrb(8)} {vec:rsc.adrb(7)} {vec:rsc.adrb(6)} {vec:rsc.adrb(5)} {vec:rsc.adrb(4)} {vec:rsc.adrb(3)} {vec:rsc.adrb(2)} {vec:rsc.adrb(1)} {vec:rsc.adrb(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2137 -attr oid 2134 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load portBus vec:rsc.db(31:0) output 32 {vec:rsc.db(31)} {vec:rsc.db(30)} {vec:rsc.db(29)} {vec:rsc.db(28)} {vec:rsc.db(27)} {vec:rsc.db(26)} {vec:rsc.db(25)} {vec:rsc.db(24)} {vec:rsc.db(23)} {vec:rsc.db(22)} {vec:rsc.db(21)} {vec:rsc.db(20)} {vec:rsc.db(19)} {vec:rsc.db(18)} {vec:rsc.db(17)} {vec:rsc.db(16)} {vec:rsc.db(15)} {vec:rsc.db(14)} {vec:rsc.db(13)} {vec:rsc.db(12)} {vec:rsc.db(11)} {vec:rsc.db(10)} {vec:rsc.db(9)} {vec:rsc.db(8)} {vec:rsc.db(7)} {vec:rsc.db(6)} {vec:rsc.db(5)} {vec:rsc.db(4)} {vec:rsc.db(3)} {vec:rsc.db(2)} {vec:rsc.db(1)} {vec:rsc.db(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2138 -attr oid 2135 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load port {vec:rsc.web} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2139 -attr oid 2136 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.web}
load portBus vec:rsc.qb(31:0) input 32 {vec:rsc.qb(31)} {vec:rsc.qb(30)} {vec:rsc.qb(29)} {vec:rsc.qb(28)} {vec:rsc.qb(27)} {vec:rsc.qb(26)} {vec:rsc.qb(25)} {vec:rsc.qb(24)} {vec:rsc.qb(23)} {vec:rsc.qb(22)} {vec:rsc.qb(21)} {vec:rsc.qb(20)} {vec:rsc.qb(19)} {vec:rsc.qb(18)} {vec:rsc.qb(17)} {vec:rsc.qb(16)} {vec:rsc.qb(15)} {vec:rsc.qb(14)} {vec:rsc.qb(13)} {vec:rsc.qb(12)} {vec:rsc.qb(11)} {vec:rsc.qb(10)} {vec:rsc.qb(9)} {vec:rsc.qb(8)} {vec:rsc.qb(7)} {vec:rsc.qb(6)} {vec:rsc.qb(5)} {vec:rsc.qb(4)} {vec:rsc.qb(3)} {vec:rsc.qb(2)} {vec:rsc.qb(1)} {vec:rsc.qb(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2140 -attr oid 2137 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2141 -attr oid 2138 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2142 -attr oid 2139 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2143 -attr oid 2140 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load portBus r:rsc.dat(31:0) input 32 {r:rsc.dat(31)} {r:rsc.dat(30)} {r:rsc.dat(29)} {r:rsc.dat(28)} {r:rsc.dat(27)} {r:rsc.dat(26)} {r:rsc.dat(25)} {r:rsc.dat(24)} {r:rsc.dat(23)} {r:rsc.dat(22)} {r:rsc.dat(21)} {r:rsc.dat(20)} {r:rsc.dat(19)} {r:rsc.dat(18)} {r:rsc.dat(17)} {r:rsc.dat(16)} {r:rsc.dat(15)} {r:rsc.dat(14)} {r:rsc.dat(13)} {r:rsc.dat(12)} {r:rsc.dat(11)} {r:rsc.dat(10)} {r:rsc.dat(9)} {r:rsc.dat(8)} {r:rsc.dat(7)} {r:rsc.dat(6)} {r:rsc.dat(5)} {r:rsc.dat(4)} {r:rsc.dat(3)} {r:rsc.dat(2)} {r:rsc.dat(1)} {r:rsc.dat(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2144 -attr oid 2141 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2145 -attr oid 2142 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load portBus twiddle:rsc.adra(11:0) output 12 {twiddle:rsc.adra(11)} {twiddle:rsc.adra(10)} {twiddle:rsc.adra(9)} {twiddle:rsc.adra(8)} {twiddle:rsc.adra(7)} {twiddle:rsc.adra(6)} {twiddle:rsc.adra(5)} {twiddle:rsc.adra(4)} {twiddle:rsc.adra(3)} {twiddle:rsc.adra(2)} {twiddle:rsc.adra(1)} {twiddle:rsc.adra(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2146 -attr oid 2143 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load portBus twiddle:rsc.da(31:0) output 32 {twiddle:rsc.da(31)} {twiddle:rsc.da(30)} {twiddle:rsc.da(29)} {twiddle:rsc.da(28)} {twiddle:rsc.da(27)} {twiddle:rsc.da(26)} {twiddle:rsc.da(25)} {twiddle:rsc.da(24)} {twiddle:rsc.da(23)} {twiddle:rsc.da(22)} {twiddle:rsc.da(21)} {twiddle:rsc.da(20)} {twiddle:rsc.da(19)} {twiddle:rsc.da(18)} {twiddle:rsc.da(17)} {twiddle:rsc.da(16)} {twiddle:rsc.da(15)} {twiddle:rsc.da(14)} {twiddle:rsc.da(13)} {twiddle:rsc.da(12)} {twiddle:rsc.da(11)} {twiddle:rsc.da(10)} {twiddle:rsc.da(9)} {twiddle:rsc.da(8)} {twiddle:rsc.da(7)} {twiddle:rsc.da(6)} {twiddle:rsc.da(5)} {twiddle:rsc.da(4)} {twiddle:rsc.da(3)} {twiddle:rsc.da(2)} {twiddle:rsc.da(1)} {twiddle:rsc.da(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2147 -attr oid 2144 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load port {twiddle:rsc.wea} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2148 -attr oid 2145 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.wea}
load portBus twiddle:rsc.qa(31:0) input 32 {twiddle:rsc.qa(31)} {twiddle:rsc.qa(30)} {twiddle:rsc.qa(29)} {twiddle:rsc.qa(28)} {twiddle:rsc.qa(27)} {twiddle:rsc.qa(26)} {twiddle:rsc.qa(25)} {twiddle:rsc.qa(24)} {twiddle:rsc.qa(23)} {twiddle:rsc.qa(22)} {twiddle:rsc.qa(21)} {twiddle:rsc.qa(20)} {twiddle:rsc.qa(19)} {twiddle:rsc.qa(18)} {twiddle:rsc.qa(17)} {twiddle:rsc.qa(16)} {twiddle:rsc.qa(15)} {twiddle:rsc.qa(14)} {twiddle:rsc.qa(13)} {twiddle:rsc.qa(12)} {twiddle:rsc.qa(11)} {twiddle:rsc.qa(10)} {twiddle:rsc.qa(9)} {twiddle:rsc.qa(8)} {twiddle:rsc.qa(7)} {twiddle:rsc.qa(6)} {twiddle:rsc.qa(5)} {twiddle:rsc.qa(4)} {twiddle:rsc.qa(3)} {twiddle:rsc.qa(2)} {twiddle:rsc.qa(1)} {twiddle:rsc.qa(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2149 -attr oid 2146 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load portBus twiddle:rsc.adrb(11:0) output 12 {twiddle:rsc.adrb(11)} {twiddle:rsc.adrb(10)} {twiddle:rsc.adrb(9)} {twiddle:rsc.adrb(8)} {twiddle:rsc.adrb(7)} {twiddle:rsc.adrb(6)} {twiddle:rsc.adrb(5)} {twiddle:rsc.adrb(4)} {twiddle:rsc.adrb(3)} {twiddle:rsc.adrb(2)} {twiddle:rsc.adrb(1)} {twiddle:rsc.adrb(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2150 -attr oid 2147 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load portBus twiddle:rsc.db(31:0) output 32 {twiddle:rsc.db(31)} {twiddle:rsc.db(30)} {twiddle:rsc.db(29)} {twiddle:rsc.db(28)} {twiddle:rsc.db(27)} {twiddle:rsc.db(26)} {twiddle:rsc.db(25)} {twiddle:rsc.db(24)} {twiddle:rsc.db(23)} {twiddle:rsc.db(22)} {twiddle:rsc.db(21)} {twiddle:rsc.db(20)} {twiddle:rsc.db(19)} {twiddle:rsc.db(18)} {twiddle:rsc.db(17)} {twiddle:rsc.db(16)} {twiddle:rsc.db(15)} {twiddle:rsc.db(14)} {twiddle:rsc.db(13)} {twiddle:rsc.db(12)} {twiddle:rsc.db(11)} {twiddle:rsc.db(10)} {twiddle:rsc.db(9)} {twiddle:rsc.db(8)} {twiddle:rsc.db(7)} {twiddle:rsc.db(6)} {twiddle:rsc.db(5)} {twiddle:rsc.db(4)} {twiddle:rsc.db(3)} {twiddle:rsc.db(2)} {twiddle:rsc.db(1)} {twiddle:rsc.db(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2151 -attr oid 2148 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load port {twiddle:rsc.web} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2152 -attr oid 2149 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.web}
load portBus twiddle:rsc.qb(31:0) input 32 {twiddle:rsc.qb(31)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2153 -attr oid 2150 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2154 -attr oid 2151 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load portBus twiddle_h:rsc.adra(11:0) output 12 {twiddle_h:rsc.adra(11)} {twiddle_h:rsc.adra(10)} {twiddle_h:rsc.adra(9)} {twiddle_h:rsc.adra(8)} {twiddle_h:rsc.adra(7)} {twiddle_h:rsc.adra(6)} {twiddle_h:rsc.adra(5)} {twiddle_h:rsc.adra(4)} {twiddle_h:rsc.adra(3)} {twiddle_h:rsc.adra(2)} {twiddle_h:rsc.adra(1)} {twiddle_h:rsc.adra(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2155 -attr oid 2152 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load portBus twiddle_h:rsc.da(31:0) output 32 {twiddle_h:rsc.da(31)} {twiddle_h:rsc.da(30)} {twiddle_h:rsc.da(29)} {twiddle_h:rsc.da(28)} {twiddle_h:rsc.da(27)} {twiddle_h:rsc.da(26)} {twiddle_h:rsc.da(25)} {twiddle_h:rsc.da(24)} {twiddle_h:rsc.da(23)} {twiddle_h:rsc.da(22)} {twiddle_h:rsc.da(21)} {twiddle_h:rsc.da(20)} {twiddle_h:rsc.da(19)} {twiddle_h:rsc.da(18)} {twiddle_h:rsc.da(17)} {twiddle_h:rsc.da(16)} {twiddle_h:rsc.da(15)} {twiddle_h:rsc.da(14)} {twiddle_h:rsc.da(13)} {twiddle_h:rsc.da(12)} {twiddle_h:rsc.da(11)} {twiddle_h:rsc.da(10)} {twiddle_h:rsc.da(9)} {twiddle_h:rsc.da(8)} {twiddle_h:rsc.da(7)} {twiddle_h:rsc.da(6)} {twiddle_h:rsc.da(5)} {twiddle_h:rsc.da(4)} {twiddle_h:rsc.da(3)} {twiddle_h:rsc.da(2)} {twiddle_h:rsc.da(1)} {twiddle_h:rsc.da(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2156 -attr oid 2153 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load port {twiddle_h:rsc.wea} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2157 -attr oid 2154 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.wea}
load portBus twiddle_h:rsc.qa(31:0) input 32 {twiddle_h:rsc.qa(31)} {twiddle_h:rsc.qa(30)} {twiddle_h:rsc.qa(29)} {twiddle_h:rsc.qa(28)} {twiddle_h:rsc.qa(27)} {twiddle_h:rsc.qa(26)} {twiddle_h:rsc.qa(25)} {twiddle_h:rsc.qa(24)} {twiddle_h:rsc.qa(23)} {twiddle_h:rsc.qa(22)} {twiddle_h:rsc.qa(21)} {twiddle_h:rsc.qa(20)} {twiddle_h:rsc.qa(19)} {twiddle_h:rsc.qa(18)} {twiddle_h:rsc.qa(17)} {twiddle_h:rsc.qa(16)} {twiddle_h:rsc.qa(15)} {twiddle_h:rsc.qa(14)} {twiddle_h:rsc.qa(13)} {twiddle_h:rsc.qa(12)} {twiddle_h:rsc.qa(11)} {twiddle_h:rsc.qa(10)} {twiddle_h:rsc.qa(9)} {twiddle_h:rsc.qa(8)} {twiddle_h:rsc.qa(7)} {twiddle_h:rsc.qa(6)} {twiddle_h:rsc.qa(5)} {twiddle_h:rsc.qa(4)} {twiddle_h:rsc.qa(3)} {twiddle_h:rsc.qa(2)} {twiddle_h:rsc.qa(1)} {twiddle_h:rsc.qa(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2158 -attr oid 2155 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load portBus twiddle_h:rsc.adrb(11:0) output 12 {twiddle_h:rsc.adrb(11)} {twiddle_h:rsc.adrb(10)} {twiddle_h:rsc.adrb(9)} {twiddle_h:rsc.adrb(8)} {twiddle_h:rsc.adrb(7)} {twiddle_h:rsc.adrb(6)} {twiddle_h:rsc.adrb(5)} {twiddle_h:rsc.adrb(4)} {twiddle_h:rsc.adrb(3)} {twiddle_h:rsc.adrb(2)} {twiddle_h:rsc.adrb(1)} {twiddle_h:rsc.adrb(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2159 -attr oid 2156 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load portBus twiddle_h:rsc.db(31:0) output 32 {twiddle_h:rsc.db(31)} {twiddle_h:rsc.db(30)} {twiddle_h:rsc.db(29)} {twiddle_h:rsc.db(28)} {twiddle_h:rsc.db(27)} {twiddle_h:rsc.db(26)} {twiddle_h:rsc.db(25)} {twiddle_h:rsc.db(24)} {twiddle_h:rsc.db(23)} {twiddle_h:rsc.db(22)} {twiddle_h:rsc.db(21)} {twiddle_h:rsc.db(20)} {twiddle_h:rsc.db(19)} {twiddle_h:rsc.db(18)} {twiddle_h:rsc.db(17)} {twiddle_h:rsc.db(16)} {twiddle_h:rsc.db(15)} {twiddle_h:rsc.db(14)} {twiddle_h:rsc.db(13)} {twiddle_h:rsc.db(12)} {twiddle_h:rsc.db(11)} {twiddle_h:rsc.db(10)} {twiddle_h:rsc.db(9)} {twiddle_h:rsc.db(8)} {twiddle_h:rsc.db(7)} {twiddle_h:rsc.db(6)} {twiddle_h:rsc.db(5)} {twiddle_h:rsc.db(4)} {twiddle_h:rsc.db(3)} {twiddle_h:rsc.db(2)} {twiddle_h:rsc.db(1)} {twiddle_h:rsc.db(0)} -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2160 -attr oid 2157 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load port {twiddle_h:rsc.web} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2161 -attr oid 2158 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.web}
load portBus twiddle_h:rsc.qb(31:0) input 32 {twiddle_h:rsc.qb(31)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(0)} -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2162 -attr oid 2159 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2163 -attr oid 2160 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2164 -attr oid 2161 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2165 -attr oid 2162 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     port {web} output \
     portBus db(31:0) output 32 {db(31)} {db(30)} {db(29)} {db(28)} {db(27)} {db(26)} {db(25)} {db(24)} {db(23)} {db(22)} {db(21)} {db(20)} {db(19)} {db(18)} {db(17)} {db(16)} {db(15)} {db(14)} {db(13)} {db(12)} {db(11)} {db(10)} {db(9)} {db(8)} {db(7)} {db(6)} {db(5)} {db(4)} {db(3)} {db(2)} {db(1)} {db(0)} \
     portBus adrb(11:0) output 12 {adrb(11)} {adrb(10)} {adrb(9)} {adrb(8)} {adrb(7)} {adrb(6)} {adrb(5)} {adrb(4)} {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus qa(31:0) input 32 {qa(31)} {qa(30)} {qa(29)} {qa(28)} {qa(27)} {qa(26)} {qa(25)} {qa(24)} {qa(23)} {qa(22)} {qa(21)} {qa(20)} {qa(19)} {qa(18)} {qa(17)} {qa(16)} {qa(15)} {qa(14)} {qa(13)} {qa(12)} {qa(11)} {qa(10)} {qa(9)} {qa(8)} {qa(7)} {qa(6)} {qa(5)} {qa(4)} {qa(3)} {qa(2)} {qa(1)} {qa(0)} \
     port {wea} output \
     portBus da(31:0) output 32 {da(31)} {da(30)} {da(29)} {da(28)} {da(27)} {da(26)} {da(25)} {da(24)} {da(23)} {da(22)} {da(21)} {da(20)} {da(19)} {da(18)} {da(17)} {da(16)} {da(15)} {da(14)} {da(13)} {da(12)} {da(11)} {da(10)} {da(9)} {da(8)} {da(7)} {da(6)} {da(5)} {da(4)} {da(3)} {da(2)} {da(1)} {da(0)} \
     portBus adra(11:0) output 12 {adra(11)} {adra(10)} {adra(9)} {adra(8)} {adra(7)} {adra(6)} {adra(5)} {adra(4)} {adra(3)} {adra(2)} {adra(1)} {adra(0)} \
     portBus adra_d(23:0) input 24 {adra_d(23)} {adra_d(22)} {adra_d(21)} {adra_d(20)} {adra_d(19)} {adra_d(18)} {adra_d(17)} {adra_d(16)} {adra_d(15)} {adra_d(14)} {adra_d(13)} {adra_d(12)} {adra_d(11)} {adra_d(10)} {adra_d(9)} {adra_d(8)} {adra_d(7)} {adra_d(6)} {adra_d(5)} {adra_d(4)} {adra_d(3)} {adra_d(2)} {adra_d(1)} {adra_d(0)} \
     port {clka} input \
     port {clka_en} input \
     port {clkb} input \
     port {clkb_en} input \
     portBus da_d(63:0) input 64 {da_d(63)} {da_d(62)} {da_d(61)} {da_d(60)} {da_d(59)} {da_d(58)} {da_d(57)} {da_d(56)} {da_d(55)} {da_d(54)} {da_d(53)} {da_d(52)} {da_d(51)} {da_d(50)} {da_d(49)} {da_d(48)} {da_d(47)} {da_d(46)} {da_d(45)} {da_d(44)} {da_d(43)} {da_d(42)} {da_d(41)} {da_d(40)} {da_d(39)} {da_d(38)} {da_d(37)} {da_d(36)} {da_d(35)} {da_d(34)} {da_d(33)} {da_d(32)} {da_d(31)} {da_d(30)} {da_d(29)} {da_d(28)} {da_d(27)} {da_d(26)} {da_d(25)} {da_d(24)} {da_d(23)} {da_d(22)} {da_d(21)} {da_d(20)} {da_d(19)} {da_d(18)} {da_d(17)} {da_d(16)} {da_d(15)} {da_d(14)} {da_d(13)} {da_d(12)} {da_d(11)} {da_d(10)} {da_d(9)} {da_d(8)} {da_d(7)} {da_d(6)} {da_d(5)} {da_d(4)} {da_d(3)} {da_d(2)} {da_d(1)} {da_d(0)} \
     portBus qa_d(63:0) output 64 {qa_d(63)} {qa_d(62)} {qa_d(61)} {qa_d(60)} {qa_d(59)} {qa_d(58)} {qa_d(57)} {qa_d(56)} {qa_d(55)} {qa_d(54)} {qa_d(53)} {qa_d(52)} {qa_d(51)} {qa_d(50)} {qa_d(49)} {qa_d(48)} {qa_d(47)} {qa_d(46)} {qa_d(45)} {qa_d(44)} {qa_d(43)} {qa_d(42)} {qa_d(41)} {qa_d(40)} {qa_d(39)} {qa_d(38)} {qa_d(37)} {qa_d(36)} {qa_d(35)} {qa_d(34)} {qa_d(33)} {qa_d(32)} {qa_d(31)} {qa_d(30)} {qa_d(29)} {qa_d(28)} {qa_d(27)} {qa_d(26)} {qa_d(25)} {qa_d(24)} {qa_d(23)} {qa_d(22)} {qa_d(21)} {qa_d(20)} {qa_d(19)} {qa_d(18)} {qa_d(17)} {qa_d(16)} {qa_d(15)} {qa_d(14)} {qa_d(13)} {qa_d(12)} {qa_d(11)} {qa_d(10)} {qa_d(9)} {qa_d(8)} {qa_d(7)} {qa_d(6)} {qa_d(5)} {qa_d(4)} {qa_d(3)} {qa_d(2)} {qa_d(1)} {qa_d(0)} \
     portBus wea_d(1:0) input 2 {wea_d(1)} {wea_d(0)} \
     portBus rwA_rw_ram_ir_internal_RMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_RMASK_B_d(1)} {rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus rwA_rw_ram_ir_internal_WMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_WMASK_B_d(1)} {rwA_rw_ram_ir_internal_WMASK_B_d(0)} \

load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     port {web} output \
     portBus db(31:0) output 32 {db(31)} {db(30)} {db(29)} {db(28)} {db(27)} {db(26)} {db(25)} {db(24)} {db(23)} {db(22)} {db(21)} {db(20)} {db(19)} {db(18)} {db(17)} {db(16)} {db(15)} {db(14)} {db(13)} {db(12)} {db(11)} {db(10)} {db(9)} {db(8)} {db(7)} {db(6)} {db(5)} {db(4)} {db(3)} {db(2)} {db(1)} {db(0)} \
     portBus adrb(11:0) output 12 {adrb(11)} {adrb(10)} {adrb(9)} {adrb(8)} {adrb(7)} {adrb(6)} {adrb(5)} {adrb(4)} {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus qa(31:0) input 32 {qa(31)} {qa(30)} {qa(29)} {qa(28)} {qa(27)} {qa(26)} {qa(25)} {qa(24)} {qa(23)} {qa(22)} {qa(21)} {qa(20)} {qa(19)} {qa(18)} {qa(17)} {qa(16)} {qa(15)} {qa(14)} {qa(13)} {qa(12)} {qa(11)} {qa(10)} {qa(9)} {qa(8)} {qa(7)} {qa(6)} {qa(5)} {qa(4)} {qa(3)} {qa(2)} {qa(1)} {qa(0)} \
     port {wea} output \
     portBus da(31:0) output 32 {da(31)} {da(30)} {da(29)} {da(28)} {da(27)} {da(26)} {da(25)} {da(24)} {da(23)} {da(22)} {da(21)} {da(20)} {da(19)} {da(18)} {da(17)} {da(16)} {da(15)} {da(14)} {da(13)} {da(12)} {da(11)} {da(10)} {da(9)} {da(8)} {da(7)} {da(6)} {da(5)} {da(4)} {da(3)} {da(2)} {da(1)} {da(0)} \
     portBus adra(11:0) output 12 {adra(11)} {adra(10)} {adra(9)} {adra(8)} {adra(7)} {adra(6)} {adra(5)} {adra(4)} {adra(3)} {adra(2)} {adra(1)} {adra(0)} \
     portBus adra_d(23:0) input 24 {adra_d(23)} {adra_d(22)} {adra_d(21)} {adra_d(20)} {adra_d(19)} {adra_d(18)} {adra_d(17)} {adra_d(16)} {adra_d(15)} {adra_d(14)} {adra_d(13)} {adra_d(12)} {adra_d(11)} {adra_d(10)} {adra_d(9)} {adra_d(8)} {adra_d(7)} {adra_d(6)} {adra_d(5)} {adra_d(4)} {adra_d(3)} {adra_d(2)} {adra_d(1)} {adra_d(0)} \
     port {clka} input \
     port {clka_en} input \
     port {clkb} input \
     port {clkb_en} input \
     portBus da_d(63:0) input 64 {da_d(63)} {da_d(62)} {da_d(61)} {da_d(60)} {da_d(59)} {da_d(58)} {da_d(57)} {da_d(56)} {da_d(55)} {da_d(54)} {da_d(53)} {da_d(52)} {da_d(51)} {da_d(50)} {da_d(49)} {da_d(48)} {da_d(47)} {da_d(46)} {da_d(45)} {da_d(44)} {da_d(43)} {da_d(42)} {da_d(41)} {da_d(40)} {da_d(39)} {da_d(38)} {da_d(37)} {da_d(36)} {da_d(35)} {da_d(34)} {da_d(33)} {da_d(32)} {da_d(31)} {da_d(30)} {da_d(29)} {da_d(28)} {da_d(27)} {da_d(26)} {da_d(25)} {da_d(24)} {da_d(23)} {da_d(22)} {da_d(21)} {da_d(20)} {da_d(19)} {da_d(18)} {da_d(17)} {da_d(16)} {da_d(15)} {da_d(14)} {da_d(13)} {da_d(12)} {da_d(11)} {da_d(10)} {da_d(9)} {da_d(8)} {da_d(7)} {da_d(6)} {da_d(5)} {da_d(4)} {da_d(3)} {da_d(2)} {da_d(1)} {da_d(0)} \
     portBus qa_d(63:0) output 64 {qa_d(63)} {qa_d(62)} {qa_d(61)} {qa_d(60)} {qa_d(59)} {qa_d(58)} {qa_d(57)} {qa_d(56)} {qa_d(55)} {qa_d(54)} {qa_d(53)} {qa_d(52)} {qa_d(51)} {qa_d(50)} {qa_d(49)} {qa_d(48)} {qa_d(47)} {qa_d(46)} {qa_d(45)} {qa_d(44)} {qa_d(43)} {qa_d(42)} {qa_d(41)} {qa_d(40)} {qa_d(39)} {qa_d(38)} {qa_d(37)} {qa_d(36)} {qa_d(35)} {qa_d(34)} {qa_d(33)} {qa_d(32)} {qa_d(31)} {qa_d(30)} {qa_d(29)} {qa_d(28)} {qa_d(27)} {qa_d(26)} {qa_d(25)} {qa_d(24)} {qa_d(23)} {qa_d(22)} {qa_d(21)} {qa_d(20)} {qa_d(19)} {qa_d(18)} {qa_d(17)} {qa_d(16)} {qa_d(15)} {qa_d(14)} {qa_d(13)} {qa_d(12)} {qa_d(11)} {qa_d(10)} {qa_d(9)} {qa_d(8)} {qa_d(7)} {qa_d(6)} {qa_d(5)} {qa_d(4)} {qa_d(3)} {qa_d(2)} {qa_d(1)} {qa_d(0)} \
     portBus wea_d(1:0) input 2 {wea_d(1)} {wea_d(0)} \
     portBus rwA_rw_ram_ir_internal_RMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_RMASK_B_d(1)} {rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus rwA_rw_ram_ir_internal_WMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_WMASK_B_d(1)} {rwA_rw_ram_ir_internal_WMASK_B_d(0)} \

load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     port {web} output \
     portBus db(31:0) output 32 {db(31)} {db(30)} {db(29)} {db(28)} {db(27)} {db(26)} {db(25)} {db(24)} {db(23)} {db(22)} {db(21)} {db(20)} {db(19)} {db(18)} {db(17)} {db(16)} {db(15)} {db(14)} {db(13)} {db(12)} {db(11)} {db(10)} {db(9)} {db(8)} {db(7)} {db(6)} {db(5)} {db(4)} {db(3)} {db(2)} {db(1)} {db(0)} \
     portBus adrb(11:0) output 12 {adrb(11)} {adrb(10)} {adrb(9)} {adrb(8)} {adrb(7)} {adrb(6)} {adrb(5)} {adrb(4)} {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus qa(31:0) input 32 {qa(31)} {qa(30)} {qa(29)} {qa(28)} {qa(27)} {qa(26)} {qa(25)} {qa(24)} {qa(23)} {qa(22)} {qa(21)} {qa(20)} {qa(19)} {qa(18)} {qa(17)} {qa(16)} {qa(15)} {qa(14)} {qa(13)} {qa(12)} {qa(11)} {qa(10)} {qa(9)} {qa(8)} {qa(7)} {qa(6)} {qa(5)} {qa(4)} {qa(3)} {qa(2)} {qa(1)} {qa(0)} \
     port {wea} output \
     portBus da(31:0) output 32 {da(31)} {da(30)} {da(29)} {da(28)} {da(27)} {da(26)} {da(25)} {da(24)} {da(23)} {da(22)} {da(21)} {da(20)} {da(19)} {da(18)} {da(17)} {da(16)} {da(15)} {da(14)} {da(13)} {da(12)} {da(11)} {da(10)} {da(9)} {da(8)} {da(7)} {da(6)} {da(5)} {da(4)} {da(3)} {da(2)} {da(1)} {da(0)} \
     portBus adra(11:0) output 12 {adra(11)} {adra(10)} {adra(9)} {adra(8)} {adra(7)} {adra(6)} {adra(5)} {adra(4)} {adra(3)} {adra(2)} {adra(1)} {adra(0)} \
     portBus adra_d(23:0) input 24 {adra_d(23)} {adra_d(22)} {adra_d(21)} {adra_d(20)} {adra_d(19)} {adra_d(18)} {adra_d(17)} {adra_d(16)} {adra_d(15)} {adra_d(14)} {adra_d(13)} {adra_d(12)} {adra_d(11)} {adra_d(10)} {adra_d(9)} {adra_d(8)} {adra_d(7)} {adra_d(6)} {adra_d(5)} {adra_d(4)} {adra_d(3)} {adra_d(2)} {adra_d(1)} {adra_d(0)} \
     port {clka} input \
     port {clka_en} input \
     port {clkb} input \
     port {clkb_en} input \
     portBus da_d(63:0) input 64 {da_d(63)} {da_d(62)} {da_d(61)} {da_d(60)} {da_d(59)} {da_d(58)} {da_d(57)} {da_d(56)} {da_d(55)} {da_d(54)} {da_d(53)} {da_d(52)} {da_d(51)} {da_d(50)} {da_d(49)} {da_d(48)} {da_d(47)} {da_d(46)} {da_d(45)} {da_d(44)} {da_d(43)} {da_d(42)} {da_d(41)} {da_d(40)} {da_d(39)} {da_d(38)} {da_d(37)} {da_d(36)} {da_d(35)} {da_d(34)} {da_d(33)} {da_d(32)} {da_d(31)} {da_d(30)} {da_d(29)} {da_d(28)} {da_d(27)} {da_d(26)} {da_d(25)} {da_d(24)} {da_d(23)} {da_d(22)} {da_d(21)} {da_d(20)} {da_d(19)} {da_d(18)} {da_d(17)} {da_d(16)} {da_d(15)} {da_d(14)} {da_d(13)} {da_d(12)} {da_d(11)} {da_d(10)} {da_d(9)} {da_d(8)} {da_d(7)} {da_d(6)} {da_d(5)} {da_d(4)} {da_d(3)} {da_d(2)} {da_d(1)} {da_d(0)} \
     portBus qa_d(63:0) output 64 {qa_d(63)} {qa_d(62)} {qa_d(61)} {qa_d(60)} {qa_d(59)} {qa_d(58)} {qa_d(57)} {qa_d(56)} {qa_d(55)} {qa_d(54)} {qa_d(53)} {qa_d(52)} {qa_d(51)} {qa_d(50)} {qa_d(49)} {qa_d(48)} {qa_d(47)} {qa_d(46)} {qa_d(45)} {qa_d(44)} {qa_d(43)} {qa_d(42)} {qa_d(41)} {qa_d(40)} {qa_d(39)} {qa_d(38)} {qa_d(37)} {qa_d(36)} {qa_d(35)} {qa_d(34)} {qa_d(33)} {qa_d(32)} {qa_d(31)} {qa_d(30)} {qa_d(29)} {qa_d(28)} {qa_d(27)} {qa_d(26)} {qa_d(25)} {qa_d(24)} {qa_d(23)} {qa_d(22)} {qa_d(21)} {qa_d(20)} {qa_d(19)} {qa_d(18)} {qa_d(17)} {qa_d(16)} {qa_d(15)} {qa_d(14)} {qa_d(13)} {qa_d(12)} {qa_d(11)} {qa_d(10)} {qa_d(9)} {qa_d(8)} {qa_d(7)} {qa_d(6)} {qa_d(5)} {qa_d(4)} {qa_d(3)} {qa_d(2)} {qa_d(1)} {qa_d(0)} \
     portBus wea_d(1:0) input 2 {wea_d(1)} {wea_d(0)} \
     portBus rwA_rw_ram_ir_internal_RMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_RMASK_B_d(1)} {rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus rwA_rw_ram_ir_internal_WMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_WMASK_B_d(1)} {rwA_rw_ram_ir_internal_WMASK_B_d(0)} \

load symbol "inPlaceNTT_DIF_precomp:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {vec:rsc.triosy.lz} output \
     portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} \
     port {p:rsc.triosy.lz} output \
     port {r:rsc.triosy.lz} output \
     port {twiddle:rsc.triosy.lz} output \
     port {twiddle_h:rsc.triosy.lz} output \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     portBus vec:rsci.adra_d(23:0) output 24 {vec:rsci.adra_d(23)} {vec:rsci.adra_d(22)} {vec:rsci.adra_d(21)} {vec:rsci.adra_d(20)} {vec:rsci.adra_d(19)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(0)} \
     portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} \
     portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} \
     portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} \
     portBus twiddle:rsci.adra_d(23:0) output 24 {twiddle:rsci.adra_d(23)} {twiddle:rsci.adra_d(22)} {twiddle:rsci.adra_d(21)} {twiddle:rsci.adra_d(20)} {twiddle:rsci.adra_d(19)} {twiddle:rsci.adra_d(18)} {twiddle:rsci.adra_d(17)} {twiddle:rsci.adra_d(16)} {twiddle:rsci.adra_d(15)} {twiddle:rsci.adra_d(14)} {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(0)} \
     portBus twiddle:rsci.qa_d(63:0) input 64 {twiddle:rsci.qa_d(63)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(0)} \
     portBus twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus twiddle_h:rsci.adra_d(23:0) output 24 {twiddle_h:rsci.adra_d(23)} {twiddle_h:rsci.adra_d(22)} {twiddle_h:rsci.adra_d(21)} {twiddle_h:rsci.adra_d(20)} {twiddle_h:rsci.adra_d(19)} {twiddle_h:rsci.adra_d(18)} {twiddle_h:rsci.adra_d(17)} {twiddle_h:rsci.adra_d(16)} {twiddle_h:rsci.adra_d(15)} {twiddle_h:rsci.adra_d(14)} {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(0)} \
     portBus twiddle_h:rsci.qa_d(63:0) input 64 {twiddle_h:rsci.qa_d(63)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(0)} \
     portBus twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \

load net {vec:rsci.adra_d(0)} -attr vt d
load net {vec:rsci.adra_d(1)} -attr vt d
load net {vec:rsci.adra_d(2)} -attr vt d
load net {vec:rsci.adra_d(3)} -attr vt d
load net {vec:rsci.adra_d(4)} -attr vt d
load net {vec:rsci.adra_d(5)} -attr vt d
load net {vec:rsci.adra_d(6)} -attr vt d
load net {vec:rsci.adra_d(7)} -attr vt d
load net {vec:rsci.adra_d(8)} -attr vt d
load net {vec:rsci.adra_d(9)} -attr vt d
load net {vec:rsci.adra_d(10)} -attr vt d
load net {vec:rsci.adra_d(11)} -attr vt d
load net {vec:rsci.adra_d(12)} -attr vt d
load net {vec:rsci.adra_d(13)} -attr vt d
load net {vec:rsci.adra_d(14)} -attr vt d
load net {vec:rsci.adra_d(15)} -attr vt d
load net {vec:rsci.adra_d(16)} -attr vt d
load net {vec:rsci.adra_d(17)} -attr vt d
load net {vec:rsci.adra_d(18)} -attr vt d
load net {vec:rsci.adra_d(19)} -attr vt d
load net {vec:rsci.adra_d(20)} -attr vt d
load net {vec:rsci.adra_d(21)} -attr vt d
load net {vec:rsci.adra_d(22)} -attr vt d
load net {vec:rsci.adra_d(23)} -attr vt d
load netBundle {vec:rsci.adra_d} 24 {vec:rsci.adra_d(0)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(19)} {vec:rsci.adra_d(20)} {vec:rsci.adra_d(21)} {vec:rsci.adra_d(22)} {vec:rsci.adra_d(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2166 -attr oid 2163 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2167 -attr oid 2164 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2168 -attr oid 2165 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -attr vt d
load net {vec:rsci.wea_d(1)} -attr vt d
load netBundle {vec:rsci.wea_d} 2 {vec:rsci.wea_d(0)} {vec:rsci.wea_d(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2169 -attr oid 2166 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2170 -attr oid 2167 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2171 -attr oid 2168 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {twiddle:rsci.adra_d(0)} -attr vt d
load net {twiddle:rsci.adra_d(1)} -attr vt d
load net {twiddle:rsci.adra_d(2)} -attr vt d
load net {twiddle:rsci.adra_d(3)} -attr vt d
load net {twiddle:rsci.adra_d(4)} -attr vt d
load net {twiddle:rsci.adra_d(5)} -attr vt d
load net {twiddle:rsci.adra_d(6)} -attr vt d
load net {twiddle:rsci.adra_d(7)} -attr vt d
load net {twiddle:rsci.adra_d(8)} -attr vt d
load net {twiddle:rsci.adra_d(9)} -attr vt d
load net {twiddle:rsci.adra_d(10)} -attr vt d
load net {twiddle:rsci.adra_d(11)} -attr vt d
load net {twiddle:rsci.adra_d(12)} -attr vt d
load net {twiddle:rsci.adra_d(13)} -attr vt d
load net {twiddle:rsci.adra_d(14)} -attr vt d
load net {twiddle:rsci.adra_d(15)} -attr vt d
load net {twiddle:rsci.adra_d(16)} -attr vt d
load net {twiddle:rsci.adra_d(17)} -attr vt d
load net {twiddle:rsci.adra_d(18)} -attr vt d
load net {twiddle:rsci.adra_d(19)} -attr vt d
load net {twiddle:rsci.adra_d(20)} -attr vt d
load net {twiddle:rsci.adra_d(21)} -attr vt d
load net {twiddle:rsci.adra_d(22)} -attr vt d
load net {twiddle:rsci.adra_d(23)} -attr vt d
load netBundle {twiddle:rsci.adra_d} 24 {twiddle:rsci.adra_d(0)} {twiddle:rsci.adra_d(1)} {twiddle:rsci.adra_d(2)} {twiddle:rsci.adra_d(3)} {twiddle:rsci.adra_d(4)} {twiddle:rsci.adra_d(5)} {twiddle:rsci.adra_d(6)} {twiddle:rsci.adra_d(7)} {twiddle:rsci.adra_d(8)} {twiddle:rsci.adra_d(9)} {twiddle:rsci.adra_d(10)} {twiddle:rsci.adra_d(11)} {twiddle:rsci.adra_d(12)} {twiddle:rsci.adra_d(13)} {twiddle:rsci.adra_d(14)} {twiddle:rsci.adra_d(15)} {twiddle:rsci.adra_d(16)} {twiddle:rsci.adra_d(17)} {twiddle:rsci.adra_d(18)} {twiddle:rsci.adra_d(19)} {twiddle:rsci.adra_d(20)} {twiddle:rsci.adra_d(21)} {twiddle:rsci.adra_d(22)} {twiddle:rsci.adra_d(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2172 -attr oid 2169 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.qa_d(0)} -attr vt d
load net {twiddle:rsci.qa_d(1)} -attr vt d
load net {twiddle:rsci.qa_d(2)} -attr vt d
load net {twiddle:rsci.qa_d(3)} -attr vt d
load net {twiddle:rsci.qa_d(4)} -attr vt d
load net {twiddle:rsci.qa_d(5)} -attr vt d
load net {twiddle:rsci.qa_d(6)} -attr vt d
load net {twiddle:rsci.qa_d(7)} -attr vt d
load net {twiddle:rsci.qa_d(8)} -attr vt d
load net {twiddle:rsci.qa_d(9)} -attr vt d
load net {twiddle:rsci.qa_d(10)} -attr vt d
load net {twiddle:rsci.qa_d(11)} -attr vt d
load net {twiddle:rsci.qa_d(12)} -attr vt d
load net {twiddle:rsci.qa_d(13)} -attr vt d
load net {twiddle:rsci.qa_d(14)} -attr vt d
load net {twiddle:rsci.qa_d(15)} -attr vt d
load net {twiddle:rsci.qa_d(16)} -attr vt d
load net {twiddle:rsci.qa_d(17)} -attr vt d
load net {twiddle:rsci.qa_d(18)} -attr vt d
load net {twiddle:rsci.qa_d(19)} -attr vt d
load net {twiddle:rsci.qa_d(20)} -attr vt d
load net {twiddle:rsci.qa_d(21)} -attr vt d
load net {twiddle:rsci.qa_d(22)} -attr vt d
load net {twiddle:rsci.qa_d(23)} -attr vt d
load net {twiddle:rsci.qa_d(24)} -attr vt d
load net {twiddle:rsci.qa_d(25)} -attr vt d
load net {twiddle:rsci.qa_d(26)} -attr vt d
load net {twiddle:rsci.qa_d(27)} -attr vt d
load net {twiddle:rsci.qa_d(28)} -attr vt d
load net {twiddle:rsci.qa_d(29)} -attr vt d
load net {twiddle:rsci.qa_d(30)} -attr vt d
load net {twiddle:rsci.qa_d(31)} -attr vt d
load net {twiddle:rsci.qa_d(32)} -attr vt d
load net {twiddle:rsci.qa_d(33)} -attr vt d
load net {twiddle:rsci.qa_d(34)} -attr vt d
load net {twiddle:rsci.qa_d(35)} -attr vt d
load net {twiddle:rsci.qa_d(36)} -attr vt d
load net {twiddle:rsci.qa_d(37)} -attr vt d
load net {twiddle:rsci.qa_d(38)} -attr vt d
load net {twiddle:rsci.qa_d(39)} -attr vt d
load net {twiddle:rsci.qa_d(40)} -attr vt d
load net {twiddle:rsci.qa_d(41)} -attr vt d
load net {twiddle:rsci.qa_d(42)} -attr vt d
load net {twiddle:rsci.qa_d(43)} -attr vt d
load net {twiddle:rsci.qa_d(44)} -attr vt d
load net {twiddle:rsci.qa_d(45)} -attr vt d
load net {twiddle:rsci.qa_d(46)} -attr vt d
load net {twiddle:rsci.qa_d(47)} -attr vt d
load net {twiddle:rsci.qa_d(48)} -attr vt d
load net {twiddle:rsci.qa_d(49)} -attr vt d
load net {twiddle:rsci.qa_d(50)} -attr vt d
load net {twiddle:rsci.qa_d(51)} -attr vt d
load net {twiddle:rsci.qa_d(52)} -attr vt d
load net {twiddle:rsci.qa_d(53)} -attr vt d
load net {twiddle:rsci.qa_d(54)} -attr vt d
load net {twiddle:rsci.qa_d(55)} -attr vt d
load net {twiddle:rsci.qa_d(56)} -attr vt d
load net {twiddle:rsci.qa_d(57)} -attr vt d
load net {twiddle:rsci.qa_d(58)} -attr vt d
load net {twiddle:rsci.qa_d(59)} -attr vt d
load net {twiddle:rsci.qa_d(60)} -attr vt d
load net {twiddle:rsci.qa_d(61)} -attr vt d
load net {twiddle:rsci.qa_d(62)} -attr vt d
load net {twiddle:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle:rsci.qa_d} 64 {twiddle:rsci.qa_d(0)} {twiddle:rsci.qa_d(1)} {twiddle:rsci.qa_d(2)} {twiddle:rsci.qa_d(3)} {twiddle:rsci.qa_d(4)} {twiddle:rsci.qa_d(5)} {twiddle:rsci.qa_d(6)} {twiddle:rsci.qa_d(7)} {twiddle:rsci.qa_d(8)} {twiddle:rsci.qa_d(9)} {twiddle:rsci.qa_d(10)} {twiddle:rsci.qa_d(11)} {twiddle:rsci.qa_d(12)} {twiddle:rsci.qa_d(13)} {twiddle:rsci.qa_d(14)} {twiddle:rsci.qa_d(15)} {twiddle:rsci.qa_d(16)} {twiddle:rsci.qa_d(17)} {twiddle:rsci.qa_d(18)} {twiddle:rsci.qa_d(19)} {twiddle:rsci.qa_d(20)} {twiddle:rsci.qa_d(21)} {twiddle:rsci.qa_d(22)} {twiddle:rsci.qa_d(23)} {twiddle:rsci.qa_d(24)} {twiddle:rsci.qa_d(25)} {twiddle:rsci.qa_d(26)} {twiddle:rsci.qa_d(27)} {twiddle:rsci.qa_d(28)} {twiddle:rsci.qa_d(29)} {twiddle:rsci.qa_d(30)} {twiddle:rsci.qa_d(31)} {twiddle:rsci.qa_d(32)} {twiddle:rsci.qa_d(33)} {twiddle:rsci.qa_d(34)} {twiddle:rsci.qa_d(35)} {twiddle:rsci.qa_d(36)} {twiddle:rsci.qa_d(37)} {twiddle:rsci.qa_d(38)} {twiddle:rsci.qa_d(39)} {twiddle:rsci.qa_d(40)} {twiddle:rsci.qa_d(41)} {twiddle:rsci.qa_d(42)} {twiddle:rsci.qa_d(43)} {twiddle:rsci.qa_d(44)} {twiddle:rsci.qa_d(45)} {twiddle:rsci.qa_d(46)} {twiddle:rsci.qa_d(47)} {twiddle:rsci.qa_d(48)} {twiddle:rsci.qa_d(49)} {twiddle:rsci.qa_d(50)} {twiddle:rsci.qa_d(51)} {twiddle:rsci.qa_d(52)} {twiddle:rsci.qa_d(53)} {twiddle:rsci.qa_d(54)} {twiddle:rsci.qa_d(55)} {twiddle:rsci.qa_d(56)} {twiddle:rsci.qa_d(57)} {twiddle:rsci.qa_d(58)} {twiddle:rsci.qa_d(59)} {twiddle:rsci.qa_d(60)} {twiddle:rsci.qa_d(61)} {twiddle:rsci.qa_d(62)} {twiddle:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2173 -attr oid 2170 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2174 -attr oid 2171 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.adra_d(0)} -attr vt d
load net {twiddle_h:rsci.adra_d(1)} -attr vt d
load net {twiddle_h:rsci.adra_d(2)} -attr vt d
load net {twiddle_h:rsci.adra_d(3)} -attr vt d
load net {twiddle_h:rsci.adra_d(4)} -attr vt d
load net {twiddle_h:rsci.adra_d(5)} -attr vt d
load net {twiddle_h:rsci.adra_d(6)} -attr vt d
load net {twiddle_h:rsci.adra_d(7)} -attr vt d
load net {twiddle_h:rsci.adra_d(8)} -attr vt d
load net {twiddle_h:rsci.adra_d(9)} -attr vt d
load net {twiddle_h:rsci.adra_d(10)} -attr vt d
load net {twiddle_h:rsci.adra_d(11)} -attr vt d
load net {twiddle_h:rsci.adra_d(12)} -attr vt d
load net {twiddle_h:rsci.adra_d(13)} -attr vt d
load net {twiddle_h:rsci.adra_d(14)} -attr vt d
load net {twiddle_h:rsci.adra_d(15)} -attr vt d
load net {twiddle_h:rsci.adra_d(16)} -attr vt d
load net {twiddle_h:rsci.adra_d(17)} -attr vt d
load net {twiddle_h:rsci.adra_d(18)} -attr vt d
load net {twiddle_h:rsci.adra_d(19)} -attr vt d
load net {twiddle_h:rsci.adra_d(20)} -attr vt d
load net {twiddle_h:rsci.adra_d(21)} -attr vt d
load net {twiddle_h:rsci.adra_d(22)} -attr vt d
load net {twiddle_h:rsci.adra_d(23)} -attr vt d
load netBundle {twiddle_h:rsci.adra_d} 24 {twiddle_h:rsci.adra_d(0)} {twiddle_h:rsci.adra_d(1)} {twiddle_h:rsci.adra_d(2)} {twiddle_h:rsci.adra_d(3)} {twiddle_h:rsci.adra_d(4)} {twiddle_h:rsci.adra_d(5)} {twiddle_h:rsci.adra_d(6)} {twiddle_h:rsci.adra_d(7)} {twiddle_h:rsci.adra_d(8)} {twiddle_h:rsci.adra_d(9)} {twiddle_h:rsci.adra_d(10)} {twiddle_h:rsci.adra_d(11)} {twiddle_h:rsci.adra_d(12)} {twiddle_h:rsci.adra_d(13)} {twiddle_h:rsci.adra_d(14)} {twiddle_h:rsci.adra_d(15)} {twiddle_h:rsci.adra_d(16)} {twiddle_h:rsci.adra_d(17)} {twiddle_h:rsci.adra_d(18)} {twiddle_h:rsci.adra_d(19)} {twiddle_h:rsci.adra_d(20)} {twiddle_h:rsci.adra_d(21)} {twiddle_h:rsci.adra_d(22)} {twiddle_h:rsci.adra_d(23)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2175 -attr oid 2172 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.qa_d(0)} -attr vt d
load net {twiddle_h:rsci.qa_d(1)} -attr vt d
load net {twiddle_h:rsci.qa_d(2)} -attr vt d
load net {twiddle_h:rsci.qa_d(3)} -attr vt d
load net {twiddle_h:rsci.qa_d(4)} -attr vt d
load net {twiddle_h:rsci.qa_d(5)} -attr vt d
load net {twiddle_h:rsci.qa_d(6)} -attr vt d
load net {twiddle_h:rsci.qa_d(7)} -attr vt d
load net {twiddle_h:rsci.qa_d(8)} -attr vt d
load net {twiddle_h:rsci.qa_d(9)} -attr vt d
load net {twiddle_h:rsci.qa_d(10)} -attr vt d
load net {twiddle_h:rsci.qa_d(11)} -attr vt d
load net {twiddle_h:rsci.qa_d(12)} -attr vt d
load net {twiddle_h:rsci.qa_d(13)} -attr vt d
load net {twiddle_h:rsci.qa_d(14)} -attr vt d
load net {twiddle_h:rsci.qa_d(15)} -attr vt d
load net {twiddle_h:rsci.qa_d(16)} -attr vt d
load net {twiddle_h:rsci.qa_d(17)} -attr vt d
load net {twiddle_h:rsci.qa_d(18)} -attr vt d
load net {twiddle_h:rsci.qa_d(19)} -attr vt d
load net {twiddle_h:rsci.qa_d(20)} -attr vt d
load net {twiddle_h:rsci.qa_d(21)} -attr vt d
load net {twiddle_h:rsci.qa_d(22)} -attr vt d
load net {twiddle_h:rsci.qa_d(23)} -attr vt d
load net {twiddle_h:rsci.qa_d(24)} -attr vt d
load net {twiddle_h:rsci.qa_d(25)} -attr vt d
load net {twiddle_h:rsci.qa_d(26)} -attr vt d
load net {twiddle_h:rsci.qa_d(27)} -attr vt d
load net {twiddle_h:rsci.qa_d(28)} -attr vt d
load net {twiddle_h:rsci.qa_d(29)} -attr vt d
load net {twiddle_h:rsci.qa_d(30)} -attr vt d
load net {twiddle_h:rsci.qa_d(31)} -attr vt d
load net {twiddle_h:rsci.qa_d(32)} -attr vt d
load net {twiddle_h:rsci.qa_d(33)} -attr vt d
load net {twiddle_h:rsci.qa_d(34)} -attr vt d
load net {twiddle_h:rsci.qa_d(35)} -attr vt d
load net {twiddle_h:rsci.qa_d(36)} -attr vt d
load net {twiddle_h:rsci.qa_d(37)} -attr vt d
load net {twiddle_h:rsci.qa_d(38)} -attr vt d
load net {twiddle_h:rsci.qa_d(39)} -attr vt d
load net {twiddle_h:rsci.qa_d(40)} -attr vt d
load net {twiddle_h:rsci.qa_d(41)} -attr vt d
load net {twiddle_h:rsci.qa_d(42)} -attr vt d
load net {twiddle_h:rsci.qa_d(43)} -attr vt d
load net {twiddle_h:rsci.qa_d(44)} -attr vt d
load net {twiddle_h:rsci.qa_d(45)} -attr vt d
load net {twiddle_h:rsci.qa_d(46)} -attr vt d
load net {twiddle_h:rsci.qa_d(47)} -attr vt d
load net {twiddle_h:rsci.qa_d(48)} -attr vt d
load net {twiddle_h:rsci.qa_d(49)} -attr vt d
load net {twiddle_h:rsci.qa_d(50)} -attr vt d
load net {twiddle_h:rsci.qa_d(51)} -attr vt d
load net {twiddle_h:rsci.qa_d(52)} -attr vt d
load net {twiddle_h:rsci.qa_d(53)} -attr vt d
load net {twiddle_h:rsci.qa_d(54)} -attr vt d
load net {twiddle_h:rsci.qa_d(55)} -attr vt d
load net {twiddle_h:rsci.qa_d(56)} -attr vt d
load net {twiddle_h:rsci.qa_d(57)} -attr vt d
load net {twiddle_h:rsci.qa_d(58)} -attr vt d
load net {twiddle_h:rsci.qa_d(59)} -attr vt d
load net {twiddle_h:rsci.qa_d(60)} -attr vt d
load net {twiddle_h:rsci.qa_d(61)} -attr vt d
load net {twiddle_h:rsci.qa_d(62)} -attr vt d
load net {twiddle_h:rsci.qa_d(63)} -attr vt d
load netBundle {twiddle_h:rsci.qa_d} 64 {twiddle_h:rsci.qa_d(0)} {twiddle_h:rsci.qa_d(1)} {twiddle_h:rsci.qa_d(2)} {twiddle_h:rsci.qa_d(3)} {twiddle_h:rsci.qa_d(4)} {twiddle_h:rsci.qa_d(5)} {twiddle_h:rsci.qa_d(6)} {twiddle_h:rsci.qa_d(7)} {twiddle_h:rsci.qa_d(8)} {twiddle_h:rsci.qa_d(9)} {twiddle_h:rsci.qa_d(10)} {twiddle_h:rsci.qa_d(11)} {twiddle_h:rsci.qa_d(12)} {twiddle_h:rsci.qa_d(13)} {twiddle_h:rsci.qa_d(14)} {twiddle_h:rsci.qa_d(15)} {twiddle_h:rsci.qa_d(16)} {twiddle_h:rsci.qa_d(17)} {twiddle_h:rsci.qa_d(18)} {twiddle_h:rsci.qa_d(19)} {twiddle_h:rsci.qa_d(20)} {twiddle_h:rsci.qa_d(21)} {twiddle_h:rsci.qa_d(22)} {twiddle_h:rsci.qa_d(23)} {twiddle_h:rsci.qa_d(24)} {twiddle_h:rsci.qa_d(25)} {twiddle_h:rsci.qa_d(26)} {twiddle_h:rsci.qa_d(27)} {twiddle_h:rsci.qa_d(28)} {twiddle_h:rsci.qa_d(29)} {twiddle_h:rsci.qa_d(30)} {twiddle_h:rsci.qa_d(31)} {twiddle_h:rsci.qa_d(32)} {twiddle_h:rsci.qa_d(33)} {twiddle_h:rsci.qa_d(34)} {twiddle_h:rsci.qa_d(35)} {twiddle_h:rsci.qa_d(36)} {twiddle_h:rsci.qa_d(37)} {twiddle_h:rsci.qa_d(38)} {twiddle_h:rsci.qa_d(39)} {twiddle_h:rsci.qa_d(40)} {twiddle_h:rsci.qa_d(41)} {twiddle_h:rsci.qa_d(42)} {twiddle_h:rsci.qa_d(43)} {twiddle_h:rsci.qa_d(44)} {twiddle_h:rsci.qa_d(45)} {twiddle_h:rsci.qa_d(46)} {twiddle_h:rsci.qa_d(47)} {twiddle_h:rsci.qa_d(48)} {twiddle_h:rsci.qa_d(49)} {twiddle_h:rsci.qa_d(50)} {twiddle_h:rsci.qa_d(51)} {twiddle_h:rsci.qa_d(52)} {twiddle_h:rsci.qa_d(53)} {twiddle_h:rsci.qa_d(54)} {twiddle_h:rsci.qa_d(55)} {twiddle_h:rsci.qa_d(56)} {twiddle_h:rsci.qa_d(57)} {twiddle_h:rsci.qa_d(58)} {twiddle_h:rsci.qa_d(59)} {twiddle_h:rsci.qa_d(60)} {twiddle_h:rsci.qa_d(61)} {twiddle_h:rsci.qa_d(62)} {twiddle_h:rsci.qa_d(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2176 -attr oid 2173 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2177 -attr oid 2174 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {VEC_LOOP:conc#12.itm(0)} -attr vt d
load net {VEC_LOOP:conc#12.itm(1)} -attr vt d
load net {VEC_LOOP:conc#12.itm(2)} -attr vt d
load net {VEC_LOOP:conc#12.itm(3)} -attr vt d
load net {VEC_LOOP:conc#12.itm(4)} -attr vt d
load net {VEC_LOOP:conc#12.itm(5)} -attr vt d
load net {VEC_LOOP:conc#12.itm(6)} -attr vt d
load net {VEC_LOOP:conc#12.itm(7)} -attr vt d
load net {VEC_LOOP:conc#12.itm(8)} -attr vt d
load net {VEC_LOOP:conc#12.itm(9)} -attr vt d
load net {VEC_LOOP:conc#12.itm(10)} -attr vt d
load net {VEC_LOOP:conc#12.itm(11)} -attr vt d
load net {VEC_LOOP:conc#12.itm(12)} -attr vt d
load net {VEC_LOOP:conc#12.itm(13)} -attr vt d
load net {VEC_LOOP:conc#12.itm(14)} -attr vt d
load net {VEC_LOOP:conc#12.itm(15)} -attr vt d
load net {VEC_LOOP:conc#12.itm(16)} -attr vt d
load net {VEC_LOOP:conc#12.itm(17)} -attr vt d
load net {VEC_LOOP:conc#12.itm(18)} -attr vt d
load net {VEC_LOOP:conc#12.itm(19)} -attr vt d
load net {VEC_LOOP:conc#12.itm(20)} -attr vt d
load net {VEC_LOOP:conc#12.itm(21)} -attr vt d
load net {VEC_LOOP:conc#12.itm(22)} -attr vt d
load net {VEC_LOOP:conc#12.itm(23)} -attr vt d
load net {VEC_LOOP:conc#12.itm(24)} -attr vt d
load net {VEC_LOOP:conc#12.itm(25)} -attr vt d
load net {VEC_LOOP:conc#12.itm(26)} -attr vt d
load net {VEC_LOOP:conc#12.itm(27)} -attr vt d
load net {VEC_LOOP:conc#12.itm(28)} -attr vt d
load net {VEC_LOOP:conc#12.itm(29)} -attr vt d
load net {VEC_LOOP:conc#12.itm(30)} -attr vt d
load net {VEC_LOOP:conc#12.itm(31)} -attr vt d
load net {VEC_LOOP:conc#12.itm(32)} -attr vt d
load net {VEC_LOOP:conc#12.itm(33)} -attr vt d
load net {VEC_LOOP:conc#12.itm(34)} -attr vt d
load net {VEC_LOOP:conc#12.itm(35)} -attr vt d
load net {VEC_LOOP:conc#12.itm(36)} -attr vt d
load net {VEC_LOOP:conc#12.itm(37)} -attr vt d
load net {VEC_LOOP:conc#12.itm(38)} -attr vt d
load net {VEC_LOOP:conc#12.itm(39)} -attr vt d
load net {VEC_LOOP:conc#12.itm(40)} -attr vt d
load net {VEC_LOOP:conc#12.itm(41)} -attr vt d
load net {VEC_LOOP:conc#12.itm(42)} -attr vt d
load net {VEC_LOOP:conc#12.itm(43)} -attr vt d
load net {VEC_LOOP:conc#12.itm(44)} -attr vt d
load net {VEC_LOOP:conc#12.itm(45)} -attr vt d
load net {VEC_LOOP:conc#12.itm(46)} -attr vt d
load net {VEC_LOOP:conc#12.itm(47)} -attr vt d
load net {VEC_LOOP:conc#12.itm(48)} -attr vt d
load net {VEC_LOOP:conc#12.itm(49)} -attr vt d
load net {VEC_LOOP:conc#12.itm(50)} -attr vt d
load net {VEC_LOOP:conc#12.itm(51)} -attr vt d
load net {VEC_LOOP:conc#12.itm(52)} -attr vt d
load net {VEC_LOOP:conc#12.itm(53)} -attr vt d
load net {VEC_LOOP:conc#12.itm(54)} -attr vt d
load net {VEC_LOOP:conc#12.itm(55)} -attr vt d
load net {VEC_LOOP:conc#12.itm(56)} -attr vt d
load net {VEC_LOOP:conc#12.itm(57)} -attr vt d
load net {VEC_LOOP:conc#12.itm(58)} -attr vt d
load net {VEC_LOOP:conc#12.itm(59)} -attr vt d
load net {VEC_LOOP:conc#12.itm(60)} -attr vt d
load net {VEC_LOOP:conc#12.itm(61)} -attr vt d
load net {VEC_LOOP:conc#12.itm(62)} -attr vt d
load net {VEC_LOOP:conc#12.itm(63)} -attr vt d
load netBundle {VEC_LOOP:conc#12.itm} 64 {VEC_LOOP:conc#12.itm(0)} {VEC_LOOP:conc#12.itm(1)} {VEC_LOOP:conc#12.itm(2)} {VEC_LOOP:conc#12.itm(3)} {VEC_LOOP:conc#12.itm(4)} {VEC_LOOP:conc#12.itm(5)} {VEC_LOOP:conc#12.itm(6)} {VEC_LOOP:conc#12.itm(7)} {VEC_LOOP:conc#12.itm(8)} {VEC_LOOP:conc#12.itm(9)} {VEC_LOOP:conc#12.itm(10)} {VEC_LOOP:conc#12.itm(11)} {VEC_LOOP:conc#12.itm(12)} {VEC_LOOP:conc#12.itm(13)} {VEC_LOOP:conc#12.itm(14)} {VEC_LOOP:conc#12.itm(15)} {VEC_LOOP:conc#12.itm(16)} {VEC_LOOP:conc#12.itm(17)} {VEC_LOOP:conc#12.itm(18)} {VEC_LOOP:conc#12.itm(19)} {VEC_LOOP:conc#12.itm(20)} {VEC_LOOP:conc#12.itm(21)} {VEC_LOOP:conc#12.itm(22)} {VEC_LOOP:conc#12.itm(23)} {VEC_LOOP:conc#12.itm(24)} {VEC_LOOP:conc#12.itm(25)} {VEC_LOOP:conc#12.itm(26)} {VEC_LOOP:conc#12.itm(27)} {VEC_LOOP:conc#12.itm(28)} {VEC_LOOP:conc#12.itm(29)} {VEC_LOOP:conc#12.itm(30)} {VEC_LOOP:conc#12.itm(31)} {VEC_LOOP:conc#12.itm(32)} {VEC_LOOP:conc#12.itm(33)} {VEC_LOOP:conc#12.itm(34)} {VEC_LOOP:conc#12.itm(35)} {VEC_LOOP:conc#12.itm(36)} {VEC_LOOP:conc#12.itm(37)} {VEC_LOOP:conc#12.itm(38)} {VEC_LOOP:conc#12.itm(39)} {VEC_LOOP:conc#12.itm(40)} {VEC_LOOP:conc#12.itm(41)} {VEC_LOOP:conc#12.itm(42)} {VEC_LOOP:conc#12.itm(43)} {VEC_LOOP:conc#12.itm(44)} {VEC_LOOP:conc#12.itm(45)} {VEC_LOOP:conc#12.itm(46)} {VEC_LOOP:conc#12.itm(47)} {VEC_LOOP:conc#12.itm(48)} {VEC_LOOP:conc#12.itm(49)} {VEC_LOOP:conc#12.itm(50)} {VEC_LOOP:conc#12.itm(51)} {VEC_LOOP:conc#12.itm(52)} {VEC_LOOP:conc#12.itm(53)} {VEC_LOOP:conc#12.itm(54)} {VEC_LOOP:conc#12.itm(55)} {VEC_LOOP:conc#12.itm(56)} {VEC_LOOP:conc#12.itm(57)} {VEC_LOOP:conc#12.itm(58)} {VEC_LOOP:conc#12.itm(59)} {VEC_LOOP:conc#12.itm(60)} {VEC_LOOP:conc#12.itm(61)} {VEC_LOOP:conc#12.itm(62)} {VEC_LOOP:conc#12.itm(63)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2178 -attr oid 2175 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2179 -attr oid 2176 -attr vt d
load net {clk} -port {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2180 -attr oid 2177 -attr vt d
load net {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2181 -attr oid 2178 -attr vt d
load net {rst} -port {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2182 -attr oid 2179 -attr vt d
load net {run:rsc.rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2183 -attr oid 2180 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2184 -attr oid 2181 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2185 -attr oid 2182 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2186 -attr oid 2183 -attr vt d
load net {vec:rsc.adra(0)} -attr vt d
load net {vec:rsc.adra(1)} -attr vt d
load net {vec:rsc.adra(2)} -attr vt d
load net {vec:rsc.adra(3)} -attr vt d
load net {vec:rsc.adra(4)} -attr vt d
load net {vec:rsc.adra(5)} -attr vt d
load net {vec:rsc.adra(6)} -attr vt d
load net {vec:rsc.adra(7)} -attr vt d
load net {vec:rsc.adra(8)} -attr vt d
load net {vec:rsc.adra(9)} -attr vt d
load net {vec:rsc.adra(10)} -attr vt d
load net {vec:rsc.adra(11)} -attr vt d
load netBundle {vec:rsc.adra} 12 {vec:rsc.adra(0)} {vec:rsc.adra(1)} {vec:rsc.adra(2)} {vec:rsc.adra(3)} {vec:rsc.adra(4)} {vec:rsc.adra(5)} {vec:rsc.adra(6)} {vec:rsc.adra(7)} {vec:rsc.adra(8)} {vec:rsc.adra(9)} {vec:rsc.adra(10)} {vec:rsc.adra(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2187 -attr oid 2184 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(0)} -port {vec:rsc.adra(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(1)} -port {vec:rsc.adra(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(2)} -port {vec:rsc.adra(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(3)} -port {vec:rsc.adra(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(4)} -port {vec:rsc.adra(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(5)} -port {vec:rsc.adra(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(6)} -port {vec:rsc.adra(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(7)} -port {vec:rsc.adra(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(8)} -port {vec:rsc.adra(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(9)} -port {vec:rsc.adra(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(10)} -port {vec:rsc.adra(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(11)} -port {vec:rsc.adra(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.da(0)} -attr vt d
load net {vec:rsc.da(1)} -attr vt d
load net {vec:rsc.da(2)} -attr vt d
load net {vec:rsc.da(3)} -attr vt d
load net {vec:rsc.da(4)} -attr vt d
load net {vec:rsc.da(5)} -attr vt d
load net {vec:rsc.da(6)} -attr vt d
load net {vec:rsc.da(7)} -attr vt d
load net {vec:rsc.da(8)} -attr vt d
load net {vec:rsc.da(9)} -attr vt d
load net {vec:rsc.da(10)} -attr vt d
load net {vec:rsc.da(11)} -attr vt d
load net {vec:rsc.da(12)} -attr vt d
load net {vec:rsc.da(13)} -attr vt d
load net {vec:rsc.da(14)} -attr vt d
load net {vec:rsc.da(15)} -attr vt d
load net {vec:rsc.da(16)} -attr vt d
load net {vec:rsc.da(17)} -attr vt d
load net {vec:rsc.da(18)} -attr vt d
load net {vec:rsc.da(19)} -attr vt d
load net {vec:rsc.da(20)} -attr vt d
load net {vec:rsc.da(21)} -attr vt d
load net {vec:rsc.da(22)} -attr vt d
load net {vec:rsc.da(23)} -attr vt d
load net {vec:rsc.da(24)} -attr vt d
load net {vec:rsc.da(25)} -attr vt d
load net {vec:rsc.da(26)} -attr vt d
load net {vec:rsc.da(27)} -attr vt d
load net {vec:rsc.da(28)} -attr vt d
load net {vec:rsc.da(29)} -attr vt d
load net {vec:rsc.da(30)} -attr vt d
load net {vec:rsc.da(31)} -attr vt d
load netBundle {vec:rsc.da} 32 {vec:rsc.da(0)} {vec:rsc.da(1)} {vec:rsc.da(2)} {vec:rsc.da(3)} {vec:rsc.da(4)} {vec:rsc.da(5)} {vec:rsc.da(6)} {vec:rsc.da(7)} {vec:rsc.da(8)} {vec:rsc.da(9)} {vec:rsc.da(10)} {vec:rsc.da(11)} {vec:rsc.da(12)} {vec:rsc.da(13)} {vec:rsc.da(14)} {vec:rsc.da(15)} {vec:rsc.da(16)} {vec:rsc.da(17)} {vec:rsc.da(18)} {vec:rsc.da(19)} {vec:rsc.da(20)} {vec:rsc.da(21)} {vec:rsc.da(22)} {vec:rsc.da(23)} {vec:rsc.da(24)} {vec:rsc.da(25)} {vec:rsc.da(26)} {vec:rsc.da(27)} {vec:rsc.da(28)} {vec:rsc.da(29)} {vec:rsc.da(30)} {vec:rsc.da(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2188 -attr oid 2185 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(0)} -port {vec:rsc.da(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(1)} -port {vec:rsc.da(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(2)} -port {vec:rsc.da(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(3)} -port {vec:rsc.da(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(4)} -port {vec:rsc.da(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(5)} -port {vec:rsc.da(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(6)} -port {vec:rsc.da(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(7)} -port {vec:rsc.da(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(8)} -port {vec:rsc.da(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(9)} -port {vec:rsc.da(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(10)} -port {vec:rsc.da(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(11)} -port {vec:rsc.da(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(12)} -port {vec:rsc.da(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(13)} -port {vec:rsc.da(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(14)} -port {vec:rsc.da(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(15)} -port {vec:rsc.da(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(16)} -port {vec:rsc.da(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(17)} -port {vec:rsc.da(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(18)} -port {vec:rsc.da(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(19)} -port {vec:rsc.da(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(20)} -port {vec:rsc.da(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(21)} -port {vec:rsc.da(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(22)} -port {vec:rsc.da(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(23)} -port {vec:rsc.da(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(24)} -port {vec:rsc.da(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(25)} -port {vec:rsc.da(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(26)} -port {vec:rsc.da(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(27)} -port {vec:rsc.da(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(28)} -port {vec:rsc.da(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(29)} -port {vec:rsc.da(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(30)} -port {vec:rsc.da(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(31)} -port {vec:rsc.da(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.wea} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2189 -attr oid 2186 -attr vt d
load net {vec:rsc.wea} -port {vec:rsc.wea} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2190 -attr oid 2187 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wea}
load net {vec:rsc.qa(0)} -attr vt d
load net {vec:rsc.qa(1)} -attr vt d
load net {vec:rsc.qa(2)} -attr vt d
load net {vec:rsc.qa(3)} -attr vt d
load net {vec:rsc.qa(4)} -attr vt d
load net {vec:rsc.qa(5)} -attr vt d
load net {vec:rsc.qa(6)} -attr vt d
load net {vec:rsc.qa(7)} -attr vt d
load net {vec:rsc.qa(8)} -attr vt d
load net {vec:rsc.qa(9)} -attr vt d
load net {vec:rsc.qa(10)} -attr vt d
load net {vec:rsc.qa(11)} -attr vt d
load net {vec:rsc.qa(12)} -attr vt d
load net {vec:rsc.qa(13)} -attr vt d
load net {vec:rsc.qa(14)} -attr vt d
load net {vec:rsc.qa(15)} -attr vt d
load net {vec:rsc.qa(16)} -attr vt d
load net {vec:rsc.qa(17)} -attr vt d
load net {vec:rsc.qa(18)} -attr vt d
load net {vec:rsc.qa(19)} -attr vt d
load net {vec:rsc.qa(20)} -attr vt d
load net {vec:rsc.qa(21)} -attr vt d
load net {vec:rsc.qa(22)} -attr vt d
load net {vec:rsc.qa(23)} -attr vt d
load net {vec:rsc.qa(24)} -attr vt d
load net {vec:rsc.qa(25)} -attr vt d
load net {vec:rsc.qa(26)} -attr vt d
load net {vec:rsc.qa(27)} -attr vt d
load net {vec:rsc.qa(28)} -attr vt d
load net {vec:rsc.qa(29)} -attr vt d
load net {vec:rsc.qa(30)} -attr vt d
load net {vec:rsc.qa(31)} -attr vt d
load netBundle {vec:rsc.qa} 32 {vec:rsc.qa(0)} {vec:rsc.qa(1)} {vec:rsc.qa(2)} {vec:rsc.qa(3)} {vec:rsc.qa(4)} {vec:rsc.qa(5)} {vec:rsc.qa(6)} {vec:rsc.qa(7)} {vec:rsc.qa(8)} {vec:rsc.qa(9)} {vec:rsc.qa(10)} {vec:rsc.qa(11)} {vec:rsc.qa(12)} {vec:rsc.qa(13)} {vec:rsc.qa(14)} {vec:rsc.qa(15)} {vec:rsc.qa(16)} {vec:rsc.qa(17)} {vec:rsc.qa(18)} {vec:rsc.qa(19)} {vec:rsc.qa(20)} {vec:rsc.qa(21)} {vec:rsc.qa(22)} {vec:rsc.qa(23)} {vec:rsc.qa(24)} {vec:rsc.qa(25)} {vec:rsc.qa(26)} {vec:rsc.qa(27)} {vec:rsc.qa(28)} {vec:rsc.qa(29)} {vec:rsc.qa(30)} {vec:rsc.qa(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2191 -attr oid 2188 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(0)} -port {vec:rsc.qa(0)} -attr vt d
load net {vec:rsc.qa(1)} -port {vec:rsc.qa(1)} -attr vt d
load net {vec:rsc.qa(2)} -port {vec:rsc.qa(2)} -attr vt d
load net {vec:rsc.qa(3)} -port {vec:rsc.qa(3)} -attr vt d
load net {vec:rsc.qa(4)} -port {vec:rsc.qa(4)} -attr vt d
load net {vec:rsc.qa(5)} -port {vec:rsc.qa(5)} -attr vt d
load net {vec:rsc.qa(6)} -port {vec:rsc.qa(6)} -attr vt d
load net {vec:rsc.qa(7)} -port {vec:rsc.qa(7)} -attr vt d
load net {vec:rsc.qa(8)} -port {vec:rsc.qa(8)} -attr vt d
load net {vec:rsc.qa(9)} -port {vec:rsc.qa(9)} -attr vt d
load net {vec:rsc.qa(10)} -port {vec:rsc.qa(10)} -attr vt d
load net {vec:rsc.qa(11)} -port {vec:rsc.qa(11)} -attr vt d
load net {vec:rsc.qa(12)} -port {vec:rsc.qa(12)} -attr vt d
load net {vec:rsc.qa(13)} -port {vec:rsc.qa(13)} -attr vt d
load net {vec:rsc.qa(14)} -port {vec:rsc.qa(14)} -attr vt d
load net {vec:rsc.qa(15)} -port {vec:rsc.qa(15)} -attr vt d
load net {vec:rsc.qa(16)} -port {vec:rsc.qa(16)} -attr vt d
load net {vec:rsc.qa(17)} -port {vec:rsc.qa(17)} -attr vt d
load net {vec:rsc.qa(18)} -port {vec:rsc.qa(18)} -attr vt d
load net {vec:rsc.qa(19)} -port {vec:rsc.qa(19)} -attr vt d
load net {vec:rsc.qa(20)} -port {vec:rsc.qa(20)} -attr vt d
load net {vec:rsc.qa(21)} -port {vec:rsc.qa(21)} -attr vt d
load net {vec:rsc.qa(22)} -port {vec:rsc.qa(22)} -attr vt d
load net {vec:rsc.qa(23)} -port {vec:rsc.qa(23)} -attr vt d
load net {vec:rsc.qa(24)} -port {vec:rsc.qa(24)} -attr vt d
load net {vec:rsc.qa(25)} -port {vec:rsc.qa(25)} -attr vt d
load net {vec:rsc.qa(26)} -port {vec:rsc.qa(26)} -attr vt d
load net {vec:rsc.qa(27)} -port {vec:rsc.qa(27)} -attr vt d
load net {vec:rsc.qa(28)} -port {vec:rsc.qa(28)} -attr vt d
load net {vec:rsc.qa(29)} -port {vec:rsc.qa(29)} -attr vt d
load net {vec:rsc.qa(30)} -port {vec:rsc.qa(30)} -attr vt d
load net {vec:rsc.qa(31)} -port {vec:rsc.qa(31)} -attr vt d
load netBundle {vec:rsc.qa} 32 {vec:rsc.qa(0)} {vec:rsc.qa(1)} {vec:rsc.qa(2)} {vec:rsc.qa(3)} {vec:rsc.qa(4)} {vec:rsc.qa(5)} {vec:rsc.qa(6)} {vec:rsc.qa(7)} {vec:rsc.qa(8)} {vec:rsc.qa(9)} {vec:rsc.qa(10)} {vec:rsc.qa(11)} {vec:rsc.qa(12)} {vec:rsc.qa(13)} {vec:rsc.qa(14)} {vec:rsc.qa(15)} {vec:rsc.qa(16)} {vec:rsc.qa(17)} {vec:rsc.qa(18)} {vec:rsc.qa(19)} {vec:rsc.qa(20)} {vec:rsc.qa(21)} {vec:rsc.qa(22)} {vec:rsc.qa(23)} {vec:rsc.qa(24)} {vec:rsc.qa(25)} {vec:rsc.qa(26)} {vec:rsc.qa(27)} {vec:rsc.qa(28)} {vec:rsc.qa(29)} {vec:rsc.qa(30)} {vec:rsc.qa(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2192 -attr oid 2189 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.adrb(0)} -attr vt d
load net {vec:rsc.adrb(1)} -attr vt d
load net {vec:rsc.adrb(2)} -attr vt d
load net {vec:rsc.adrb(3)} -attr vt d
load net {vec:rsc.adrb(4)} -attr vt d
load net {vec:rsc.adrb(5)} -attr vt d
load net {vec:rsc.adrb(6)} -attr vt d
load net {vec:rsc.adrb(7)} -attr vt d
load net {vec:rsc.adrb(8)} -attr vt d
load net {vec:rsc.adrb(9)} -attr vt d
load net {vec:rsc.adrb(10)} -attr vt d
load net {vec:rsc.adrb(11)} -attr vt d
load netBundle {vec:rsc.adrb} 12 {vec:rsc.adrb(0)} {vec:rsc.adrb(1)} {vec:rsc.adrb(2)} {vec:rsc.adrb(3)} {vec:rsc.adrb(4)} {vec:rsc.adrb(5)} {vec:rsc.adrb(6)} {vec:rsc.adrb(7)} {vec:rsc.adrb(8)} {vec:rsc.adrb(9)} {vec:rsc.adrb(10)} {vec:rsc.adrb(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2193 -attr oid 2190 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(0)} -port {vec:rsc.adrb(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(1)} -port {vec:rsc.adrb(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(2)} -port {vec:rsc.adrb(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(3)} -port {vec:rsc.adrb(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(4)} -port {vec:rsc.adrb(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(5)} -port {vec:rsc.adrb(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(6)} -port {vec:rsc.adrb(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(7)} -port {vec:rsc.adrb(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(8)} -port {vec:rsc.adrb(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(9)} -port {vec:rsc.adrb(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(10)} -port {vec:rsc.adrb(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(11)} -port {vec:rsc.adrb(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.db(0)} -attr vt d
load net {vec:rsc.db(1)} -attr vt d
load net {vec:rsc.db(2)} -attr vt d
load net {vec:rsc.db(3)} -attr vt d
load net {vec:rsc.db(4)} -attr vt d
load net {vec:rsc.db(5)} -attr vt d
load net {vec:rsc.db(6)} -attr vt d
load net {vec:rsc.db(7)} -attr vt d
load net {vec:rsc.db(8)} -attr vt d
load net {vec:rsc.db(9)} -attr vt d
load net {vec:rsc.db(10)} -attr vt d
load net {vec:rsc.db(11)} -attr vt d
load net {vec:rsc.db(12)} -attr vt d
load net {vec:rsc.db(13)} -attr vt d
load net {vec:rsc.db(14)} -attr vt d
load net {vec:rsc.db(15)} -attr vt d
load net {vec:rsc.db(16)} -attr vt d
load net {vec:rsc.db(17)} -attr vt d
load net {vec:rsc.db(18)} -attr vt d
load net {vec:rsc.db(19)} -attr vt d
load net {vec:rsc.db(20)} -attr vt d
load net {vec:rsc.db(21)} -attr vt d
load net {vec:rsc.db(22)} -attr vt d
load net {vec:rsc.db(23)} -attr vt d
load net {vec:rsc.db(24)} -attr vt d
load net {vec:rsc.db(25)} -attr vt d
load net {vec:rsc.db(26)} -attr vt d
load net {vec:rsc.db(27)} -attr vt d
load net {vec:rsc.db(28)} -attr vt d
load net {vec:rsc.db(29)} -attr vt d
load net {vec:rsc.db(30)} -attr vt d
load net {vec:rsc.db(31)} -attr vt d
load netBundle {vec:rsc.db} 32 {vec:rsc.db(0)} {vec:rsc.db(1)} {vec:rsc.db(2)} {vec:rsc.db(3)} {vec:rsc.db(4)} {vec:rsc.db(5)} {vec:rsc.db(6)} {vec:rsc.db(7)} {vec:rsc.db(8)} {vec:rsc.db(9)} {vec:rsc.db(10)} {vec:rsc.db(11)} {vec:rsc.db(12)} {vec:rsc.db(13)} {vec:rsc.db(14)} {vec:rsc.db(15)} {vec:rsc.db(16)} {vec:rsc.db(17)} {vec:rsc.db(18)} {vec:rsc.db(19)} {vec:rsc.db(20)} {vec:rsc.db(21)} {vec:rsc.db(22)} {vec:rsc.db(23)} {vec:rsc.db(24)} {vec:rsc.db(25)} {vec:rsc.db(26)} {vec:rsc.db(27)} {vec:rsc.db(28)} {vec:rsc.db(29)} {vec:rsc.db(30)} {vec:rsc.db(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2194 -attr oid 2191 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(0)} -port {vec:rsc.db(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(1)} -port {vec:rsc.db(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(2)} -port {vec:rsc.db(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(3)} -port {vec:rsc.db(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(4)} -port {vec:rsc.db(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(5)} -port {vec:rsc.db(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(6)} -port {vec:rsc.db(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(7)} -port {vec:rsc.db(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(8)} -port {vec:rsc.db(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(9)} -port {vec:rsc.db(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(10)} -port {vec:rsc.db(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(11)} -port {vec:rsc.db(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(12)} -port {vec:rsc.db(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(13)} -port {vec:rsc.db(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(14)} -port {vec:rsc.db(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(15)} -port {vec:rsc.db(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(16)} -port {vec:rsc.db(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(17)} -port {vec:rsc.db(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(18)} -port {vec:rsc.db(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(19)} -port {vec:rsc.db(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(20)} -port {vec:rsc.db(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(21)} -port {vec:rsc.db(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(22)} -port {vec:rsc.db(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(23)} -port {vec:rsc.db(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(24)} -port {vec:rsc.db(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(25)} -port {vec:rsc.db(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(26)} -port {vec:rsc.db(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(27)} -port {vec:rsc.db(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(28)} -port {vec:rsc.db(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(29)} -port {vec:rsc.db(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(30)} -port {vec:rsc.db(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(31)} -port {vec:rsc.db(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.web} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2195 -attr oid 2192 -attr vt d
load net {vec:rsc.web} -port {vec:rsc.web} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2196 -attr oid 2193 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.web}
load net {vec:rsc.qb(0)} -attr vt d
load net {vec:rsc.qb(1)} -attr vt d
load net {vec:rsc.qb(2)} -attr vt d
load net {vec:rsc.qb(3)} -attr vt d
load net {vec:rsc.qb(4)} -attr vt d
load net {vec:rsc.qb(5)} -attr vt d
load net {vec:rsc.qb(6)} -attr vt d
load net {vec:rsc.qb(7)} -attr vt d
load net {vec:rsc.qb(8)} -attr vt d
load net {vec:rsc.qb(9)} -attr vt d
load net {vec:rsc.qb(10)} -attr vt d
load net {vec:rsc.qb(11)} -attr vt d
load net {vec:rsc.qb(12)} -attr vt d
load net {vec:rsc.qb(13)} -attr vt d
load net {vec:rsc.qb(14)} -attr vt d
load net {vec:rsc.qb(15)} -attr vt d
load net {vec:rsc.qb(16)} -attr vt d
load net {vec:rsc.qb(17)} -attr vt d
load net {vec:rsc.qb(18)} -attr vt d
load net {vec:rsc.qb(19)} -attr vt d
load net {vec:rsc.qb(20)} -attr vt d
load net {vec:rsc.qb(21)} -attr vt d
load net {vec:rsc.qb(22)} -attr vt d
load net {vec:rsc.qb(23)} -attr vt d
load net {vec:rsc.qb(24)} -attr vt d
load net {vec:rsc.qb(25)} -attr vt d
load net {vec:rsc.qb(26)} -attr vt d
load net {vec:rsc.qb(27)} -attr vt d
load net {vec:rsc.qb(28)} -attr vt d
load net {vec:rsc.qb(29)} -attr vt d
load net {vec:rsc.qb(30)} -attr vt d
load net {vec:rsc.qb(31)} -attr vt d
load netBundle {vec:rsc.qb} 32 {vec:rsc.qb(0)} {vec:rsc.qb(1)} {vec:rsc.qb(2)} {vec:rsc.qb(3)} {vec:rsc.qb(4)} {vec:rsc.qb(5)} {vec:rsc.qb(6)} {vec:rsc.qb(7)} {vec:rsc.qb(8)} {vec:rsc.qb(9)} {vec:rsc.qb(10)} {vec:rsc.qb(11)} {vec:rsc.qb(12)} {vec:rsc.qb(13)} {vec:rsc.qb(14)} {vec:rsc.qb(15)} {vec:rsc.qb(16)} {vec:rsc.qb(17)} {vec:rsc.qb(18)} {vec:rsc.qb(19)} {vec:rsc.qb(20)} {vec:rsc.qb(21)} {vec:rsc.qb(22)} {vec:rsc.qb(23)} {vec:rsc.qb(24)} {vec:rsc.qb(25)} {vec:rsc.qb(26)} {vec:rsc.qb(27)} {vec:rsc.qb(28)} {vec:rsc.qb(29)} {vec:rsc.qb(30)} {vec:rsc.qb(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2197 -attr oid 2194 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(0)} -port {vec:rsc.qb(0)} -attr vt d
load net {vec:rsc.qb(1)} -port {vec:rsc.qb(1)} -attr vt d
load net {vec:rsc.qb(2)} -port {vec:rsc.qb(2)} -attr vt d
load net {vec:rsc.qb(3)} -port {vec:rsc.qb(3)} -attr vt d
load net {vec:rsc.qb(4)} -port {vec:rsc.qb(4)} -attr vt d
load net {vec:rsc.qb(5)} -port {vec:rsc.qb(5)} -attr vt d
load net {vec:rsc.qb(6)} -port {vec:rsc.qb(6)} -attr vt d
load net {vec:rsc.qb(7)} -port {vec:rsc.qb(7)} -attr vt d
load net {vec:rsc.qb(8)} -port {vec:rsc.qb(8)} -attr vt d
load net {vec:rsc.qb(9)} -port {vec:rsc.qb(9)} -attr vt d
load net {vec:rsc.qb(10)} -port {vec:rsc.qb(10)} -attr vt d
load net {vec:rsc.qb(11)} -port {vec:rsc.qb(11)} -attr vt d
load net {vec:rsc.qb(12)} -port {vec:rsc.qb(12)} -attr vt d
load net {vec:rsc.qb(13)} -port {vec:rsc.qb(13)} -attr vt d
load net {vec:rsc.qb(14)} -port {vec:rsc.qb(14)} -attr vt d
load net {vec:rsc.qb(15)} -port {vec:rsc.qb(15)} -attr vt d
load net {vec:rsc.qb(16)} -port {vec:rsc.qb(16)} -attr vt d
load net {vec:rsc.qb(17)} -port {vec:rsc.qb(17)} -attr vt d
load net {vec:rsc.qb(18)} -port {vec:rsc.qb(18)} -attr vt d
load net {vec:rsc.qb(19)} -port {vec:rsc.qb(19)} -attr vt d
load net {vec:rsc.qb(20)} -port {vec:rsc.qb(20)} -attr vt d
load net {vec:rsc.qb(21)} -port {vec:rsc.qb(21)} -attr vt d
load net {vec:rsc.qb(22)} -port {vec:rsc.qb(22)} -attr vt d
load net {vec:rsc.qb(23)} -port {vec:rsc.qb(23)} -attr vt d
load net {vec:rsc.qb(24)} -port {vec:rsc.qb(24)} -attr vt d
load net {vec:rsc.qb(25)} -port {vec:rsc.qb(25)} -attr vt d
load net {vec:rsc.qb(26)} -port {vec:rsc.qb(26)} -attr vt d
load net {vec:rsc.qb(27)} -port {vec:rsc.qb(27)} -attr vt d
load net {vec:rsc.qb(28)} -port {vec:rsc.qb(28)} -attr vt d
load net {vec:rsc.qb(29)} -port {vec:rsc.qb(29)} -attr vt d
load net {vec:rsc.qb(30)} -port {vec:rsc.qb(30)} -attr vt d
load net {vec:rsc.qb(31)} -port {vec:rsc.qb(31)} -attr vt d
load netBundle {vec:rsc.qb} 32 {vec:rsc.qb(0)} {vec:rsc.qb(1)} {vec:rsc.qb(2)} {vec:rsc.qb(3)} {vec:rsc.qb(4)} {vec:rsc.qb(5)} {vec:rsc.qb(6)} {vec:rsc.qb(7)} {vec:rsc.qb(8)} {vec:rsc.qb(9)} {vec:rsc.qb(10)} {vec:rsc.qb(11)} {vec:rsc.qb(12)} {vec:rsc.qb(13)} {vec:rsc.qb(14)} {vec:rsc.qb(15)} {vec:rsc.qb(16)} {vec:rsc.qb(17)} {vec:rsc.qb(18)} {vec:rsc.qb(19)} {vec:rsc.qb(20)} {vec:rsc.qb(21)} {vec:rsc.qb(22)} {vec:rsc.qb(23)} {vec:rsc.qb(24)} {vec:rsc.qb(25)} {vec:rsc.qb(26)} {vec:rsc.qb(27)} {vec:rsc.qb(28)} {vec:rsc.qb(29)} {vec:rsc.qb(30)} {vec:rsc.qb(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2198 -attr oid 2195 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2199 -attr oid 2196 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2200 -attr oid 2197 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2201 -attr oid 2198 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2202 -attr oid 2199 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2203 -attr oid 2200 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2204 -attr oid 2201 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load net {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -attr vt d
load netBundle {r:rsc.dat} 32 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2205 -attr oid 2202 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load net {r:rsc.dat(0)} -port {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -port {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -port {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -port {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -port {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -port {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -port {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -port {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -port {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -port {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -port {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -port {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -port {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -port {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -port {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -port {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -port {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -port {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -port {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -port {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -port {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -port {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -port {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -port {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -port {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -port {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -port {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -port {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -port {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -port {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -port {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -port {r:rsc.dat(31)} -attr vt d
load netBundle {r:rsc.dat} 32 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2206 -attr oid 2203 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load net {r:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2207 -attr oid 2204 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2208 -attr oid 2205 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load net {twiddle:rsc.adra(0)} -attr vt d
load net {twiddle:rsc.adra(1)} -attr vt d
load net {twiddle:rsc.adra(2)} -attr vt d
load net {twiddle:rsc.adra(3)} -attr vt d
load net {twiddle:rsc.adra(4)} -attr vt d
load net {twiddle:rsc.adra(5)} -attr vt d
load net {twiddle:rsc.adra(6)} -attr vt d
load net {twiddle:rsc.adra(7)} -attr vt d
load net {twiddle:rsc.adra(8)} -attr vt d
load net {twiddle:rsc.adra(9)} -attr vt d
load net {twiddle:rsc.adra(10)} -attr vt d
load net {twiddle:rsc.adra(11)} -attr vt d
load netBundle {twiddle:rsc.adra} 12 {twiddle:rsc.adra(0)} {twiddle:rsc.adra(1)} {twiddle:rsc.adra(2)} {twiddle:rsc.adra(3)} {twiddle:rsc.adra(4)} {twiddle:rsc.adra(5)} {twiddle:rsc.adra(6)} {twiddle:rsc.adra(7)} {twiddle:rsc.adra(8)} {twiddle:rsc.adra(9)} {twiddle:rsc.adra(10)} {twiddle:rsc.adra(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2209 -attr oid 2206 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(0)} -port {twiddle:rsc.adra(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(1)} -port {twiddle:rsc.adra(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(2)} -port {twiddle:rsc.adra(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(3)} -port {twiddle:rsc.adra(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(4)} -port {twiddle:rsc.adra(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(5)} -port {twiddle:rsc.adra(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(6)} -port {twiddle:rsc.adra(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(7)} -port {twiddle:rsc.adra(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(8)} -port {twiddle:rsc.adra(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(9)} -port {twiddle:rsc.adra(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(10)} -port {twiddle:rsc.adra(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(11)} -port {twiddle:rsc.adra(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.da(0)} -attr vt d
load net {twiddle:rsc.da(1)} -attr vt d
load net {twiddle:rsc.da(2)} -attr vt d
load net {twiddle:rsc.da(3)} -attr vt d
load net {twiddle:rsc.da(4)} -attr vt d
load net {twiddle:rsc.da(5)} -attr vt d
load net {twiddle:rsc.da(6)} -attr vt d
load net {twiddle:rsc.da(7)} -attr vt d
load net {twiddle:rsc.da(8)} -attr vt d
load net {twiddle:rsc.da(9)} -attr vt d
load net {twiddle:rsc.da(10)} -attr vt d
load net {twiddle:rsc.da(11)} -attr vt d
load net {twiddle:rsc.da(12)} -attr vt d
load net {twiddle:rsc.da(13)} -attr vt d
load net {twiddle:rsc.da(14)} -attr vt d
load net {twiddle:rsc.da(15)} -attr vt d
load net {twiddle:rsc.da(16)} -attr vt d
load net {twiddle:rsc.da(17)} -attr vt d
load net {twiddle:rsc.da(18)} -attr vt d
load net {twiddle:rsc.da(19)} -attr vt d
load net {twiddle:rsc.da(20)} -attr vt d
load net {twiddle:rsc.da(21)} -attr vt d
load net {twiddle:rsc.da(22)} -attr vt d
load net {twiddle:rsc.da(23)} -attr vt d
load net {twiddle:rsc.da(24)} -attr vt d
load net {twiddle:rsc.da(25)} -attr vt d
load net {twiddle:rsc.da(26)} -attr vt d
load net {twiddle:rsc.da(27)} -attr vt d
load net {twiddle:rsc.da(28)} -attr vt d
load net {twiddle:rsc.da(29)} -attr vt d
load net {twiddle:rsc.da(30)} -attr vt d
load net {twiddle:rsc.da(31)} -attr vt d
load netBundle {twiddle:rsc.da} 32 {twiddle:rsc.da(0)} {twiddle:rsc.da(1)} {twiddle:rsc.da(2)} {twiddle:rsc.da(3)} {twiddle:rsc.da(4)} {twiddle:rsc.da(5)} {twiddle:rsc.da(6)} {twiddle:rsc.da(7)} {twiddle:rsc.da(8)} {twiddle:rsc.da(9)} {twiddle:rsc.da(10)} {twiddle:rsc.da(11)} {twiddle:rsc.da(12)} {twiddle:rsc.da(13)} {twiddle:rsc.da(14)} {twiddle:rsc.da(15)} {twiddle:rsc.da(16)} {twiddle:rsc.da(17)} {twiddle:rsc.da(18)} {twiddle:rsc.da(19)} {twiddle:rsc.da(20)} {twiddle:rsc.da(21)} {twiddle:rsc.da(22)} {twiddle:rsc.da(23)} {twiddle:rsc.da(24)} {twiddle:rsc.da(25)} {twiddle:rsc.da(26)} {twiddle:rsc.da(27)} {twiddle:rsc.da(28)} {twiddle:rsc.da(29)} {twiddle:rsc.da(30)} {twiddle:rsc.da(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2210 -attr oid 2207 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(0)} -port {twiddle:rsc.da(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(1)} -port {twiddle:rsc.da(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(2)} -port {twiddle:rsc.da(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(3)} -port {twiddle:rsc.da(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(4)} -port {twiddle:rsc.da(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(5)} -port {twiddle:rsc.da(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(6)} -port {twiddle:rsc.da(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(7)} -port {twiddle:rsc.da(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(8)} -port {twiddle:rsc.da(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(9)} -port {twiddle:rsc.da(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(10)} -port {twiddle:rsc.da(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(11)} -port {twiddle:rsc.da(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(12)} -port {twiddle:rsc.da(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(13)} -port {twiddle:rsc.da(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(14)} -port {twiddle:rsc.da(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(15)} -port {twiddle:rsc.da(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(16)} -port {twiddle:rsc.da(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(17)} -port {twiddle:rsc.da(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(18)} -port {twiddle:rsc.da(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(19)} -port {twiddle:rsc.da(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(20)} -port {twiddle:rsc.da(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(21)} -port {twiddle:rsc.da(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(22)} -port {twiddle:rsc.da(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(23)} -port {twiddle:rsc.da(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(24)} -port {twiddle:rsc.da(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(25)} -port {twiddle:rsc.da(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(26)} -port {twiddle:rsc.da(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(27)} -port {twiddle:rsc.da(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(28)} -port {twiddle:rsc.da(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(29)} -port {twiddle:rsc.da(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(30)} -port {twiddle:rsc.da(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(31)} -port {twiddle:rsc.da(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.wea} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2211 -attr oid 2208 -attr vt d
load net {twiddle:rsc.wea} -port {twiddle:rsc.wea} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2212 -attr oid 2209 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.wea}
load net {twiddle:rsc.qa(0)} -attr vt d
load net {twiddle:rsc.qa(1)} -attr vt d
load net {twiddle:rsc.qa(2)} -attr vt d
load net {twiddle:rsc.qa(3)} -attr vt d
load net {twiddle:rsc.qa(4)} -attr vt d
load net {twiddle:rsc.qa(5)} -attr vt d
load net {twiddle:rsc.qa(6)} -attr vt d
load net {twiddle:rsc.qa(7)} -attr vt d
load net {twiddle:rsc.qa(8)} -attr vt d
load net {twiddle:rsc.qa(9)} -attr vt d
load net {twiddle:rsc.qa(10)} -attr vt d
load net {twiddle:rsc.qa(11)} -attr vt d
load net {twiddle:rsc.qa(12)} -attr vt d
load net {twiddle:rsc.qa(13)} -attr vt d
load net {twiddle:rsc.qa(14)} -attr vt d
load net {twiddle:rsc.qa(15)} -attr vt d
load net {twiddle:rsc.qa(16)} -attr vt d
load net {twiddle:rsc.qa(17)} -attr vt d
load net {twiddle:rsc.qa(18)} -attr vt d
load net {twiddle:rsc.qa(19)} -attr vt d
load net {twiddle:rsc.qa(20)} -attr vt d
load net {twiddle:rsc.qa(21)} -attr vt d
load net {twiddle:rsc.qa(22)} -attr vt d
load net {twiddle:rsc.qa(23)} -attr vt d
load net {twiddle:rsc.qa(24)} -attr vt d
load net {twiddle:rsc.qa(25)} -attr vt d
load net {twiddle:rsc.qa(26)} -attr vt d
load net {twiddle:rsc.qa(27)} -attr vt d
load net {twiddle:rsc.qa(28)} -attr vt d
load net {twiddle:rsc.qa(29)} -attr vt d
load net {twiddle:rsc.qa(30)} -attr vt d
load net {twiddle:rsc.qa(31)} -attr vt d
load netBundle {twiddle:rsc.qa} 32 {twiddle:rsc.qa(0)} {twiddle:rsc.qa(1)} {twiddle:rsc.qa(2)} {twiddle:rsc.qa(3)} {twiddle:rsc.qa(4)} {twiddle:rsc.qa(5)} {twiddle:rsc.qa(6)} {twiddle:rsc.qa(7)} {twiddle:rsc.qa(8)} {twiddle:rsc.qa(9)} {twiddle:rsc.qa(10)} {twiddle:rsc.qa(11)} {twiddle:rsc.qa(12)} {twiddle:rsc.qa(13)} {twiddle:rsc.qa(14)} {twiddle:rsc.qa(15)} {twiddle:rsc.qa(16)} {twiddle:rsc.qa(17)} {twiddle:rsc.qa(18)} {twiddle:rsc.qa(19)} {twiddle:rsc.qa(20)} {twiddle:rsc.qa(21)} {twiddle:rsc.qa(22)} {twiddle:rsc.qa(23)} {twiddle:rsc.qa(24)} {twiddle:rsc.qa(25)} {twiddle:rsc.qa(26)} {twiddle:rsc.qa(27)} {twiddle:rsc.qa(28)} {twiddle:rsc.qa(29)} {twiddle:rsc.qa(30)} {twiddle:rsc.qa(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2213 -attr oid 2210 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(0)} -port {twiddle:rsc.qa(0)} -attr vt d
load net {twiddle:rsc.qa(1)} -port {twiddle:rsc.qa(1)} -attr vt d
load net {twiddle:rsc.qa(2)} -port {twiddle:rsc.qa(2)} -attr vt d
load net {twiddle:rsc.qa(3)} -port {twiddle:rsc.qa(3)} -attr vt d
load net {twiddle:rsc.qa(4)} -port {twiddle:rsc.qa(4)} -attr vt d
load net {twiddle:rsc.qa(5)} -port {twiddle:rsc.qa(5)} -attr vt d
load net {twiddle:rsc.qa(6)} -port {twiddle:rsc.qa(6)} -attr vt d
load net {twiddle:rsc.qa(7)} -port {twiddle:rsc.qa(7)} -attr vt d
load net {twiddle:rsc.qa(8)} -port {twiddle:rsc.qa(8)} -attr vt d
load net {twiddle:rsc.qa(9)} -port {twiddle:rsc.qa(9)} -attr vt d
load net {twiddle:rsc.qa(10)} -port {twiddle:rsc.qa(10)} -attr vt d
load net {twiddle:rsc.qa(11)} -port {twiddle:rsc.qa(11)} -attr vt d
load net {twiddle:rsc.qa(12)} -port {twiddle:rsc.qa(12)} -attr vt d
load net {twiddle:rsc.qa(13)} -port {twiddle:rsc.qa(13)} -attr vt d
load net {twiddle:rsc.qa(14)} -port {twiddle:rsc.qa(14)} -attr vt d
load net {twiddle:rsc.qa(15)} -port {twiddle:rsc.qa(15)} -attr vt d
load net {twiddle:rsc.qa(16)} -port {twiddle:rsc.qa(16)} -attr vt d
load net {twiddle:rsc.qa(17)} -port {twiddle:rsc.qa(17)} -attr vt d
load net {twiddle:rsc.qa(18)} -port {twiddle:rsc.qa(18)} -attr vt d
load net {twiddle:rsc.qa(19)} -port {twiddle:rsc.qa(19)} -attr vt d
load net {twiddle:rsc.qa(20)} -port {twiddle:rsc.qa(20)} -attr vt d
load net {twiddle:rsc.qa(21)} -port {twiddle:rsc.qa(21)} -attr vt d
load net {twiddle:rsc.qa(22)} -port {twiddle:rsc.qa(22)} -attr vt d
load net {twiddle:rsc.qa(23)} -port {twiddle:rsc.qa(23)} -attr vt d
load net {twiddle:rsc.qa(24)} -port {twiddle:rsc.qa(24)} -attr vt d
load net {twiddle:rsc.qa(25)} -port {twiddle:rsc.qa(25)} -attr vt d
load net {twiddle:rsc.qa(26)} -port {twiddle:rsc.qa(26)} -attr vt d
load net {twiddle:rsc.qa(27)} -port {twiddle:rsc.qa(27)} -attr vt d
load net {twiddle:rsc.qa(28)} -port {twiddle:rsc.qa(28)} -attr vt d
load net {twiddle:rsc.qa(29)} -port {twiddle:rsc.qa(29)} -attr vt d
load net {twiddle:rsc.qa(30)} -port {twiddle:rsc.qa(30)} -attr vt d
load net {twiddle:rsc.qa(31)} -port {twiddle:rsc.qa(31)} -attr vt d
load netBundle {twiddle:rsc.qa} 32 {twiddle:rsc.qa(0)} {twiddle:rsc.qa(1)} {twiddle:rsc.qa(2)} {twiddle:rsc.qa(3)} {twiddle:rsc.qa(4)} {twiddle:rsc.qa(5)} {twiddle:rsc.qa(6)} {twiddle:rsc.qa(7)} {twiddle:rsc.qa(8)} {twiddle:rsc.qa(9)} {twiddle:rsc.qa(10)} {twiddle:rsc.qa(11)} {twiddle:rsc.qa(12)} {twiddle:rsc.qa(13)} {twiddle:rsc.qa(14)} {twiddle:rsc.qa(15)} {twiddle:rsc.qa(16)} {twiddle:rsc.qa(17)} {twiddle:rsc.qa(18)} {twiddle:rsc.qa(19)} {twiddle:rsc.qa(20)} {twiddle:rsc.qa(21)} {twiddle:rsc.qa(22)} {twiddle:rsc.qa(23)} {twiddle:rsc.qa(24)} {twiddle:rsc.qa(25)} {twiddle:rsc.qa(26)} {twiddle:rsc.qa(27)} {twiddle:rsc.qa(28)} {twiddle:rsc.qa(29)} {twiddle:rsc.qa(30)} {twiddle:rsc.qa(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2214 -attr oid 2211 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.adrb(0)} -attr vt d
load net {twiddle:rsc.adrb(1)} -attr vt d
load net {twiddle:rsc.adrb(2)} -attr vt d
load net {twiddle:rsc.adrb(3)} -attr vt d
load net {twiddle:rsc.adrb(4)} -attr vt d
load net {twiddle:rsc.adrb(5)} -attr vt d
load net {twiddle:rsc.adrb(6)} -attr vt d
load net {twiddle:rsc.adrb(7)} -attr vt d
load net {twiddle:rsc.adrb(8)} -attr vt d
load net {twiddle:rsc.adrb(9)} -attr vt d
load net {twiddle:rsc.adrb(10)} -attr vt d
load net {twiddle:rsc.adrb(11)} -attr vt d
load netBundle {twiddle:rsc.adrb} 12 {twiddle:rsc.adrb(0)} {twiddle:rsc.adrb(1)} {twiddle:rsc.adrb(2)} {twiddle:rsc.adrb(3)} {twiddle:rsc.adrb(4)} {twiddle:rsc.adrb(5)} {twiddle:rsc.adrb(6)} {twiddle:rsc.adrb(7)} {twiddle:rsc.adrb(8)} {twiddle:rsc.adrb(9)} {twiddle:rsc.adrb(10)} {twiddle:rsc.adrb(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2215 -attr oid 2212 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(0)} -port {twiddle:rsc.adrb(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(1)} -port {twiddle:rsc.adrb(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(2)} -port {twiddle:rsc.adrb(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(3)} -port {twiddle:rsc.adrb(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(4)} -port {twiddle:rsc.adrb(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(5)} -port {twiddle:rsc.adrb(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(6)} -port {twiddle:rsc.adrb(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(7)} -port {twiddle:rsc.adrb(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(8)} -port {twiddle:rsc.adrb(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(9)} -port {twiddle:rsc.adrb(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(10)} -port {twiddle:rsc.adrb(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(11)} -port {twiddle:rsc.adrb(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.db(0)} -attr vt d
load net {twiddle:rsc.db(1)} -attr vt d
load net {twiddle:rsc.db(2)} -attr vt d
load net {twiddle:rsc.db(3)} -attr vt d
load net {twiddle:rsc.db(4)} -attr vt d
load net {twiddle:rsc.db(5)} -attr vt d
load net {twiddle:rsc.db(6)} -attr vt d
load net {twiddle:rsc.db(7)} -attr vt d
load net {twiddle:rsc.db(8)} -attr vt d
load net {twiddle:rsc.db(9)} -attr vt d
load net {twiddle:rsc.db(10)} -attr vt d
load net {twiddle:rsc.db(11)} -attr vt d
load net {twiddle:rsc.db(12)} -attr vt d
load net {twiddle:rsc.db(13)} -attr vt d
load net {twiddle:rsc.db(14)} -attr vt d
load net {twiddle:rsc.db(15)} -attr vt d
load net {twiddle:rsc.db(16)} -attr vt d
load net {twiddle:rsc.db(17)} -attr vt d
load net {twiddle:rsc.db(18)} -attr vt d
load net {twiddle:rsc.db(19)} -attr vt d
load net {twiddle:rsc.db(20)} -attr vt d
load net {twiddle:rsc.db(21)} -attr vt d
load net {twiddle:rsc.db(22)} -attr vt d
load net {twiddle:rsc.db(23)} -attr vt d
load net {twiddle:rsc.db(24)} -attr vt d
load net {twiddle:rsc.db(25)} -attr vt d
load net {twiddle:rsc.db(26)} -attr vt d
load net {twiddle:rsc.db(27)} -attr vt d
load net {twiddle:rsc.db(28)} -attr vt d
load net {twiddle:rsc.db(29)} -attr vt d
load net {twiddle:rsc.db(30)} -attr vt d
load net {twiddle:rsc.db(31)} -attr vt d
load netBundle {twiddle:rsc.db} 32 {twiddle:rsc.db(0)} {twiddle:rsc.db(1)} {twiddle:rsc.db(2)} {twiddle:rsc.db(3)} {twiddle:rsc.db(4)} {twiddle:rsc.db(5)} {twiddle:rsc.db(6)} {twiddle:rsc.db(7)} {twiddle:rsc.db(8)} {twiddle:rsc.db(9)} {twiddle:rsc.db(10)} {twiddle:rsc.db(11)} {twiddle:rsc.db(12)} {twiddle:rsc.db(13)} {twiddle:rsc.db(14)} {twiddle:rsc.db(15)} {twiddle:rsc.db(16)} {twiddle:rsc.db(17)} {twiddle:rsc.db(18)} {twiddle:rsc.db(19)} {twiddle:rsc.db(20)} {twiddle:rsc.db(21)} {twiddle:rsc.db(22)} {twiddle:rsc.db(23)} {twiddle:rsc.db(24)} {twiddle:rsc.db(25)} {twiddle:rsc.db(26)} {twiddle:rsc.db(27)} {twiddle:rsc.db(28)} {twiddle:rsc.db(29)} {twiddle:rsc.db(30)} {twiddle:rsc.db(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2216 -attr oid 2213 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(0)} -port {twiddle:rsc.db(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(1)} -port {twiddle:rsc.db(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(2)} -port {twiddle:rsc.db(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(3)} -port {twiddle:rsc.db(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(4)} -port {twiddle:rsc.db(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(5)} -port {twiddle:rsc.db(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(6)} -port {twiddle:rsc.db(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(7)} -port {twiddle:rsc.db(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(8)} -port {twiddle:rsc.db(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(9)} -port {twiddle:rsc.db(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(10)} -port {twiddle:rsc.db(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(11)} -port {twiddle:rsc.db(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(12)} -port {twiddle:rsc.db(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(13)} -port {twiddle:rsc.db(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(14)} -port {twiddle:rsc.db(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(15)} -port {twiddle:rsc.db(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(16)} -port {twiddle:rsc.db(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(17)} -port {twiddle:rsc.db(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(18)} -port {twiddle:rsc.db(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(19)} -port {twiddle:rsc.db(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(20)} -port {twiddle:rsc.db(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(21)} -port {twiddle:rsc.db(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(22)} -port {twiddle:rsc.db(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(23)} -port {twiddle:rsc.db(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(24)} -port {twiddle:rsc.db(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(25)} -port {twiddle:rsc.db(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(26)} -port {twiddle:rsc.db(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(27)} -port {twiddle:rsc.db(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(28)} -port {twiddle:rsc.db(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(29)} -port {twiddle:rsc.db(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(30)} -port {twiddle:rsc.db(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(31)} -port {twiddle:rsc.db(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.web} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2217 -attr oid 2214 -attr vt d
load net {twiddle:rsc.web} -port {twiddle:rsc.web} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2218 -attr oid 2215 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.web}
load net {twiddle:rsc.qb(0)} -attr vt d
load net {twiddle:rsc.qb(1)} -attr vt d
load net {twiddle:rsc.qb(2)} -attr vt d
load net {twiddle:rsc.qb(3)} -attr vt d
load net {twiddle:rsc.qb(4)} -attr vt d
load net {twiddle:rsc.qb(5)} -attr vt d
load net {twiddle:rsc.qb(6)} -attr vt d
load net {twiddle:rsc.qb(7)} -attr vt d
load net {twiddle:rsc.qb(8)} -attr vt d
load net {twiddle:rsc.qb(9)} -attr vt d
load net {twiddle:rsc.qb(10)} -attr vt d
load net {twiddle:rsc.qb(11)} -attr vt d
load net {twiddle:rsc.qb(12)} -attr vt d
load net {twiddle:rsc.qb(13)} -attr vt d
load net {twiddle:rsc.qb(14)} -attr vt d
load net {twiddle:rsc.qb(15)} -attr vt d
load net {twiddle:rsc.qb(16)} -attr vt d
load net {twiddle:rsc.qb(17)} -attr vt d
load net {twiddle:rsc.qb(18)} -attr vt d
load net {twiddle:rsc.qb(19)} -attr vt d
load net {twiddle:rsc.qb(20)} -attr vt d
load net {twiddle:rsc.qb(21)} -attr vt d
load net {twiddle:rsc.qb(22)} -attr vt d
load net {twiddle:rsc.qb(23)} -attr vt d
load net {twiddle:rsc.qb(24)} -attr vt d
load net {twiddle:rsc.qb(25)} -attr vt d
load net {twiddle:rsc.qb(26)} -attr vt d
load net {twiddle:rsc.qb(27)} -attr vt d
load net {twiddle:rsc.qb(28)} -attr vt d
load net {twiddle:rsc.qb(29)} -attr vt d
load net {twiddle:rsc.qb(30)} -attr vt d
load net {twiddle:rsc.qb(31)} -attr vt d
load netBundle {twiddle:rsc.qb} 32 {twiddle:rsc.qb(0)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2219 -attr oid 2216 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(0)} -port {twiddle:rsc.qb(0)} -attr vt d
load net {twiddle:rsc.qb(1)} -port {twiddle:rsc.qb(1)} -attr vt d
load net {twiddle:rsc.qb(2)} -port {twiddle:rsc.qb(2)} -attr vt d
load net {twiddle:rsc.qb(3)} -port {twiddle:rsc.qb(3)} -attr vt d
load net {twiddle:rsc.qb(4)} -port {twiddle:rsc.qb(4)} -attr vt d
load net {twiddle:rsc.qb(5)} -port {twiddle:rsc.qb(5)} -attr vt d
load net {twiddle:rsc.qb(6)} -port {twiddle:rsc.qb(6)} -attr vt d
load net {twiddle:rsc.qb(7)} -port {twiddle:rsc.qb(7)} -attr vt d
load net {twiddle:rsc.qb(8)} -port {twiddle:rsc.qb(8)} -attr vt d
load net {twiddle:rsc.qb(9)} -port {twiddle:rsc.qb(9)} -attr vt d
load net {twiddle:rsc.qb(10)} -port {twiddle:rsc.qb(10)} -attr vt d
load net {twiddle:rsc.qb(11)} -port {twiddle:rsc.qb(11)} -attr vt d
load net {twiddle:rsc.qb(12)} -port {twiddle:rsc.qb(12)} -attr vt d
load net {twiddle:rsc.qb(13)} -port {twiddle:rsc.qb(13)} -attr vt d
load net {twiddle:rsc.qb(14)} -port {twiddle:rsc.qb(14)} -attr vt d
load net {twiddle:rsc.qb(15)} -port {twiddle:rsc.qb(15)} -attr vt d
load net {twiddle:rsc.qb(16)} -port {twiddle:rsc.qb(16)} -attr vt d
load net {twiddle:rsc.qb(17)} -port {twiddle:rsc.qb(17)} -attr vt d
load net {twiddle:rsc.qb(18)} -port {twiddle:rsc.qb(18)} -attr vt d
load net {twiddle:rsc.qb(19)} -port {twiddle:rsc.qb(19)} -attr vt d
load net {twiddle:rsc.qb(20)} -port {twiddle:rsc.qb(20)} -attr vt d
load net {twiddle:rsc.qb(21)} -port {twiddle:rsc.qb(21)} -attr vt d
load net {twiddle:rsc.qb(22)} -port {twiddle:rsc.qb(22)} -attr vt d
load net {twiddle:rsc.qb(23)} -port {twiddle:rsc.qb(23)} -attr vt d
load net {twiddle:rsc.qb(24)} -port {twiddle:rsc.qb(24)} -attr vt d
load net {twiddle:rsc.qb(25)} -port {twiddle:rsc.qb(25)} -attr vt d
load net {twiddle:rsc.qb(26)} -port {twiddle:rsc.qb(26)} -attr vt d
load net {twiddle:rsc.qb(27)} -port {twiddle:rsc.qb(27)} -attr vt d
load net {twiddle:rsc.qb(28)} -port {twiddle:rsc.qb(28)} -attr vt d
load net {twiddle:rsc.qb(29)} -port {twiddle:rsc.qb(29)} -attr vt d
load net {twiddle:rsc.qb(30)} -port {twiddle:rsc.qb(30)} -attr vt d
load net {twiddle:rsc.qb(31)} -port {twiddle:rsc.qb(31)} -attr vt d
load netBundle {twiddle:rsc.qb} 32 {twiddle:rsc.qb(0)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2220 -attr oid 2217 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2221 -attr oid 2218 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2222 -attr oid 2219 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.adra(0)} -attr vt d
load net {twiddle_h:rsc.adra(1)} -attr vt d
load net {twiddle_h:rsc.adra(2)} -attr vt d
load net {twiddle_h:rsc.adra(3)} -attr vt d
load net {twiddle_h:rsc.adra(4)} -attr vt d
load net {twiddle_h:rsc.adra(5)} -attr vt d
load net {twiddle_h:rsc.adra(6)} -attr vt d
load net {twiddle_h:rsc.adra(7)} -attr vt d
load net {twiddle_h:rsc.adra(8)} -attr vt d
load net {twiddle_h:rsc.adra(9)} -attr vt d
load net {twiddle_h:rsc.adra(10)} -attr vt d
load net {twiddle_h:rsc.adra(11)} -attr vt d
load netBundle {twiddle_h:rsc.adra} 12 {twiddle_h:rsc.adra(0)} {twiddle_h:rsc.adra(1)} {twiddle_h:rsc.adra(2)} {twiddle_h:rsc.adra(3)} {twiddle_h:rsc.adra(4)} {twiddle_h:rsc.adra(5)} {twiddle_h:rsc.adra(6)} {twiddle_h:rsc.adra(7)} {twiddle_h:rsc.adra(8)} {twiddle_h:rsc.adra(9)} {twiddle_h:rsc.adra(10)} {twiddle_h:rsc.adra(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2223 -attr oid 2220 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(0)} -port {twiddle_h:rsc.adra(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(1)} -port {twiddle_h:rsc.adra(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(2)} -port {twiddle_h:rsc.adra(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(3)} -port {twiddle_h:rsc.adra(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(4)} -port {twiddle_h:rsc.adra(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(5)} -port {twiddle_h:rsc.adra(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(6)} -port {twiddle_h:rsc.adra(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(7)} -port {twiddle_h:rsc.adra(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(8)} -port {twiddle_h:rsc.adra(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(9)} -port {twiddle_h:rsc.adra(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(10)} -port {twiddle_h:rsc.adra(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(11)} -port {twiddle_h:rsc.adra(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.da(0)} -attr vt d
load net {twiddle_h:rsc.da(1)} -attr vt d
load net {twiddle_h:rsc.da(2)} -attr vt d
load net {twiddle_h:rsc.da(3)} -attr vt d
load net {twiddle_h:rsc.da(4)} -attr vt d
load net {twiddle_h:rsc.da(5)} -attr vt d
load net {twiddle_h:rsc.da(6)} -attr vt d
load net {twiddle_h:rsc.da(7)} -attr vt d
load net {twiddle_h:rsc.da(8)} -attr vt d
load net {twiddle_h:rsc.da(9)} -attr vt d
load net {twiddle_h:rsc.da(10)} -attr vt d
load net {twiddle_h:rsc.da(11)} -attr vt d
load net {twiddle_h:rsc.da(12)} -attr vt d
load net {twiddle_h:rsc.da(13)} -attr vt d
load net {twiddle_h:rsc.da(14)} -attr vt d
load net {twiddle_h:rsc.da(15)} -attr vt d
load net {twiddle_h:rsc.da(16)} -attr vt d
load net {twiddle_h:rsc.da(17)} -attr vt d
load net {twiddle_h:rsc.da(18)} -attr vt d
load net {twiddle_h:rsc.da(19)} -attr vt d
load net {twiddle_h:rsc.da(20)} -attr vt d
load net {twiddle_h:rsc.da(21)} -attr vt d
load net {twiddle_h:rsc.da(22)} -attr vt d
load net {twiddle_h:rsc.da(23)} -attr vt d
load net {twiddle_h:rsc.da(24)} -attr vt d
load net {twiddle_h:rsc.da(25)} -attr vt d
load net {twiddle_h:rsc.da(26)} -attr vt d
load net {twiddle_h:rsc.da(27)} -attr vt d
load net {twiddle_h:rsc.da(28)} -attr vt d
load net {twiddle_h:rsc.da(29)} -attr vt d
load net {twiddle_h:rsc.da(30)} -attr vt d
load net {twiddle_h:rsc.da(31)} -attr vt d
load netBundle {twiddle_h:rsc.da} 32 {twiddle_h:rsc.da(0)} {twiddle_h:rsc.da(1)} {twiddle_h:rsc.da(2)} {twiddle_h:rsc.da(3)} {twiddle_h:rsc.da(4)} {twiddle_h:rsc.da(5)} {twiddle_h:rsc.da(6)} {twiddle_h:rsc.da(7)} {twiddle_h:rsc.da(8)} {twiddle_h:rsc.da(9)} {twiddle_h:rsc.da(10)} {twiddle_h:rsc.da(11)} {twiddle_h:rsc.da(12)} {twiddle_h:rsc.da(13)} {twiddle_h:rsc.da(14)} {twiddle_h:rsc.da(15)} {twiddle_h:rsc.da(16)} {twiddle_h:rsc.da(17)} {twiddle_h:rsc.da(18)} {twiddle_h:rsc.da(19)} {twiddle_h:rsc.da(20)} {twiddle_h:rsc.da(21)} {twiddle_h:rsc.da(22)} {twiddle_h:rsc.da(23)} {twiddle_h:rsc.da(24)} {twiddle_h:rsc.da(25)} {twiddle_h:rsc.da(26)} {twiddle_h:rsc.da(27)} {twiddle_h:rsc.da(28)} {twiddle_h:rsc.da(29)} {twiddle_h:rsc.da(30)} {twiddle_h:rsc.da(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2224 -attr oid 2221 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(0)} -port {twiddle_h:rsc.da(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(1)} -port {twiddle_h:rsc.da(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(2)} -port {twiddle_h:rsc.da(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(3)} -port {twiddle_h:rsc.da(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(4)} -port {twiddle_h:rsc.da(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(5)} -port {twiddle_h:rsc.da(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(6)} -port {twiddle_h:rsc.da(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(7)} -port {twiddle_h:rsc.da(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(8)} -port {twiddle_h:rsc.da(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(9)} -port {twiddle_h:rsc.da(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(10)} -port {twiddle_h:rsc.da(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(11)} -port {twiddle_h:rsc.da(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(12)} -port {twiddle_h:rsc.da(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(13)} -port {twiddle_h:rsc.da(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(14)} -port {twiddle_h:rsc.da(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(15)} -port {twiddle_h:rsc.da(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(16)} -port {twiddle_h:rsc.da(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(17)} -port {twiddle_h:rsc.da(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(18)} -port {twiddle_h:rsc.da(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(19)} -port {twiddle_h:rsc.da(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(20)} -port {twiddle_h:rsc.da(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(21)} -port {twiddle_h:rsc.da(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(22)} -port {twiddle_h:rsc.da(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(23)} -port {twiddle_h:rsc.da(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(24)} -port {twiddle_h:rsc.da(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(25)} -port {twiddle_h:rsc.da(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(26)} -port {twiddle_h:rsc.da(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(27)} -port {twiddle_h:rsc.da(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(28)} -port {twiddle_h:rsc.da(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(29)} -port {twiddle_h:rsc.da(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(30)} -port {twiddle_h:rsc.da(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(31)} -port {twiddle_h:rsc.da(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.wea} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2225 -attr oid 2222 -attr vt d
load net {twiddle_h:rsc.wea} -port {twiddle_h:rsc.wea} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2226 -attr oid 2223 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.wea}
load net {twiddle_h:rsc.qa(0)} -attr vt d
load net {twiddle_h:rsc.qa(1)} -attr vt d
load net {twiddle_h:rsc.qa(2)} -attr vt d
load net {twiddle_h:rsc.qa(3)} -attr vt d
load net {twiddle_h:rsc.qa(4)} -attr vt d
load net {twiddle_h:rsc.qa(5)} -attr vt d
load net {twiddle_h:rsc.qa(6)} -attr vt d
load net {twiddle_h:rsc.qa(7)} -attr vt d
load net {twiddle_h:rsc.qa(8)} -attr vt d
load net {twiddle_h:rsc.qa(9)} -attr vt d
load net {twiddle_h:rsc.qa(10)} -attr vt d
load net {twiddle_h:rsc.qa(11)} -attr vt d
load net {twiddle_h:rsc.qa(12)} -attr vt d
load net {twiddle_h:rsc.qa(13)} -attr vt d
load net {twiddle_h:rsc.qa(14)} -attr vt d
load net {twiddle_h:rsc.qa(15)} -attr vt d
load net {twiddle_h:rsc.qa(16)} -attr vt d
load net {twiddle_h:rsc.qa(17)} -attr vt d
load net {twiddle_h:rsc.qa(18)} -attr vt d
load net {twiddle_h:rsc.qa(19)} -attr vt d
load net {twiddle_h:rsc.qa(20)} -attr vt d
load net {twiddle_h:rsc.qa(21)} -attr vt d
load net {twiddle_h:rsc.qa(22)} -attr vt d
load net {twiddle_h:rsc.qa(23)} -attr vt d
load net {twiddle_h:rsc.qa(24)} -attr vt d
load net {twiddle_h:rsc.qa(25)} -attr vt d
load net {twiddle_h:rsc.qa(26)} -attr vt d
load net {twiddle_h:rsc.qa(27)} -attr vt d
load net {twiddle_h:rsc.qa(28)} -attr vt d
load net {twiddle_h:rsc.qa(29)} -attr vt d
load net {twiddle_h:rsc.qa(30)} -attr vt d
load net {twiddle_h:rsc.qa(31)} -attr vt d
load netBundle {twiddle_h:rsc.qa} 32 {twiddle_h:rsc.qa(0)} {twiddle_h:rsc.qa(1)} {twiddle_h:rsc.qa(2)} {twiddle_h:rsc.qa(3)} {twiddle_h:rsc.qa(4)} {twiddle_h:rsc.qa(5)} {twiddle_h:rsc.qa(6)} {twiddle_h:rsc.qa(7)} {twiddle_h:rsc.qa(8)} {twiddle_h:rsc.qa(9)} {twiddle_h:rsc.qa(10)} {twiddle_h:rsc.qa(11)} {twiddle_h:rsc.qa(12)} {twiddle_h:rsc.qa(13)} {twiddle_h:rsc.qa(14)} {twiddle_h:rsc.qa(15)} {twiddle_h:rsc.qa(16)} {twiddle_h:rsc.qa(17)} {twiddle_h:rsc.qa(18)} {twiddle_h:rsc.qa(19)} {twiddle_h:rsc.qa(20)} {twiddle_h:rsc.qa(21)} {twiddle_h:rsc.qa(22)} {twiddle_h:rsc.qa(23)} {twiddle_h:rsc.qa(24)} {twiddle_h:rsc.qa(25)} {twiddle_h:rsc.qa(26)} {twiddle_h:rsc.qa(27)} {twiddle_h:rsc.qa(28)} {twiddle_h:rsc.qa(29)} {twiddle_h:rsc.qa(30)} {twiddle_h:rsc.qa(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2227 -attr oid 2224 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(0)} -port {twiddle_h:rsc.qa(0)} -attr vt d
load net {twiddle_h:rsc.qa(1)} -port {twiddle_h:rsc.qa(1)} -attr vt d
load net {twiddle_h:rsc.qa(2)} -port {twiddle_h:rsc.qa(2)} -attr vt d
load net {twiddle_h:rsc.qa(3)} -port {twiddle_h:rsc.qa(3)} -attr vt d
load net {twiddle_h:rsc.qa(4)} -port {twiddle_h:rsc.qa(4)} -attr vt d
load net {twiddle_h:rsc.qa(5)} -port {twiddle_h:rsc.qa(5)} -attr vt d
load net {twiddle_h:rsc.qa(6)} -port {twiddle_h:rsc.qa(6)} -attr vt d
load net {twiddle_h:rsc.qa(7)} -port {twiddle_h:rsc.qa(7)} -attr vt d
load net {twiddle_h:rsc.qa(8)} -port {twiddle_h:rsc.qa(8)} -attr vt d
load net {twiddle_h:rsc.qa(9)} -port {twiddle_h:rsc.qa(9)} -attr vt d
load net {twiddle_h:rsc.qa(10)} -port {twiddle_h:rsc.qa(10)} -attr vt d
load net {twiddle_h:rsc.qa(11)} -port {twiddle_h:rsc.qa(11)} -attr vt d
load net {twiddle_h:rsc.qa(12)} -port {twiddle_h:rsc.qa(12)} -attr vt d
load net {twiddle_h:rsc.qa(13)} -port {twiddle_h:rsc.qa(13)} -attr vt d
load net {twiddle_h:rsc.qa(14)} -port {twiddle_h:rsc.qa(14)} -attr vt d
load net {twiddle_h:rsc.qa(15)} -port {twiddle_h:rsc.qa(15)} -attr vt d
load net {twiddle_h:rsc.qa(16)} -port {twiddle_h:rsc.qa(16)} -attr vt d
load net {twiddle_h:rsc.qa(17)} -port {twiddle_h:rsc.qa(17)} -attr vt d
load net {twiddle_h:rsc.qa(18)} -port {twiddle_h:rsc.qa(18)} -attr vt d
load net {twiddle_h:rsc.qa(19)} -port {twiddle_h:rsc.qa(19)} -attr vt d
load net {twiddle_h:rsc.qa(20)} -port {twiddle_h:rsc.qa(20)} -attr vt d
load net {twiddle_h:rsc.qa(21)} -port {twiddle_h:rsc.qa(21)} -attr vt d
load net {twiddle_h:rsc.qa(22)} -port {twiddle_h:rsc.qa(22)} -attr vt d
load net {twiddle_h:rsc.qa(23)} -port {twiddle_h:rsc.qa(23)} -attr vt d
load net {twiddle_h:rsc.qa(24)} -port {twiddle_h:rsc.qa(24)} -attr vt d
load net {twiddle_h:rsc.qa(25)} -port {twiddle_h:rsc.qa(25)} -attr vt d
load net {twiddle_h:rsc.qa(26)} -port {twiddle_h:rsc.qa(26)} -attr vt d
load net {twiddle_h:rsc.qa(27)} -port {twiddle_h:rsc.qa(27)} -attr vt d
load net {twiddle_h:rsc.qa(28)} -port {twiddle_h:rsc.qa(28)} -attr vt d
load net {twiddle_h:rsc.qa(29)} -port {twiddle_h:rsc.qa(29)} -attr vt d
load net {twiddle_h:rsc.qa(30)} -port {twiddle_h:rsc.qa(30)} -attr vt d
load net {twiddle_h:rsc.qa(31)} -port {twiddle_h:rsc.qa(31)} -attr vt d
load netBundle {twiddle_h:rsc.qa} 32 {twiddle_h:rsc.qa(0)} {twiddle_h:rsc.qa(1)} {twiddle_h:rsc.qa(2)} {twiddle_h:rsc.qa(3)} {twiddle_h:rsc.qa(4)} {twiddle_h:rsc.qa(5)} {twiddle_h:rsc.qa(6)} {twiddle_h:rsc.qa(7)} {twiddle_h:rsc.qa(8)} {twiddle_h:rsc.qa(9)} {twiddle_h:rsc.qa(10)} {twiddle_h:rsc.qa(11)} {twiddle_h:rsc.qa(12)} {twiddle_h:rsc.qa(13)} {twiddle_h:rsc.qa(14)} {twiddle_h:rsc.qa(15)} {twiddle_h:rsc.qa(16)} {twiddle_h:rsc.qa(17)} {twiddle_h:rsc.qa(18)} {twiddle_h:rsc.qa(19)} {twiddle_h:rsc.qa(20)} {twiddle_h:rsc.qa(21)} {twiddle_h:rsc.qa(22)} {twiddle_h:rsc.qa(23)} {twiddle_h:rsc.qa(24)} {twiddle_h:rsc.qa(25)} {twiddle_h:rsc.qa(26)} {twiddle_h:rsc.qa(27)} {twiddle_h:rsc.qa(28)} {twiddle_h:rsc.qa(29)} {twiddle_h:rsc.qa(30)} {twiddle_h:rsc.qa(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2228 -attr oid 2225 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.adrb(0)} -attr vt d
load net {twiddle_h:rsc.adrb(1)} -attr vt d
load net {twiddle_h:rsc.adrb(2)} -attr vt d
load net {twiddle_h:rsc.adrb(3)} -attr vt d
load net {twiddle_h:rsc.adrb(4)} -attr vt d
load net {twiddle_h:rsc.adrb(5)} -attr vt d
load net {twiddle_h:rsc.adrb(6)} -attr vt d
load net {twiddle_h:rsc.adrb(7)} -attr vt d
load net {twiddle_h:rsc.adrb(8)} -attr vt d
load net {twiddle_h:rsc.adrb(9)} -attr vt d
load net {twiddle_h:rsc.adrb(10)} -attr vt d
load net {twiddle_h:rsc.adrb(11)} -attr vt d
load netBundle {twiddle_h:rsc.adrb} 12 {twiddle_h:rsc.adrb(0)} {twiddle_h:rsc.adrb(1)} {twiddle_h:rsc.adrb(2)} {twiddle_h:rsc.adrb(3)} {twiddle_h:rsc.adrb(4)} {twiddle_h:rsc.adrb(5)} {twiddle_h:rsc.adrb(6)} {twiddle_h:rsc.adrb(7)} {twiddle_h:rsc.adrb(8)} {twiddle_h:rsc.adrb(9)} {twiddle_h:rsc.adrb(10)} {twiddle_h:rsc.adrb(11)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2229 -attr oid 2226 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(0)} -port {twiddle_h:rsc.adrb(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(1)} -port {twiddle_h:rsc.adrb(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(2)} -port {twiddle_h:rsc.adrb(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(3)} -port {twiddle_h:rsc.adrb(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(4)} -port {twiddle_h:rsc.adrb(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(5)} -port {twiddle_h:rsc.adrb(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(6)} -port {twiddle_h:rsc.adrb(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(7)} -port {twiddle_h:rsc.adrb(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(8)} -port {twiddle_h:rsc.adrb(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(9)} -port {twiddle_h:rsc.adrb(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(10)} -port {twiddle_h:rsc.adrb(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(11)} -port {twiddle_h:rsc.adrb(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.db(0)} -attr vt d
load net {twiddle_h:rsc.db(1)} -attr vt d
load net {twiddle_h:rsc.db(2)} -attr vt d
load net {twiddle_h:rsc.db(3)} -attr vt d
load net {twiddle_h:rsc.db(4)} -attr vt d
load net {twiddle_h:rsc.db(5)} -attr vt d
load net {twiddle_h:rsc.db(6)} -attr vt d
load net {twiddle_h:rsc.db(7)} -attr vt d
load net {twiddle_h:rsc.db(8)} -attr vt d
load net {twiddle_h:rsc.db(9)} -attr vt d
load net {twiddle_h:rsc.db(10)} -attr vt d
load net {twiddle_h:rsc.db(11)} -attr vt d
load net {twiddle_h:rsc.db(12)} -attr vt d
load net {twiddle_h:rsc.db(13)} -attr vt d
load net {twiddle_h:rsc.db(14)} -attr vt d
load net {twiddle_h:rsc.db(15)} -attr vt d
load net {twiddle_h:rsc.db(16)} -attr vt d
load net {twiddle_h:rsc.db(17)} -attr vt d
load net {twiddle_h:rsc.db(18)} -attr vt d
load net {twiddle_h:rsc.db(19)} -attr vt d
load net {twiddle_h:rsc.db(20)} -attr vt d
load net {twiddle_h:rsc.db(21)} -attr vt d
load net {twiddle_h:rsc.db(22)} -attr vt d
load net {twiddle_h:rsc.db(23)} -attr vt d
load net {twiddle_h:rsc.db(24)} -attr vt d
load net {twiddle_h:rsc.db(25)} -attr vt d
load net {twiddle_h:rsc.db(26)} -attr vt d
load net {twiddle_h:rsc.db(27)} -attr vt d
load net {twiddle_h:rsc.db(28)} -attr vt d
load net {twiddle_h:rsc.db(29)} -attr vt d
load net {twiddle_h:rsc.db(30)} -attr vt d
load net {twiddle_h:rsc.db(31)} -attr vt d
load netBundle {twiddle_h:rsc.db} 32 {twiddle_h:rsc.db(0)} {twiddle_h:rsc.db(1)} {twiddle_h:rsc.db(2)} {twiddle_h:rsc.db(3)} {twiddle_h:rsc.db(4)} {twiddle_h:rsc.db(5)} {twiddle_h:rsc.db(6)} {twiddle_h:rsc.db(7)} {twiddle_h:rsc.db(8)} {twiddle_h:rsc.db(9)} {twiddle_h:rsc.db(10)} {twiddle_h:rsc.db(11)} {twiddle_h:rsc.db(12)} {twiddle_h:rsc.db(13)} {twiddle_h:rsc.db(14)} {twiddle_h:rsc.db(15)} {twiddle_h:rsc.db(16)} {twiddle_h:rsc.db(17)} {twiddle_h:rsc.db(18)} {twiddle_h:rsc.db(19)} {twiddle_h:rsc.db(20)} {twiddle_h:rsc.db(21)} {twiddle_h:rsc.db(22)} {twiddle_h:rsc.db(23)} {twiddle_h:rsc.db(24)} {twiddle_h:rsc.db(25)} {twiddle_h:rsc.db(26)} {twiddle_h:rsc.db(27)} {twiddle_h:rsc.db(28)} {twiddle_h:rsc.db(29)} {twiddle_h:rsc.db(30)} {twiddle_h:rsc.db(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2230 -attr oid 2227 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(0)} -port {twiddle_h:rsc.db(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(1)} -port {twiddle_h:rsc.db(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(2)} -port {twiddle_h:rsc.db(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(3)} -port {twiddle_h:rsc.db(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(4)} -port {twiddle_h:rsc.db(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(5)} -port {twiddle_h:rsc.db(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(6)} -port {twiddle_h:rsc.db(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(7)} -port {twiddle_h:rsc.db(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(8)} -port {twiddle_h:rsc.db(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(9)} -port {twiddle_h:rsc.db(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(10)} -port {twiddle_h:rsc.db(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(11)} -port {twiddle_h:rsc.db(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(12)} -port {twiddle_h:rsc.db(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(13)} -port {twiddle_h:rsc.db(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(14)} -port {twiddle_h:rsc.db(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(15)} -port {twiddle_h:rsc.db(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(16)} -port {twiddle_h:rsc.db(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(17)} -port {twiddle_h:rsc.db(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(18)} -port {twiddle_h:rsc.db(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(19)} -port {twiddle_h:rsc.db(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(20)} -port {twiddle_h:rsc.db(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(21)} -port {twiddle_h:rsc.db(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(22)} -port {twiddle_h:rsc.db(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(23)} -port {twiddle_h:rsc.db(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(24)} -port {twiddle_h:rsc.db(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(25)} -port {twiddle_h:rsc.db(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(26)} -port {twiddle_h:rsc.db(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(27)} -port {twiddle_h:rsc.db(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(28)} -port {twiddle_h:rsc.db(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(29)} -port {twiddle_h:rsc.db(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(30)} -port {twiddle_h:rsc.db(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(31)} -port {twiddle_h:rsc.db(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.web} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2231 -attr oid 2228 -attr vt d
load net {twiddle_h:rsc.web} -port {twiddle_h:rsc.web} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2232 -attr oid 2229 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.web}
load net {twiddle_h:rsc.qb(0)} -attr vt d
load net {twiddle_h:rsc.qb(1)} -attr vt d
load net {twiddle_h:rsc.qb(2)} -attr vt d
load net {twiddle_h:rsc.qb(3)} -attr vt d
load net {twiddle_h:rsc.qb(4)} -attr vt d
load net {twiddle_h:rsc.qb(5)} -attr vt d
load net {twiddle_h:rsc.qb(6)} -attr vt d
load net {twiddle_h:rsc.qb(7)} -attr vt d
load net {twiddle_h:rsc.qb(8)} -attr vt d
load net {twiddle_h:rsc.qb(9)} -attr vt d
load net {twiddle_h:rsc.qb(10)} -attr vt d
load net {twiddle_h:rsc.qb(11)} -attr vt d
load net {twiddle_h:rsc.qb(12)} -attr vt d
load net {twiddle_h:rsc.qb(13)} -attr vt d
load net {twiddle_h:rsc.qb(14)} -attr vt d
load net {twiddle_h:rsc.qb(15)} -attr vt d
load net {twiddle_h:rsc.qb(16)} -attr vt d
load net {twiddle_h:rsc.qb(17)} -attr vt d
load net {twiddle_h:rsc.qb(18)} -attr vt d
load net {twiddle_h:rsc.qb(19)} -attr vt d
load net {twiddle_h:rsc.qb(20)} -attr vt d
load net {twiddle_h:rsc.qb(21)} -attr vt d
load net {twiddle_h:rsc.qb(22)} -attr vt d
load net {twiddle_h:rsc.qb(23)} -attr vt d
load net {twiddle_h:rsc.qb(24)} -attr vt d
load net {twiddle_h:rsc.qb(25)} -attr vt d
load net {twiddle_h:rsc.qb(26)} -attr vt d
load net {twiddle_h:rsc.qb(27)} -attr vt d
load net {twiddle_h:rsc.qb(28)} -attr vt d
load net {twiddle_h:rsc.qb(29)} -attr vt d
load net {twiddle_h:rsc.qb(30)} -attr vt d
load net {twiddle_h:rsc.qb(31)} -attr vt d
load netBundle {twiddle_h:rsc.qb} 32 {twiddle_h:rsc.qb(0)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2233 -attr oid 2230 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(0)} -port {twiddle_h:rsc.qb(0)} -attr vt d
load net {twiddle_h:rsc.qb(1)} -port {twiddle_h:rsc.qb(1)} -attr vt d
load net {twiddle_h:rsc.qb(2)} -port {twiddle_h:rsc.qb(2)} -attr vt d
load net {twiddle_h:rsc.qb(3)} -port {twiddle_h:rsc.qb(3)} -attr vt d
load net {twiddle_h:rsc.qb(4)} -port {twiddle_h:rsc.qb(4)} -attr vt d
load net {twiddle_h:rsc.qb(5)} -port {twiddle_h:rsc.qb(5)} -attr vt d
load net {twiddle_h:rsc.qb(6)} -port {twiddle_h:rsc.qb(6)} -attr vt d
load net {twiddle_h:rsc.qb(7)} -port {twiddle_h:rsc.qb(7)} -attr vt d
load net {twiddle_h:rsc.qb(8)} -port {twiddle_h:rsc.qb(8)} -attr vt d
load net {twiddle_h:rsc.qb(9)} -port {twiddle_h:rsc.qb(9)} -attr vt d
load net {twiddle_h:rsc.qb(10)} -port {twiddle_h:rsc.qb(10)} -attr vt d
load net {twiddle_h:rsc.qb(11)} -port {twiddle_h:rsc.qb(11)} -attr vt d
load net {twiddle_h:rsc.qb(12)} -port {twiddle_h:rsc.qb(12)} -attr vt d
load net {twiddle_h:rsc.qb(13)} -port {twiddle_h:rsc.qb(13)} -attr vt d
load net {twiddle_h:rsc.qb(14)} -port {twiddle_h:rsc.qb(14)} -attr vt d
load net {twiddle_h:rsc.qb(15)} -port {twiddle_h:rsc.qb(15)} -attr vt d
load net {twiddle_h:rsc.qb(16)} -port {twiddle_h:rsc.qb(16)} -attr vt d
load net {twiddle_h:rsc.qb(17)} -port {twiddle_h:rsc.qb(17)} -attr vt d
load net {twiddle_h:rsc.qb(18)} -port {twiddle_h:rsc.qb(18)} -attr vt d
load net {twiddle_h:rsc.qb(19)} -port {twiddle_h:rsc.qb(19)} -attr vt d
load net {twiddle_h:rsc.qb(20)} -port {twiddle_h:rsc.qb(20)} -attr vt d
load net {twiddle_h:rsc.qb(21)} -port {twiddle_h:rsc.qb(21)} -attr vt d
load net {twiddle_h:rsc.qb(22)} -port {twiddle_h:rsc.qb(22)} -attr vt d
load net {twiddle_h:rsc.qb(23)} -port {twiddle_h:rsc.qb(23)} -attr vt d
load net {twiddle_h:rsc.qb(24)} -port {twiddle_h:rsc.qb(24)} -attr vt d
load net {twiddle_h:rsc.qb(25)} -port {twiddle_h:rsc.qb(25)} -attr vt d
load net {twiddle_h:rsc.qb(26)} -port {twiddle_h:rsc.qb(26)} -attr vt d
load net {twiddle_h:rsc.qb(27)} -port {twiddle_h:rsc.qb(27)} -attr vt d
load net {twiddle_h:rsc.qb(28)} -port {twiddle_h:rsc.qb(28)} -attr vt d
load net {twiddle_h:rsc.qb(29)} -port {twiddle_h:rsc.qb(29)} -attr vt d
load net {twiddle_h:rsc.qb(30)} -port {twiddle_h:rsc.qb(30)} -attr vt d
load net {twiddle_h:rsc.qb(31)} -port {twiddle_h:rsc.qb(31)} -attr vt d
load netBundle {twiddle_h:rsc.qb} 32 {twiddle_h:rsc.qb(0)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(31)} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2234 -attr oid 2231 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2235 -attr oid 2232 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2236 -attr oid 2233 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2237 -attr oid 2234 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2238 -attr oid 2235 -attr vt d
load net {complete:rsc.vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2239 -attr oid 2236 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2240 -attr oid 2237 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load inst "vec:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1)gen" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2241 -attr oid 2238 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1)gen"
load net {vec:rsc.qb(0)} -pin  "vec:rsci" {qb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(1)} -pin  "vec:rsci" {qb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(2)} -pin  "vec:rsci" {qb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(3)} -pin  "vec:rsci" {qb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(4)} -pin  "vec:rsci" {qb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(5)} -pin  "vec:rsci" {qb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(6)} -pin  "vec:rsci" {qb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(7)} -pin  "vec:rsci" {qb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(8)} -pin  "vec:rsci" {qb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(9)} -pin  "vec:rsci" {qb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(10)} -pin  "vec:rsci" {qb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(11)} -pin  "vec:rsci" {qb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(12)} -pin  "vec:rsci" {qb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(13)} -pin  "vec:rsci" {qb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(14)} -pin  "vec:rsci" {qb(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(15)} -pin  "vec:rsci" {qb(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(16)} -pin  "vec:rsci" {qb(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(17)} -pin  "vec:rsci" {qb(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(18)} -pin  "vec:rsci" {qb(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(19)} -pin  "vec:rsci" {qb(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(20)} -pin  "vec:rsci" {qb(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(21)} -pin  "vec:rsci" {qb(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(22)} -pin  "vec:rsci" {qb(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(23)} -pin  "vec:rsci" {qb(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(24)} -pin  "vec:rsci" {qb(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(25)} -pin  "vec:rsci" {qb(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(26)} -pin  "vec:rsci" {qb(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(27)} -pin  "vec:rsci" {qb(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(28)} -pin  "vec:rsci" {qb(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(29)} -pin  "vec:rsci" {qb(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(30)} -pin  "vec:rsci" {qb(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(31)} -pin  "vec:rsci" {qb(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.web} -pin  "vec:rsci" {web} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2242 -attr oid 2239 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.web}
load net {vec:rsc.db(0)} -pin  "vec:rsci" {db(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(1)} -pin  "vec:rsci" {db(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(2)} -pin  "vec:rsci" {db(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(3)} -pin  "vec:rsci" {db(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(4)} -pin  "vec:rsci" {db(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(5)} -pin  "vec:rsci" {db(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(6)} -pin  "vec:rsci" {db(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(7)} -pin  "vec:rsci" {db(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(8)} -pin  "vec:rsci" {db(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(9)} -pin  "vec:rsci" {db(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(10)} -pin  "vec:rsci" {db(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(11)} -pin  "vec:rsci" {db(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(12)} -pin  "vec:rsci" {db(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(13)} -pin  "vec:rsci" {db(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(14)} -pin  "vec:rsci" {db(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(15)} -pin  "vec:rsci" {db(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(16)} -pin  "vec:rsci" {db(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(17)} -pin  "vec:rsci" {db(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(18)} -pin  "vec:rsci" {db(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(19)} -pin  "vec:rsci" {db(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(20)} -pin  "vec:rsci" {db(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(21)} -pin  "vec:rsci" {db(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(22)} -pin  "vec:rsci" {db(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(23)} -pin  "vec:rsci" {db(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(24)} -pin  "vec:rsci" {db(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(25)} -pin  "vec:rsci" {db(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(26)} -pin  "vec:rsci" {db(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(27)} -pin  "vec:rsci" {db(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(28)} -pin  "vec:rsci" {db(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(29)} -pin  "vec:rsci" {db(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(30)} -pin  "vec:rsci" {db(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(31)} -pin  "vec:rsci" {db(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.adrb(0)} -pin  "vec:rsci" {adrb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(1)} -pin  "vec:rsci" {adrb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(2)} -pin  "vec:rsci" {adrb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(3)} -pin  "vec:rsci" {adrb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(4)} -pin  "vec:rsci" {adrb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(5)} -pin  "vec:rsci" {adrb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(6)} -pin  "vec:rsci" {adrb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(7)} -pin  "vec:rsci" {adrb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(8)} -pin  "vec:rsci" {adrb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(9)} -pin  "vec:rsci" {adrb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(10)} -pin  "vec:rsci" {adrb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(11)} -pin  "vec:rsci" {adrb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.qa(0)} -pin  "vec:rsci" {qa(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(1)} -pin  "vec:rsci" {qa(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(2)} -pin  "vec:rsci" {qa(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(3)} -pin  "vec:rsci" {qa(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(4)} -pin  "vec:rsci" {qa(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(5)} -pin  "vec:rsci" {qa(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(6)} -pin  "vec:rsci" {qa(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(7)} -pin  "vec:rsci" {qa(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(8)} -pin  "vec:rsci" {qa(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(9)} -pin  "vec:rsci" {qa(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(10)} -pin  "vec:rsci" {qa(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(11)} -pin  "vec:rsci" {qa(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(12)} -pin  "vec:rsci" {qa(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(13)} -pin  "vec:rsci" {qa(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(14)} -pin  "vec:rsci" {qa(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(15)} -pin  "vec:rsci" {qa(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(16)} -pin  "vec:rsci" {qa(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(17)} -pin  "vec:rsci" {qa(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(18)} -pin  "vec:rsci" {qa(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(19)} -pin  "vec:rsci" {qa(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(20)} -pin  "vec:rsci" {qa(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(21)} -pin  "vec:rsci" {qa(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(22)} -pin  "vec:rsci" {qa(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(23)} -pin  "vec:rsci" {qa(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(24)} -pin  "vec:rsci" {qa(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(25)} -pin  "vec:rsci" {qa(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(26)} -pin  "vec:rsci" {qa(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(27)} -pin  "vec:rsci" {qa(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(28)} -pin  "vec:rsci" {qa(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(29)} -pin  "vec:rsci" {qa(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(30)} -pin  "vec:rsci" {qa(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(31)} -pin  "vec:rsci" {qa(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.wea} -pin  "vec:rsci" {wea} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2243 -attr oid 2240 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wea}
load net {vec:rsc.da(0)} -pin  "vec:rsci" {da(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(1)} -pin  "vec:rsci" {da(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(2)} -pin  "vec:rsci" {da(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(3)} -pin  "vec:rsci" {da(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(4)} -pin  "vec:rsci" {da(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(5)} -pin  "vec:rsci" {da(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(6)} -pin  "vec:rsci" {da(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(7)} -pin  "vec:rsci" {da(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(8)} -pin  "vec:rsci" {da(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(9)} -pin  "vec:rsci" {da(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(10)} -pin  "vec:rsci" {da(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(11)} -pin  "vec:rsci" {da(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(12)} -pin  "vec:rsci" {da(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(13)} -pin  "vec:rsci" {da(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(14)} -pin  "vec:rsci" {da(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(15)} -pin  "vec:rsci" {da(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(16)} -pin  "vec:rsci" {da(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(17)} -pin  "vec:rsci" {da(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(18)} -pin  "vec:rsci" {da(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(19)} -pin  "vec:rsci" {da(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(20)} -pin  "vec:rsci" {da(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(21)} -pin  "vec:rsci" {da(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(22)} -pin  "vec:rsci" {da(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(23)} -pin  "vec:rsci" {da(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(24)} -pin  "vec:rsci" {da(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(25)} -pin  "vec:rsci" {da(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(26)} -pin  "vec:rsci" {da(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(27)} -pin  "vec:rsci" {da(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(28)} -pin  "vec:rsci" {da(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(29)} -pin  "vec:rsci" {da(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(30)} -pin  "vec:rsci" {da(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(31)} -pin  "vec:rsci" {da(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.adra(0)} -pin  "vec:rsci" {adra(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(1)} -pin  "vec:rsci" {adra(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(2)} -pin  "vec:rsci" {adra(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(3)} -pin  "vec:rsci" {adra(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(4)} -pin  "vec:rsci" {adra(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(5)} -pin  "vec:rsci" {adra(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(6)} -pin  "vec:rsci" {adra(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(7)} -pin  "vec:rsci" {adra(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(8)} -pin  "vec:rsci" {adra(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(9)} -pin  "vec:rsci" {adra(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(10)} -pin  "vec:rsci" {adra(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(11)} -pin  "vec:rsci" {adra(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsci.adra_d(0)} -pin  "vec:rsci" {adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(1)} -pin  "vec:rsci" {adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(2)} -pin  "vec:rsci" {adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(3)} -pin  "vec:rsci" {adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(4)} -pin  "vec:rsci" {adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(5)} -pin  "vec:rsci" {adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(6)} -pin  "vec:rsci" {adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(7)} -pin  "vec:rsci" {adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(8)} -pin  "vec:rsci" {adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(9)} -pin  "vec:rsci" {adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(10)} -pin  "vec:rsci" {adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(11)} -pin  "vec:rsci" {adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(12)} -pin  "vec:rsci" {adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(13)} -pin  "vec:rsci" {adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(14)} -pin  "vec:rsci" {adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(15)} -pin  "vec:rsci" {adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(16)} -pin  "vec:rsci" {adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(17)} -pin  "vec:rsci" {adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(18)} -pin  "vec:rsci" {adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(19)} -pin  "vec:rsci" {adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(20)} -pin  "vec:rsci" {adra_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(21)} -pin  "vec:rsci" {adra_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(22)} -pin  "vec:rsci" {adra_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(23)} -pin  "vec:rsci" {adra_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {clk} -pin  "vec:rsci" {clka} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2244 -attr oid 2241 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "vec:rsci" {clka_en} -attr @path {/inPlaceNTT_DIF_precomp/1#9}
load net {clk} -pin  "vec:rsci" {clkb} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2245 -attr oid 2242 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "vec:rsci" {clkb_en} -attr @path {/inPlaceNTT_DIF_precomp/1#9}
load net {vec:rsci.da_d(0)} -pin  "vec:rsci" {da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(1)} -pin  "vec:rsci" {da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(2)} -pin  "vec:rsci" {da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(3)} -pin  "vec:rsci" {da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(4)} -pin  "vec:rsci" {da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(5)} -pin  "vec:rsci" {da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(6)} -pin  "vec:rsci" {da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(7)} -pin  "vec:rsci" {da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(8)} -pin  "vec:rsci" {da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(9)} -pin  "vec:rsci" {da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(10)} -pin  "vec:rsci" {da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(11)} -pin  "vec:rsci" {da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(12)} -pin  "vec:rsci" {da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(13)} -pin  "vec:rsci" {da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(14)} -pin  "vec:rsci" {da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(15)} -pin  "vec:rsci" {da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(16)} -pin  "vec:rsci" {da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(17)} -pin  "vec:rsci" {da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(18)} -pin  "vec:rsci" {da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(19)} -pin  "vec:rsci" {da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(20)} -pin  "vec:rsci" {da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(21)} -pin  "vec:rsci" {da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(22)} -pin  "vec:rsci" {da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(23)} -pin  "vec:rsci" {da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(24)} -pin  "vec:rsci" {da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(25)} -pin  "vec:rsci" {da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(26)} -pin  "vec:rsci" {da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(27)} -pin  "vec:rsci" {da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(28)} -pin  "vec:rsci" {da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(29)} -pin  "vec:rsci" {da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(30)} -pin  "vec:rsci" {da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(31)} -pin  "vec:rsci" {da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(32)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(33)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(34)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(35)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(36)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(37)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(38)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(39)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(40)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(41)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(42)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(43)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(44)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(45)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(46)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(47)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(48)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(49)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(50)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(51)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(52)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(53)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(54)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(55)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(56)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(57)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(58)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(59)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(60)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(61)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(62)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(63)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.qa_d(0)} -pin  "vec:rsci" {qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "vec:rsci" {qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "vec:rsci" {qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "vec:rsci" {qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "vec:rsci" {qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "vec:rsci" {qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "vec:rsci" {qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "vec:rsci" {qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "vec:rsci" {qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "vec:rsci" {qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "vec:rsci" {qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "vec:rsci" {qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "vec:rsci" {qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "vec:rsci" {qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "vec:rsci" {qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "vec:rsci" {qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "vec:rsci" {qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "vec:rsci" {qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "vec:rsci" {qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "vec:rsci" {qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "vec:rsci" {qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "vec:rsci" {qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "vec:rsci" {qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "vec:rsci" {qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "vec:rsci" {qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "vec:rsci" {qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "vec:rsci" {qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "vec:rsci" {qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "vec:rsci" {qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "vec:rsci" {qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "vec:rsci" {qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "vec:rsci" {qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "vec:rsci" {qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "vec:rsci" {qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "vec:rsci" {qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "vec:rsci" {qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "vec:rsci" {qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "vec:rsci" {qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "vec:rsci" {qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "vec:rsci" {qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "vec:rsci" {qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "vec:rsci" {qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "vec:rsci" {qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "vec:rsci" {qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "vec:rsci" {qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "vec:rsci" {qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "vec:rsci" {qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "vec:rsci" {qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "vec:rsci" {qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "vec:rsci" {qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "vec:rsci" {qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "vec:rsci" {qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "vec:rsci" {qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "vec:rsci" {qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "vec:rsci" {qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "vec:rsci" {qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "vec:rsci" {qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "vec:rsci" {qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "vec:rsci" {qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "vec:rsci" {qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "vec:rsci" {qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "vec:rsci" {qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "vec:rsci" {qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "vec:rsci" {qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -pin  "vec:rsci" {wea_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.wea_d(1)} -pin  "vec:rsci" {wea_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load inst "twiddle:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2246 -attr oid 2243 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen"
load net {twiddle:rsc.qb(0)} -pin  "twiddle:rsci" {qb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(1)} -pin  "twiddle:rsci" {qb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(2)} -pin  "twiddle:rsci" {qb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(3)} -pin  "twiddle:rsci" {qb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(4)} -pin  "twiddle:rsci" {qb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(5)} -pin  "twiddle:rsci" {qb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(6)} -pin  "twiddle:rsci" {qb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(7)} -pin  "twiddle:rsci" {qb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(8)} -pin  "twiddle:rsci" {qb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(9)} -pin  "twiddle:rsci" {qb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(10)} -pin  "twiddle:rsci" {qb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(11)} -pin  "twiddle:rsci" {qb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(12)} -pin  "twiddle:rsci" {qb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(13)} -pin  "twiddle:rsci" {qb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(14)} -pin  "twiddle:rsci" {qb(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(15)} -pin  "twiddle:rsci" {qb(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(16)} -pin  "twiddle:rsci" {qb(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(17)} -pin  "twiddle:rsci" {qb(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(18)} -pin  "twiddle:rsci" {qb(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(19)} -pin  "twiddle:rsci" {qb(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(20)} -pin  "twiddle:rsci" {qb(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(21)} -pin  "twiddle:rsci" {qb(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(22)} -pin  "twiddle:rsci" {qb(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(23)} -pin  "twiddle:rsci" {qb(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(24)} -pin  "twiddle:rsci" {qb(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(25)} -pin  "twiddle:rsci" {qb(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(26)} -pin  "twiddle:rsci" {qb(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(27)} -pin  "twiddle:rsci" {qb(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(28)} -pin  "twiddle:rsci" {qb(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(29)} -pin  "twiddle:rsci" {qb(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(30)} -pin  "twiddle:rsci" {qb(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(31)} -pin  "twiddle:rsci" {qb(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.web} -pin  "twiddle:rsci" {web} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2247 -attr oid 2244 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.web}
load net {twiddle:rsc.db(0)} -pin  "twiddle:rsci" {db(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(1)} -pin  "twiddle:rsci" {db(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(2)} -pin  "twiddle:rsci" {db(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(3)} -pin  "twiddle:rsci" {db(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(4)} -pin  "twiddle:rsci" {db(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(5)} -pin  "twiddle:rsci" {db(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(6)} -pin  "twiddle:rsci" {db(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(7)} -pin  "twiddle:rsci" {db(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(8)} -pin  "twiddle:rsci" {db(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(9)} -pin  "twiddle:rsci" {db(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(10)} -pin  "twiddle:rsci" {db(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(11)} -pin  "twiddle:rsci" {db(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(12)} -pin  "twiddle:rsci" {db(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(13)} -pin  "twiddle:rsci" {db(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(14)} -pin  "twiddle:rsci" {db(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(15)} -pin  "twiddle:rsci" {db(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(16)} -pin  "twiddle:rsci" {db(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(17)} -pin  "twiddle:rsci" {db(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(18)} -pin  "twiddle:rsci" {db(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(19)} -pin  "twiddle:rsci" {db(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(20)} -pin  "twiddle:rsci" {db(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(21)} -pin  "twiddle:rsci" {db(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(22)} -pin  "twiddle:rsci" {db(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(23)} -pin  "twiddle:rsci" {db(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(24)} -pin  "twiddle:rsci" {db(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(25)} -pin  "twiddle:rsci" {db(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(26)} -pin  "twiddle:rsci" {db(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(27)} -pin  "twiddle:rsci" {db(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(28)} -pin  "twiddle:rsci" {db(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(29)} -pin  "twiddle:rsci" {db(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(30)} -pin  "twiddle:rsci" {db(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.db(31)} -pin  "twiddle:rsci" {db(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.db}
load net {twiddle:rsc.adrb(0)} -pin  "twiddle:rsci" {adrb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(1)} -pin  "twiddle:rsci" {adrb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(2)} -pin  "twiddle:rsci" {adrb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(3)} -pin  "twiddle:rsci" {adrb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(4)} -pin  "twiddle:rsci" {adrb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(5)} -pin  "twiddle:rsci" {adrb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(6)} -pin  "twiddle:rsci" {adrb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(7)} -pin  "twiddle:rsci" {adrb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(8)} -pin  "twiddle:rsci" {adrb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(9)} -pin  "twiddle:rsci" {adrb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(10)} -pin  "twiddle:rsci" {adrb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(11)} -pin  "twiddle:rsci" {adrb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.qa(0)} -pin  "twiddle:rsci" {qa(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(1)} -pin  "twiddle:rsci" {qa(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(2)} -pin  "twiddle:rsci" {qa(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(3)} -pin  "twiddle:rsci" {qa(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(4)} -pin  "twiddle:rsci" {qa(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(5)} -pin  "twiddle:rsci" {qa(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(6)} -pin  "twiddle:rsci" {qa(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(7)} -pin  "twiddle:rsci" {qa(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(8)} -pin  "twiddle:rsci" {qa(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(9)} -pin  "twiddle:rsci" {qa(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(10)} -pin  "twiddle:rsci" {qa(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(11)} -pin  "twiddle:rsci" {qa(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(12)} -pin  "twiddle:rsci" {qa(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(13)} -pin  "twiddle:rsci" {qa(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(14)} -pin  "twiddle:rsci" {qa(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(15)} -pin  "twiddle:rsci" {qa(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(16)} -pin  "twiddle:rsci" {qa(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(17)} -pin  "twiddle:rsci" {qa(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(18)} -pin  "twiddle:rsci" {qa(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(19)} -pin  "twiddle:rsci" {qa(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(20)} -pin  "twiddle:rsci" {qa(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(21)} -pin  "twiddle:rsci" {qa(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(22)} -pin  "twiddle:rsci" {qa(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(23)} -pin  "twiddle:rsci" {qa(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(24)} -pin  "twiddle:rsci" {qa(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(25)} -pin  "twiddle:rsci" {qa(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(26)} -pin  "twiddle:rsci" {qa(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(27)} -pin  "twiddle:rsci" {qa(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(28)} -pin  "twiddle:rsci" {qa(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(29)} -pin  "twiddle:rsci" {qa(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(30)} -pin  "twiddle:rsci" {qa(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.qa(31)} -pin  "twiddle:rsci" {qa(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qa}
load net {twiddle:rsc.wea} -pin  "twiddle:rsci" {wea} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2248 -attr oid 2245 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.wea}
load net {twiddle:rsc.da(0)} -pin  "twiddle:rsci" {da(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(1)} -pin  "twiddle:rsci" {da(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(2)} -pin  "twiddle:rsci" {da(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(3)} -pin  "twiddle:rsci" {da(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(4)} -pin  "twiddle:rsci" {da(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(5)} -pin  "twiddle:rsci" {da(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(6)} -pin  "twiddle:rsci" {da(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(7)} -pin  "twiddle:rsci" {da(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(8)} -pin  "twiddle:rsci" {da(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(9)} -pin  "twiddle:rsci" {da(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(10)} -pin  "twiddle:rsci" {da(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(11)} -pin  "twiddle:rsci" {da(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(12)} -pin  "twiddle:rsci" {da(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(13)} -pin  "twiddle:rsci" {da(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(14)} -pin  "twiddle:rsci" {da(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(15)} -pin  "twiddle:rsci" {da(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(16)} -pin  "twiddle:rsci" {da(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(17)} -pin  "twiddle:rsci" {da(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(18)} -pin  "twiddle:rsci" {da(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(19)} -pin  "twiddle:rsci" {da(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(20)} -pin  "twiddle:rsci" {da(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(21)} -pin  "twiddle:rsci" {da(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(22)} -pin  "twiddle:rsci" {da(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(23)} -pin  "twiddle:rsci" {da(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(24)} -pin  "twiddle:rsci" {da(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(25)} -pin  "twiddle:rsci" {da(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(26)} -pin  "twiddle:rsci" {da(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(27)} -pin  "twiddle:rsci" {da(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(28)} -pin  "twiddle:rsci" {da(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(29)} -pin  "twiddle:rsci" {da(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(30)} -pin  "twiddle:rsci" {da(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.da(31)} -pin  "twiddle:rsci" {da(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.da}
load net {twiddle:rsc.adra(0)} -pin  "twiddle:rsci" {adra(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(1)} -pin  "twiddle:rsci" {adra(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(2)} -pin  "twiddle:rsci" {adra(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(3)} -pin  "twiddle:rsci" {adra(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(4)} -pin  "twiddle:rsci" {adra(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(5)} -pin  "twiddle:rsci" {adra(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(6)} -pin  "twiddle:rsci" {adra(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(7)} -pin  "twiddle:rsci" {adra(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(8)} -pin  "twiddle:rsci" {adra(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(9)} -pin  "twiddle:rsci" {adra(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(10)} -pin  "twiddle:rsci" {adra(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsc.adra(11)} -pin  "twiddle:rsci" {adra(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adra}
load net {twiddle:rsci.adra_d(0)} -pin  "twiddle:rsci" {adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(1)} -pin  "twiddle:rsci" {adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(2)} -pin  "twiddle:rsci" {adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(3)} -pin  "twiddle:rsci" {adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(4)} -pin  "twiddle:rsci" {adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(5)} -pin  "twiddle:rsci" {adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(6)} -pin  "twiddle:rsci" {adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(7)} -pin  "twiddle:rsci" {adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(8)} -pin  "twiddle:rsci" {adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(9)} -pin  "twiddle:rsci" {adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(10)} -pin  "twiddle:rsci" {adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(11)} -pin  "twiddle:rsci" {adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(12)} -pin  "twiddle:rsci" {adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(13)} -pin  "twiddle:rsci" {adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(14)} -pin  "twiddle:rsci" {adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(15)} -pin  "twiddle:rsci" {adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(16)} -pin  "twiddle:rsci" {adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(17)} -pin  "twiddle:rsci" {adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(18)} -pin  "twiddle:rsci" {adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(19)} -pin  "twiddle:rsci" {adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(20)} -pin  "twiddle:rsci" {adra_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(21)} -pin  "twiddle:rsci" {adra_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(22)} -pin  "twiddle:rsci" {adra_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(23)} -pin  "twiddle:rsci" {adra_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {clk} -pin  "twiddle:rsci" {clka} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2249 -attr oid 2246 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle:rsci" {clka_en} -attr @path {/inPlaceNTT_DIF_precomp/1#9}
load net {clk} -pin  "twiddle:rsci" {clkb} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2250 -attr oid 2247 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle:rsci" {clkb_en} -attr @path {/inPlaceNTT_DIF_precomp/1#9}
load net {DC} -pin  "twiddle:rsci" {da_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(2)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(3)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(4)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(5)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(6)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(7)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(8)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(9)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(10)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(11)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(12)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(13)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(14)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(15)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(16)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(17)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(18)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(19)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(20)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(21)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(22)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(23)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(24)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(25)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(26)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(27)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(28)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(29)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(30)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(31)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(32)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(33)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(34)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(35)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(36)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(37)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(38)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(39)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(40)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(41)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(42)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(43)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(44)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(45)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(46)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(47)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(48)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(49)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(50)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(51)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(52)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(53)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(54)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(55)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(56)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(57)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(58)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(59)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(60)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(61)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(62)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle:rsci" {da_d(63)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {twiddle:rsci.qa_d(0)} -pin  "twiddle:rsci" {qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(1)} -pin  "twiddle:rsci" {qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(2)} -pin  "twiddle:rsci" {qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(3)} -pin  "twiddle:rsci" {qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(4)} -pin  "twiddle:rsci" {qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(5)} -pin  "twiddle:rsci" {qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(6)} -pin  "twiddle:rsci" {qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(7)} -pin  "twiddle:rsci" {qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(8)} -pin  "twiddle:rsci" {qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(9)} -pin  "twiddle:rsci" {qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(10)} -pin  "twiddle:rsci" {qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(11)} -pin  "twiddle:rsci" {qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(12)} -pin  "twiddle:rsci" {qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(13)} -pin  "twiddle:rsci" {qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(14)} -pin  "twiddle:rsci" {qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(15)} -pin  "twiddle:rsci" {qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(16)} -pin  "twiddle:rsci" {qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(17)} -pin  "twiddle:rsci" {qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(18)} -pin  "twiddle:rsci" {qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(19)} -pin  "twiddle:rsci" {qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(20)} -pin  "twiddle:rsci" {qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(21)} -pin  "twiddle:rsci" {qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(22)} -pin  "twiddle:rsci" {qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(23)} -pin  "twiddle:rsci" {qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(24)} -pin  "twiddle:rsci" {qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(25)} -pin  "twiddle:rsci" {qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(26)} -pin  "twiddle:rsci" {qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(27)} -pin  "twiddle:rsci" {qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(28)} -pin  "twiddle:rsci" {qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(29)} -pin  "twiddle:rsci" {qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(30)} -pin  "twiddle:rsci" {qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(31)} -pin  "twiddle:rsci" {qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(32)} -pin  "twiddle:rsci" {qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(33)} -pin  "twiddle:rsci" {qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(34)} -pin  "twiddle:rsci" {qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(35)} -pin  "twiddle:rsci" {qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(36)} -pin  "twiddle:rsci" {qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(37)} -pin  "twiddle:rsci" {qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(38)} -pin  "twiddle:rsci" {qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(39)} -pin  "twiddle:rsci" {qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(40)} -pin  "twiddle:rsci" {qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(41)} -pin  "twiddle:rsci" {qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(42)} -pin  "twiddle:rsci" {qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(43)} -pin  "twiddle:rsci" {qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(44)} -pin  "twiddle:rsci" {qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(45)} -pin  "twiddle:rsci" {qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(46)} -pin  "twiddle:rsci" {qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(47)} -pin  "twiddle:rsci" {qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(48)} -pin  "twiddle:rsci" {qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(49)} -pin  "twiddle:rsci" {qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(50)} -pin  "twiddle:rsci" {qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(51)} -pin  "twiddle:rsci" {qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(52)} -pin  "twiddle:rsci" {qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(53)} -pin  "twiddle:rsci" {qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(54)} -pin  "twiddle:rsci" {qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(55)} -pin  "twiddle:rsci" {qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(56)} -pin  "twiddle:rsci" {qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(57)} -pin  "twiddle:rsci" {qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(58)} -pin  "twiddle:rsci" {qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(59)} -pin  "twiddle:rsci" {qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(60)} -pin  "twiddle:rsci" {qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(61)} -pin  "twiddle:rsci" {qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(62)} -pin  "twiddle:rsci" {qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(63)} -pin  "twiddle:rsci" {qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {GND} -pin  "twiddle:rsci" {wea_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/0#2522}
load net {GND} -pin  "twiddle:rsci" {wea_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/0#2522}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "twiddle:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "twiddle:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {GND} -pin  "twiddle:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/0#2522}
load net {GND} -pin  "twiddle:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/0#2522}
load inst "twiddle_h:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2251 -attr oid 2248 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen"
load net {twiddle_h:rsc.qb(0)} -pin  "twiddle_h:rsci" {qb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(1)} -pin  "twiddle_h:rsci" {qb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(2)} -pin  "twiddle_h:rsci" {qb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(3)} -pin  "twiddle_h:rsci" {qb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(4)} -pin  "twiddle_h:rsci" {qb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(5)} -pin  "twiddle_h:rsci" {qb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(6)} -pin  "twiddle_h:rsci" {qb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(7)} -pin  "twiddle_h:rsci" {qb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(8)} -pin  "twiddle_h:rsci" {qb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(9)} -pin  "twiddle_h:rsci" {qb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(10)} -pin  "twiddle_h:rsci" {qb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(11)} -pin  "twiddle_h:rsci" {qb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(12)} -pin  "twiddle_h:rsci" {qb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(13)} -pin  "twiddle_h:rsci" {qb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(14)} -pin  "twiddle_h:rsci" {qb(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(15)} -pin  "twiddle_h:rsci" {qb(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(16)} -pin  "twiddle_h:rsci" {qb(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(17)} -pin  "twiddle_h:rsci" {qb(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(18)} -pin  "twiddle_h:rsci" {qb(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(19)} -pin  "twiddle_h:rsci" {qb(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(20)} -pin  "twiddle_h:rsci" {qb(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(21)} -pin  "twiddle_h:rsci" {qb(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(22)} -pin  "twiddle_h:rsci" {qb(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(23)} -pin  "twiddle_h:rsci" {qb(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(24)} -pin  "twiddle_h:rsci" {qb(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(25)} -pin  "twiddle_h:rsci" {qb(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(26)} -pin  "twiddle_h:rsci" {qb(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(27)} -pin  "twiddle_h:rsci" {qb(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(28)} -pin  "twiddle_h:rsci" {qb(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(29)} -pin  "twiddle_h:rsci" {qb(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(30)} -pin  "twiddle_h:rsci" {qb(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(31)} -pin  "twiddle_h:rsci" {qb(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.web} -pin  "twiddle_h:rsci" {web} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2252 -attr oid 2249 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.web}
load net {twiddle_h:rsc.db(0)} -pin  "twiddle_h:rsci" {db(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(1)} -pin  "twiddle_h:rsci" {db(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(2)} -pin  "twiddle_h:rsci" {db(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(3)} -pin  "twiddle_h:rsci" {db(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(4)} -pin  "twiddle_h:rsci" {db(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(5)} -pin  "twiddle_h:rsci" {db(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(6)} -pin  "twiddle_h:rsci" {db(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(7)} -pin  "twiddle_h:rsci" {db(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(8)} -pin  "twiddle_h:rsci" {db(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(9)} -pin  "twiddle_h:rsci" {db(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(10)} -pin  "twiddle_h:rsci" {db(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(11)} -pin  "twiddle_h:rsci" {db(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(12)} -pin  "twiddle_h:rsci" {db(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(13)} -pin  "twiddle_h:rsci" {db(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(14)} -pin  "twiddle_h:rsci" {db(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(15)} -pin  "twiddle_h:rsci" {db(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(16)} -pin  "twiddle_h:rsci" {db(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(17)} -pin  "twiddle_h:rsci" {db(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(18)} -pin  "twiddle_h:rsci" {db(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(19)} -pin  "twiddle_h:rsci" {db(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(20)} -pin  "twiddle_h:rsci" {db(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(21)} -pin  "twiddle_h:rsci" {db(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(22)} -pin  "twiddle_h:rsci" {db(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(23)} -pin  "twiddle_h:rsci" {db(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(24)} -pin  "twiddle_h:rsci" {db(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(25)} -pin  "twiddle_h:rsci" {db(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(26)} -pin  "twiddle_h:rsci" {db(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(27)} -pin  "twiddle_h:rsci" {db(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(28)} -pin  "twiddle_h:rsci" {db(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(29)} -pin  "twiddle_h:rsci" {db(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(30)} -pin  "twiddle_h:rsci" {db(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.db(31)} -pin  "twiddle_h:rsci" {db(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.db}
load net {twiddle_h:rsc.adrb(0)} -pin  "twiddle_h:rsci" {adrb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(1)} -pin  "twiddle_h:rsci" {adrb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(2)} -pin  "twiddle_h:rsci" {adrb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(3)} -pin  "twiddle_h:rsci" {adrb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(4)} -pin  "twiddle_h:rsci" {adrb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(5)} -pin  "twiddle_h:rsci" {adrb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(6)} -pin  "twiddle_h:rsci" {adrb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(7)} -pin  "twiddle_h:rsci" {adrb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(8)} -pin  "twiddle_h:rsci" {adrb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(9)} -pin  "twiddle_h:rsci" {adrb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(10)} -pin  "twiddle_h:rsci" {adrb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(11)} -pin  "twiddle_h:rsci" {adrb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.qa(0)} -pin  "twiddle_h:rsci" {qa(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(1)} -pin  "twiddle_h:rsci" {qa(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(2)} -pin  "twiddle_h:rsci" {qa(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(3)} -pin  "twiddle_h:rsci" {qa(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(4)} -pin  "twiddle_h:rsci" {qa(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(5)} -pin  "twiddle_h:rsci" {qa(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(6)} -pin  "twiddle_h:rsci" {qa(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(7)} -pin  "twiddle_h:rsci" {qa(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(8)} -pin  "twiddle_h:rsci" {qa(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(9)} -pin  "twiddle_h:rsci" {qa(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(10)} -pin  "twiddle_h:rsci" {qa(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(11)} -pin  "twiddle_h:rsci" {qa(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(12)} -pin  "twiddle_h:rsci" {qa(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(13)} -pin  "twiddle_h:rsci" {qa(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(14)} -pin  "twiddle_h:rsci" {qa(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(15)} -pin  "twiddle_h:rsci" {qa(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(16)} -pin  "twiddle_h:rsci" {qa(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(17)} -pin  "twiddle_h:rsci" {qa(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(18)} -pin  "twiddle_h:rsci" {qa(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(19)} -pin  "twiddle_h:rsci" {qa(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(20)} -pin  "twiddle_h:rsci" {qa(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(21)} -pin  "twiddle_h:rsci" {qa(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(22)} -pin  "twiddle_h:rsci" {qa(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(23)} -pin  "twiddle_h:rsci" {qa(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(24)} -pin  "twiddle_h:rsci" {qa(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(25)} -pin  "twiddle_h:rsci" {qa(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(26)} -pin  "twiddle_h:rsci" {qa(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(27)} -pin  "twiddle_h:rsci" {qa(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(28)} -pin  "twiddle_h:rsci" {qa(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(29)} -pin  "twiddle_h:rsci" {qa(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(30)} -pin  "twiddle_h:rsci" {qa(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.qa(31)} -pin  "twiddle_h:rsci" {qa(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qa}
load net {twiddle_h:rsc.wea} -pin  "twiddle_h:rsci" {wea} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2253 -attr oid 2250 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.wea}
load net {twiddle_h:rsc.da(0)} -pin  "twiddle_h:rsci" {da(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(1)} -pin  "twiddle_h:rsci" {da(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(2)} -pin  "twiddle_h:rsci" {da(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(3)} -pin  "twiddle_h:rsci" {da(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(4)} -pin  "twiddle_h:rsci" {da(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(5)} -pin  "twiddle_h:rsci" {da(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(6)} -pin  "twiddle_h:rsci" {da(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(7)} -pin  "twiddle_h:rsci" {da(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(8)} -pin  "twiddle_h:rsci" {da(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(9)} -pin  "twiddle_h:rsci" {da(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(10)} -pin  "twiddle_h:rsci" {da(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(11)} -pin  "twiddle_h:rsci" {da(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(12)} -pin  "twiddle_h:rsci" {da(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(13)} -pin  "twiddle_h:rsci" {da(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(14)} -pin  "twiddle_h:rsci" {da(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(15)} -pin  "twiddle_h:rsci" {da(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(16)} -pin  "twiddle_h:rsci" {da(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(17)} -pin  "twiddle_h:rsci" {da(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(18)} -pin  "twiddle_h:rsci" {da(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(19)} -pin  "twiddle_h:rsci" {da(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(20)} -pin  "twiddle_h:rsci" {da(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(21)} -pin  "twiddle_h:rsci" {da(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(22)} -pin  "twiddle_h:rsci" {da(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(23)} -pin  "twiddle_h:rsci" {da(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(24)} -pin  "twiddle_h:rsci" {da(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(25)} -pin  "twiddle_h:rsci" {da(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(26)} -pin  "twiddle_h:rsci" {da(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(27)} -pin  "twiddle_h:rsci" {da(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(28)} -pin  "twiddle_h:rsci" {da(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(29)} -pin  "twiddle_h:rsci" {da(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(30)} -pin  "twiddle_h:rsci" {da(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.da(31)} -pin  "twiddle_h:rsci" {da(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.da}
load net {twiddle_h:rsc.adra(0)} -pin  "twiddle_h:rsci" {adra(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(1)} -pin  "twiddle_h:rsci" {adra(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(2)} -pin  "twiddle_h:rsci" {adra(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(3)} -pin  "twiddle_h:rsci" {adra(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(4)} -pin  "twiddle_h:rsci" {adra(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(5)} -pin  "twiddle_h:rsci" {adra(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(6)} -pin  "twiddle_h:rsci" {adra(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(7)} -pin  "twiddle_h:rsci" {adra(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(8)} -pin  "twiddle_h:rsci" {adra(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(9)} -pin  "twiddle_h:rsci" {adra(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(10)} -pin  "twiddle_h:rsci" {adra(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsc.adra(11)} -pin  "twiddle_h:rsci" {adra(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra}
load net {twiddle_h:rsci.adra_d(0)} -pin  "twiddle_h:rsci" {adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(1)} -pin  "twiddle_h:rsci" {adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(2)} -pin  "twiddle_h:rsci" {adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(3)} -pin  "twiddle_h:rsci" {adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(4)} -pin  "twiddle_h:rsci" {adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(5)} -pin  "twiddle_h:rsci" {adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(6)} -pin  "twiddle_h:rsci" {adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(7)} -pin  "twiddle_h:rsci" {adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(8)} -pin  "twiddle_h:rsci" {adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(9)} -pin  "twiddle_h:rsci" {adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(10)} -pin  "twiddle_h:rsci" {adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(11)} -pin  "twiddle_h:rsci" {adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(12)} -pin  "twiddle_h:rsci" {adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(13)} -pin  "twiddle_h:rsci" {adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(14)} -pin  "twiddle_h:rsci" {adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(15)} -pin  "twiddle_h:rsci" {adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(16)} -pin  "twiddle_h:rsci" {adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(17)} -pin  "twiddle_h:rsci" {adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(18)} -pin  "twiddle_h:rsci" {adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(19)} -pin  "twiddle_h:rsci" {adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(20)} -pin  "twiddle_h:rsci" {adra_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(21)} -pin  "twiddle_h:rsci" {adra_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(22)} -pin  "twiddle_h:rsci" {adra_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(23)} -pin  "twiddle_h:rsci" {adra_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {clk} -pin  "twiddle_h:rsci" {clka} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2254 -attr oid 2251 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle_h:rsci" {clka_en} -attr @path {/inPlaceNTT_DIF_precomp/1#9}
load net {clk} -pin  "twiddle_h:rsci" {clkb} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2255 -attr oid 2252 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle_h:rsci" {clkb_en} -attr @path {/inPlaceNTT_DIF_precomp/1#9}
load net {DC} -pin  "twiddle_h:rsci" {da_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(2)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(3)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(4)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(5)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(6)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(7)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(8)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(9)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(10)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(11)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(12)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(13)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(14)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(15)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(16)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(17)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(18)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(19)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(20)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(21)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(22)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(23)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(24)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(25)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(26)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(27)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(28)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(29)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(30)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(31)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(32)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(33)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(34)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(35)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(36)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(37)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(38)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(39)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(40)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(41)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(42)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(43)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(44)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(45)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(46)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(47)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(48)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(49)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(50)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(51)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(52)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(53)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(54)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(55)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(56)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(57)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(58)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(59)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(60)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(61)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(62)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {DC} -pin  "twiddle_h:rsci" {da_d(63)} -attr @path {/inPlaceNTT_DIF_precomp/C<64>=#2}
load net {twiddle_h:rsci.qa_d(0)} -pin  "twiddle_h:rsci" {qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(1)} -pin  "twiddle_h:rsci" {qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(2)} -pin  "twiddle_h:rsci" {qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(3)} -pin  "twiddle_h:rsci" {qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(4)} -pin  "twiddle_h:rsci" {qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(5)} -pin  "twiddle_h:rsci" {qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(6)} -pin  "twiddle_h:rsci" {qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(7)} -pin  "twiddle_h:rsci" {qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(8)} -pin  "twiddle_h:rsci" {qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(9)} -pin  "twiddle_h:rsci" {qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(10)} -pin  "twiddle_h:rsci" {qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(11)} -pin  "twiddle_h:rsci" {qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(12)} -pin  "twiddle_h:rsci" {qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(13)} -pin  "twiddle_h:rsci" {qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(14)} -pin  "twiddle_h:rsci" {qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(15)} -pin  "twiddle_h:rsci" {qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(16)} -pin  "twiddle_h:rsci" {qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(17)} -pin  "twiddle_h:rsci" {qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(18)} -pin  "twiddle_h:rsci" {qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(19)} -pin  "twiddle_h:rsci" {qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(20)} -pin  "twiddle_h:rsci" {qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(21)} -pin  "twiddle_h:rsci" {qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(22)} -pin  "twiddle_h:rsci" {qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(23)} -pin  "twiddle_h:rsci" {qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(24)} -pin  "twiddle_h:rsci" {qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(25)} -pin  "twiddle_h:rsci" {qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(26)} -pin  "twiddle_h:rsci" {qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(27)} -pin  "twiddle_h:rsci" {qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(28)} -pin  "twiddle_h:rsci" {qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(29)} -pin  "twiddle_h:rsci" {qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(30)} -pin  "twiddle_h:rsci" {qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(31)} -pin  "twiddle_h:rsci" {qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(32)} -pin  "twiddle_h:rsci" {qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(33)} -pin  "twiddle_h:rsci" {qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(34)} -pin  "twiddle_h:rsci" {qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(35)} -pin  "twiddle_h:rsci" {qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(36)} -pin  "twiddle_h:rsci" {qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(37)} -pin  "twiddle_h:rsci" {qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(38)} -pin  "twiddle_h:rsci" {qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(39)} -pin  "twiddle_h:rsci" {qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(40)} -pin  "twiddle_h:rsci" {qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(41)} -pin  "twiddle_h:rsci" {qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(42)} -pin  "twiddle_h:rsci" {qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(43)} -pin  "twiddle_h:rsci" {qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(44)} -pin  "twiddle_h:rsci" {qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(45)} -pin  "twiddle_h:rsci" {qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(46)} -pin  "twiddle_h:rsci" {qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(47)} -pin  "twiddle_h:rsci" {qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(48)} -pin  "twiddle_h:rsci" {qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(49)} -pin  "twiddle_h:rsci" {qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(50)} -pin  "twiddle_h:rsci" {qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(51)} -pin  "twiddle_h:rsci" {qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(52)} -pin  "twiddle_h:rsci" {qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(53)} -pin  "twiddle_h:rsci" {qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(54)} -pin  "twiddle_h:rsci" {qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(55)} -pin  "twiddle_h:rsci" {qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(56)} -pin  "twiddle_h:rsci" {qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(57)} -pin  "twiddle_h:rsci" {qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(58)} -pin  "twiddle_h:rsci" {qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(59)} -pin  "twiddle_h:rsci" {qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(60)} -pin  "twiddle_h:rsci" {qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(61)} -pin  "twiddle_h:rsci" {qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(62)} -pin  "twiddle_h:rsci" {qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(63)} -pin  "twiddle_h:rsci" {qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {GND} -pin  "twiddle_h:rsci" {wea_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/0#2522}
load net {GND} -pin  "twiddle_h:rsci" {wea_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/0#2522}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "twiddle_h:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "twiddle_h:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {GND} -pin  "twiddle_h:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr @path {/inPlaceNTT_DIF_precomp/0#2522}
load net {GND} -pin  "twiddle_h:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr @path {/inPlaceNTT_DIF_precomp/0#2522}
load inst "inPlaceNTT_DIF_precomp:core:inst" "inPlaceNTT_DIF_precomp:core" "orig" -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2256 -attr oid 2253 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core:inst} -attr area 9993.959801 -attr delay 8.991632 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:inst" {clk} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2257 -attr oid 2254 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:inst" {rst} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2258 -attr oid 2255 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/rst}
load net {run:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:inst" {run:rsc.rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2259 -attr oid 2256 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load net {run:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:inst" {run:rsc.vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2260 -attr oid 2257 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.vld}
load net {vec:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2261 -attr oid 2258 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2262 -attr oid 2259 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {r:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2263 -attr oid 2260 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load net {twiddle:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2264 -attr oid 2261 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsc.triosy.lz} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2265 -attr oid 2262 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:inst" {complete:rsc.rdy} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2266 -attr oid 2263 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:inst" {complete:rsc.vld} -attr xrf 0568803d-8954-49a2-84ff-b95094721b3c-2267 -attr oid 2264 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load net {vec:rsci.adra_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.da_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wea_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.wea_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wea_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {twiddle:rsci.adra_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.adra_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adra_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d}
load net {twiddle:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qa_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.adra_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.adra_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adra_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d}
load net {twiddle_h:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qa_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
### END MODULE 

