

================================================================
== Vivado HLS Report for 'shuffle_24_p'
================================================================
* Date:           Sun Dec 16 04:34:32 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimize_conv1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  48481|  48481|  48481|  48481|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  48480|  48480|      1010|          -|          -|    48|    no    |
        | + Loop 1.1      |   1008|   1008|        56|          -|          -|    18|    no    |
        |  ++ Loop 1.1.1  |     54|     54|         3|          -|          -|    18|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / (!exitcond & !tmp_554)
	6  / (!exitcond & tmp_554)
	3  / (exitcond)
5 --> 
	7  / true
6 --> 
	7  / true
7 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (11)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:256
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (13)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_30, %.loopexit.loopexit ]

ST_2: tmp_554 (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:256
.loopexit:1  %tmp_554 = trunc i6 %co to i1

ST_2: exitcond5 (15)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:256
.loopexit:2  %exitcond5 = icmp eq i6 %co, -16

ST_2: empty (16)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_30 (17)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:256
.loopexit:4  %co_30 = add i6 1, %co

ST_2: StgValue_14 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:256
.loopexit:5  br i1 %exitcond5, label %5, label %.preheader6.preheader

ST_2: tmp_s (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:256
.preheader6.preheader:0  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

ST_2: p_shl4_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:256
.preheader6.preheader:1  %p_shl4_cast = zext i10 %tmp_s to i11

ST_2: tmp_454 (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:256
.preheader6.preheader:2  %tmp_454 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl5_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader6.preheader:3  %p_shl5_cast = zext i7 %tmp_454 to i11

ST_2: tmp_455 (24)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader6.preheader:4  %tmp_455 = add i11 %p_shl5_cast, %p_shl4_cast

ST_2: tmp_456 (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:256
.preheader6.preheader:5  %tmp_456 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %co, i32 1, i32 5)

ST_2: tmp_457 (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:256
.preheader6.preheader:6  %tmp_457 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_456, i4 0)

ST_2: p_shl2_cast (27)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:256
.preheader6.preheader:7  %p_shl2_cast = zext i9 %tmp_457 to i10

ST_2: tmp_458 (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:256
.preheader6.preheader:8  %tmp_458 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_456, i1 false)

ST_2: p_shl3_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader6.preheader:9  %p_shl3_cast = zext i6 %tmp_458 to i10

ST_2: tmp_459 (30)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader6.preheader:10  %tmp_459 = add i10 %p_shl3_cast, %p_shl2_cast

ST_2: arrayNo (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:256
.preheader6.preheader:11  %arrayNo = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %co, i32 1, i32 3)

ST_2: tmp_460 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:256
.preheader6.preheader:12  %tmp_460 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %co, i32 4, i32 5)

ST_2: tmp_461 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:256
.preheader6.preheader:13  %tmp_461 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_460, i4 0)

ST_2: p_shl_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:256
.preheader6.preheader:14  %p_shl_cast = zext i6 %tmp_461 to i7

ST_2: tmp_462 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:256
.preheader6.preheader:15  %tmp_462 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_460, i1 false)

ST_2: p_shl1_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:256
.preheader6.preheader:16  %p_shl1_cast = zext i3 %tmp_462 to i7

ST_2: tmp_463 (37)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:256
.preheader6.preheader:17  %tmp_463 = add i7 %p_shl1_cast, %p_shl_cast

ST_2: StgValue_33 (38)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:257
.preheader6.preheader:18  br label %.preheader6

ST_2: StgValue_34 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:264
:0  ret void


 <State 3>: 4.68ns
ST_3: h (40)  [1/1] 0.00ns
.preheader6:0  %h = phi i5 [ 0, %.preheader6.preheader ], [ %h_27, %.preheader6.loopexit ]

ST_3: exitcond4 (41)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:257
.preheader6:1  %exitcond4 = icmp eq i5 %h, -14

ST_3: empty_166 (42)  [1/1] 0.00ns
.preheader6:2  %empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_3: h_27 (43)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:257
.preheader6:3  %h_27 = add i5 %h, 1

ST_3: StgValue_39 (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:257
.preheader6:4  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast8 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:0  %tmp_cast8 = zext i5 %h to i7

ST_3: tmp_cast9 (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:1  %tmp_cast9 = zext i5 %h to i11

ST_3: tmp_cast (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:2  %tmp_cast = zext i5 %h to i10

ST_3: tmp_464 (49)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:3  %tmp_464 = add i10 %tmp_cast, %tmp_459

ST_3: p_shl10_cast (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:4  %p_shl10_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_464, i4 0)

ST_3: tmp_555 (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:5  %tmp_555 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_464, i1 false)

ST_3: p_shl11_cast (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:6  %p_shl11_cast = zext i11 %tmp_555 to i14

ST_3: tmp_465 (53)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:7  %tmp_465 = add i14 %p_shl10_cast, %p_shl11_cast

ST_3: tmp_466 (54)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:8  %tmp_466 = add i11 %tmp_cast9, %tmp_455

ST_3: p_shl8_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:9  %p_shl8_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_466, i4 0)

ST_3: tmp_556 (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:10  %tmp_556 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_466, i1 false)

ST_3: p_shl9_cast (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:11  %p_shl9_cast = zext i12 %tmp_556 to i15

ST_3: tmp_467 (58)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:12  %tmp_467 = add i15 %p_shl8_cast, %p_shl9_cast

ST_3: tmp_468 (59)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:13  %tmp_468 = add i7 %tmp_cast8, %tmp_463

ST_3: p_shl6_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:14  %p_shl6_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_468, i4 0)

ST_3: tmp_557 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:15  %tmp_557 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_468, i1 false)

ST_3: p_shl7_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:16  %p_shl7_cast = zext i8 %tmp_557 to i11

ST_3: tmp_469 (63)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:259
.preheader.preheader:17  %tmp_469 = add i11 %p_shl6_cast, %p_shl7_cast

ST_3: StgValue_58 (64)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:258
.preheader.preheader:18  br label %.preheader

ST_3: StgValue_59 (113)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.60ns
ST_4: w (66)  [1/1] 0.00ns
.preheader:0  %w = phi i5 [ %w_32, %4 ], [ 0, %.preheader.preheader ]

ST_4: exitcond (67)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:258
.preheader:1  %exitcond = icmp eq i5 %w, -14

ST_4: empty_167 (68)  [1/1] 0.00ns
.preheader:2  %empty_167 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_4: w_32 (69)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:258
.preheader:3  %w_32 = add i5 %w, 1

ST_4: StgValue_64 (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:258
.preheader:4  br i1 %exitcond, label %.preheader6.loopexit, label %1

ST_4: tmp_220_cast1 (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:0  %tmp_220_cast1 = zext i5 %w to i11

ST_4: tmp_220_cast2 (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:1  %tmp_220_cast2 = zext i5 %w to i15

ST_4: tmp_220_cast (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:2  %tmp_220_cast = zext i5 %w to i14

ST_4: tmp_470 (75)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:259
:3  %tmp_470 = add i14 %tmp_465, %tmp_220_cast

ST_4: tmp_589_cast (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:4  %tmp_589_cast = zext i14 %tmp_470 to i64

ST_4: left_V_addr (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:5  %left_V_addr = getelementptr [7776 x i8]* %left_V, i64 0, i64 %tmp_589_cast

ST_4: tmp_471 (78)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:259
:6  %tmp_471 = add i15 %tmp_467, %tmp_220_cast2

ST_4: tmp_590_cast (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:7  %tmp_590_cast = zext i15 %tmp_471 to i64

ST_4: output_V_addr (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:8  %output_V_addr = getelementptr [15552 x i8]* %output_V, i64 0, i64 %tmp_590_cast

ST_4: tmp_472 (81)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:259
:9  %tmp_472 = add i11 %tmp_469, %tmp_220_cast1

ST_4: tmp_591_cast (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:10  %tmp_591_cast = zext i11 %tmp_472 to i64

ST_4: buffer1_1_24_16x16_p (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:11  %buffer1_1_24_16x16_p = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_5, i64 0, i64 %tmp_591_cast

ST_4: buffer1_1_24_16x16_p_78 (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:12  %buffer1_1_24_16x16_p_78 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_3, i64 0, i64 %tmp_591_cast

ST_4: buffer1_1_24_16x16_p_79 (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:13  %buffer1_1_24_16x16_p_79 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_6, i64 0, i64 %tmp_591_cast

ST_4: buffer1_1_24_16x16_p_80 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:14  %buffer1_1_24_16x16_p_80 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_2, i64 0, i64 %tmp_591_cast

ST_4: buffer1_1_24_16x16_p_81 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:15  %buffer1_1_24_16x16_p_81 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_1, i64 0, i64 %tmp_591_cast

ST_4: buffer1_1_24_16x16_p_82 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:16  %buffer1_1_24_16x16_p_82 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p, i64 0, i64 %tmp_591_cast

ST_4: buffer1_1_24_16x16_p_83 (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:17  %buffer1_1_24_16x16_p_83 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_4, i64 0, i64 %tmp_591_cast

ST_4: buffer1_1_24_16x16_p_84 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:18  %buffer1_1_24_16x16_p_84 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_7, i64 0, i64 %tmp_591_cast

ST_4: StgValue_84 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:19  br i1 %tmp_554, label %3, label %2

ST_4: left_V_load (93)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_4: buffer1_1_24_16x16_p_85 (96)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:0  %buffer1_1_24_16x16_p_85 = load i8* %buffer1_1_24_16x16_p_84, align 1

ST_4: buffer1_1_24_16x16_p_86 (97)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:1  %buffer1_1_24_16x16_p_86 = load i8* %buffer1_1_24_16x16_p_79, align 1

ST_4: buffer1_1_24_16x16_p_87 (98)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:2  %buffer1_1_24_16x16_p_87 = load i8* %buffer1_1_24_16x16_p, align 1

ST_4: buffer1_1_24_16x16_p_88 (99)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:3  %buffer1_1_24_16x16_p_88 = load i8* %buffer1_1_24_16x16_p_83, align 1

ST_4: buffer1_1_24_16x16_p_89 (100)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:4  %buffer1_1_24_16x16_p_89 = load i8* %buffer1_1_24_16x16_p_78, align 1

ST_4: buffer1_1_24_16x16_p_90 (101)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:5  %buffer1_1_24_16x16_p_90 = load i8* %buffer1_1_24_16x16_p_80, align 1

ST_4: buffer1_1_24_16x16_p_91 (102)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:6  %buffer1_1_24_16x16_p_91 = load i8* %buffer1_1_24_16x16_p_81, align 1

ST_4: buffer1_1_24_16x16_p_92 (103)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:7  %buffer1_1_24_16x16_p_92 = load i8* %buffer1_1_24_16x16_p_82, align 1

ST_4: StgValue_94 (111)  [1/1] 0.00ns
.preheader6.loopexit:0  br label %.preheader6


 <State 5>: 4.84ns
ST_5: left_V_load (93)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_5: StgValue_96 (94)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:259
:1  br label %4


 <State 6>: 7.32ns
ST_6: buffer1_1_24_16x16_p_85 (96)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:0  %buffer1_1_24_16x16_p_85 = load i8* %buffer1_1_24_16x16_p_84, align 1

ST_6: buffer1_1_24_16x16_p_86 (97)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:1  %buffer1_1_24_16x16_p_86 = load i8* %buffer1_1_24_16x16_p_79, align 1

ST_6: buffer1_1_24_16x16_p_87 (98)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:2  %buffer1_1_24_16x16_p_87 = load i8* %buffer1_1_24_16x16_p, align 1

ST_6: buffer1_1_24_16x16_p_88 (99)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:3  %buffer1_1_24_16x16_p_88 = load i8* %buffer1_1_24_16x16_p_83, align 1

ST_6: buffer1_1_24_16x16_p_89 (100)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:4  %buffer1_1_24_16x16_p_89 = load i8* %buffer1_1_24_16x16_p_78, align 1

ST_6: buffer1_1_24_16x16_p_90 (101)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:5  %buffer1_1_24_16x16_p_90 = load i8* %buffer1_1_24_16x16_p_80, align 1

ST_6: buffer1_1_24_16x16_p_91 (102)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:6  %buffer1_1_24_16x16_p_91 = load i8* %buffer1_1_24_16x16_p_81, align 1

ST_6: buffer1_1_24_16x16_p_92 (103)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:259
:7  %buffer1_1_24_16x16_p_92 = load i8* %buffer1_1_24_16x16_p_82, align 1

ST_6: tmp (104)  [1/1] 2.48ns  loc: acceleartor_hls_padding/components.cpp:259
:8  %tmp = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %buffer1_1_24_16x16_p_85, i8 %buffer1_1_24_16x16_p_86, i8 %buffer1_1_24_16x16_p_87, i8 %buffer1_1_24_16x16_p_88, i8 %buffer1_1_24_16x16_p_89, i8 %buffer1_1_24_16x16_p_90, i8 %buffer1_1_24_16x16_p_91, i8 %buffer1_1_24_16x16_p_92, i3 %arrayNo)

ST_6: StgValue_106 (105)  [1/1] 1.59ns
:9  br label %4


 <State 7>: 3.25ns
ST_7: storemerge (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:259
:0  %storemerge = phi i8 [ %left_V_load, %2 ], [ %tmp, %3 ]

ST_7: StgValue_108 (108)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:260
:1  store i8 %storemerge, i8* %output_V_addr, align 1

ST_7: StgValue_109 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:258
:2  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:256) [13]  (1.59 ns)

 <State 2>: 3.88ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:256) [13]  (0 ns)
	'icmp' operation ('exitcond5', acceleartor_hls_padding/components.cpp:256) [15]  (3.88 ns)

 <State 3>: 4.68ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:257) [40]  (0 ns)
	'add' operation ('tmp_466', acceleartor_hls_padding/components.cpp:259) [54]  (2.33 ns)
	'add' operation ('tmp_467', acceleartor_hls_padding/components.cpp:259) [58]  (2.35 ns)

 <State 4>: 5.6ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:258) [66]  (0 ns)
	'add' operation ('tmp_470', acceleartor_hls_padding/components.cpp:259) [75]  (2.34 ns)
	'getelementptr' operation ('left_V_addr', acceleartor_hls_padding/components.cpp:259) [77]  (0 ns)
	'load' operation ('left_V_load', acceleartor_hls_padding/components.cpp:259) on array 'left_V' [93]  (3.25 ns)

 <State 5>: 4.84ns
The critical path consists of the following:
	'load' operation ('left_V_load', acceleartor_hls_padding/components.cpp:259) on array 'left_V' [93]  (3.25 ns)
	multiplexor before 'phi' operation ('storemerge', acceleartor_hls_padding/components.cpp:259) with incoming values : ('left_V_load', acceleartor_hls_padding/components.cpp:259) ('tmp', acceleartor_hls_padding/components.cpp:259) [107]  (1.59 ns)

 <State 6>: 7.32ns
The critical path consists of the following:
	'load' operation ('buffer1_1_24_16x16_p_85', acceleartor_hls_padding/components.cpp:259) on array 'buffer1_1_24_16x16_p_7' [96]  (3.25 ns)
	'mux' operation ('tmp', acceleartor_hls_padding/components.cpp:259) [104]  (2.48 ns)
	multiplexor before 'phi' operation ('storemerge', acceleartor_hls_padding/components.cpp:259) with incoming values : ('left_V_load', acceleartor_hls_padding/components.cpp:259) ('tmp', acceleartor_hls_padding/components.cpp:259) [107]  (1.59 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('storemerge', acceleartor_hls_padding/components.cpp:259) with incoming values : ('left_V_load', acceleartor_hls_padding/components.cpp:259) ('tmp', acceleartor_hls_padding/components.cpp:259) [107]  (0 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:260) of variable 'storemerge', acceleartor_hls_padding/components.cpp:259 on array 'output_V' [108]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
