{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636909123270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636909123270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 11:58:43 2021 " "Processing started: Sun Nov 14 11:58:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636909123270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909123270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab07_AC -c lab07_AC " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab07_AC -c lab07_AC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909123271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636909124112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636909124113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 4 4 " "Found 4 design units, including 4 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636909138186 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "alu.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/alu.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636909138186 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2 " "Found entity 3: mux2" {  } { { "alu.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/alu.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636909138186 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux4 " "Found entity 4: mux4" {  } { { "alu.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/alu.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636909138186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636909138190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636909138192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memtoreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_memtoreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_MemtoReg " "Found entity 1: MUX_MemtoReg" {  } { { "MUX_MemtoReg.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/MUX_MemtoReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636909138196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636909138198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636909138201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636909138204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pctestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file pctestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pctestbench " "Found entity 1: pctestbench" {  } { { "pctestbench.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pctestbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636909138208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rftestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file rftestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rftestbench " "Found entity 1: rftestbench" {  } { { "rftestbench.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/rftestbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636909138210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file alutestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alutestbench " "Found entity 1: alutestbench" {  } { { "alutestbench.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/alutestbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636909138213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636909138216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegtestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegtestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegtestbench " "Found entity 1: sevensegtestbench" {  } { { "sevensegtestbench.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/sevensegtestbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636909138218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pc " "Elaborating entity \"pc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636909138282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:jerry " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:jerry\"" {  } { { "pc.sv" "jerry" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pc.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636909138287 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "instruction_memory.sv(22) " "Verilog HDL or VHDL warning at the instruction_memory.sv(22): index expression is not wide enough to address all of the elements in the array" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 22 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1636909138290 "|pc|instruction_memory:jerry"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_regs\[7..5\] 0 instruction_memory.sv(9) " "Net \"ins_regs\[7..5\]\" at instruction_memory.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636909138290 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[0\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[0\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138290 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[1\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[1\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138290 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[2\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[2\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138291 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[3\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[3\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138291 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[4\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[4\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138291 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[5\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[5\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138291 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[6\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[6\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138291 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[7\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[7\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138291 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[8\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[8\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138291 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[9\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[9\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138291 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[10\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[10\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138291 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[11\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[11\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138291 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[12\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[12\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138291 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[13\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[13\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138291 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[14\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[14\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138292 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[15\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[15\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138292 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[16\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[16\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138292 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[17\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[17\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138292 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[18\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[18\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138292 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[19\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[19\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138292 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[20\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[20\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138292 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[21\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[21\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138292 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[22\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[22\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138292 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[23\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[23\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138292 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[24\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[24\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138292 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[25\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[25\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138292 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[26\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[26\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138292 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[27\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[27\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138293 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[28\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[28\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138293 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[29\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[29\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138293 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[30\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[30\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138293 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[0\]\[31\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[0\]\[31\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138293 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[0\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[0\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138293 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[1\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[1\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138293 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[2\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[2\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138293 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[3\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[3\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138293 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[4\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[4\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138293 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[5\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[5\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138293 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[6\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[6\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138293 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[7\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[7\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138293 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[8\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[8\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138294 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[9\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[9\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138294 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[10\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[10\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138294 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[11\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[11\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138294 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[12\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[12\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138294 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[13\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[13\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138294 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[14\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[14\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138294 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[15\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[15\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138294 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[16\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[16\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138294 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[17\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[17\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138294 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[18\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[18\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138294 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[19\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[19\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138294 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[20\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[20\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138295 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[21\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[21\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138295 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[22\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[22\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138295 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[23\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[23\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138295 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[24\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[24\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138295 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[25\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[25\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138295 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[26\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[26\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138295 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[27\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[27\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138295 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[28\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[28\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138295 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[29\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[29\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138295 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[30\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[30\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138295 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[1\]\[31\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[1\]\[31\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138295 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[0\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[0\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138295 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[1\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[1\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138295 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[2\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[2\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138296 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[3\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[3\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138296 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[4\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[4\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138296 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[5\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[5\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138296 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[6\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[6\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138296 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[7\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[7\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138296 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[8\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[8\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138296 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[9\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[9\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138296 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[10\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[10\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138296 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[11\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[11\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138296 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[12\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[12\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138296 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[13\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[13\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138296 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[14\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[14\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138296 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[15\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[15\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138296 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[16\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[16\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138296 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[17\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[17\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138296 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[18\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[18\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138297 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[19\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[19\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138297 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[20\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[20\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138297 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[21\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[21\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138297 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[22\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[22\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138297 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[23\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[23\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138297 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[24\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[24\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138297 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[25\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[25\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138297 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[26\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[26\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138297 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[27\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[27\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138297 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[28\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[28\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138297 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[29\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[29\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138297 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[30\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[30\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138297 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[2\]\[31\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[2\]\[31\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138297 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[0\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[0\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138297 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[1\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[1\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138298 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[2\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[2\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138298 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[3\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[3\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138298 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[4\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[4\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138298 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[5\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[5\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138298 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[6\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[6\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138298 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[7\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[7\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138298 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[8\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[8\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138298 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[9\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[9\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138299 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[10\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[10\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138299 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[11\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[11\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138299 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[12\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[12\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138299 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[13\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[13\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138299 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[14\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[14\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138299 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[15\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[15\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138299 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[16\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[16\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138299 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[17\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[17\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138299 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[18\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[18\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138299 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[19\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[19\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138299 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[20\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[20\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138300 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[21\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[21\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138300 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[22\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[22\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138300 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[23\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[23\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138300 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[24\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[24\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138300 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[25\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[25\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138300 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[26\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[26\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138300 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[27\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[27\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138300 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[28\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[28\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138300 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[29\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[29\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138300 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[30\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[30\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138300 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[3\]\[31\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[3\]\[31\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138300 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[0\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[0\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138300 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[1\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[1\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138300 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[2\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[2\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138301 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[3\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[3\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138301 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[4\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[4\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138301 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[5\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[5\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138301 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[6\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[6\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138301 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[7\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[7\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138301 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[8\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[8\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138301 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[9\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[9\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138301 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[10\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[10\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138301 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[11\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[11\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138301 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[12\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[12\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138301 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[13\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[13\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138301 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[14\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[14\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138301 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[15\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[15\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138301 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[16\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[16\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138302 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[17\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[17\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138302 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[18\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[18\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138302 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[19\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[19\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138302 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[20\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[20\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138302 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[21\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[21\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138302 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[22\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[22\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138302 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[23\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[23\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138302 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[24\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[24\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138302 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[25\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[25\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138302 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[26\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[26\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138302 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[27\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[27\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138302 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[28\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[28\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138302 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[29\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[29\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138302 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[30\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[30\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138303 "|pc|instruction_memory:jerry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_regs\[4\]\[31\] instruction_memory.sv(11) " "Inferred latch for \"ins_regs\[4\]\[31\]\" at instruction_memory.sv(11)" {  } { { "instruction_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/instruction_memory.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909138303 "|pc|instruction_memory:jerry"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:jim " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:jim\"" {  } { { "pc.sv" "jim" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pc.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636909138304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:jeremy " "Elaborating entity \"register_file\" for hierarchy \"register_file:jeremy\"" {  } { { "pc.sv" "jeremy" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pc.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636909138306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:jeff " "Elaborating entity \"alu\" for hierarchy \"alu:jeff\"" {  } { { "pc.sv" "jeff" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pc.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636909138324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 alu:jeff\|mux2:negator " "Elaborating entity \"mux2\" for hierarchy \"alu:jeff\|mux2:negator\"" {  } { { "alu.sv" "negator" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/alu.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636909138327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:jeff\|adder:addsub " "Elaborating entity \"adder\" for hierarchy \"alu:jeff\|adder:addsub\"" {  } { { "alu.sv" "addsub" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/alu.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636909138329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 alu:jeff\|mux4:selector " "Elaborating entity \"mux4\" for hierarchy \"alu:jeff\|mux4:selector\"" {  } { { "alu.sv" "selector" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/alu.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636909138331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:john " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:john\"" {  } { { "pc.sv" "john" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pc.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636909138333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_MemtoReg MUX_MemtoReg:jackson " "Elaborating entity \"MUX_MemtoReg\" for hierarchy \"MUX_MemtoReg:jackson\"" {  } { { "pc.sv" "jackson" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pc.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636909138350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:registersevenseg " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:registersevenseg\"" {  } { { "pc.sv" "registersevenseg" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/pc.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636909138353 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "register_file.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/register_file.sv" 20 -1 0 } } { "data_memory.sv" "" { Text "C:/Users/User/Documents/COLLEGE/FALL2021/DIGITAL_SYST_DESIGN/Labs/lab7/lab/data_memory.sv" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1636909141255 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1636909141255 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636909142522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636909146800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636909146800 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2703 " "Implemented 2703 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636909147112 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636909147112 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2618 " "Implemented 2618 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636909147112 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636909147112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636909147160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 11:59:07 2021 " "Processing ended: Sun Nov 14 11:59:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636909147160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636909147160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636909147160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636909147160 ""}
