git clone --depth 1 --no-tags https://github.com/timewh/ddr.git f:/verilog_sva_gh_scraper/data/full_repos/539312968
git clone --depth 1 --no-tags https://github.com/SerLippo/sl_uart_vip.git f:/verilog_sva_gh_scraper/data/full_repos/500484770
git clone --depth 1 --no-tags https://github.com/10x-Engineers/Ibex-Core-Verification-Environment.git f:/verilog_sva_gh_scraper/data/full_repos/497972332
git clone --depth 1 --no-tags https://github.com/comsec-group/cellift-opentitan.git f:/verilog_sva_gh_scraper/data/full_repos/501564685
git clone --depth 1 --no-tags https://github.com/ECE4278/lab1.git f:/verilog_sva_gh_scraper/data/full_repos/532833568
git clone --depth 1 --no-tags https://github.com/NishantSahay123/FIFO_VERFICATION_ENVIRONMENT.git f:/verilog_sva_gh_scraper/data/full_repos/520150748
git clone --depth 1 --no-tags https://github.com/knhitesh/APB_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/518417861
git clone --depth 1 --no-tags https://github.com/rubensmz/uvm-cg-driven.git f:/verilog_sva_gh_scraper/data/full_repos/502654872
git clone --depth 1 --no-tags https://github.com/ofernis/Multicycle-RISC-V-Extension-SV.git f:/verilog_sva_gh_scraper/data/full_repos/491827317
git clone --depth 1 --no-tags https://github.com/edft56/TPUv1_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/493817250
git clone --depth 1 --no-tags https://github.com/Giovoig/Aggregation-engine.git f:/verilog_sva_gh_scraper/data/full_repos/501295570
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/Idaten.git f:/verilog_sva_gh_scraper/data/full_repos/535053791
git clone --depth 1 --no-tags https://github.com/MFJI/NASBRESNET.git f:/verilog_sva_gh_scraper/data/full_repos/496629732
git clone --depth 1 --no-tags https://github.com/usman1515/100DaysOfRTL.git f:/verilog_sva_gh_scraper/data/full_repos/505702591
git clone --depth 1 --no-tags https://github.com/nbdd0121/display_controller.git f:/verilog_sva_gh_scraper/data/full_repos/500639652
git clone --depth 1 --no-tags https://github.com/Spaced-Cowboy/gowin-ddr3-phy-seq-only.git f:/verilog_sva_gh_scraper/data/full_repos/536394887
git clone --depth 1 --no-tags https://github.com/liu-hz18/Nontrivial-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/537058927
git clone --depth 1 --no-tags https://github.com/Bh0jani/4bit_UpCounter_SV_TestBench.git f:/verilog_sva_gh_scraper/data/full_repos/522967876
git clone --depth 1 --no-tags https://github.com/Hikari-HN/risc-v-five-stage-pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/532187650
git clone --depth 1 --no-tags https://github.com/jerry1249756/DCLab.git f:/verilog_sva_gh_scraper/data/full_repos/538865642
git clone --depth 1 --no-tags https://github.com/21st-centuryman/riscy_core.git f:/verilog_sva_gh_scraper/data/full_repos/509545398
git clone --depth 1 --no-tags https://github.com/zombie782/KNN_Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/538226241
git clone --depth 1 --no-tags https://github.com/dherdus/PPCU_VLSI_projekt_DH.git f:/verilog_sva_gh_scraper/data/full_repos/495830501
git clone --depth 1 --no-tags https://github.com/ACoutaux/SE204.git f:/verilog_sva_gh_scraper/data/full_repos/496579918
git clone --depth 1 --no-tags https://github.com/kenzhang82/mux.git f:/verilog_sva_gh_scraper/data/full_repos/497555538
git clone --depth 1 --no-tags https://github.com/Abdo99-alt/4_5arraymult.git f:/verilog_sva_gh_scraper/data/full_repos/499287917
git clone --depth 1 --no-tags https://github.com/wei1105/HW5.git f:/verilog_sva_gh_scraper/data/full_repos/494036623
git clone --depth 1 --no-tags https://github.com/kelhuynh/MECHTRON-3TB4-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/501717519
git clone --depth 1 --no-tags https://github.com/Pocketkid2/Edalize-Examples.git f:/verilog_sva_gh_scraper/data/full_repos/492009901
git clone --depth 1 --no-tags https://github.com/KyleKaleClark/EEE333Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/492677474
git clone --depth 1 --no-tags https://github.com/miyagi7716/hakaton_2022.git f:/verilog_sva_gh_scraper/data/full_repos/492832474
git clone --depth 1 --no-tags https://github.com/ishfaqahmed29/uvma_i2c.git f:/verilog_sva_gh_scraper/data/full_repos/520730010
git clone --depth 1 --no-tags https://github.com/DarthHyperion/Adder_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/522131974
git clone --depth 1 --no-tags https://github.com/leoschopick/pac-man.git f:/verilog_sva_gh_scraper/data/full_repos/522289982
git clone --depth 1 --no-tags https://github.com/TheDK0309/Logic_Synthesis_Project.git f:/verilog_sva_gh_scraper/data/full_repos/521601659
git clone --depth 1 --no-tags https://github.com/ArtemBReal/modified-ram-controller.git f:/verilog_sva_gh_scraper/data/full_repos/524894844
git clone --depth 1 --no-tags https://github.com/utkarshsarbahi1998/Intel_Quartus_Prime_SystemVerilog_Files.git f:/verilog_sva_gh_scraper/data/full_repos/524750677
git clone --depth 1 --no-tags https://github.com/LoesterFranco/axi_cores.git f:/verilog_sva_gh_scraper/data/full_repos/525066324
git clone --depth 1 --no-tags https://github.com/hp22-ela21/Mikrodator-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/514202687
git clone --depth 1 --no-tags https://github.com/ErikPihl/Microcontroller-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/514197941
git clone --depth 1 --no-tags https://github.com/mitshine/top-modules.git f:/verilog_sva_gh_scraper/data/full_repos/517601692
git clone --depth 1 --no-tags https://github.com/UncleZhang13/UVM_NEW_FILE.git f:/verilog_sva_gh_scraper/data/full_repos/524399784
git clone --depth 1 --no-tags https://github.com/Wishah-Naseer/SweRV_F.git f:/verilog_sva_gh_scraper/data/full_repos/523674055
git clone --depth 1 --no-tags https://github.com/pavan-raj-verification/100DaysofRTL_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/523767804
git clone --depth 1 --no-tags https://github.com/Dashtocalmdown/uvm_code.git f:/verilog_sva_gh_scraper/data/full_repos/521551943
git clone --depth 1 --no-tags https://github.com/tjt7a/ultrascan-hls.git f:/verilog_sva_gh_scraper/data/full_repos/504195883
git clone --depth 1 --no-tags https://github.com/pcornier/BasicMasterJr_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/504599147
git clone --depth 1 --no-tags https://github.com/Askartos/openPwm.git f:/verilog_sva_gh_scraper/data/full_repos/511725703
git clone --depth 1 --no-tags https://github.com/YaMsoulm/pratice.git f:/verilog_sva_gh_scraper/data/full_repos/512126317
git clone --depth 1 --no-tags https://github.com/Faisalawan11/Lab-18-Assertions.git f:/verilog_sva_gh_scraper/data/full_repos/515287433
git clone --depth 1 --no-tags https://github.com/amiteshkr63/SPI_Master_Design_System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/515097673
git clone --depth 1 --no-tags https://github.com/jigishaa2/RTL-File-generation.git f:/verilog_sva_gh_scraper/data/full_repos/512599264
git clone --depth 1 --no-tags https://github.com/JoaoJoaoVF/TP-ISL.git f:/verilog_sva_gh_scraper/data/full_repos/516062393
git clone --depth 1 --no-tags https://github.com/bismark09/repo_for_trial.git f:/verilog_sva_gh_scraper/data/full_repos/525536444
git clone --depth 1 --no-tags https://github.com/MSaqi/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/508159167
git clone --depth 1 --no-tags https://github.com/RRemixx/optimization.git f:/verilog_sva_gh_scraper/data/full_repos/507727212
git clone --depth 1 --no-tags https://github.com/pramath-haritz/simple-verilog-applications.git f:/verilog_sva_gh_scraper/data/full_repos/538587000
git clone --depth 1 --no-tags https://github.com/CynthiaLi1018/EE-469.git f:/verilog_sva_gh_scraper/data/full_repos/528146607
git clone --depth 1 --no-tags https://github.com/dirkarnez/verilog-playground.git f:/verilog_sva_gh_scraper/data/full_repos/526241657
git clone --depth 1 --no-tags https://github.com/dannydang-cp/CPE233-Computer-Design.git f:/verilog_sva_gh_scraper/data/full_repos/526338005
git clone --depth 1 --no-tags https://github.com/asahsieh/ic-design-verification.git f:/verilog_sva_gh_scraper/data/full_repos/529093995
git clone --depth 1 --no-tags https://github.com/NayaKim/naya_hpc.git f:/verilog_sva_gh_scraper/data/full_repos/531017456
git clone --depth 1 --no-tags https://github.com/shaarawy29/ALU_tb_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/529814026
git clone --depth 1 --no-tags https://github.com/Nitish1371/oops.git f:/verilog_sva_gh_scraper/data/full_repos/530640743
git clone --depth 1 --no-tags https://github.com/FluffyAlligator/ece554_miniproject.git f:/verilog_sva_gh_scraper/data/full_repos/534404022
git clone --depth 1 --no-tags https://github.com/carsonmiiller/ece352.git f:/verilog_sva_gh_scraper/data/full_repos/538756282
git clone --depth 1 --no-tags https://github.com/harithaa12/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/539028040
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/RSA_Xilinx.git f:/verilog_sva_gh_scraper/data/full_repos/540903502
git clone --depth 1 --no-tags https://github.com/allisonseigler/ece554_miniproject3.git f:/verilog_sva_gh_scraper/data/full_repos/539187027
git clone --depth 1 --no-tags https://github.com/PathakamuriNaresh/AXI_FIFO_BFM.git f:/verilog_sva_gh_scraper/data/full_repos/539925646
git clone --depth 1 --no-tags https://github.com/andersontruong/Single-Cycle-ARMv7.git f:/verilog_sva_gh_scraper/data/full_repos/536357148
git clone --depth 1 --no-tags https://github.com/ic2Atao/Switch.git f:/verilog_sva_gh_scraper/data/full_repos/529881892
git clone --depth 1 --no-tags https://github.com/prajwal0718/Layerd-TestBench-Full-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/533392476
git clone --depth 1 --no-tags https://github.com/ratnabai/01fe21mve009.git f:/verilog_sva_gh_scraper/data/full_repos/533392856
git clone --depth 1 --no-tags https://github.com/RehanEjaz/practice.git f:/verilog_sva_gh_scraper/data/full_repos/533402521
git clone --depth 1 --no-tags https://github.com/chaitraalur/01FE21MVE006.git f:/verilog_sva_gh_scraper/data/full_repos/534067825
git clone --depth 1 --no-tags https://github.com/Caoyuanzhi/ZAP_.git f:/verilog_sva_gh_scraper/data/full_repos/537676735
git clone --depth 1 --no-tags https://github.com/ECE4278/lab2.git f:/verilog_sva_gh_scraper/data/full_repos/536008188
git clone --depth 1 --no-tags https://github.com/mo-hosni/Extended-ARM.git f:/verilog_sva_gh_scraper/data/full_repos/533268840
git clone --depth 1 --no-tags https://github.com/mo-hosni/uvm_enviroment.git f:/verilog_sva_gh_scraper/data/full_repos/533266009
git clone --depth 1 --no-tags https://github.com/Raghavi9860/Design_and_Verification_of_ALU_using_System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/520166518
git clone --depth 1 --no-tags https://github.com/NRJaggers/Computer-Design-and-Assembly-Language-Programming.git f:/verilog_sva_gh_scraper/data/full_repos/517462590
git clone --depth 1 --no-tags https://github.com/NabihaTariq/Verilog_Coding.git f:/verilog_sva_gh_scraper/data/full_repos/494979189
git clone --depth 1 --no-tags https://github.com/shakirsultan/UART_Project_private.git f:/verilog_sva_gh_scraper/data/full_repos/495771420
git clone --depth 1 --no-tags https://github.com/comsec-group/cellift-pulpissimo-hdac-2018.git f:/verilog_sva_gh_scraper/data/full_repos/501577280
git clone --depth 1 --no-tags https://github.com/sharan1421/ALU_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/501638750
git clone --depth 1 --no-tags https://github.com/TatshSiow/HW3.git f:/verilog_sva_gh_scraper/data/full_repos/502250370
git clone --depth 1 --no-tags https://github.com/LyashenkoValeria/SP_MSP430.git f:/verilog_sva_gh_scraper/data/full_repos/494364773
git clone --depth 1 --no-tags https://github.com/skudlur/intel-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/514789757
git clone --depth 1 --no-tags https://github.com/Omar-Hisham/Pipelined-ARM-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/516817397
git clone --depth 1 --no-tags https://github.com/johnhof3/SHA-256-Hashing-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/519074743
git clone --depth 1 --no-tags https://github.com/ademcolak/RISC-V_PROJESI_-_BLM202.git f:/verilog_sva_gh_scraper/data/full_repos/492937218
git clone --depth 1 --no-tags https://github.com/ppurwat/Pre-Si-JTAG-Verification-Project.git f:/verilog_sva_gh_scraper/data/full_repos/507414983
git clone --depth 1 --no-tags https://github.com/a29712049/Pseudo-Random-Pattern-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/507741729
git clone --depth 1 --no-tags https://github.com/chen-ian-rong/HW-1.git f:/verilog_sva_gh_scraper/data/full_repos/507657705
git clone --depth 1 --no-tags https://github.com/RevanthNandamuri1341b0/UART-Verification-Environment.git f:/verilog_sva_gh_scraper/data/full_repos/508383793
git clone --depth 1 --no-tags https://github.com/fpgauniversity/intel_academic_day_2022.git f:/verilog_sva_gh_scraper/data/full_repos/514338241
git clone --depth 1 --no-tags https://github.com/LoesterFranco/common_cores.git f:/verilog_sva_gh_scraper/data/full_repos/525066392
git clone --depth 1 --no-tags https://github.com/alvent98/Arduino-Verilog-Alarm-System.git f:/verilog_sva_gh_scraper/data/full_repos/499592601
git clone --depth 1 --no-tags https://github.com/luke-avionics/wide_alu.git f:/verilog_sva_gh_scraper/data/full_repos/498842479
