/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [22:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [4:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [4:0] celloutsig_0_21z;
  reg [8:0] celloutsig_0_22z;
  reg [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [23:0] celloutsig_0_34z;
  wire [14:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [28:0] celloutsig_0_38z;
  wire [4:0] celloutsig_0_3z;
  wire [24:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [15:0] celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_72z = ~(celloutsig_0_37z & celloutsig_0_15z);
  assign celloutsig_0_20z = ~(celloutsig_0_19z[7] & celloutsig_0_12z);
  assign celloutsig_0_25z = ~(celloutsig_0_11z[3] & celloutsig_0_16z);
  assign celloutsig_0_28z = ~(celloutsig_0_10z & celloutsig_0_19z[8]);
  assign celloutsig_0_31z = ~(celloutsig_0_8z & celloutsig_0_17z[4]);
  assign celloutsig_1_1z = ~(in_data[163] | celloutsig_1_0z);
  assign celloutsig_0_10z = ~(celloutsig_0_2z[7] | celloutsig_0_9z[1]);
  assign celloutsig_0_37z = ~celloutsig_0_3z[0];
  assign celloutsig_0_24z = ~celloutsig_0_6z;
  assign celloutsig_0_33z = celloutsig_0_12z | ~(celloutsig_0_15z);
  assign celloutsig_0_15z = celloutsig_0_0z | ~(in_data[39]);
  assign celloutsig_0_7z = ~(in_data[47] ^ celloutsig_0_6z);
  assign celloutsig_1_6z = ~(celloutsig_1_3z[3] ^ in_data[161]);
  assign celloutsig_1_7z = { in_data[183:176], celloutsig_1_6z, celloutsig_1_2z } == { celloutsig_1_5z[1], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_9z === { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_36z = celloutsig_0_22z[5:0] && { celloutsig_0_21z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[153:143] && in_data[156:146];
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_18z } && celloutsig_1_9z[5:3];
  assign celloutsig_0_16z = { celloutsig_0_4z[3:2], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_15z } && { celloutsig_0_2z[12:6], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_0_3z = in_data[40:36] % { 1'h1, in_data[3:0] };
  assign celloutsig_1_4z = in_data[155:152] % { 1'h1, celloutsig_1_3z[3:1] };
  assign celloutsig_1_5z = celloutsig_1_3z % { 1'h1, in_data[104:102], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_2z[8:6], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_12z } % { 1'h1, in_data[90:71], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[45:33] % { 1'h1, in_data[42:32], celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_5z, celloutsig_0_28z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_20z, celloutsig_0_13z } * { celloutsig_0_19z[6:0], celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_9z };
  assign celloutsig_0_11z = { celloutsig_0_2z[8:1], celloutsig_0_8z, celloutsig_0_5z } * { in_data[90:86], celloutsig_0_3z };
  assign celloutsig_0_34z = - { celloutsig_0_14z[15:12], celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_3z };
  assign celloutsig_0_5z = & { celloutsig_0_4z[14:10], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_12z = & in_data[87:74];
  assign celloutsig_1_8z = celloutsig_1_1z & celloutsig_1_6z;
  assign celloutsig_0_1z = in_data[88] & in_data[84];
  assign celloutsig_0_13z = | { celloutsig_0_3z, in_data[17:10] };
  assign celloutsig_1_18z = ~^ { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_6z = ^ celloutsig_0_4z[14:10];
  assign celloutsig_1_14z = ^ { celloutsig_1_5z[1:0], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_27z = ^ { celloutsig_0_22z[7:2], celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_0_4z = { in_data[35:17], celloutsig_0_3z, celloutsig_0_1z } >> { in_data[27:8], celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_4z[13:5] <<< { celloutsig_0_4z[24:18], celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_38z = { celloutsig_0_34z[21:20], celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_36z, celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_33z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_27z } - { celloutsig_0_35z[9:7], celloutsig_0_34z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_1_3z = in_data[149:143] - { in_data[146:145], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_9z = { in_data[44:42], celloutsig_0_8z } - { celloutsig_0_2z[12:11], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | in_data[145]);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_71z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_71z = celloutsig_0_38z[15:0];
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 12'h000;
    else if (clkin_data[32]) celloutsig_1_9z = { celloutsig_1_3z[4], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_17z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_17z = { celloutsig_0_11z[3], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_21z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_21z = { celloutsig_0_7z, celloutsig_0_9z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_22z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_22z = celloutsig_0_19z;
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_23z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_23z = { celloutsig_0_4z[23], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_0z = ~((in_data[73] & in_data[46]) | (in_data[71] & in_data[76]));
  assign celloutsig_0_8z = ~((celloutsig_0_2z[7] & celloutsig_0_5z) | (celloutsig_0_4z[20] & celloutsig_0_2z[4]));
  assign { out_data[128], out_data[96], out_data[47:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
