<profile>

<section name = "Vivado HLS Report for 'read_data'" level="0">
<item name = "Date">Wed Apr 20 16:15:28 2022
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">dct.prj</item>
<item name = "Solution">solution7</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 8.58, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">133, 133, 133, 133, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RD_Loop_Row_RD_Loop_Col">131, 131, 6, 2, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 956, 2149</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 108</column>
<column name="Register">-, -, 395, 32</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 3, 13</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c_2_fu_188_p2">+, 0, 17, 9, 1, 4</column>
<column name="indvar_flatten_next_fu_120_p2">+, 0, 26, 12, 7, 1</column>
<column name="r_2_fu_126_p2">+, 0, 17, 9, 1, 4</column>
<column name="sum_fu_177_p2">+, 0, 23, 11, 6, 6</column>
<column name="p_demorgan_fu_262_p2">and, 0, 0, 128, 128, 128</column>
<column name="tmp_24_fu_312_p2">and, 0, 0, 128, 128, 128</column>
<column name="tmp_25_fu_318_p2">and, 0, 0, 128, 128, 128</column>
<column name="exitcond5_fu_132_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond_flatten_fu_114_p2">icmp, 0, 0, 4, 7, 8</column>
<column name="tmp_3_fu_206_p2">icmp, 0, 0, 4, 7, 7</column>
<column name="tmp_22_fu_256_p2">lshr, 0, 291, 423, 2, 128</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="buf_r_d0">or, 0, 0, 128, 128, 128</column>
<column name="tmp_8_fu_200_p2">or, 0, 0, 7, 7, 4</column>
<column name="c_mid2_fu_138_p3">select, 0, 0, 4, 1, 1</column>
<column name="r_cast4_mid2_v_fu_146_p3">select, 0, 0, 4, 1, 4</column>
<column name="tmp_11_fu_220_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_12_fu_228_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_13_fu_276_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_20_fu_301_p3">select, 0, 0, 128, 1, 128</column>
<column name="tmp_18_fu_286_p2">shl, 0, 291, 423, 128, 128</column>
<column name="tmp_21_fu_250_p2">shl, 0, 291, 423, 2, 128</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_10_fu_271_p2">xor, 0, 0, 8, 8, 7</column>
<column name="tmp_14_fu_236_p2">xor, 0, 0, 8, 8, 7</column>
<column name="tmp_23_fu_307_p2">xor, 0, 0, 128, 128, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="c_phi_fu_106_p4">9, 2, 4, 8</column>
<column name="c_reg_102">9, 2, 4, 8</column>
<column name="indvar_flatten_phi_fu_83_p4">9, 2, 7, 14</column>
<column name="indvar_flatten_reg_79">9, 2, 7, 14</column>
<column name="r_phi_fu_94_p4">9, 2, 4, 8</column>
<column name="r_reg_90">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_buf_addr_reg_355">3, 0, 3, 0</column>
<column name="buf_addr_reg_355">3, 0, 3, 0</column>
<column name="c_2_reg_370">4, 0, 4, 0</column>
<column name="c_mid2_reg_339">4, 0, 4, 0</column>
<column name="c_reg_102">4, 0, 4, 0</column>
<column name="exitcond_flatten_reg_330">1, 0, 1, 0</column>
<column name="indvar_flatten_next_reg_334">7, 0, 7, 0</column>
<column name="indvar_flatten_reg_79">7, 0, 7, 0</column>
<column name="input_load_reg_375">16, 0, 16, 0</column>
<column name="p_demorgan_reg_392">128, 0, 128, 0</column>
<column name="r_cast4_mid2_v_reg_345">4, 0, 4, 0</column>
<column name="r_reg_90">4, 0, 4, 0</column>
<column name="tmp_18_reg_398">128, 0, 128, 0</column>
<column name="tmp_2_reg_360">3, 0, 3, 0</column>
<column name="tmp_3_reg_380">1, 0, 1, 0</column>
<column name="tmp_5_reg_386">3, 0, 8, 5</column>
<column name="tmp_reg_350">3, 0, 3, 0</column>
<column name="exitcond_flatten_reg_330">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_data, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="buf_r_address0">out, 3, ap_memory, buf_r, array</column>
<column name="buf_r_ce0">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_we0">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_d0">out, 128, ap_memory, buf_r, array</column>
<column name="buf_r_q0">in, 128, ap_memory, buf_r, array</column>
</table>
</item>
</section>
</profile>
