#ifndef __CLCEC0QMD_H__
#define __CLCEC0QMD_H__

#define NVCEC0_QMDV05_00_CTA_RASTER_WIDTH                          MW(1279:1248) // aka GRID_WIDTH
#define NVCEC0_QMDV05_00_CTA_RASTER_HEIGHT                         MW(1311:1280) // aka GRID_HEIGHT
#define NVCEC0_QMDV05_00_CTA_RASTER_DEPTH                          MW(1343:1312) // aka GRID_DEPTH

#define NVCEC0_QMDV05_00_REGISTER_COUNT_V                          MW(1136:1128)
#define NVCEC0_QMDV05_00_BARRIER_COUNT                             MW(1137:1137) // ??

#define NVCEC0_QMDV05_00_QMD_MINOR_VERSION                         MW(467:464)
#define NVCEC0_QMDV05_00_QMD_MAJOR_VERSION                         MW(471:468)

#define NVCEC0_QMDV05_00_CONSTANT_BUFFER_ADDR_LOWER_SHIFTED6(i)    MW((1375+(i)*64):(1344+(i)*64))
#define NVCEC0_QMDV05_00_CONSTANT_BUFFER_ADDR_UPPER_SHIFTED6(i)    MW((1394+(i)*64):(1376+(i)*64))
#define NVCEC0_QMDV05_00_CONSTANT_BUFFER_SIZE_SHIFTED4(i)          MW((1407+(i)*64):(1395+(i)*64))

#define NVCEC0_QMDV05_00_CTA_THREAD_DIMENSION0                     MW(1103:1088)
#define NVCEC0_QMDV05_00_CTA_THREAD_DIMENSION1                     MW(1119:1104)
#define NVCEC0_QMDV05_00_CTA_THREAD_DIMENSION2                     MW(1128:1120)

#define NVCEC0_QMDV05_00_CONSTANT_BUFFER_VALID(i)                  MW((1856+(i)*4):(1856+(i)*4))
#define NVCEC0_QMDV05_00_CONSTANT_BUFFER_VALID_FALSE               0x00000000
#define NVCEC0_QMDV05_00_CONSTANT_BUFFER_VALID_TRUE                0x00000001
#define NVCEC0_QMDV05_00_CONSTANT_BUFFER_PREFETCH(i)               MW((1858+(i)*4):(1857+(i)*4))
#define NVCEC0_QMDV05_00_CONSTANT_BUFFER_PREFETCH_PREFETCH_NONE    0x00000000
#define NVCEC0_QMDV05_00_CONSTANT_BUFFER_PREFETCH_PREFETCH_PRE     0x00000001
#define NVCEC0_QMDV05_00_CONSTANT_BUFFER_PREFETCH_PREFETCH_POST    0x00000002
#define NVCEC0_QMDV05_00_CONSTANT_BUFFER_INVALIDATE(i)             MW((1859+(i)*4):(1859+(i)*4))
#define NVCEC0_QMDV05_00_CONSTANT_BUFFER_INVALIDATE_FALSE          0x00000000
#define NVCEC0_QMDV05_00_CONSTANT_BUFFER_INVALIDATE_TRUE           0x00000001

#define NVCEC0_QMDV05_00_DEPENDENCE_COUNTER                        MW(143:128) // ??
#define NVCEC0_QMDV05_00_QMD_GROUP_ID                              MW(149:144)

#define NVCEC0_QMDV05_00_PROGRAM_ADDRESS_LOWER                     MW(1055:1024)
#define NVCEC0_QMDV05_00_PROGRAM_ADDRESS_UPPER                     MW(1080:1056)

#define NVCEC0_QMDV05_00_DEPENDENT_QMD0_POINTER                    MW(415:384)
#define NVCEC0_QMDV05_00_DEPENDENT_QMD1_POINTER                    MW(447:416)

#define NVCEC0_QMDV05_00_DEPENDENT_QMD_ENABLE(i)                   MW((336+(i)*5):(336+(i)*5))
#define NVCEC0_QMDV05_00_DEPENDENT_QMD_ENABLE_FALSE                0x00000000
#define NVCEC0_QMDV05_00_DEPENDENT_QMD_ENABLE_TRUE                 0x00000001
#define NVCEC0_QMDV05_00_DEPENDENT_QMD_ACTION(i)                   MW((339+(i)*5):(337+(i)*5))
#define NVCEC0_QMDV05_00_DEPENDENT_QMD_ACTION_QMD_INCREMENT_PUT    0x00000000
#define NVCEC0_QMDV05_00_DEPENDENT_QMD_ACTION_QMD_SCHEDULE         0x00000001
#define NVCEC0_QMDV05_00_DEPENDENT_QMD_ACTION_QMD_INVALIDATE_COPY_SCHEDULE 0x00000003
#define NVCEC0_QMDV05_00_DEPENDENT_QMD_ACTION_QMD_DECREMENT_DEPENDENCE 0x00000004
#define NVCEC0_QMDV05_00_DEPENDENT_QMD_PREFETCH(i)                 MW((340+(i)*5):(340+(i)*5))
#define NVCEC0_QMDV05_00_DEPENDENT_QMD_PREFETCH_FALSE              0x00000000
#define NVCEC0_QMDV05_00_DEPENDENT_QMD_PREFETCH_TRUE               0x00000001

#define NVCEC0_QMDV05_00_DEPENDENT_QMD0_ENABLE NVCEC0_QMDV05_00_DEPENDENT_QMD_ENABLE(0)
#define NVCEC0_QMDV05_00_DEPENDENT_QMD1_ENABLE NVCEC0_QMDV05_00_DEPENDENT_QMD_ENABLE(1)

#define NVCEC0_QMDV05_00_DEPENDENT_QMD0_ACTION NVCEC0_QMDV05_00_DEPENDENT_QMD_ACTION(0)
#define NVCEC0_QMDV05_00_DEPENDENT_QMD1_ACTION NVCEC0_QMDV05_00_DEPENDENT_QMD_ACTION(1)

#define NVCEC0_QMDV05_00_DEPENDENT_QMD0_PREFETCH NVCEC0_QMDV05_00_DEPENDENT_QMD_PREFETCH(0)
#define NVCEC0_QMDV05_00_DEPENDENT_QMD1_PREFETCH NVCEC0_QMDV05_00_DEPENDENT_QMD_PREFETCH(1)

#define NVCEC0_QMDV05_00_RELEASE_ENABLE(i)                         MW((288+(i)*16):(288+(i)*16))
#define NVCEC0_QMDV05_00_RELEASE_ENABLE_FALSE                      0x00000000
#define NVCEC0_QMDV05_00_RELEASE_ENABLE_TRUE                       0x00000001
#define NVCEC0_QMDV05_00_RELEASE_STRUCTURE_SIZE(i)                 MW((290+(i)*16):(289+(i)*16))
#define NVCEC0_QMDV05_00_RELEASE_STRUCTURE_SIZE_SEMAPHORE_FOUR_WORDS 0x00000000
#define NVCEC0_QMDV05_00_RELEASE_STRUCTURE_SIZE_SEMAPHORE_ONE_WORD 0x00000001
#define NVCEC0_QMDV05_00_RELEASE_STRUCTURE_SIZE_SEMAPHORE_TWO_WORDS 0x00000002
#define NVCEC0_QMDV05_00_RELEASE_MEMBAR_TYPE(i)                    MW((291+(i)*16):(291+(i)*16))
#define NVCEC0_QMDV05_00_RELEASE_MEMBAR_TYPE_FE_NONE               0x00000000
#define NVCEC0_QMDV05_00_RELEASE_MEMBAR_TYPE_FE_SYSMEMBAR          0x00000001
#define NVCEC0_QMDV05_00_RELEASE_REDUCTION_ENABLE(i)               MW((292+(i)*16):(292+(i)*16))
#define NVCEC0_QMDV05_00_RELEASE_REDUCTION_ENABLE_FALSE            0x00000000
#define NVCEC0_QMDV05_00_RELEASE_REDUCTION_ENABLE_TRUE             0x00000001
#define NVCEC0_QMDV05_00_RELEASE_REDUCTION_OP(i)                   MW((295+(i)*16):(293+(i)*16))
#define NVCEC0_QMDV05_00_RELEASE_REDUCTION_OP_RED_ADD              0x00000000
#define NVCEC0_QMDV05_00_RELEASE_REDUCTION_OP_RED_MIN              0x00000001
#define NVCEC0_QMDV05_00_RELEASE_REDUCTION_OP_RED_MAX              0x00000002
#define NVCEC0_QMDV05_00_RELEASE_REDUCTION_OP_RED_INC              0x00000003
#define NVCEC0_QMDV05_00_RELEASE_REDUCTION_OP_RED_DEC              0x00000004
#define NVCEC0_QMDV05_00_RELEASE_REDUCTION_OP_RED_AND              0x00000005
#define NVCEC0_QMDV05_00_RELEASE_REDUCTION_OP_RED_OR               0x00000006
#define NVCEC0_QMDV05_00_RELEASE_REDUCTION_OP_RED_XOR              0x00000007
#define NVCEC0_QMDV05_00_RELEASE_REDUCTION_FORMAT(i)               MW((297+(i)*16):(296+(i)*16))
#define NVCEC0_QMDV05_00_RELEASE_REDUCTION_FORMAT_UNSIGNED         0x00000000
#define NVCEC0_QMDV05_00_RELEASE_REDUCTION_FORMAT_SIGNED           0x00000001
#define NVCEC0_QMDV05_00_RELEASE_TRAP_TYPE(i)                      MW((299+(i)*16):(298+(i)*16))
#define NVCEC0_QMDV05_00_RELEASE_TRAP_TYPE_TRAP_NONE               0x00000000
#define NVCEC0_QMDV05_00_RELEASE_TRAP_TYPE_TRAP_UNCONDITIONAL      0x00000001
#define NVCEC0_QMDV05_00_RELEASE_TRAP_TYPE_TRAP_CONDITIONAL        0x00000002
#define NVCEC0_QMDV05_00_RELEASE_TRAP_TYPE_TRAP_CONDITIONAL_EXT    0x00000003
#define NVCEC0_QMDV05_00_RELEASE_PAYLOAD64B(i)                     MW((300+(i)*16):(300+(i)*16))
#define NVCEC0_QMDV05_00_RELEASE_PAYLOAD64B_FALSE                  0x00000000
#define NVCEC0_QMDV05_00_RELEASE_PAYLOAD64B_TRUE                   0x00000001
#define NVCEC0_QMDV05_00_RELEASE_RESERVED_INFO(i)                  MW((303+(i)*16):(301+(i)*16))

#define NVCEC0_QMDV05_00_RELEASE0_ENABLE NVCEC0_QMDV05_00_RELEASE_ENABLE(0)
#define NVCEC0_QMDV05_00_RELEASE1_ENABLE NVCEC0_QMDV05_00_RELEASE_ENABLE(1)

#define NVCEC0_QMDV05_00_RELEASE0_STRUCTURE_SIZE NVCEC0_QMDV05_00_RELEASE_STRUCTURE_SIZE(0)
#define NVCEC0_QMDV05_00_RELEASE1_STRUCTURE_SIZE NVCEC0_QMDV05_00_RELEASE_STRUCTURE_SIZE(1)

#define NVCEC0_QMDV05_00_RELEASE0_MEMBAR_TYPE NVCEC0_QMDV05_00_RELEASE_MEMBAR_TYPE(0)
#define NVCEC0_QMDV05_00_RELEASE1_MEMBAR_TYPE NVCEC0_QMDV05_00_RELEASE_MEMBAR_TYPE(1)

#define NVCEC0_QMDV05_00_RELEASE0_REDUCTION_OP NVCEC0_QMDV05_00_RELEASE_REDUCTION_OP(0)
#define NVCEC0_QMDV05_00_RELEASE1_REDUCTION_OP NVCEC0_QMDV05_00_RELEASE_REDUCTION_OP(1)

#define NVCEC0_QMDV05_00_RELEASE0_REDUCTION_FORMAT NVCEC0_QMDV05_00_RELEASE_REDUCTION_FORMAT(0)
#define NVCEC0_QMDV05_00_RELEASE1_REDUCTION_FORMAT NVCEC0_QMDV05_00_RELEASE_REDUCTION_FORMAT(1)

#define NVCEC0_QMDV05_00_RELEASE0_TRAP_TYPE NVCEC0_QMDV05_00_RELEASE_TRAP_TYPE(0)
#define NVCEC0_QMDV05_00_RELEASE1_TRAP_TYPE NVCEC0_QMDV05_00_RELEASE_TRAP_TYPE(1)

#define NVCEC0_QMDV05_00_RELEASE0_PAYLOAD64B NVCEC0_QMDV05_00_RELEASE_PAYLOAD64B(0)
#define NVCEC0_QMDV05_00_RELEASE1_PAYLOAD64B NVCEC0_QMDV05_00_RELEASE_PAYLOAD64B(1)

#define NVCEC0_QMDV05_00_RELEASE0_ADDRESS_LOWER                    MW(511:480)
#define NVCEC0_QMDV05_00_RELEASE0_ADDRESS_UPPER                    MW(543:512)
#define NVCEC0_QMDV05_00_RELEASE0_PAYLOAD_LOWER                    MW(575:544)
#define NVCEC0_QMDV05_00_RELEASE0_PAYLOAD_UPPER                    MW(607:576)

#define NVCEC0_QMDV05_00_RELEASE1_ADDRESS_LOWER                    MW(799:768)
#define NVCEC0_QMDV05_00_RELEASE1_ADDRESS_UPPER                    MW(831:800)
#define NVCEC0_QMDV05_00_RELEASE1_PAYLOAD_LOWER                    MW(863:832)
#define NVCEC0_QMDV05_00_RELEASE1_PAYLOAD_UPPER                    MW(895:864)

#define NVCEC0_QMDV05_00_INVALIDATE_TEXTURE_HEADER_CACHE           MW(472:472)
#define NVCEC0_QMDV05_00_INVALIDATE_TEXTURE_HEADER_CACHE_FALSE     0x00000000
#define NVCEC0_QMDV05_00_INVALIDATE_TEXTURE_HEADER_CACHE_TRUE      0x00000001
#define NVCEC0_QMDV05_00_INVALIDATE_TEXTURE_SAMPLER_CACHE          MW(473:473)
#define NVCEC0_QMDV05_00_INVALIDATE_TEXTURE_SAMPLER_CACHE_FALSE    0x00000000
#define NVCEC0_QMDV05_00_INVALIDATE_TEXTURE_SAMPLER_CACHE_TRUE     0x00000001
#define NVCEC0_QMDV05_00_INVALIDATE_TEXTURE_DATA_CACHE             MW(474:474)
#define NVCEC0_QMDV05_00_INVALIDATE_TEXTURE_DATA_CACHE_FALSE       0x00000000
#define NVCEC0_QMDV05_00_INVALIDATE_TEXTURE_DATA_CACHE_TRUE        0x00000001
#define NVCEC0_QMDV05_00_INVALIDATE_SHADER_DATA_CACHE              MW(475:475)
#define NVCEC0_QMDV05_00_INVALIDATE_SHADER_DATA_CACHE_FALSE        0x00000000
#define NVCEC0_QMDV05_00_INVALIDATE_SHADER_DATA_CACHE_TRUE         0x00000001
#define NVCEC0_QMDV05_00_INVALIDATE_INSTRUCTION_CACHE              MW(476:476)
#define NVCEC0_QMDV05_00_INVALIDATE_INSTRUCTION_CACHE_FALSE        0x00000000
#define NVCEC0_QMDV05_00_INVALIDATE_INSTRUCTION_CACHE_TRUE         0x00000001
#define NVCEC0_QMDV05_00_INVALIDATE_SHADER_CONSTANT_CACHE          MW(477:477)
#define NVCEC0_QMDV05_00_INVALIDATE_SHADER_CONSTANT_CACHE_FALSE    0x00000000
#define NVCEC0_QMDV05_00_INVALIDATE_SHADER_CONSTANT_CACHE_TRUE     0x00000001

#define NVCEC0_QMDV05_00_PROGRAM_PREFETCH_ADDR_LOWER_SHIFTED       MW(1919:1888)
#define NVCEC0_QMDV05_00_PROGRAM_PREFETCH_ADDR_UPPER_SHIFTED       MW(1936:1920)
#define NVCEC0_QMDV05_00_PROGRAM_PREFETCH_SIZE                     MW(1945:1937)
#define NVCEC0_QMDV05_00_PROGRAM_PREFETCH_TYPE                     MW(1947:1946)
#define NVCEC0_QMDV05_00_PROGRAM_PREFETCH_TYPE_PREFETCH_LAUNCH     0x00000000
#define NVCEC0_QMDV05_00_PROGRAM_PREFETCH_TYPE_PREFTECH_POST       0x00000001

#define NVCEC0_QMDV05_00_SHARED_MEMORY_SIZE                        MW(1162:1145)
#define NVCEC0_QMDV05_00_MIN_SM_CONFIG_SHARED_MEM_SIZE             MW(1168:1163)
#define NVCEC0_QMDV05_00_MAX_SM_CONFIG_SHARED_MEM_SIZE             MW(1174:1169)
#define NVCEC0_QMDV05_00_TARGET_SM_CONFIG_SHARED_MEM_SIZE          MW(1180:1175)

// ??
#define NVCEC0_QMDV05_00_SHADER_LOCAL_MEMORY_HIGH_SIZE             MW(1213:1196)
#define NVCEC0_QMDV05_00_API_VISIBLE_CALL_LIMIT                    MW(456:456)
#define NVCEC0_QMDV05_00_API_VISIBLE_CALL_LIMIT__32                0x00000000
#define NVCEC0_QMDV05_00_API_VISIBLE_CALL_LIMIT_NO_CHECK           0x00000001
#define NVCEC0_QMDV05_00_SAMPLER_INDEX                             MW(457:457)
#define NVCEC0_QMDV05_00_SAMPLER_INDEX_INDEPENDENTLY               0x00000000
#define NVCEC0_QMDV05_00_SAMPLER_INDEX_VIA_HEADER_INDEX            0x00000001

#define NVCEC0_QMDV05_00_UNKNOWN_13                                MW(159:152) // A4
#define NVCEC0_QMDV05_00_SASS_VERSION                              MW(455:448)

#endif // #ifndef __CLCEC0QMD_H__