{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1741590324485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1741590324486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 10 15:05:24 2025 " "Processing started: Mon Mar 10 15:05:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1741590324486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1741590324486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CONCATENATION -c CONCATENATION " "Command: quartus_map --read_settings_files=on --write_settings_files=off CONCATENATION -c CONCATENATION" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1741590324486 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1741590324933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatenation.v 1 1 " "Found 1 design units, including 1 entities, in source file concatenation.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONCATENATION " "Found entity 1: CONCATENATION" {  } { { "CONCATENATION.v" "" { Text "C:/verilogDesign/hw3_6/CONCATENATION.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741590324989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741590324989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOW_NIBBLE CONCATENATION.v(16) " "Verilog HDL Implicit Net warning at CONCATENATION.v(16): created implicit net for \"LOW_NIBBLE\"" {  } { { "CONCATENATION.v" "" { Text "C:/verilogDesign/hw3_6/CONCATENATION.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741590324990 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONCATENATION " "Elaborating entity \"CONCATENATION\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1741590325024 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LOW_NIBBLE CONCATENATION.v(16) " "Verilog HDL or VHDL warning at CONCATENATION.v(16): object \"LOW_NIBBLE\" assigned a value but never read" {  } { { "CONCATENATION.v" "" { Text "C:/verilogDesign/hw3_6/CONCATENATION.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1741590325025 "|CONCATENATION"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 CONCATENATION.v(16) " "Verilog HDL assignment warning at CONCATENATION.v(16): truncated value with size 4 to match size of target (1)" {  } { { "CONCATENATION.v" "" { Text "C:/verilogDesign/hw3_6/CONCATENATION.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1741590325026 "|CONCATENATION"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LOW_BIBBLE CONCATENATION.v(9) " "Output port \"LOW_BIBBLE\" at CONCATENATION.v(9) has no driver" {  } { { "CONCATENATION.v" "" { Text "C:/verilogDesign/hw3_6/CONCATENATION.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1741590325026 "|CONCATENATION"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LOW_BIBBLE\[0\] GND " "Pin \"LOW_BIBBLE\[0\]\" is stuck at GND" {  } { { "CONCATENATION.v" "" { Text "C:/verilogDesign/hw3_6/CONCATENATION.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1741590325539 "|CONCATENATION|LOW_BIBBLE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LOW_BIBBLE\[1\] GND " "Pin \"LOW_BIBBLE\[1\]\" is stuck at GND" {  } { { "CONCATENATION.v" "" { Text "C:/verilogDesign/hw3_6/CONCATENATION.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1741590325539 "|CONCATENATION|LOW_BIBBLE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LOW_BIBBLE\[2\] GND " "Pin \"LOW_BIBBLE\[2\]\" is stuck at GND" {  } { { "CONCATENATION.v" "" { Text "C:/verilogDesign/hw3_6/CONCATENATION.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1741590325539 "|CONCATENATION|LOW_BIBBLE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LOW_BIBBLE\[3\] GND " "Pin \"LOW_BIBBLE\[3\]\" is stuck at GND" {  } { { "CONCATENATION.v" "" { Text "C:/verilogDesign/hw3_6/CONCATENATION.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1741590325539 "|CONCATENATION|LOW_BIBBLE[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1741590325539 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1741590325729 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741590325729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1741590325780 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1741590325780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1741590325780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1741590325804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 10 15:05:25 2025 " "Processing ended: Mon Mar 10 15:05:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1741590325804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1741590325804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1741590325804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1741590325804 ""}
