set ::env(PDK) {sky130A}
set ::env(STD_CELL_LIBRARY) {sky130_fd_sc_hd}
set ::env(DESIGN_NAME) {DSM}
set ::env(VERILOG_FILES) {/home/farag/open_design_environment/tools/OpenLane-2022.09.08/designs/DSM/src/Adder.v /home/farag/open_design_environment/tools/OpenLane-2022.09.08/designs/DSM/src/DSM_Full.v /home/farag/open_design_environment/tools/OpenLane-2022.09.08/designs/DSM/src/Accumulator.v /home/farag/open_design_environment/tools/OpenLane-2022.09.08/designs/DSM/src/DSM.v /home/farag/open_design_environment/tools/OpenLane-2022.09.08/designs/DSM/src/Special_Adder.v}
set ::env(CLOCK_TREE_SYNTH) {0}
set ::env(CLOCK_PERIOD) {100}
set ::env(CLOCK_PORT) {clk}
set ::env(CLOCK_NET) {clk}
set ::env(FP_CORE_UTIL) {15}
