m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/simulation/modelsim
valtdq_dqs2_acv_connect_to_hard_phy_cyclonev
Z1 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
Z2 !s110 1504623009
!i10b 1
!s100 L@LBY8?m2K81I=]<dLF[?0
IlZ_VIFj97YOKoOk[aa35C3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_sv_unit
S1
R0
Z4 w1504367022
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
L0 19
Z5 OV;L;10.4d;61
r1
!s85 0
31
Z6 !s108 1504623009.000000
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv|
!i113 1
Z7 o-sv -work soc_system
Z8 !s92 -sv -work soc_system +incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules
valtera_avalon_sc_fifo
Z9 !s110 1504623008
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
I_kgMNP>:CfBooYmMB0g7S3
R3
R0
Z10 w1504367003
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Z11 L0 21
R5
r1
!s85 0
31
Z12 !s108 1504623008.000000
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z13 o-vlog01compat -work soc_system
Z14 !s92 -vlog01compat -work soc_system +incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules
valtera_avalon_st_clock_crosser
Z15 !s110 1504623007
!i10b 1
!s100 YbU`iK^TYJ_9Hz`CZekjQ3
IWMD^_T?c>@LmI0^J<?g]k0
R3
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
Z16 L0 22
R5
r1
!s85 0
31
Z17 !s108 1504623007.000000
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v|
!i113 1
R13
R14
valtera_avalon_st_handshake_clock_crosser
R15
!i10b 1
!s100 3f<J9K;e[9FU@JKn0^PK?0
IK?MZJG4Mm[V?g9j^@TnTS0
R3
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
Z18 L0 24
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v|
!i113 1
R13
R14
valtera_mem_if_dll_cyclonev
R1
R2
!i10b 1
!s100 aaaOL_9A;3Hm]7I9Si<OC2
I8UeZO;B^d93_fN`B9j]:H0
R3
!s105 altera_mem_if_dll_cyclonev_sv_unit
S1
R0
R4
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
Z19 L0 23
R5
r1
!s85 0
31
R6
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv|
!i113 1
R7
R8
valtera_mem_if_hard_memory_controller_top_cyclonev
R1
R2
!i10b 1
!s100 PV@kBzX4E7SXn_NC4_1fM3
IX_l14HTfK^lRo73EUd2Wc2
R3
!s105 altera_mem_if_hard_memory_controller_top_cyclonev_sv_unit
S1
R0
R4
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
Z20 L0 18
R5
r1
!s85 0
31
R6
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv|
!i113 1
R7
R8
valtera_mem_if_hhp_qseq_synth_top
R15
!i10b 1
!s100 N_QfhY9G55ERAG1GzlAo@2
I3[5i6i5IKc94@coeZ5AHF3
R3
R0
R4
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
L0 15
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v|
!i113 1
R13
R14
valtera_mem_if_oct_cyclonev
R1
R2
!i10b 1
!s100 5e3:DhWE^VAJXgK9`2oOk1
ID^GNM96PP9O5LoW91JP6B2
R3
!s105 altera_mem_if_oct_cyclonev_sv_unit
S1
R0
R4
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
R19
R5
r1
!s85 0
31
R6
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv|
!i113 1
R7
R8
valtera_merlin_address_alignment
R1
R15
!i10b 1
!s100 ;A9^i^d]cR@BAQXEG>h_<3
ImlLTm=1C9HP7<hI[DJSX90
R3
!s105 altera_merlin_address_alignment_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
L0 26
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv|
!i113 1
R7
R8
valtera_merlin_arb_adder
R1
R9
!i10b 1
!s100 1Jn[a;@5nZmTN?DFKQNzj2
IRbVLVK32z8WW5_AFOHK1F3
R3
Z21 !s105 altera_merlin_arbitrator_sv_unit
S1
R0
R10
Z22 8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Z23 F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
L0 228
R5
r1
!s85 0
31
R12
Z24 !s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv|
Z25 !s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv|
!i113 1
R7
R8
valtera_merlin_arbitrator
R1
R9
!i10b 1
!s100 NQTehjm2fNQROUMUzShGa1
I`[]g;9`QgU72^;LbFA9aA3
R3
R21
S1
R0
R10
R22
R23
L0 103
R5
r1
!s85 0
31
R12
R24
R25
!i113 1
R7
R8
valtera_merlin_axi_master_ni
R1
R9
!i10b 1
!s100 3_AI>HiSXNYzWC0UYFJ8?0
II]<_f8e[?K7eXgGgno6V71
R3
!s105 altera_merlin_axi_master_ni_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
L0 27
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv|
!i113 1
R7
R8
valtera_merlin_axi_slave_ni
R1
R9
!i10b 1
!s100 ZA]0]Ej45PLaQonoRN58@1
IgZ21Vc?[f46]0bH[ZHEBI3
R3
!s105 altera_merlin_axi_slave_ni_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv
R16
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv|
!i113 1
R7
R8
valtera_merlin_burst_adapter
R1
R9
!i10b 1
!s100 OCc70X^k:B?GW6i71n`L_3
I3M;OGCiA2Tl`k:dQI`TMz3
R3
!s105 altera_merlin_burst_adapter_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
R11
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv|
!i113 1
R7
R8
valtera_merlin_burst_adapter_13_1
R1
R9
!i10b 1
!s100 iQDJAL[b9z>XeokOb35D]1
IM]<T[a<S][ifAaZ3N<zD00
R3
Z26 !s105 altera_merlin_burst_adapter_13_1_sv_unit
S1
R0
R10
Z27 8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
Z28 F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
L0 264
R5
r1
!s85 0
31
R12
Z29 !s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv|
Z30 !s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv|
!i113 1
R7
R8
valtera_merlin_burst_adapter_adder
R1
R9
!i10b 1
!s100 cJB8e]Mn>T^mE[9iEE1jk1
Id@>FocnzNeFe5_Tb?VCHI2
R3
R26
S1
R0
R10
R27
R28
L0 55
R5
r1
!s85 0
31
R12
R29
R30
!i113 1
R7
R8
valtera_merlin_burst_adapter_burstwrap_increment
R1
R9
!i10b 1
!s100 ILP^RoOQ^]Ef]XAJeF<SX0
InHc_2@2bE8L^9h5mMbA^_0
R3
R26
S1
R0
R10
R27
R28
Z31 L0 40
R5
r1
!s85 0
31
R12
R29
R30
!i113 1
R7
R8
valtera_merlin_burst_adapter_min
R1
R9
!i10b 1
!s100 5OK?oF?>S0i7IYQi<IKhS1
IJ4?C03CV6MVklfojNV1?m1
R3
R26
S1
R0
R10
R27
R28
L0 98
R5
r1
!s85 0
31
R12
R29
R30
!i113 1
R7
R8
valtera_merlin_burst_adapter_subtractor
R1
R9
!i10b 1
!s100 3nMfY`gC_:azzfSULAX8f2
I9NEJ7O3Xl9QbUObWB86Tn3
R3
R26
S1
R0
R10
R27
R28
Z32 L0 77
R5
r1
!s85 0
31
R12
R29
R30
!i113 1
R7
R8
valtera_merlin_burst_uncompressor
R1
R9
!i10b 1
!s100 f1?Rb<=9U?R9LJoHl;7>T3
IUzmo7iEGRi=S[Sh`DL[PZ0
R3
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
R31
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R7
R8
valtera_merlin_master_agent
R1
R9
!i10b 1
!s100 _CJm:YX=>U2LQKH;8=@cb0
IgmeUToiMA^;mIeFl55QMe1
R3
!s105 altera_merlin_master_agent_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_master_agent.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_master_agent.sv
L0 28
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_master_agent.sv|
!i113 1
R7
R8
valtera_merlin_master_translator
R1
R9
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
I[ITTLB51aDKCWmoIRF_mD0
R3
!s105 altera_merlin_master_translator_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_master_translator.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_master_translator.sv
L0 32
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_master_translator.sv|
!i113 1
R7
R8
valtera_merlin_slave_agent
R1
R9
!i10b 1
!s100 ePZN1d?B062J`OBb?blff3
IT4M>8XIXm`BI:bcHIW1`K2
R3
!s105 altera_merlin_slave_agent_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
L0 34
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv|
!i113 1
R7
R8
valtera_merlin_slave_translator
R1
R9
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
IIX^<KB0:>dkbL^i>Dbfe?3
R3
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
L0 35
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R7
R8
valtera_merlin_traffic_limiter
R1
R9
!i10b 1
!s100 0h4;DR_^c13j]SXILa7d?1
I]z2UA:jBl>fF4SDEVT]3Z0
R3
!s105 altera_merlin_traffic_limiter_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
L0 49
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv|
!i113 1
R7
R8
valtera_merlin_width_adapter
R1
R15
!i10b 1
!s100 QzdA5DP6CReOTH<9QzODa3
I]aBk@1^AIFN1>n>jki6K:1
R3
!s105 altera_merlin_width_adapter_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
Z33 L0 25
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv|
!i113 1
R7
R8
valtera_reset_controller
R15
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
I[dDc45>UKFVZZ`M>nMJ<l3
R3
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_reset_controller.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_reset_controller.v
L0 42
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_reset_controller.v|
!i113 1
R13
R14
valtera_reset_synchronizer
R15
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
IBl6Pa?=FM;AAc5Qfi2c8^3
R3
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_reset_synchronizer.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_reset_synchronizer.v
R18
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R13
R14
valtera_std_synchronizer_nocut
R15
!i10b 1
!s100 UNOB9RUUNC7nU`Jk08L2b3
IIe;n]j]^Ob>U3HmYba<ez0
R3
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
Z34 L0 31
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v|
!i113 1
R13
R14
vhps_sdram
R15
!i10b 1
!s100 jbW90WZhb:4iXkRi;gdi^0
IQccoY3MnAA3jmc`]LkfL22
R3
R0
R4
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram.v
L0 9
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram.v|
!i113 1
R13
R14
vhps_sdram_p0
R1
R2
!i10b 1
!s100 3K4ZXOIJYVPBVBVHdYn;j1
IC:JURC=E]2`f41G=KlfO]0
R3
!s105 hps_sdram_p0_sv_unit
S1
R0
R4
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0.sv
R20
R5
r1
!s85 0
31
R6
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0.sv|
!i113 1
R7
R8
vhps_sdram_p0_acv_hard_addr_cmd_pads
R15
!i10b 1
!s100 JDiQYD`mV<S3ZbNU2oLkD2
I5N=zW2[A5:WoGnQC7g7G;2
R3
R0
R4
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
Z35 L0 17
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v|
!i113 1
R13
R14
vhps_sdram_p0_acv_hard_io_pads
R15
!i10b 1
!s100 SfJ5bje>CFhFCXN8?j91<1
IB=l?FW`8SICPOZD^f_Nag2
R3
R0
R4
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
R35
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v|
!i113 1
R13
R14
vhps_sdram_p0_acv_hard_memphy
R15
!i10b 1
!s100 YZmZZ30=2fY45]I4U[QfM1
Ihcf``bV7=hhFO1`@XLbBD0
R3
R0
R4
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
R11
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v|
!i113 1
R13
R14
vhps_sdram_p0_acv_ldc
R15
!i10b 1
!s100 SK2LP`?Ld8_6n1Ui2PFoz1
IO>C@mAi9HYED]IJOEUlR^1
R3
R0
R4
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
R35
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v|
!i113 1
R13
R14
vhps_sdram_p0_altdqdqs
R15
!i10b 1
!s100 Xk]PjMGV;<WQjf6YEGK3:1
I9Qg8O51T5j`7QI[i]l>dI1
R3
R0
R4
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
R35
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v|
!i113 1
R13
R14
vhps_sdram_p0_clock_pair_generator
R15
!i10b 1
!s100 _R4W?Gz]?;bEWHjnK9ME`1
I3_<ZW0G`B0L6CKBmFRGN33
R3
R0
R4
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
L0 29
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v|
!i113 1
R13
R14
vhps_sdram_p0_generic_ddio
R15
!i10b 1
!s100 MEaB39e4Y6@9cRdAAXSbL3
IHbe?lKg>?Xa2?<T?hhNK40
R3
R0
R4
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
R35
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v|
!i113 1
R13
R14
vhps_sdram_pll
R1
R2
!i10b 1
!s100 Gd?V763PLXTA_B^CC?M080
IA>z6cKCj0e==7`Wo1l[>G0
R3
!s105 hps_sdram_pll_sv_unit
S1
R0
R4
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv
R33
R5
r1
!s85 0
31
R6
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv|
!i113 1
R7
R8
vsoc_system
R15
!i10b 1
!s100 `8iYdkeazOg6oF]BmShP`1
Ie;5g`;`?TV16ZJG_bZoNU3
R3
R0
w1504366999
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/soc_system.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/soc_system.v
L0 6
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/soc_system.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/soc_system.v|
!i113 1
R13
!s92 -vlog01compat -work soc_system +incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis
vsoc_system_dma_0
R15
!i10b 1
!s100 <fU95h]Raf]a?Yi6XkN`12
IagDk5RPVC2Ad^LGCUiYo[0
R3
R0
Z36 w1504367000
Z37 8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_dma_0.v
Z38 F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_dma_0.v
L0 549
R5
r1
!s85 0
31
R17
Z39 !s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_dma_0.v|
Z40 !s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_dma_0.v|
!i113 1
R13
R14
vsoc_system_dma_0_byteenables
R15
!i10b 1
!s100 0ong@GiFP63kd4id@lm:S2
Iozo1bh05OL1Md?VfJXc4Z1
R3
R0
R36
R37
R38
L0 105
R5
r1
!s85 0
31
R17
R39
R40
!i113 1
R13
R14
vsoc_system_dma_0_fifo_module
R15
!i10b 1
!s100 glPHZk=8F0GheVGE]UjDO3
I_iMkz=m^FKMkWaB3<GN0z2
R3
R0
R36
R37
R38
L0 250
R5
r1
!s85 0
31
R17
R39
R40
!i113 1
R13
R14
vsoc_system_dma_0_fifo_module_fifo_ram_module
R15
!i10b 1
!s100 j_W::_VXbIEea]Kj;4z@Y2
Ic7a`=hb8DRcMj7QkODe1T2
R3
R0
R36
R37
R38
L0 152
R5
r1
!s85 0
31
R17
R39
R40
!i113 1
R13
R14
vsoc_system_dma_0_mem_read
R15
!i10b 1
!s100 7KK:W25H29B3f^5LKfGPC0
IJF;gonMB20K[h?UTm`Hl60
R3
R0
R36
R37
R38
L0 413
R5
r1
!s85 0
31
R17
R39
R40
!i113 1
R13
R14
vsoc_system_dma_0_mem_write
R15
!i10b 1
!s100 zDKcPmk3o`<f4R798cQzW1
IRg@W;UkK?eAj4_m6J=B9K0
R3
R0
R36
R37
R38
L0 500
R5
r1
!s85 0
31
R17
R39
R40
!i113 1
R13
R14
vsoc_system_dma_0_read_data_mux
R15
!i10b 1
!s100 @FOg4zI67mmUlV^RkFn6N1
IHIK<GM@YZZAVD44GNenDV3
R3
R0
R36
R37
R38
R11
R5
r1
!s85 0
31
R17
R39
R40
!i113 1
R13
R14
vsoc_system_hps_0
R15
!i10b 1
!s100 Em8Vh?RdlHOT65J[VQiLI0
IWOR_cWTV3B7dDb6HFYkA]2
R3
R0
w1504367001
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_hps_0.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_hps_0.v
L0 9
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_hps_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_hps_0.v|
!i113 1
R13
R14
vsoc_system_hps_0_hps_io
R15
!i10b 1
!s100 TGEk5gCiFeA8YM>9jcI2G2
Im7::Wc;Nl]E<2>2FEm;jg3
R3
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
L0 9
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v|
!i113 1
R13
R14
vsoc_system_irq_mapper
R1
R15
!i10b 1
!s100 ;lbD8Pm[`WfkzYZ_Uh7EI0
IJC3Yhmg4;L5KRI;8nFT@o3
R3
!s105 soc_system_irq_mapper_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_irq_mapper.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_irq_mapper.sv
R34
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_irq_mapper.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_irq_mapper.sv|
!i113 1
R7
R8
vsoc_system_irq_mapper_001
R1
R15
!i10b 1
!s100 k`1M_Be;Fgk^n[1m<MBOT1
IfVTZE`55TzQe;:Gki0n@<0
R3
!s105 soc_system_irq_mapper_001_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv
R34
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv|
!i113 1
R7
R8
vsoc_system_jtag_uart
R15
!i10b 1
!s100 YTV?oj20TLaHAoMb0ddzm0
I7YUMjcC8XhWJbfLB?G[aZ3
R3
R0
Z41 w1504367002
Z42 8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v
Z43 F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v
L0 327
R5
r1
!s85 0
31
R17
Z44 !s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v|
Z45 !s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v|
!i113 1
R13
R14
vsoc_system_jtag_uart_scfifo_r
R15
!i10b 1
!s100 6]7=RBC1aCzMCBn6[Ba]W0
IakHI`4:^UalRc?EdRbQg92
R3
R0
R41
R42
R43
L0 240
R5
r1
!s85 0
31
R17
R44
R45
!i113 1
R13
R14
vsoc_system_jtag_uart_scfifo_w
R15
!i10b 1
!s100 b_3RTai22eDAkh4S?WKI90
I?V3009JD3]MoMfAi<L:LD2
R3
R0
R41
R42
R43
R32
R5
r1
!s85 0
31
R17
R44
R45
!i113 1
R13
R14
vsoc_system_jtag_uart_sim_scfifo_r
R15
!i10b 1
!s100 Gih<Ye0Cc<m@[>bzUnYb<2
I?d4f>@PX?Xa?@hQ@h^MCD3
R3
R0
R41
R42
R43
L0 162
R5
r1
!s85 0
31
R17
R44
R45
!i113 1
R13
R14
vsoc_system_jtag_uart_sim_scfifo_w
R15
!i10b 1
!s100 ?`PTQkIBm9?Ka3`j`ji]m3
IjLYmzk^a?nL:@c_;Q<_?<2
R3
R0
R41
R42
R43
R11
R5
r1
!s85 0
31
R17
R44
R45
!i113 1
R13
R14
vsoc_system_mm_interconnect_0
R15
!i10b 1
!s100 e9KdP@iDBg@<[]cmk?0VT3
IBYcb?_lR4T7A5>XlJo_4Z0
R3
R0
R41
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
L0 9
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v|
!i113 1
R13
R14
vsoc_system_mm_interconnect_0_avalon_st_adapter
R15
!i10b 1
!s100 4:@NGBDQz;XNzhP2BdmVW1
I5>QM@S>J:W;ZSShDz@^?`1
R3
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
L0 9
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R13
R14
vsoc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R1
R9
!i10b 1
!s100 QljGJ^Ak8Q8J=P^YlY=dY0
ImR4eB_j=Xo9e@KWROU@gF0
R3
!s105 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0_sv_unit
S1
R0
R4
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Z46 L0 66
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_0_cmd_demux
R1
R9
!i10b 1
!s100 R_P=^hY>R[F68aQ1T?VXG0
IAOHV@Db[Q5inz:OaDjkn;3
R3
!s105 soc_system_mm_interconnect_0_cmd_demux_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
Z47 L0 43
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_0_cmd_demux_002
R1
R9
!i10b 1
!s100 [Y>5RE8PV_D<36;1FHiTa2
IGe=m5<UPN_G>LI8JD[cde3
R3
!s105 soc_system_mm_interconnect_0_cmd_demux_002_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv
R47
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_0_cmd_mux
R1
R9
!i10b 1
!s100 KBaOY`Ph8F:677n6UFiQ`1
I`oceR6HiiNLoIBQdZm2XK0
R3
!s105 soc_system_mm_interconnect_0_cmd_mux_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
Z48 L0 51
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_0_router
R1
R2
!i10b 1
!s100 <dkGm;BOL=iEM;Z2:6]oJ1
IX`]6JddK<jAf<Oc8IanE01
R3
Z49 !s105 soc_system_mm_interconnect_0_router_sv_unit
S1
R0
R10
Z50 8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
Z51 F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
Z52 L0 84
R5
r1
!s85 0
31
R6
Z53 !s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv|
Z54 !s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_0_router_002
R1
R2
!i10b 1
!s100 O0B8jP08IPBEIDVPKEnYB3
II<5b?CKjnJCzS>2zDm6>Y2
R3
Z55 !s105 soc_system_mm_interconnect_0_router_002_sv_unit
S1
R0
R10
Z56 8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
Z57 F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
R52
R5
r1
!s85 0
31
R12
Z58 !s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv|
Z59 !s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_0_router_002_default_decode
R1
R2
!i10b 1
!s100 _^XSR4FX5OHOm4CR]I_P^0
I3]IP_hKzGUWBIzcKEeSo?0
R3
R55
S1
R0
R10
R56
R57
Z60 L0 45
R5
r1
!s85 0
31
R12
R58
R59
!i113 1
R7
R8
vsoc_system_mm_interconnect_0_router_003
R1
R9
!i10b 1
!s100 bQUc1mW0AF]SDdemdEbX=0
IiiI;OULUgF^TDB]cOkDC[2
R3
Z61 !s105 soc_system_mm_interconnect_0_router_003_sv_unit
S1
R0
R10
Z62 8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv
Z63 F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv
R52
R5
r1
!s85 0
31
R12
Z64 !s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv|
Z65 !s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_0_router_003_default_decode
R1
R9
!i10b 1
!s100 KDS;[jSba9RDMR<aDeFAP1
I=DiCTMQ:n13oRGWkHgi;j3
R3
R61
S1
R0
R10
R62
R63
R60
R5
r1
!s85 0
31
R12
R64
R65
!i113 1
R7
R8
vsoc_system_mm_interconnect_0_router_default_decode
R1
R2
!i10b 1
!s100 3@@S=zPSYbDGLQJ3GLJMX1
IP5NaKcOMJ3?j>mj0CmPhN2
R3
R49
S1
R0
R10
R50
R51
R60
R5
r1
!s85 0
31
R6
R53
R54
!i113 1
R7
R8
vsoc_system_mm_interconnect_0_rsp_demux
R1
R9
!i10b 1
!s100 @Io]L1T6iaQIl@>5bm>W;1
IbhL]9ifS;Za5XTWBGoQKf2
R3
!s105 soc_system_mm_interconnect_0_rsp_demux_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
R47
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_0_rsp_mux
R1
R9
!i10b 1
!s100 Xi2f:NIoBeYB[ihnTak3L0
I7ZSO4?Bd?E@PbFKbamOa03
R3
!s105 soc_system_mm_interconnect_0_rsp_mux_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
R48
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_1
R15
!i10b 1
!s100 V9hG1mZf2?;[f8e6bXK4?1
IPBkDhghV=Lh]GTbC3B=[L1
R3
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
L0 9
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v|
!i113 1
R13
R14
vsoc_system_mm_interconnect_1_avalon_st_adapter
R15
!i10b 1
!s100 KD<_[S`cDLn@b0kUB7Nl>0
IzQ[M@46IGTzEIb>OemQHT3
R3
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v
L0 9
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v|
!i113 1
R13
R14
vsoc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0
R1
R9
!i10b 1
!s100 cjQjQQL=D@^k;@FbWY8GZ3
IAV9R?iRZ[65WAX@C:m<4S2
R3
!s105 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0_sv_unit
S1
R0
R4
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
R46
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_1_cmd_demux
R1
R9
!i10b 1
!s100 N3CfY>NWgVZ68iSVBUi^>0
IY]lHK_:VPdkh<V>DmSMVo2
R3
!s105 soc_system_mm_interconnect_1_cmd_demux_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
R47
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_1_cmd_mux
R1
R9
!i10b 1
!s100 BKhmC_W6Fz0[]ZDCm;7KY0
I?BNiK9AcfEHJz_JDCBaWX1
R3
!s105 soc_system_mm_interconnect_1_cmd_mux_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
R48
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_1_router
R1
R9
!i10b 1
!s100 JW;=NB5bT@B^JSaIgINbR3
IZPLCnPeWSnPnRdAOoUdJJ0
R3
Z66 !s105 soc_system_mm_interconnect_1_router_sv_unit
S1
R0
R10
Z67 8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
Z68 F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
R52
R5
r1
!s85 0
31
R12
Z69 !s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv|
Z70 !s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_1_router_002
R1
R9
!i10b 1
!s100 ig6YMGag=EQRSa;l;d08B0
IXAO]M>Z:b:CVXal>2JPfH1
R3
Z71 !s105 soc_system_mm_interconnect_1_router_002_sv_unit
S1
R0
R10
Z72 8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
Z73 F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
R52
R5
r1
!s85 0
31
R12
Z74 !s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv|
Z75 !s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_1_router_002_default_decode
R1
R9
!i10b 1
!s100 z<5a:Wj<PaQ_ak]RO]<430
I22>L`oZDjm6mIZ<gTUQ6R1
R3
R71
S1
R0
R10
R72
R73
R60
R5
r1
!s85 0
31
R12
R74
R75
!i113 1
R7
R8
vsoc_system_mm_interconnect_1_router_default_decode
R1
R9
!i10b 1
!s100 _SkQbRMF@^U[W^G?0HZO^0
INBWSfJRTOgW3Ybi=V8B7U3
R3
R66
S1
R0
R10
R67
R68
R60
R5
r1
!s85 0
31
R12
R69
R70
!i113 1
R7
R8
vsoc_system_mm_interconnect_1_rsp_demux
R1
R9
!i10b 1
!s100 oB^2ThnoC]4W`9<3O]@e83
I^AS0JE:8XSf5dgQK_K]O^1
R3
!s105 soc_system_mm_interconnect_1_rsp_demux_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
R47
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_1_rsp_demux_001
R1
R9
!i10b 1
!s100 dK[lHCWdhVo2ne`2^0]_]3
I<_4GFBd8AZU=e_iaT^=4H0
R3
!s105 soc_system_mm_interconnect_1_rsp_demux_001_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_001.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_001.sv
R47
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_001.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_1_rsp_mux
R1
R9
!i10b 1
!s100 X[`]YnoV_BT;_1RXCdc?00
IT=9YihD?=H:k4PibdBgbA1
R3
!s105 soc_system_mm_interconnect_1_rsp_mux_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
R48
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_2
R15
!i10b 1
!s100 <<Id[^T5]>c4WHD_eKE5P3
I;z0C`:LRFnoI@DA_ZUz]Y0
R3
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v
L0 9
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v|
!i113 1
R13
R14
vsoc_system_mm_interconnect_2_cmd_demux
R1
R9
!i10b 1
!s100 RkU8MJmDDK_7]Zl<BN3ZE0
I1E3=4nOdaATfk3BVQ6haZ1
R3
!s105 soc_system_mm_interconnect_2_cmd_demux_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv
R47
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_2_cmd_mux
R1
R9
!i10b 1
!s100 e><9O`0z25RDme?b[^>`B1
ISF>VKg:28T6=m8b1[mn<P0
R3
!s105 soc_system_mm_interconnect_2_cmd_mux_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv
R48
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_2_router
R1
R9
!i10b 1
!s100 8acTDPBMaodOZW>B9^:0`0
IMM6_9D^NfbgggAcdhg0741
R3
Z76 !s105 soc_system_mm_interconnect_2_router_sv_unit
S1
R0
R10
Z77 8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv
Z78 F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv
R52
R5
r1
!s85 0
31
R12
Z79 !s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv|
Z80 !s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_2_router_001
R1
R9
!i10b 1
!s100 :bza:WYEZdo>2=n:53;:R0
I<[ha^a548a^jREHR=PGg73
R3
Z81 !s105 soc_system_mm_interconnect_2_router_001_sv_unit
S1
R0
R10
Z82 8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv
Z83 F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv
R52
R5
r1
!s85 0
31
R12
Z84 !s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv|
Z85 !s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_2_router_001_default_decode
R1
R9
!i10b 1
!s100 EN0Kfg5HaoR]@IXjcm2@71
ImTal3YzB8G]HDSNYA^P^S1
R3
R81
S1
R0
R10
R82
R83
R60
R5
r1
!s85 0
31
R12
R84
R85
!i113 1
R7
R8
vsoc_system_mm_interconnect_2_router_default_decode
R1
R9
!i10b 1
!s100 g=BYWMP;:b7RO9NB3H@c30
I5M^KT0Y<EbD71ZSlJgSOc2
R3
R76
S1
R0
R10
R77
R78
R60
R5
r1
!s85 0
31
R12
R79
R80
!i113 1
R7
R8
vsoc_system_mm_interconnect_2_rsp_demux
R1
R9
!i10b 1
!s100 T@]`AegZ4GH7WT?i8E=k02
IP;lLO]HTPGE<^3T<cNcZF2
R3
!s105 soc_system_mm_interconnect_2_rsp_demux_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv
R47
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv|
!i113 1
R7
R8
vsoc_system_mm_interconnect_2_rsp_mux
R1
R9
!i10b 1
!s100 HWKA0;gkSnghoBjS2fNU50
I]jK`F<=Z38N2lnBj62bfF0
R3
!s105 soc_system_mm_interconnect_2_rsp_mux_sv_unit
S1
R0
R10
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv
R48
R5
r1
!s85 0
31
R12
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv|
!i113 1
R7
R8
vsoc_system_pll
R15
!i10b 1
!s100 hK=@CYN=n;FRJcVlz[cF:3
Ij7bBnD:ZjUaSfQm9G]M401
R3
R0
R41
8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_pll.v
F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_pll.v
L0 2
R5
r1
!s85 0
31
R17
!s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_pll.v|
!i113 1
R13
R14
vsoc_system_sdram
R15
!i10b 1
!s100 h_`cnN@QGF8MjS0JWoK@J2
Ic>Bhd;Ja8dM8[;[m9:7Rz2
R3
R0
R41
Z86 8/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_sdram.v
Z87 F/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_sdram.v
L0 158
R5
r1
!s85 0
31
R17
Z88 !s107 /home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_sdram.v|
Z89 !s90 -reportprogress|300|-vlog01compat|-work|soc_system|+incdir+/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules|/home/hohaidang/Data/Code/SoC/DE1-SoC/DMA_2_SDRam-FPGA/Hardware/soc_system/synthesis/submodules/soc_system_sdram.v|
!i113 1
R13
R14
vsoc_system_sdram_input_efifo_module
R15
!i10b 1
!s100 PPc?eXFVPAXD[L]R`TVKY0
IRjjLanL84gAX^F0i]`mVd1
R3
R0
R41
R86
R87
R11
R5
r1
!s85 0
31
R17
R88
R89
!i113 1
R13
R14
