`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
// 
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
// 
// System configuration name is PipelinesTestModule_TopLevel, clock frequency is 1Hz, Top-level
// FSM summary
// -- Packages
module PipelinesTestModule_TopLevel (
// [BEGIN USER PORTS]
// [END USER PORTS]

	input wire  Clock,
	input wire  Reset,
	input wire  inReady,
	input wire  [7: 0] inData0,
	input wire  [7: 0] inData1,
	input wire  [7: 0] inData2,
	input wire  [7: 0] inData3,
	input wire  [7: 0] inData4,
	input wire  [7: 0] inData5,
	input wire  [7: 0] inData6,
	input wire  [7: 0] inData7,
	output wire outReady,
	output wire [15: 0] outSum
    );

// [BEGIN USER SIGNALS]
// [END USER SIGNALS]
localparam HiSignal = 1'b1;
localparam LoSignal = 1'b0;
wire  Zero = 1'b0;
wire  One = 1'b1;
wire  true = 1'b1;
wire  false = 1'b0;
wire  Inputs_inReady;
wire  [7:0] Inputs_inData0;
wire  [7:0] Inputs_inData1;
wire  [7:0] Inputs_inData2;
wire  [7:0] Inputs_inData3;
wire  [7:0] Inputs_inData4;
wire  [7:0] Inputs_inData5;
wire  [7:0] Inputs_inData6;
wire  [7:0] Inputs_inData7;
reg  Pipeline_stage0_NextState_IsS0Ready;
reg signed  [31:0] Pipeline_stage0_NextState_sum01;
reg signed  [31:0] Pipeline_stage0_NextState_sum23;
reg signed  [31:0] Pipeline_stage0_NextState_sum45;
reg signed  [31:0] Pipeline_stage0_NextState_sum67;
reg  Pipeline_stage1_NextState_IsS1Ready;
reg signed  [31:0] Pipeline_stage1_NextState_sum0123;
reg signed  [31:0] Pipeline_stage1_NextState_sum4567;
reg  Pipeline_NextState_ready;
reg  [15:0] Pipeline_NextState_sum;
wire  Pipeline_Inputs_inReady;
wire  [7:0] Pipeline_Inputs_inData0;
wire  [7:0] Pipeline_Inputs_inData1;
wire  [7:0] Pipeline_Inputs_inData2;
wire  [7:0] Pipeline_Inputs_inData3;
wire  [7:0] Pipeline_Inputs_inData4;
wire  [7:0] Pipeline_Inputs_inData5;
wire  [7:0] Pipeline_Inputs_inData6;
wire  [7:0] Pipeline_Inputs_inData7;
wire  [15:0] PipelinesTestModule_L52F27T60_Cast;
reg  Pipeline_stage0_State_IsS0Ready = 1'b0;
wire  Pipeline_stage0_State_IsS0ReadyDefault = 1'b0;
reg signed  [31:0] Pipeline_stage0_State_sum01 = 32'b00000000000000000000000000000000;
wire signed  [31:0] Pipeline_stage0_State_sum01Default = 32'b00000000000000000000000000000000;
reg signed  [31:0] Pipeline_stage0_State_sum23 = 32'b00000000000000000000000000000000;
wire signed  [31:0] Pipeline_stage0_State_sum23Default = 32'b00000000000000000000000000000000;
reg signed  [31:0] Pipeline_stage0_State_sum45 = 32'b00000000000000000000000000000000;
wire signed  [31:0] Pipeline_stage0_State_sum45Default = 32'b00000000000000000000000000000000;
reg signed  [31:0] Pipeline_stage0_State_sum67 = 32'b00000000000000000000000000000000;
wire signed  [31:0] Pipeline_stage0_State_sum67Default = 32'b00000000000000000000000000000000;
reg  Pipeline_stage1_State_IsS1Ready = 1'b0;
wire  Pipeline_stage1_State_IsS1ReadyDefault = 1'b0;
reg signed  [31:0] Pipeline_stage1_State_sum0123 = 32'b00000000000000000000000000000000;
wire signed  [31:0] Pipeline_stage1_State_sum0123Default = 32'b00000000000000000000000000000000;
reg signed  [31:0] Pipeline_stage1_State_sum4567 = 32'b00000000000000000000000000000000;
wire signed  [31:0] Pipeline_stage1_State_sum4567Default = 32'b00000000000000000000000000000000;
reg  Pipeline_State_ready = 1'b0;
wire  Pipeline_State_readyDefault = 1'b0;
reg  [15:0] Pipeline_State_sum = 16'b0000000000000000;
wire  [15:0] Pipeline_State_sumDefault = 16'b0000000000000000;
wire  [9:0] PipelinesTestModule_L40F29T54_Expr;
wire signed  [9:0] PipelinesTestModule_L40F29T54_Expr_1;
wire signed  [9:0] PipelinesTestModule_L40F29T54_Expr_2;
wire  [9:0] PipelinesTestModule_L41F29T54_Expr;
wire signed  [9:0] PipelinesTestModule_L41F29T54_Expr_1;
wire signed  [9:0] PipelinesTestModule_L41F29T54_Expr_2;
wire  [9:0] PipelinesTestModule_L42F29T54_Expr;
wire signed  [9:0] PipelinesTestModule_L42F29T54_Expr_1;
wire signed  [9:0] PipelinesTestModule_L42F29T54_Expr_2;
wire  [9:0] PipelinesTestModule_L43F29T54_Expr;
wire signed  [9:0] PipelinesTestModule_L43F29T54_Expr_1;
wire signed  [9:0] PipelinesTestModule_L43F29T54_Expr_2;
wire signed  [32:0] PipelinesTestModule_L47F31T50_Expr;
wire signed  [32:0] PipelinesTestModule_L47F31T50_Expr_1;
wire signed  [32:0] PipelinesTestModule_L47F31T50_Expr_2;
wire signed  [32:0] PipelinesTestModule_L48F31T50_Expr;
wire signed  [32:0] PipelinesTestModule_L48F31T50_Expr_1;
wire signed  [32:0] PipelinesTestModule_L48F31T50_Expr_2;
wire signed  [32:0] PipelinesTestModule_L52F36T59_Expr;
wire signed  [32:0] PipelinesTestModule_L52F36T59_Expr_1;
wire signed  [32:0] PipelinesTestModule_L52F36T59_Expr_2;
always @(posedge Clock)
begin
if ( Reset == 1 ) begin
Pipeline_stage0_State_IsS0Ready <= Pipeline_stage0_State_IsS0ReadyDefault;
Pipeline_stage0_State_sum01 <= Pipeline_stage0_State_sum01Default;
Pipeline_stage0_State_sum23 <= Pipeline_stage0_State_sum23Default;
Pipeline_stage0_State_sum45 <= Pipeline_stage0_State_sum45Default;
Pipeline_stage0_State_sum67 <= Pipeline_stage0_State_sum67Default;
Pipeline_stage1_State_IsS1Ready <= Pipeline_stage1_State_IsS1ReadyDefault;
Pipeline_stage1_State_sum0123 <= Pipeline_stage1_State_sum0123Default;
Pipeline_stage1_State_sum4567 <= Pipeline_stage1_State_sum4567Default;
Pipeline_State_ready <= Pipeline_State_readyDefault;
Pipeline_State_sum <= Pipeline_State_sumDefault;
end
else begin
Pipeline_stage0_State_IsS0Ready <= Pipeline_stage0_NextState_IsS0Ready;
Pipeline_stage0_State_sum01 <= Pipeline_stage0_NextState_sum01;
Pipeline_stage0_State_sum23 <= Pipeline_stage0_NextState_sum23;
Pipeline_stage0_State_sum45 <= Pipeline_stage0_NextState_sum45;
Pipeline_stage0_State_sum67 <= Pipeline_stage0_NextState_sum67;
Pipeline_stage1_State_IsS1Ready <= Pipeline_stage1_NextState_IsS1Ready;
Pipeline_stage1_State_sum0123 <= Pipeline_stage1_NextState_sum0123;
Pipeline_stage1_State_sum4567 <= Pipeline_stage1_NextState_sum4567;
Pipeline_State_ready <= Pipeline_NextState_ready;
Pipeline_State_sum <= Pipeline_NextState_sum;
end
end
assign PipelinesTestModule_L40F29T54_Expr = PipelinesTestModule_L40F29T54_Expr_1 + PipelinesTestModule_L40F29T54_Expr_2;
assign PipelinesTestModule_L41F29T54_Expr = PipelinesTestModule_L41F29T54_Expr_1 + PipelinesTestModule_L41F29T54_Expr_2;
assign PipelinesTestModule_L42F29T54_Expr = PipelinesTestModule_L42F29T54_Expr_1 + PipelinesTestModule_L42F29T54_Expr_2;
assign PipelinesTestModule_L43F29T54_Expr = PipelinesTestModule_L43F29T54_Expr_1 + PipelinesTestModule_L43F29T54_Expr_2;
assign PipelinesTestModule_L47F31T50_Expr = PipelinesTestModule_L47F31T50_Expr_1 + PipelinesTestModule_L47F31T50_Expr_2;
assign PipelinesTestModule_L48F31T50_Expr = PipelinesTestModule_L48F31T50_Expr_1 + PipelinesTestModule_L48F31T50_Expr_2;
assign PipelinesTestModule_L52F36T59_Expr = PipelinesTestModule_L52F36T59_Expr_1 + PipelinesTestModule_L52F36T59_Expr_2;
always @*
begin
Pipeline_stage0_NextState_IsS0Ready = Pipeline_stage0_State_IsS0Ready;
Pipeline_stage0_NextState_sum01 = Pipeline_stage0_State_sum01;
Pipeline_stage0_NextState_sum23 = Pipeline_stage0_State_sum23;
Pipeline_stage0_NextState_sum45 = Pipeline_stage0_State_sum45;
Pipeline_stage0_NextState_sum67 = Pipeline_stage0_State_sum67;
Pipeline_stage1_NextState_IsS1Ready = Pipeline_stage1_State_IsS1Ready;
Pipeline_stage1_NextState_sum0123 = Pipeline_stage1_State_sum0123;
Pipeline_stage1_NextState_sum4567 = Pipeline_stage1_State_sum4567;
Pipeline_NextState_ready = Pipeline_State_ready;
Pipeline_NextState_sum = Pipeline_State_sum;
Pipeline_stage0_NextState_IsS0Ready = Pipeline_Inputs_inReady;
Pipeline_stage0_NextState_sum01 = { {22{1'b0}}, PipelinesTestModule_L40F29T54_Expr }/*expand*/;
Pipeline_stage0_NextState_sum23 = { {22{1'b0}}, PipelinesTestModule_L41F29T54_Expr }/*expand*/;
Pipeline_stage0_NextState_sum45 = { {22{1'b0}}, PipelinesTestModule_L42F29T54_Expr }/*expand*/;
Pipeline_stage0_NextState_sum67 = { {22{1'b0}}, PipelinesTestModule_L43F29T54_Expr }/*expand*/;
Pipeline_stage1_NextState_IsS1Ready = Pipeline_stage0_State_IsS0Ready;
Pipeline_stage1_NextState_sum0123 = PipelinesTestModule_L47F31T50_Expr[31:0]/*truncate*/;
Pipeline_stage1_NextState_sum4567 = PipelinesTestModule_L48F31T50_Expr[31:0]/*truncate*/;
Pipeline_NextState_ready = Pipeline_stage1_State_IsS1Ready;
Pipeline_NextState_sum = PipelinesTestModule_L52F27T60_Cast;

end
assign PipelinesTestModule_L40F29T54_Expr_1 = { {2{1'b0}}, Pipeline_Inputs_inData0 }/*expand*/;
assign PipelinesTestModule_L40F29T54_Expr_2 = { {2{1'b0}}, Pipeline_Inputs_inData1 }/*expand*/;
assign PipelinesTestModule_L41F29T54_Expr_1 = { {2{1'b0}}, Pipeline_Inputs_inData2 }/*expand*/;
assign PipelinesTestModule_L41F29T54_Expr_2 = { {2{1'b0}}, Pipeline_Inputs_inData3 }/*expand*/;
assign PipelinesTestModule_L42F29T54_Expr_1 = { {2{1'b0}}, Pipeline_Inputs_inData4 }/*expand*/;
assign PipelinesTestModule_L42F29T54_Expr_2 = { {2{1'b0}}, Pipeline_Inputs_inData5 }/*expand*/;
assign PipelinesTestModule_L43F29T54_Expr_1 = { {2{1'b0}}, Pipeline_Inputs_inData6 }/*expand*/;
assign PipelinesTestModule_L43F29T54_Expr_2 = { {2{1'b0}}, Pipeline_Inputs_inData7 }/*expand*/;
assign PipelinesTestModule_L47F31T50_Expr_1 = { {1{Pipeline_stage0_State_sum01[31]}}, Pipeline_stage0_State_sum01 }/*expand*/;
assign PipelinesTestModule_L47F31T50_Expr_2 = { {1{Pipeline_stage0_State_sum23[31]}}, Pipeline_stage0_State_sum23 }/*expand*/;
assign PipelinesTestModule_L48F31T50_Expr_1 = { {1{Pipeline_stage0_State_sum45[31]}}, Pipeline_stage0_State_sum45 }/*expand*/;
assign PipelinesTestModule_L48F31T50_Expr_2 = { {1{Pipeline_stage0_State_sum67[31]}}, Pipeline_stage0_State_sum67 }/*expand*/;
assign PipelinesTestModule_L52F36T59_Expr_1 = { {1{Pipeline_stage1_State_sum0123[31]}}, Pipeline_stage1_State_sum0123 }/*expand*/;
assign PipelinesTestModule_L52F36T59_Expr_2 = { {1{Pipeline_stage1_State_sum4567[31]}}, Pipeline_stage1_State_sum4567 }/*expand*/;
assign Inputs_inReady = inReady;
assign Inputs_inData0 = inData0;
assign Inputs_inData1 = inData1;
assign Inputs_inData2 = inData2;
assign Inputs_inData3 = inData3;
assign Inputs_inData4 = inData4;
assign Inputs_inData5 = inData5;
assign Inputs_inData6 = inData6;
assign Inputs_inData7 = inData7;
assign PipelinesTestModule_L52F27T60_Cast = PipelinesTestModule_L52F36T59_Expr[15:0]/*truncate*/;
assign outReady = Pipeline_State_ready;
assign outSum = Pipeline_State_sum;
assign Pipeline_Inputs_inReady = Inputs_inReady;
assign Pipeline_Inputs_inData0 = Inputs_inData0;
assign Pipeline_Inputs_inData1 = Inputs_inData1;
assign Pipeline_Inputs_inData2 = Inputs_inData2;
assign Pipeline_Inputs_inData3 = Inputs_inData3;
assign Pipeline_Inputs_inData4 = Inputs_inData4;
assign Pipeline_Inputs_inData5 = Inputs_inData5;
assign Pipeline_Inputs_inData6 = Inputs_inData6;
assign Pipeline_Inputs_inData7 = Inputs_inData7;
// [BEGIN USER ARCHITECTURE]
// [END USER ARCHITECTURE]
endmodule
