// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_load_buffer_tile_c2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_output_r_AWVALID,
        m_axi_output_r_AWREADY,
        m_axi_output_r_AWADDR,
        m_axi_output_r_AWID,
        m_axi_output_r_AWLEN,
        m_axi_output_r_AWSIZE,
        m_axi_output_r_AWBURST,
        m_axi_output_r_AWLOCK,
        m_axi_output_r_AWCACHE,
        m_axi_output_r_AWPROT,
        m_axi_output_r_AWQOS,
        m_axi_output_r_AWREGION,
        m_axi_output_r_AWUSER,
        m_axi_output_r_WVALID,
        m_axi_output_r_WREADY,
        m_axi_output_r_WDATA,
        m_axi_output_r_WSTRB,
        m_axi_output_r_WLAST,
        m_axi_output_r_WID,
        m_axi_output_r_WUSER,
        m_axi_output_r_ARVALID,
        m_axi_output_r_ARREADY,
        m_axi_output_r_ARADDR,
        m_axi_output_r_ARID,
        m_axi_output_r_ARLEN,
        m_axi_output_r_ARSIZE,
        m_axi_output_r_ARBURST,
        m_axi_output_r_ARLOCK,
        m_axi_output_r_ARCACHE,
        m_axi_output_r_ARPROT,
        m_axi_output_r_ARQOS,
        m_axi_output_r_ARREGION,
        m_axi_output_r_ARUSER,
        m_axi_output_r_RVALID,
        m_axi_output_r_RREADY,
        m_axi_output_r_RDATA,
        m_axi_output_r_RLAST,
        m_axi_output_r_RID,
        m_axi_output_r_RFIFONUM,
        m_axi_output_r_RUSER,
        m_axi_output_r_RRESP,
        m_axi_output_r_BVALID,
        m_axi_output_r_BREADY,
        m_axi_output_r_BRESP,
        m_axi_output_r_BID,
        m_axi_output_r_BUSER,
        input_fm,
        m_axi_params_AWVALID,
        m_axi_params_AWREADY,
        m_axi_params_AWADDR,
        m_axi_params_AWID,
        m_axi_params_AWLEN,
        m_axi_params_AWSIZE,
        m_axi_params_AWBURST,
        m_axi_params_AWLOCK,
        m_axi_params_AWCACHE,
        m_axi_params_AWPROT,
        m_axi_params_AWQOS,
        m_axi_params_AWREGION,
        m_axi_params_AWUSER,
        m_axi_params_WVALID,
        m_axi_params_WREADY,
        m_axi_params_WDATA,
        m_axi_params_WSTRB,
        m_axi_params_WLAST,
        m_axi_params_WID,
        m_axi_params_WUSER,
        m_axi_params_ARVALID,
        m_axi_params_ARREADY,
        m_axi_params_ARADDR,
        m_axi_params_ARID,
        m_axi_params_ARLEN,
        m_axi_params_ARSIZE,
        m_axi_params_ARBURST,
        m_axi_params_ARLOCK,
        m_axi_params_ARCACHE,
        m_axi_params_ARPROT,
        m_axi_params_ARQOS,
        m_axi_params_ARREGION,
        m_axi_params_ARUSER,
        m_axi_params_RVALID,
        m_axi_params_RREADY,
        m_axi_params_RDATA,
        m_axi_params_RLAST,
        m_axi_params_RID,
        m_axi_params_RFIFONUM,
        m_axi_params_RUSER,
        m_axi_params_RRESP,
        m_axi_params_BVALID,
        m_axi_params_BREADY,
        m_axi_params_BRESP,
        m_axi_params_BID,
        m_axi_params_BUSER,
        conv2_weights,
        tx0,
        ty0,
        tn0,
        input_fm_buffer_1_address0,
        input_fm_buffer_1_ce0,
        input_fm_buffer_1_we0,
        input_fm_buffer_1_d0,
        weights_buffer_0_0_0_address0,
        weights_buffer_0_0_0_ce0,
        weights_buffer_0_0_0_we0,
        weights_buffer_0_0_0_d0,
        weights_buffer_0_0_1_address0,
        weights_buffer_0_0_1_ce0,
        weights_buffer_0_0_1_we0,
        weights_buffer_0_0_1_d0,
        weights_buffer_0_0_2_address0,
        weights_buffer_0_0_2_ce0,
        weights_buffer_0_0_2_we0,
        weights_buffer_0_0_2_d0,
        weights_buffer_0_0_3_address0,
        weights_buffer_0_0_3_ce0,
        weights_buffer_0_0_3_we0,
        weights_buffer_0_0_3_d0,
        weights_buffer_0_0_4_address0,
        weights_buffer_0_0_4_ce0,
        weights_buffer_0_0_4_we0,
        weights_buffer_0_0_4_d0,
        weights_buffer_0_0_5_address0,
        weights_buffer_0_0_5_ce0,
        weights_buffer_0_0_5_we0,
        weights_buffer_0_0_5_d0,
        weights_buffer_0_0_6_address0,
        weights_buffer_0_0_6_ce0,
        weights_buffer_0_0_6_we0,
        weights_buffer_0_0_6_d0,
        weights_buffer_0_0_7_address0,
        weights_buffer_0_0_7_ce0,
        weights_buffer_0_0_7_we0,
        weights_buffer_0_0_7_d0
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_output_r_AWVALID;
input   m_axi_output_r_AWREADY;
output  [63:0] m_axi_output_r_AWADDR;
output  [0:0] m_axi_output_r_AWID;
output  [31:0] m_axi_output_r_AWLEN;
output  [2:0] m_axi_output_r_AWSIZE;
output  [1:0] m_axi_output_r_AWBURST;
output  [1:0] m_axi_output_r_AWLOCK;
output  [3:0] m_axi_output_r_AWCACHE;
output  [2:0] m_axi_output_r_AWPROT;
output  [3:0] m_axi_output_r_AWQOS;
output  [3:0] m_axi_output_r_AWREGION;
output  [0:0] m_axi_output_r_AWUSER;
output   m_axi_output_r_WVALID;
input   m_axi_output_r_WREADY;
output  [31:0] m_axi_output_r_WDATA;
output  [3:0] m_axi_output_r_WSTRB;
output   m_axi_output_r_WLAST;
output  [0:0] m_axi_output_r_WID;
output  [0:0] m_axi_output_r_WUSER;
output   m_axi_output_r_ARVALID;
input   m_axi_output_r_ARREADY;
output  [63:0] m_axi_output_r_ARADDR;
output  [0:0] m_axi_output_r_ARID;
output  [31:0] m_axi_output_r_ARLEN;
output  [2:0] m_axi_output_r_ARSIZE;
output  [1:0] m_axi_output_r_ARBURST;
output  [1:0] m_axi_output_r_ARLOCK;
output  [3:0] m_axi_output_r_ARCACHE;
output  [2:0] m_axi_output_r_ARPROT;
output  [3:0] m_axi_output_r_ARQOS;
output  [3:0] m_axi_output_r_ARREGION;
output  [0:0] m_axi_output_r_ARUSER;
input   m_axi_output_r_RVALID;
output   m_axi_output_r_RREADY;
input  [31:0] m_axi_output_r_RDATA;
input   m_axi_output_r_RLAST;
input  [0:0] m_axi_output_r_RID;
input  [8:0] m_axi_output_r_RFIFONUM;
input  [0:0] m_axi_output_r_RUSER;
input  [1:0] m_axi_output_r_RRESP;
input   m_axi_output_r_BVALID;
output   m_axi_output_r_BREADY;
input  [1:0] m_axi_output_r_BRESP;
input  [0:0] m_axi_output_r_BID;
input  [0:0] m_axi_output_r_BUSER;
input  [63:0] input_fm;
output   m_axi_params_AWVALID;
input   m_axi_params_AWREADY;
output  [63:0] m_axi_params_AWADDR;
output  [0:0] m_axi_params_AWID;
output  [31:0] m_axi_params_AWLEN;
output  [2:0] m_axi_params_AWSIZE;
output  [1:0] m_axi_params_AWBURST;
output  [1:0] m_axi_params_AWLOCK;
output  [3:0] m_axi_params_AWCACHE;
output  [2:0] m_axi_params_AWPROT;
output  [3:0] m_axi_params_AWQOS;
output  [3:0] m_axi_params_AWREGION;
output  [0:0] m_axi_params_AWUSER;
output   m_axi_params_WVALID;
input   m_axi_params_WREADY;
output  [31:0] m_axi_params_WDATA;
output  [3:0] m_axi_params_WSTRB;
output   m_axi_params_WLAST;
output  [0:0] m_axi_params_WID;
output  [0:0] m_axi_params_WUSER;
output   m_axi_params_ARVALID;
input   m_axi_params_ARREADY;
output  [63:0] m_axi_params_ARADDR;
output  [0:0] m_axi_params_ARID;
output  [31:0] m_axi_params_ARLEN;
output  [2:0] m_axi_params_ARSIZE;
output  [1:0] m_axi_params_ARBURST;
output  [1:0] m_axi_params_ARLOCK;
output  [3:0] m_axi_params_ARCACHE;
output  [2:0] m_axi_params_ARPROT;
output  [3:0] m_axi_params_ARQOS;
output  [3:0] m_axi_params_ARREGION;
output  [0:0] m_axi_params_ARUSER;
input   m_axi_params_RVALID;
output   m_axi_params_RREADY;
input  [31:0] m_axi_params_RDATA;
input   m_axi_params_RLAST;
input  [0:0] m_axi_params_RID;
input  [8:0] m_axi_params_RFIFONUM;
input  [0:0] m_axi_params_RUSER;
input  [1:0] m_axi_params_RRESP;
input   m_axi_params_BVALID;
output   m_axi_params_BREADY;
input  [1:0] m_axi_params_BRESP;
input  [0:0] m_axi_params_BID;
input  [0:0] m_axi_params_BUSER;
input  [63:0] conv2_weights;
input  [7:0] tx0;
input  [7:0] ty0;
input  [5:0] tn0;
output  [11:0] input_fm_buffer_1_address0;
output   input_fm_buffer_1_ce0;
output   input_fm_buffer_1_we0;
output  [31:0] input_fm_buffer_1_d0;
output  [4:0] weights_buffer_0_0_0_address0;
output   weights_buffer_0_0_0_ce0;
output   weights_buffer_0_0_0_we0;
output  [31:0] weights_buffer_0_0_0_d0;
output  [4:0] weights_buffer_0_0_1_address0;
output   weights_buffer_0_0_1_ce0;
output   weights_buffer_0_0_1_we0;
output  [31:0] weights_buffer_0_0_1_d0;
output  [4:0] weights_buffer_0_0_2_address0;
output   weights_buffer_0_0_2_ce0;
output   weights_buffer_0_0_2_we0;
output  [31:0] weights_buffer_0_0_2_d0;
output  [4:0] weights_buffer_0_0_3_address0;
output   weights_buffer_0_0_3_ce0;
output   weights_buffer_0_0_3_we0;
output  [31:0] weights_buffer_0_0_3_d0;
output  [4:0] weights_buffer_0_0_4_address0;
output   weights_buffer_0_0_4_ce0;
output   weights_buffer_0_0_4_we0;
output  [31:0] weights_buffer_0_0_4_d0;
output  [4:0] weights_buffer_0_0_5_address0;
output   weights_buffer_0_0_5_ce0;
output   weights_buffer_0_0_5_we0;
output  [31:0] weights_buffer_0_0_5_d0;
output  [4:0] weights_buffer_0_0_6_address0;
output   weights_buffer_0_0_6_ce0;
output   weights_buffer_0_0_6_we0;
output  [31:0] weights_buffer_0_0_6_d0;
output  [4:0] weights_buffer_0_0_7_address0;
output   weights_buffer_0_0_7_ce0;
output   weights_buffer_0_0_7_we0;
output  [31:0] weights_buffer_0_0_7_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_output_r_ARVALID;
reg m_axi_output_r_RREADY;
reg m_axi_params_ARVALID;
reg m_axi_params_RREADY;
reg[11:0] input_fm_buffer_1_address0;
reg input_fm_buffer_1_ce0;
reg input_fm_buffer_1_we0;
reg[31:0] input_fm_buffer_1_d0;
reg[4:0] weights_buffer_0_0_0_address0;
reg weights_buffer_0_0_0_ce0;
reg weights_buffer_0_0_0_we0;
reg[31:0] weights_buffer_0_0_0_d0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire   [7:0] xClamped_fu_214_p2;
reg   [7:0] xClamped_reg_464;
wire   [7:0] xClamped_1_fu_221_p2;
reg   [7:0] xClamped_1_reg_469;
wire   [7:0] xClamped_2_fu_228_p2;
reg   [7:0] xClamped_2_reg_474;
wire   [7:0] xClamped_3_fu_235_p2;
reg   [7:0] xClamped_3_reg_479;
wire   [7:0] xClamped_4_fu_242_p2;
reg   [7:0] xClamped_4_reg_484;
wire   [7:0] xClamped_5_fu_249_p2;
reg   [7:0] xClamped_5_reg_489;
wire   [7:0] xClamped_6_fu_256_p2;
reg   [7:0] xClamped_6_reg_494;
wire   [7:0] xClamped_7_fu_263_p2;
reg   [7:0] xClamped_7_reg_499;
wire   [7:0] xClamped_8_fu_270_p2;
reg   [7:0] xClamped_8_reg_504;
wire   [7:0] xClamped_9_fu_277_p2;
reg   [7:0] xClamped_9_reg_509;
wire   [7:0] xClamped_10_fu_284_p2;
reg   [7:0] xClamped_10_reg_514;
wire   [7:0] xClamped_11_fu_291_p2;
reg   [7:0] xClamped_11_reg_519;
wire   [7:0] xClamped_12_fu_298_p2;
reg   [7:0] xClamped_12_reg_524;
wire   [7:0] xClamped_13_fu_305_p2;
reg   [7:0] xClamped_13_reg_529;
wire   [7:0] xClamped_14_fu_312_p2;
reg   [7:0] xClamped_14_reg_534;
wire   [7:0] xClamped_15_fu_319_p2;
reg   [7:0] xClamped_15_reg_539;
wire   [7:0] yClamped_fu_326_p2;
reg   [7:0] yClamped_reg_544;
wire   [7:0] yClamped_1_fu_333_p2;
reg   [7:0] yClamped_1_reg_549;
wire   [7:0] yClamped_2_fu_340_p2;
reg   [7:0] yClamped_2_reg_554;
wire   [7:0] yClamped_3_fu_347_p2;
reg   [7:0] yClamped_3_reg_559;
wire   [7:0] yClamped_4_fu_354_p2;
reg   [7:0] yClamped_4_reg_564;
wire   [7:0] yClamped_5_fu_361_p2;
reg   [7:0] yClamped_5_reg_569;
wire   [7:0] yClamped_6_fu_368_p2;
reg   [7:0] yClamped_6_reg_574;
wire   [7:0] yClamped_7_fu_375_p2;
reg   [7:0] yClamped_7_reg_579;
wire   [7:0] yClamped_8_fu_382_p2;
reg   [7:0] yClamped_8_reg_584;
wire   [7:0] yClamped_9_fu_389_p2;
reg   [7:0] yClamped_9_reg_589;
wire   [7:0] yClamped_10_fu_396_p2;
reg   [7:0] yClamped_10_reg_594;
wire   [7:0] yClamped_11_fu_403_p2;
reg   [7:0] yClamped_11_reg_599;
wire   [7:0] yClamped_12_fu_410_p2;
reg   [7:0] yClamped_12_reg_604;
wire   [7:0] yClamped_13_fu_417_p2;
reg   [7:0] yClamped_13_reg_609;
wire   [7:0] yClamped_14_fu_424_p2;
reg   [7:0] yClamped_14_reg_614;
wire   [7:0] yClamped_15_fu_431_p2;
reg   [7:0] yClamped_15_reg_619;
wire    grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start;
wire    grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_done;
wire    grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_idle;
wire    grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_ready;
wire   [11:0] grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_address0;
wire    grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_d0;
wire    grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start;
wire    grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_done;
wire    grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_idle;
wire    grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_ready;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_address0;
wire    grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_d0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_done;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_idle;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_ready;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWVALID;
wire   [63:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWADDR;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWID;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWLEN;
wire   [2:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWSIZE;
wire   [1:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWBURST;
wire   [1:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWLOCK;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWCACHE;
wire   [2:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWPROT;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWQOS;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWREGION;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWUSER;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WVALID;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WDATA;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WSTRB;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WLAST;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WID;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WUSER;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARVALID;
wire   [63:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARADDR;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARID;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARLEN;
wire   [2:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARSIZE;
wire   [1:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARBURST;
wire   [1:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARLOCK;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARCACHE;
wire   [2:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARPROT;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARQOS;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARREGION;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARUSER;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_RREADY;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_BREADY;
wire   [11:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_d0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_done;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_idle;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_ready;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWVALID;
wire   [63:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWADDR;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWID;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWLEN;
wire   [2:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWSIZE;
wire   [1:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWBURST;
wire   [1:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWLOCK;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWCACHE;
wire   [2:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWPROT;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWQOS;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWREGION;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWUSER;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WVALID;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WDATA;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WSTRB;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WLAST;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WID;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WUSER;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARVALID;
wire   [63:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARADDR;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARID;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARLEN;
wire   [2:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARSIZE;
wire   [1:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARBURST;
wire   [1:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARLOCK;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARCACHE;
wire   [2:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARPROT;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARQOS;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARREGION;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARUSER;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_RREADY;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_BREADY;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_d0;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_d0;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_d0;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_d0;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_d0;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_d0;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_d0;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_d0;
reg    grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start_reg;
reg    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start_reg;
reg    ap_block_state4_on_subcall_done;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start_reg = 1'b0;
#0 grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start_reg = 1'b0;
#0 grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start_reg = 1'b0;
#0 grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start_reg = 1'b0;
end

srcnn_load_buffer_tile_c2_Pipeline_1 grp_load_buffer_tile_c2_Pipeline_1_fu_128(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start),
    .ap_done(grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_done),
    .ap_idle(grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_idle),
    .ap_ready(grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_ready),
    .input_fm_buffer_1_address0(grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_address0),
    .input_fm_buffer_1_ce0(grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_ce0),
    .input_fm_buffer_1_we0(grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_we0),
    .input_fm_buffer_1_d0(grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_d0)
);

srcnn_load_buffer_tile_c2_Pipeline_2 grp_load_buffer_tile_c2_Pipeline_2_fu_134(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start),
    .ap_done(grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_done),
    .ap_idle(grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_idle),
    .ap_ready(grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_ready),
    .weights_buffer_0_0_0_address0(grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_address0),
    .weights_buffer_0_0_0_ce0(grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_ce0),
    .weights_buffer_0_0_0_we0(grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_we0),
    .weights_buffer_0_0_0_d0(grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_d0)
);

srcnn_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start),
    .ap_done(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_done),
    .ap_idle(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_idle),
    .ap_ready(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_ready),
    .tn0(tn0),
    .input_fm(input_fm),
    .ty0(ty0),
    .tx0(tx0),
    .m_axi_output_r_AWVALID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWVALID),
    .m_axi_output_r_AWREADY(1'b0),
    .m_axi_output_r_AWADDR(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWADDR),
    .m_axi_output_r_AWID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWID),
    .m_axi_output_r_AWLEN(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWLEN),
    .m_axi_output_r_AWSIZE(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWSIZE),
    .m_axi_output_r_AWBURST(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWBURST),
    .m_axi_output_r_AWLOCK(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWLOCK),
    .m_axi_output_r_AWCACHE(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWCACHE),
    .m_axi_output_r_AWPROT(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWPROT),
    .m_axi_output_r_AWQOS(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWQOS),
    .m_axi_output_r_AWREGION(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWREGION),
    .m_axi_output_r_AWUSER(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWUSER),
    .m_axi_output_r_WVALID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WVALID),
    .m_axi_output_r_WREADY(1'b0),
    .m_axi_output_r_WDATA(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WDATA),
    .m_axi_output_r_WSTRB(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WSTRB),
    .m_axi_output_r_WLAST(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WLAST),
    .m_axi_output_r_WID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WID),
    .m_axi_output_r_WUSER(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WUSER),
    .m_axi_output_r_ARVALID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARVALID),
    .m_axi_output_r_ARREADY(m_axi_output_r_ARREADY),
    .m_axi_output_r_ARADDR(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARADDR),
    .m_axi_output_r_ARID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARID),
    .m_axi_output_r_ARLEN(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARLEN),
    .m_axi_output_r_ARSIZE(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARSIZE),
    .m_axi_output_r_ARBURST(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARBURST),
    .m_axi_output_r_ARLOCK(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARLOCK),
    .m_axi_output_r_ARCACHE(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARCACHE),
    .m_axi_output_r_ARPROT(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARPROT),
    .m_axi_output_r_ARQOS(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARQOS),
    .m_axi_output_r_ARREGION(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARREGION),
    .m_axi_output_r_ARUSER(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARUSER),
    .m_axi_output_r_RVALID(m_axi_output_r_RVALID),
    .m_axi_output_r_RREADY(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_RREADY),
    .m_axi_output_r_RDATA(m_axi_output_r_RDATA),
    .m_axi_output_r_RLAST(m_axi_output_r_RLAST),
    .m_axi_output_r_RID(m_axi_output_r_RID),
    .m_axi_output_r_RFIFONUM(m_axi_output_r_RFIFONUM),
    .m_axi_output_r_RUSER(m_axi_output_r_RUSER),
    .m_axi_output_r_RRESP(m_axi_output_r_RRESP),
    .m_axi_output_r_BVALID(1'b0),
    .m_axi_output_r_BREADY(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_BREADY),
    .m_axi_output_r_BRESP(2'd0),
    .m_axi_output_r_BID(1'd0),
    .m_axi_output_r_BUSER(1'd0),
    .xClamped(xClamped_reg_464),
    .xClamped_1(xClamped_1_reg_469),
    .xClamped_2(xClamped_2_reg_474),
    .xClamped_3(xClamped_3_reg_479),
    .xClamped_4(xClamped_4_reg_484),
    .xClamped_5(xClamped_5_reg_489),
    .xClamped_6(xClamped_6_reg_494),
    .xClamped_7(xClamped_7_reg_499),
    .xClamped_8(xClamped_8_reg_504),
    .xClamped_9(xClamped_9_reg_509),
    .xClamped_10(xClamped_10_reg_514),
    .xClamped_11(xClamped_11_reg_519),
    .xClamped_12(xClamped_12_reg_524),
    .xClamped_13(xClamped_13_reg_529),
    .xClamped_14(xClamped_14_reg_534),
    .xClamped_15(xClamped_15_reg_539),
    .yClamped(yClamped_reg_544),
    .yClamped_1(yClamped_1_reg_549),
    .yClamped_2(yClamped_2_reg_554),
    .yClamped_3(yClamped_3_reg_559),
    .yClamped_4(yClamped_4_reg_564),
    .yClamped_5(yClamped_5_reg_569),
    .yClamped_6(yClamped_6_reg_574),
    .yClamped_7(yClamped_7_reg_579),
    .yClamped_8(yClamped_8_reg_584),
    .yClamped_9(yClamped_9_reg_589),
    .yClamped_10(yClamped_10_reg_594),
    .yClamped_11(yClamped_11_reg_599),
    .yClamped_12(yClamped_12_reg_604),
    .yClamped_13(yClamped_13_reg_609),
    .yClamped_14(yClamped_14_reg_614),
    .yClamped_15(yClamped_15_reg_619),
    .input_fm_buffer_1_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_address0),
    .input_fm_buffer_1_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_ce0),
    .input_fm_buffer_1_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_we0),
    .input_fm_buffer_1_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_d0)
);

srcnn_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start),
    .ap_done(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_done),
    .ap_idle(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_idle),
    .ap_ready(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_ready),
    .m_axi_params_AWVALID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWVALID),
    .m_axi_params_AWREADY(1'b0),
    .m_axi_params_AWADDR(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWADDR),
    .m_axi_params_AWID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWID),
    .m_axi_params_AWLEN(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWLEN),
    .m_axi_params_AWSIZE(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWSIZE),
    .m_axi_params_AWBURST(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWBURST),
    .m_axi_params_AWLOCK(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWLOCK),
    .m_axi_params_AWCACHE(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWCACHE),
    .m_axi_params_AWPROT(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWPROT),
    .m_axi_params_AWQOS(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWQOS),
    .m_axi_params_AWREGION(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWREGION),
    .m_axi_params_AWUSER(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWUSER),
    .m_axi_params_WVALID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WVALID),
    .m_axi_params_WREADY(1'b0),
    .m_axi_params_WDATA(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WDATA),
    .m_axi_params_WSTRB(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WSTRB),
    .m_axi_params_WLAST(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WLAST),
    .m_axi_params_WID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WID),
    .m_axi_params_WUSER(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WUSER),
    .m_axi_params_ARVALID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARVALID),
    .m_axi_params_ARREADY(m_axi_params_ARREADY),
    .m_axi_params_ARADDR(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARADDR),
    .m_axi_params_ARID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARID),
    .m_axi_params_ARLEN(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARLEN),
    .m_axi_params_ARSIZE(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARSIZE),
    .m_axi_params_ARBURST(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARBURST),
    .m_axi_params_ARLOCK(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARLOCK),
    .m_axi_params_ARCACHE(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARCACHE),
    .m_axi_params_ARPROT(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARPROT),
    .m_axi_params_ARQOS(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARQOS),
    .m_axi_params_ARREGION(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARREGION),
    .m_axi_params_ARUSER(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARUSER),
    .m_axi_params_RVALID(m_axi_params_RVALID),
    .m_axi_params_RREADY(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_RREADY),
    .m_axi_params_RDATA(m_axi_params_RDATA),
    .m_axi_params_RLAST(m_axi_params_RLAST),
    .m_axi_params_RID(m_axi_params_RID),
    .m_axi_params_RFIFONUM(m_axi_params_RFIFONUM),
    .m_axi_params_RUSER(m_axi_params_RUSER),
    .m_axi_params_RRESP(m_axi_params_RRESP),
    .m_axi_params_BVALID(1'b0),
    .m_axi_params_BREADY(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_BREADY),
    .m_axi_params_BRESP(2'd0),
    .m_axi_params_BID(1'd0),
    .m_axi_params_BUSER(1'd0),
    .tn0(tn0),
    .conv2_weights(conv2_weights),
    .weights_buffer_0_0_0_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_address0),
    .weights_buffer_0_0_0_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_ce0),
    .weights_buffer_0_0_0_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_we0),
    .weights_buffer_0_0_0_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_d0),
    .weights_buffer_0_0_1_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_address0),
    .weights_buffer_0_0_1_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_ce0),
    .weights_buffer_0_0_1_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_we0),
    .weights_buffer_0_0_1_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_d0),
    .weights_buffer_0_0_2_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_address0),
    .weights_buffer_0_0_2_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_ce0),
    .weights_buffer_0_0_2_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_we0),
    .weights_buffer_0_0_2_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_d0),
    .weights_buffer_0_0_3_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_address0),
    .weights_buffer_0_0_3_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_ce0),
    .weights_buffer_0_0_3_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_we0),
    .weights_buffer_0_0_3_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_d0),
    .weights_buffer_0_0_4_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_address0),
    .weights_buffer_0_0_4_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_ce0),
    .weights_buffer_0_0_4_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_we0),
    .weights_buffer_0_0_4_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_d0),
    .weights_buffer_0_0_5_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_address0),
    .weights_buffer_0_0_5_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_ce0),
    .weights_buffer_0_0_5_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_we0),
    .weights_buffer_0_0_5_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_d0),
    .weights_buffer_0_0_6_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_address0),
    .weights_buffer_0_0_6_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_ce0),
    .weights_buffer_0_0_6_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_we0),
    .weights_buffer_0_0_6_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_d0),
    .weights_buffer_0_0_7_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_address0),
    .weights_buffer_0_0_7_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_ce0),
    .weights_buffer_0_0_7_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_we0),
    .weights_buffer_0_0_7_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start_reg <= 1'b1;
        end else if ((grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_ready == 1'b1)) begin
            grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start_reg <= 1'b1;
        end else if ((grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_ready == 1'b1)) begin
            grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start_reg <= 1'b1;
        end else if ((grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_ready == 1'b1)) begin
            grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start_reg <= 1'b1;
        end else if ((grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_ready == 1'b1)) begin
            grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xClamped_10_reg_514 <= xClamped_10_fu_284_p2;
        xClamped_11_reg_519 <= xClamped_11_fu_291_p2;
        xClamped_12_reg_524 <= xClamped_12_fu_298_p2;
        xClamped_13_reg_529 <= xClamped_13_fu_305_p2;
        xClamped_14_reg_534 <= xClamped_14_fu_312_p2;
        xClamped_15_reg_539 <= xClamped_15_fu_319_p2;
        xClamped_1_reg_469 <= xClamped_1_fu_221_p2;
        xClamped_2_reg_474 <= xClamped_2_fu_228_p2;
        xClamped_3_reg_479 <= xClamped_3_fu_235_p2;
        xClamped_4_reg_484 <= xClamped_4_fu_242_p2;
        xClamped_5_reg_489 <= xClamped_5_fu_249_p2;
        xClamped_6_reg_494 <= xClamped_6_fu_256_p2;
        xClamped_7_reg_499 <= xClamped_7_fu_263_p2;
        xClamped_8_reg_504 <= xClamped_8_fu_270_p2;
        xClamped_9_reg_509 <= xClamped_9_fu_277_p2;
        xClamped_reg_464 <= xClamped_fu_214_p2;
        yClamped_10_reg_594 <= yClamped_10_fu_396_p2;
        yClamped_11_reg_599 <= yClamped_11_fu_403_p2;
        yClamped_12_reg_604 <= yClamped_12_fu_410_p2;
        yClamped_13_reg_609 <= yClamped_13_fu_417_p2;
        yClamped_14_reg_614 <= yClamped_14_fu_424_p2;
        yClamped_15_reg_619 <= yClamped_15_fu_431_p2;
        yClamped_1_reg_549 <= yClamped_1_fu_333_p2;
        yClamped_2_reg_554 <= yClamped_2_fu_340_p2;
        yClamped_3_reg_559 <= yClamped_3_fu_347_p2;
        yClamped_4_reg_564 <= yClamped_4_fu_354_p2;
        yClamped_5_reg_569 <= yClamped_5_fu_361_p2;
        yClamped_6_reg_574 <= yClamped_6_fu_368_p2;
        yClamped_7_reg_579 <= yClamped_7_fu_375_p2;
        yClamped_8_reg_584 <= yClamped_8_fu_382_p2;
        yClamped_9_reg_589 <= yClamped_9_fu_389_p2;
        yClamped_reg_544 <= yClamped_fu_326_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_fm_buffer_1_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_fm_buffer_1_address0 = grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_address0;
    end else begin
        input_fm_buffer_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_fm_buffer_1_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_fm_buffer_1_ce0 = grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_ce0;
    end else begin
        input_fm_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_fm_buffer_1_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_fm_buffer_1_d0 = grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_d0;
    end else begin
        input_fm_buffer_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_fm_buffer_1_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_fm_buffer_1_we0 = grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_we0;
    end else begin
        input_fm_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_output_r_ARVALID = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARVALID;
    end else begin
        m_axi_output_r_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_output_r_RREADY = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_RREADY;
    end else begin
        m_axi_output_r_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_params_ARVALID = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARVALID;
    end else begin
        m_axi_params_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_params_RREADY = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_RREADY;
    end else begin
        m_axi_params_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weights_buffer_0_0_0_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        weights_buffer_0_0_0_address0 = grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_address0;
    end else begin
        weights_buffer_0_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weights_buffer_0_0_0_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        weights_buffer_0_0_0_ce0 = grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_ce0;
    end else begin
        weights_buffer_0_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weights_buffer_0_0_0_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        weights_buffer_0_0_0_d0 = grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_d0;
    end else begin
        weights_buffer_0_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weights_buffer_0_0_0_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        weights_buffer_0_0_0_we0 = grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_we0;
    end else begin
        weights_buffer_0_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_done == 1'b0) | (grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_done == 1'b0) | (grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_done == 1'b0));
end

assign grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start = grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start_reg;

assign grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start = grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start_reg;

assign grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start_reg;

assign grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start_reg;

assign m_axi_output_r_ARADDR = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARADDR;

assign m_axi_output_r_ARBURST = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARBURST;

assign m_axi_output_r_ARCACHE = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARCACHE;

assign m_axi_output_r_ARID = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARID;

assign m_axi_output_r_ARLEN = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARLEN;

assign m_axi_output_r_ARLOCK = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARLOCK;

assign m_axi_output_r_ARPROT = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARPROT;

assign m_axi_output_r_ARQOS = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARQOS;

assign m_axi_output_r_ARREGION = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARREGION;

assign m_axi_output_r_ARSIZE = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARSIZE;

assign m_axi_output_r_ARUSER = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARUSER;

assign m_axi_output_r_AWADDR = 64'd0;

assign m_axi_output_r_AWBURST = 2'd0;

assign m_axi_output_r_AWCACHE = 4'd0;

assign m_axi_output_r_AWID = 1'd0;

assign m_axi_output_r_AWLEN = 32'd0;

assign m_axi_output_r_AWLOCK = 2'd0;

assign m_axi_output_r_AWPROT = 3'd0;

assign m_axi_output_r_AWQOS = 4'd0;

assign m_axi_output_r_AWREGION = 4'd0;

assign m_axi_output_r_AWSIZE = 3'd0;

assign m_axi_output_r_AWUSER = 1'd0;

assign m_axi_output_r_AWVALID = 1'b0;

assign m_axi_output_r_BREADY = 1'b0;

assign m_axi_output_r_WDATA = 32'd0;

assign m_axi_output_r_WID = 1'd0;

assign m_axi_output_r_WLAST = 1'b0;

assign m_axi_output_r_WSTRB = 4'd0;

assign m_axi_output_r_WUSER = 1'd0;

assign m_axi_output_r_WVALID = 1'b0;

assign m_axi_params_ARADDR = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARADDR;

assign m_axi_params_ARBURST = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARBURST;

assign m_axi_params_ARCACHE = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARCACHE;

assign m_axi_params_ARID = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARID;

assign m_axi_params_ARLEN = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARLEN;

assign m_axi_params_ARLOCK = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARLOCK;

assign m_axi_params_ARPROT = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARPROT;

assign m_axi_params_ARQOS = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARQOS;

assign m_axi_params_ARREGION = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARREGION;

assign m_axi_params_ARSIZE = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARSIZE;

assign m_axi_params_ARUSER = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARUSER;

assign m_axi_params_AWADDR = 64'd0;

assign m_axi_params_AWBURST = 2'd0;

assign m_axi_params_AWCACHE = 4'd0;

assign m_axi_params_AWID = 1'd0;

assign m_axi_params_AWLEN = 32'd0;

assign m_axi_params_AWLOCK = 2'd0;

assign m_axi_params_AWPROT = 3'd0;

assign m_axi_params_AWQOS = 4'd0;

assign m_axi_params_AWREGION = 4'd0;

assign m_axi_params_AWSIZE = 3'd0;

assign m_axi_params_AWUSER = 1'd0;

assign m_axi_params_AWVALID = 1'b0;

assign m_axi_params_BREADY = 1'b0;

assign m_axi_params_WDATA = 32'd0;

assign m_axi_params_WID = 1'd0;

assign m_axi_params_WLAST = 1'b0;

assign m_axi_params_WSTRB = 4'd0;

assign m_axi_params_WUSER = 1'd0;

assign m_axi_params_WVALID = 1'b0;

assign weights_buffer_0_0_1_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_address0;

assign weights_buffer_0_0_1_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_ce0;

assign weights_buffer_0_0_1_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_d0;

assign weights_buffer_0_0_1_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_we0;

assign weights_buffer_0_0_2_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_address0;

assign weights_buffer_0_0_2_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_ce0;

assign weights_buffer_0_0_2_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_d0;

assign weights_buffer_0_0_2_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_we0;

assign weights_buffer_0_0_3_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_address0;

assign weights_buffer_0_0_3_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_ce0;

assign weights_buffer_0_0_3_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_d0;

assign weights_buffer_0_0_3_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_we0;

assign weights_buffer_0_0_4_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_address0;

assign weights_buffer_0_0_4_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_ce0;

assign weights_buffer_0_0_4_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_d0;

assign weights_buffer_0_0_4_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_we0;

assign weights_buffer_0_0_5_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_address0;

assign weights_buffer_0_0_5_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_ce0;

assign weights_buffer_0_0_5_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_d0;

assign weights_buffer_0_0_5_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_we0;

assign weights_buffer_0_0_6_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_address0;

assign weights_buffer_0_0_6_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_ce0;

assign weights_buffer_0_0_6_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_d0;

assign weights_buffer_0_0_6_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_we0;

assign weights_buffer_0_0_7_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_address0;

assign weights_buffer_0_0_7_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_ce0;

assign weights_buffer_0_0_7_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_d0;

assign weights_buffer_0_0_7_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_we0;

assign xClamped_10_fu_284_p2 = (tx0 + 8'd11);

assign xClamped_11_fu_291_p2 = (tx0 + 8'd12);

assign xClamped_12_fu_298_p2 = (tx0 + 8'd13);

assign xClamped_13_fu_305_p2 = (tx0 + 8'd14);

assign xClamped_14_fu_312_p2 = (tx0 + 8'd15);

assign xClamped_15_fu_319_p2 = (tx0 + 8'd16);

assign xClamped_1_fu_221_p2 = (tx0 + 8'd2);

assign xClamped_2_fu_228_p2 = (tx0 + 8'd3);

assign xClamped_3_fu_235_p2 = (tx0 + 8'd4);

assign xClamped_4_fu_242_p2 = (tx0 + 8'd5);

assign xClamped_5_fu_249_p2 = (tx0 + 8'd6);

assign xClamped_6_fu_256_p2 = (tx0 + 8'd7);

assign xClamped_7_fu_263_p2 = (tx0 + 8'd8);

assign xClamped_8_fu_270_p2 = (tx0 + 8'd9);

assign xClamped_9_fu_277_p2 = (tx0 + 8'd10);

assign xClamped_fu_214_p2 = (tx0 + 8'd1);

assign yClamped_10_fu_396_p2 = (ty0 + 8'd11);

assign yClamped_11_fu_403_p2 = (ty0 + 8'd12);

assign yClamped_12_fu_410_p2 = (ty0 + 8'd13);

assign yClamped_13_fu_417_p2 = (ty0 + 8'd14);

assign yClamped_14_fu_424_p2 = (ty0 + 8'd15);

assign yClamped_15_fu_431_p2 = (ty0 + 8'd16);

assign yClamped_1_fu_333_p2 = (ty0 + 8'd2);

assign yClamped_2_fu_340_p2 = (ty0 + 8'd3);

assign yClamped_3_fu_347_p2 = (ty0 + 8'd4);

assign yClamped_4_fu_354_p2 = (ty0 + 8'd5);

assign yClamped_5_fu_361_p2 = (ty0 + 8'd6);

assign yClamped_6_fu_368_p2 = (ty0 + 8'd7);

assign yClamped_7_fu_375_p2 = (ty0 + 8'd8);

assign yClamped_8_fu_382_p2 = (ty0 + 8'd9);

assign yClamped_9_fu_389_p2 = (ty0 + 8'd10);

assign yClamped_fu_326_p2 = (ty0 + 8'd1);

endmodule //srcnn_load_buffer_tile_c2
