1-Bit Register Design
=====================

```
Inputs: in, load;
Outputs: out;

Parts:
  mux MUX.
  dff DFF;

Wires:
  load -> mux.sel,
  dff.out -> mux.in1,
  in -> mux.in2,

  mux.out -> dff.in,
  dff.out -> out;
```
