VCU128	xps:xsg	hw_sys	VCU128:xcvu37p
VCU128	xps:xsg	clk_src	sys_clk
VCU128	xps:xsg	clk_rate	100
VCU128	xps:xsg	use_microblaze	on
VCU128	xps:xsg	sample_period	1
VCU128	xps:xsg	synthesis_tool	XST
rst	xps:sw_reg	io_dir	From\_Processor
rst	xps:sw_reg	io_delay	0
rst	xps:sw_reg	init_val	0
rst	xps:sw_reg	sample_period	1
rst	xps:sw_reg	names	reg
rst	xps:sw_reg	bitwidths	32
rst	xps:sw_reg	bin_pts	0
rst	xps:sw_reg	arith_types	0
rst	xps:sw_reg	sim_port	on
rst	xps:sw_reg	show_format	on
VCU128	xps:xsg	hw_sys	VCU128:xcvu37p
VCU128	xps:xsg	clk_src	sys_clk
VCU128	xps:xsg	clk_rate	100
VCU128	xps:xsg	use_microblaze	on
VCU128	xps:xsg	sample_period	1
VCU128	xps:xsg	synthesis_tool	XST
77777	77777	tags	xps:sw_reg,xps:xsg
77777	77777	system	test_vcu128
77777	77777	builddate	14-Jul-2019\_20:47:19
77777	77777	ans	python\_/home/hpw1/amit/mlib_devel/jasper_library/exec_flow.py\_-m\_/home/hpw1/amit/mlib_devel/test_vcu128.slx\_--middleware\_--backend\_--software
77777	77777	xlSgRoot	/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/lib/lnx64.o/matlab/sysgen.mexa64
