#ChipScope Core Inserter Project File Version 3.0
#Thu Nov 05 16:29:47 EET 2015
Project.device.designInputFile=/home/barthess/projects/xilinx/mnu/root_cs.ngc
Project.device.designOutputFile=/home/barthess/projects/xilinx/mnu/root_cs.ngc
Project.device.deviceFamily=18
Project.device.enableRPMs=true
Project.device.outputDirectory=/home/barthess/projects/xilinx/mnu/_ngo
Project.device.useSRL16=true
Project.filter.dimension=14
Project.filter<0>=*pwm_cn*
Project.filter<10>=*cmd_*
Project.filter<11>=*wire*
Project.filter<12>=*wire_pwm*
Project.filter<13>=*BRAM*
Project.filter<1>=
Project.filter<2>=*bram_a*
Project.filter<3>=*txdata*
Project.filter<4>=*pwm_en*
Project.filter<5>=*txda*
Project.filter<6>=*ram_to_pwm*
Project.filter<7>=*pwm_*
Project.filter<8>=*txus*
Project.filter<9>=*cmd_a*
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=mnu_sp6_top/txusrclk8_23
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataChannel<0>=mnu_sp6_top/ram_to_pwm_2/bram_a_i<0>
Project.unit<0>.dataChannel<10>=mnu_sp6_top/ram_to_pwm_2/state[2]_X_18_o_Mux_21_o
Project.unit<0>.dataChannel<11>=N100
Project.unit<0>.dataChannel<12>=mnu_sp6_top/ram_to_pwm_2/state[2]_X_18_o_wide_mux_19_OUT<1>
Project.unit<0>.dataChannel<13>=mnu_sp6_top/ram_to_pwm_2/state[2]_X_18_o_wide_mux_19_OUT<2>
Project.unit<0>.dataChannel<14>=mnu_sp6_top/post_rx_mnu_2/PWM_EN_OUT
Project.unit<0>.dataChannel<15>=mnu_sp6_top/ram_to_pwm_2/BRAM_EN
Project.unit<0>.dataChannel<16>=mnu_sp6_top/ram_to_pwm_2/BRAM_WE
Project.unit<0>.dataChannel<17>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<0>
Project.unit<0>.dataChannel<18>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<1>
Project.unit<0>.dataChannel<19>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<2>
Project.unit<0>.dataChannel<1>=mnu_sp6_top/ram_to_pwm_2/bram_a_i<1>
Project.unit<0>.dataChannel<20>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<3>
Project.unit<0>.dataChannel<21>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<4>
Project.unit<0>.dataChannel<22>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<5>
Project.unit<0>.dataChannel<23>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<6>
Project.unit<0>.dataChannel<24>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<7>
Project.unit<0>.dataChannel<25>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<8>
Project.unit<0>.dataChannel<26>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<9>
Project.unit<0>.dataChannel<27>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<10>
Project.unit<0>.dataChannel<28>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<11>
Project.unit<0>.dataChannel<29>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<12>
Project.unit<0>.dataChannel<2>=mnu_sp6_top/ram_to_pwm_2/bram_a_i<2>
Project.unit<0>.dataChannel<30>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<13>
Project.unit<0>.dataChannel<31>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<14>
Project.unit<0>.dataChannel<32>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<15>
Project.unit<0>.dataChannel<33>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<0>
Project.unit<0>.dataChannel<34>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<1>
Project.unit<0>.dataChannel<35>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<2>
Project.unit<0>.dataChannel<36>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<3>
Project.unit<0>.dataChannel<37>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<4>
Project.unit<0>.dataChannel<38>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<5>
Project.unit<0>.dataChannel<39>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<6>
Project.unit<0>.dataChannel<3>=mnu_sp6_top/ram_to_pwm_2/bram_a_i<3>
Project.unit<0>.dataChannel<40>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<7>
Project.unit<0>.dataChannel<41>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<8>
Project.unit<0>.dataChannel<42>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<9>
Project.unit<0>.dataChannel<43>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<10>
Project.unit<0>.dataChannel<44>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<11>
Project.unit<0>.dataChannel<45>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<12>
Project.unit<0>.dataChannel<46>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<13>
Project.unit<0>.dataChannel<47>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<14>
Project.unit<0>.dataChannel<48>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<15>
Project.unit<0>.dataChannel<49>=mnu_sp6_top/pre_tx_mnu_2/GTP_TXDATA<0>
Project.unit<0>.dataChannel<4>=mnu_sp6_top/ram_to_pwm_2/bram_a_i<4>
Project.unit<0>.dataChannel<50>=mnu_sp6_top/pre_tx_mnu_2/GTP_TXDATA<1>
Project.unit<0>.dataChannel<51>=mnu_sp6_top/pre_tx_mnu_2/GTP_TXDATA<2>
Project.unit<0>.dataChannel<52>=mnu_sp6_top/pre_tx_mnu_2/GTP_TXDATA<3>
Project.unit<0>.dataChannel<53>=mnu_sp6_top/pre_tx_mnu_2/GTP_TXDATA<4>
Project.unit<0>.dataChannel<54>=mnu_sp6_top/pre_tx_mnu_2/GTP_TXDATA<5>
Project.unit<0>.dataChannel<55>=mnu_sp6_top/pre_tx_mnu_2/GTP_TXDATA<6>
Project.unit<0>.dataChannel<56>=mnu_sp6_top/pre_tx_mnu_2/GTP_TXDATA<7>
Project.unit<0>.dataChannel<5>=mnu_sp6_top/ram_to_pwm_2/bram_a_i<5>
Project.unit<0>.dataChannel<6>=mnu_sp6_top/ram_to_pwm_2/bram_a_i<6>
Project.unit<0>.dataChannel<7>=mnu_sp6_top/ram_to_pwm_2/bram_a_i<7>
Project.unit<0>.dataChannel<8>=mnu_sp6_top/ram_to_pwm_2/bram_a_i<8>
Project.unit<0>.dataChannel<9>=mnu_sp6_top/ram_to_pwm_2/state[2]_X_18_o_Mux_20_o
Project.unit<0>.dataDepth=4096
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=57
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=false
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=mnu_sp6_top/ram_to_pwm_2/pwm_cnt<0>
Project.unit<0>.triggerChannel<0><1>=mnu_sp6_top/ram_to_pwm_2/bram_a_i<1>
Project.unit<0>.triggerChannel<0><2>=mnu_sp6_top/ram_to_pwm_2/bram_a_i<2>
Project.unit<0>.triggerChannel<0><3>=mnu_sp6_top/ram_to_pwm_2/bram_a_i<3>
Project.unit<0>.triggerChannel<0><4>=mnu_sp6_top/ram_to_pwm_2/bram_a_i<4>
Project.unit<0>.triggerChannel<0><5>=mnu_sp6_top/ram_to_pwm_2/bram_a_i<5>
Project.unit<0>.triggerChannel<0><6>=mnu_sp6_top/ram_to_pwm_2/bram_a_i<6>
Project.unit<0>.triggerChannel<0><7>=mnu_sp6_top/ram_to_pwm_2/bram_a_i<7>
Project.unit<0>.triggerChannel<0><8>=mnu_sp6_top/ram_to_pwm_2/bram_a_i<8>
Project.unit<0>.triggerChannel<1><0>=mnu_sp6_top/ram_to_pwm_2/state[2]_X_18_o_Mux_20_o
Project.unit<0>.triggerChannel<1><1>=mnu_sp6_top/ram_to_pwm_2/pwm_cnt<3>
Project.unit<0>.triggerChannel<1><2>=N100
Project.unit<0>.triggerChannel<1><3>=mnu_sp6_top/ram_to_pwm_2/state[2]_X_18_o_wide_mux_19_OUT<1>
Project.unit<0>.triggerChannel<1><4>=mnu_sp6_top/ram_to_pwm_2/state[2]_X_18_o_wide_mux_19_OUT<2>
Project.unit<0>.triggerChannel<1><5>=mnu_sp6_top/post_rx_mnu_2/PWM_EN_OUT
Project.unit<0>.triggerChannel<1><6>=mnu_sp6_top/ram_to_pwm_2/BRAM_EN
Project.unit<0>.triggerChannel<1><7>=mnu_sp6_top/ram_to_pwm_2/BRAM_WE
Project.unit<0>.triggerChannel<2><0>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<0>
Project.unit<0>.triggerChannel<2><10>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<10>
Project.unit<0>.triggerChannel<2><11>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<11>
Project.unit<0>.triggerChannel<2><12>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<12>
Project.unit<0>.triggerChannel<2><13>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<13>
Project.unit<0>.triggerChannel<2><14>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<14>
Project.unit<0>.triggerChannel<2><15>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<15>
Project.unit<0>.triggerChannel<2><1>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<1>
Project.unit<0>.triggerChannel<2><2>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<2>
Project.unit<0>.triggerChannel<2><3>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<3>
Project.unit<0>.triggerChannel<2><4>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<4>
Project.unit<0>.triggerChannel<2><5>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<5>
Project.unit<0>.triggerChannel<2><6>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<6>
Project.unit<0>.triggerChannel<2><7>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<7>
Project.unit<0>.triggerChannel<2><8>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<8>
Project.unit<0>.triggerChannel<2><9>=mnu_sp6_top/ram_to_pwm_2/BRAM_DI<9>
Project.unit<0>.triggerChannel<3><0>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<0>
Project.unit<0>.triggerChannel<3><10>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<10>
Project.unit<0>.triggerChannel<3><11>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<11>
Project.unit<0>.triggerChannel<3><12>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<12>
Project.unit<0>.triggerChannel<3><13>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<13>
Project.unit<0>.triggerChannel<3><14>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<14>
Project.unit<0>.triggerChannel<3><15>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<15>
Project.unit<0>.triggerChannel<3><1>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<1>
Project.unit<0>.triggerChannel<3><2>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<2>
Project.unit<0>.triggerChannel<3><3>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<3>
Project.unit<0>.triggerChannel<3><4>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<4>
Project.unit<0>.triggerChannel<3><5>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<5>
Project.unit<0>.triggerChannel<3><6>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<6>
Project.unit<0>.triggerChannel<3><7>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<7>
Project.unit<0>.triggerChannel<3><8>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<8>
Project.unit<0>.triggerChannel<3><9>=mnu_sp6_top/ram_to_pwm_2/PWM_DATA_OUT<9>
Project.unit<0>.triggerChannel<4><0>=mnu_sp6_top/pre_tx_mnu_2/GTP_TXDATA<0>
Project.unit<0>.triggerChannel<4><1>=mnu_sp6_top/pre_tx_mnu_2/GTP_TXDATA<1>
Project.unit<0>.triggerChannel<4><2>=mnu_sp6_top/pre_tx_mnu_2/GTP_TXDATA<2>
Project.unit<0>.triggerChannel<4><3>=mnu_sp6_top/pre_tx_mnu_2/GTP_TXDATA<3>
Project.unit<0>.triggerChannel<4><4>=mnu_sp6_top/pre_tx_mnu_2/GTP_TXDATA<4>
Project.unit<0>.triggerChannel<4><5>=mnu_sp6_top/pre_tx_mnu_2/GTP_TXDATA<5>
Project.unit<0>.triggerChannel<4><6>=mnu_sp6_top/pre_tx_mnu_2/GTP_TXDATA<6>
Project.unit<0>.triggerChannel<4><7>=mnu_sp6_top/pre_tx_mnu_2/GTP_TXDATA<7>
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCount<1>=1
Project.unit<0>.triggerMatchCount<2>=1
Project.unit<0>.triggerMatchCount<3>=1
Project.unit<0>.triggerMatchCount<4>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchCountWidth<1><0>=0
Project.unit<0>.triggerMatchCountWidth<2><0>=0
Project.unit<0>.triggerMatchCountWidth<3><0>=0
Project.unit<0>.triggerMatchCountWidth<4><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerMatchType<1><0>=1
Project.unit<0>.triggerMatchType<2><0>=1
Project.unit<0>.triggerMatchType<3><0>=1
Project.unit<0>.triggerMatchType<4><0>=1
Project.unit<0>.triggerPortCount=5
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortIsData<1>=true
Project.unit<0>.triggerPortIsData<2>=true
Project.unit<0>.triggerPortIsData<3>=true
Project.unit<0>.triggerPortIsData<4>=true
Project.unit<0>.triggerPortWidth<0>=9
Project.unit<0>.triggerPortWidth<1>=8
Project.unit<0>.triggerPortWidth<2>=16
Project.unit<0>.triggerPortWidth<3>=16
Project.unit<0>.triggerPortWidth<4>=8
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
