// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _correlateTop_HH_
#define _correlateTop_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "correlator.h"
#include "shiftPhaseClass.h"

namespace ap_rtl {

struct correlateTop : public sc_module {
    // Port declarations 11
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > i_data_TDATA;
    sc_in< sc_logic > i_data_TVALID;
    sc_out< sc_logic > i_data_TREADY;
    sc_in< sc_lv<1> > i_data_TLAST;
    sc_out< sc_lv<32> > o_data_TDATA;
    sc_out< sc_logic > o_data_TVALID;
    sc_in< sc_logic > o_data_TREADY;
    sc_out< sc_lv<1> > o_data_TLAST;
    sc_in< sc_lv<1> > start_V;


    // Module declarations
    correlateTop(sc_module_name name);
    SC_HAS_PROCESS(correlateTop);

    ~correlateTop();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    correlator* grp_correlator_fu_602;
    shiftPhaseClass* StgValue_27_shiftPhaseClass_fu_1119;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > i_data_data_V_0_data_out;
    sc_signal< sc_logic > i_data_data_V_0_vld_in;
    sc_signal< sc_logic > i_data_data_V_0_vld_out;
    sc_signal< sc_logic > i_data_data_V_0_ack_in;
    sc_signal< sc_logic > i_data_data_V_0_ack_out;
    sc_signal< sc_lv<32> > i_data_data_V_0_payload_A;
    sc_signal< sc_lv<32> > i_data_data_V_0_payload_B;
    sc_signal< sc_logic > i_data_data_V_0_sel_rd;
    sc_signal< sc_logic > i_data_data_V_0_sel_wr;
    sc_signal< sc_logic > i_data_data_V_0_sel;
    sc_signal< sc_logic > i_data_data_V_0_load_A;
    sc_signal< sc_logic > i_data_data_V_0_load_B;
    sc_signal< sc_lv<2> > i_data_data_V_0_state;
    sc_signal< sc_logic > i_data_data_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > i_data_last_V_0_data_out;
    sc_signal< sc_logic > i_data_last_V_0_vld_in;
    sc_signal< sc_logic > i_data_last_V_0_vld_out;
    sc_signal< sc_logic > i_data_last_V_0_ack_in;
    sc_signal< sc_logic > i_data_last_V_0_ack_out;
    sc_signal< sc_lv<1> > i_data_last_V_0_payload_A;
    sc_signal< sc_lv<1> > i_data_last_V_0_payload_B;
    sc_signal< sc_logic > i_data_last_V_0_sel_rd;
    sc_signal< sc_logic > i_data_last_V_0_sel_wr;
    sc_signal< sc_logic > i_data_last_V_0_sel;
    sc_signal< sc_logic > i_data_last_V_0_load_A;
    sc_signal< sc_logic > i_data_last_V_0_load_B;
    sc_signal< sc_lv<2> > i_data_last_V_0_state;
    sc_signal< sc_logic > i_data_last_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > o_data_data_V_1_data_out;
    sc_signal< sc_logic > o_data_data_V_1_vld_in;
    sc_signal< sc_logic > o_data_data_V_1_vld_out;
    sc_signal< sc_logic > o_data_data_V_1_ack_in;
    sc_signal< sc_logic > o_data_data_V_1_ack_out;
    sc_signal< sc_lv<32> > o_data_data_V_1_payload_A;
    sc_signal< sc_lv<32> > o_data_data_V_1_payload_B;
    sc_signal< sc_logic > o_data_data_V_1_sel_rd;
    sc_signal< sc_logic > o_data_data_V_1_sel_wr;
    sc_signal< sc_logic > o_data_data_V_1_sel;
    sc_signal< sc_logic > o_data_data_V_1_load_A;
    sc_signal< sc_logic > o_data_data_V_1_load_B;
    sc_signal< sc_lv<2> > o_data_data_V_1_state;
    sc_signal< sc_logic > o_data_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > o_data_last_V_1_data_out;
    sc_signal< sc_logic > o_data_last_V_1_vld_in;
    sc_signal< sc_logic > o_data_last_V_1_vld_out;
    sc_signal< sc_logic > o_data_last_V_1_ack_in;
    sc_signal< sc_logic > o_data_last_V_1_ack_out;
    sc_signal< sc_lv<1> > o_data_last_V_1_payload_A;
    sc_signal< sc_lv<1> > o_data_last_V_1_payload_B;
    sc_signal< sc_logic > o_data_last_V_1_sel_rd;
    sc_signal< sc_logic > o_data_last_V_1_sel_wr;
    sc_signal< sc_logic > o_data_last_V_1_sel;
    sc_signal< sc_logic > o_data_last_V_1_load_A;
    sc_signal< sc_logic > o_data_last_V_1_load_B;
    sc_signal< sc_lv<2> > o_data_last_V_1_state;
    sc_signal< sc_logic > o_data_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > currentState;
    sc_signal< sc_lv<4> > phaseClass_V;
    sc_signal< sc_lv<32> > loadCount_V;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_14;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_15;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_13;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_12;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_11;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_10;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_9;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_8;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_7;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_6;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_5;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_4;
    sc_signal< sc_lv<21> > cor_phaseClass0_V_3;
    sc_signal< sc_lv<21> > cor_phaseClass0_V_2;
    sc_signal< sc_lv<21> > cor_phaseClass0_V_1;
    sc_signal< sc_lv<21> > cor_phaseClass0_V_0;
    sc_signal< sc_lv<32> > cor_phaseClass1_V_14;
    sc_signal< sc_lv<32> > cor_phaseClass1_V_15;
    sc_signal< sc_lv<32> > cor_phaseClass1_V_13;
    sc_signal< sc_lv<32> > cor_phaseClass1_V_12;
    sc_signal< sc_lv<32> > cor_phaseClass1_V_11;
    sc_signal< sc_lv<32> > cor_phaseClass1_V_10;
    sc_signal< sc_lv<32> > cor_phaseClass1_V_9;
    sc_signal< sc_lv<32> > cor_phaseClass1_V_8;
    sc_signal< sc_lv<32> > cor_phaseClass1_V_7;
    sc_signal< sc_lv<32> > cor_phaseClass1_V_6;
    sc_signal< sc_lv<32> > cor_phaseClass1_V_5;
    sc_signal< sc_lv<32> > cor_phaseClass1_V_4;
    sc_signal< sc_lv<21> > cor_phaseClass1_V_3;
    sc_signal< sc_lv<21> > cor_phaseClass1_V_2;
    sc_signal< sc_lv<21> > cor_phaseClass1_V_1;
    sc_signal< sc_lv<21> > cor_phaseClass1_V_0;
    sc_signal< sc_lv<32> > cor_phaseClass2_V_14;
    sc_signal< sc_lv<32> > cor_phaseClass2_V_15;
    sc_signal< sc_lv<32> > cor_phaseClass2_V_13;
    sc_signal< sc_lv<32> > cor_phaseClass2_V_12;
    sc_signal< sc_lv<32> > cor_phaseClass2_V_11;
    sc_signal< sc_lv<32> > cor_phaseClass2_V_10;
    sc_signal< sc_lv<32> > cor_phaseClass2_V_9;
    sc_signal< sc_lv<32> > cor_phaseClass2_V_8;
    sc_signal< sc_lv<32> > cor_phaseClass2_V_7;
    sc_signal< sc_lv<32> > cor_phaseClass2_V_6;
    sc_signal< sc_lv<32> > cor_phaseClass2_V_5;
    sc_signal< sc_lv<32> > cor_phaseClass2_V_4;
    sc_signal< sc_lv<21> > cor_phaseClass2_V_3;
    sc_signal< sc_lv<21> > cor_phaseClass2_V_2;
    sc_signal< sc_lv<21> > cor_phaseClass2_V_1;
    sc_signal< sc_lv<21> > cor_phaseClass2_V_0;
    sc_signal< sc_lv<32> > cor_phaseClass3_V_14;
    sc_signal< sc_lv<32> > cor_phaseClass3_V_15;
    sc_signal< sc_lv<32> > cor_phaseClass3_V_13;
    sc_signal< sc_lv<32> > cor_phaseClass3_V_12;
    sc_signal< sc_lv<32> > cor_phaseClass3_V_11;
    sc_signal< sc_lv<32> > cor_phaseClass3_V_10;
    sc_signal< sc_lv<32> > cor_phaseClass3_V_9;
    sc_signal< sc_lv<32> > cor_phaseClass3_V_8;
    sc_signal< sc_lv<32> > cor_phaseClass3_V_7;
    sc_signal< sc_lv<32> > cor_phaseClass3_V_6;
    sc_signal< sc_lv<32> > cor_phaseClass3_V_5;
    sc_signal< sc_lv<32> > cor_phaseClass3_V_4;
    sc_signal< sc_lv<21> > cor_phaseClass3_V_3;
    sc_signal< sc_lv<21> > cor_phaseClass3_V_2;
    sc_signal< sc_lv<21> > cor_phaseClass3_V_1;
    sc_signal< sc_lv<21> > cor_phaseClass3_V_0;
    sc_signal< sc_lv<32> > cor_phaseClass4_V_14;
    sc_signal< sc_lv<32> > cor_phaseClass4_V_15;
    sc_signal< sc_lv<32> > cor_phaseClass4_V_13;
    sc_signal< sc_lv<32> > cor_phaseClass4_V_12;
    sc_signal< sc_lv<32> > cor_phaseClass4_V_11;
    sc_signal< sc_lv<32> > cor_phaseClass4_V_10;
    sc_signal< sc_lv<32> > cor_phaseClass4_V_9;
    sc_signal< sc_lv<32> > cor_phaseClass4_V_8;
    sc_signal< sc_lv<32> > cor_phaseClass4_V_7;
    sc_signal< sc_lv<32> > cor_phaseClass4_V_6;
    sc_signal< sc_lv<32> > cor_phaseClass4_V_5;
    sc_signal< sc_lv<32> > cor_phaseClass4_V_4;
    sc_signal< sc_lv<21> > cor_phaseClass4_V_3;
    sc_signal< sc_lv<21> > cor_phaseClass4_V_2;
    sc_signal< sc_lv<21> > cor_phaseClass4_V_1;
    sc_signal< sc_lv<21> > cor_phaseClass4_V_0;
    sc_signal< sc_lv<32> > cor_phaseClass5_V_14;
    sc_signal< sc_lv<32> > cor_phaseClass5_V_15;
    sc_signal< sc_lv<32> > cor_phaseClass5_V_13;
    sc_signal< sc_lv<32> > cor_phaseClass5_V_12;
    sc_signal< sc_lv<32> > cor_phaseClass5_V_11;
    sc_signal< sc_lv<32> > cor_phaseClass5_V_10;
    sc_signal< sc_lv<32> > cor_phaseClass5_V_9;
    sc_signal< sc_lv<32> > cor_phaseClass5_V_8;
    sc_signal< sc_lv<32> > cor_phaseClass5_V_7;
    sc_signal< sc_lv<32> > cor_phaseClass5_V_6;
    sc_signal< sc_lv<32> > cor_phaseClass5_V_5;
    sc_signal< sc_lv<32> > cor_phaseClass5_V_4;
    sc_signal< sc_lv<21> > cor_phaseClass5_V_3;
    sc_signal< sc_lv<21> > cor_phaseClass5_V_2;
    sc_signal< sc_lv<21> > cor_phaseClass5_V_1;
    sc_signal< sc_lv<21> > cor_phaseClass5_V_0;
    sc_signal< sc_lv<32> > cor_phaseClass6_V_14;
    sc_signal< sc_lv<32> > cor_phaseClass6_V_15;
    sc_signal< sc_lv<32> > cor_phaseClass6_V_13;
    sc_signal< sc_lv<32> > cor_phaseClass6_V_12;
    sc_signal< sc_lv<32> > cor_phaseClass6_V_11;
    sc_signal< sc_lv<32> > cor_phaseClass6_V_10;
    sc_signal< sc_lv<32> > cor_phaseClass6_V_9;
    sc_signal< sc_lv<32> > cor_phaseClass6_V_8;
    sc_signal< sc_lv<32> > cor_phaseClass6_V_7;
    sc_signal< sc_lv<32> > cor_phaseClass6_V_6;
    sc_signal< sc_lv<32> > cor_phaseClass6_V_5;
    sc_signal< sc_lv<32> > cor_phaseClass6_V_4;
    sc_signal< sc_lv<21> > cor_phaseClass6_V_3;
    sc_signal< sc_lv<21> > cor_phaseClass6_V_2;
    sc_signal< sc_lv<21> > cor_phaseClass6_V_1;
    sc_signal< sc_lv<21> > cor_phaseClass6_V_0;
    sc_signal< sc_lv<32> > cor_phaseClass7_V_14;
    sc_signal< sc_lv<32> > cor_phaseClass7_V_15;
    sc_signal< sc_lv<32> > cor_phaseClass7_V_13;
    sc_signal< sc_lv<32> > cor_phaseClass7_V_12;
    sc_signal< sc_lv<32> > cor_phaseClass7_V_11;
    sc_signal< sc_lv<32> > cor_phaseClass7_V_10;
    sc_signal< sc_lv<32> > cor_phaseClass7_V_9;
    sc_signal< sc_lv<32> > cor_phaseClass7_V_8;
    sc_signal< sc_lv<32> > cor_phaseClass7_V_7;
    sc_signal< sc_lv<32> > cor_phaseClass7_V_6;
    sc_signal< sc_lv<32> > cor_phaseClass7_V_5;
    sc_signal< sc_lv<32> > cor_phaseClass7_V_4;
    sc_signal< sc_lv<21> > cor_phaseClass7_V_3;
    sc_signal< sc_lv<21> > cor_phaseClass7_V_2;
    sc_signal< sc_lv<21> > cor_phaseClass7_V_1;
    sc_signal< sc_lv<21> > cor_phaseClass7_V_0;
    sc_signal< sc_lv<32> > cor_phaseClass8_V_14;
    sc_signal< sc_lv<32> > cor_phaseClass8_V_15;
    sc_signal< sc_lv<32> > cor_phaseClass8_V_13;
    sc_signal< sc_lv<32> > cor_phaseClass8_V_12;
    sc_signal< sc_lv<32> > cor_phaseClass8_V_11;
    sc_signal< sc_lv<32> > cor_phaseClass8_V_10;
    sc_signal< sc_lv<32> > cor_phaseClass8_V_9;
    sc_signal< sc_lv<32> > cor_phaseClass8_V_8;
    sc_signal< sc_lv<32> > cor_phaseClass8_V_7;
    sc_signal< sc_lv<32> > cor_phaseClass8_V_6;
    sc_signal< sc_lv<32> > cor_phaseClass8_V_5;
    sc_signal< sc_lv<32> > cor_phaseClass8_V_4;
    sc_signal< sc_lv<21> > cor_phaseClass8_V_3;
    sc_signal< sc_lv<21> > cor_phaseClass8_V_2;
    sc_signal< sc_lv<21> > cor_phaseClass8_V_1;
    sc_signal< sc_lv<21> > cor_phaseClass8_V_0;
    sc_signal< sc_lv<32> > cor_phaseClass9_V_14;
    sc_signal< sc_lv<32> > cor_phaseClass9_V_15;
    sc_signal< sc_lv<32> > cor_phaseClass9_V_13;
    sc_signal< sc_lv<32> > cor_phaseClass9_V_12;
    sc_signal< sc_lv<32> > cor_phaseClass9_V_11;
    sc_signal< sc_lv<32> > cor_phaseClass9_V_10;
    sc_signal< sc_lv<32> > cor_phaseClass9_V_9;
    sc_signal< sc_lv<32> > cor_phaseClass9_V_8;
    sc_signal< sc_lv<32> > cor_phaseClass9_V_7;
    sc_signal< sc_lv<32> > cor_phaseClass9_V_6;
    sc_signal< sc_lv<32> > cor_phaseClass9_V_5;
    sc_signal< sc_lv<32> > cor_phaseClass9_V_4;
    sc_signal< sc_lv<21> > cor_phaseClass9_V_3;
    sc_signal< sc_lv<21> > cor_phaseClass9_V_2;
    sc_signal< sc_lv<21> > cor_phaseClass9_V_1;
    sc_signal< sc_lv<21> > cor_phaseClass9_V_0;
    sc_signal< sc_lv<32> > cor_phaseClass10_V_14;
    sc_signal< sc_lv<32> > cor_phaseClass10_V_15;
    sc_signal< sc_lv<32> > cor_phaseClass10_V_13;
    sc_signal< sc_lv<32> > cor_phaseClass10_V_12;
    sc_signal< sc_lv<32> > cor_phaseClass10_V_11;
    sc_signal< sc_lv<32> > cor_phaseClass10_V_10;
    sc_signal< sc_lv<32> > cor_phaseClass10_V_9;
    sc_signal< sc_lv<32> > cor_phaseClass10_V_8;
    sc_signal< sc_lv<32> > cor_phaseClass10_V_7;
    sc_signal< sc_lv<32> > cor_phaseClass10_V_6;
    sc_signal< sc_lv<32> > cor_phaseClass10_V_5;
    sc_signal< sc_lv<32> > cor_phaseClass10_V_4;
    sc_signal< sc_lv<21> > cor_phaseClass10_V_3;
    sc_signal< sc_lv<21> > cor_phaseClass10_V_2;
    sc_signal< sc_lv<21> > cor_phaseClass10_V_1;
    sc_signal< sc_lv<21> > cor_phaseClass10_V_0;
    sc_signal< sc_lv<32> > cor_phaseClass11_V_14;
    sc_signal< sc_lv<32> > cor_phaseClass11_V_15;
    sc_signal< sc_lv<32> > cor_phaseClass11_V_13;
    sc_signal< sc_lv<32> > cor_phaseClass11_V_12;
    sc_signal< sc_lv<32> > cor_phaseClass11_V_11;
    sc_signal< sc_lv<32> > cor_phaseClass11_V_10;
    sc_signal< sc_lv<32> > cor_phaseClass11_V_9;
    sc_signal< sc_lv<32> > cor_phaseClass11_V_8;
    sc_signal< sc_lv<32> > cor_phaseClass11_V_7;
    sc_signal< sc_lv<32> > cor_phaseClass11_V_6;
    sc_signal< sc_lv<32> > cor_phaseClass11_V_5;
    sc_signal< sc_lv<32> > cor_phaseClass11_V_4;
    sc_signal< sc_lv<21> > cor_phaseClass11_V_3;
    sc_signal< sc_lv<21> > cor_phaseClass11_V_2;
    sc_signal< sc_lv<21> > cor_phaseClass11_V_1;
    sc_signal< sc_lv<21> > cor_phaseClass11_V_0;
    sc_signal< sc_lv<32> > cor_phaseClass12_V_14;
    sc_signal< sc_lv<32> > cor_phaseClass12_V_15;
    sc_signal< sc_lv<32> > cor_phaseClass12_V_13;
    sc_signal< sc_lv<32> > cor_phaseClass12_V_12;
    sc_signal< sc_lv<32> > cor_phaseClass12_V_11;
    sc_signal< sc_lv<32> > cor_phaseClass12_V_10;
    sc_signal< sc_lv<32> > cor_phaseClass12_V_9;
    sc_signal< sc_lv<32> > cor_phaseClass12_V_8;
    sc_signal< sc_lv<32> > cor_phaseClass12_V_7;
    sc_signal< sc_lv<32> > cor_phaseClass12_V_6;
    sc_signal< sc_lv<32> > cor_phaseClass12_V_5;
    sc_signal< sc_lv<32> > cor_phaseClass12_V_4;
    sc_signal< sc_lv<21> > cor_phaseClass12_V_3;
    sc_signal< sc_lv<21> > cor_phaseClass12_V_2;
    sc_signal< sc_lv<21> > cor_phaseClass12_V_1;
    sc_signal< sc_lv<21> > cor_phaseClass12_V_0;
    sc_signal< sc_lv<32> > cor_phaseClass13_V_14;
    sc_signal< sc_lv<32> > cor_phaseClass13_V_15;
    sc_signal< sc_lv<32> > cor_phaseClass13_V_13;
    sc_signal< sc_lv<32> > cor_phaseClass13_V_12;
    sc_signal< sc_lv<32> > cor_phaseClass13_V_11;
    sc_signal< sc_lv<32> > cor_phaseClass13_V_10;
    sc_signal< sc_lv<32> > cor_phaseClass13_V_9;
    sc_signal< sc_lv<32> > cor_phaseClass13_V_8;
    sc_signal< sc_lv<32> > cor_phaseClass13_V_7;
    sc_signal< sc_lv<32> > cor_phaseClass13_V_6;
    sc_signal< sc_lv<32> > cor_phaseClass13_V_5;
    sc_signal< sc_lv<32> > cor_phaseClass13_V_4;
    sc_signal< sc_lv<21> > cor_phaseClass13_V_3;
    sc_signal< sc_lv<21> > cor_phaseClass13_V_2;
    sc_signal< sc_lv<21> > cor_phaseClass13_V_1;
    sc_signal< sc_lv<21> > cor_phaseClass13_V_0;
    sc_signal< sc_lv<32> > cor_phaseClass14_V_14;
    sc_signal< sc_lv<32> > cor_phaseClass14_V_15;
    sc_signal< sc_lv<32> > cor_phaseClass14_V_13;
    sc_signal< sc_lv<32> > cor_phaseClass14_V_12;
    sc_signal< sc_lv<32> > cor_phaseClass14_V_11;
    sc_signal< sc_lv<32> > cor_phaseClass14_V_10;
    sc_signal< sc_lv<32> > cor_phaseClass14_V_9;
    sc_signal< sc_lv<32> > cor_phaseClass14_V_8;
    sc_signal< sc_lv<32> > cor_phaseClass14_V_7;
    sc_signal< sc_lv<32> > cor_phaseClass14_V_6;
    sc_signal< sc_lv<32> > cor_phaseClass14_V_5;
    sc_signal< sc_lv<32> > cor_phaseClass14_V_4;
    sc_signal< sc_lv<21> > cor_phaseClass14_V_3;
    sc_signal< sc_lv<21> > cor_phaseClass14_V_2;
    sc_signal< sc_lv<21> > cor_phaseClass14_V_1;
    sc_signal< sc_lv<21> > cor_phaseClass14_V_0;
    sc_signal< sc_lv<32> > cor_phaseClass15_V_14;
    sc_signal< sc_lv<32> > cor_phaseClass15_V_15;
    sc_signal< sc_lv<32> > cor_phaseClass15_V_13;
    sc_signal< sc_lv<32> > cor_phaseClass15_V_12;
    sc_signal< sc_lv<32> > cor_phaseClass15_V_11;
    sc_signal< sc_lv<32> > cor_phaseClass15_V_10;
    sc_signal< sc_lv<32> > cor_phaseClass15_V_9;
    sc_signal< sc_lv<32> > cor_phaseClass15_V_8;
    sc_signal< sc_lv<32> > cor_phaseClass15_V_7;
    sc_signal< sc_lv<32> > cor_phaseClass15_V_6;
    sc_signal< sc_lv<32> > cor_phaseClass15_V_5;
    sc_signal< sc_lv<32> > cor_phaseClass15_V_4;
    sc_signal< sc_lv<21> > cor_phaseClass15_V_3;
    sc_signal< sc_lv<21> > cor_phaseClass15_V_2;
    sc_signal< sc_lv<21> > cor_phaseClass15_V_1;
    sc_signal< sc_lv<21> > cor_phaseClass15_V_0;
    sc_signal< sc_logic > i_data_TDATA_blk_n;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage2_flag00000000;
    sc_signal< sc_lv<1> > currentState_load_reg_1738;
    sc_signal< sc_logic > o_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_currentState_load_reg_1738;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage3_flag00000000;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<4> > phaseClass_V_load_reg_1742;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state13_io;
    sc_signal< bool > ap_block_pp0_stage2_flag00011001;
    sc_signal< sc_lv<1> > o_data_last_V_tmp_reg_1748;
    sc_signal< sc_lv<1> > start_V_read_read_fu_586_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state10_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_flag00011001;
    sc_signal< sc_lv<32> > grp_correlator_fu_602_ap_return;
    sc_signal< sc_lv<32> > op_V_assign_reg_1757;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_flag00011001;
    sc_signal< sc_lv<32> > o_data_data_V_tmp_fu_1729_p3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state14_io;
    sc_signal< bool > ap_block_pp0_stage3_flag00011011;
    sc_signal< bool > ap_block_pp0_stage9_flag00011011;
    sc_signal< sc_logic > grp_correlator_fu_602_ap_ce;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0_ignore_call8;
    sc_signal< bool > ap_block_state14_pp0_stage3_iter1_ignore_call8;
    sc_signal< bool > ap_block_pp0_stage3_flag00011001;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0_ignore_call8;
    sc_signal< bool > ap_block_pp0_stage4_flag00011001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0_ignore_call8;
    sc_signal< bool > ap_block_pp0_stage5_flag00011001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state7_pp0_stage6_iter0_ignore_call8;
    sc_signal< bool > ap_block_pp0_stage6_flag00011001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state8_pp0_stage7_iter0_ignore_call8;
    sc_signal< bool > ap_block_pp0_stage7_flag00011001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage8_iter0_ignore_call8;
    sc_signal< bool > ap_block_pp0_stage8_flag00011001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_newValue_V;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_14_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_14_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_15;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_15_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_13_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_13_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_12_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_12_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_11_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_11_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_10_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_10_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_9_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_9_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_8_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_8_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_7_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_7_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_6_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_6_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_5_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_5_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_4_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_4_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_3_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_3_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_2_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_2_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_1_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_1_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_0_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass0_V_0_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_14_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_14_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_15;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_15_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_13_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_13_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_12_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_12_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_11_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_11_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_10_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_10_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_9_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_9_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_8_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_8_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_7_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_7_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_6_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_6_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_5_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_5_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_4_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_4_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_3_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_3_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_2_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_2_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_1_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_1_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_0_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass1_V_0_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_14_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_14_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_15;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_15_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_13_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_13_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_12_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_12_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_11_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_11_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_10_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_10_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_9_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_9_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_8_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_8_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_7_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_7_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_6_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_6_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_5_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_5_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_4_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_4_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_3_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_3_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_2_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_2_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_1_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_1_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_0_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass2_V_0_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_14_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_14_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_15;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_15_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_13_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_13_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_12_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_12_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_11_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_11_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_10_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_10_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_9_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_9_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_8_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_8_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_7_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_7_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_6_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_6_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_5_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_5_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_4_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_4_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_3_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_3_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_2_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_2_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_1_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_1_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_0_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass3_V_0_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_14_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_14_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_15;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_15_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_13_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_13_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_12_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_12_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_11_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_11_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_10_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_10_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_9_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_9_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_8_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_8_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_7_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_7_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_6_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_6_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_5_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_5_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_4_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_4_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_3_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_3_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_2_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_2_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_1_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_1_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_0_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass4_V_0_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_14_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_14_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_15;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_15_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_13_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_13_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_12_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_12_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_11_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_11_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_10_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_10_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_9_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_9_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_8_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_8_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_7_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_7_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_6_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_6_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_5_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_5_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_4_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_4_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_3_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_3_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_2_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_2_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_1_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_1_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_0_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass5_V_0_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_14_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_14_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_15;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_15_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_13_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_13_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_12_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_12_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_11_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_11_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_10_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_10_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_9_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_9_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_8_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_8_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_7_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_7_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_6_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_6_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_5_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_5_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_4_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_4_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_3_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_3_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_2_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_2_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_1_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_1_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_0_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass6_V_0_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_14_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_14_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_15;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_15_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_13_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_13_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_12_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_12_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_11_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_11_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_10_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_10_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_9_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_9_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_8_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_8_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_7_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_7_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_6_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_6_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_5_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_5_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_4_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_4_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_3_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_3_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_2_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_2_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_1_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_1_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_0_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass7_V_0_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_14_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_14_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_15;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_15_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_13_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_13_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_12_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_12_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_11_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_11_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_10_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_10_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_9_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_9_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_8_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_8_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_7_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_7_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_6_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_6_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_5_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_5_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_4_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_4_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_3_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_3_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_2_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_2_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_1_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_1_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_0_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass8_V_0_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_14_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_14_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_15;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_15_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_13_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_13_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_12_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_12_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_11_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_11_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_10_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_10_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_9_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_9_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_8_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_8_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_7_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_7_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_6_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_6_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_5_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_5_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_4_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_4_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_3_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_3_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_2_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_2_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_1_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_1_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_0_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass9_V_0_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_14_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_14_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_15;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_15_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_13_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_13_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_12_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_12_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_11_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_11_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_10_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_10_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_9_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_9_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_8_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_8_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_7_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_7_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_6_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_6_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_5_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_5_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_4_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_4_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_3_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_3_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_2_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_2_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_1_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_1_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_0_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass10_V_0_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_14_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_14_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_15;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_15_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_13_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_13_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_12_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_12_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_11_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_11_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_10_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_10_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_9_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_9_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_8_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_8_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_7_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_7_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_6_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_6_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_5_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_5_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_4_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_4_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_3_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_3_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_2_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_2_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_1_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_1_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_0_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass11_V_0_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_14_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_14_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_15;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_15_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_13_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_13_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_12_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_12_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_11_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_11_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_10_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_10_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_9_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_9_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_8_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_8_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_7_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_7_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_6_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_6_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_5_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_5_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_4_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_4_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_3_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_3_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_2_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_2_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_1_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_1_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_0_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass12_V_0_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_14_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_14_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_15;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_15_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_13_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_13_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_12_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_12_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_11_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_11_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_10_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_10_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_9_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_9_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_8_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_8_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_7_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_7_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_6_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_6_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_5_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_5_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_4_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_4_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_3_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_3_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_2_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_2_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_1_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_1_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_0_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass13_V_0_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_14_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_14_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_15;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_15_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_13_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_13_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_12_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_12_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_11_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_11_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_10_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_10_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_9_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_9_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_8_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_8_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_7_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_7_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_6_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_6_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_5_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_5_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_4_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_4_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_3_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_3_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_2_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_2_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_1_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_1_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_0_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass14_V_0_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_14_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_14_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_15;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_15_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_13_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_13_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_12_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_12_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_11_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_11_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_10_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_10_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_9_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_9_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_8_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_8_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_7_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_7_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_6_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_6_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_5_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_5_o_ap_vld;
    sc_signal< sc_lv<32> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_4_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_4_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_3_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_3_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_2_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_2_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_1_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_1_o_ap_vld;
    sc_signal< sc_lv<21> > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_0_o;
    sc_signal< sc_logic > StgValue_27_shiftPhaseClass_fu_1119_cor_phaseClass15_V_0_o_ap_vld;
    sc_signal< bool > ap_block_pp0_stage4_flag00000000;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<4> > tmp_6_fu_1685_p2;
    sc_signal< sc_lv<32> > tmp_4_fu_1712_p2;
    sc_signal< sc_lv<16> > p_Val2_4_fu_1660_p1;
    sc_signal< bool > ap_block_pp0_stage2_flag00001001;
    sc_signal< bool > ap_block_pp0_stage3_flag00001001;
    sc_signal< sc_lv<1> > tmp_7_fu_1724_p2;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< bool > ap_block_pp0_stage1_flag00011011;
    sc_signal< bool > ap_block_pp0_stage2_flag00011011;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_flag00011011;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_flag00011011;
    sc_signal< bool > ap_block_state7_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_flag00011011;
    sc_signal< bool > ap_block_state8_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_flag00011011;
    sc_signal< bool > ap_block_state9_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_flag00011011;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_2384;
    sc_signal< bool > ap_condition_2388;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage2;
    static const sc_lv<10> ap_ST_fsm_pp0_stage3;
    static const sc_lv<10> ap_ST_fsm_pp0_stage4;
    static const sc_lv<10> ap_ST_fsm_pp0_stage5;
    static const sc_lv<10> ap_ST_fsm_pp0_stage6;
    static const sc_lv<10> ap_ST_fsm_pp0_stage7;
    static const sc_lv<10> ap_ST_fsm_pp0_stage8;
    static const sc_lv<10> ap_ST_fsm_pp0_stage9;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_1C52000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_StgValue_27_shiftPhaseClass_fu_1119_newValue_V();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_pp0_stage1_flag00011001();
    void thread_ap_block_pp0_stage1_flag00011011();
    void thread_ap_block_pp0_stage2_flag00000000();
    void thread_ap_block_pp0_stage2_flag00001001();
    void thread_ap_block_pp0_stage2_flag00011001();
    void thread_ap_block_pp0_stage2_flag00011011();
    void thread_ap_block_pp0_stage3_flag00000000();
    void thread_ap_block_pp0_stage3_flag00001001();
    void thread_ap_block_pp0_stage3_flag00011001();
    void thread_ap_block_pp0_stage3_flag00011011();
    void thread_ap_block_pp0_stage4_flag00000000();
    void thread_ap_block_pp0_stage4_flag00011001();
    void thread_ap_block_pp0_stage4_flag00011011();
    void thread_ap_block_pp0_stage5_flag00011001();
    void thread_ap_block_pp0_stage5_flag00011011();
    void thread_ap_block_pp0_stage6_flag00011001();
    void thread_ap_block_pp0_stage6_flag00011011();
    void thread_ap_block_pp0_stage7_flag00011001();
    void thread_ap_block_pp0_stage7_flag00011011();
    void thread_ap_block_pp0_stage8_flag00011001();
    void thread_ap_block_pp0_stage8_flag00011011();
    void thread_ap_block_pp0_stage9_flag00011001();
    void thread_ap_block_pp0_stage9_flag00011011();
    void thread_ap_block_state10_pp0_stage9_iter0();
    void thread_ap_block_state11_pp0_stage0_iter1();
    void thread_ap_block_state12_pp0_stage1_iter1();
    void thread_ap_block_state13_io();
    void thread_ap_block_state13_pp0_stage2_iter1();
    void thread_ap_block_state14_io();
    void thread_ap_block_state14_pp0_stage3_iter1();
    void thread_ap_block_state14_pp0_stage3_iter1_ignore_call8();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0_ignore_call8();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0_ignore_call8();
    void thread_ap_block_state6_pp0_stage5_iter0();
    void thread_ap_block_state6_pp0_stage5_iter0_ignore_call8();
    void thread_ap_block_state7_pp0_stage6_iter0();
    void thread_ap_block_state7_pp0_stage6_iter0_ignore_call8();
    void thread_ap_block_state8_pp0_stage7_iter0();
    void thread_ap_block_state8_pp0_stage7_iter0_ignore_call8();
    void thread_ap_block_state9_pp0_stage8_iter0();
    void thread_ap_block_state9_pp0_stage8_iter0_ignore_call8();
    void thread_ap_condition_2384();
    void thread_ap_condition_2388();
    void thread_ap_enable_pp0();
    void thread_ap_idle_pp0();
    void thread_ap_reset_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_grp_correlator_fu_602_ap_ce();
    void thread_i_data_TDATA_blk_n();
    void thread_i_data_TREADY();
    void thread_i_data_data_V_0_ack_in();
    void thread_i_data_data_V_0_ack_out();
    void thread_i_data_data_V_0_data_out();
    void thread_i_data_data_V_0_load_A();
    void thread_i_data_data_V_0_load_B();
    void thread_i_data_data_V_0_sel();
    void thread_i_data_data_V_0_state_cmp_full();
    void thread_i_data_data_V_0_vld_in();
    void thread_i_data_data_V_0_vld_out();
    void thread_i_data_last_V_0_ack_in();
    void thread_i_data_last_V_0_ack_out();
    void thread_i_data_last_V_0_data_out();
    void thread_i_data_last_V_0_load_A();
    void thread_i_data_last_V_0_load_B();
    void thread_i_data_last_V_0_sel();
    void thread_i_data_last_V_0_state_cmp_full();
    void thread_i_data_last_V_0_vld_in();
    void thread_i_data_last_V_0_vld_out();
    void thread_o_data_TDATA();
    void thread_o_data_TDATA_blk_n();
    void thread_o_data_TLAST();
    void thread_o_data_TVALID();
    void thread_o_data_data_V_1_ack_in();
    void thread_o_data_data_V_1_ack_out();
    void thread_o_data_data_V_1_data_out();
    void thread_o_data_data_V_1_load_A();
    void thread_o_data_data_V_1_load_B();
    void thread_o_data_data_V_1_sel();
    void thread_o_data_data_V_1_state_cmp_full();
    void thread_o_data_data_V_1_vld_in();
    void thread_o_data_data_V_1_vld_out();
    void thread_o_data_data_V_tmp_fu_1729_p3();
    void thread_o_data_last_V_1_ack_in();
    void thread_o_data_last_V_1_ack_out();
    void thread_o_data_last_V_1_data_out();
    void thread_o_data_last_V_1_load_A();
    void thread_o_data_last_V_1_load_B();
    void thread_o_data_last_V_1_sel();
    void thread_o_data_last_V_1_state_cmp_full();
    void thread_o_data_last_V_1_vld_in();
    void thread_o_data_last_V_1_vld_out();
    void thread_p_Val2_4_fu_1660_p1();
    void thread_start_V_read_read_fu_586_p2();
    void thread_tmp_4_fu_1712_p2();
    void thread_tmp_6_fu_1685_p2();
    void thread_tmp_7_fu_1724_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
