-- Project:   Node-Capybara
-- Generated: 06/20/2017 13:46:14
-- PSoC Creator  4.0 Update 1

ENTITY \Node-Capybara\ IS
    PORT(
        \emFile_1:mosi0(0)_PAD\ : OUT std_ulogic;
        \emFile_1:miso0(0)_PAD\ : IN std_ulogic;
        \emFile_1:sclk0(0)_PAD\ : OUT std_ulogic;
        \emFile_1:SPI0_CS(0)_PAD\ : OUT std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic;
        RTC_SDA_1(0)_PAD : INOUT std_ulogic;
        RTC_SCL_1(0)_PAD : INOUT std_ulogic;
        comparator_out_1(0)_PAD : OUT std_ulogic;
        comparator_out_3(0)_PAD : OUT std_ulogic;
        comparator_out_4(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END \Node-Capybara\;

ARCHITECTURE __DEFAULT__ OF \Node-Capybara\ IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL MODIN1_0 : bit;
    SIGNAL MODIN1_1 : bit;
    SIGNAL MODIN2_0 : bit;
    SIGNAL MODIN2_1 : bit;
    SIGNAL MODIN4_0 : bit;
    SIGNAL MODIN4_1 : bit;
    SIGNAL MODIN5_0 : bit;
    SIGNAL MODIN5_1 : bit;
    SIGNAL Net_11 : bit;
    SIGNAL Net_12 : bit;
    SIGNAL Net_1303 : bit;
    SIGNAL Net_1304 : bit;
    SIGNAL Net_1306 : bit;
    SIGNAL Net_1483 : bit;
    SIGNAL Net_1487 : bit;
    SIGNAL Net_1601 : bit;
    SIGNAL Net_1602 : bit;
    SIGNAL Net_1604 : bit;
    SIGNAL Net_1622 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1622 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1622 : SIGNAL IS true;
    SIGNAL Net_1622_local : bit;
    SIGNAL Net_173 : bit;
    SIGNAL Net_2 : bit;
    SIGNAL Net_287 : bit;
    SIGNAL Net_426 : bit;
    SIGNAL Net_586 : bit;
    SIGNAL Net_587 : bit;
    SIGNAL Net_980 : bit;
    SIGNAL RTC_SCL_1(0)__PA : bit;
    SIGNAL RTC_SDA_1(0)__PA : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL Tachometer_pin_1(0)__PA : bit;
    SIGNAL Tachometer_pin_3(0)__PA : bit;
    SIGNAL Tachometer_pin_4(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL \CR1:control_1\ : bit;
    SIGNAL \CR1:control_2\ : bit;
    SIGNAL \CR1:control_3\ : bit;
    SIGNAL \CR1:control_4\ : bit;
    SIGNAL \CR1:control_5\ : bit;
    SIGNAL \CR1:control_6\ : bit;
    SIGNAL \CR1:control_7\ : bit;
    SIGNAL \CR3:control_1\ : bit;
    SIGNAL \CR3:control_2\ : bit;
    SIGNAL \CR3:control_3\ : bit;
    SIGNAL \CR3:control_4\ : bit;
    SIGNAL \CR3:control_5\ : bit;
    SIGNAL \CR3:control_6\ : bit;
    SIGNAL \CR3:control_7\ : bit;
    SIGNAL \CR4:control_1\ : bit;
    SIGNAL \CR4:control_2\ : bit;
    SIGNAL \CR4:control_3\ : bit;
    SIGNAL \CR4:control_4\ : bit;
    SIGNAL \CR4:control_5\ : bit;
    SIGNAL \CR4:control_6\ : bit;
    SIGNAL \CR4:control_7\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:capt_fifo_load\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:capt_int_temp\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:capture_last\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:run_mode\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:status_tc\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:timer_enable\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:trig_disable\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:trig_fall_detected\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:trig_reg\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:trig_rise_detected\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE soft OF \Channel_3_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS 1;
    SIGNAL \Channel_3_Timer:TimerUDB:capt_int_temp\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:capture_last\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:run_mode\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:status_tc\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:timer_enable\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:trig_disable\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:trig_fall_detected\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:trig_reg\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:trig_rise_detected\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE soft OF \Channel_4_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS 1;
    SIGNAL \Channel_4_Timer:TimerUDB:capt_int_temp\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:capture_last\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:control_0\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:control_1\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:int_capt_count_0\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:int_capt_count_1\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:run_mode\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:status_tc\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:timer_enable\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:trig_disable\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:trig_fall_detected\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:trig_reg\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:trig_rise_detected\ : bit;
    SIGNAL \Comp_1:Net_1\ : bit;
    SIGNAL \Comp_3:Net_1\ : bit;
    SIGNAL \Comp_4:Net_1\ : bit;
    SIGNAL \DVDAC_1:Net_12\ : bit;
    ATTRIBUTE global_signal OF \DVDAC_1:Net_12\ : SIGNAL IS true;
    SIGNAL \DVDAC_1:Net_12_local\ : bit;
    SIGNAL \DVDAC_1:Net_19\ : bit;
    SIGNAL \DVDAC_3:Net_12\ : bit;
    ATTRIBUTE global_signal OF \DVDAC_3:Net_12\ : SIGNAL IS true;
    SIGNAL \DVDAC_3:Net_12_local\ : bit;
    SIGNAL \DVDAC_3:Net_19\ : bit;
    SIGNAL \DVDAC_4:Net_12\ : bit;
    ATTRIBUTE global_signal OF \DVDAC_4:Net_12\ : SIGNAL IS true;
    SIGNAL \DVDAC_4:Net_12_local\ : bit;
    SIGNAL \DVDAC_4:Net_19\ : bit;
    SIGNAL \PGA_1:Net_41\ : bit;
    SIGNAL \PGA_3:Net_41\ : bit;
    SIGNAL \PGA_4:Net_41\ : bit;
    SIGNAL \\\USBUART_1:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART_1:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART_1:Net_1010\ : bit;
    SIGNAL \USBUART_1:Net_1876\ : bit;
    SIGNAL \USBUART_1:Net_1889\ : bit;
    SIGNAL \USBUART_1:Net_95\ : bit;
    SIGNAL \USBUART_1:dma_request_0\ : bit;
    SIGNAL \USBUART_1:dma_request_1\ : bit;
    SIGNAL \USBUART_1:dma_request_2\ : bit;
    SIGNAL \USBUART_1:dma_request_3\ : bit;
    SIGNAL \USBUART_1:dma_request_4\ : bit;
    SIGNAL \USBUART_1:dma_request_5\ : bit;
    SIGNAL \USBUART_1:dma_request_6\ : bit;
    SIGNAL \USBUART_1:dma_request_7\ : bit;
    SIGNAL \USBUART_1:dma_terminate\ : bit;
    SIGNAL \USBUART_1:ep_int_0\ : bit;
    SIGNAL \USBUART_1:ep_int_1\ : bit;
    SIGNAL \USBUART_1:ep_int_2\ : bit;
    SIGNAL \USBUART_1:ep_int_3\ : bit;
    SIGNAL \USBUART_1:ep_int_4\ : bit;
    SIGNAL \USBUART_1:ep_int_5\ : bit;
    SIGNAL \USBUART_1:ep_int_6\ : bit;
    SIGNAL \USBUART_1:ep_int_7\ : bit;
    SIGNAL \USBUART_1:ep_int_8\ : bit;
    SIGNAL \emFile_1:Net_10\ : bit;
    SIGNAL \emFile_1:Net_16\ : bit;
    SIGNAL \emFile_1:Net_19\ : bit;
    ATTRIBUTE udbclken_assigned OF \emFile_1:Net_19\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \emFile_1:Net_19\ : SIGNAL IS true;
    SIGNAL \emFile_1:Net_19_local\ : bit;
    SIGNAL \emFile_1:Net_1\ : bit;
    SIGNAL \emFile_1:Net_22\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:cnt_enable\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:cnt_tc\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:count_0\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:count_1\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:count_2\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:count_3\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:count_4\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:count_5\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:count_6\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:ld_ident\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:load_cond\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:load_rx_data\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:mosi_hs_reg\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:mosi_pre_reg\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:rx_status_4\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:rx_status_5\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:rx_status_6\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:state_0\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:state_1\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:state_2\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:tx_status_0\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:tx_status_1\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:tx_status_2\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:tx_status_4\ : bit;
    SIGNAL \\\emFile_1:SPI0_CS(0)\\__PA\ : bit;
    SIGNAL \\\emFile_1:miso0(0)\\__PA\ : bit;
    SIGNAL \\\emFile_1:mosi0(0)\\__PA\ : bit;
    SIGNAL \\\emFile_1:sclk0(0)\\__PA\ : bit;
    SIGNAL \millis_timer:TimerUDB:control_0\ : bit;
    SIGNAL \millis_timer:TimerUDB:control_1\ : bit;
    SIGNAL \millis_timer:TimerUDB:control_2\ : bit;
    SIGNAL \millis_timer:TimerUDB:control_3\ : bit;
    SIGNAL \millis_timer:TimerUDB:control_4\ : bit;
    SIGNAL \millis_timer:TimerUDB:control_5\ : bit;
    SIGNAL \millis_timer:TimerUDB:control_6\ : bit;
    SIGNAL \millis_timer:TimerUDB:control_7\ : bit;
    SIGNAL \millis_timer:TimerUDB:per_zero\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u2.ce0__sig\ : bit;
    SIGNAL \sd_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:status_2\ : bit;
    SIGNAL \millis_timer:TimerUDB:status_3\ : bit;
    SIGNAL \millis_timer:TimerUDB:status_tc\ : bit;
    SIGNAL \power_comp:Net_1\ : bit;
    SIGNAL \rtc_i2c:Net_1109_0\ : bit;
    SIGNAL \rtc_i2c:Net_1109_1\ : bit;
    SIGNAL \rtc_i2c:Net_643_0\ : bit;
    SIGNAL \rtc_i2c:Net_697\ : bit;
    SIGNAL \rtc_i2c:sda_x_wire\ : bit;
    SIGNAL \sd_timer:TimerUDB:control_0\ : bit;
    SIGNAL \sd_timer:TimerUDB:control_1\ : bit;
    SIGNAL \sd_timer:TimerUDB:control_2\ : bit;
    SIGNAL \sd_timer:TimerUDB:control_3\ : bit;
    SIGNAL \sd_timer:TimerUDB:control_4\ : bit;
    SIGNAL \sd_timer:TimerUDB:control_5\ : bit;
    SIGNAL \sd_timer:TimerUDB:control_6\ : bit;
    SIGNAL \sd_timer:TimerUDB:control_7\ : bit;
    SIGNAL \sd_timer:TimerUDB:per_zero\ : bit;
    SIGNAL \status_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \sd_timer:TimerUDB:status_2\ : bit;
    SIGNAL \sd_timer:TimerUDB:status_3\ : bit;
    SIGNAL \sd_timer:TimerUDB:status_tc\ : bit;
    SIGNAL \status_timer:TimerUDB:control_0\ : bit;
    SIGNAL \status_timer:TimerUDB:control_1\ : bit;
    SIGNAL \status_timer:TimerUDB:control_2\ : bit;
    SIGNAL \status_timer:TimerUDB:control_3\ : bit;
    SIGNAL \status_timer:TimerUDB:control_4\ : bit;
    SIGNAL \status_timer:TimerUDB:control_5\ : bit;
    SIGNAL \status_timer:TimerUDB:control_6\ : bit;
    SIGNAL \status_timer:TimerUDB:control_7\ : bit;
    SIGNAL \status_timer:TimerUDB:per_zero\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \status_timer:TimerUDB:status_2\ : bit;
    SIGNAL \status_timer:TimerUDB:status_3\ : bit;
    SIGNAL \status_timer:TimerUDB:status_tc\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL comparator_out_1(0)__PA : bit;
    SIGNAL comparator_out_3(0)__PA : bit;
    SIGNAL comparator_out_4(0)__PA : bit;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL power(0)__PA : bit;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u0.z0__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u0.z1__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u1.sor__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u1.z0__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u1.z1__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u2.sor__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u2.cmsbo__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u2.cl0__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u2.z0__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u2.ff0__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u2.ce1__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u2.cl1__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u2.z1__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u2.ff1__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u2.co_msb__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u2.sol_msb__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u2.cfbo__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u3.sor__sig\ : bit;
    SIGNAL \millis_timer:TimerUDB:sT32:timerdp:u3.cmsbo__sig\ : bit;
    SIGNAL \sd_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \sd_timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \sd_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \sd_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \sd_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \sd_timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \sd_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \sd_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \sd_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \sd_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \sd_timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \sd_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \status_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \status_timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \status_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \status_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \status_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \status_timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \status_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \status_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \status_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \status_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \status_timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \status_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Channel_1_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Channel_3_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Channel_4_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \emFile_1:mosi0(0)\ : LABEL IS "iocell1";
    ATTRIBUTE Location OF \emFile_1:mosi0(0)\ : LABEL IS "P6[6]";
    ATTRIBUTE lib_model OF \emFile_1:miso0(0)\ : LABEL IS "iocell2";
    ATTRIBUTE Location OF \emFile_1:miso0(0)\ : LABEL IS "P6[4]";
    ATTRIBUTE lib_model OF \emFile_1:sclk0(0)\ : LABEL IS "iocell3";
    ATTRIBUTE Location OF \emFile_1:sclk0(0)\ : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF \emFile_1:SPI0_CS(0)\ : LABEL IS "iocell4";
    ATTRIBUTE Location OF \emFile_1:SPI0_CS(0)\ : LABEL IS "P6[7]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF \USBUART_1:Dm(0)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \USBUART_1:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE lib_model OF \USBUART_1:Dp(0)\ : LABEL IS "iocell8";
    ATTRIBUTE Location OF \USBUART_1:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF RTC_SDA_1(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF RTC_SDA_1(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF RTC_SCL_1(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF RTC_SCL_1(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF power(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF power(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Tachometer_pin_1(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Tachometer_pin_1(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF Tachometer_pin_3(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Tachometer_pin_3(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF Tachometer_pin_4(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Tachometer_pin_4(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:load_rx_data\ : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF \emFile_1:Net_10\ : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:tx_status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:tx_status_4\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:rx_status_6\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \millis_timer:TimerUDB:status_tc\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF Net_426 : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \sd_timer:TimerUDB:status_tc\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \status_timer:TimerUDB:status_tc\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF Net_173 : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \Channel_1_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \Channel_1_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \Channel_1_Timer:TimerUDB:trig_reg\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \Channel_3_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \Channel_3_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \Channel_3_Timer:TimerUDB:trig_reg\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF Net_1306 : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \Channel_4_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \Channel_4_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \Channel_4_Timer:TimerUDB:trig_reg\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF Net_1604 : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:TxStsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:RxStsReg\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \USBUART_1:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE lib_model OF \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \millis_timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \millis_timer:TimerUDB:sT32:timerdp:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \millis_timer:TimerUDB:sT32:timerdp:u1\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \millis_timer:TimerUDB:sT32:timerdp:u2\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \millis_timer:TimerUDB:sT32:timerdp:u3\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \power_comp:ctComp\ : LABEL IS "F(Comparator,1)";
    ATTRIBUTE lib_model OF \sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \sd_timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \sd_timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \sd_timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \status_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \status_timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \status_timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \status_timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \PGA_1:SC\ : LABEL IS "F(SC,0)";
    ATTRIBUTE lib_model OF \DVDAC_1:DMA\ : LABEL IS "drqcell1";
    ATTRIBUTE Location OF \DVDAC_1:VDAC8:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE Location OF \Comp_1:ctComp\ : LABEL IS "F(Comparator,2)";
    ATTRIBUTE lib_model OF \CR1:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE lib_model OF \Channel_1_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \Channel_1_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \Channel_1_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE lib_model OF \Channel_3_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE lib_model OF \Channel_3_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE lib_model OF \Channel_3_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell13";
    ATTRIBUTE lib_model OF \CR3:Sync:ctrl_reg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \Comp_3:ctComp\ : LABEL IS "F(Comparator,3)";
    ATTRIBUTE lib_model OF \DVDAC_3:DMA\ : LABEL IS "drqcell2";
    ATTRIBUTE Location OF \DVDAC_3:VDAC8:viDAC8\ : LABEL IS "F(VIDAC,1)";
    ATTRIBUTE Location OF \PGA_3:SC\ : LABEL IS "F(SC,1)";
    ATTRIBUTE lib_model OF \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE lib_model OF \Channel_4_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE lib_model OF \Channel_4_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell14";
    ATTRIBUTE lib_model OF \Channel_4_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell15";
    ATTRIBUTE lib_model OF \CR4:Sync:ctrl_reg\ : LABEL IS "controlcell9";
    ATTRIBUTE Location OF \Comp_4:ctComp\ : LABEL IS "F(Comparator,0)";
    ATTRIBUTE lib_model OF \DVDAC_4:DMA\ : LABEL IS "drqcell3";
    ATTRIBUTE Location OF \DVDAC_4:VDAC8:viDAC8\ : LABEL IS "F(VIDAC,0)";
    ATTRIBUTE Location OF \PGA_4:SC\ : LABEL IS "F(SC,2)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:state_2\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:state_1\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:state_0\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \emFile_1:Net_1\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:mosi_hs_reg\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:mosi_pre_reg\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:load_cond\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:ld_ident\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:cnt_enable\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \emFile_1:Net_22\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF Net_1483 : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF Net_1487 : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \Channel_1_Timer:TimerUDB:capture_last\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \Channel_1_Timer:TimerUDB:run_mode\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \Channel_1_Timer:TimerUDB:capt_int_temp\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \Channel_1_Timer:TimerUDB:timer_enable\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \Channel_1_Timer:TimerUDB:trig_disable\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \Channel_1_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \Channel_1_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \Channel_3_Timer:TimerUDB:capture_last\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \Channel_3_Timer:TimerUDB:run_mode\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF MODIN4_1 : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF MODIN4_0 : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \Channel_3_Timer:TimerUDB:capt_int_temp\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \Channel_3_Timer:TimerUDB:timer_enable\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \Channel_3_Timer:TimerUDB:trig_disable\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF \Channel_3_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \Channel_3_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \Channel_4_Timer:TimerUDB:capture_last\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF \Channel_4_Timer:TimerUDB:run_mode\ : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \Channel_4_Timer:TimerUDB:int_capt_count_1\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \Channel_4_Timer:TimerUDB:int_capt_count_0\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \Channel_4_Timer:TimerUDB:capt_int_temp\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \Channel_4_Timer:TimerUDB:timer_enable\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \Channel_4_Timer:TimerUDB:trig_disable\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF \Channel_4_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF \Channel_4_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "macrocell63";
    COMPONENT cancell
        PORT (
            clock : IN std_ulogic;
            can_rx : IN std_ulogic;
            can_tx : OUT std_ulogic;
            can_tx_en : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \emFile_1:Net_19\,
            dclk_0 => \emFile_1:Net_19_local\,
            dclk_glb_1 => \DVDAC_3:Net_12\,
            dclk_1 => \DVDAC_3:Net_12_local\,
            dclk_glb_2 => \DVDAC_1:Net_12\,
            dclk_2 => \DVDAC_1:Net_12_local\,
            dclk_glb_3 => \DVDAC_4:Net_12\,
            dclk_3 => \DVDAC_4:Net_12_local\,
            dclk_glb_4 => Net_1622,
            dclk_4 => Net_1622_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\);

    \emFile_1:mosi0\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "93dc9fe7-f3a8-47aa-a8fc-4dd9dcda9269/ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \emFile_1:mosi0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\emFile_1:mosi0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\emFile_1:mosi0(0)\\__PA\,
            oe => open,
            pin_input => \emFile_1:Net_10\,
            pad_out => \emFile_1:mosi0(0)_PAD\,
            pad_in => \emFile_1:mosi0(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \emFile_1:miso0\:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "93dc9fe7-f3a8-47aa-a8fc-4dd9dcda9269/1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \emFile_1:miso0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\emFile_1:miso0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\emFile_1:miso0(0)\\__PA\,
            oe => open,
            fb => \emFile_1:Net_16\,
            pad_in => \emFile_1:miso0(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \emFile_1:sclk0\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "93dc9fe7-f3a8-47aa-a8fc-4dd9dcda9269/ae249072-87dc-41aa-9405-888517aefa28",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \emFile_1:sclk0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\emFile_1:sclk0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\emFile_1:sclk0(0)\\__PA\,
            oe => open,
            pin_input => \emFile_1:Net_22\,
            pad_out => \emFile_1:sclk0(0)_PAD\,
            pad_in => \emFile_1:sclk0(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \emFile_1:SPI0_CS\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "93dc9fe7-f3a8-47aa-a8fc-4dd9dcda9269/6df85302-e45f-45fb-97de-4bdf3128e07b",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \emFile_1:SPI0_CS(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\emFile_1:SPI0_CS\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\emFile_1:SPI0_CS(0)\\__PA\,
            oe => open,
            pad_in => \emFile_1:SPI0_CS(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_11,
            pad_in => Rx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_12,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART_1:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART_1:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART_1:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART_1:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART_1:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART_1:Net_1010\,
            in_clock => open);

    \USBUART_1:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART_1:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART_1:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTC_SDA_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RTC_SDA_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTC_SDA_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RTC_SDA_1(0)__PA,
            oe => open,
            fb => \rtc_i2c:Net_1109_1\,
            pin_input => \rtc_i2c:sda_x_wire\,
            pad_out => RTC_SDA_1(0)_PAD,
            pad_in => RTC_SDA_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTC_SCL_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RTC_SCL_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTC_SCL_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RTC_SCL_1(0)__PA,
            oe => open,
            fb => \rtc_i2c:Net_1109_0\,
            pin_input => \rtc_i2c:Net_643_0\,
            pad_out => RTC_SCL_1(0)_PAD,
            pad_in => RTC_SCL_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    power:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    power(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "power",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => power(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    comparator_out_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "09f7d5f5-97d9-45a0-b1c5-1a0b70ba5d00",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    comparator_out_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "comparator_out_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => comparator_out_1(0)__PA,
            oe => open,
            pin_input => Net_173,
            pad_out => comparator_out_1(0)_PAD,
            pad_in => comparator_out_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tachometer_pin_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "f8d36444-b550-4dd4-87ad-f73af477df2f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tachometer_pin_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tachometer_pin_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Tachometer_pin_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tachometer_pin_3:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "15e8ef61-24d3-4d05-bf4a-a0b087c0ef44",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tachometer_pin_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tachometer_pin_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Tachometer_pin_3(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    comparator_out_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ba71243d-81b4-480c-af36-eb21dace0210",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    comparator_out_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "comparator_out_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => comparator_out_3(0)__PA,
            oe => open,
            pin_input => Net_1306,
            pad_out => comparator_out_3(0)_PAD,
            pad_in => comparator_out_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tachometer_pin_4:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "dee8140b-f2b8-48e4-afb3-907e99665725",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tachometer_pin_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tachometer_pin_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Tachometer_pin_4(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    comparator_out_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6cefc373-08e3-4698-b706-2e2581bec942",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    comparator_out_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "comparator_out_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => comparator_out_4(0)__PA,
            oe => open,
            pin_input => Net_1604,
            pad_out => comparator_out_4(0)_PAD,
            pad_in => comparator_out_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \emFile_1:SPI0:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:load_rx_data\,
            main_0 => \emFile_1:SPI0:BSPIM:count_4\,
            main_1 => \emFile_1:SPI0:BSPIM:count_3\,
            main_2 => \emFile_1:SPI0:BSPIM:count_2\,
            main_3 => \emFile_1:SPI0:BSPIM:count_1\,
            main_4 => \emFile_1:SPI0:BSPIM:count_0\);

    \emFile_1:Net_10\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * main_4) + (main_1 * !main_3 * main_4) + (!main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:Net_10\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:Net_1\,
            main_4 => \emFile_1:SPI0:BSPIM:mosi_hs_reg\);

    \emFile_1:SPI0:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:tx_status_0\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\);

    \emFile_1:SPI0:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:tx_status_4\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\);

    \emFile_1:SPI0:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:rx_status_6\,
            main_0 => \emFile_1:SPI0:BSPIM:count_4\,
            main_1 => \emFile_1:SPI0:BSPIM:count_3\,
            main_2 => \emFile_1:SPI0:BSPIM:count_2\,
            main_3 => \emFile_1:SPI0:BSPIM:count_1\,
            main_4 => \emFile_1:SPI0:BSPIM:count_0\,
            main_5 => \emFile_1:SPI0:BSPIM:rx_status_4\);

    \millis_timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \millis_timer:TimerUDB:status_tc\,
            main_0 => \millis_timer:TimerUDB:control_7\,
            main_1 => \millis_timer:TimerUDB:per_zero\);

    Net_426:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_426,
            main_0 => \power_comp:Net_1\);

    \sd_timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \sd_timer:TimerUDB:status_tc\,
            main_0 => \sd_timer:TimerUDB:control_7\,
            main_1 => \sd_timer:TimerUDB:per_zero\);

    \status_timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \status_timer:TimerUDB:status_tc\,
            main_0 => \status_timer:TimerUDB:control_7\,
            main_1 => \status_timer:TimerUDB:per_zero\);

    Net_173:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_173,
            main_0 => \Comp_1:Net_1\);

    \Channel_1_Timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Channel_1_Timer:TimerUDB:capt_fifo_load\,
            main_0 => \Comp_1:Net_1\,
            main_1 => \Channel_1_Timer:TimerUDB:capture_last\,
            main_2 => \Channel_1_Timer:TimerUDB:timer_enable\);

    \Channel_1_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Channel_1_Timer:TimerUDB:status_tc\,
            main_0 => \Channel_1_Timer:TimerUDB:control_4\,
            main_1 => \Channel_1_Timer:TimerUDB:run_mode\,
            main_2 => \Channel_1_Timer:TimerUDB:per_zero\,
            main_3 => \Channel_1_Timer:TimerUDB:trig_rise_detected\);

    \Channel_1_Timer:TimerUDB:trig_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Channel_1_Timer:TimerUDB:trig_reg\,
            main_0 => \Channel_1_Timer:TimerUDB:control_4\,
            main_1 => \Channel_1_Timer:TimerUDB:timer_enable\,
            main_2 => \Channel_1_Timer:TimerUDB:trig_rise_detected\);

    \Channel_3_Timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Channel_3_Timer:TimerUDB:capt_fifo_load\,
            main_0 => \Channel_3_Timer:TimerUDB:capture_last\,
            main_1 => \Channel_3_Timer:TimerUDB:timer_enable\,
            main_2 => \Comp_3:Net_1\);

    \Channel_3_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Channel_3_Timer:TimerUDB:status_tc\,
            main_0 => \Channel_3_Timer:TimerUDB:control_4\,
            main_1 => \Channel_3_Timer:TimerUDB:run_mode\,
            main_2 => \Channel_3_Timer:TimerUDB:per_zero\,
            main_3 => \Channel_3_Timer:TimerUDB:trig_rise_detected\);

    \Channel_3_Timer:TimerUDB:trig_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Channel_3_Timer:TimerUDB:trig_reg\,
            main_0 => \Channel_3_Timer:TimerUDB:control_4\,
            main_1 => \Channel_3_Timer:TimerUDB:timer_enable\,
            main_2 => \Channel_3_Timer:TimerUDB:trig_rise_detected\);

    Net_1306:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1306,
            main_0 => \Comp_3:Net_1\);

    \Channel_4_Timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Channel_4_Timer:TimerUDB:capt_fifo_load\,
            main_0 => \Channel_4_Timer:TimerUDB:capture_last\,
            main_1 => \Channel_4_Timer:TimerUDB:timer_enable\,
            main_2 => \Comp_4:Net_1\);

    \Channel_4_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Channel_4_Timer:TimerUDB:status_tc\,
            main_0 => \Channel_4_Timer:TimerUDB:control_4\,
            main_1 => \Channel_4_Timer:TimerUDB:run_mode\,
            main_2 => \Channel_4_Timer:TimerUDB:per_zero\,
            main_3 => \Channel_4_Timer:TimerUDB:trig_rise_detected\);

    \Channel_4_Timer:TimerUDB:trig_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Channel_4_Timer:TimerUDB:trig_reg\,
            main_0 => \Channel_4_Timer:TimerUDB:control_4\,
            main_1 => \Channel_4_Timer:TimerUDB:timer_enable\,
            main_2 => \Channel_4_Timer:TimerUDB:trig_rise_detected\);

    Net_1604:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1604,
            main_0 => \Comp_4:Net_1\);

    \emFile_1:SPI0:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \emFile_1:Net_19\,
            load => open,
            enable => \emFile_1:SPI0:BSPIM:cnt_enable\,
            count_6 => \emFile_1:SPI0:BSPIM:count_6\,
            count_5 => \emFile_1:SPI0:BSPIM:count_5\,
            count_4 => \emFile_1:SPI0:BSPIM:count_4\,
            count_3 => \emFile_1:SPI0:BSPIM:count_3\,
            count_2 => \emFile_1:SPI0:BSPIM:count_2\,
            count_1 => \emFile_1:SPI0:BSPIM:count_1\,
            count_0 => \emFile_1:SPI0:BSPIM:count_0\,
            tc => \emFile_1:SPI0:BSPIM:cnt_tc\);

    \emFile_1:SPI0:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \emFile_1:Net_19\,
            status_6 => open,
            status_5 => open,
            status_4 => \emFile_1:SPI0:BSPIM:tx_status_4\,
            status_3 => \emFile_1:SPI0:BSPIM:load_rx_data\,
            status_2 => \emFile_1:SPI0:BSPIM:tx_status_2\,
            status_1 => \emFile_1:SPI0:BSPIM:tx_status_1\,
            status_0 => \emFile_1:SPI0:BSPIM:tx_status_0\);

    \emFile_1:SPI0:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \emFile_1:Net_19\,
            status_6 => \emFile_1:SPI0:BSPIM:rx_status_6\,
            status_5 => \emFile_1:SPI0:BSPIM:rx_status_5\,
            status_4 => \emFile_1:SPI0:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \emFile_1:SPI0:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \emFile_1:Net_19\,
            cs_addr_2 => \emFile_1:SPI0:BSPIM:state_2\,
            cs_addr_1 => \emFile_1:SPI0:BSPIM:state_1\,
            cs_addr_0 => \emFile_1:SPI0:BSPIM:state_0\,
            route_si => \emFile_1:Net_16\,
            f1_load => \emFile_1:SPI0:BSPIM:load_rx_data\,
            so_comb => \emFile_1:SPI0:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \CAN_1:CanIP\:cancell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            can_rx => Net_11,
            can_tx => Net_12,
            can_tx_en => Net_586,
            interrupt => Net_587);

    \CAN_1:isr\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_587,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_980,
            arb_int => \USBUART_1:Net_1889\,
            usb_int => \USBUART_1:Net_1876\,
            ept_int_8 => \USBUART_1:ep_int_8\,
            ept_int_7 => \USBUART_1:ep_int_7\,
            ept_int_6 => \USBUART_1:ep_int_6\,
            ept_int_5 => \USBUART_1:ep_int_5\,
            ept_int_4 => \USBUART_1:ep_int_4\,
            ept_int_3 => \USBUART_1:ep_int_3\,
            ept_int_2 => \USBUART_1:ep_int_2\,
            ept_int_1 => \USBUART_1:ep_int_1\,
            ept_int_0 => \USBUART_1:ep_int_0\,
            ord_int => \USBUART_1:Net_95\,
            dma_req_7 => \USBUART_1:dma_request_7\,
            dma_req_6 => \USBUART_1:dma_request_6\,
            dma_req_5 => \USBUART_1:dma_request_5\,
            dma_req_4 => \USBUART_1:dma_request_4\,
            dma_req_3 => \USBUART_1:dma_request_3\,
            dma_req_2 => \USBUART_1:dma_request_2\,
            dma_req_1 => \USBUART_1:dma_request_1\,
            dma_req_0 => \USBUART_1:dma_request_0\,
            dma_termin => \USBUART_1:dma_terminate\);

    \USBUART_1:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_980,
            clock => ClockBlock_BUS_CLK);

    power_isr:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_426,
            clock => ClockBlock_BUS_CLK);

    \rtc_i2c:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \rtc_i2c:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \rtc_i2c:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \rtc_i2c:Net_1109_0\,
            sda_in => \rtc_i2c:Net_1109_1\,
            scl_out => \rtc_i2c:Net_643_0\,
            sda_out => \rtc_i2c:sda_x_wire\,
            interrupt => \rtc_i2c:Net_697\);

    \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            control_7 => \millis_timer:TimerUDB:control_7\,
            control_6 => \millis_timer:TimerUDB:control_6\,
            control_5 => \millis_timer:TimerUDB:control_5\,
            control_4 => \millis_timer:TimerUDB:control_4\,
            control_3 => \millis_timer:TimerUDB:control_3\,
            control_2 => \millis_timer:TimerUDB:control_2\,
            control_1 => \millis_timer:TimerUDB:control_1\,
            control_0 => \millis_timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \millis_timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \millis_timer:TimerUDB:status_3\,
            status_2 => \millis_timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \millis_timer:TimerUDB:status_tc\);

    \millis_timer:TimerUDB:sT32:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            cs_addr_1 => \millis_timer:TimerUDB:control_7\,
            cs_addr_0 => \millis_timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \millis_timer:TimerUDB:sT32:timerdp:u0.ce0__sig\,
            cl0 => \millis_timer:TimerUDB:sT32:timerdp:u0.cl0__sig\,
            z0 => \millis_timer:TimerUDB:sT32:timerdp:u0.z0__sig\,
            ff0 => \millis_timer:TimerUDB:sT32:timerdp:u0.ff0__sig\,
            ce1 => \millis_timer:TimerUDB:sT32:timerdp:u0.ce1__sig\,
            cl1 => \millis_timer:TimerUDB:sT32:timerdp:u0.cl1__sig\,
            z1 => \millis_timer:TimerUDB:sT32:timerdp:u0.z1__sig\,
            ff1 => \millis_timer:TimerUDB:sT32:timerdp:u0.ff1__sig\,
            co_msb => \millis_timer:TimerUDB:sT32:timerdp:u0.co_msb__sig\,
            sol_msb => \millis_timer:TimerUDB:sT32:timerdp:u0.sol_msb__sig\,
            cfbo => \millis_timer:TimerUDB:sT32:timerdp:u0.cfbo__sig\,
            sil => \millis_timer:TimerUDB:sT32:timerdp:u1.sor__sig\,
            cmsbi => \millis_timer:TimerUDB:sT32:timerdp:u1.cmsbo__sig\);

    \millis_timer:TimerUDB:sT32:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            cs_addr_1 => \millis_timer:TimerUDB:control_7\,
            cs_addr_0 => \millis_timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \millis_timer:TimerUDB:sT32:timerdp:u0.ce0__sig\,
            cl0i => \millis_timer:TimerUDB:sT32:timerdp:u0.cl0__sig\,
            z0i => \millis_timer:TimerUDB:sT32:timerdp:u0.z0__sig\,
            ff0i => \millis_timer:TimerUDB:sT32:timerdp:u0.ff0__sig\,
            ce1i => \millis_timer:TimerUDB:sT32:timerdp:u0.ce1__sig\,
            cl1i => \millis_timer:TimerUDB:sT32:timerdp:u0.cl1__sig\,
            z1i => \millis_timer:TimerUDB:sT32:timerdp:u0.z1__sig\,
            ff1i => \millis_timer:TimerUDB:sT32:timerdp:u0.ff1__sig\,
            ci => \millis_timer:TimerUDB:sT32:timerdp:u0.co_msb__sig\,
            sir => \millis_timer:TimerUDB:sT32:timerdp:u0.sol_msb__sig\,
            cfbi => \millis_timer:TimerUDB:sT32:timerdp:u0.cfbo__sig\,
            sor => \millis_timer:TimerUDB:sT32:timerdp:u1.sor__sig\,
            cmsbo => \millis_timer:TimerUDB:sT32:timerdp:u1.cmsbo__sig\,
            ce0 => \millis_timer:TimerUDB:sT32:timerdp:u1.ce0__sig\,
            cl0 => \millis_timer:TimerUDB:sT32:timerdp:u1.cl0__sig\,
            z0 => \millis_timer:TimerUDB:sT32:timerdp:u1.z0__sig\,
            ff0 => \millis_timer:TimerUDB:sT32:timerdp:u1.ff0__sig\,
            ce1 => \millis_timer:TimerUDB:sT32:timerdp:u1.ce1__sig\,
            cl1 => \millis_timer:TimerUDB:sT32:timerdp:u1.cl1__sig\,
            z1 => \millis_timer:TimerUDB:sT32:timerdp:u1.z1__sig\,
            ff1 => \millis_timer:TimerUDB:sT32:timerdp:u1.ff1__sig\,
            co_msb => \millis_timer:TimerUDB:sT32:timerdp:u1.co_msb__sig\,
            sol_msb => \millis_timer:TimerUDB:sT32:timerdp:u1.sol_msb__sig\,
            cfbo => \millis_timer:TimerUDB:sT32:timerdp:u1.cfbo__sig\,
            sil => \millis_timer:TimerUDB:sT32:timerdp:u2.sor__sig\,
            cmsbi => \millis_timer:TimerUDB:sT32:timerdp:u2.cmsbo__sig\);

    \millis_timer:TimerUDB:sT32:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            cs_addr_1 => \millis_timer:TimerUDB:control_7\,
            cs_addr_0 => \millis_timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \millis_timer:TimerUDB:sT32:timerdp:u1.ce0__sig\,
            cl0i => \millis_timer:TimerUDB:sT32:timerdp:u1.cl0__sig\,
            z0i => \millis_timer:TimerUDB:sT32:timerdp:u1.z0__sig\,
            ff0i => \millis_timer:TimerUDB:sT32:timerdp:u1.ff0__sig\,
            ce1i => \millis_timer:TimerUDB:sT32:timerdp:u1.ce1__sig\,
            cl1i => \millis_timer:TimerUDB:sT32:timerdp:u1.cl1__sig\,
            z1i => \millis_timer:TimerUDB:sT32:timerdp:u1.z1__sig\,
            ff1i => \millis_timer:TimerUDB:sT32:timerdp:u1.ff1__sig\,
            ci => \millis_timer:TimerUDB:sT32:timerdp:u1.co_msb__sig\,
            sir => \millis_timer:TimerUDB:sT32:timerdp:u1.sol_msb__sig\,
            cfbi => \millis_timer:TimerUDB:sT32:timerdp:u1.cfbo__sig\,
            sor => \millis_timer:TimerUDB:sT32:timerdp:u2.sor__sig\,
            cmsbo => \millis_timer:TimerUDB:sT32:timerdp:u2.cmsbo__sig\,
            ce0 => \millis_timer:TimerUDB:sT32:timerdp:u2.ce0__sig\,
            cl0 => \millis_timer:TimerUDB:sT32:timerdp:u2.cl0__sig\,
            z0 => \millis_timer:TimerUDB:sT32:timerdp:u2.z0__sig\,
            ff0 => \millis_timer:TimerUDB:sT32:timerdp:u2.ff0__sig\,
            ce1 => \millis_timer:TimerUDB:sT32:timerdp:u2.ce1__sig\,
            cl1 => \millis_timer:TimerUDB:sT32:timerdp:u2.cl1__sig\,
            z1 => \millis_timer:TimerUDB:sT32:timerdp:u2.z1__sig\,
            ff1 => \millis_timer:TimerUDB:sT32:timerdp:u2.ff1__sig\,
            co_msb => \millis_timer:TimerUDB:sT32:timerdp:u2.co_msb__sig\,
            sol_msb => \millis_timer:TimerUDB:sT32:timerdp:u2.sol_msb__sig\,
            cfbo => \millis_timer:TimerUDB:sT32:timerdp:u2.cfbo__sig\,
            sil => \millis_timer:TimerUDB:sT32:timerdp:u3.sor__sig\,
            cmsbi => \millis_timer:TimerUDB:sT32:timerdp:u3.cmsbo__sig\);

    \millis_timer:TimerUDB:sT32:timerdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            cs_addr_1 => \millis_timer:TimerUDB:control_7\,
            cs_addr_0 => \millis_timer:TimerUDB:per_zero\,
            z0_comb => \millis_timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \millis_timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \millis_timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \millis_timer:TimerUDB:sT32:timerdp:u2.ce0__sig\,
            cl0i => \millis_timer:TimerUDB:sT32:timerdp:u2.cl0__sig\,
            z0i => \millis_timer:TimerUDB:sT32:timerdp:u2.z0__sig\,
            ff0i => \millis_timer:TimerUDB:sT32:timerdp:u2.ff0__sig\,
            ce1i => \millis_timer:TimerUDB:sT32:timerdp:u2.ce1__sig\,
            cl1i => \millis_timer:TimerUDB:sT32:timerdp:u2.cl1__sig\,
            z1i => \millis_timer:TimerUDB:sT32:timerdp:u2.z1__sig\,
            ff1i => \millis_timer:TimerUDB:sT32:timerdp:u2.ff1__sig\,
            ci => \millis_timer:TimerUDB:sT32:timerdp:u2.co_msb__sig\,
            sir => \millis_timer:TimerUDB:sT32:timerdp:u2.sol_msb__sig\,
            cfbi => \millis_timer:TimerUDB:sT32:timerdp:u2.cfbo__sig\,
            sor => \millis_timer:TimerUDB:sT32:timerdp:u3.sor__sig\,
            cmsbo => \millis_timer:TimerUDB:sT32:timerdp:u3.cmsbo__sig\);

    \power_comp:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => \power_comp:Net_1\);

    \sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            control_7 => \sd_timer:TimerUDB:control_7\,
            control_6 => \sd_timer:TimerUDB:control_6\,
            control_5 => \sd_timer:TimerUDB:control_5\,
            control_4 => \sd_timer:TimerUDB:control_4\,
            control_3 => \sd_timer:TimerUDB:control_3\,
            control_2 => \sd_timer:TimerUDB:control_2\,
            control_1 => \sd_timer:TimerUDB:control_1\,
            control_0 => \sd_timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \sd_timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \sd_timer:TimerUDB:status_3\,
            status_2 => \sd_timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \sd_timer:TimerUDB:status_tc\);

    \sd_timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            cs_addr_1 => \sd_timer:TimerUDB:control_7\,
            cs_addr_0 => \sd_timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \sd_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \sd_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \sd_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \sd_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \sd_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \sd_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \sd_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \sd_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \sd_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \sd_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \sd_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \sd_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \sd_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \sd_timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            cs_addr_1 => \sd_timer:TimerUDB:control_7\,
            cs_addr_0 => \sd_timer:TimerUDB:per_zero\,
            z0_comb => \sd_timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \sd_timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \sd_timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \sd_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \sd_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \sd_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \sd_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \sd_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \sd_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \sd_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \sd_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \sd_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \sd_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \sd_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \sd_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \sd_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    sd_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1483,
            clock => ClockBlock_BUS_CLK);

    status_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1487,
            clock => ClockBlock_BUS_CLK);

    \status_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            control_7 => \status_timer:TimerUDB:control_7\,
            control_6 => \status_timer:TimerUDB:control_6\,
            control_5 => \status_timer:TimerUDB:control_5\,
            control_4 => \status_timer:TimerUDB:control_4\,
            control_3 => \status_timer:TimerUDB:control_3\,
            control_2 => \status_timer:TimerUDB:control_2\,
            control_1 => \status_timer:TimerUDB:control_1\,
            control_0 => \status_timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \status_timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \status_timer:TimerUDB:status_3\,
            status_2 => \status_timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \status_timer:TimerUDB:status_tc\);

    \status_timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            cs_addr_1 => \status_timer:TimerUDB:control_7\,
            cs_addr_0 => \status_timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \status_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \status_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \status_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \status_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \status_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \status_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \status_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \status_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \status_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \status_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \status_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \status_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \status_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \status_timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            cs_addr_1 => \status_timer:TimerUDB:control_7\,
            cs_addr_0 => \status_timer:TimerUDB:per_zero\,
            z0_comb => \status_timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \status_timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \status_timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \status_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \status_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \status_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \status_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \status_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \status_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \status_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \status_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \status_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \status_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \status_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \status_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \status_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \PGA_1:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \PGA_1:Net_41\);

    \DVDAC_1:DMA\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \DVDAC_1:Net_12_local\,
            termin => '0',
            termout => \DVDAC_1:Net_19\,
            clock => ClockBlock_BUS_CLK);

    \DVDAC_1:VDAC8:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open,
            strobe_udb => \DVDAC_1:Net_12_local\);

    \Comp_1:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => \Comp_1:Net_1\);

    \CR1:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000001",
            cy_ext_reset => 1,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            control_7 => \CR1:control_7\,
            control_6 => \CR1:control_6\,
            control_5 => \CR1:control_5\,
            control_4 => \CR1:control_4\,
            control_3 => \CR1:control_3\,
            control_2 => \CR1:control_2\,
            control_1 => \CR1:control_1\,
            control_0 => Net_287,
            busclk => ClockBlock_BUS_CLK);

    Channel_1_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2,
            clock => ClockBlock_BUS_CLK);

    \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            control_7 => \Channel_1_Timer:TimerUDB:control_7\,
            control_6 => \Channel_1_Timer:TimerUDB:control_6\,
            control_5 => \Channel_1_Timer:TimerUDB:control_5\,
            control_4 => \Channel_1_Timer:TimerUDB:control_4\,
            control_3 => \Channel_1_Timer:TimerUDB:control_3\,
            control_2 => \Channel_1_Timer:TimerUDB:control_2\,
            control_1 => MODIN2_1,
            control_0 => MODIN2_0,
            busclk => ClockBlock_BUS_CLK);

    \Channel_1_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_287,
            clock => Net_1622,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Channel_1_Timer:TimerUDB:status_3\,
            status_2 => \Channel_1_Timer:TimerUDB:status_2\,
            status_1 => \Channel_1_Timer:TimerUDB:capt_int_temp\,
            status_0 => \Channel_1_Timer:TimerUDB:status_tc\,
            interrupt => Net_2);

    \Channel_1_Timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            cs_addr_2 => Net_287,
            cs_addr_1 => \Channel_1_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \Channel_1_Timer:TimerUDB:per_zero\,
            f0_load => \Channel_1_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Channel_1_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Channel_1_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Channel_1_Timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            cs_addr_2 => Net_287,
            cs_addr_1 => \Channel_1_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \Channel_1_Timer:TimerUDB:per_zero\,
            f0_load => \Channel_1_Timer:TimerUDB:capt_fifo_load\,
            z0_comb => \Channel_1_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Channel_1_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \Channel_1_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Channel_1_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Channel_1_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Channel_1_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            control_7 => \Channel_3_Timer:TimerUDB:control_7\,
            control_6 => \Channel_3_Timer:TimerUDB:control_6\,
            control_5 => \Channel_3_Timer:TimerUDB:control_5\,
            control_4 => \Channel_3_Timer:TimerUDB:control_4\,
            control_3 => \Channel_3_Timer:TimerUDB:control_3\,
            control_2 => \Channel_3_Timer:TimerUDB:control_2\,
            control_1 => MODIN5_1,
            control_0 => MODIN5_0,
            busclk => ClockBlock_BUS_CLK);

    \Channel_3_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_1303,
            clock => Net_1622,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Channel_3_Timer:TimerUDB:status_3\,
            status_2 => \Channel_3_Timer:TimerUDB:status_2\,
            status_1 => \Channel_3_Timer:TimerUDB:capt_int_temp\,
            status_0 => \Channel_3_Timer:TimerUDB:status_tc\,
            interrupt => Net_1304);

    \Channel_3_Timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            cs_addr_2 => Net_1303,
            cs_addr_1 => \Channel_3_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \Channel_3_Timer:TimerUDB:per_zero\,
            f0_load => \Channel_3_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Channel_3_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Channel_3_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Channel_3_Timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            cs_addr_2 => Net_1303,
            cs_addr_1 => \Channel_3_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \Channel_3_Timer:TimerUDB:per_zero\,
            f0_load => \Channel_3_Timer:TimerUDB:capt_fifo_load\,
            z0_comb => \Channel_3_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Channel_3_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \Channel_3_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Channel_3_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Channel_3_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Channel_3_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    Channel_3_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1304,
            clock => ClockBlock_BUS_CLK);

    \CR3:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000001",
            cy_ext_reset => 1,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            control_7 => \CR3:control_7\,
            control_6 => \CR3:control_6\,
            control_5 => \CR3:control_5\,
            control_4 => \CR3:control_4\,
            control_3 => \CR3:control_3\,
            control_2 => \CR3:control_2\,
            control_1 => \CR3:control_1\,
            control_0 => Net_1303,
            busclk => ClockBlock_BUS_CLK);

    \Comp_3:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => \Comp_3:Net_1\);

    \DVDAC_3:DMA\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \DVDAC_3:Net_12_local\,
            termin => '0',
            termout => \DVDAC_3:Net_19\,
            clock => ClockBlock_BUS_CLK);

    \DVDAC_3:VDAC8:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open,
            strobe_udb => \DVDAC_3:Net_12_local\);

    \PGA_3:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \PGA_3:Net_41\);

    \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            control_7 => \Channel_4_Timer:TimerUDB:control_7\,
            control_6 => \Channel_4_Timer:TimerUDB:control_6\,
            control_5 => \Channel_4_Timer:TimerUDB:control_5\,
            control_4 => \Channel_4_Timer:TimerUDB:control_4\,
            control_3 => \Channel_4_Timer:TimerUDB:control_3\,
            control_2 => \Channel_4_Timer:TimerUDB:control_2\,
            control_1 => \Channel_4_Timer:TimerUDB:control_1\,
            control_0 => \Channel_4_Timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Channel_4_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_1601,
            clock => Net_1622,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Channel_4_Timer:TimerUDB:status_3\,
            status_2 => \Channel_4_Timer:TimerUDB:status_2\,
            status_1 => \Channel_4_Timer:TimerUDB:capt_int_temp\,
            status_0 => \Channel_4_Timer:TimerUDB:status_tc\,
            interrupt => Net_1602);

    \Channel_4_Timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            cs_addr_2 => Net_1601,
            cs_addr_1 => \Channel_4_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \Channel_4_Timer:TimerUDB:per_zero\,
            f0_load => \Channel_4_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Channel_4_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Channel_4_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Channel_4_Timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            cs_addr_2 => Net_1601,
            cs_addr_1 => \Channel_4_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \Channel_4_Timer:TimerUDB:per_zero\,
            f0_load => \Channel_4_Timer:TimerUDB:capt_fifo_load\,
            z0_comb => \Channel_4_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Channel_4_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \Channel_4_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Channel_4_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Channel_4_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Channel_4_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    Channel_4_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1602,
            clock => ClockBlock_BUS_CLK);

    \CR4:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000001",
            cy_ext_reset => 1,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1622,
            control_7 => \CR4:control_7\,
            control_6 => \CR4:control_6\,
            control_5 => \CR4:control_5\,
            control_4 => \CR4:control_4\,
            control_3 => \CR4:control_3\,
            control_2 => \CR4:control_2\,
            control_1 => \CR4:control_1\,
            control_0 => Net_1601,
            busclk => ClockBlock_BUS_CLK);

    \Comp_4:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => \Comp_4:Net_1\);

    \DVDAC_4:DMA\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \DVDAC_4:Net_12_local\,
            termin => '0',
            termout => \DVDAC_4:Net_19\,
            clock => ClockBlock_BUS_CLK);

    \DVDAC_4:VDAC8:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open,
            strobe_udb => \DVDAC_4:Net_12_local\);

    \PGA_4:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \PGA_4:Net_41\);

    \emFile_1:SPI0:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1 * main_2) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:state_2\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:count_4\,
            main_4 => \emFile_1:SPI0:BSPIM:count_3\,
            main_5 => \emFile_1:SPI0:BSPIM:count_2\,
            main_6 => \emFile_1:SPI0:BSPIM:count_1\,
            main_7 => \emFile_1:SPI0:BSPIM:count_0\,
            main_8 => \emFile_1:SPI0:BSPIM:tx_status_1\,
            main_9 => \emFile_1:SPI0:BSPIM:ld_ident\);

    \emFile_1:SPI0:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8) + (main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:state_1\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:count_4\,
            main_4 => \emFile_1:SPI0:BSPIM:count_3\,
            main_5 => \emFile_1:SPI0:BSPIM:count_2\,
            main_6 => \emFile_1:SPI0:BSPIM:count_1\,
            main_7 => \emFile_1:SPI0:BSPIM:count_0\,
            main_8 => \emFile_1:SPI0:BSPIM:tx_status_1\,
            main_9 => \emFile_1:SPI0:BSPIM:ld_ident\);

    \emFile_1:SPI0:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * main_8) + (!main_0 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:state_0\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:count_4\,
            main_4 => \emFile_1:SPI0:BSPIM:count_3\,
            main_5 => \emFile_1:SPI0:BSPIM:count_2\,
            main_6 => \emFile_1:SPI0:BSPIM:count_1\,
            main_7 => \emFile_1:SPI0:BSPIM:count_0\,
            main_8 => \emFile_1:SPI0:BSPIM:tx_status_1\,
            main_9 => \emFile_1:SPI0:BSPIM:ld_ident\);

    \emFile_1:Net_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_2 * !main_3) + (main_1 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:Net_1\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:Net_1\);

    \emFile_1:SPI0:BSPIM:mosi_hs_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_5) + (main_0 * main_1 * main_2 * main_3) + (!main_1 * main_4) + (!main_2 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:mosi_hs_reg\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:mosi_from_dp\,
            main_4 => \emFile_1:SPI0:BSPIM:mosi_hs_reg\,
            main_5 => \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\);

    \emFile_1:SPI0:BSPIM:mosi_pre_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:mosi_pre_reg\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\,
            main_1 => \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\);

    \emFile_1:SPI0:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:load_cond\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:count_4\,
            main_4 => \emFile_1:SPI0:BSPIM:count_3\,
            main_5 => \emFile_1:SPI0:BSPIM:count_2\,
            main_6 => \emFile_1:SPI0:BSPIM:count_1\,
            main_7 => \emFile_1:SPI0:BSPIM:count_0\,
            main_8 => \emFile_1:SPI0:BSPIM:load_cond\);

    \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:mosi_from_dp\);

    \emFile_1:SPI0:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:ld_ident\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:count_4\,
            main_4 => \emFile_1:SPI0:BSPIM:count_3\,
            main_5 => \emFile_1:SPI0:BSPIM:count_2\,
            main_6 => \emFile_1:SPI0:BSPIM:count_1\,
            main_7 => \emFile_1:SPI0:BSPIM:count_0\,
            main_8 => \emFile_1:SPI0:BSPIM:ld_ident\);

    \emFile_1:SPI0:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:cnt_enable\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:cnt_enable\);

    \emFile_1:Net_22\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:Net_22\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:Net_22\);

    Net_1483:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1483,
            clock_0 => Net_1622,
            main_0 => \sd_timer:TimerUDB:control_7\,
            main_1 => \sd_timer:TimerUDB:per_zero\);

    Net_1487:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1487,
            clock_0 => Net_1622,
            main_0 => \status_timer:TimerUDB:control_7\,
            main_1 => \status_timer:TimerUDB:per_zero\);

    \Channel_1_Timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_1_Timer:TimerUDB:capture_last\,
            clock_0 => Net_1622,
            main_0 => \Comp_1:Net_1\);

    \Channel_1_Timer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_1_Timer:TimerUDB:run_mode\,
            clock_0 => Net_1622,
            main_0 => \Channel_1_Timer:TimerUDB:control_7\);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_5 * main_6) + (main_0 * !main_1 * main_2 * main_3 * main_5 * !main_7) + (main_0 * main_2 * main_3 * main_4 * main_5) + (main_0 * main_2 * main_3 * main_4 * main_6 * !main_7) + (main_1 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_1,
            clock_0 => Net_1622,
            main_0 => \Comp_1:Net_1\,
            main_1 => Net_287,
            main_2 => \Channel_1_Timer:TimerUDB:capture_last\,
            main_3 => \Channel_1_Timer:TimerUDB:timer_enable\,
            main_4 => MODIN1_1,
            main_5 => MODIN1_0,
            main_6 => MODIN2_1,
            main_7 => MODIN2_0);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_6) + (main_0 * !main_1 * main_2 * main_3 * main_4 * !main_6) + (main_0 * !main_1 * main_2 * main_3 * main_7) + (main_0 * main_2 * main_3 * main_5) + (main_1 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_0,
            clock_0 => Net_1622,
            main_0 => \Comp_1:Net_1\,
            main_1 => Net_287,
            main_2 => \Channel_1_Timer:TimerUDB:capture_last\,
            main_3 => \Channel_1_Timer:TimerUDB:timer_enable\,
            main_4 => MODIN1_1,
            main_5 => MODIN1_0,
            main_6 => MODIN2_1,
            main_7 => MODIN2_0);

    \Channel_1_Timer:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_6 * !main_7) + (main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_1_Timer:TimerUDB:capt_int_temp\,
            clock_0 => Net_1622,
            main_0 => \Comp_1:Net_1\,
            main_1 => Net_287,
            main_2 => \Channel_1_Timer:TimerUDB:capture_last\,
            main_3 => \Channel_1_Timer:TimerUDB:timer_enable\,
            main_4 => MODIN1_1,
            main_5 => MODIN1_0,
            main_6 => MODIN2_1,
            main_7 => MODIN2_0);

    \Channel_1_Timer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_6 * main_7) + (!main_0 * main_1 * main_2 * !main_4 * !main_6 * main_7) + (!main_0 * main_1 * main_2 * !main_5 * !main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_1_Timer:TimerUDB:timer_enable\,
            clock_0 => Net_1622,
            main_0 => Net_287,
            main_1 => \Channel_1_Timer:TimerUDB:control_7\,
            main_2 => \Channel_1_Timer:TimerUDB:control_4\,
            main_3 => \Channel_1_Timer:TimerUDB:timer_enable\,
            main_4 => \Channel_1_Timer:TimerUDB:run_mode\,
            main_5 => \Channel_1_Timer:TimerUDB:per_zero\,
            main_6 => \Channel_1_Timer:TimerUDB:trig_disable\,
            main_7 => \Channel_1_Timer:TimerUDB:trig_rise_detected\);

    \Channel_1_Timer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * main_6) + (!main_0 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_1_Timer:TimerUDB:trig_disable\,
            clock_0 => Net_1622,
            main_0 => Net_287,
            main_1 => \Channel_1_Timer:TimerUDB:control_4\,
            main_2 => \Channel_1_Timer:TimerUDB:timer_enable\,
            main_3 => \Channel_1_Timer:TimerUDB:run_mode\,
            main_4 => \Channel_1_Timer:TimerUDB:per_zero\,
            main_5 => \Channel_1_Timer:TimerUDB:trig_disable\,
            main_6 => \Channel_1_Timer:TimerUDB:trig_rise_detected\);

    \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_2 * main_3 * main_5) + (!main_0 * main_1 * !main_2 * main_3 * main_6) + (!main_0 * main_1 * !main_2 * main_3 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * !main_8) + (main_0 * main_1 * !main_2 * main_9) + (main_1 * !main_2 * !main_4 * !main_5 * !main_6 * !main_7 * main_8 * main_9) + (main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:mosi_from_dp\,
            main_4 => \emFile_1:SPI0:BSPIM:count_4\,
            main_5 => \emFile_1:SPI0:BSPIM:count_3\,
            main_6 => \emFile_1:SPI0:BSPIM:count_2\,
            main_7 => \emFile_1:SPI0:BSPIM:count_1\,
            main_8 => \emFile_1:SPI0:BSPIM:count_0\,
            main_9 => \emFile_1:SPI0:BSPIM:mosi_pre_reg\,
            main_10 => \emFile_1:SPI0:BSPIM:ld_ident\);

    \Channel_1_Timer:TimerUDB:trig_rise_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_1 * main_2 * main_3 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_1_Timer:TimerUDB:trig_rise_detected\,
            clock_0 => Net_1622,
            main_0 => \Comp_1:Net_1\,
            main_1 => Net_287,
            main_2 => \Channel_1_Timer:TimerUDB:control_7\,
            main_3 => \Channel_1_Timer:TimerUDB:control_4\,
            main_4 => \Channel_1_Timer:TimerUDB:capture_last\,
            main_5 => \Channel_1_Timer:TimerUDB:trig_rise_detected\);

    \Channel_1_Timer:TimerUDB:trig_fall_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_1 * main_2 * main_3 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_1_Timer:TimerUDB:trig_fall_detected\,
            clock_0 => Net_1622,
            main_0 => \Comp_1:Net_1\,
            main_1 => Net_287,
            main_2 => \Channel_1_Timer:TimerUDB:control_7\,
            main_3 => \Channel_1_Timer:TimerUDB:control_4\,
            main_4 => \Channel_1_Timer:TimerUDB:capture_last\,
            main_5 => \Channel_1_Timer:TimerUDB:trig_fall_detected\);

    \Channel_3_Timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_3_Timer:TimerUDB:capture_last\,
            clock_0 => Net_1622,
            main_0 => \Comp_3:Net_1\);

    \Channel_3_Timer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_3_Timer:TimerUDB:run_mode\,
            clock_0 => Net_1622,
            main_0 => \Channel_3_Timer:TimerUDB:control_7\);

    MODIN4_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_1 * !main_2 * main_3 * main_4) + (main_0 * !main_1 * !main_2 * main_3 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_3 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN4_1,
            clock_0 => Net_1622,
            main_0 => \Channel_3_Timer:TimerUDB:capt_fifo_load\,
            main_1 => Net_1303,
            main_2 => MODIN4_1,
            main_3 => MODIN4_0,
            main_4 => MODIN5_1,
            main_5 => MODIN5_0);

    MODIN4_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (main_0 * !main_1 * !main_2 * !main_3 * main_4) + (main_0 * !main_1 * main_2 * !main_3 * !main_4) + (main_0 * !main_1 * !main_3 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN4_0,
            clock_0 => Net_1622,
            main_0 => \Channel_3_Timer:TimerUDB:capt_fifo_load\,
            main_1 => Net_1303,
            main_2 => MODIN4_1,
            main_3 => MODIN4_0,
            main_4 => MODIN5_1,
            main_5 => MODIN5_0);

    \Channel_3_Timer:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (main_0 * !main_1 * main_2 * main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_3_Timer:TimerUDB:capt_int_temp\,
            clock_0 => Net_1622,
            main_0 => \Channel_3_Timer:TimerUDB:capt_fifo_load\,
            main_1 => Net_1303,
            main_2 => MODIN4_1,
            main_3 => MODIN4_0,
            main_4 => MODIN5_1,
            main_5 => MODIN5_0);

    \Channel_3_Timer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_5 * !main_6 * main_7) + (main_0 * main_1 * !main_3 * !main_5 * !main_6 * main_7) + (main_0 * main_1 * !main_4 * !main_5 * !main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_3_Timer:TimerUDB:timer_enable\,
            clock_0 => Net_1622,
            main_0 => \Channel_3_Timer:TimerUDB:control_7\,
            main_1 => \Channel_3_Timer:TimerUDB:control_4\,
            main_2 => \Channel_3_Timer:TimerUDB:timer_enable\,
            main_3 => \Channel_3_Timer:TimerUDB:run_mode\,
            main_4 => \Channel_3_Timer:TimerUDB:per_zero\,
            main_5 => Net_1303,
            main_6 => \Channel_3_Timer:TimerUDB:trig_disable\,
            main_7 => \Channel_3_Timer:TimerUDB:trig_rise_detected\);

    \Channel_3_Timer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_6) + (!main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_3_Timer:TimerUDB:trig_disable\,
            clock_0 => Net_1622,
            main_0 => \Channel_3_Timer:TimerUDB:control_4\,
            main_1 => \Channel_3_Timer:TimerUDB:timer_enable\,
            main_2 => \Channel_3_Timer:TimerUDB:run_mode\,
            main_3 => \Channel_3_Timer:TimerUDB:per_zero\,
            main_4 => Net_1303,
            main_5 => \Channel_3_Timer:TimerUDB:trig_disable\,
            main_6 => \Channel_3_Timer:TimerUDB:trig_rise_detected\);

    \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7 * !main_9) + (!main_0 * !main_2) + (!main_0 * !main_8) + (main_0 * !main_1 * main_2) + (main_0 * !main_3) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:mosi_from_dp\,
            main_4 => \emFile_1:SPI0:BSPIM:count_4\,
            main_5 => \emFile_1:SPI0:BSPIM:count_3\,
            main_6 => \emFile_1:SPI0:BSPIM:count_2\,
            main_7 => \emFile_1:SPI0:BSPIM:count_0\,
            main_8 => \emFile_1:SPI0:BSPIM:mosi_pre_reg\,
            main_9 => \emFile_1:SPI0:BSPIM:ld_ident\);

    \Channel_3_Timer:TimerUDB:trig_rise_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_5) + (main_0 * main_1 * !main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_3_Timer:TimerUDB:trig_rise_detected\,
            clock_0 => Net_1622,
            main_0 => \Channel_3_Timer:TimerUDB:control_7\,
            main_1 => \Channel_3_Timer:TimerUDB:control_4\,
            main_2 => \Channel_3_Timer:TimerUDB:capture_last\,
            main_3 => Net_1303,
            main_4 => \Channel_3_Timer:TimerUDB:trig_rise_detected\,
            main_5 => \Comp_3:Net_1\);

    \Channel_3_Timer:TimerUDB:trig_fall_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_5) + (main_0 * main_1 * !main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_3_Timer:TimerUDB:trig_fall_detected\,
            clock_0 => Net_1622,
            main_0 => \Channel_3_Timer:TimerUDB:control_7\,
            main_1 => \Channel_3_Timer:TimerUDB:control_4\,
            main_2 => \Channel_3_Timer:TimerUDB:capture_last\,
            main_3 => Net_1303,
            main_4 => \Channel_3_Timer:TimerUDB:trig_fall_detected\,
            main_5 => \Comp_3:Net_1\);

    \Channel_4_Timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_4_Timer:TimerUDB:capture_last\,
            clock_0 => Net_1622,
            main_0 => \Comp_4:Net_1\);

    \Channel_4_Timer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_4_Timer:TimerUDB:run_mode\,
            clock_0 => Net_1622,
            main_0 => \Channel_4_Timer:TimerUDB:control_7\);

    \Channel_4_Timer:TimerUDB:int_capt_count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_3 * !main_4 * !main_5) + (main_0 * main_2 * !main_3 * !main_4 * main_5) + (!main_1 * main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_3 * !main_4 * !main_5) + (!main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_4_Timer:TimerUDB:int_capt_count_1\,
            clock_0 => Net_1622,
            main_0 => \Channel_4_Timer:TimerUDB:control_1\,
            main_1 => \Channel_4_Timer:TimerUDB:control_0\,
            main_2 => \Channel_4_Timer:TimerUDB:capt_fifo_load\,
            main_3 => \Channel_4_Timer:TimerUDB:int_capt_count_1\,
            main_4 => Net_1601,
            main_5 => \Channel_4_Timer:TimerUDB:int_capt_count_0\);

    \Channel_4_Timer:TimerUDB:int_capt_count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * !main_4 * !main_5) + (main_0 * main_2 * !main_3 * !main_4 * !main_5) + (main_1 * main_2 * !main_4 * !main_5) + (!main_2 * !main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_4_Timer:TimerUDB:int_capt_count_0\,
            clock_0 => Net_1622,
            main_0 => \Channel_4_Timer:TimerUDB:control_1\,
            main_1 => \Channel_4_Timer:TimerUDB:control_0\,
            main_2 => \Channel_4_Timer:TimerUDB:capt_fifo_load\,
            main_3 => \Channel_4_Timer:TimerUDB:int_capt_count_1\,
            main_4 => Net_1601,
            main_5 => \Channel_4_Timer:TimerUDB:int_capt_count_0\);

    \Channel_4_Timer:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_4_Timer:TimerUDB:capt_int_temp\,
            clock_0 => Net_1622,
            main_0 => \Channel_4_Timer:TimerUDB:control_1\,
            main_1 => \Channel_4_Timer:TimerUDB:control_0\,
            main_2 => \Channel_4_Timer:TimerUDB:capt_fifo_load\,
            main_3 => \Channel_4_Timer:TimerUDB:int_capt_count_1\,
            main_4 => Net_1601,
            main_5 => \Channel_4_Timer:TimerUDB:int_capt_count_0\);

    \Channel_4_Timer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_5 * !main_6 * main_7) + (main_0 * main_1 * !main_3 * !main_5 * !main_6 * main_7) + (main_0 * main_1 * !main_4 * !main_5 * !main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_4_Timer:TimerUDB:timer_enable\,
            clock_0 => Net_1622,
            main_0 => \Channel_4_Timer:TimerUDB:control_7\,
            main_1 => \Channel_4_Timer:TimerUDB:control_4\,
            main_2 => \Channel_4_Timer:TimerUDB:timer_enable\,
            main_3 => \Channel_4_Timer:TimerUDB:run_mode\,
            main_4 => \Channel_4_Timer:TimerUDB:per_zero\,
            main_5 => Net_1601,
            main_6 => \Channel_4_Timer:TimerUDB:trig_disable\,
            main_7 => \Channel_4_Timer:TimerUDB:trig_rise_detected\);

    \Channel_4_Timer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_6) + (!main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_4_Timer:TimerUDB:trig_disable\,
            clock_0 => Net_1622,
            main_0 => \Channel_4_Timer:TimerUDB:control_4\,
            main_1 => \Channel_4_Timer:TimerUDB:timer_enable\,
            main_2 => \Channel_4_Timer:TimerUDB:run_mode\,
            main_3 => \Channel_4_Timer:TimerUDB:per_zero\,
            main_4 => Net_1601,
            main_5 => \Channel_4_Timer:TimerUDB:trig_disable\,
            main_6 => \Channel_4_Timer:TimerUDB:trig_rise_detected\);

    \Channel_4_Timer:TimerUDB:trig_rise_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_5) + (main_0 * main_1 * !main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_4_Timer:TimerUDB:trig_rise_detected\,
            clock_0 => Net_1622,
            main_0 => \Channel_4_Timer:TimerUDB:control_7\,
            main_1 => \Channel_4_Timer:TimerUDB:control_4\,
            main_2 => \Channel_4_Timer:TimerUDB:capture_last\,
            main_3 => Net_1601,
            main_4 => \Channel_4_Timer:TimerUDB:trig_rise_detected\,
            main_5 => \Comp_4:Net_1\);

    \Channel_4_Timer:TimerUDB:trig_fall_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_5) + (main_0 * main_1 * !main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Channel_4_Timer:TimerUDB:trig_fall_detected\,
            clock_0 => Net_1622,
            main_0 => \Channel_4_Timer:TimerUDB:control_7\,
            main_1 => \Channel_4_Timer:TimerUDB:control_4\,
            main_2 => \Channel_4_Timer:TimerUDB:capture_last\,
            main_3 => Net_1601,
            main_4 => \Channel_4_Timer:TimerUDB:trig_fall_detected\,
            main_5 => \Comp_4:Net_1\);

END __DEFAULT__;
