Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Nov 17 18:52:15 2025
| Host         : dan-alencar running 64-bit Linux Mint 22.1
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 63
+-----------+------------------+----------------------------------------------------+--------+
| Rule      | Severity         | Description                                        | Checks |
+-----------+------------------+----------------------------------------------------+--------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1      |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 1      |
| TIMING-7  | Critical Warning | No common node between related clocks              | 1      |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                        | 17     |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1      |
| TIMING-16 | Warning          | Large setup violation                              | 2      |
| TIMING-18 | Warning          | Missing input or output delay                      | 18     |
| TIMING-20 | Warning          | Non-clocked latch                                  | 21     |
| LATCH-1   | Advisory         | Existing latches in the design                     | 1      |
+-----------+------------------+----------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock design_1_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock CLK100MHZ and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_sys_design_1_clk_wiz_0_0 and CLK100MHZ are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_sys_design_1_clk_wiz_0_0] -to [get_clocks CLK100MHZ]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_sys_design_1_clk_wiz_0_0 and CLK100MHZ are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_sys_design_1_clk_wiz_0_0] -to [get_clocks CLK100MHZ]
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controller_controller_0/inst/inc_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controller_controller_0/inst/inc_count_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controller_controller_0/inst/inc_count_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controller_controller_0/inst/inc_count_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controller_controller_0/inst/inc_count_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controller_controller_0/inst/inc_count_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controller_controller_0/inst/inc_count_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controller_controller_0/inst/inc_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controller_controller_0/inst/inc_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controller_controller_0/inst/inc_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controller_controller_0/inst/inc_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controller_controller_0/inst/inc_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controller_controller_0/inst/inc_count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controller_controller_0/inst/inc_count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controller_controller_0/inst/inc_count_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controller_controller_0/inst/inc_count_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/failure_holder_0/inst/held_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock design_1_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin design_1_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -8.845 ns between design_1_i/not_series_0/inst/start_reg/C (clocked by clk_sys_design_1_clk_wiz_0_0) and design_1_i/modern_sensible_0/inst/FF2/D (clocked by clk_sys_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -8.958 ns between design_1_i/not_series_0/inst/start_reg/C (clocked by clk_sys_design_1_clk_wiz_0_0) and design_1_i/modern_sensible_0/inst/FF1/D (clocked by sensor0_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of CLK100MHZ.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on rx relative to the rising and/or falling clock edge(s) of design_1_i/clk_wiz_0/inst/clk_in1.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on AN[0] relative to the rising and/or falling clock edge(s) of CLK100MHZ.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on AN[1] relative to the rising and/or falling clock edge(s) of CLK100MHZ.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on AN[2] relative to the rising and/or falling clock edge(s) of CLK100MHZ.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on AN[3] relative to the rising and/or falling clock edge(s) of CLK100MHZ.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on AN[4] relative to the rising and/or falling clock edge(s) of CLK100MHZ.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on AN[5] relative to the rising and/or falling clock edge(s) of CLK100MHZ.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on AN[6] relative to the rising and/or falling clock edge(s) of CLK100MHZ.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on AN[7] relative to the rising and/or falling clock edge(s) of CLK100MHZ.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on CA relative to the rising and/or falling clock edge(s) of CLK100MHZ.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on CB relative to the rising and/or falling clock edge(s) of CLK100MHZ.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on CC relative to the rising and/or falling clock edge(s) of CLK100MHZ.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on CD relative to the rising and/or falling clock edge(s) of CLK100MHZ.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on CE relative to the rising and/or falling clock edge(s) of CLK100MHZ.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on CF relative to the rising and/or falling clock edge(s) of CLK100MHZ.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on CG relative to the rising and/or falling clock edge(s) of CLK100MHZ.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on tx relative to the rising and/or falling clock edge(s) of CLK100MHZ.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/FSM_sequential_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/change_enable_reg cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/change_enable_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/display_value_reg[0] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/display_value_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/display_value_reg[10] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/display_value_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/display_value_reg[11] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/display_value_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/display_value_reg[12] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/display_value_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/display_value_reg[13] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/display_value_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/display_value_reg[14] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/display_value_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/display_value_reg[15] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/display_value_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/display_value_reg[1] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/display_value_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/display_value_reg[2] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/display_value_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/display_value_reg[3] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/display_value_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/display_value_reg[4] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/display_value_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/display_value_reg[5] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/display_value_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/display_value_reg[6] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/display_value_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/display_value_reg[7] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/display_value_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/display_value_reg[8] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/display_value_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/display_value_reg[9] cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/display_value_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/psen_reg cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/psen_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_1_i/controller_controller_0/inst/signal_reg cannot be properly analyzed as its control pin design_1_i/controller_controller_0/inst/signal_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 21 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


