
;; Function main (main)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r61: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a1 (r61,l0) best GENERAL_REGS, cover GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a2 (r60,l0) best GENERAL_REGS, cover GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a3 (r59,l0) best GENERAL_REGS, cover GENERAL_REGS
    r58: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a0 (r58,l0) best GENERAL_REGS, cover GENERAL_REGS

  a0(r58,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a1(r61,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a2(r60,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a3(r59,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8

   Insn 25(l0): point = 0
   Insn 24(l0): point = 2
   Insn 23(l0): point = 4
   Insn 22(l0): point = 6
   Insn 21(l0): point = 8
   Insn 20(l0): point = 10
   Insn 18(l0): point = 13
   Insn 17(l0): point = 15
   Insn 13(l0): point = 18
   Insn 12(l0): point = 20
   Insn 11(l0): point = 22
   Insn 10(l0): point = 24
   Insn 28(l0): point = 27
   Insn 6(l0): point = 29
   Insn 5(l0): point = 31
 a0(r58): [3..10]
 a1(r61): [7..8]
 a2(r60): [21..22]
 a3(r59): [23..24]
Compressing live ranges: from 34 to 8 - 23%
Ranges after the compression:
 a0(r58): [0..3]
 a1(r61): [1..2]
 a2(r60): [4..5]
 a3(r59): [6..7]
  regions=2, blocks=6, points=8
    allocnos=4, copies=0, conflicts=0, ranges=4
Disposition:
    0:r58  l0     0    3:r59  l0     0    2:r60  l0     0    1:r61  l0     1
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=5, live_throughout: 7, dead_or_set: 
insn=6, live_throughout: 7, dead_or_set: 
insn=28, live_throughout: 7, dead_or_set: 
insn=16, live_throughout: 7, dead_or_set: 
insn=10, live_throughout: 7, dead_or_set: 59
insn=11, live_throughout: 7, dead_or_set: 59, 60
insn=12, live_throughout: 7, dead_or_set: 60
insn=13, live_throughout: 7, dead_or_set: 
insn=14, live_throughout: 7, dead_or_set: 
insn=17, live_throughout: 7, dead_or_set: 
insn=18, live_throughout: 7, dead_or_set: 
insn=20, live_throughout: 7, dead_or_set: 58
insn=21, live_throughout: 7, 58, dead_or_set: 61
insn=22, live_throughout: 7, 58, dead_or_set: 61
insn=23, live_throughout: 7, 58, dead_or_set: 
insn=24, live_throughout: 7, dead_or_set: 58
insn=25, live_throughout: 7, dead_or_set: 0
changing reg in insn 20
changing reg in insn 24
changing reg in insn 10
changing reg in insn 11
changing reg in insn 11
changing reg in insn 12
changing reg in insn 21
changing reg in insn 22
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 25.
(note 1 0 3 NOTE_INSN_DELETED)

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 fact.c:7 (set (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [0 j+0 S4 A32])
        (const_int 1 [0x1])) 44 {*movsi_1} (nil))

(insn 6 5 28 2 fact.c:8 (set (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [0 i+0 S4 A32])
        (const_int 1 [0x1])) 44 {*movsi_1} (nil))

(jump_insn 28 6 29 2 fact.c:8 (set (pc)
        (label_ref 14)) 478 {jump} (nil)
 -> 14)

(barrier 29 28 16)

(code_label 16 29 9 3 3 "" [1 uses])

(note 9 16 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 fact.c:9 (set (reg:SI 0 ax [59])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [0 j+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 11 10 12 3 fact.c:9 (parallel [
            (set (reg:SI 0 ax [60])
                (mult:SI (reg:SI 0 ax [59])
                    (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 28 [0x1c])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) 262 {*mulsi3_1} (nil))

(insn 12 11 13 3 fact.c:9 (set (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [0 j+0 S4 A32])
        (reg:SI 0 ax [60])) 44 {*movsi_1} (nil))

(insn 13 12 14 3 fact.c:8 (parallel [
            (set (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 28 [0x1c])) [0 i+0 S4 A32])
                (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 28 [0x1c])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 197 {*addsi_1} (nil))

(code_label 14 13 15 4 2 "" [1 uses])

(note 15 14 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 15 18 4 fact.c:8 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 28 [0x1c])) [0 i+0 S4 A32])
            (const_int 6 [0x6]))) 6 {*cmpsi_1} (nil))

(jump_insn 18 17 19 4 fact.c:8 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 16)
            (pc))) 465 {*jcc_1} (nil)
 -> 16)

(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 5 fact.c:11 (set (reg/f:SI 0 ax [orig:58 D.2518 ] [58])
        (symbol_ref/f:SI ("*.LC0") [flags 0x2]  <string_cst 0xb77a72d0>)) 44 {*movsi_1} (nil))

(insn 21 20 22 5 fact.c:11 (set (reg:SI 1 dx [61])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 24 [0x18])) [0 j+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 22 21 23 5 fact.c:11 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 1 dx [61])) 44 {*movsi_1} (nil))

(insn 23 22 24 5 fact.c:11 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (const_int 6 [0x6])) 44 {*movsi_1} (nil))

(insn 24 23 25 5 fact.c:11 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 0 ax [orig:58 D.2518 ] [58])) 44 {*movsi_1} (nil))

(call_insn 25 24 30 5 fact.c:11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0xb7743f00 printf>) [0 S1 A8])
            (const_int 12 [0xc]))) 697 {*call_value_0} (nil)
    (nil))

(note 30 25 0 NOTE_INSN_DELETED)
