hdl_lib_name = lru_mbo_25G_ibert
hdl_library_clause_name = lru_mbo_25G_ibert_lib
hdl_lib_uses_synth = common axi4 technology gemini_lru_board spi
hdl_lib_uses_sim =
hdl_lib_technology =


synth_files =
    src/verilog/example_ibert_ultrascale_gty_0.v
    src/vhdl/lru_led_axi_wrapper.vhd
    src/vhdl/mmm_lru_mbo_25G_ibert.vhd
    src/vhdl/lru_mbo_25G_ibert.vhd

test_bench_files =

[modelsim_project_file]
synth_files =

[vivado_project_file]
synth_top_level_entity =

vivado_copy_files =

vivado_xdc_files =
    vivado/lru_mbo_25G_ibert.xdc

vivado_tcl_files =

vivado_vhdl_files =

vivado_bd_files =
    vivado/bd/lru_led_axi.bd

vivado_ip_repo =

vivado_xci_files =
    ip/repo/ibert_ultrascale_gty_0.xci
