// Seed: 133675517
module module_0 #(
    parameter id_26 = 32'd31,
    parameter id_27 = 32'd73
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @* begin
    disable id_24;
  end
  uwire id_25;
  defparam id_26.id_27 = id_25; id_28(
      .sum(1 + 1),
      .id_0(),
      .id_1(1'b0),
      .id_2(1),
      .id_3(id_16),
      .id_4(1'b0),
      .id_5(1),
      .id_6(id_17),
      .id_7(1),
      .id_8(id_2),
      .id_9(id_27),
      .id_10(""),
      .id_11(~(id_8) > id_15++),
      .id_12(""),
      .id_13(id_27),
      .id_14(id_17 - (id_1)),
      .id_15(id_23),
      .id_16(1'd0 + 1)
  );
endmodule
module module_0 (
    input supply1 id_0,
    input logic id_1,
    input wire id_2,
    input wire module_1,
    output wire id_4,
    input wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    output tri1 id_8,
    input tri id_9,
    input wire id_10,
    output wire id_11,
    output tri1 id_12,
    input tri id_13,
    input tri0 id_14,
    output tri id_15,
    input supply1 id_16,
    input tri id_17,
    output wand id_18,
    output wire id_19,
    input supply1 id_20,
    output supply1 id_21,
    input supply0 id_22,
    output supply1 id_23,
    input wire id_24,
    input tri id_25,
    output tri1 id_26,
    output supply1 id_27,
    input wand id_28,
    output tri id_29,
    output tri0 id_30,
    input uwire id_31,
    output wor id_32
    , id_42,
    input tri1 id_33
    , id_43,
    input tri id_34,
    output uwire id_35,
    input supply0 id_36,
    output logic id_37,
    output wire id_38,
    input tri id_39,
    input uwire id_40
);
  always @(1 or posedge 1'b0)
    if (id_2)
      assume (1);
      else begin
        id_37 <= id_1;
        $display(id_33, id_7, !id_7, 1, 1 & 1 & id_43 & 1'b0, id_2, 1, 1);
      end
  xnor (
      id_4,
      id_33,
      id_13,
      id_10,
      id_42,
      id_31,
      id_39,
      id_5,
      id_9,
      id_6,
      id_0,
      id_17,
      id_43,
      id_28,
      id_24,
      id_2,
      id_40,
      id_36,
      id_14,
      id_20,
      id_1,
      id_25,
      id_7,
      id_34,
      id_16
  );
  module_0(
      id_42,
      id_43,
      id_43,
      id_42,
      id_42,
      id_42,
      id_43,
      id_42,
      id_42,
      id_42,
      id_42,
      id_42,
      id_42,
      id_42,
      id_42,
      id_42,
      id_43,
      id_42,
      id_43,
      id_42,
      id_43,
      id_42,
      id_42
  );
endmodule
