

================================================================
== Vitis HLS Report for 'main_Pipeline_loop_2'
================================================================
* Date:           Mon Aug 12 18:53:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.091 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2570|     2570|  13.084 us|  13.084 us|  2570|  2570|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_2  |     2568|     2568|        29|         10|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     564|    745|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    154|    -|
|Register         |        -|    -|     257|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     821|    963|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |               Instance              |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_10_full_dsp_1_U12  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U13    |fmul_32ns_32ns_32_8_max_dsp_1    |        0|   3|  199|  324|    0|
    +-------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                 |        0|   5|  564|  745|    0|
    +-------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln77_fu_101_p2  |         +|   0|  0|  15|           8|           1|
    |icmp_ln75_fu_95_p2  |      icmp|   0|  0|  15|           8|           2|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  32|          17|           5|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  59|         11|    1|         11|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2                     |   9|          2|    8|         16|
    |ap_sig_allocacmp_store_forwarded39_load  |   9|          2|   32|         64|
    |grp_fu_78_p0                             |  14|          3|   32|         96|
    |i_fu_34                                  |   9|          2|    8|         16|
    |store_forwarded39_fu_38                  |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 154|         32|  118|        277|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln77_reg_147                  |   8|   0|    8|          0|
    |add_reg_178                       |  32|   0|   32|          0|
    |ap_CS_fsm                         |  10|   0|   10|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_34                           |   8|   0|    8|          0|
    |icmp_ln75_reg_143                 |   1|   0|    1|          0|
    |icmp_ln75_reg_143_pp0_iter1_reg   |   1|   0|    1|          0|
    |mul1_reg_168                      |  32|   0|   32|          0|
    |mul_reg_163                       |  32|   0|   32|          0|
    |q_reg_157                         |  32|   0|   32|          0|
    |store_forwarded39_fu_38           |  32|   0|   32|          0|
    |add_ln77_reg_147                  |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 257|  32|  201|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_2|  return value|
|B_load          |   in|   32|     ap_none|                B_load|        scalar|
|sum_s_address0  |  out|    8|   ap_memory|                 sum_s|         array|
|sum_s_ce0       |  out|    1|   ap_memory|                 sum_s|         array|
|sum_s_q0        |   in|   32|   ap_memory|                 sum_s|         array|
|B_address0      |  out|    8|   ap_memory|                     B|         array|
|B_ce0           |  out|    1|   ap_memory|                     B|         array|
|B_we0           |  out|    1|   ap_memory|                     B|         array|
|B_d0            |  out|   32|   ap_memory|                     B|         array|
+----------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 10, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 32 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_forwarded39 = alloca i32 1"   --->   Operation 33 'alloca' 'store_forwarded39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%B_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %B_load"   --->   Operation 34 'read' 'B_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %B_load_read, i32 %store_forwarded39"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln75 = store i8 0, i8 %i" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 36 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc63"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_2 = load i8 %i" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 38 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.91ns)   --->   "%icmp_ln75 = icmp_eq  i8 %i_2, i8 255" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 39 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.91ns)   --->   "%add_ln77 = add i8 %i_2, i8 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 40 'add' 'add_ln77' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc63.split, void %for.end65.exitStub" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 41 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i8 %i_2" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 42 'zext' 'zext_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sum_addr = getelementptr i32 %sum_s, i64 0, i64 %zext_ln75" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:76]   --->   Operation 43 'getelementptr' 'sum_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%q = load i8 %sum_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:76]   --->   Operation 44 'load' 'q' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln75 = store i8 %add_ln77, i8 %i" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 45 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%q = load i8 %sum_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:76]   --->   Operation 46 'load' 'q' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 47 [8/8] (2.56ns)   --->   "%mul = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 47 'fmul' 'mul' <Predicate = (!icmp_ln75)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 48 [7/8] (2.56ns)   --->   "%mul = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 48 'fmul' 'mul' <Predicate = (!icmp_ln75)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 49 [6/8] (2.56ns)   --->   "%mul = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 49 'fmul' 'mul' <Predicate = (!icmp_ln75)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 50 [5/8] (2.56ns)   --->   "%mul = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 50 'fmul' 'mul' <Predicate = (!icmp_ln75)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 51 [4/8] (2.56ns)   --->   "%mul = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 51 'fmul' 'mul' <Predicate = (!icmp_ln75)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 52 [3/8] (2.56ns)   --->   "%mul = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 52 'fmul' 'mul' <Predicate = (!icmp_ln75)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 53 [2/8] (2.56ns)   --->   "%mul = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 53 'fmul' 'mul' <Predicate = (!icmp_ln75)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 54 [1/8] (2.56ns)   --->   "%mul = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 54 'fmul' 'mul' <Predicate = (!icmp_ln75)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 55 [8/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 55 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 56 [7/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 56 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.56>
ST_13 : Operation 57 [6/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 57 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.56>
ST_14 : Operation 58 [5/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 58 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.56>
ST_15 : Operation 59 [4/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 59 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.56>
ST_16 : Operation 60 [3/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 60 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.56>
ST_17 : Operation 61 [2/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 61 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.56>
ST_18 : Operation 62 [1/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 62 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 63 [1/1] (0.00ns)   --->   "%store_forwarded39_load = load i32 %store_forwarded39" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 63 'load' 'store_forwarded39_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 64 [10/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 64 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 65 [9/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 65 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 66 [8/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 66 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.35>
ST_22 : Operation 67 [7/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 67 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.35>
ST_23 : Operation 68 [6/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 68 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.35>
ST_24 : Operation 69 [5/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 69 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.35>
ST_25 : Operation 70 [4/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 70 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.35>
ST_26 : Operation 71 [3/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 71 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.35>
ST_27 : Operation 72 [2/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 72 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.35>
ST_28 : Operation 73 [1/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 73 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 74 'specpipeline' 'specpipeline_ln75' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln75 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln75' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 76 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %add_ln77" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 77 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 78 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln77" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 78 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 79 [1/1] (3.25ns)   --->   "%store_ln77 = store i32 %add, i8 %B_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 79 'store' 'store_ln77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_29 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln77 = store i32 %add, i32 %store_forwarded39" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 80 'store' 'store_ln77' <Predicate = true> <Delay = 1.58>
ST_29 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc63" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 81 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ B_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010000000000000000000000000000]
store_forwarded39      (alloca           ) [ 011111111111111111111111111111]
B_load_read            (read             ) [ 000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000]
store_ln75             (store            ) [ 000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000]
i_2                    (load             ) [ 000000000000000000000000000000]
icmp_ln75              (icmp             ) [ 011111111111111111110000000000]
add_ln77               (add              ) [ 011111111111111111111111111111]
br_ln75                (br               ) [ 000000000000000000000000000000]
zext_ln75              (zext             ) [ 000000000000000000000000000000]
sum_addr               (getelementptr    ) [ 001000000000000000000000000000]
store_ln75             (store            ) [ 000000000000000000000000000000]
q                      (load             ) [ 011111111111111111100000000000]
mul                    (fmul             ) [ 011111111001111111100000000000]
mul1                   (fmul             ) [ 011111111110000000011111111110]
store_forwarded39_load (load             ) [ 011111111010000000001111111110]
add                    (fadd             ) [ 000000000100000000000000000001]
specpipeline_ln75      (specpipeline     ) [ 000000000000000000000000000000]
speclooptripcount_ln75 (speclooptripcount) [ 000000000000000000000000000000]
specloopname_ln75      (specloopname     ) [ 000000000000000000000000000000]
zext_ln77              (zext             ) [ 000000000000000000000000000000]
B_addr                 (getelementptr    ) [ 000000000000000000000000000000]
store_ln77             (store            ) [ 000000000000000000000000000000]
store_ln77             (store            ) [ 000000000000000000000000000000]
br_ln75                (br               ) [ 000000000000000000000000000000]
ret_ln0                (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="B_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="store_forwarded39_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="store_forwarded39/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="B_load_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_load_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="sum_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="8" slack="0"/>
<pin id="52" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="B_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="8" slack="0"/>
<pin id="65" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/29 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln77_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="1"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/29 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="1"/>
<pin id="77" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/19 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="0" index="1" bw="32" slack="1"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul1/11 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln75_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_2_load_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln75_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="add_ln77_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln75_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln75_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_forwarded39_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="18"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="store_forwarded39_load/19 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln77_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="28"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/29 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln77_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="0" index="1" bw="32" slack="28"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/29 "/>
</bind>
</comp>

<comp id="129" class="1005" name="i_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="136" class="1005" name="store_forwarded39_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="store_forwarded39 "/>
</bind>
</comp>

<comp id="143" class="1005" name="icmp_ln75_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="147" class="1005" name="add_ln77_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="28"/>
<pin id="149" dir="1" index="1" bw="8" slack="28"/>
</pin_list>
<bind>
<opset="add_ln77 "/>
</bind>
</comp>

<comp id="152" class="1005" name="sum_addr_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="1"/>
<pin id="154" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_addr "/>
</bind>
</comp>

<comp id="157" class="1005" name="q_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q "/>
</bind>
</comp>

<comp id="163" class="1005" name="mul_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="168" class="1005" name="mul1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="173" class="1005" name="store_forwarded39_load_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="store_forwarded39_load "/>
</bind>
</comp>

<comp id="178" class="1005" name="add_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="86"><net_src comp="42" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="92" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="92" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="92" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="116"><net_src comp="101" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="117" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="124"><net_src comp="121" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="132"><net_src comp="34" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="135"><net_src comp="129" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="139"><net_src comp="38" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="142"><net_src comp="136" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="146"><net_src comp="95" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="101" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="155"><net_src comp="48" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="160"><net_src comp="55" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="166"><net_src comp="78" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="171"><net_src comp="78" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="176"><net_src comp="117" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="181"><net_src comp="74" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="125" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B | {29 }
 - Input state : 
	Port: main_Pipeline_loop_2 : B_load | {1 }
	Port: main_Pipeline_loop_2 : sum_s | {1 2 }
  - Chain level:
	State 1
		store_ln75 : 1
		i_2 : 1
		icmp_ln75 : 2
		add_ln77 : 2
		br_ln75 : 3
		zext_ln75 : 2
		sum_addr : 3
		q : 4
		store_ln75 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		add : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		B_addr : 1
		store_ln77 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |        grp_fu_74       |    2    |   365   |   421   |
|----------|------------------------|---------|---------|---------|
|   fmul   |        grp_fu_78       |    3    |   199   |   324   |
|----------|------------------------|---------|---------|---------|
|   icmp   |     icmp_ln75_fu_95    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    add   |     add_ln77_fu_101    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|   read   | B_load_read_read_fu_42 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln75_fu_107    |    0    |    0    |    0    |
|          |    zext_ln77_fu_121    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    5    |   564   |   775   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln77_reg_147       |    8   |
|          add_reg_178         |   32   |
|           i_reg_129          |    8   |
|       icmp_ln75_reg_143      |    1   |
|         mul1_reg_168         |   32   |
|          mul_reg_163         |   32   |
|           q_reg_157          |   32   |
|store_forwarded39_load_reg_173|   32   |
|   store_forwarded39_reg_136  |   32   |
|       sum_addr_reg_152       |    8   |
+------------------------------+--------+
|             Total            |   217  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_74    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_78    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   144  ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   564  |   775  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   217  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |   781  |   802  |
+-----------+--------+--------+--------+--------+
