/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2020-2024 HabanaLabs, Ltd.
 * Copyright (C) 2023-2024, Intel Corporation.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_TXB_REGS_H_
#define ASIC_REG_NIC0_TXB_REGS_H_

/*****************************************
 *   NIC0_TXB
 *   (Prototype: NIC_TXB)
 *****************************************
 */

#define NIC0_TXB_ADD_ERROR_TO_PACKET 0x5454000

#define NIC0_TXB_DBG_TRIG_0 0x5454004

#define NIC0_TXB_DBG_TRIG_1 0x5454008

#define NIC0_TXB_GLOBAL_PAUSE 0x545400C

#define NIC0_TXB_PORT_DATA_COUNT_31_0_0 0x5454010

#define NIC0_TXB_PORT_DATA_COUNT_31_0_1 0x5454014

#define NIC0_TXB_PORT_DATA_COUNT_31_0_2 0x5454018

#define NIC0_TXB_PORT_DATA_COUNT_31_0_3 0x545401C

#define NIC0_TXB_PORT_DATA_COUNT_63_32_0 0x5454020

#define NIC0_TXB_PORT_DATA_COUNT_63_32_1 0x5454024

#define NIC0_TXB_PORT_DATA_COUNT_63_32_2 0x5454028

#define NIC0_TXB_PORT_DATA_COUNT_63_32_3 0x545402C

#define NIC0_TXB_PORT_TIME_COUNT_31_0_0 0x5454030

#define NIC0_TXB_PORT_TIME_COUNT_31_0_1 0x5454034

#define NIC0_TXB_PORT_TIME_COUNT_31_0_2 0x5454038

#define NIC0_TXB_PORT_TIME_COUNT_31_0_3 0x545403C

#define NIC0_TXB_PORT_TIME_COUNT_63_32_0 0x5454040

#define NIC0_TXB_PORT_TIME_COUNT_63_32_1 0x5454044

#define NIC0_TXB_PORT_TIME_COUNT_63_32_2 0x5454048

#define NIC0_TXB_PORT_TIME_COUNT_63_32_3 0x545404C

#define NIC0_TXB_CLEAR_PORT_COUNT 0x5454050

#define NIC0_TXB_DBG_COUNT_SELECT_0 0x5454060

#define NIC0_TXB_DBG_COUNT_SELECT_1 0x5454064

#define NIC0_TXB_DBG_COUNT_SELECT_2 0x5454068

#define NIC0_TXB_DBG_COUNT_SELECT_3 0x545406C

#define NIC0_TXB_DBG_COUNT_SELECT_4 0x5454070

#define NIC0_TXB_DBG_COUNT_SELECT_5 0x5454074

#define NIC0_TXB_DBG_COUNT_SELECT_6 0x5454078

#define NIC0_TXB_DBG_COUNT_SELECT_7 0x545407C

#define NIC0_TXB_DBG_COUNT_SELECT_8 0x5454080

#define NIC0_TXB_DBG_COUNT_SELECT_9 0x5454084

#define NIC0_TXB_DBG_COUNT_SELECT_10 0x5454088

#define NIC0_TXB_DBG_COUNT_SELECT_11 0x545408C

#define NIC0_TXB_DBG_COUNT_SELECT_12 0x5454090

#define NIC0_TXB_DBG_COUNT_SELECT_13 0x5454094

#define NIC0_TXB_DBG_COUNT_SELECT_14 0x5454098

#define NIC0_TXB_DBG_COUNT_SELECT_15 0x545409C

#define NIC0_TXB_DBG_COUNT_SELECT_16 0x54540A0

#define NIC0_TXB_DBG_COUNT_SELECT_17 0x54540A4

#define NIC0_TXB_DBG_COUNT_SELECT_18 0x54540A8

#define NIC0_TXB_DBG_COUNT_SELECT_19 0x54540AC

#define NIC0_TXB_DBG_COUNT_SELECT_20 0x54540B0

#define NIC0_TXB_DBG_COUNT_SELECT_21 0x54540B4

#define NIC0_TXB_DBG_COUNT_SELECT_22 0x54540B8

#define NIC0_TXB_DBG_COUNT_SELECT_23 0x54540BC

#define NIC0_TXB_READ_CREDIT_0 0x54540C0

#define NIC0_TXB_READ_CREDIT_1 0x54540C4

#define NIC0_TXB_READ_CREDIT_2 0x54540C8

#define NIC0_TXB_READ_CREDIT_3 0x54540CC

#define NIC0_TXB_ICRC_CFG 0x54540D0

#define NIC0_TXB_RL_PORT_EN_0 0x54540E0

#define NIC0_TXB_RL_PORT_EN_1 0x54540E4

#define NIC0_TXB_RL_PORT_EN_2 0x54540E8

#define NIC0_TXB_RL_PORT_EN_3 0x54540EC

#define NIC0_TXB_RL_PORT_SAT_0 0x54540F0

#define NIC0_TXB_RL_PORT_SAT_1 0x54540F4

#define NIC0_TXB_RL_PORT_SAT_2 0x54540F8

#define NIC0_TXB_RL_PORT_SAT_3 0x54540FC

#define NIC0_TXB_RL_PORT_RST_0 0x5454100

#define NIC0_TXB_RL_PORT_RST_1 0x5454104

#define NIC0_TXB_RL_PORT_RST_2 0x5454108

#define NIC0_TXB_RL_PORT_RST_3 0x545410C

#define NIC0_TXB_RL_PORT_TIMEOUT_0 0x5454110

#define NIC0_TXB_RL_PORT_TIMEOUT_1 0x5454114

#define NIC0_TXB_RL_PORT_TIMEOUT_2 0x5454118

#define NIC0_TXB_RL_PORT_TIMEOUT_3 0x545411C

#define NIC0_TXB_PORT_INIT 0x5454120

#define NIC0_TXB_PORT_INIT_STATUS 0x5454124

#define NIC0_TXB_CLK_GATE_FORCE_OPEN 0x5454130

#define NIC0_TXB_CLK_GATE_CLOSE_DELAY 0x5454134

#define NIC0_TXB_CLK_GATE_STATUS 0x5454138

#define NIC0_TXB_TDM_PORT_ARB_MASK 0x545413C

#endif /* ASIC_REG_NIC0_TXB_REGS_H_ */
