// Seed: 471678224
module module_0 (
    output id_0,
    input  id_1
);
  assign id_0 = id_1;
  assign id_0 = ~1;
  reg id_2;
  assign id_0[1] = 1;
  assign id_2 = 1;
  always @(1) begin
    id_2 <= 1;
  end
endmodule
