

================================================================
== Synthesis Summary Report of 'inverse_park'
================================================================
+ General Information: 
    * Date:           Mon Jan 31 19:47:57 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        inverse_park
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |     Modules    | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |         |          |     |
    |     & Loops    | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT   | URAM|
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |+ inverse_park  |     -|  3.65|        1|   5.000|         -|        2|     -|        no|     -|   -|  2 (~0%)|  36 (~0%)|    -|
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-------------+---------------+-------+--------+--------+
| Interface   | Register Mode | TDATA | TREADY | TVALID |
+-------------+---------------+-------+--------+--------+
| current_out | both          | 64    | 1      | 1      |
| data_in     | both          | 64    | 1      | 1      |
+-------------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+--------------------------------+
| Argument    | Direction | Datatype                       |
+-------------+-----------+--------------------------------+
| data_in     | in        | stream<unsigned long long, 0>& |
| current_out | out       | stream<unsigned long long, 0>& |
+-------------+-----------+--------------------------------+

* SW-to-HW Mapping
+-------------+--------------+-----------+
| Argument    | HW Interface | HW Type   |
+-------------+--------------+-----------+
| data_in     | data_in      | interface |
| current_out | current_out  | interface |
+-------------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------+--------------------------------------------------+
| Type      | Options                    | Location                                         |
+-----------+----------------------------+--------------------------------------------------+
| interface | mode=axis port=data_in     | inverse_park.cpp:14 in inverse_park, data_in     |
| interface | mode=axis port=current_out | inverse_park.cpp:15 in inverse_park, current_out |
+-----------+----------------------------+--------------------------------------------------+


