{"Source Block": ["hdl/library/data_offload/data_offload_fsm.v@207:217@HdlStmAssign", "    wr_init_req_d <= wr_init_req_s;\n  end\n  assign wr_init_req_pos_s = ~wr_init_req_d & wr_init_req_s;\n\n  // status bits\n  assign wr_full = (wr_addr == {{(WR_ADDRESS_WIDTH-1){1'b1}}, 1'b0}) ? 1'b1 : 1'b0;\n\n  // generate INIT acknowledge signal in WRITE domain (in case of ADCs)\n  assign wr_init_ack_s = (wr_fsm_state == WR_SYNC) ? 1'b1 : 1'b0;\n\n  // write address generation\n"], "Clone Blocks": [["hdl/library/data_offload/data_offload_fsm.v@204:214", "\n  // the initialization interface (init_req) is edge sensitive\n  always @(posedge wr_clk) begin\n    wr_init_req_d <= wr_init_req_s;\n  end\n  assign wr_init_req_pos_s = ~wr_init_req_d & wr_init_req_s;\n\n  // status bits\n  assign wr_full = (wr_addr == {{(WR_ADDRESS_WIDTH-1){1'b1}}, 1'b0}) ? 1'b1 : 1'b0;\n\n  // generate INIT acknowledge signal in WRITE domain (in case of ADCs)\n"], ["hdl/library/data_offload/data_offload_fsm.v@201:213", "\n    end\n  end\n\n  // the initialization interface (init_req) is edge sensitive\n  always @(posedge wr_clk) begin\n    wr_init_req_d <= wr_init_req_s;\n  end\n  assign wr_init_req_pos_s = ~wr_init_req_d & wr_init_req_s;\n\n  // status bits\n  assign wr_full = (wr_addr == {{(WR_ADDRESS_WIDTH-1){1'b1}}, 1'b0}) ? 1'b1 : 1'b0;\n\n"]], "Diff Content": {"Delete": [[212, "  assign wr_full = (wr_addr == {{(WR_ADDRESS_WIDTH-1){1'b1}}, 1'b0}) ? 1'b1 : 1'b0;\n"]], "Add": [[212, "  assign wr_almost_full = (wr_addr == {{(WR_ADDRESS_WIDTH-1){1'b1}}, 1'b0}) ? 1'b1 : 1'b0;\n"], [212, "  assign wr_full = &wr_addr;\n"]]}}