Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ViVado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'debug_addr' [D:/ViVado/CA_Lab/lab4/lab4.srcs/sim_1/imports/sim/core_sim.v:14]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'a' [D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/RV32core.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'PCSource' [D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/RV32core.v:196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Addr' [D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/RV32core.v:209]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'DatatoReg' [D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/RV32core.v:213]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/cache/cmu.v" Line 1. Module cmu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/cache/cache.v" Line 5. Module cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/cache/cmu.v" Line 1. Module cmu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/cache/cache.v" Line 5. Module cache_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_clk
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.cmp_32
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.REG_ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_EX_MEM
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.cmu_default
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.CPUTEST
Compiling module xil_defaultlib.RV32core
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
