

================================================================
== Vitis HLS Report for 'pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2'
================================================================
* Date:           Thu Dec 18 21:18:20 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.212 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     2058|     2058|  20.580 us|  20.580 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_6_1_VITIS_LOOP_7_2  |     2056|     2056|        11|          2|          1|  1024|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.09>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 14 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 15 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img1, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.47ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 19 [1/1] (0.47ns)   --->   "%store_ln6 = store i6 0, i6 %y" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 19 'store' 'store_ln6' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 20 [1/1] (0.47ns)   --->   "%store_ln7 = store i6 0, i6 %x" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 20 'store' 'store_ln7' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.16ns)   --->   "%icmp_ln6 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 23 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.16ns)   --->   "%add_ln6_2 = add i11 %indvar_flatten_load, i11 1" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 24 'add' 'add_ln6_2' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %for.inc37.i, void %for.body4.i293.preheader.exitStub" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 25 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_load = load i6 %x" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 26 'load' 'x_load' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 27 'load' 'y_load' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.97ns)   --->   "%add_ln6 = add i6 %y_load, i6 1" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 28 'add' 'add_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.97ns)   --->   "%icmp_ln7 = icmp_eq  i6 %x_load, i6 32" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 29 'icmp' 'icmp_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.31ns)   --->   "%select_ln6_1 = select i1 %icmp_ln7, i6 %add_ln6, i6 %y_load" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 30 'select' 'select_ln6_1' <Predicate = (!icmp_ln6)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [10/10] (1.32ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 31 'urem' 'urem_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i6 %select_ln6_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 32 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.47ns)   --->   "%store_ln6 = store i11 %add_ln6_2, i11 %indvar_flatten" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 33 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.47>
ST_1 : Operation 34 [1/1] (0.47ns)   --->   "%store_ln6 = store i6 %select_ln6_1, i6 %y" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 34 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.47>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 35 [1/1] (0.31ns)   --->   "%select_ln6 = select i1 %icmp_ln7, i6 0, i6 %x_load" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 35 'select' 'select_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [9/10] (1.32ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 36 'urem' 'urem_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [10/10] (1.32ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 37 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln9_2 = trunc i6 %select_ln6" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 38 'trunc' 'trunc_ln9_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.97ns)   --->   "%add_ln7 = add i6 %select_ln6, i6 1" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 39 'add' 'add_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.47ns)   --->   "%store_ln7 = store i6 %add_ln7, i6 %x" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 40 'store' 'store_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.47>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.body4.i" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 41 'br' 'br_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.32>
ST_3 : Operation 42 [8/10] (1.32ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 42 'urem' 'urem_ln6' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [9/10] (1.32ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 43 'urem' 'urem_ln7' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.32>
ST_4 : Operation 44 [7/10] (1.32ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 44 'urem' 'urem_ln6' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [8/10] (1.32ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 45 'urem' 'urem_ln7' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.32>
ST_5 : Operation 46 [6/10] (1.32ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 46 'urem' 'urem_ln6' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [7/10] (1.32ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 47 'urem' 'urem_ln7' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.32>
ST_6 : Operation 48 [5/10] (1.32ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 48 'urem' 'urem_ln6' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [6/10] (1.32ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 49 'urem' 'urem_ln7' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.92>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i6 %select_ln6_1" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 50 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.92ns)   --->   "%mul_ln6 = mul i13 %zext_ln6, i13 86" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 51 'mul' 'mul_ln6' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln6, i32 8, i32 12" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 52 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [4/10] (1.32ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 53 'urem' 'urem_ln6' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [5/10] (1.32ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 54 'urem' 'urem_ln7' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.32>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln6_1 = zext i5 %tmp" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 55 'zext' 'zext_ln6_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [3/3] (0.93ns) (grouped into DSP with root node add_ln9_2)   --->   "%mul_ln6_1 = mul i7 %zext_ln6_1, i7 11" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 56 'mul' 'mul_ln6_1' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 57 [3/10] (1.32ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 57 'urem' 'urem_ln6' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [4/10] (1.32ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 58 'urem' 'urem_ln7' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.32>
ST_9 : Operation 59 [2/3] (0.93ns) (grouped into DSP with root node add_ln9_2)   --->   "%mul_ln6_1 = mul i7 %zext_ln6_1, i7 11" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 59 'mul' 'mul_ln6_1' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 60 [2/10] (1.32ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 60 'urem' 'urem_ln6' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [3/10] (1.32ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 61 'urem' 'urem_ln7' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 0, i5 %trunc_ln9_2, i1 0" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 62 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i12 %tmp_s" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 63 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%img1_addr = getelementptr i16 %img1, i64 0, i64 %zext_ln9" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 64 'getelementptr' 'img1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 1, i5 %trunc_ln9_2, i1 0" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 65 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i12 %tmp_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 66 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%img1_addr_1 = getelementptr i16 %img1, i64 0, i64 %zext_ln9_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 67 'getelementptr' 'img1_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [2/2] (0.00ns)   --->   "%img1_load = load i12 %img1_addr" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 68 'load' 'img1_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 69 [2/2] (0.00ns)   --->   "%img1_load_1 = load i12 %img1_addr_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 69 'load' 'img1_load_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 146 [1/1] (0.47ns)   --->   "%ret_ln0 = ret"   --->   Operation 146 'ret' 'ret_ln0' <Predicate = (icmp_ln6)> <Delay = 0.47>

State 10 <SV = 9> <Delay = 2.98>
ST_10 : Operation 70 [1/3] (0.00ns) (grouped into DSP with root node add_ln9_2)   --->   "%mul_ln6_1 = mul i7 %zext_ln6_1, i7 11" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 70 'mul' 'mul_ln6_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 71 [1/10] (1.32ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 71 'urem' 'urem_ln6' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i2 %urem_ln6" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 72 'trunc' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i6 %select_ln6" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 73 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (1.92ns)   --->   "%mul_ln7 = mul i13 %zext_ln7, i13 86" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 74 'mul' 'mul_ln7' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln7, i32 8, i32 12" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 75 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln9_4 = zext i5 %tmp_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 76 'zext' 'zext_ln9_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln9_2 = add i7 %mul_ln6_1, i7 %zext_ln9_4" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 77 'add' 'add_ln9_2' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 78 [2/10] (1.32ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 78 'urem' 'urem_ln7' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load = load i12 %img1_addr" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 79 'load' 'img1_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i16 %img1_load" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 80 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_1 = load i12 %img1_addr_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 81 'load' 'img1_load_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i16 %img1_load_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 82 'sext' 'sext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (1.26ns)   --->   "%add_ln9 = add i17 %sext_ln9_1, i17 %sext_ln9" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 83 'add' 'add_ln9' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 0, i5 %trunc_ln9_2, i1 1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 84 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i12 %tmp_6" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 85 'zext' 'zext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%img1_addr_2 = getelementptr i16 %img1, i64 0, i64 %zext_ln9_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 86 'getelementptr' 'img1_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 1, i5 %trunc_ln9_2, i1 1" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 87 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i12 %tmp_7" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 88 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%img1_addr_3 = getelementptr i16 %img1, i64 0, i64 %zext_ln10" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 89 'getelementptr' 'img1_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [2/2] (0.00ns)   --->   "%img1_load_2 = load i12 %img1_addr_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 90 'load' 'img1_load_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 91 [2/2] (0.00ns)   --->   "%img1_load_3 = load i12 %img1_addr_3" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 91 'load' 'img1_load_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 92 [1/1] (0.64ns)   --->   "%switch_ln9 = switch i2 %trunc_ln6, void %arrayidx365.i415.case.2, i2 0, void %arrayidx365.i415.case.0, i2 1, void %arrayidx365.i415.case.1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 92 'switch' 'switch_ln9' <Predicate = true> <Delay = 0.64>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 93 'br' 'br_ln9' <Predicate = (trunc_ln6 == 1)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 94 'br' 'br_ln9' <Predicate = (trunc_ln6 == 0)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 95 'br' 'br_ln9' <Predicate = (trunc_ln6 != 0 & trunc_ln6 != 1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.21>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_6_1_VITIS_LOOP_7_2_str"   --->   Operation 96 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/pyramid_hls.cpp:8->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 98 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln9_2 = add i7 %mul_ln6_1, i7 %zext_ln9_4" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 99 'add' 'add_ln9_2' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln9_5 = zext i7 %add_ln9_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 100 'zext' 'zext_ln9_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_42 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 101 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_43 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 102 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_44 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 103 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_45 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 104 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_46 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 105 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_47 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 106 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_48 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 107 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_49 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 108 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_50 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 109 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/10] (1.32ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 110 'urem' 'urem_ln7' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i2 %urem_ln7" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 111 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln9_2 = sext i17 %add_ln9" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 112 'sext' 'sext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_2 = load i12 %img1_addr_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 113 'load' 'img1_load_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln9_3 = sext i16 %img1_load_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 114 'sext' 'sext_ln9_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_1 = add i18 %sext_ln9_2, i18 %sext_ln9_3" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 115 'add' 'add_ln9_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 116 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_3 = load i12 %img1_addr_3" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 116 'load' 'img1_load_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i16 %img1_load_3" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 117 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln10 = add i18 %add_ln9_1, i18 %sext_ln10" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 118 'add' 'add_ln10' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln10, i32 17" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 119 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (1.28ns)   --->   "%sub_ln10 = sub i18 0, i18 %add_ln10" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 120 'sub' 'sub_ln10' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln10, i32 2, i32 17" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 121 'partselect' 'trunc_ln10_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (1.26ns)   --->   "%sub_ln10_1 = sub i16 0, i16 %trunc_ln10_1" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 122 'sub' 'sub_ln10_1' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln10, i32 2, i32 17" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 123 'partselect' 'trunc_ln10_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.35ns)   --->   "%select_ln10 = select i1 %tmp_2, i16 %sub_ln10_1, i16 %trunc_ln10_2" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 124 'select' 'select_ln10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.64ns)   --->   "%switch_ln9 = switch i2 %trunc_ln7, void %arrayidx365.i415.case.210, i2 0, void %arrayidx365.i415.case.08, i2 1, void %arrayidx365.i415.case.19" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 125 'switch' 'switch_ln9' <Predicate = (trunc_ln6 == 1)> <Delay = 0.64>
ST_11 : Operation 126 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_46" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 126 'store' 'store_ln9' <Predicate = (trunc_ln6 == 1 & trunc_ln7 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit7" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 127 'br' 'br_ln9' <Predicate = (trunc_ln6 == 1 & trunc_ln7 == 1)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_45" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 128 'store' 'store_ln9' <Predicate = (trunc_ln6 == 1 & trunc_ln7 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit7" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 129 'br' 'br_ln9' <Predicate = (trunc_ln6 == 1 & trunc_ln7 == 0)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_47" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 130 'store' 'store_ln9' <Predicate = (trunc_ln6 == 1 & trunc_ln7 != 0 & trunc_ln7 != 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit7" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 131 'br' 'br_ln9' <Predicate = (trunc_ln6 == 1 & trunc_ln7 != 0 & trunc_ln7 != 1)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.64ns)   --->   "%switch_ln9 = switch i2 %trunc_ln7, void %arrayidx365.i415.case.25, i2 0, void %arrayidx365.i415.case.03, i2 1, void %arrayidx365.i415.case.14" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 132 'switch' 'switch_ln9' <Predicate = (trunc_ln6 == 0)> <Delay = 0.64>
ST_11 : Operation 133 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_43" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 133 'store' 'store_ln9' <Predicate = (trunc_ln6 == 0 & trunc_ln7 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 134 'br' 'br_ln9' <Predicate = (trunc_ln6 == 0 & trunc_ln7 == 1)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_42" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 135 'store' 'store_ln9' <Predicate = (trunc_ln6 == 0 & trunc_ln7 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 136 'br' 'br_ln9' <Predicate = (trunc_ln6 == 0 & trunc_ln7 == 0)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_44" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 137 'store' 'store_ln9' <Predicate = (trunc_ln6 == 0 & trunc_ln7 != 0 & trunc_ln7 != 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 138 'br' 'br_ln9' <Predicate = (trunc_ln6 == 0 & trunc_ln7 != 0 & trunc_ln7 != 1)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.64ns)   --->   "%switch_ln9 = switch i2 %trunc_ln7, void %arrayidx365.i415.case.215, i2 0, void %arrayidx365.i415.case.013, i2 1, void %arrayidx365.i415.case.114" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 139 'switch' 'switch_ln9' <Predicate = (trunc_ln6 != 0 & trunc_ln6 != 1)> <Delay = 0.64>
ST_11 : Operation 140 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_49" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 140 'store' 'store_ln9' <Predicate = (trunc_ln6 != 0 & trunc_ln6 != 1 & trunc_ln7 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit12" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 141 'br' 'br_ln9' <Predicate = (trunc_ln6 != 0 & trunc_ln6 != 1 & trunc_ln7 == 1)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_48" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 142 'store' 'store_ln9' <Predicate = (trunc_ln6 != 0 & trunc_ln6 != 1 & trunc_ln7 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit12" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 143 'br' 'br_ln9' <Predicate = (trunc_ln6 != 0 & trunc_ln6 != 1 & trunc_ln7 == 0)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_50" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 144 'store' 'store_ln9' <Predicate = (trunc_ln6 != 0 & trunc_ln6 != 1 & trunc_ln7 != 0 & trunc_ln7 != 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit12" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 145 'br' 'br_ln9' <Predicate = (trunc_ln6 != 0 & trunc_ln6 != 1 & trunc_ln7 != 0 & trunc_ln7 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.093ns
The critical path consists of the following:
	'store' operation ('store_ln6', ../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28) of constant 0 6 bit on local variable 'y', ../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28 [16]  (0.478 ns)
	'load' operation 6 bit ('y_load', ../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28) on local variable 'y', ../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28 [26]  (0.000 ns)
	'add' operation 6 bit ('add_ln6', ../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28) [27]  (0.975 ns)
	'select' operation 6 bit ('select_ln6_1', ../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28) [32]  (0.313 ns)
	'urem' operation 2 bit ('urem_ln6', ../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28) [38]  (1.327 ns)

 <State 2>: 1.766ns
The critical path consists of the following:
	'select' operation 6 bit ('select_ln6', ../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28) [31]  (0.313 ns)
	'add' operation 6 bit ('add_ln7', ../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28) [131]  (0.975 ns)
	'store' operation ('store_ln7', ../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28) of variable 'add_ln7', ../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28 6 bit on local variable 'x', ../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28 [134]  (0.478 ns)

 <State 3>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln6', ../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28) [38]  (1.327 ns)

 <State 4>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln6', ../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28) [38]  (1.327 ns)

 <State 5>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln6', ../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28) [38]  (1.327 ns)

 <State 6>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln6', ../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28) [38]  (1.327 ns)

 <State 7>: 1.920ns
The critical path consists of the following:
	'mul' operation 13 bit ('mul_ln6', ../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28) [34]  (1.920 ns)

 <State 8>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln6', ../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28) [38]  (1.327 ns)

 <State 9>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln6', ../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28) [38]  (1.327 ns)

 <State 10>: 2.986ns
The critical path consists of the following:
	'mul' operation 13 bit ('mul_ln7', ../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28) [43]  (1.920 ns)
	'add' operation 7 bit of DSP[46] ('add_ln9_2', ../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28) [46]  (1.066 ns)

 <State 11>: 5.212ns
The critical path consists of the following:
	'add' operation 18 bit ('add_ln9_1', ../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28) [80]  (0.000 ns)
	'add' operation 18 bit ('add_ln10', ../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28) [83]  (0.882 ns)
	'sub' operation 18 bit ('sub_ln10', ../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28) [85]  (1.286 ns)
	'sub' operation 16 bit ('sub_ln10_1', ../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28) [87]  (1.260 ns)
	'select' operation 16 bit ('select_ln10', ../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28) [89]  (0.355 ns)
	'store' operation ('store_ln9', ../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28) of variable 'select_ln10', ../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28 16 bit on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3' [100]  (1.428 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
