static void\r\nF_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nint V_4 ;\r\nif ( NULL == V_2 )\r\nreturn;\r\nF_2 ( V_5 L_1 , V_2 -> V_6 ) ;\r\nfor ( V_4 = V_3 ; V_4 ; -- V_4 ) F_2 ( L_2 ) ;\r\nF_2 ( V_5 L_3 , V_2 ,\r\n( long ) V_2 -> V_7 , ( long ) V_2 -> V_8 , V_2 -> V_9 ) ;\r\nF_1 ( V_2 -> V_10 , V_3 + 2 ) ;\r\nF_1 ( V_2 -> V_11 , V_3 ) ;\r\n}\r\nstatic int F_3 ( T_1 V_12 , T_1 V_13 , struct V_14 * V_3 )\r\n{\r\nT_1 V_15 = V_3 -> V_16 . V_17 -> V_18 ;\r\nT_1 V_19 = V_3 -> V_16 . V_17 -> V_20 ;\r\nif ( ( V_12 < V_15 ) ||\r\n( V_12 > V_19 ) ||\r\n( ( V_12 - V_15 ) >= V_21 ) ) {\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic unsigned int\r\nF_4 ( struct V_14 * V_3 , T_2 V_22 , T_1 V_23 , T_2 V_24 )\r\n{\r\nT_2 V_25 = ~ 0U ;\r\nint error = 0 ;\r\nT_2 V_26 = 0 ;\r\nT_2 V_27 = 0 ;\r\nT_2 V_28 = 0 ;\r\nF_5 ( V_3 , V_22 ) ;\r\nF_6 ( V_3 , V_22 ) ;\r\nF_7 ( V_3 , V_3 -> V_16 . V_29 , V_22 , error ) ;\r\nif ( ! error ) {\r\nvoid T_3 * V_30 = V_3 -> V_16 . V_29 + V_31 ;\r\nF_8 ( V_3 , V_22 | V_23 ) ;\r\nswitch ( V_24 ) {\r\ncase 1 : V_25 = ( T_2 ) F_9 ( V_30 + ( V_23 & 3 ) ) ; break;\r\ncase 2 : V_25 = ( T_2 ) F_10 ( V_30 + ( V_23 & 2 ) ) ; break;\r\ncase 4 : V_25 = F_11 ( V_30 ) ; break;\r\n}\r\n}\r\nF_12 ( V_3 , V_3 -> V_16 . V_29 ) ;\r\nreturn ( V_25 ) ;\r\n}\r\nstatic int F_13 ( struct V_32 * V_12 , unsigned int V_33 , int V_34 , int V_24 , T_2 * V_25 )\r\n{\r\nstruct V_14 * V_3 = F_14 ( F_15 ( V_12 -> V_35 ) ) ;\r\nT_2 V_36 = ( V_12 -> V_6 == NULL ) ? 0 : V_12 -> V_18 ;\r\nT_2 V_22 = F_16 ( V_36 , V_33 ) ;\r\nvoid T_3 * V_30 = V_3 -> V_16 . V_29 + V_31 ;\r\nif ( ( V_34 > 255 ) || ( V_33 > 255 ) )\r\nreturn - V_37 ;\r\n{\r\n* V_25 = F_4 ( V_3 , V_22 , V_34 , V_24 ) ;\r\nF_17 ( L_4 , V_38 , V_22 , V_34 , * V_25 ) ;\r\nreturn 0 ;\r\n}\r\nif ( F_18 ( V_3 ) && ! F_3 ( V_12 -> V_18 , V_33 , V_3 ) ) {\r\nF_17 ( L_5 , V_38 , V_22 , V_34 ) ;\r\n* V_25 = ~ 0U ;\r\nreturn ( 0 ) ;\r\n}\r\nF_8 ( V_3 , V_22 | V_34 ) ;\r\nswitch( V_24 ) {\r\ncase 1 : * V_25 = F_9 ( V_30 + ( V_34 & 3 ) ) ; break;\r\ncase 2 : * V_25 = F_10 ( V_30 + ( V_34 & 2 ) ) ; break;\r\ncase 4 : * V_25 = F_11 ( V_30 ) ; break;\r\n}\r\nF_17 ( L_6 , V_38 , V_22 , V_34 , * V_25 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_19 ( struct V_14 * V_3 , T_2 V_22 , T_1 V_23 , T_2 V_25 , T_2 V_24 )\r\n{\r\nint error = 0 ;\r\nT_2 V_26 = 0 ;\r\nT_2 V_27 = 0 ;\r\nT_2 V_28 = 0 ;\r\nvoid T_3 * V_30 = V_3 -> V_16 . V_29 + V_31 ;\r\nF_5 ( V_3 , V_22 ) ;\r\nF_8 ( V_3 , V_22 | V_23 ) ;\r\nswitch ( V_24 ) {\r\ncase 1 : F_20 ( V_25 , V_30 + ( V_23 & 3 ) ) ; break;\r\ncase 2 : F_21 ( V_25 , V_30 + ( V_23 & 2 ) ) ; break;\r\ncase 4 : F_22 ( V_25 , V_30 ) ; break;\r\n}\r\nF_7 ( V_3 , V_3 -> V_16 . V_29 , V_22 , error ) ;\r\nF_12 ( V_3 , V_3 -> V_16 . V_29 ) ;\r\n}\r\nstatic int F_23 ( struct V_32 * V_12 , unsigned int V_33 , int V_34 , int V_24 , T_2 V_25 )\r\n{\r\nstruct V_14 * V_3 = F_14 ( F_15 ( V_12 -> V_35 ) ) ;\r\nT_2 V_36 = ( V_12 -> V_6 == NULL ) ? 0 : V_12 -> V_18 ;\r\nT_2 V_22 = F_16 ( V_36 , V_33 ) ;\r\nif ( ( V_34 > 255 ) || ( V_33 > 255 ) )\r\nreturn - V_37 ;\r\nif ( ! F_18 ( V_3 ) ) {\r\nF_19 ( V_3 , V_22 , V_34 , ( T_2 ) V_25 , V_24 ) ;\r\nF_17 ( L_7 , V_38 , V_22 , V_34 , V_25 ) ;\r\nreturn 0 ;\r\n}\r\nif ( F_18 ( V_3 ) && ( ! F_3 ( V_12 -> V_18 , V_33 , V_3 ) ) ) {\r\nF_17 ( L_8 , V_38 , V_22 , V_34 , V_25 ) ;\r\nreturn 1 ;\r\n}\r\nF_17 ( L_9 , V_38 , V_22 , V_34 , V_25 ) ;\r\nF_8 ( V_3 , V_22 | V_34 ) ;\r\nswitch( V_24 ) {\r\ncase 1 : F_20 ( V_25 , V_3 -> V_16 . V_29 + V_31 + ( V_34 & 3 ) ) ;\r\nbreak;\r\ncase 2 : F_21 ( V_25 , V_3 -> V_16 . V_29 + V_31 + ( V_34 & 2 ) ) ;\r\nbreak;\r\ncase 4 : F_22 ( V_25 , V_3 -> V_16 . V_29 + V_31 ) ;\r\nbreak;\r\n}\r\nV_39 = F_11 ( V_3 -> V_16 . V_29 + V_40 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_32 * V_12 , unsigned int V_33 , int V_34 , int V_24 , T_2 * V_25 )\r\n{\r\nstruct V_14 * V_3 = F_14 ( F_15 ( V_12 -> V_35 ) ) ;\r\nT_2 V_36 = ( V_12 -> V_6 == NULL ) ? 0 : V_12 -> V_18 ;\r\nT_2 V_22 = F_16 ( V_36 , V_33 ) ;\r\nvoid T_3 * V_30 = V_3 -> V_16 . V_29 + V_31 ;\r\nif ( ( V_34 > 255 ) || ( V_33 > 255 ) )\r\nreturn - V_37 ;\r\nF_25 ( V_3 , V_22 | V_34 ) ;\r\nswitch( V_24 ) {\r\ncase 1 :\r\n* V_25 = F_9 ( V_30 + ( V_34 & 3 ) ) ;\r\nbreak;\r\ncase 2 :\r\n* V_25 = F_10 ( V_30 + ( V_34 & 2 ) ) ;\r\nbreak;\r\ncase 4 :\r\n* V_25 = F_11 ( V_30 ) ; break;\r\nbreak;\r\n}\r\nF_17 ( L_10 , V_22 , V_34 , * V_25 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_26 ( struct V_32 * V_12 , unsigned int V_33 , int V_34 , int V_24 , T_2 V_25 )\r\n{\r\nstruct V_14 * V_3 = F_14 ( F_15 ( V_12 -> V_35 ) ) ;\r\nvoid T_3 * V_30 = V_3 -> V_16 . V_29 + V_31 ;\r\nT_2 V_36 = ( V_12 -> V_6 == NULL ) ? 0 : V_12 -> V_18 ;\r\nT_2 V_22 = F_16 ( V_36 , V_33 ) ;\r\nif ( ( V_34 > 255 ) || ( V_33 > 255 ) )\r\nreturn - V_37 ;\r\nF_17 ( L_11 , V_38 , V_22 , V_34 , V_25 ) ;\r\nF_25 ( V_3 , V_22 | V_34 ) ;\r\nswitch( V_24 ) {\r\ncase 1 :\r\nF_20 ( V_25 , V_30 + ( V_34 & 3 ) ) ;\r\nbreak;\r\ncase 2 :\r\nF_21 ( V_25 , V_30 + ( V_34 & 2 ) ) ;\r\nbreak;\r\ncase 4 :\r\nF_22 ( V_25 , V_30 ) ;\r\nbreak;\r\n}\r\nV_39 = F_27 ( V_3 -> V_16 . V_29 + V_40 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_28 ( void )\r\n{\r\nF_29 ( V_41 L_12 ) ;\r\n}\r\nstatic unsigned long\r\nF_30 ( struct V_1 * V_42 , struct V_1 * V_43 )\r\n{\r\nunsigned long V_7 = V_43 -> V_7 ;\r\nunsigned long V_8 = V_43 -> V_8 ;\r\nstruct V_1 * V_44 = V_42 -> V_10 ;\r\nif ( V_8 <= V_7 || V_7 < V_42 -> V_7 || ! V_44 )\r\nreturn 0 ;\r\nwhile ( V_44 && V_44 -> V_8 < V_7 )\r\nV_44 = V_44 -> V_11 ;\r\nif ( ! V_44 ) return 0 ;\r\nif ( V_44 -> V_7 >= V_8 ) return 0 ;\r\nif ( V_44 -> V_7 <= V_7 ) {\r\nV_43 -> V_7 = V_44 -> V_8 + 1 ;\r\nif ( V_44 -> V_8 >= V_8 ) {\r\nreturn 1 ;\r\n}\r\n}\r\nif ( V_44 -> V_8 < V_8 ) {\r\nV_43 -> V_8 = V_44 -> V_7 - 1 ;\r\n}\r\nF_2 ( V_45 L_13\r\nL_14 ,\r\nV_7 , V_8 ,\r\n( long ) V_43 -> V_7 , ( long ) V_43 -> V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_31 ( struct V_32 * V_12 )\r\n{\r\nstruct V_46 * V_47 ;\r\n#ifdef F_32\r\nT_4 V_48 ;\r\n#endif\r\nstruct V_14 * V_49 = F_14 ( F_15 ( V_12 -> V_35 ) ) ;\r\nint V_50 = F_33 ( V_49 -> V_16 . V_51 ) ;\r\nF_29 ( L_15 ,\r\nV_12 , V_12 -> V_18 , V_12 -> V_35 -> V_52 ) ;\r\nif ( V_12 -> V_6 ) {\r\nint V_4 ;\r\nF_34 ( V_12 ) ;\r\nfor ( V_4 = V_53 ; V_4 < V_54 ; V_4 ++ ) {\r\nF_35 ( V_12 -> V_55 , V_4 ) ;\r\n}\r\n} else {\r\nint V_56 , V_4 ;\r\nF_29 ( L_16 ,\r\nV_49 -> V_16 . V_57 . V_58 ,\r\nV_49 -> V_16 . V_57 . V_7 , V_49 -> V_16 . V_57 . V_8 ,\r\nV_49 -> V_16 . V_57 . V_9 ) ;\r\nF_29 ( L_16 ,\r\nV_49 -> V_16 . V_59 . V_58 ,\r\nV_49 -> V_16 . V_59 . V_7 , V_49 -> V_16 . V_59 . V_8 ,\r\nV_49 -> V_16 . V_59 . V_9 ) ;\r\nV_56 = F_36 ( & V_60 , & ( V_49 -> V_16 . V_57 ) ) ;\r\nif ( V_56 < 0 ) {\r\nF_1 ( & V_60 , 2 ) ;\r\nF_37 () ;\r\n}\r\nV_12 -> V_1 [ 0 ] = & ( V_49 -> V_16 . V_57 ) ;\r\nV_4 = 1 ;\r\nif ( V_49 -> V_16 . V_61 . V_7 ) {\r\nV_56 = F_36 ( & V_62 ,\r\n& ( V_49 -> V_16 . V_61 ) ) ;\r\nif ( V_56 < 0 ) {\r\nF_2 ( L_17\r\nL_18 ,\r\n( long ) V_49 -> V_16 . V_61 . V_7 ,\r\n( long ) V_49 -> V_16 . V_61 . V_8 ) ;\r\n} else\r\nV_12 -> V_1 [ V_4 ++ ] = & ( V_49 -> V_16 . V_61 ) ;\r\n}\r\nif ( F_30 ( & V_62 ,\r\n& ( V_49 -> V_16 . V_59 ) ) ) {\r\nF_2 ( V_45 L_19 ,\r\n( long ) V_49 -> V_16 . V_59 . V_7 ,\r\n( long ) V_49 -> V_16 . V_59 . V_8 ) ;\r\n} else {\r\nV_56 = F_36 ( & V_62 , & ( V_49 -> V_16 . V_59 ) ) ;\r\nif ( V_56 < 0 ) {\r\nF_2 ( V_63 L_17\r\nL_20 ,\r\n( long ) V_49 -> V_16 . V_59 . V_7 ,\r\n( long ) V_49 -> V_16 . V_59 . V_8 ) ;\r\n} else\r\nV_12 -> V_1 [ V_4 ++ ] = & ( V_49 -> V_16 . V_59 ) ;\r\n}\r\n#ifdef F_38\r\nif ( V_49 -> V_16 . V_64 . V_9 ) {\r\nV_56 = F_36 ( & V_62 , & ( V_49 -> V_16 . V_64 ) ) ;\r\nif ( V_56 < 0 ) {\r\nF_2 ( L_17\r\nL_21 ,\r\n( long ) V_49 -> V_16 . V_64 . V_7 ,\r\n( long ) V_49 -> V_16 . V_64 . V_8 ) ;\r\nF_1 ( & V_62 , 2 ) ;\r\nF_37 () ;\r\n}\r\nV_12 -> V_1 [ V_4 ++ ] = & ( V_49 -> V_16 . V_64 ) ;\r\n}\r\n#endif\r\n}\r\nF_39 (ln, &bus->devices) {\r\nint V_4 ;\r\nstruct V_65 * V_66 = F_40 ( V_47 ) ;\r\nF_29 ( L_22 , F_41 ( V_66 ) ) ;\r\nfor ( V_4 = 0 ; V_4 < V_53 ; V_4 ++ ) {\r\nstruct V_1 * V_67 = & V_66 -> V_1 [ V_4 ] ;\r\nif ( ! V_67 -> V_7 )\r\ncontinue;\r\nif ( V_67 -> V_9 & V_68 ) {\r\nF_29 ( L_23 ,\r\nV_67 -> V_7 , V_67 -> V_8 ) ;\r\nV_67 -> V_7 |= V_50 ;\r\nV_67 -> V_8 |= V_50 ;\r\nF_29 ( L_24 , V_67 -> V_7 , V_67 -> V_8 ) ;\r\n} else if ( V_67 -> V_9 & V_69 ) {\r\nF_29 ( L_25 ,\r\nV_67 -> V_7 , V_67 -> V_8 ) ;\r\nV_67 -> V_7 = F_42 ( F_43 ( V_49 ) , V_67 -> V_7 ) ;\r\nV_67 -> V_8 = F_42 ( F_43 ( V_49 ) , V_67 -> V_8 ) ;\r\nF_29 ( L_24 , V_67 -> V_7 , V_67 -> V_8 ) ;\r\n} else {\r\nF_29 ( L_26 ,\r\nV_67 -> V_9 , V_67 -> V_7 , V_67 -> V_8 ) ;\r\n}\r\nF_35 ( V_66 , V_4 ) ;\r\n}\r\n#ifdef F_32\r\n( void ) F_44 ( V_66 , V_70 , & V_48 ) ;\r\nV_12 -> V_71 &= ~ ( V_48 & V_72 ) ;\r\n#endif\r\nif ( ( V_66 -> V_73 >> 8 ) == V_74 )\r\ncontinue;\r\nF_45 ( V_49 -> V_75 , V_66 ) ;\r\n}\r\n#ifdef F_32\r\nif ( V_76 ) {\r\nif ( V_12 -> V_6 ) {\r\nT_1 V_77 ;\r\n( void ) F_46 ( V_12 -> V_55 , V_78 , & V_77 ) ;\r\n( void ) F_47 ( V_12 -> V_55 , V_78 , V_77 | V_72 ) ;\r\n} else {\r\n}\r\nV_76 = V_79 ;\r\n}\r\nF_39 (ln, &bus->devices) {\r\n( void ) F_44 ( V_66 , V_80 , & V_48 ) ;\r\nV_48 |= V_81 | V_82 | V_76 ;\r\n( void ) F_48 ( V_66 , V_80 , V_48 ) ;\r\n}\r\n#endif\r\n}\r\nstatic void\r\nF_49 ( struct V_83 * V_84 , struct V_14 * V_85 )\r\n{\r\nunsigned long V_86 ;\r\nlong V_87 ;\r\nlong V_48 ;\r\nlong V_88 ;\r\nT_5 * V_89 ;\r\nT_5 * V_90 ;\r\nint V_4 ;\r\nV_89 = F_50 ( sizeof( T_5 ) , V_91 ) ;\r\nif ( ! V_89 )\r\nreturn;\r\nV_90 = F_50 ( sizeof( T_5 ) , V_91 ) ;\r\nif ( ! V_90 ) {\r\nF_51 ( V_89 ) ;\r\nreturn;\r\n}\r\nV_48 = F_52 ( & V_86 , V_84 -> V_92 , V_84 -> V_93 ,\r\nV_94 , V_89 ) ;\r\nV_88 = V_89 -> V_95 [ 1 ] ;\r\nV_48 |= F_52 ( & V_86 , V_84 -> V_92 , V_84 -> V_93 ,\r\nV_96 , V_90 ) ;\r\nV_87 = V_90 -> V_95 [ 1 ] ;\r\nif ( V_48 != V_97 ) {\r\nF_53 ( L_27 ) ;\r\n}\r\nif ( F_54 ( V_89 -> V_98 ) != V_99 ) {\r\nF_53 ( L_28 ) ;\r\n}\r\nfor ( V_4 = 0 ; V_4 < V_88 ; V_4 ++ ) {\r\nstruct {\r\nunsigned long type ;\r\nunsigned long V_7 ;\r\nunsigned long V_8 ;\r\n} * V_100 , * V_101 ;\r\nstruct V_1 * V_2 ;\r\nV_100 = ( void * ) & ( V_89 -> V_95 [ 2 + V_4 * 3 ] ) ;\r\nV_101 = ( void * ) & ( V_90 -> V_95 [ 2 + V_4 * 3 ] ) ;\r\nswitch( V_100 -> type & 0xff ) {\r\ncase V_102 :\r\nV_85 -> V_16 . V_103 . V_7 = V_100 -> V_7 ;\r\nV_85 -> V_16 . V_103 . V_8 = V_100 -> V_8 ;\r\nbreak;\r\ncase V_104 :\r\nif ( ! V_85 -> V_16 . V_59 . V_7 ) {\r\nsprintf ( V_85 -> V_16 . V_105 ,\r\nL_29 ,\r\n( int ) V_85 -> V_16 . V_103 . V_7 ) ;\r\nV_85 -> V_16 . V_106 = V_100 -> V_7 -\r\nV_101 -> V_7 ;\r\nV_2 = & V_85 -> V_16 . V_59 ;\r\nV_2 -> V_58 = V_85 -> V_16 . V_105 ;\r\n} else if ( ! V_85 -> V_16 . V_61 . V_7 ) {\r\nsprintf ( V_85 -> V_16 . V_107 ,\r\nL_30 ,\r\n( int ) V_85 -> V_16 . V_103 . V_7 ) ;\r\nV_2 = & V_85 -> V_16 . V_61 ;\r\nV_2 -> V_58 = V_85 -> V_16 . V_107 ;\r\n} else {\r\nF_2 (KERN_WARNING MODULE_NAME\r\nL_31 ) ;\r\nbreak;\r\n}\r\nV_2 -> V_7 = V_100 -> V_7 ;\r\nV_2 -> V_8 = V_100 -> V_8 ;\r\nV_2 -> V_9 = V_69 ;\r\nV_2 -> V_6 = V_2 -> V_11 = V_2 -> V_10 = NULL ;\r\nbreak;\r\ncase V_108 :\r\nsprintf ( V_85 -> V_16 . V_109 , L_32 ,\r\n( int ) V_85 -> V_16 . V_103 . V_7 ) ;\r\nV_2 = & V_85 -> V_16 . V_64 ;\r\nV_2 -> V_58 = V_85 -> V_16 . V_109 ;\r\nV_2 -> V_7 = V_100 -> V_7 ;\r\nV_2 -> V_8 = V_100 -> V_8 ;\r\nV_2 -> V_9 = V_69 ;\r\nV_2 -> V_6 = V_2 -> V_11 = V_2 -> V_10 = NULL ;\r\nbreak;\r\ncase V_110 :\r\nF_2 (KERN_WARNING MODULE_NAME\r\nL_33 ,\r\ni, p->start) ;\r\nbreak;\r\ncase V_111 :\r\nV_85 -> V_112 = F_55 ( V_100 -> V_7 , 64 * 1024 * 1024 ) ;\r\nsprintf ( V_85 -> V_16 . V_113 , L_34 ,\r\n( int ) V_85 -> V_16 . V_103 . V_7 ) ;\r\nV_2 = & V_85 -> V_16 . V_57 ;\r\nV_2 -> V_58 = V_85 -> V_16 . V_113 ;\r\nV_2 -> V_7 = F_33 ( V_85 -> V_16 . V_51 ) ;\r\nV_2 -> V_8 = V_2 -> V_7 + V_114 - 1 ;\r\nV_2 -> V_9 = V_68 ;\r\nV_2 -> V_6 = V_2 -> V_11 = V_2 -> V_10 = NULL ;\r\nbreak;\r\ndefault:\r\nF_2 (KERN_WARNING MODULE_NAME\r\nL_35 ,\r\ni, p->type & 0xff ) ;\r\nbreak;\r\n}\r\n}\r\nF_51 ( V_89 ) ;\r\nF_51 ( V_90 ) ;\r\n}\r\nstatic void\r\nF_56 ( struct V_83 * V_84 , struct V_14 * V_85 )\r\n{\r\nstruct V_1 * V_2 ;\r\nint V_115 ;\r\nV_85 -> V_16 . V_106 = V_116 ;\r\nV_115 = F_11 ( V_85 -> V_16 . V_29 + V_117 ) ;\r\nV_2 = & ( V_85 -> V_16 . V_103 ) ;\r\nV_2 -> V_58 = L_36 ;\r\nV_2 -> V_7 = V_115 & 0xff ;\r\nV_2 -> V_8 = ( V_115 >> 8 ) & 0xff ;\r\nV_2 = & ( V_85 -> V_16 . V_59 ) ;\r\nsprintf ( V_85 -> V_16 . V_105 , L_29 ,\r\n( int ) V_85 -> V_16 . V_103 . V_7 ) ;\r\nV_2 -> V_58 = V_85 -> V_16 . V_105 ;\r\n#if 1\r\nF_57 ( V_84 , V_2 ) ;\r\n#else\r\nV_2 -> V_7 = F_11 ( V_85 -> V_16 . V_29 + V_118 ) ;\r\nif ( V_2 -> V_7 & 1 ) {\r\nunsigned long V_119 ;\r\nV_2 -> V_9 = V_69 ;\r\nV_2 -> V_7 &= V_120 ;\r\nV_2 -> V_7 = F_42 ( F_43 ( V_85 ) , V_2 -> V_7 ) ;\r\nV_119 = ~ F_11 ( V_85 -> V_16 . V_29 + V_121 ) ;\r\nV_119 /= V_122 ;\r\nV_2 -> V_7 += ( V_119 + 1 ) * F_58 ( V_84 -> V_123 . V_7 ) ;\r\nV_2 -> V_8 = V_2 -> V_7 + V_119 ;\r\n} else {\r\nV_2 -> V_8 = V_2 -> V_7 = 0 ;\r\n}\r\n#endif\r\nV_2 = & ( V_85 -> V_16 . V_61 ) ;\r\nsprintf ( V_85 -> V_16 . V_107 , L_30 ,\r\n( int ) V_85 -> V_16 . V_103 . V_7 ) ;\r\nV_2 -> V_58 = V_85 -> V_16 . V_107 ;\r\n#if 1\r\nF_59 ( V_84 , V_2 ) ;\r\n#else\r\nV_2 -> V_7 = F_11 ( V_85 -> V_16 . V_29 + V_124 ) ;\r\nif ( V_2 -> V_7 & 1 ) {\r\nunsigned long V_119 ;\r\nV_2 -> V_9 = V_69 ;\r\nV_2 -> V_7 &= V_120 ;\r\nV_2 -> V_7 = F_42 ( F_43 ( V_85 ) , V_2 -> V_7 ) ;\r\nV_119 = F_11 ( V_85 -> V_16 . V_29 + V_125 ) ;\r\nV_2 -> V_8 = V_2 -> V_7 + ~ V_119 ;\r\n}\r\n#endif\r\nV_2 = & ( V_85 -> V_16 . V_57 ) ;\r\nsprintf ( V_85 -> V_16 . V_113 , L_34 ,\r\n( int ) V_85 -> V_16 . V_103 . V_7 ) ;\r\nV_2 -> V_58 = V_85 -> V_16 . V_113 ;\r\nV_2 -> V_9 = V_68 ;\r\nV_2 -> V_7 = F_11 ( V_85 -> V_16 . V_29 + V_126 ) & ~ 1L ;\r\nV_2 -> V_8 = V_2 -> V_7 + ( F_11 ( V_85 -> V_16 . V_29 + V_127 ) ^ ( V_114 - 1 ) ) ;\r\nV_115 = F_33 ( V_85 -> V_16 . V_51 ) ;\r\nV_2 -> V_7 |= V_115 ;\r\nV_2 -> V_8 |= V_115 ;\r\n}\r\nstatic int T_6\r\nF_60 ( struct V_14 * V_3 )\r\n{\r\nT_2 V_128 ;\r\nT_2 V_129 ;\r\n#if 0\r\nprintk(KERN_DEBUG "LBA %lx STAT_CTL %Lx ERROR_CFG %Lx STATUS %Lx DMA_CTL %Lx\n",\r\nd->hba.base_addr,\r\nREAD_REG64(d->hba.base_addr + LBA_STAT_CTL),\r\nREAD_REG64(d->hba.base_addr + LBA_ERROR_CONFIG),\r\nREAD_REG64(d->hba.base_addr + LBA_ERROR_STATUS),\r\nREAD_REG64(d->hba.base_addr + LBA_DMA_CTL) );\r\nprintk(KERN_DEBUG " ARB mask %Lx pri %Lx mode %Lx mtlt %Lx\n",\r\nREAD_REG64(d->hba.base_addr + LBA_ARB_MASK),\r\nREAD_REG64(d->hba.base_addr + LBA_ARB_PRI),\r\nREAD_REG64(d->hba.base_addr + LBA_ARB_MODE),\r\nREAD_REG64(d->hba.base_addr + LBA_ARB_MTLT) );\r\nprintk(KERN_DEBUG " HINT cfg 0x%Lx\n",\r\nREAD_REG64(d->hba.base_addr + LBA_HINT_CFG));\r\nprintk(KERN_DEBUG " HINT reg ");\r\n{ int i;\r\nfor (i=LBA_HINT_BASE; i< (14*8 + LBA_HINT_BASE); i+=8)\r\nprintk(" %Lx", READ_REG64(d->hba.base_addr + i));\r\n}\r\nprintk("\n");\r\n#endif\r\n#ifdef F_38\r\n#endif\r\nV_129 = F_11 ( V_3 -> V_16 . V_29 + V_130 + 4 ) & 1 ;\r\nif ( V_129 ) {\r\nF_2 ( V_5 L_37 ) ;\r\n}\r\nV_128 = F_11 ( V_3 -> V_16 . V_29 + V_131 ) ;\r\nif ( V_128 & V_132 ) {\r\nF_2 ( V_5 L_38 ) ;\r\nV_128 &= ~ V_132 ;\r\nF_22 ( V_128 , V_3 -> V_16 . V_29 + V_131 ) ;\r\n}\r\nV_128 = F_11 ( V_3 -> V_16 . V_29 + V_130 ) ;\r\nF_22 ( V_128 | V_133 , V_3 -> V_16 . V_29 + V_130 ) ;\r\nif ( V_129 )\r\nF_61 ( V_134 ) ;\r\nif ( 0 == F_11 ( V_3 -> V_16 . V_29 + V_135 ) ) {\r\nF_2 ( V_5 L_39 ) ;\r\nF_22 ( 0x3 , V_3 -> V_16 . V_29 + V_135 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_6\r\nF_62 ( struct V_83 * V_66 )\r\n{\r\nstruct V_14 * V_85 ;\r\nstruct V_32 * V_136 ;\r\nstruct V_137 * V_138 ;\r\nT_2 V_139 ;\r\nvoid * V_140 ;\r\nchar * V_141 ;\r\nvoid T_3 * V_142 = F_55 ( V_66 -> V_123 . V_7 , 4096 ) ;\r\nV_139 = F_11 ( V_142 + V_143 ) ;\r\nif ( F_63 ( V_66 ) ) {\r\nV_139 &= 0xf ;\r\nswitch ( V_139 ) {\r\ncase 0 : V_141 = L_40 ; break;\r\ncase 1 : V_141 = L_41 ; break;\r\ncase 2 : V_141 = L_42 ; break;\r\ncase 3 : V_141 = L_43 ; break;\r\ncase 4 : V_141 = L_44 ; break;\r\ncase 5 : V_141 = L_45 ; break;\r\ndefault: V_141 = L_46 ;\r\n}\r\nF_2 ( V_144 L_47 ,\r\nV_141 , V_139 & 0xf , ( long ) V_66 -> V_123 . V_7 ) ;\r\nif ( V_139 < 2 ) {\r\nF_2 ( V_45 L_48\r\nL_49 ) ;\r\n}\r\n#if 0\r\nif (func_class > 4) {\r\ncfg_ops = &mercury_cfg_ops;\r\n} else\r\n#endif\r\n{\r\nV_138 = & V_145 ;\r\n}\r\n} else if ( F_64 ( V_66 ) || F_65 ( V_66 ) ) {\r\nint V_146 , V_147 ;\r\nV_139 &= 0xff ;\r\nV_146 = V_139 >> 4 , V_147 = V_139 & 0xf ;\r\nF_2 ( V_144 L_50 ,\r\nF_64 ( V_66 ) ? L_51 : L_52 , V_146 ,\r\nV_147 , V_139 , ( long ) V_66 -> V_123 . V_7 ) ;\r\nV_138 = & V_148 ;\r\n} else {\r\nF_2 ( V_63 L_53 ,\r\n( long ) V_66 -> V_123 . V_7 ) ;\r\nreturn - V_149 ;\r\n}\r\nV_140 = F_66 ( V_66 -> V_123 . V_7 + V_150 ) ;\r\nV_85 = F_50 ( sizeof( struct V_14 ) , V_91 ) ;\r\nif ( ! V_85 ) {\r\nF_2 ( V_63 L_54 ) ;\r\nreturn ( 1 ) ;\r\n}\r\nV_85 -> V_151 = V_139 ;\r\nV_85 -> V_16 . V_29 = V_142 ;\r\nV_85 -> V_16 . V_66 = V_66 ;\r\nV_85 -> V_75 = V_140 ;\r\nV_85 -> V_16 . V_152 = F_67 ( V_66 ) ;\r\nF_68 ( V_66 , V_85 ) ;\r\nV_153 = & V_154 ;\r\nF_69 ( F_43 ( V_85 ) ) ;\r\nF_70 ( & V_85 -> V_155 ) ;\r\nif ( F_60 ( V_85 ) )\r\nreturn ( 1 ) ;\r\nif ( F_71 () ) {\r\nV_156 = & V_157 ;\r\nF_49 ( V_66 , V_85 ) ;\r\n} else {\r\nif ( ! V_158 ) {\r\nV_158 = F_55 ( V_159 , 64 * 1024 ) ;\r\nV_156 = & V_160 ;\r\n}\r\nF_56 ( V_66 , V_85 ) ;\r\n}\r\nif ( V_85 -> V_16 . V_103 . V_7 < V_161 )\r\nV_85 -> V_16 . V_103 . V_7 = V_161 ;\r\nV_66 -> V_66 . V_52 = V_85 ;\r\nV_136 = V_85 -> V_16 . V_17 =\r\nF_72 ( & V_66 -> V_66 , V_85 -> V_16 . V_103 . V_7 ,\r\nV_138 , NULL ) ;\r\nif ( F_71 () ) {\r\nF_73 ( L_55 ) ;\r\nF_74 ( V_136 ) ;\r\nF_73 ( L_56 ) ;\r\nF_75 ( V_136 ) ;\r\n#ifdef F_76\r\nF_73 ( L_57 ) ;\r\nF_1 ( & V_85 -> V_16 . V_57 , 2 ) ;\r\nF_73 ( L_58 ) ;\r\nF_1 ( & V_85 -> V_16 . V_59 , 2 ) ;\r\n#endif\r\n}\r\nF_77 ( V_136 ) ;\r\nif ( V_138 == & V_145 ) {\r\nV_85 -> V_9 |= V_162 ;\r\n}\r\nif ( V_136 ) {\r\nV_161 = V_136 -> V_20 + 1 ;\r\nF_78 ( V_136 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid T_6 F_79 ( void )\r\n{\r\nF_80 ( & V_163 ) ;\r\n}\r\nvoid F_81 ( struct V_83 * V_164 , T_2 V_165 , T_2 V_166 )\r\n{\r\nvoid T_3 * V_29 = F_55 ( V_164 -> V_123 . V_7 , 4096 ) ;\r\nV_166 <<= 2 ;\r\nF_82 ( ( V_165 & 0x001fffff ) != 0 ) ;\r\nF_82 ( ( V_166 & 0x001fffff ) != 0 ) ;\r\nF_29 ( L_59 , V_38 , V_165 , V_166 ) ;\r\nF_22 ( V_166 , V_29 + V_167 ) ;\r\nF_22 ( V_165 , V_29 + V_168 ) ;\r\nF_83 ( V_29 ) ;\r\n}
