INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_series_prac/day_20_1/day_20_1.srcs/sources_1/new/decade_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decade_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_series_prac/day_20_1/day_20_1.srcs/sources_1/new/tff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_series_prac/day_20_1/day_20_1.srcs/sim_1/new/tb_decade_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decade_ctr
