@ARTICLE{nane16,
author={R. Nane and V. M. Sima and C. Pilato and J. Choi and B. Fort and A. Canis and Y. T. Chen and H. Hsiao and S. Brown and F. Ferrandi and J. Anderson and K. Bertels},
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
title={A Survey and Evaluation of FPGA High-Level Synthesis Tools},
year={2016},
volume={35},
number={10},
pages={1591-1604},
keywords={field programmable gate arrays;high level synthesis;integrated circuit design;FPGA;HLS;abstraction;comprehensive analysis;energy-efficient heterogeneous systems;field-programmable gate array circuit design;hardware functionality;high-level synthesis tool;software program;Field programmable gate arrays;Hardware;Hardware design languages;Optimization;Program processors;Yttrium;Bambu;Dwarv;LegUp;comparison;evaluation;field-programmable gate array (FPGA);high-level synthesis (HLS);survey},
doi={10.1109/TCAD.2015.2513673},
ISSN={0278-0070},
month={Oct},}

@INPROCEEDINGS{matthews17,
author={E. Matthews and L. Shannon},
booktitle={2017 27th International Conference on Field Programmable Logic and Applications (FPL)},
title={TAIGA: A new RISC-V soft-processor framework enabling high performance CPU architectural features},
year={2017},
volume={},
number={},
pages={1-4},
keywords={Linux;computer architecture;field programmable gate arrays;microprocessor chips;pipeline processing;reduced instruction set computing;system-on-chip;LEON3 based system;Linux-based shared-memory systems;RISC-V soft-processor framework;RV32IMA;TAIGA framework;atomic operation extensions;fixed pipeline designs;hardware accelerators;high performance CPU architectural features;multiply/divide operations;processor design;reconfigurable fabric;resource minimization;shared memory systems;soft processor architecture;Fabrics;Field programmable gate arrays;Pipelines;Program processors;Rockets;Table lookup},
doi={10.23919/FPL.2017.8056766},
ISSN={},
month={Sept},}

@inproceedings{hussain2014,
  title={Design of an accelerator-rich architecture by integrating multiple heterogeneous coarse grain reconfigurable arrays over a network-on-chip},
  author={Hussain, Waqar and Airoldi, Roberto and Hoffmann, Henry and Ahonen, Tapani and Nurmi, Jari},
  booktitle={Application-specific Systems, Architectures and Processors (ASAP), 2014 IEEE 25th International Conference on},
  pages={131--138},
  year={2014},
  organization={IEEE}
}

@article{asanovic14,
  title={Instruction sets should be free: The case for risc-v},
  author={Asanovi{\'c}, Krste and Patterson, David A},
  journal={EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2014-146},
  year={2014}
}

@inproceedings{Lopes16,
 author = {Lopes, J.D. and de Sousa, J.T.},
 title = {Versat, a Minimal Coarse-Grain Reconfigurable Array},
 booktitle = {Proc. of the 12th Int. Meeting on High Performance Computing for Computational Science},
 series = {VECPAR},
 month = {June},
 year = {2016},
 numpages = {8},
 address = {Porto, Portugal},
} 

@inproceedings{Qiu16,
 author = {Qiu, Jiantao and Wang, Jie and Yao, Song and Guo, Kaiyuan and Li, Boxun and Zhou, Erjin and Yu, Jincheng and Tang, Tianqi and Xu, Ningyi and Song, Sen and Wang, Yu and Yang, Huazhong},
 title = {Going Deeper with Embedded FPGA Platform for Convolutional Neural Network},
 booktitle = {Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
 series = {FPGA '16},
 year = {2016},
 isbn = {978-1-4503-3856-1},
 location = {Monterey, California, USA},
 pages = {26--35},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2847263.2847265},
 doi = {10.1145/2847263.2847265},
 acmid = {2847265},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {bandwidth utilization, convolutional neural network (cnn), dynamic-precision data quantization, embedded fpga},
}

@article{Mittal15,
 author = {Mittal, Sparsh and Vetter, Jeffrey S.},
 title = {A Survey of CPU-GPU Heterogeneous Computing Techniques},
 journal = {ACM Comput. Surv.},
 issue_date = {July 2015},
 volume = {47},
 number = {4},
 month = jul,
 year = {2015},
 issn = {0360-0300},
 pages = {69:1--69:35},
 articleno = {69},
 numpages = {35},
 url = {http://doi.acm.org/10.1145/2788396},
 doi = {10.1145/2788396},
 acmid = {2788396},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CPU-GPU heterogeneous/hybrid/collaborative computing, dynamic/static load balancing, fused CPU-GPU chip, pipelining, programming frameworks, workload division/partitioning},
} 

@ARTICLE{borkar99,
author={S. Borkar},
journal={IEEE Micro},
title={Design challenges of technology scaling},
year={1999},
volume={19},
number={4},
pages={23-29},
keywords={microprocessor chips;CMOS technology;Intel microprocessors;design challenges;double transistor density;gate delay;microprocessor technology;operating frequency;performance;power consumption;technology scaling;transistor density;CMOS technology;Data analysis;Delay;Energy consumption;Frequency;Logic design;Microprocessors;Performance analysis;Power generation;Transistors},
doi={10.1109/40.782564},
ISSN={0272-1732},
month={Jul},}

@mastersthesis{Lopes2017,
 author  = {João Dias Lopes},
 title   = {VERSAT, a compiler-friendly reconfigurable processor-architecture},
 school  = {Instituto Superior Técnico},
 year    = {2017},
}

@mastersthesis{Santiago2016,
 author  = {Rui Santiago},
 title   = {Compilador para a arquitectura reconfigurável Versat},
 school  = {Instituto Superior Técnico},
 year    = {2016},
}

@Inproceedings{Santiago2017,
   author = "Rui Santiago and Jos{\'e} T. de Sousa and Jo{\~a}o D. Lopes",
   title = "Compiler for the {Versat} Architecture",
   booktitle = "XIII Jornadas de Sistemas Reconfigur{\'a}veis",
   pages = "41-48",
   year = 2017,
   month = jan,
   BibTexOrigem = "12767 www.Inesc-ID.pt 2017-03-02"
}

@Inproceedings{Lopes2017-fpl,
   author = "Jo{\~a}o D. Lopes and Jos{\'e} T. de Sousa and Hor\'acio Neto",
   title = "K-Means Clustering on {CGRA}",
   booktitle = {Proceedings of the 27th International Conference on Field-Programmable Logic and Applications, New Paradigms and Compilers},
   location = {Ghent, Belgium},
   series = {FPL 2017},
   pages = "1-4",
   year = 2017,
   month = Sep,
   BibTexOrigem = "12767 www.Inesc-ID.pt 2017-03-02"
}

@Inproceedings{Lopes2017-sarteco,
   author = "Jo{\~a}o D. Lopes and Jos{\'e} T. de Sousa",
   title = "Fast {Fourier} Transform on the {Versat CGRA}",
   booktitle = "Accepted for publication in Proceedings of the Jornadas Sarteco",
   location = {Malaga, Spain},
   pages = "1-8",
   year = 2017,
   month = Sep,
   BibTexOrigem = "12767 www.Inesc-ID.pt 2017-03-02"
}

@article{amdhal2013,
author = {},
title = {Computer Architecture and Amdahl's Law},
journal = {Computer},
volume = {46},
number = {12},
issn = {0018-9162},
year = {2013},
pages = {38-46},
doi = {doi.ieeecomputersociety.org/10.1109/MC.2013.418},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}

@inproceedings{Qiu2016,
 author = {Qiu, Jiantao and Wang, Jie and Yao, Song and Guo, Kaiyuan and Li, Boxun and Zhou, Erjin and Yu, Jincheng and Tang, Tianqi and Xu, Ningyi and Song, Sen and Wang, Yu and Yang, Huazhong},
 title = {Going Deeper with Embedded {FPGA} Platform for Convolutional Neural Network},
 booktitle = {Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
 series = {FPGA '16},
 year = {2016},
 isbn = {978-1-4503-3856-1},
 location = {Monterey, California, USA},
 pages = {26--35},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2847263.2847265},
 doi = {10.1145/2847263.2847265},
 acmid = {2847265},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {bandwidth utilization, convolutional neural network (cnn), dynamic-precision data quantization, embedded fpga},
} 

@INPROCEEDINGS{Liu13,
author={D. Liu and S. Yin and L. Liu and S. Wei},
booktitle={Design Automation Conference (DAC), 2013 50th ACM/EDAC/IEEE},
title={Polyhedral model based mapping optimization of loop nests for {CGRAs}},
year={2013},
pages={1-8},
keywords={computational complexity;nonlinear programming;operating system kernels;reconfigurable architectures;CGRA;EPIMap;PolyBench;PolyMAP;coarse grained reconfigurable architecture;heuristic loop transformation;kernels;loop nest mapping;nonlinear optimization problem;polyhedral model based mapping optimization;runtime complexity;Context;Equations;Kernel;Mathematical model;Measurement;Optimization;Registers;Algorithms;Design;Performance},
ISSN={0738-100X},
month={May},}

@article{Farahini14,
 author = {Farahini, Nasim and Hemani, Ahmed and Sohofi, Hassan and Jafri, Syed M.A.H. and Tajammul, Muhammad Adeel and Paul, Kolin},
 title = {Parallel Distributed Scalable Runtime Address Generation Scheme for a Coarse Grain Reconfigurable Computation and Storage Fabric},
 journal = {Microprocess. Microsyst.},
 issue_date = {November 2014},
 volume = {38},
 number = {8},
 month = nov,
 year = {2014},
 issn = {0141-9331},
 pages = {788--802},
 numpages = {15},
 url = {http://dx.doi.org/10.1016/j.micpro.2014.05.009},
 doi = {10.1016/j.micpro.2014.05.009},
 acmid = {2948378},
 publisher = {Elsevier Science Publishers B. V.},
 address = {Amsterdam, The Netherlands, The Netherlands},
 keywords = {CGRA, Code compaction, Parallel distributed DSP, Streaming address generation},
}

@INPROCEEDINGS{Kamalizad03,
author={A. H. Kamalizad and C. Pan and N. Bagherzadeh},
booktitle={Computer Architecture and High Performance Computing, 2003. Proceedings. 15th Symposium on},
title={Fast parallel {FFT} on a reconfigurable computation platform},
year={2003},
pages={254-259},
keywords={fast Fourier transforms;parallel programming;reconfigurable architectures;storage management;2's complement format;DSP;Imagine architecture;MorphoSys reconfigurable computation platform;VIRAM architecture;memory hierarchy;mulate cycle-accurate simulator;multimedia;parallel FFT;parallelism;scalar operand networks;twiddle factors;Application software;Application specific integrated circuits;Bandwidth;Computer architecture;Concurrent computing;Delay;Digital signal processing;Parallel processing;Scalability;Streaming media},
doi={10.1109/CAHPC.2003.1250345},
month={Nov},}

@ARTICLE{Huang2011,
author={W. Huang and K. Rajamani and M. R. Stan and K. Skadron},
journal={IEEE Micro},
title={Scaling with Design Constraints: Predicting the Future of Big Chips},
year={2011},
volume={31},
number={4},
pages={16-29},
keywords={microprocessor chips;multiprocessing systems;power aware computing;big chip design constraints:;big chip scaling;chip power constraints;chip throughput;high-end processors;instruction-level parallelism;technology-scaling limitations;Computer architecture;Cooling;Industries;Program processors;Silicon;System-on-a-chip;Throughput;area;big chips;cooling solution;design constraints;many-core processor;power;processor architecture;system architecture;technology scaling;temperature},
doi={10.1109/MM.2011.42},
ISSN={0272-1732},
month={July},}

@incollection{deSutter10,
year={2010},
isbn={978-1-4419-6344-4},
booktitle={Handbook of Signal Processing Systems},
editor={Bhattacharyya, Shuvra S. and Deprettere, Ed F. and Leupers, Rainer and Takala, Jarmo},
title={Coarse-Grained Reconfigurable Array Architectures},
publisher={Springer US},
author={De Sutter, Bjorn and Raghavan, Praveen and Lambrechts, Andy},
pages={449-484},
language={English}
}

@ARTICLE{Ansaloni11,
author={G. Ansaloni and P. Bonzini and L. Pozzi},
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
title={EGRA: A Coarse Grained Reconfigurable Architectural Template},
year={2011},
volume={19},
number={6},
pages={1062-1074},
keywords={field programmable gate arrays;logic design;microprocessor chips;reconfigurable architectures;CGRA design;FPGA;coarse grained reconfigurable architectural template;design space exploration;field-programmable gate arrays;fine-grain arrays;memory interface;microprocessors;software mapping;template expression-grained reconfigurable array;Application software;Boolean functions;Field programmable gate arrays;Hardware;Logic design;Microprocessors;Programmable logic arrays;Reconfigurable architectures;Reconfigurable logic;Space exploration;Coarse grained reconfigurable architectures (CGRAs);design space exploration},
doi={10.1109/TVLSI.2010.2044667},
ISSN={1063-8210},
month={June},}

@ARTICLE{Liu15,
author={L. Liu and D. Wang and M. Zhu and Y. Wang and S. Yin and P. Cao and J. Yang and S. Wei},
journal={IEEE Transactions on Multimedia},
title={An Energy-Efficient Coarse-Grained Reconfigurable Processing Unit for Multiple-Standard Video Decoding},
year={2015},
volume={17},
number={10},
pages={1706-1720},
keywords={energy conservation;power aware computing;system-on-chip;video coding;ADRES reconfigurable processor;HCC organization scheme;LSMC routing;PE;REMUS_HPP processor;RPU;SoC;TSMC LP1P8M CMOS technology;area-efficient line-switched mesh connect routing;complimentary metal oxide semiconductors;energy dissipation;energy efficiency;energy-efficient coarse-grained reconfigurable processing unit;hierarchical configuration context;multifunctional processing elements;multiple-standard video decoding;power dissipation;size 65 nm;system-on-a-chip;Arrays;Context;Decoding;Energy efficiency;Hardware;Program processors;Coarse-grained reconfigurable array;reconfigurable computing;video decoding},
doi={10.1109/TMM.2015.2463735},
ISSN={1520-9210},
month={Oct},}

@article{Stone10,
 author = {Stone, John E. and Gohara, David and Shi, Guochun},
 title = {{OpenCL}: A Parallel Programming Standard for Heterogeneous Computing Systems},
 journal = {Computing in Science \& Engineering },
 issue_date = {May 2010},
 volume = {12},
 number = {3},
 month = may,
 year = {2010},
 issn = {0740-7475},
 pages = {66--73},
 numpages = {8},
 url = {http://dx.doi.org/10.1109/MCSE.2010.69},
 doi = {10.1109/MCSE.2010.69},
 acmid = {1803953},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
}

@misc{deSousa12,
  title={Reconfigurable coprocessor architecture template for nested loops and programming tool},
  author={de Sousa, J.T. and Martins, V.M.G. and Lourenco, N.C.C. and Santos, A.M.D. and do Rosario Ribeiro, N.G.},
  url={http://www.google.com/patents/US8276120},
  year={2012},
  month=sep # "~25",
  publisher={Google Patents},
  note={US Patent 8,276,120}
}

@inproceedings{Ebeling96,
 author = {Ebeling, Carl and Cronquist, Darren C. and Franklin, Paul},
 title = {RaPiD - Reconfigurable Pipelined Datapath},
 booktitle = {Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers},
 series = {FPL '96},
 year = {1996},
 isbn = {3-540-61730-2},
 pages = {126--135},
 numpages = {10},
 url = {http://dl.acm.org/citation.cfm?id=647923.741212},
 acmid = {741212},
 publisher = {Springer-Verlag},
 address = {London, UK},
} 


@article{Carta06,
year={2006},
issn={0922-5773},
journal={Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology},
volume={44},
number={1-2},
doi={10.1007/s11265-006-7512-7},
title={Reconfigurable Coprocessor for Multimedia Application Domain},
url={http://dx.doi.org/10.1007/s11265-006-7512-7},
publisher={Kluwer Academic Publishers},
keywords={reconfigurable computing; digital signal processing; domain-specific a
rchitectures; multimedia},
author={Carta, Salvatore M. and Pani, Danilo and Raffo, Luigi},
pages={135-152},
language={English}
}

@misc{deSousa13,
  title={Versat},
  author={De Sousa, J.T. and et. al},
  url=https://bitbucket.org/jjts/versat,
  year={2013},
  publisher={Atlassian Bitbucket},
  note={GIT code repository}
}

@misc{wang,
  title={A Survey on {ARM} {C}ortex {A} Processors},
  author={Wei Wang and Tanima Dey},
  howpublished={http://www.cs.virginia.edu/skadron/cs8535s11/armcortex.pdf},
  note={Accessed 2016-04-16}
}

@INPROCEEDINGS{Heysters03, 
author={Heysters, P.M. and Smit, G.J.M.}, 
booktitle={Proceedings of the International Parallel and Distributed
                  Processing Symposium, 2003}, 
title={Mapping of {DSP} algorithms on the {MONTIUM} architecture}, 
year={2003}, 
month={April}, 
pages={6--}, 
keywords={digital signal processing chips;parallel algorithms;parallel architectures;reconfigurable architectures;system-on-chip;DSP algorithm mapping;MONTIUM architecture;battery operated mobile devices;course-grained reconfigurable architecture;digital signal processing algorithms;flexible high-performance architectures;programmable systems;Computer architecture;Digital signal processing;Energy efficiency;Hardware;Kernel;Reconfigurable architectures;Registers;Signal processing algorithms;Tiles;VLIW}, 
doi={10.1109/IPDPS.2003.1213333}, 
ISSN={1530-2075},}

@article{Canali09,
  title={Performance evolution of mobile web-based services},
  author={Canali, Claudia and Colajanni, Michele and Lancellotti, Riccardo},
  journal={Internet Computing, IEEE},
  volume={13},
  number={2},
  pages={60--68},
  year={2009},
  publisher={IEEE}
}

@ARTICLE{Mei05, 
author={Bingfeng Mei and Lambrechts, A. and Mignolet, J.-Y. and Verkest, D. and Lauwereins, R.}, 
journal={Design \& Test of Computers, IEEE}, 
title={Architecture exploration for a reconfigurable architecture template}, 
year={2005}, 
month={March}, 
volume={22}, 
number={2}, 
pages={90-101}, 
keywords={digital simulation;embedded systems;instruction sets;program compilers;reconfigurable architectures;coarse-grained architecture;domain-specific processor;reconfigurable architecture;systematic architecture exploration;Computer architecture;Parallel processing;Reconfigurable architectures;Reconfigurable logic;Reduced instruction set computing;Routing;Silicon;Systolic arrays;Topology;VLIW}, 
doi={10.1109/MDT.2005.27}, 
ISSN={0740-7475},}

@INPROCEEDINGS{Lee00,
    author = {Ming\-hau Lee and Hartej Singh and Guangming Lu and Nader Bagherzadeh and Fadi J. Kurdahi},
    title = {Design and Implementation of the {MorphoSys} Reconfigurable Computing Processor},
    booktitle = {Journal of VLSI and Signal Processing-Systems for Signal, Image and Video Technology},
    year = {2000},
    publisher = {Kluwer Academic Publishers}
}

@INPROCEEDINGS{Burns03,
author={Burns, G. and Gruijters, P.},
title={Flexibility tradeoffs in SoC design for low-cost SDR},
booktitle={Proceedings of SDR Forum Technical Conference},
year={2003}
}

@INPROCEEDINGS{Quax04, 
author={Quax, M. and Huisken, J. and Van Meerbergen, J.}, 
booktitle={Proceedings of the Design, Automation and Test in Europe
                  Conference and Exhibition, 2004}, 
title={A scalable implementation of a reconfigurable {WCDMA RAKE} receiver}, 
year={2004}, 
month={Feb}, 
volume={3}, 
pages={230-235 Vol.3}, 
keywords={application specific integrated circuits;code division multiple access;mobile communication;radio receivers;reconfigurable architectures;ASIC;RAKE receiver;application specific integrated circuits;mobile communication;programmable embedded computing;programmable processing architectures;reconfigurable processors;wideband code division multiple access;Bandwidth;Computer architecture;Costs;Embedded computing;Fading;Mobile communication;Multiaccess communication;Multipath channels;Throughput;Uncertainty}, 
doi={10.1109/DATE.2004.1269235}, 
ISSN={1530-1591},}

@article{Weinhardt03,
year={2003},
issn={0920-8542},
journal={The Journal of Supercomputing},
volume={26},
number={2},
doi={10.1023/A:1024499601571},
title={{PACT XPP} -- A Self-Reconfigurable Data Processing Architecture},
publisher={Kluwer Academic Publishers},
keywords={reconfigurable processor; adaptive computing; run-time reconfiguration
; partial reconfiguration; XPP},
author={Baumgarte, V. and Ehlers, G. and May, F. and Nückel, A. and Vorbach, M. 
and Weinhardt, M.},
pages={167-184},
language={English}
}

@incollection{Hartenstein99,
year={1999},
isbn={978-3-540-66457-4},
booktitle={Field Programmable Logic and Applications},
volume={1673},
series={Lecture Notes in Computer Science},
editor={Lysaght, Patrick and Irvine, James and Hartenstein, Reiner},
title={Mapping Applications onto Reconfigurable {K}ressArrays},
publisher={Springer Berlin Heidelberg},
author={Hartenstein, R. and Herz, M. and Hoffmann, T. and Nageldinger, U.},
pages={385-390},
language={English}
}

@ARTICLE{Waingold97, 
author={Waingold, E. and Taylor, M. and Srikrishna, D. and Sarkar, V. and Lee, W. and Lee, V. and Kim, J. and Frank, M. and Finch, P. and Barua, R. and Babb, J. and Amarasinghe, S. and Agarwal, A.}, 
journal={Computer}, 
title={Baring it all to software: Raw machines}, 
year={1997}, 
month={Sep}, 
volume={30}, 
number={9}, 
pages={86-93}, 
keywords={parallel architectures;reconfigurable architectures;Raw processors;compiler;configurable logic;intertile communication;parallel architectures;Application software;Computer architecture;Computer science;Hardware;Laboratories;Logic;Microprocessors;Registers;Switches;Tiles}, 
doi={10.1109/2.612254}, 
ISSN={0018-9162},}

@article{Tripp07,
  title={A survey of multi-core coarse-grained reconfigurable arrays for embedded applications},
  author={Tripp, Justin L and Frigo, Jan and Graham, Paul},
  journal={Proc. of HPEC},
  year={2007}
}

@inproceedings{Hartenstein01,
 author = {Hartenstein, Reiner},
 title = {Coarse Grain Reconfigurable Architecture (Embedded Tutorial)},
 booktitle = {Proceedings of the 2001 Asia and South Pacific Design Automation Conference},
 series = {ASP-DAC '01},
 year = {2001},
 isbn = {0-7803-6634-4},
 location = {Yokohama, Japan},
 pages = {564--570},
 numpages = {7},
 url = {http://doi.acm.org/10.1145/370155.370535},
 doi = {10.1145/370155.370535},
 acmid = {370535},
 publisher = {ACM},
 address = {New York, NY, USA},
} 


@inproceedings{Park09,
 author = {Park, Hyunchul and Park, Yongjun and Mahlke, Scott},
 title = {Polymorphic Pipeline Array: A Flexible Multicore Accelerator with Virtualized Execution for Mobile Multimedia Applications},
 booktitle = {Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 42},
 year = {2009},
 isbn = {978-1-60558-798-1},
 location = {New York, New York},
 pages = {370--380},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1669112.1669160},
 doi = {10.1145/1669112.1669160},
 acmid = {1669160},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {programmable accelerator, software pipelining, virtualization},
} 

@INPROCEEDINGS{Park12, 
author={Yongjun Park and Park, J.J.K. and Mahlke, S.}, 
booktitle={International Conference on Field-Programmable Technology (FPT), 2012}, 
title={Efficient performance scaling of future {CGRAs} for mobile applications}, 
year={2012}, 
month={Dec}, 
pages={335-342}, 
keywords={energy conservation;mobile computing;multiprocessor interconnection networks;performance evaluation;power aware computing;reconfigurable architectures;smart phones;3D graphics;CGRA;array performance;augmented reality;coarse-grained reconfigurable architectures;complex processing elements;constrained energy budgets;core computing capabilities;energy efficiency;higher definition multimedia;instruction-level parallelism;mobile applications;mobile computing;mobile systems;mobile terminals;next generation devices;performance scaling;scalar memory support;smart phone;user experiences;vector memory support;voice interfaces;Arrays;Benchmark testing;Media;Mobile communication;Registers;Topology}, 
doi={10.1109/FPT.2012.6412158},}

@inproceedings{Rau94,
 author = {Rau, B. Ramakrishna},
 title = {Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops},
 booktitle = {Proceedings of the 27th Annual International Symposium on Microarchitecture},
 series = {MICRO 27},
 year = {1994},
 isbn = {0-89791-707-3},
 location = {San Jose, California, USA},
 pages = {63--74},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/192724.192731},
 doi = {10.1145/192724.192731},
 acmid = {192731},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {instruction scheduling, loop scheduling, modulo scheduling, software pipelining},
} 

@book{Betz99,
 editor = {Betz, Vaughn and Rose, Jonathan and Marquardt, Alexander},
 title = {Architecture and {CAD} for Deep-Submicron {FPGAs}},
 year = {1999},
 isbn = {0792384601},
 publisher = {Kluwer Academic Publishers},
 address = {Norwell, MA, USA},
} 

@INPROCEEDINGS{Severance13, 
author={Severance, A. and Lemieux, G.G.F.}, 
booktitle={Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2013 International Conference on}, 
title={Embedded supercomputing in {FPGAs} with the {VectorBlox MXP} Matrix Processor}, 
year={2013}, 
month={Sept}, 
pages={1-10}, 
keywords={C language;FIR filters;embedded systems;field programmable gate arrays;formal specification;hardware description languages;instruction sets;logic design;microprocessor chips;parallel algorithms;parallel machines;Altera development flow;C programming;FPGA-based soft processor;MXP parameterized design;VHDL;VectorBlox MXP matrix processor;Verilog;Xilinx development flow;custom DMA filters;custom vector instructions;data-parallel software algorithm execution;embedded supercomputing;embedded systems;gather engine;hardware design;hardware-like speed;high-throughput DMA;highly parallel data processing task;highly parallel execution;multitap FIR filter;parallel ALU;parallel-access scratchpad memory;parallelism amount specification;scatter engine;system creation;system deployment;vector data;Clocks;Engines;Field programmable gate arrays;Finite impulse response filters;Hardware;Registers;Vectors}, 
doi={10.1109/CODES-ISSS.2013.6658993},}

@inproceedings{Severance14,
 author = {Severance, Aaron and Edwards, Joe and Omidian, Hossein and Lemieux, Guy},
 title = {Soft Vector Processors with Streaming Pipelines},
 booktitle = {Proceedings of the 2014 ACM/SIGDA International Symposium on Field-programmable Gate Arrays},
 series = {FPGA '14},
 year = {2014},
 isbn = {978-1-4503-2671-1},
 location = {Monterey, California, USA},
 pages = {117--126},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2554688.2554774},
 doi = {10.1145/2554688.2554774},
 acmid = {2554774},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {vector processor},
} 
@INPROCEEDINGS{Naylor14, 
author={Naylor, M. and Moore, S.W.}, 
booktitle={24th International Conference on Field Programmable Logic and Applications (FPL), 2014}, 
title={Rapid codesign of a soft vector processor and its compiler}, 
year={2014}, 
month={Sept}, 
pages={1-4}, 
keywords={hardware-software codesign;program compilers;vector processor systems;codesign;digital signal processing;hardware-software codesign;high-level vector programming interface;lightweight compiler;machine learning;neuroscience;processor architecture;soft vector processor;Field programmable gate arrays;Hardware;Kernel;Programming;Registers;Vector processors;Vectors}, 
doi={10.1109/FPL.2014.6927425},}

@article{Cooley65
,note={URL: {\tt http://cr.yp.to/\allowbreak bib/\allowbreak entries.html\#\allowbreak 1965/\allowbreak cooley}}
,author={James W. Cooley and John W. Tukey}
,ISSN={0025--5718}
,journal={Mathematics of Computation}
,MR={31:2843}
,pages={297--301}
,title={{An algorithm for the machine calculation of complex {Fourier} series}}
,volume={19}
,year={1965}
}
@misc{github-adept,
  title={Adept},
  author={Fiolhais, L. and Hariton, M. and et. al},
  url=https://github.com/lfiolhais/Adept,
  year={2018},
  publisher={GitHub},
  note={GIT code repository}
}

@manual {riscv-isa-manual,
    Author = {Editors Andrew Waterman and Krste Asanovi\'c},
    Title = {The RISC-V Instruction Set Manual, Volume I: User-Level ISA,
                  Document Version 2.2},
    Organization = {RISC-V Foundation},
    Month = {May},
    Year = {2017},
}

@inproceedings {Bachrach:DAC2012,
    Author = {Bachrach, Jonathan and Vo, Huy and Richards, Brian and Lee, Yunsup
                  and Waterman, Andrew and Avi\v{z}ienis, Rimas and Wawrzynek, John
                  and Asanovi\'c, Krste},
    BookTitle = {49th Design Automation Conference},
    Title = {Chisel: Constructing Hardware in a Scala Embedded Language},
    Month = {June},
    Year = {2012},
}

@techreport{Celio:EECS-2015-167,
    Author = {Celio, Christopher and Patterson, David A. and Asanovi\'c, Krste},
    Title = {The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive,
                  Synthesizable, Parameterized RISC-V Processor},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {2015},
    Month = {Jun},
    URL = {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-167.html},
    Number = {UCB/EECS-2015-167},
    Abstract = {BOOM is a synthesizable, parameterized, superscalar out-of-order
                  RISC-V core designed to serve as the prototypical baseline
                  processor for future micro-architectural studies of
                  out-of-order processors. Our goal is to provide a readable,
                  open-source implementation for use in education, research, and
                  industry. BOOM is written in roughly 9,000 lines of the
                  hardware construction language Chisel. We leveraged Berkeley’s
                  open-source Rocket-chip SoC generator, allowing us to quickly
                  bring up an entire multi-core processor system (including
                  caches and uncore) by replacing the in-order Rocket core with
                  an out-of-order BOOM core. BOOM supports atomics, IEEE
                  754-2008 floating-point, and page-based virtual memory. We
                  have demonstrated BOOM running Linux, SPEC CINT2006, and
                  CoreMark.}
}

@techreport{Asanovic:EECS-2016-17,
    Author = {Asanovi\'c, Krste and Avi\v{z}ienis, Rimas and Bachrach, Jonathan and
                  Beamer, Scott and Biancolin, David and Celio, Christopher and
                  Cook, Henry and Dabbelt, Daniel and Hauser, John and
                  Izraelevitz, Adam and Karandikar, Sagar and Keller, Ben and
                  Kim, Donggyu and Koenig, John and Lee, Yunsup and Love, Eric
                  and Maas, Martin and Magyar, Albert and Mao, Howard and
                  Moreto, Miquel and Ou, Albert and Patterson, David A. and
                  Richards, Brian and Schmidt, Colin and Twigg, Stephen and Vo,
                  Huy and Waterman, Andrew},
    Title = {The Rocket Chip Generator},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {2016},
    Month = {Apr},
    URL = {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.html},
    Number = {UCB/EECS-2016-17},
    Abstract = {Rocket Chip is an open-source Sysem-on-Chip design generator
                  that emits synthesizable RTL. It leverages the Chisel hardware
                  construction language to compose a library of sophisticated
                  generators for cores, caches, and interconnects into an
                  integrated SoC. Rocket Chip generates general-purpose
                  processor cores that use the open RISC-V ISA, and provides
                  both an in-order core generator (Rocket) and an out-of-order
                  core generator (BOOM). For SoC designers interested in
                  utilizing heterogeneous specialization for added efficiency
                  gains, Rocket Chip supports the integration of custom
                  accelerators in the form of instruction set extensions,
                  coprocessors, or fully independent novel cores. Rocket Chip
                  has been taped out (manufactured) eleven times, and yielded
                  functional silicon prototypes capable of booting Linux.}
}

@misc{scala,
  author = "Odersky, M.",
  title = "{Scala programming language}",
  url = "\url{http://www.scala-lang.org/}",
}

@misc{openfire,
  author = "Stephen Craven",
  title = "{The OpenFire Processor}",
  url = "\url{https://opencores.org/project,openfire_core}",
}

@misc {torture-github,
	author = "Yunsup Lee and Henry Cook",
	title = "{RISC-V Torture Test Generator}",
	year = "2012",
	url = "\url{https://github.com/ucb-bar/riscv-torture}",
}

@misc {spike-github,
	author = "Andrew Waterman and Yunsup Lee",
	title = "{RISC-V ISA Simulator}",
	year = "2011",
	url = "\url{https://github.com/riscv/riscv-isa-sim}",
}


@misc{riscv-tools-status,
	author = "RISC-V Foundation",
	title = "{RISC-V Software Ecosystem Overview}",
	url = "\url{https://riscv.org/software-status/}",
}

@misc{pk-github,
	author = "RISC-V Foundation",
	title = "{RISC-V Proxy Kernel and Boot Loader}",
	url = "\url{https://github.com/riscv/riscv-pk}",
}

@misc{debug-spec,
	author = "Tim Newsome",
	title = "{RISC-V External Debug Support}",
  year = "2017",
	url = "\url{https://static.dev.sifive.com/riscv-debug-spec-0.13.f7f3277.pdf}",
}

@manual{ft4232,
    organization  = "Future Technology Devices International Ltd. ",
    title = "{FT4232H Mini Module, USB Hi-Speed FT4323H Evaluation}", 
    number        = "{FT_000115}",
    year          =  "2009",
    month         =  aug,
    note          = "Version 1.5",
}

@misc{fpga-github,
	author = "UC Berkeley Architecture Research",
	title = "{Rocket Chip on Zynq FPGAs}",
        year = "2014",
	url = "\url{https://github.com/ucb-bar/fpga-zynq}",
}

@masterthesis{openocd,
	author = "Dominic Rath",
	title  = "{Open On-Chip Debugger}",
        school = "{University of Applied Sciences Augsburg}",
        url = "\url{http://openocd.org/files/thesis.pdf}",
        year ="2005",
        month = jul,
}

@Manual{Stallman:1988:GMG,
  author =       "Richard Stallman",
  title =        "{GDB} manual: the {GNU} source-level debugger",
  organization = "Free Software Foundation, Inc.",
  address =      "Cambridge Mass.",
  edition =      "2nd, {GDB} version 2.5",
  pages =        "ii + 63",
  month =        feb,
  year =         "1988",
  bibdate =      "Wed Oct 30 08:29:31 MST 1996",
  bibsource =    "http://www.math.utah.edu/pub/tex/bib/gnu.bib",
  acknowledgement = ack-nhfb,
  keywords =     "Computer programs --- Testing --- Handbooks, manuals,
                 etc.; Debugging in computer science --- Handbooks,
                 manuals, etc.; GDB (Computer program) --- Handbooks,
                 manuals, etc.; GNU Emacs --- Handbooks, manuals, etc.",
}

@book{horst2012latticemico32,
  title={Latticemico32},
  author={Horst, K.N.},
  isbn={9786201968424},
  url={http://books.google.pt/books?id=LzGbMQEACAAJ},
  year={2012},
  publisher={Dign Press}
}


@inproceedings{StamenkovicWSG06,
  added-at = {2008-09-03T00:00:00.000+0200},
  author = {Stamenkovic, Zoran and Wolf, C. and Schoof, G\"{u}nter and Gaisler, Jiri},
  biburl = {http://www.bibsonomy.org/bibtex/241fdda53f19f918dba54c372d53f6f7d/dblp},
  booktitle = {DDECS},
  date = {2008-09-03},
  description = {dblp},
  editor = {Reorda, Matteo Sonza and Nov\'{a}k, Ondrej and Straube, Bernd and
                  Kubatova, Hana and Kot\'{a}sek, Zdenek and Kubal\'{i}k, Pavel
                  and Ubar, Raimund and Bucek, Jiri},
  isbn = {1-4244-0185-2},
  keywords = {dblp},
  pages = {50-53},
  publisher = {IEEE Computer Society},
  timestamp = {2008-09-03T00:00:00.000+0200},
  title = {LEON-2: General Purpose Processor for a Wireless Engine.},
  url = {http://dblp.uni-trier.de/db/conf/ddecs/ddecs2006.html#StamenkovicWSG06},
  year = 2006
}


@misc{orpsoc,
	author = "OpenRISC community",
	title = "{OpenRISC Reference Platform System-On-Chip}",
	year = "2013",
	url = "\url{https://github.com/openrisc/orpsoc}",

}

@MISC{OpenOCD-src,
	title = "{OpenOCD --- Open On-Chip Debugger}",
	year = {2013},
	url  = "\url{http://openocd.sourceforge.net}",
}


@article{greenbaum2011,
  title={Open Source Semiconductor Core Licensing},
  author={Greenbaum, Eli},
  journal={Harv. JL \& Tech.},
  volume={25},
  pages={131},
  year={2011},
  publisher={HeinOnline}
}

@inproceedings {jts:rec14,
  author = "{Jos\'e T. de Sousa, Carlos A. Rodrigues, Nuno Barreiro, Jo\~ao C. Fernandes}",
  booktitle = "{REC}",
  title = "{Building Reconfigurable Systems Using Open Source Components}",
  Month = "{April}",
  year = "{2014}",
}

@inproceedings {lf:rec18,
  author = "{Lu\'is Fiolhais, Jos\'e T. de Sousa}",
  booktitle = "{REC}",
  title = "{Warpbird: an Untethered System on Chip Using RISC-V Cores and the Rocket Chip Infrastructure}",
  pages={42-49},
  Month = "{January}",
  year = "{2018}",
}

@MISC{zynq-7000:datasheet,
	title = "{Zynq-7000 All Programmable SoC Data Sheet: Overview}",
	year = {2017},
  month = {June},
	url  = "\url{http://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf}",
}

@misc{zedboard,
	title = "{zedboard}",
	year = {2017},
	url  = "\url{http://zedboard.org/sites/default/files/product_briefs/5066-pb-aes-z7ev-7z020-g-v1b.pdf}",
}

@misc{github-picorv32,
  title={PicoRV32},
  author={Wolf, C. and et. al},
  url=https://github.com/cliffordwolf/picorv32,
  year={2015},
  publisher={GitHub},
  note={GIT code repository}
}

@ARTICLE{gautschi17,
author={M. Gautschi and P. D. Schiavone and A. Traber and I. Loi and A. Pullini and D. Rossi and E. Flamand and F. K. Gürkaynak and L. Benini},
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
title={Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices},
year={2017},
volume={25},
number={10},
pages={2700-2713},
keywords={CMOS integrated circuits;Internet of Things;buffer circuits;digital signal processing chips;reduced instruction set computing;silicon-on-insulator;DSP extensions;FD-SOI process;Internet-of-Things;bulk CMOS technology;cache access contentions;compressed instructions;computational density;data-intensive sensor processing workloads;endpoint devices;frequency 40 MHz;instruction extensions;microarchitectural optimizations;near-threshold operation;open-source RISC-V processor core;power 1 mW;shared-memory hierarchy;single instruction multiple data extensions;size 28 nm;size 65 nm;smart L0 buffer;tightly coupled multicore clusters;voltage 0.6 V to 1.2 V;Instruction set architecture (ISA) extensions;Internet-of-Things;RISC-V;multicore;ultralow power (ULP)},
doi={10.1109/TVLSI.2017.2654506},
ISSN={1063-8210},
month={Oct},}

@misc{github-firrtl-interpreter,
  title={FIRRTL Interpreter},
  author={Free Chips Project},
  url=https://github.com/freechipsproject/firrtl-interpreter,
  year={2017},
  publisher={GitHub},
  note={GIT code repository}
}

@misc{arm-audio-presser,
  title={{ARM, Dolby and Ittiam Collaborate To Bring Optimized Home Audio Solutions To Market}},
  author={ARM},
  url=https://www.arm.com/about/newsroom/arm-dolby-and-ittiam-collaborate-to-bring-optimized-home-audio-solutions-to-market.php,
  note={Press Release},
  year={2010},
}

@inproceedings{Mei03,
 author = {Mei, Bingfeng and Vernalde, Serge and Verkest, Diederik and De Man, Hugo and Lauwereins, Rudy},
 title = {Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling},
 booktitle = {Proceedings of the Conference on Design, Automation and Test in Europe - Volume 1},
 series = {DATE '03},
 year = {2003},
 isbn = {0-7695-1870-2},
 pages = {10296--},
 url = {http://dl.acm.org/citation.cfm?id=789083.1022741},
 acmid = {1022741},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@article{Chen14,
 author = {Chen, Liang and Mitra, Tulika},
 title = {Graph Minor Approach for Application Mapping on {C}{G}{R}{A}{s}},
 journal = {ACM Trans. Reconfigurable Technol. Syst.},
 issue_date = {August 2014},
 volume = {7},
 number = {3},
 month = sep,
 year = {2014},
 issn = {1936-7406},
 pages = {21:1--21:25},
 articleno = {21},
 numpages = {25},
 url = {http://doi.acm.org/10.1145/2655242},
 doi = {10.1145/2655242},
 acmid = {2655242},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Coarse-grained reconfigurable arrays (CGRAs), compilation, graph minor},
} 

@Inbook{DeSutter2010,
author="De Sutter, Bjorn
and Raghavan, Praveen
and Lambrechts, Andy",
xeditor="Bhattacharyya, Shuvra S.
and Deprettere, Ed F.
and Leupers, Rainer
and Takala, Jarmo",
title="Coarse-Grained Reconfigurable Array Architectures",
bookTitle="Handbook of Signal Processing Systems",
year="2010",
publisher="Springer US",
address="Boston, MA",
pages="449--484",
isbn="978-1-4419-6345-1",
xdoi="10.1007/978-1-4419-6345-1_17",
xurl="https://doi.org/10.1007/978-1-4419-6345-1_17"
}

@INPROCEEDINGS{Tuhin08,
author={M. A. A. Tuhin and T. S. Norvell},
booktitle={2008 Canadian Conference on Electrical and Computer Engineering},
title={Compiling parallel applications to Coarse-Grained Reconfigurable Architectures},
year={2008},
volume={},
number={},
pages={001723-001728},
keywords={data flow graphs;object-oriented languages;parallel languages;program compilers;reconfigurable architectures;scheduling;compiling parallel applications;coarse-grained reconfigurable architectures;parallel object oriented language;data flow graph representation;scheduling;cyclic portions;hypernode reduction modulo scheduling;Reconfigurable architectures;Routing;Application software;Processor scheduling;Registers;Hardware;Field programmable gate arrays;Scheduling algorithm;Computer architecture;Programmable logic arrays;Coarse-grained Reconfigurable Architecture;Modulo Scheduling;Routing Resource Graph;Graph Homeomorphism;Static Token},
xdoi={10.1109/CCECE.2008.4564838},
ISSN={0840-7789},
month={May},}

@INPROCEEDINGS{Mukherjee17VLSID, 
author={M. Mukherjee and A. Fell and A. Guha}, 
booktitle={2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID)}, 
title={DFGenTool: A Dataflow Graph Generation Tool for Coarse Grain Reconfigurable Architectures}, 
year={2017}, 
volume={}, 
number={}, 
pages={67-72}, 
keywords={data flow graphs;high level languages;program compilers;public domain software;reconfigurable architectures;DFGenTool;dataflow graph generation tool;coarse grain reconfigurable architectures;DFG generation tool;high-level language;CGRA;graph description standard;CGRA compilers;open-source;Optimization;Computer architecture;High level languages;Benchmark testing;Kernel;Instruction sets;Hardware}, 
doi={10.1109/VLSID.2017.62}, 
ISSN={2380-6923}, 
month={Jan},}

@ARTICLE{Cao17TVLSI, 
author={P. Cao and B. Liu and J. Yang and J. Yang and M. Zhang and L. Shi}, 
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
title={Context Management Scheme Optimization of Coarse-Grained Reconfigurable Architecture for Multimedia Applications}, 
year={2017}, 
volume={25}, 
number={8}, 
pages={2321-2331}, 
keywords={cache storage;multimedia computing;optimisation;reconfigurable architectures;context management scheme optimization;multimedia applications;coarse-grained reconfigurable architectures;CGRA;computing-intensive applications;configuration performance degradation;configuration power rise;configuration context features;context cache structure;replacement strategy;memory overhead;hybrid context replacement algorithm;context frequency weight factor;H.264 decoding;MPEG2 decoding;context cache cost;normalized context cache size;cache efficiency;Context;Computer architecture;Multimedia communication;Degradation;Parallel processing;Program processors;Very large scale integration;Cache replacement algorithm;coarse-grained reconfigurable architecture (CGRA);context cache;context management;multimedia applications}, 
doi={10.1109/TVLSI.2017.2695493}, 
ISSN={1063-8210}, 
month={Aug},}

@ARTICLE{Gu18TPDS, 
author={J. Gu and S. Yin and L. liu and S. Wei}, 
journal={IEEE Transactions on Parallel and Distributed Systems}, 
title={Stress-Aware Loops Mapping on {CGRAs} with Dynamic Multi-Map Reconfiguration}, 
year={2018}, 
volume={29}, 
number={9}, 
pages={2105-2120}, 
keywords={negative bias temperature instability;reconfigurable architectures;VLSI;VLSI process technology;coarse-grained reconfigurable architectures;two-stage stress-aware loops mapping algorithm;CGRA-mapped designs;inter-kernel stress optimization;intra-kernel stress optimization;multimap scheduling method;MCC methods;dynamic multimap reconfiguration;NBTI aging effects;HCI aging effects;CGRA-mapped design;maximal compatibility class;stress-aware force-directed method;Stress;Aging;Human computer interaction;Negative bias temperature instability;Thermal variables control;Kernel;Optimization;CGRAs;aging mitigation;loop mapping;NBTI and HCI;stress optimization;intra-kernel;inter-kernel}, 
doi={10.1109/TPDS.2018.2816955}, 
ISSN={1045-9219}, 
month={Sep.},}

@article{Koeplinger18PLDI,
 author = {Koeplinger, David and Feldman, Matthew and Prabhakar, Raghu and Zhang, Yaqi and Hadjis, Stefan and Fiszel, Ruben and Zhao, Tian and Nardi, Luigi and Pedram, Ardavan and Kozyrakis, Christos and Olukotun, Kunle},
 title = {Spatial: A Language and Compiler for Application Accelerators},
 journal = {SIGPLAN Not.},
 issue_date = {April 2018},
 volume = {53},
 number = {4},
 month = jun,
 year = {2018},
 issn = {0362-1340},
 pages = {296--311},
 numpages = {16},
 url = {http://doi.acm.org/10.1145/3296979.3192379},
 doi = {10.1145/3296979.3192379},
 acmid = {3192379},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CGRAs, FPGAs, compilers, domain-specific languages, hardware accelerators, high-level synthesis, reconfigurable architectures},
} 

@inproceedings{Koeplinger2018PLDI,
 author = {Koeplinger, David and Feldman, Matthew and Prabhakar, Raghu and Zhang, Yaqi and Hadjis, Stefan and Fiszel, Ruben and Zhao, Tian and Nardi, Luigi and Pedram, Ardavan and Kozyrakis, Christos and Olukotun, Kunle},
 title = {Spatial: A Language and Compiler for Application Accelerators},
 booktitle = {Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation},
 series = {PLDI 2018},
 year = {2018},
 isbn = {978-1-4503-5698-5},
 location = {Philadelphia, PA, USA},
 pages = {296--311},
 numpages = {16},
 url = {http://doi.acm.org/10.1145/3192366.3192379},
 doi = {10.1145/3192366.3192379},
 acmid = {3192379},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CGRAs, FPGAs, compilers, domain-specific languages, hardware accelerators, high-level synthesis, reconfigurable architectures},
} 

@inproceedings{Dave18DAC,
 author = {Dave, Shail and Balasubramanian, Mahesh and Shrivastava, Aviral},
 title = {RAMP: Resource-aware Mapping for {CGRAs}},
 booktitle = {Proceedings of the 55th Annual Design Automation Conference},
 series = {DAC '18},
 year = {2018},
 isbn = {978-1-4503-5700-5},
 location = {San Francisco, California},
 pages = {127:1--127:6},
 articleno = {127},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/3195970.3196101},
 doi = {10.1145/3195970.3196101},
 acmid = {3196101},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@article{Lee18TACO,
 author = {Lee, Hochan and Moghaddam, Mansureh S. and Suh, Dongkwan and Egger, Bernhard},
 title = {Improving Energy Efficiency of Coarse-Grain Reconfigurable Arrays Through Modulo Schedule Compression/Decompression},
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {April 2018},
 volume = {15},
 number = {1},
 month = mar,
 year = {2018},
 issn = {1544-3566},
 pages = {1:1--1:26},
 articleno = {1},
 numpages = {26},
 url = {http://doi.acm.org/10.1145/3162018},
 doi = {10.1145/3162018},
 acmid = {3162018},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Coarse-grain reconfigurable array, code compression, energy reduction},
} 

