{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683271724787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683271724787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 12:58:44 2023 " "Processing started: Fri May 05 12:58:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683271724787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271724787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC23 -c IITB_RISC23 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC23 -c IITB_RISC23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271724787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683271725512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683271725512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-working " "Found design unit 1: mux2to1-working" {  } { { "mux2to1.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/mux2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737862 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/mux2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271737862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage4_exec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file stage4_exec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage4_Exec-behavioural " "Found design unit 1: Stage4_Exec-behavioural" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737862 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage4_Exec " "Found entity 1: Stage4_Exec" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271737862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instr_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_mem-behavioural " "Found design unit 1: instr_mem-behavioural" {  } { { "instr_mem.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/instr_mem.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737877 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/instr_mem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271737877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-behavioural " "Found design unit 1: data_mem-behavioural" {  } { { "data_mem.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/data_mem.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737877 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/data_mem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271737877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_2-behavioural " "Found design unit 1: ALU_2-behavioural" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737877 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_2 " "Found entity 1: ALU_2" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271737877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.vhd 4 2 " "Found 4 design units, including 2 entities, in source file flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_flag-behav " "Found design unit 1: carry_flag-behav" {  } { { "Flags.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Flags.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737877 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 zero_flag-behav " "Found design unit 2: zero_flag-behav" {  } { { "Flags.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Flags.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737877 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_flag " "Found entity 1: carry_flag" {  } { { "Flags.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Flags.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737877 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_flag " "Found entity 2: zero_flag" {  } { { "Flags.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Flags.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271737877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behavioural " "Found design unit 1: regfile-behavioural" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737877 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271737877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_back.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Write_Back-WB " "Found design unit 1: Write_Back-WB" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737877 ""} { "Info" "ISGN_ENTITY_NAME" "1 Write_Back " "Found entity 1: Write_Back" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271737877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Read-RR " "Found design unit 1: Register_Read-RR" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737893 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Read " "Found entity 1: Register_Read" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271737893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file refadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RefAdd-king " "Found design unit 1: RefAdd-king" {  } { { "RefAdd.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/RefAdd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737893 ""} { "Info" "ISGN_ENTITY_NAME" "1 RefAdd " "Found entity 1: RefAdd" {  } { { "RefAdd.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/RefAdd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271737893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_STAGE-Structural " "Found design unit 1: MEM_STAGE-Structural" {  } { { "MEM_STAGE.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/MEM_STAGE.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737893 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_STAGE " "Found entity 1: MEM_STAGE" {  } { { "MEM_STAGE.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/MEM_STAGE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271737893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complementor-doit " "Found design unit 1: Complementor-doit" {  } { { "Complementor.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Complementor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737893 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complementor " "Found entity 1: Complementor" {  } { { "Complementor.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Complementor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271737893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behav " "Found design unit 1: main-behav" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737893 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271737893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2_withouthazards.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage2_withouthazards.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage2_WithoutHazards-behav " "Found design unit 1: Stage2_WithoutHazards-behav" {  } { { "Stage2_WithoutHazards.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage2_WithoutHazards.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737893 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage2_WithoutHazards " "Found entity 1: Stage2_WithoutHazards" {  } { { "Stage2_WithoutHazards.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage2_WithoutHazards.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271737893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg-behavioural " "Found design unit 1: pipe_reg-behavioural" {  } { { "pipe_reg.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/pipe_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737908 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg " "Found entity 1: pipe_reg" {  } { { "pipe_reg.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/pipe_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271737908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3to1-wrking " "Found design unit 1: mux3to1-wrking" {  } { { "mux3to1.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/mux3to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737908 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "mux3to1.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/mux3to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271737908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271737908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683271737972 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Z_flag main.vhd(243) " "VHDL Signal Declaration warning at main.vhd(243): used explicit default value for signal \"Z_flag\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 243 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683271737987 "|main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "C_flag main.vhd(243) " "VHDL Signal Declaration warning at main.vhd(243): used explicit default value for signal \"C_flag\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 243 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683271737987 "|main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RefAdd_in main.vhd(250) " "VHDL Signal Declaration warning at main.vhd(250): used explicit default value for signal \"RefAdd_in\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 250 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683271737987 "|main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PR_Write main.vhd(259) " "VHDL Signal Declaration warning at main.vhd(259): used explicit default value for signal \"PR_Write\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 259 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683271737987 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg pipe_reg:PReg1 " "Elaborating entity \"pipe_reg\" for hierarchy \"pipe_reg:PReg1\"" {  } { { "main.vhd" "PReg1" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271737987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"regfile:rf\"" {  } { { "main.vhd" "rf" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271737987 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sR0 regfile.vhdl(25) " "Verilog HDL or VHDL warning at regfile.vhdl(25): object \"sR0\" assigned a value but never read" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|regfile:rf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sR1 regfile.vhdl(25) " "Verilog HDL or VHDL warning at regfile.vhdl(25): object \"sR1\" assigned a value but never read" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|regfile:rf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sR2 regfile.vhdl(25) " "Verilog HDL or VHDL warning at regfile.vhdl(25): object \"sR2\" assigned a value but never read" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|regfile:rf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sR3 regfile.vhdl(25) " "Verilog HDL or VHDL warning at regfile.vhdl(25): object \"sR3\" assigned a value but never read" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|regfile:rf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sR4 regfile.vhdl(25) " "Verilog HDL or VHDL warning at regfile.vhdl(25): object \"sR4\" assigned a value but never read" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|regfile:rf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sR5 regfile.vhdl(25) " "Verilog HDL or VHDL warning at regfile.vhdl(25): object \"sR5\" assigned a value but never read" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|regfile:rf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sR6 regfile.vhdl(25) " "Verilog HDL or VHDL warning at regfile.vhdl(25): object \"sR6\" assigned a value but never read" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|regfile:rf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sR7 regfile.vhdl(25) " "Verilog HDL or VHDL warning at regfile.vhdl(25): object \"sR7\" assigned a value but never read" {  } { { "regfile.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/regfile.vhdl" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RefAdd RefAdd:RAR1 " "Elaborating entity \"RefAdd\" for hierarchy \"RefAdd:RAR1\"" {  } { { "main.vhd" "RAR1" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:i_mem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:i_mem\"" {  } { { "main.vhd" "i_mem" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sData instr_mem.vhdl(17) " "Verilog HDL or VHDL warning at instr_mem.vhdl(17): object \"sData\" assigned a value but never read" {  } { { "instr_mem.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/instr_mem.vhdl" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|instr_mem:i_mem"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Data instr_mem.vhdl(20) " "VHDL Variable Declaration warning at instr_mem.vhdl(20): used initial value expression for variable \"Data\" because variable was never assigned a value" {  } { { "instr_mem.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/instr_mem.vhdl" 20 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|instr_mem:i_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_2 ALU_2:alu1 " "Elaborating entity \"ALU_2\" for hierarchy \"ALU_2:alu1\"" {  } { { "main.vhd" "alu1" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "ALU_CND ALU_2.vhdl(96) " "VHDL Variable Declaration warning at ALU_2.vhdl(96): used initial value expression for variable \"ALU_CND\" because variable was never assigned a value" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_C ALU_2.vhdl(95) " "VHDL Process Statement warning at ALU_2.vhdl(95): inferring latch(es) for signal or variable \"ALU_C\", which holds its previous value in one or more paths through the process" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Cout ALU_2.vhdl(95) " "VHDL Process Statement warning at ALU_2.vhdl(95): inferring latch(es) for signal or variable \"ALU_Cout\", which holds its previous value in one or more paths through the process" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Z ALU_2.vhdl(95) " "VHDL Process Statement warning at ALU_2.vhdl(95): inferring latch(es) for signal or variable \"ALU_Z\", which holds its previous value in one or more paths through the process" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Z ALU_2.vhdl(95) " "Inferred latch for \"ALU_Z\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Cout ALU_2.vhdl(95) " "Inferred latch for \"ALU_Cout\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[0\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[0\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[1\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[1\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[2\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[2\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[3\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[3\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[4\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[4\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[5\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[5\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[6\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[6\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[7\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[7\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[8\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[8\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[9\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[9\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[10\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[10\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[11\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[11\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[12\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[12\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[13\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[13\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[14\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[14\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[15\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[15\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738003 "|main|ALU_2:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage2_WithoutHazards Stage2_WithoutHazards:id " "Elaborating entity \"Stage2_WithoutHazards\" for hierarchy \"Stage2_WithoutHazards:id\"" {  } { { "main.vhd" "id" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271738019 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ct2 Stage2_WithoutHazards.vhd(24) " "VHDL Process Statement warning at Stage2_WithoutHazards.vhd(24): inferring latch(es) for signal or variable \"ct2\", which holds its previous value in one or more paths through the process" {  } { { "Stage2_WithoutHazards.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage2_WithoutHazards.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738019 "|main|Stage2_WithoutHazards:id"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ct1 Stage2_WithoutHazards.vhd(24) " "VHDL Process Statement warning at Stage2_WithoutHazards.vhd(24): inferring latch(es) for signal or variable \"ct1\", which holds its previous value in one or more paths through the process" {  } { { "Stage2_WithoutHazards.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage2_WithoutHazards.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738019 "|main|Stage2_WithoutHazards:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage_proc:ct1\[0\] Stage2_WithoutHazards.vhd(24) " "Inferred latch for \"stage_proc:ct1\[0\]\" at Stage2_WithoutHazards.vhd(24)" {  } { { "Stage2_WithoutHazards.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage2_WithoutHazards.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738019 "|main|Stage2_WithoutHazards:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage_proc:ct1\[1\] Stage2_WithoutHazards.vhd(24) " "Inferred latch for \"stage_proc:ct1\[1\]\" at Stage2_WithoutHazards.vhd(24)" {  } { { "Stage2_WithoutHazards.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage2_WithoutHazards.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738019 "|main|Stage2_WithoutHazards:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage_proc:ct1\[2\] Stage2_WithoutHazards.vhd(24) " "Inferred latch for \"stage_proc:ct1\[2\]\" at Stage2_WithoutHazards.vhd(24)" {  } { { "Stage2_WithoutHazards.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage2_WithoutHazards.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738019 "|main|Stage2_WithoutHazards:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage_proc:ct2\[0\] Stage2_WithoutHazards.vhd(24) " "Inferred latch for \"stage_proc:ct2\[0\]\" at Stage2_WithoutHazards.vhd(24)" {  } { { "Stage2_WithoutHazards.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage2_WithoutHazards.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738019 "|main|Stage2_WithoutHazards:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage_proc:ct2\[1\] Stage2_WithoutHazards.vhd(24) " "Inferred latch for \"stage_proc:ct2\[1\]\" at Stage2_WithoutHazards.vhd(24)" {  } { { "Stage2_WithoutHazards.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage2_WithoutHazards.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738019 "|main|Stage2_WithoutHazards:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage_proc:ct2\[2\] Stage2_WithoutHazards.vhd(24) " "Inferred latch for \"stage_proc:ct2\[2\]\" at Stage2_WithoutHazards.vhd(24)" {  } { { "Stage2_WithoutHazards.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage2_WithoutHazards.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738019 "|main|Stage2_WithoutHazards:id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Read Register_Read:reg_read " "Elaborating entity \"Register_Read\" for hierarchy \"Register_Read:reg_read\"" {  } { { "main.vhd" "reg_read" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271738073 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A1 Register_Read.vhd(48) " "VHDL Process Statement warning at Register_Read.vhd(48): inferring latch(es) for signal or variable \"RF_A1\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A2 Register_Read.vhd(48) " "VHDL Process Statement warning at Register_Read.vhd(48): inferring latch(es) for signal or variable \"RF_A2\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_R3 Register_Read.vhd(48) " "VHDL Process Statement warning at Register_Read.vhd(48): inferring latch(es) for signal or variable \"A_R3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_R3 Register_Read.vhd(48) " "VHDL Process Statement warning at Register_Read.vhd(48): inferring latch(es) for signal or variable \"B_R3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_R3 Register_Read.vhd(48) " "VHDL Process Statement warning at Register_Read.vhd(48): inferring latch(es) for signal or variable \"C_R3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RR_RefAdd_in Register_Read.vhd(48) " "VHDL Process Statement warning at Register_Read.vhd(48): inferring latch(es) for signal or variable \"RR_RefAdd_in\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RR_RefAdd_E Register_Read.vhd(48) " "VHDL Process Statement warning at Register_Read.vhd(48): inferring latch(es) for signal or variable \"RR_RefAdd_E\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_R3 Register_Read.vhd(48) " "VHDL Process Statement warning at Register_Read.vhd(48): inferring latch(es) for signal or variable \"PC_R3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_WR Register_Read.vhd(48) " "VHDL Process Statement warning at Register_Read.vhd(48): inferring latch(es) for signal or variable \"PC_WR\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_in Register_Read.vhd(48) " "VHDL Process Statement warning at Register_Read.vhd(48): inferring latch(es) for signal or variable \"PC_in\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[0\] Register_Read.vhd(48) " "Inferred latch for \"PC_in\[0\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[1\] Register_Read.vhd(48) " "Inferred latch for \"PC_in\[1\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[2\] Register_Read.vhd(48) " "Inferred latch for \"PC_in\[2\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[3\] Register_Read.vhd(48) " "Inferred latch for \"PC_in\[3\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[4\] Register_Read.vhd(48) " "Inferred latch for \"PC_in\[4\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[5\] Register_Read.vhd(48) " "Inferred latch for \"PC_in\[5\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[6\] Register_Read.vhd(48) " "Inferred latch for \"PC_in\[6\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[7\] Register_Read.vhd(48) " "Inferred latch for \"PC_in\[7\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[8\] Register_Read.vhd(48) " "Inferred latch for \"PC_in\[8\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[9\] Register_Read.vhd(48) " "Inferred latch for \"PC_in\[9\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[10\] Register_Read.vhd(48) " "Inferred latch for \"PC_in\[10\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[11\] Register_Read.vhd(48) " "Inferred latch for \"PC_in\[11\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[12\] Register_Read.vhd(48) " "Inferred latch for \"PC_in\[12\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[13\] Register_Read.vhd(48) " "Inferred latch for \"PC_in\[13\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[14\] Register_Read.vhd(48) " "Inferred latch for \"PC_in\[14\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[15\] Register_Read.vhd(48) " "Inferred latch for \"PC_in\[15\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_WR Register_Read.vhd(48) " "Inferred latch for \"PC_WR\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[0\] Register_Read.vhd(48) " "Inferred latch for \"PC_R3\[0\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[1\] Register_Read.vhd(48) " "Inferred latch for \"PC_R3\[1\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[2\] Register_Read.vhd(48) " "Inferred latch for \"PC_R3\[2\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[3\] Register_Read.vhd(48) " "Inferred latch for \"PC_R3\[3\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[4\] Register_Read.vhd(48) " "Inferred latch for \"PC_R3\[4\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[5\] Register_Read.vhd(48) " "Inferred latch for \"PC_R3\[5\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[6\] Register_Read.vhd(48) " "Inferred latch for \"PC_R3\[6\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[7\] Register_Read.vhd(48) " "Inferred latch for \"PC_R3\[7\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[8\] Register_Read.vhd(48) " "Inferred latch for \"PC_R3\[8\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[9\] Register_Read.vhd(48) " "Inferred latch for \"PC_R3\[9\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[10\] Register_Read.vhd(48) " "Inferred latch for \"PC_R3\[10\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[11\] Register_Read.vhd(48) " "Inferred latch for \"PC_R3\[11\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[12\] Register_Read.vhd(48) " "Inferred latch for \"PC_R3\[12\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[13\] Register_Read.vhd(48) " "Inferred latch for \"PC_R3\[13\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[14\] Register_Read.vhd(48) " "Inferred latch for \"PC_R3\[14\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[15\] Register_Read.vhd(48) " "Inferred latch for \"PC_R3\[15\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_E Register_Read.vhd(48) " "Inferred latch for \"RR_RefAdd_E\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[0\] Register_Read.vhd(48) " "Inferred latch for \"RR_RefAdd_in\[0\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[1\] Register_Read.vhd(48) " "Inferred latch for \"RR_RefAdd_in\[1\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[2\] Register_Read.vhd(48) " "Inferred latch for \"RR_RefAdd_in\[2\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[3\] Register_Read.vhd(48) " "Inferred latch for \"RR_RefAdd_in\[3\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[4\] Register_Read.vhd(48) " "Inferred latch for \"RR_RefAdd_in\[4\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[5\] Register_Read.vhd(48) " "Inferred latch for \"RR_RefAdd_in\[5\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[6\] Register_Read.vhd(48) " "Inferred latch for \"RR_RefAdd_in\[6\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[7\] Register_Read.vhd(48) " "Inferred latch for \"RR_RefAdd_in\[7\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[8\] Register_Read.vhd(48) " "Inferred latch for \"RR_RefAdd_in\[8\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[9\] Register_Read.vhd(48) " "Inferred latch for \"RR_RefAdd_in\[9\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[10\] Register_Read.vhd(48) " "Inferred latch for \"RR_RefAdd_in\[10\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[11\] Register_Read.vhd(48) " "Inferred latch for \"RR_RefAdd_in\[11\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[12\] Register_Read.vhd(48) " "Inferred latch for \"RR_RefAdd_in\[12\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[13\] Register_Read.vhd(48) " "Inferred latch for \"RR_RefAdd_in\[13\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[14\] Register_Read.vhd(48) " "Inferred latch for \"RR_RefAdd_in\[14\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[15\] Register_Read.vhd(48) " "Inferred latch for \"RR_RefAdd_in\[15\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[0\] Register_Read.vhd(48) " "Inferred latch for \"C_R3\[0\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[1\] Register_Read.vhd(48) " "Inferred latch for \"C_R3\[1\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[2\] Register_Read.vhd(48) " "Inferred latch for \"C_R3\[2\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[3\] Register_Read.vhd(48) " "Inferred latch for \"C_R3\[3\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[4\] Register_Read.vhd(48) " "Inferred latch for \"C_R3\[4\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[5\] Register_Read.vhd(48) " "Inferred latch for \"C_R3\[5\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[6\] Register_Read.vhd(48) " "Inferred latch for \"C_R3\[6\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[7\] Register_Read.vhd(48) " "Inferred latch for \"C_R3\[7\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[8\] Register_Read.vhd(48) " "Inferred latch for \"C_R3\[8\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[9\] Register_Read.vhd(48) " "Inferred latch for \"C_R3\[9\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[10\] Register_Read.vhd(48) " "Inferred latch for \"C_R3\[10\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[11\] Register_Read.vhd(48) " "Inferred latch for \"C_R3\[11\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[12\] Register_Read.vhd(48) " "Inferred latch for \"C_R3\[12\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[13\] Register_Read.vhd(48) " "Inferred latch for \"C_R3\[13\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[14\] Register_Read.vhd(48) " "Inferred latch for \"C_R3\[14\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[15\] Register_Read.vhd(48) " "Inferred latch for \"C_R3\[15\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[0\] Register_Read.vhd(48) " "Inferred latch for \"B_R3\[0\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[1\] Register_Read.vhd(48) " "Inferred latch for \"B_R3\[1\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[2\] Register_Read.vhd(48) " "Inferred latch for \"B_R3\[2\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[3\] Register_Read.vhd(48) " "Inferred latch for \"B_R3\[3\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[4\] Register_Read.vhd(48) " "Inferred latch for \"B_R3\[4\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[5\] Register_Read.vhd(48) " "Inferred latch for \"B_R3\[5\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[6\] Register_Read.vhd(48) " "Inferred latch for \"B_R3\[6\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[7\] Register_Read.vhd(48) " "Inferred latch for \"B_R3\[7\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[8\] Register_Read.vhd(48) " "Inferred latch for \"B_R3\[8\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[9\] Register_Read.vhd(48) " "Inferred latch for \"B_R3\[9\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[10\] Register_Read.vhd(48) " "Inferred latch for \"B_R3\[10\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[11\] Register_Read.vhd(48) " "Inferred latch for \"B_R3\[11\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[12\] Register_Read.vhd(48) " "Inferred latch for \"B_R3\[12\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[13\] Register_Read.vhd(48) " "Inferred latch for \"B_R3\[13\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[14\] Register_Read.vhd(48) " "Inferred latch for \"B_R3\[14\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[15\] Register_Read.vhd(48) " "Inferred latch for \"B_R3\[15\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[0\] Register_Read.vhd(48) " "Inferred latch for \"A_R3\[0\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[1\] Register_Read.vhd(48) " "Inferred latch for \"A_R3\[1\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[2\] Register_Read.vhd(48) " "Inferred latch for \"A_R3\[2\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[3\] Register_Read.vhd(48) " "Inferred latch for \"A_R3\[3\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[4\] Register_Read.vhd(48) " "Inferred latch for \"A_R3\[4\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[5\] Register_Read.vhd(48) " "Inferred latch for \"A_R3\[5\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[6\] Register_Read.vhd(48) " "Inferred latch for \"A_R3\[6\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[7\] Register_Read.vhd(48) " "Inferred latch for \"A_R3\[7\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[8\] Register_Read.vhd(48) " "Inferred latch for \"A_R3\[8\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[9\] Register_Read.vhd(48) " "Inferred latch for \"A_R3\[9\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[10\] Register_Read.vhd(48) " "Inferred latch for \"A_R3\[10\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[11\] Register_Read.vhd(48) " "Inferred latch for \"A_R3\[11\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[12\] Register_Read.vhd(48) " "Inferred latch for \"A_R3\[12\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[13\] Register_Read.vhd(48) " "Inferred latch for \"A_R3\[13\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[14\] Register_Read.vhd(48) " "Inferred latch for \"A_R3\[14\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[15\] Register_Read.vhd(48) " "Inferred latch for \"A_R3\[15\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[0\] Register_Read.vhd(48) " "Inferred latch for \"RF_A2\[0\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[1\] Register_Read.vhd(48) " "Inferred latch for \"RF_A2\[1\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[2\] Register_Read.vhd(48) " "Inferred latch for \"RF_A2\[2\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[0\] Register_Read.vhd(48) " "Inferred latch for \"RF_A1\[0\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[1\] Register_Read.vhd(48) " "Inferred latch for \"RF_A1\[1\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[2\] Register_Read.vhd(48) " "Inferred latch for \"RF_A1\[2\]\" at Register_Read.vhd(48)" {  } { { "Register_Read.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 "|main|Register_Read:reg_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complementor Register_Read:reg_read\|Complementor:C1 " "Elaborating entity \"Complementor\" for hierarchy \"Register_Read:reg_read\|Complementor:C1\"" {  } { { "Register_Read.vhd" "C1" { Text "D:/Hazardless_Testbox/EE_309_Project/Register_Read.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271738082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage4_Exec Stage4_Exec:ex " "Elaborating entity \"Stage4_Exec\" for hierarchy \"Stage4_Exec:ex\"" {  } { { "main.vhd" "ex" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_R4 Stage4_Exec.vhdl(18) " "VHDL Signal Declaration warning at Stage4_Exec.vhdl(18): used implicit default value for signal \"PC_R4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ALU3_Cin Stage4_Exec.vhdl(65) " "VHDL Signal Declaration warning at Stage4_Exec.vhdl(65): used explicit default value for signal \"ALU3_Cin\" because signal was never assigned a value" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU3_Cout Stage4_Exec.vhdl(65) " "Verilog HDL or VHDL warning at Stage4_Exec.vhdl(65): object \"ALU3_Cout\" assigned a value but never read" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU3_Z Stage4_Exec.vhdl(65) " "Verilog HDL or VHDL warning at Stage4_Exec.vhdl(65): object \"ALU3_Z\" assigned a value but never read" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R3 Stage4_Exec.vhdl(236) " "VHDL Process Statement warning at Stage4_Exec.vhdl(236): signal \"PC_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R3 Stage4_Exec.vhdl(251) " "VHDL Process Statement warning at Stage4_Exec.vhdl(251): signal \"PC_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R3 Stage4_Exec.vhdl(266) " "VHDL Process Statement warning at Stage4_Exec.vhdl(266): signal \"PC_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R3 Stage4_Exec.vhdl(276) " "VHDL Process Statement warning at Stage4_Exec.vhdl(276): signal \"PC_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Instr_R4 Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"Instr_R4\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_R4 Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"A_R4\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU2_A Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"ALU2_A\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU2_B Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"ALU2_B\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU2_J Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"ALU2_J\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_WR Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"PC_WR\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU2_Cin Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"ALU2_Cin\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_WR Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"C_WR\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_WR Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"Z_WR\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_R4 Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"C_R4\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_R4 Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"B_R4\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU3_A Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"ALU3_A\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU3_B Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"ALU3_B\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"PC\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU3_J Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"ALU3_J\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_J\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_J\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_J\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_J\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[2\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[3\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[4\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[5\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[6\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[7\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[8\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[9\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[10\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[11\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[2\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[2\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[3\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[3\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[4\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[4\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[5\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[5\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[6\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[6\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[7\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[7\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[8\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[8\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[9\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[9\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[10\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[10\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[11\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[11\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[2\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[2\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[3\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[3\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738098 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[4\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[4\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[5\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[5\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[6\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[6\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[7\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[7\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[8\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[8\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[9\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[9\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[10\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[10\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[11\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[11\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[2\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[2\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[3\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[3\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[4\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[4\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[5\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[5\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[6\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[6\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[7\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[7\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[8\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[8\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[9\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[9\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[10\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[10\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[11\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[11\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[2\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[2\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[3\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[3\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[4\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[4\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[5\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[5\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[6\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[6\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[7\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[7\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[8\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[8\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[9\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[9\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[10\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[10\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[11\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[11\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_WR Stage4_Exec.vhdl(75) " "Inferred latch for \"Z_WR\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_WR Stage4_Exec.vhdl(75) " "Inferred latch for \"C_WR\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_Cin Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_Cin\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_WR Stage4_Exec.vhdl(75) " "Inferred latch for \"PC_WR\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_J\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_J\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_J\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_J\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[2\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[2\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[3\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[3\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[4\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[4\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[5\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[5\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[6\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[6\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[7\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[7\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[8\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[8\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[9\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[9\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[10\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[10\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[11\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[11\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[2\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[2\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[3\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[3\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[4\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[4\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[5\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[5\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[6\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[6\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[7\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[7\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[8\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[8\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[9\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[9\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[10\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[10\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[11\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[11\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[2\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[2\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[3\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[3\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[4\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[4\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[5\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[5\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[6\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[6\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[7\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[7\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[8\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[8\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[9\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[9\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[10\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[10\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[11\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[11\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instr_R4\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"Instr_R4\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instr_R4\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"Instr_R4\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instr_R4\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"Instr_R4\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instr_R4\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"Instr_R4\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 "|main|Stage4_Exec:ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_flag Stage4_Exec:ex\|carry_flag:cf " "Elaborating entity \"carry_flag\" for hierarchy \"Stage4_Exec:ex\|carry_flag:cf\"" {  } { { "Stage4_Exec.vhdl" "cf" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_flag Stage4_Exec:ex\|zero_flag:zf " "Elaborating entity \"zero_flag\" for hierarchy \"Stage4_Exec:ex\|zero_flag:zf\"" {  } { { "Stage4_Exec.vhdl" "zf" { Text "D:/Hazardless_Testbox/EE_309_Project/Stage4_Exec.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_STAGE MEM_STAGE:m_acc " "Elaborating entity \"MEM_STAGE\" for hierarchy \"MEM_STAGE:m_acc\"" {  } { { "main.vhd" "m_acc" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271738113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem MEM_STAGE:m_acc\|data_mem:mem " "Elaborating entity \"data_mem\" for hierarchy \"MEM_STAGE:m_acc\|data_mem:mem\"" {  } { { "MEM_STAGE.vhd" "mem" { Text "D:/Hazardless_Testbox/EE_309_Project/MEM_STAGE.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271738129 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sData data_mem.vhdl(21) " "Verilog HDL or VHDL warning at data_mem.vhdl(21): object \"sData\" assigned a value but never read" {  } { { "data_mem.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/data_mem.vhdl" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271738145 "|main|MEM_STAGE:m_acc|data_mem:mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_add_out data_mem.vhdl(31) " "VHDL Process Statement warning at data_mem.vhdl(31): signal \"mem_add_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhdl" "" { Text "D:/Hazardless_Testbox/EE_309_Project/data_mem.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683271738145 "|main|MEM_STAGE:m_acc|data_mem:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 MEM_STAGE:m_acc\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"MEM_STAGE:m_acc\|mux2to1:mux\"" {  } { { "MEM_STAGE.vhd" "mux" { Text "D:/Hazardless_Testbox/EE_309_Project/MEM_STAGE.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271738145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Back Write_Back:wb " "Elaborating entity \"Write_Back\" for hierarchy \"Write_Back:wb\"" {  } { { "main.vhd" "wb" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271738161 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr Write_Back.vhd(40) " "VHDL Process Statement warning at Write_Back.vhd(40): signal \"ctr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683271738161 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctr Write_Back.vhd(28) " "VHDL Process Statement warning at Write_Back.vhd(28): inferring latch(es) for signal or variable \"ctr\", which holds its previous value in one or more paths through the process" {  } { { "Write_Back.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/Write_Back.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271738161 "|main|Write_Back:wb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 mux3to1:mux1 " "Elaborating entity \"mux3to1\" for hierarchy \"mux3to1:mux1\"" {  } { { "main.vhd" "mux1" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271738161 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683271738981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271738981 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683271739028 "|main|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "main.vhd" "" { Text "D:/Hazardless_Testbox/EE_309_Project/main.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683271739028 "|main|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683271739028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683271739028 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683271739028 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683271739028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683271739060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 12:58:59 2023 " "Processing ended: Fri May 05 12:58:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683271739060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683271739060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683271739060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271739060 ""}
