
SX1276_NucleoL476_Receiver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a70  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e8  08008c00  08008c00  00009c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090e8  080090e8  0000b05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080090e8  080090e8  0000a0e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090f0  080090f0  0000b05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090f0  080090f0  0000a0f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080090f4  080090f4  0000a0f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080090f8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  2000005c  08009154  0000b05c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000328  08009154  0000b328  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000140f9  00000000  00000000  0000b08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000254b  00000000  00000000  0001f185  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e8  00000000  00000000  000216d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e04  00000000  00000000  000228b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002852e  00000000  00000000  000236bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015001  00000000  00000000  0004bbea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc912  00000000  00000000  00060beb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015d4fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005470  00000000  00000000  0015d540  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b7  00000000  00000000  001629b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008be8 	.word	0x08008be8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08008be8 	.word	0x08008be8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2uiz>:
 8000b1c:	004a      	lsls	r2, r1, #1
 8000b1e:	d211      	bcs.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b24:	d211      	bcs.n	8000b4a <__aeabi_d2uiz+0x2e>
 8000b26:	d50d      	bpl.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d40e      	bmi.n	8000b50 <__aeabi_d2uiz+0x34>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	4770      	bx	lr
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4e:	d102      	bne.n	8000b56 <__aeabi_d2uiz+0x3a>
 8000b50:	f04f 30ff 	mov.w	r0, #4294967295
 8000b54:	4770      	bx	lr
 8000b56:	f04f 0000 	mov.w	r0, #0
 8000b5a:	4770      	bx	lr

08000b5c <__aeabi_d2f>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b64:	bf24      	itt	cs
 8000b66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b6e:	d90d      	bls.n	8000b8c <__aeabi_d2f+0x30>
 8000b70:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b7c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b84:	bf08      	it	eq
 8000b86:	f020 0001 	biceq.w	r0, r0, #1
 8000b8a:	4770      	bx	lr
 8000b8c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b90:	d121      	bne.n	8000bd6 <__aeabi_d2f+0x7a>
 8000b92:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b96:	bfbc      	itt	lt
 8000b98:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b9c:	4770      	bxlt	lr
 8000b9e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ba2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba6:	f1c2 0218 	rsb	r2, r2, #24
 8000baa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	f040 0001 	orrne.w	r0, r0, #1
 8000bbc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc8:	ea40 000c 	orr.w	r0, r0, ip
 8000bcc:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd4:	e7cc      	b.n	8000b70 <__aeabi_d2f+0x14>
 8000bd6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bda:	d107      	bne.n	8000bec <__aeabi_d2f+0x90>
 8000bdc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be0:	bf1e      	ittt	ne
 8000be2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000be6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bea:	4770      	bxne	lr
 8000bec:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bf0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bf4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop

08000bfc <__aeabi_uldivmod>:
 8000bfc:	b953      	cbnz	r3, 8000c14 <__aeabi_uldivmod+0x18>
 8000bfe:	b94a      	cbnz	r2, 8000c14 <__aeabi_uldivmod+0x18>
 8000c00:	2900      	cmp	r1, #0
 8000c02:	bf08      	it	eq
 8000c04:	2800      	cmpeq	r0, #0
 8000c06:	bf1c      	itt	ne
 8000c08:	f04f 31ff 	movne.w	r1, #4294967295
 8000c0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c10:	f000 b988 	b.w	8000f24 <__aeabi_idiv0>
 8000c14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c1c:	f000 f806 	bl	8000c2c <__udivmoddi4>
 8000c20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c28:	b004      	add	sp, #16
 8000c2a:	4770      	bx	lr

08000c2c <__udivmoddi4>:
 8000c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c30:	9d08      	ldr	r5, [sp, #32]
 8000c32:	468e      	mov	lr, r1
 8000c34:	4604      	mov	r4, r0
 8000c36:	4688      	mov	r8, r1
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d14a      	bne.n	8000cd2 <__udivmoddi4+0xa6>
 8000c3c:	428a      	cmp	r2, r1
 8000c3e:	4617      	mov	r7, r2
 8000c40:	d962      	bls.n	8000d08 <__udivmoddi4+0xdc>
 8000c42:	fab2 f682 	clz	r6, r2
 8000c46:	b14e      	cbz	r6, 8000c5c <__udivmoddi4+0x30>
 8000c48:	f1c6 0320 	rsb	r3, r6, #32
 8000c4c:	fa01 f806 	lsl.w	r8, r1, r6
 8000c50:	fa20 f303 	lsr.w	r3, r0, r3
 8000c54:	40b7      	lsls	r7, r6
 8000c56:	ea43 0808 	orr.w	r8, r3, r8
 8000c5a:	40b4      	lsls	r4, r6
 8000c5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c60:	fa1f fc87 	uxth.w	ip, r7
 8000c64:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c68:	0c23      	lsrs	r3, r4, #16
 8000c6a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c72:	fb01 f20c 	mul.w	r2, r1, ip
 8000c76:	429a      	cmp	r2, r3
 8000c78:	d909      	bls.n	8000c8e <__udivmoddi4+0x62>
 8000c7a:	18fb      	adds	r3, r7, r3
 8000c7c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c80:	f080 80ea 	bcs.w	8000e58 <__udivmoddi4+0x22c>
 8000c84:	429a      	cmp	r2, r3
 8000c86:	f240 80e7 	bls.w	8000e58 <__udivmoddi4+0x22c>
 8000c8a:	3902      	subs	r1, #2
 8000c8c:	443b      	add	r3, r7
 8000c8e:	1a9a      	subs	r2, r3, r2
 8000c90:	b2a3      	uxth	r3, r4
 8000c92:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c96:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ca2:	459c      	cmp	ip, r3
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0x8e>
 8000ca6:	18fb      	adds	r3, r7, r3
 8000ca8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cac:	f080 80d6 	bcs.w	8000e5c <__udivmoddi4+0x230>
 8000cb0:	459c      	cmp	ip, r3
 8000cb2:	f240 80d3 	bls.w	8000e5c <__udivmoddi4+0x230>
 8000cb6:	443b      	add	r3, r7
 8000cb8:	3802      	subs	r0, #2
 8000cba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cbe:	eba3 030c 	sub.w	r3, r3, ip
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa2>
 8000cc6:	40f3      	lsrs	r3, r6
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xb6>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb0>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa2>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x14c>
 8000cea:	4573      	cmp	r3, lr
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xc8>
 8000cee:	4282      	cmp	r2, r0
 8000cf0:	f200 8105 	bhi.w	8000efe <__udivmoddi4+0x2d2>
 8000cf4:	1a84      	subs	r4, r0, r2
 8000cf6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	4690      	mov	r8, r2
 8000cfe:	2d00      	cmp	r5, #0
 8000d00:	d0e5      	beq.n	8000cce <__udivmoddi4+0xa2>
 8000d02:	e9c5 4800 	strd	r4, r8, [r5]
 8000d06:	e7e2      	b.n	8000cce <__udivmoddi4+0xa2>
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f000 8090 	beq.w	8000e2e <__udivmoddi4+0x202>
 8000d0e:	fab2 f682 	clz	r6, r2
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	f040 80a4 	bne.w	8000e60 <__udivmoddi4+0x234>
 8000d18:	1a8a      	subs	r2, r1, r2
 8000d1a:	0c03      	lsrs	r3, r0, #16
 8000d1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d20:	b280      	uxth	r0, r0
 8000d22:	b2bc      	uxth	r4, r7
 8000d24:	2101      	movs	r1, #1
 8000d26:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d2a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d32:	fb04 f20c 	mul.w	r2, r4, ip
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d907      	bls.n	8000d4a <__udivmoddi4+0x11e>
 8000d3a:	18fb      	adds	r3, r7, r3
 8000d3c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d40:	d202      	bcs.n	8000d48 <__udivmoddi4+0x11c>
 8000d42:	429a      	cmp	r2, r3
 8000d44:	f200 80e0 	bhi.w	8000f08 <__udivmoddi4+0x2dc>
 8000d48:	46c4      	mov	ip, r8
 8000d4a:	1a9b      	subs	r3, r3, r2
 8000d4c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d50:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d54:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d58:	fb02 f404 	mul.w	r4, r2, r4
 8000d5c:	429c      	cmp	r4, r3
 8000d5e:	d907      	bls.n	8000d70 <__udivmoddi4+0x144>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x142>
 8000d68:	429c      	cmp	r4, r3
 8000d6a:	f200 80ca 	bhi.w	8000f02 <__udivmoddi4+0x2d6>
 8000d6e:	4602      	mov	r2, r0
 8000d70:	1b1b      	subs	r3, r3, r4
 8000d72:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x98>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa0e f401 	lsl.w	r4, lr, r1
 8000d88:	fa20 f306 	lsr.w	r3, r0, r6
 8000d8c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d90:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d94:	4323      	orrs	r3, r4
 8000d96:	fa00 f801 	lsl.w	r8, r0, r1
 8000d9a:	fa1f fc87 	uxth.w	ip, r7
 8000d9e:	fbbe f0f9 	udiv	r0, lr, r9
 8000da2:	0c1c      	lsrs	r4, r3, #16
 8000da4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dac:	fb00 fe0c 	mul.w	lr, r0, ip
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d909      	bls.n	8000dcc <__udivmoddi4+0x1a0>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dbe:	f080 809c 	bcs.w	8000efa <__udivmoddi4+0x2ce>
 8000dc2:	45a6      	cmp	lr, r4
 8000dc4:	f240 8099 	bls.w	8000efa <__udivmoddi4+0x2ce>
 8000dc8:	3802      	subs	r0, #2
 8000dca:	443c      	add	r4, r7
 8000dcc:	eba4 040e 	sub.w	r4, r4, lr
 8000dd0:	fa1f fe83 	uxth.w	lr, r3
 8000dd4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd8:	fb09 4413 	mls	r4, r9, r3, r4
 8000ddc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000de0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de4:	45a4      	cmp	ip, r4
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1ce>
 8000de8:	193c      	adds	r4, r7, r4
 8000dea:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dee:	f080 8082 	bcs.w	8000ef6 <__udivmoddi4+0x2ca>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d97f      	bls.n	8000ef6 <__udivmoddi4+0x2ca>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfe:	eba4 040c 	sub.w	r4, r4, ip
 8000e02:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e06:	4564      	cmp	r4, ip
 8000e08:	4673      	mov	r3, lr
 8000e0a:	46e1      	mov	r9, ip
 8000e0c:	d362      	bcc.n	8000ed4 <__udivmoddi4+0x2a8>
 8000e0e:	d05f      	beq.n	8000ed0 <__udivmoddi4+0x2a4>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x1fe>
 8000e12:	ebb8 0203 	subs.w	r2, r8, r3
 8000e16:	eb64 0409 	sbc.w	r4, r4, r9
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	fa22 f301 	lsr.w	r3, r2, r1
 8000e22:	431e      	orrs	r6, r3
 8000e24:	40cc      	lsrs	r4, r1
 8000e26:	e9c5 6400 	strd	r6, r4, [r5]
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	e74f      	b.n	8000cce <__udivmoddi4+0xa2>
 8000e2e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e32:	0c01      	lsrs	r1, r0, #16
 8000e34:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3e:	463b      	mov	r3, r7
 8000e40:	4638      	mov	r0, r7
 8000e42:	463c      	mov	r4, r7
 8000e44:	46b8      	mov	r8, r7
 8000e46:	46be      	mov	lr, r7
 8000e48:	2620      	movs	r6, #32
 8000e4a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4e:	eba2 0208 	sub.w	r2, r2, r8
 8000e52:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e56:	e766      	b.n	8000d26 <__udivmoddi4+0xfa>
 8000e58:	4601      	mov	r1, r0
 8000e5a:	e718      	b.n	8000c8e <__udivmoddi4+0x62>
 8000e5c:	4610      	mov	r0, r2
 8000e5e:	e72c      	b.n	8000cba <__udivmoddi4+0x8e>
 8000e60:	f1c6 0220 	rsb	r2, r6, #32
 8000e64:	fa2e f302 	lsr.w	r3, lr, r2
 8000e68:	40b7      	lsls	r7, r6
 8000e6a:	40b1      	lsls	r1, r6
 8000e6c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e70:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e74:	430a      	orrs	r2, r1
 8000e76:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e7a:	b2bc      	uxth	r4, r7
 8000e7c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e80:	0c11      	lsrs	r1, r2, #16
 8000e82:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e86:	fb08 f904 	mul.w	r9, r8, r4
 8000e8a:	40b0      	lsls	r0, r6
 8000e8c:	4589      	cmp	r9, r1
 8000e8e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e92:	b280      	uxth	r0, r0
 8000e94:	d93e      	bls.n	8000f14 <__udivmoddi4+0x2e8>
 8000e96:	1879      	adds	r1, r7, r1
 8000e98:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e9c:	d201      	bcs.n	8000ea2 <__udivmoddi4+0x276>
 8000e9e:	4589      	cmp	r9, r1
 8000ea0:	d81f      	bhi.n	8000ee2 <__udivmoddi4+0x2b6>
 8000ea2:	eba1 0109 	sub.w	r1, r1, r9
 8000ea6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eaa:	fb09 f804 	mul.w	r8, r9, r4
 8000eae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eb2:	b292      	uxth	r2, r2
 8000eb4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb8:	4542      	cmp	r2, r8
 8000eba:	d229      	bcs.n	8000f10 <__udivmoddi4+0x2e4>
 8000ebc:	18ba      	adds	r2, r7, r2
 8000ebe:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ec2:	d2c4      	bcs.n	8000e4e <__udivmoddi4+0x222>
 8000ec4:	4542      	cmp	r2, r8
 8000ec6:	d2c2      	bcs.n	8000e4e <__udivmoddi4+0x222>
 8000ec8:	f1a9 0102 	sub.w	r1, r9, #2
 8000ecc:	443a      	add	r2, r7
 8000ece:	e7be      	b.n	8000e4e <__udivmoddi4+0x222>
 8000ed0:	45f0      	cmp	r8, lr
 8000ed2:	d29d      	bcs.n	8000e10 <__udivmoddi4+0x1e4>
 8000ed4:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000edc:	3801      	subs	r0, #1
 8000ede:	46e1      	mov	r9, ip
 8000ee0:	e796      	b.n	8000e10 <__udivmoddi4+0x1e4>
 8000ee2:	eba7 0909 	sub.w	r9, r7, r9
 8000ee6:	4449      	add	r1, r9
 8000ee8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eec:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef0:	fb09 f804 	mul.w	r8, r9, r4
 8000ef4:	e7db      	b.n	8000eae <__udivmoddi4+0x282>
 8000ef6:	4673      	mov	r3, lr
 8000ef8:	e77f      	b.n	8000dfa <__udivmoddi4+0x1ce>
 8000efa:	4650      	mov	r0, sl
 8000efc:	e766      	b.n	8000dcc <__udivmoddi4+0x1a0>
 8000efe:	4608      	mov	r0, r1
 8000f00:	e6fd      	b.n	8000cfe <__udivmoddi4+0xd2>
 8000f02:	443b      	add	r3, r7
 8000f04:	3a02      	subs	r2, #2
 8000f06:	e733      	b.n	8000d70 <__udivmoddi4+0x144>
 8000f08:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f0c:	443b      	add	r3, r7
 8000f0e:	e71c      	b.n	8000d4a <__udivmoddi4+0x11e>
 8000f10:	4649      	mov	r1, r9
 8000f12:	e79c      	b.n	8000e4e <__udivmoddi4+0x222>
 8000f14:	eba1 0109 	sub.w	r1, r1, r9
 8000f18:	46c4      	mov	ip, r8
 8000f1a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1e:	fb09 f804 	mul.w	r8, r9, r4
 8000f22:	e7c4      	b.n	8000eae <__udivmoddi4+0x282>

08000f24 <__aeabi_idiv0>:
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop

08000f28 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000f28:	b5b0      	push	{r4, r5, r7, lr}
 8000f2a:	f5ad 6de0 	sub.w	sp, sp, #1792	@ 0x700
 8000f2e:	af08      	add	r7, sp, #32

	/* USER CODE BEGIN 1 */
	uint8_t buff[1000]={0};
 8000f30:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8000f34:	f5a3 737e 	sub.w	r3, r3, #1016	@ 0x3f8
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f3e:	461a      	mov	r2, r3
 8000f40:	2100      	movs	r1, #0
 8000f42:	f007 f907 	bl	8008154 <memset>
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000f46:	f003 f9c9 	bl	80042dc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000f4a:	f001 ffbb 	bl	8002ec4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000f4e:	f002 f8d1 	bl	80030f4 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000f52:	f002 f89f 	bl	8003094 <MX_USART2_UART_Init>
	MX_SPI2_Init();
 8000f56:	f002 f831 	bl	8002fbc <MX_SPI2_Init>
	MX_RTC_Init();
 8000f5a:	f002 f807 	bl	8002f6c <MX_RTC_Init>
	MX_TIM16_Init();
 8000f5e:	f002 f86b 	bl	8003038 <MX_TIM16_Init>
	SX1276_Init_Param init, init1, init2, init3, init4;


	if(NUMBER_OF_LORA_NODES >=1)
	{
		test.NSS_GPIOx = SPI2_SX1276_NSS_S0_GPIO_Port;
 8000f62:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8000f66:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8000f6a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f6e:	605a      	str	r2, [r3, #4]
		test.NSS_GPIO_Pin = SPI2_SX1276_NSS_S0_Pin;
 8000f70:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8000f74:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8000f78:	2201      	movs	r2, #1
 8000f7a:	811a      	strh	r2, [r3, #8]
		test.hspi = &hspi2;
 8000f7c:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8000f80:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8000f84:	4ad0      	ldr	r2, [pc, #832]	@ (80012c8 <main+0x3a0>)
 8000f86:	601a      	str	r2, [r3, #0]
		test.hrtc_l = &hrtc;
 8000f88:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8000f8c:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8000f90:	4ace      	ldr	r2, [pc, #824]	@ (80012cc <main+0x3a4>)
 8000f92:	60da      	str	r2, [r3, #12]

		init.NRESET_GPIOx = SX1276_NRESET_GPIO_Port;
 8000f94:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8000f98:	f2a3 4364 	subw	r3, r3, #1124	@ 0x464
 8000f9c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000fa0:	601a      	str	r2, [r3, #0]
		init.NRESET_GPIO_Pin = SX1276_NRESET_Pin;
 8000fa2:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8000fa6:	f2a3 4364 	subw	r3, r3, #1124	@ 0x464
 8000faa:	2220      	movs	r2, #32
 8000fac:	809a      	strh	r2, [r3, #4]
		init.SPI_SX1276 = test;
 8000fae:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8000fb2:	f2a3 4364 	subw	r3, r3, #1124	@ 0x464
 8000fb6:	f507 62dc 	add.w	r2, r7, #1760	@ 0x6e0
 8000fba:	f5a2 6281 	sub.w	r2, r2, #1032	@ 0x408
 8000fbe:	f103 0408 	add.w	r4, r3, #8
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fc6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		init.hrtc_l = &hrtc;
 8000fca:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8000fce:	f2a3 4364 	subw	r3, r3, #1124	@ 0x464
 8000fd2:	4abe      	ldr	r2, [pc, #760]	@ (80012cc <main+0x3a4>)
 8000fd4:	619a      	str	r2, [r3, #24]
	}

	if(NUMBER_OF_LORA_NODES >=2)
	{
		test1.NSS_GPIOx = SPI2_SX1276_NSS_S1_GPIO_Port;
 8000fd6:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8000fda:	f5a3 6383 	sub.w	r3, r3, #1048	@ 0x418
 8000fde:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000fe2:	605a      	str	r2, [r3, #4]
		test1.NSS_GPIO_Pin = SPI2_SX1276_NSS_S1_Pin;
 8000fe4:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8000fe8:	f5a3 6383 	sub.w	r3, r3, #1048	@ 0x418
 8000fec:	2202      	movs	r2, #2
 8000fee:	811a      	strh	r2, [r3, #8]
		test1.hspi = &hspi2;
 8000ff0:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8000ff4:	f5a3 6383 	sub.w	r3, r3, #1048	@ 0x418
 8000ff8:	4ab3      	ldr	r2, [pc, #716]	@ (80012c8 <main+0x3a0>)
 8000ffa:	601a      	str	r2, [r3, #0]
		test1.hrtc_l = &hrtc;
 8000ffc:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001000:	f5a3 6383 	sub.w	r3, r3, #1048	@ 0x418
 8001004:	4ab1      	ldr	r2, [pc, #708]	@ (80012cc <main+0x3a4>)
 8001006:	60da      	str	r2, [r3, #12]

		init1.NRESET_GPIOx = SX1276_NRESET_GPIO_Port;
 8001008:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800100c:	f5a3 6390 	sub.w	r3, r3, #1152	@ 0x480
 8001010:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001014:	601a      	str	r2, [r3, #0]
		init1.NRESET_GPIO_Pin = SX1276_NRESET_Pin;
 8001016:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800101a:	f5a3 6390 	sub.w	r3, r3, #1152	@ 0x480
 800101e:	2220      	movs	r2, #32
 8001020:	809a      	strh	r2, [r3, #4]
		init1.SPI_SX1276 = test1;
 8001022:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001026:	f5a3 6390 	sub.w	r3, r3, #1152	@ 0x480
 800102a:	f507 62dc 	add.w	r2, r7, #1760	@ 0x6e0
 800102e:	f5a2 6283 	sub.w	r2, r2, #1048	@ 0x418
 8001032:	f103 0408 	add.w	r4, r3, #8
 8001036:	4613      	mov	r3, r2
 8001038:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800103a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		init1.hrtc_l = &hrtc;
 800103e:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001042:	f5a3 6390 	sub.w	r3, r3, #1152	@ 0x480
 8001046:	4aa1      	ldr	r2, [pc, #644]	@ (80012cc <main+0x3a4>)
 8001048:	619a      	str	r2, [r3, #24]
	}

	if(NUMBER_OF_LORA_NODES >=3)
	{
		test2.NSS_GPIOx = SPI2_SX1276_NSS_S2_GPIO_Port;
 800104a:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800104e:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8001052:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001056:	605a      	str	r2, [r3, #4]
		test2.NSS_GPIO_Pin = SPI2_SX1276_NSS_S2_Pin;
 8001058:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800105c:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8001060:	2210      	movs	r2, #16
 8001062:	811a      	strh	r2, [r3, #8]
		test2.hspi = &hspi2;
 8001064:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001068:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 800106c:	4a96      	ldr	r2, [pc, #600]	@ (80012c8 <main+0x3a0>)
 800106e:	601a      	str	r2, [r3, #0]
		test2.hrtc_l = &hrtc;
 8001070:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001074:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8001078:	4a94      	ldr	r2, [pc, #592]	@ (80012cc <main+0x3a4>)
 800107a:	60da      	str	r2, [r3, #12]

		init2.NRESET_GPIOx = SX1276_NRESET_GPIO_Port;
 800107c:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001080:	f2a3 439c 	subw	r3, r3, #1180	@ 0x49c
 8001084:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001088:	601a      	str	r2, [r3, #0]
		init2.NRESET_GPIO_Pin = SX1276_NRESET_Pin;
 800108a:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800108e:	f2a3 439c 	subw	r3, r3, #1180	@ 0x49c
 8001092:	2220      	movs	r2, #32
 8001094:	809a      	strh	r2, [r3, #4]
		init2.SPI_SX1276 = test2;
 8001096:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800109a:	f2a3 439c 	subw	r3, r3, #1180	@ 0x49c
 800109e:	f507 62dc 	add.w	r2, r7, #1760	@ 0x6e0
 80010a2:	f5a2 6285 	sub.w	r2, r2, #1064	@ 0x428
 80010a6:	f103 0408 	add.w	r4, r3, #8
 80010aa:	4613      	mov	r3, r2
 80010ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		init2.hrtc_l = &hrtc;
 80010b2:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80010b6:	f2a3 439c 	subw	r3, r3, #1180	@ 0x49c
 80010ba:	4a84      	ldr	r2, [pc, #528]	@ (80012cc <main+0x3a4>)
 80010bc:	619a      	str	r2, [r3, #24]
	}

	if(NUMBER_OF_LORA_NODES >=4)
	{
		test3.NSS_GPIOx = SPI2_SX1276_NSS_S3_GPIO_Port;
 80010be:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80010c2:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80010c6:	4a82      	ldr	r2, [pc, #520]	@ (80012d0 <main+0x3a8>)
 80010c8:	605a      	str	r2, [r3, #4]
		test3.NSS_GPIO_Pin = SPI2_SX1276_NSS_S3_Pin;
 80010ca:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80010ce:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80010d2:	2201      	movs	r2, #1
 80010d4:	811a      	strh	r2, [r3, #8]
		test3.hspi = &hspi2;
 80010d6:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80010da:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80010de:	4a7a      	ldr	r2, [pc, #488]	@ (80012c8 <main+0x3a0>)
 80010e0:	601a      	str	r2, [r3, #0]
		test3.hrtc_l = &hrtc;
 80010e2:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80010e6:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80010ea:	4a78      	ldr	r2, [pc, #480]	@ (80012cc <main+0x3a4>)
 80010ec:	60da      	str	r2, [r3, #12]

		init3.NRESET_GPIOx = SX1276_NRESET_GPIO_Port;
 80010ee:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80010f2:	f5a3 6397 	sub.w	r3, r3, #1208	@ 0x4b8
 80010f6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80010fa:	601a      	str	r2, [r3, #0]
		init3.NRESET_GPIO_Pin = SX1276_NRESET_Pin;
 80010fc:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001100:	f5a3 6397 	sub.w	r3, r3, #1208	@ 0x4b8
 8001104:	2220      	movs	r2, #32
 8001106:	809a      	strh	r2, [r3, #4]
		init3.SPI_SX1276 = test3;
 8001108:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800110c:	f5a3 6397 	sub.w	r3, r3, #1208	@ 0x4b8
 8001110:	f507 62dc 	add.w	r2, r7, #1760	@ 0x6e0
 8001114:	f5a2 6287 	sub.w	r2, r2, #1080	@ 0x438
 8001118:	f103 0408 	add.w	r4, r3, #8
 800111c:	4613      	mov	r3, r2
 800111e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001120:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		init3.hrtc_l = &hrtc;
 8001124:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001128:	f5a3 6397 	sub.w	r3, r3, #1208	@ 0x4b8
 800112c:	4a67      	ldr	r2, [pc, #412]	@ (80012cc <main+0x3a4>)
 800112e:	619a      	str	r2, [r3, #24]
	}

	if(NUMBER_OF_LORA_NODES >=5)
	{
		test4.NSS_GPIOx = SPI2_SX1276_NSS_S4_GPIO_Port;
 8001130:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001134:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8001138:	4a66      	ldr	r2, [pc, #408]	@ (80012d4 <main+0x3ac>)
 800113a:	605a      	str	r2, [r3, #4]
		test4.NSS_GPIO_Pin = SPI2_SX1276_NSS_S4_Pin;
 800113c:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001140:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8001144:	2202      	movs	r2, #2
 8001146:	811a      	strh	r2, [r3, #8]
		test4.hspi = &hspi2;
 8001148:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800114c:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8001150:	4a5d      	ldr	r2, [pc, #372]	@ (80012c8 <main+0x3a0>)
 8001152:	601a      	str	r2, [r3, #0]
		test4.hrtc_l = &hrtc;
 8001154:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001158:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 800115c:	4a5b      	ldr	r2, [pc, #364]	@ (80012cc <main+0x3a4>)
 800115e:	60da      	str	r2, [r3, #12]

		init4.NRESET_GPIOx = SX1276_NRESET_GPIO_Port;
 8001160:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001164:	f2a3 43d4 	subw	r3, r3, #1236	@ 0x4d4
 8001168:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800116c:	601a      	str	r2, [r3, #0]
		init4.NRESET_GPIO_Pin = SX1276_NRESET_Pin;
 800116e:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001172:	f2a3 43d4 	subw	r3, r3, #1236	@ 0x4d4
 8001176:	2220      	movs	r2, #32
 8001178:	809a      	strh	r2, [r3, #4]
		init4.SPI_SX1276 = test4;
 800117a:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800117e:	f2a3 43d4 	subw	r3, r3, #1236	@ 0x4d4
 8001182:	f507 62dc 	add.w	r2, r7, #1760	@ 0x6e0
 8001186:	f5a2 6289 	sub.w	r2, r2, #1096	@ 0x448
 800118a:	f103 0408 	add.w	r4, r3, #8
 800118e:	4613      	mov	r3, r2
 8001190:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001192:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		init4.hrtc_l = &hrtc;
 8001196:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800119a:	f2a3 43d4 	subw	r3, r3, #1236	@ 0x4d4
 800119e:	4a4b      	ldr	r2, [pc, #300]	@ (80012cc <main+0x3a4>)
 80011a0:	619a      	str	r2, [r3, #24]
	}

	//---------------------------------------------
	SX1276_CommParam CommParam;
	CommParam.Bandwidth = SX1276_LoRa_REG_MODEM_CONFIG1_BW_125_kHz;
 80011a2:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80011a6:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80011aa:	2270      	movs	r2, #112	@ 0x70
 80011ac:	701a      	strb	r2, [r3, #0]
	CommParam.CodingRate= SX1276_LoRa_REG_MODEM_CONFIG1_CR_4_5;
 80011ae:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80011b2:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80011b6:	2202      	movs	r2, #2
 80011b8:	705a      	strb	r2, [r3, #1]
	CommParam.Spreadfactor = SX1276_LoRa_REG_MODEM_CONFIG2_SF7;
 80011ba:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80011be:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80011c2:	2270      	movs	r2, #112	@ 0x70
 80011c4:	709a      	strb	r2, [r3, #2]
	CommParam.PreambleLength = 8;
 80011c6:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80011ca:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80011ce:	2208      	movs	r2, #8
 80011d0:	809a      	strh	r2, [r3, #4]

	uint8_t buffLoRa[255]={0};
 80011d2:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80011d6:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 80011da:	4618      	mov	r0, r3
 80011dc:	23ff      	movs	r3, #255	@ 0xff
 80011de:	461a      	mov	r2, r3
 80011e0:	2100      	movs	r1, #0
 80011e2:	f006 ffb7 	bl	8008154 <memset>
	uint8_t buffLoRaR[255]={0};
 80011e6:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80011ea:	f2a3 63dc 	subw	r3, r3, #1756	@ 0x6dc
 80011ee:	4618      	mov	r0, r3
 80011f0:	23ff      	movs	r3, #255	@ 0xff
 80011f2:	461a      	mov	r2, r3
 80011f4:	2100      	movs	r1, #0
 80011f6:	f006 ffad 	bl	8008154 <memset>

	sprintf((char *)buffLoRa, " 123456789.123456789.123456789.123456789.123456789.123456789.123456789.123456789.123456789.123456789.123456789.123456789.123456789.123456789.123456789.123456789.123456789.123456789.123456789.123456789.");
 80011fa:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80011fe:	4936      	ldr	r1, [pc, #216]	@ (80012d8 <main+0x3b0>)
 8001200:	4618      	mov	r0, r3
 8001202:	f006 ff85 	bl	8008110 <siprintf>
	buffLoRa[0] = 1;
 8001206:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800120a:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 800120e:	2201      	movs	r2, #1
 8001210:	701a      	strb	r2, [r3, #0]

	uint8_t count=0;
 8001212:	2300      	movs	r3, #0
 8001214:	f887 36de 	strb.w	r3, [r7, #1758]	@ 0x6de

	uint8_t PacketSize_bytes=240;
 8001218:	23f0      	movs	r3, #240	@ 0xf0
 800121a:	f887 36dd 	strb.w	r3, [r7, #1757]	@ 0x6dd
	uint8_t PacketSize_bytesR=0;
 800121e:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001222:	f2a3 63dd 	subw	r3, r3, #1757	@ 0x6dd
 8001226:	2200      	movs	r2, #0
 8001228:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(1000);



	buffLoRa[1] = count;
 800122a:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800122e:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8001232:	f897 26de 	ldrb.w	r2, [r7, #1758]	@ 0x6de
 8001236:	705a      	strb	r2, [r3, #1]

	sprintf((char *)buff, "SX1276 Init \r\n");
 8001238:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 800123c:	4927      	ldr	r1, [pc, #156]	@ (80012dc <main+0x3b4>)
 800123e:	4618      	mov	r0, r3
 8001240:	f006 ff66 	bl	8008110 <siprintf>
	HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001244:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001248:	2364      	movs	r3, #100	@ 0x64
 800124a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800124e:	4824      	ldr	r0, [pc, #144]	@ (80012e0 <main+0x3b8>)
 8001250:	f006 fa00 	bl	8007654 <HAL_UART_Transmit>

	HAL_GPIO_WritePin(SX1276_NRESET_GPIO_Port, SX1276_NRESET_Pin, GPIO_PIN_RESET);
 8001254:	2200      	movs	r2, #0
 8001256:	2120      	movs	r1, #32
 8001258:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800125c:	f003 fbba 	bl	80049d4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001260:	2064      	movs	r0, #100	@ 0x64
 8001262:	f003 f8b7 	bl	80043d4 <HAL_Delay>
	HAL_GPIO_WritePin(SX1276_NRESET_GPIO_Port, SX1276_NRESET_Pin, GPIO_PIN_SET);
 8001266:	2201      	movs	r2, #1
 8001268:	2120      	movs	r1, #32
 800126a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800126e:	f003 fbb1 	bl	80049d4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001272:	2064      	movs	r0, #100	@ 0x64
 8001274:	f003 f8ae 	bl	80043d4 <HAL_Delay>

	uint8_t AvailableLoRaNodes=0xFF;
 8001278:	23ff      	movs	r3, #255	@ 0xff
 800127a:	f887 36df 	strb.w	r3, [r7, #1759]	@ 0x6df
	 * Init Code
	 ****************************************************/
	// Node 0-----------------------------------------------------
	if(NUMBER_OF_LORA_NODES >=1)
	{
		if(SX1276_Init(init)!=SX1276_OK)
 800127e:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001282:	f2a3 4364 	subw	r3, r3, #1124	@ 0x464
 8001286:	466c      	mov	r4, sp
 8001288:	f103 0210 	add.w	r2, r3, #16
 800128c:	ca07      	ldmia	r2, {r0, r1, r2}
 800128e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001292:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001294:	f002 fd84 	bl	8003da0 <SX1276_Init>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d024      	beq.n	80012e8 <main+0x3c0>
		{
			AvailableLoRaNodes &= 0b11111110;
 800129e:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 80012a2:	f023 0301 	bic.w	r3, r3, #1
 80012a6:	f887 36df 	strb.w	r3, [r7, #1759]	@ 0x6df

			sprintf((char *)buff, "SX1276 Init 0: OK \r\n");
 80012aa:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80012ae:	490d      	ldr	r1, [pc, #52]	@ (80012e4 <main+0x3bc>)
 80012b0:	4618      	mov	r0, r3
 80012b2:	f006 ff2d 	bl	8008110 <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80012b6:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80012ba:	2364      	movs	r3, #100	@ 0x64
 80012bc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80012c0:	4807      	ldr	r0, [pc, #28]	@ (80012e0 <main+0x3b8>)
 80012c2:	f006 f9c7 	bl	8007654 <HAL_UART_Transmit>
 80012c6:	e01d      	b.n	8001304 <main+0x3dc>
 80012c8:	2000009c 	.word	0x2000009c
 80012cc:	20000078 	.word	0x20000078
 80012d0:	48000400 	.word	0x48000400
 80012d4:	48000800 	.word	0x48000800
 80012d8:	08008c00 	.word	0x08008c00
 80012dc:	08008ccc 	.word	0x08008ccc
 80012e0:	2000014c 	.word	0x2000014c
 80012e4:	08008cdc 	.word	0x08008cdc
		}
		else
		{
			sprintf((char *)buff, "SX1276 Init 0: FAIL \r\n");
 80012e8:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80012ec:	4964      	ldr	r1, [pc, #400]	@ (8001480 <main+0x558>)
 80012ee:	4618      	mov	r0, r3
 80012f0:	f006 ff0e 	bl	8008110 <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80012f4:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80012f8:	2364      	movs	r3, #100	@ 0x64
 80012fa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80012fe:	4861      	ldr	r0, [pc, #388]	@ (8001484 <main+0x55c>)
 8001300:	f006 f9a8 	bl	8007654 <HAL_UART_Transmit>
	}

	// Node 1-----------------------------------------------------
	if(NUMBER_OF_LORA_NODES >=1)
	{
		if(SX1276_Init(init1)!=SX1276_OK)
 8001304:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001308:	f5a3 6390 	sub.w	r3, r3, #1152	@ 0x480
 800130c:	466c      	mov	r4, sp
 800130e:	f103 0210 	add.w	r2, r3, #16
 8001312:	ca07      	ldmia	r2, {r0, r1, r2}
 8001314:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001318:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800131a:	f002 fd41 	bl	8003da0 <SX1276_Init>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d014      	beq.n	800134e <main+0x426>
		{
			AvailableLoRaNodes &= 0b11111101;
 8001324:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8001328:	f023 0302 	bic.w	r3, r3, #2
 800132c:	f887 36df 	strb.w	r3, [r7, #1759]	@ 0x6df

			sprintf((char *)buff, "SX1276 Init 1: OK \r\n");
 8001330:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001334:	4954      	ldr	r1, [pc, #336]	@ (8001488 <main+0x560>)
 8001336:	4618      	mov	r0, r3
 8001338:	f006 feea 	bl	8008110 <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800133c:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001340:	2364      	movs	r3, #100	@ 0x64
 8001342:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001346:	484f      	ldr	r0, [pc, #316]	@ (8001484 <main+0x55c>)
 8001348:	f006 f984 	bl	8007654 <HAL_UART_Transmit>
 800134c:	e00d      	b.n	800136a <main+0x442>
		}
		else
		{
			sprintf((char *)buff, "SX1276 Init 1: FAIL \r\n");
 800134e:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001352:	494e      	ldr	r1, [pc, #312]	@ (800148c <main+0x564>)
 8001354:	4618      	mov	r0, r3
 8001356:	f006 fedb 	bl	8008110 <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800135a:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 800135e:	2364      	movs	r3, #100	@ 0x64
 8001360:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001364:	4847      	ldr	r0, [pc, #284]	@ (8001484 <main+0x55c>)
 8001366:	f006 f975 	bl	8007654 <HAL_UART_Transmit>
	}

	// Node 2-----------------------------------------------------
	if(NUMBER_OF_LORA_NODES >=2)
	{
		if(SX1276_Init(init2)!=SX1276_OK)
 800136a:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800136e:	f2a3 439c 	subw	r3, r3, #1180	@ 0x49c
 8001372:	466c      	mov	r4, sp
 8001374:	f103 0210 	add.w	r2, r3, #16
 8001378:	ca07      	ldmia	r2, {r0, r1, r2}
 800137a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800137e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001380:	f002 fd0e 	bl	8003da0 <SX1276_Init>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d014      	beq.n	80013b4 <main+0x48c>
		{
			AvailableLoRaNodes &= 0b11111011;
 800138a:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 800138e:	f023 0304 	bic.w	r3, r3, #4
 8001392:	f887 36df 	strb.w	r3, [r7, #1759]	@ 0x6df

			sprintf((char *)buff, "SX1276 Init 2: OK \r\n");
 8001396:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 800139a:	493d      	ldr	r1, [pc, #244]	@ (8001490 <main+0x568>)
 800139c:	4618      	mov	r0, r3
 800139e:	f006 feb7 	bl	8008110 <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80013a2:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80013a6:	2364      	movs	r3, #100	@ 0x64
 80013a8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80013ac:	4835      	ldr	r0, [pc, #212]	@ (8001484 <main+0x55c>)
 80013ae:	f006 f951 	bl	8007654 <HAL_UART_Transmit>
 80013b2:	e00d      	b.n	80013d0 <main+0x4a8>
		}
		else
		{
			sprintf((char *)buff, "SX1276 Init 2: FAIL \r\n");
 80013b4:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80013b8:	4936      	ldr	r1, [pc, #216]	@ (8001494 <main+0x56c>)
 80013ba:	4618      	mov	r0, r3
 80013bc:	f006 fea8 	bl	8008110 <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80013c0:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80013c4:	2364      	movs	r3, #100	@ 0x64
 80013c6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80013ca:	482e      	ldr	r0, [pc, #184]	@ (8001484 <main+0x55c>)
 80013cc:	f006 f942 	bl	8007654 <HAL_UART_Transmit>
	}

	// Node 3-----------------------------------------------------
	if(NUMBER_OF_LORA_NODES >=3)
	{
		if(SX1276_Init(init3)!=SX1276_OK)
 80013d0:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80013d4:	f5a3 6397 	sub.w	r3, r3, #1208	@ 0x4b8
 80013d8:	466c      	mov	r4, sp
 80013da:	f103 0210 	add.w	r2, r3, #16
 80013de:	ca07      	ldmia	r2, {r0, r1, r2}
 80013e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80013e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013e6:	f002 fcdb 	bl	8003da0 <SX1276_Init>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d014      	beq.n	800141a <main+0x4f2>
		{
			AvailableLoRaNodes &= 0b11110111;
 80013f0:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 80013f4:	f023 0308 	bic.w	r3, r3, #8
 80013f8:	f887 36df 	strb.w	r3, [r7, #1759]	@ 0x6df

			sprintf((char *)buff, "SX1276 Init 3: OK \r\n");
 80013fc:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001400:	4925      	ldr	r1, [pc, #148]	@ (8001498 <main+0x570>)
 8001402:	4618      	mov	r0, r3
 8001404:	f006 fe84 	bl	8008110 <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001408:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 800140c:	2364      	movs	r3, #100	@ 0x64
 800140e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001412:	481c      	ldr	r0, [pc, #112]	@ (8001484 <main+0x55c>)
 8001414:	f006 f91e 	bl	8007654 <HAL_UART_Transmit>
 8001418:	e00d      	b.n	8001436 <main+0x50e>
		}
		else
		{
			sprintf((char *)buff, "SX1276 Init 3: FAIL \r\n");
 800141a:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 800141e:	491f      	ldr	r1, [pc, #124]	@ (800149c <main+0x574>)
 8001420:	4618      	mov	r0, r3
 8001422:	f006 fe75 	bl	8008110 <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001426:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 800142a:	2364      	movs	r3, #100	@ 0x64
 800142c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001430:	4814      	ldr	r0, [pc, #80]	@ (8001484 <main+0x55c>)
 8001432:	f006 f90f 	bl	8007654 <HAL_UART_Transmit>
	}

	// Node 4-----------------------------------------------------
	if(NUMBER_OF_LORA_NODES >=4)
	{
		if(SX1276_Init(init4)!=SX1276_OK)
 8001436:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800143a:	f2a3 43d4 	subw	r3, r3, #1236	@ 0x4d4
 800143e:	466c      	mov	r4, sp
 8001440:	f103 0210 	add.w	r2, r3, #16
 8001444:	ca07      	ldmia	r2, {r0, r1, r2}
 8001446:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800144a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800144c:	f002 fca8 	bl	8003da0 <SX1276_Init>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d026      	beq.n	80014a4 <main+0x57c>
		{
			AvailableLoRaNodes &= 0b11101111;
 8001456:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 800145a:	f023 0310 	bic.w	r3, r3, #16
 800145e:	f887 36df 	strb.w	r3, [r7, #1759]	@ 0x6df

			sprintf((char *)buff, "SX1276 Init 4: OK \r\n");
 8001462:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001466:	490e      	ldr	r1, [pc, #56]	@ (80014a0 <main+0x578>)
 8001468:	4618      	mov	r0, r3
 800146a:	f006 fe51 	bl	8008110 <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800146e:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001472:	2364      	movs	r3, #100	@ 0x64
 8001474:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001478:	4802      	ldr	r0, [pc, #8]	@ (8001484 <main+0x55c>)
 800147a:	f006 f8eb 	bl	8007654 <HAL_UART_Transmit>
 800147e:	e01f      	b.n	80014c0 <main+0x598>
 8001480:	08008cf4 	.word	0x08008cf4
 8001484:	2000014c 	.word	0x2000014c
 8001488:	08008d0c 	.word	0x08008d0c
 800148c:	08008d24 	.word	0x08008d24
 8001490:	08008d3c 	.word	0x08008d3c
 8001494:	08008d54 	.word	0x08008d54
 8001498:	08008d6c 	.word	0x08008d6c
 800149c:	08008d84 	.word	0x08008d84
 80014a0:	08008d9c 	.word	0x08008d9c
		}
		else
		{
			sprintf((char *)buff, "SX1276 Init 4: FAIL \r\n");
 80014a4:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80014a8:	49be      	ldr	r1, [pc, #760]	@ (80017a4 <main+0x87c>)
 80014aa:	4618      	mov	r0, r3
 80014ac:	f006 fe30 	bl	8008110 <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80014b0:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80014b4:	2364      	movs	r3, #100	@ 0x64
 80014b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80014ba:	48bb      	ldr	r0, [pc, #748]	@ (80017a8 <main+0x880>)
 80014bc:	f006 f8ca 	bl	8007654 <HAL_UART_Transmit>
	/****************************************************
	 * Dummy Transmit
	 ***************************************************/

	// Check Number of LoRa Nodes set and if the node is available
	if( (NUMBER_OF_LORA_NODES >=1) && (AvailableLoRaNodes && 0b00000001) )
 80014c0:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d02b      	beq.n	8001520 <main+0x5f8>
	{
		sprintf((char *)buff, "SX1276 Dummy Node 0 Transmit : %u\r\n", SX1276_Transmit(test, buffLoRa, PacketSize_bytes, 906000, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, NORMAL_MODE_MCU_STOP_MODE, CommParam));
 80014c8:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80014cc:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 80014d0:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80014d4:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 80014d8:	ab05      	add	r3, sp, #20
 80014da:	c903      	ldmia	r1, {r0, r1}
 80014dc:	6018      	str	r0, [r3, #0]
 80014de:	3304      	adds	r3, #4
 80014e0:	8019      	strh	r1, [r3, #0]
 80014e2:	2300      	movs	r3, #0
 80014e4:	9304      	str	r3, [sp, #16]
 80014e6:	23ff      	movs	r3, #255	@ 0xff
 80014e8:	9303      	str	r3, [sp, #12]
 80014ea:	4bb0      	ldr	r3, [pc, #704]	@ (80017ac <main+0x884>)
 80014ec:	9302      	str	r3, [sp, #8]
 80014ee:	f897 36dd 	ldrb.w	r3, [r7, #1757]	@ 0x6dd
 80014f2:	9301      	str	r3, [sp, #4]
 80014f4:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80014f8:	9300      	str	r3, [sp, #0]
 80014fa:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 80014fc:	f002 f8d2 	bl	80036a4 <SX1276_Transmit>
 8001500:	4603      	mov	r3, r0
 8001502:	461a      	mov	r2, r3
 8001504:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001508:	49a9      	ldr	r1, [pc, #676]	@ (80017b0 <main+0x888>)
 800150a:	4618      	mov	r0, r3
 800150c:	f006 fe00 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001510:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001514:	2364      	movs	r3, #100	@ 0x64
 8001516:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800151a:	48a3      	ldr	r0, [pc, #652]	@ (80017a8 <main+0x880>)
 800151c:	f006 f89a 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=2) && ((AvailableLoRaNodes>>1) && 0b00000001) )
 8001520:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8001524:	085b      	lsrs	r3, r3, #1
 8001526:	b2db      	uxtb	r3, r3
 8001528:	2b00      	cmp	r3, #0
 800152a:	d02b      	beq.n	8001584 <main+0x65c>
	{
		sprintf((char *)buff, "SX1276 Dummy Node 1 Transmit : %u\r\n", SX1276_Transmit(test1, buffLoRa, PacketSize_bytes, 906000, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, NORMAL_MODE_MCU_STOP_MODE, CommParam));
 800152c:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001530:	f5a3 6283 	sub.w	r2, r3, #1048	@ 0x418
 8001534:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001538:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 800153c:	ab05      	add	r3, sp, #20
 800153e:	c903      	ldmia	r1, {r0, r1}
 8001540:	6018      	str	r0, [r3, #0]
 8001542:	3304      	adds	r3, #4
 8001544:	8019      	strh	r1, [r3, #0]
 8001546:	2300      	movs	r3, #0
 8001548:	9304      	str	r3, [sp, #16]
 800154a:	23ff      	movs	r3, #255	@ 0xff
 800154c:	9303      	str	r3, [sp, #12]
 800154e:	4b97      	ldr	r3, [pc, #604]	@ (80017ac <main+0x884>)
 8001550:	9302      	str	r3, [sp, #8]
 8001552:	f897 36dd 	ldrb.w	r3, [r7, #1757]	@ 0x6dd
 8001556:	9301      	str	r3, [sp, #4]
 8001558:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 800155c:	9300      	str	r3, [sp, #0]
 800155e:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001560:	f002 f8a0 	bl	80036a4 <SX1276_Transmit>
 8001564:	4603      	mov	r3, r0
 8001566:	461a      	mov	r2, r3
 8001568:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 800156c:	4991      	ldr	r1, [pc, #580]	@ (80017b4 <main+0x88c>)
 800156e:	4618      	mov	r0, r3
 8001570:	f006 fdce 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001574:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001578:	2364      	movs	r3, #100	@ 0x64
 800157a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800157e:	488a      	ldr	r0, [pc, #552]	@ (80017a8 <main+0x880>)
 8001580:	f006 f868 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=3) && ((AvailableLoRaNodes>>2) && 0b00000001) )
 8001584:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8001588:	089b      	lsrs	r3, r3, #2
 800158a:	b2db      	uxtb	r3, r3
 800158c:	2b00      	cmp	r3, #0
 800158e:	d02b      	beq.n	80015e8 <main+0x6c0>
	{
		sprintf((char *)buff, "SX1276 Dummy Node 2 Transmit : %u\r\n", SX1276_Transmit(test2, buffLoRa, PacketSize_bytes, 906000, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, NORMAL_MODE_MCU_STOP_MODE, CommParam));
 8001590:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001594:	f5a3 6285 	sub.w	r2, r3, #1064	@ 0x428
 8001598:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800159c:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 80015a0:	ab05      	add	r3, sp, #20
 80015a2:	c903      	ldmia	r1, {r0, r1}
 80015a4:	6018      	str	r0, [r3, #0]
 80015a6:	3304      	adds	r3, #4
 80015a8:	8019      	strh	r1, [r3, #0]
 80015aa:	2300      	movs	r3, #0
 80015ac:	9304      	str	r3, [sp, #16]
 80015ae:	23ff      	movs	r3, #255	@ 0xff
 80015b0:	9303      	str	r3, [sp, #12]
 80015b2:	4b7e      	ldr	r3, [pc, #504]	@ (80017ac <main+0x884>)
 80015b4:	9302      	str	r3, [sp, #8]
 80015b6:	f897 36dd 	ldrb.w	r3, [r7, #1757]	@ 0x6dd
 80015ba:	9301      	str	r3, [sp, #4]
 80015bc:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80015c0:	9300      	str	r3, [sp, #0]
 80015c2:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 80015c4:	f002 f86e 	bl	80036a4 <SX1276_Transmit>
 80015c8:	4603      	mov	r3, r0
 80015ca:	461a      	mov	r2, r3
 80015cc:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80015d0:	4979      	ldr	r1, [pc, #484]	@ (80017b8 <main+0x890>)
 80015d2:	4618      	mov	r0, r3
 80015d4:	f006 fd9c 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80015d8:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80015dc:	2364      	movs	r3, #100	@ 0x64
 80015de:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80015e2:	4871      	ldr	r0, [pc, #452]	@ (80017a8 <main+0x880>)
 80015e4:	f006 f836 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=4) && ((AvailableLoRaNodes>>3) && 0b00000001) )
 80015e8:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 80015ec:	08db      	lsrs	r3, r3, #3
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d02b      	beq.n	800164c <main+0x724>
	{
		sprintf((char *)buff, "SX1276 Dummy Node 3 Transmit : %u\r\n", SX1276_Transmit(test3, buffLoRa, PacketSize_bytes, 906000, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, NORMAL_MODE_MCU_STOP_MODE, CommParam));
 80015f4:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80015f8:	f5a3 6287 	sub.w	r2, r3, #1080	@ 0x438
 80015fc:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001600:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8001604:	ab05      	add	r3, sp, #20
 8001606:	c903      	ldmia	r1, {r0, r1}
 8001608:	6018      	str	r0, [r3, #0]
 800160a:	3304      	adds	r3, #4
 800160c:	8019      	strh	r1, [r3, #0]
 800160e:	2300      	movs	r3, #0
 8001610:	9304      	str	r3, [sp, #16]
 8001612:	23ff      	movs	r3, #255	@ 0xff
 8001614:	9303      	str	r3, [sp, #12]
 8001616:	4b65      	ldr	r3, [pc, #404]	@ (80017ac <main+0x884>)
 8001618:	9302      	str	r3, [sp, #8]
 800161a:	f897 36dd 	ldrb.w	r3, [r7, #1757]	@ 0x6dd
 800161e:	9301      	str	r3, [sp, #4]
 8001620:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8001624:	9300      	str	r3, [sp, #0]
 8001626:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001628:	f002 f83c 	bl	80036a4 <SX1276_Transmit>
 800162c:	4603      	mov	r3, r0
 800162e:	461a      	mov	r2, r3
 8001630:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001634:	4961      	ldr	r1, [pc, #388]	@ (80017bc <main+0x894>)
 8001636:	4618      	mov	r0, r3
 8001638:	f006 fd6a 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800163c:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001640:	2364      	movs	r3, #100	@ 0x64
 8001642:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001646:	4858      	ldr	r0, [pc, #352]	@ (80017a8 <main+0x880>)
 8001648:	f006 f804 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=5) && ((AvailableLoRaNodes>>4) && 0b00000001) )
 800164c:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8001650:	091b      	lsrs	r3, r3, #4
 8001652:	b2db      	uxtb	r3, r3
 8001654:	2b00      	cmp	r3, #0
 8001656:	d02b      	beq.n	80016b0 <main+0x788>
	{
		sprintf((char *)buff, "SX1276 Dummy Node 4 Transmit : %u\r\n", SX1276_Transmit(test4, buffLoRa, PacketSize_bytes, 906000, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, NORMAL_MODE_MCU_STOP_MODE, CommParam));
 8001658:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800165c:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8001660:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001664:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8001668:	ab05      	add	r3, sp, #20
 800166a:	c903      	ldmia	r1, {r0, r1}
 800166c:	6018      	str	r0, [r3, #0]
 800166e:	3304      	adds	r3, #4
 8001670:	8019      	strh	r1, [r3, #0]
 8001672:	2300      	movs	r3, #0
 8001674:	9304      	str	r3, [sp, #16]
 8001676:	23ff      	movs	r3, #255	@ 0xff
 8001678:	9303      	str	r3, [sp, #12]
 800167a:	4b4c      	ldr	r3, [pc, #304]	@ (80017ac <main+0x884>)
 800167c:	9302      	str	r3, [sp, #8]
 800167e:	f897 36dd 	ldrb.w	r3, [r7, #1757]	@ 0x6dd
 8001682:	9301      	str	r3, [sp, #4]
 8001684:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8001688:	9300      	str	r3, [sp, #0]
 800168a:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800168c:	f002 f80a 	bl	80036a4 <SX1276_Transmit>
 8001690:	4603      	mov	r3, r0
 8001692:	461a      	mov	r2, r3
 8001694:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001698:	4949      	ldr	r1, [pc, #292]	@ (80017c0 <main+0x898>)
 800169a:	4618      	mov	r0, r3
 800169c:	f006 fd38 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80016a0:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80016a4:	2364      	movs	r3, #100	@ 0x64
 80016a6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80016aa:	483f      	ldr	r0, [pc, #252]	@ (80017a8 <main+0x880>)
 80016ac:	f005 ffd2 	bl	8007654 <HAL_UART_Transmit>
	 * Run Sync Schedule
	 * 	-	Set seperately from dummy code so that the dummy code can commented out easily.
	 *	-	The node availability check logic shall be the same.
	 *****************************************************************************************************/

	uint32_t LoRaFrequnecy_KHz = 915000;
 80016b0:	4b44      	ldr	r3, [pc, #272]	@ (80017c4 <main+0x89c>)
 80016b2:	f8c7 36d8 	str.w	r3, [r7, #1752]	@ 0x6d8

	if( (NUMBER_OF_LORA_NODES >=1) && (AvailableLoRaNodes && 0b00000001) )
 80016b6:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	f000 8104 	beq.w	80018c8 <main+0x9a0>
	{

		if(SX1276_Receiver_RunSyncSchedule(test, buffLoRa, buffLoRaR, PacketSize_bytes, &PacketSize_bytesR, LoRaFrequnecy_KHz, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, CommParam)!=SX1276_OK)
 80016c0:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80016c4:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 80016c8:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80016cc:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 80016d0:	ab06      	add	r3, sp, #24
 80016d2:	c903      	ldmia	r1, {r0, r1}
 80016d4:	6018      	str	r0, [r3, #0]
 80016d6:	3304      	adds	r3, #4
 80016d8:	8019      	strh	r1, [r3, #0]
 80016da:	23ff      	movs	r3, #255	@ 0xff
 80016dc:	9305      	str	r3, [sp, #20]
 80016de:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 80016e2:	9304      	str	r3, [sp, #16]
 80016e4:	1cfb      	adds	r3, r7, #3
 80016e6:	9303      	str	r3, [sp, #12]
 80016e8:	f897 36dd 	ldrb.w	r3, [r7, #1757]	@ 0x6dd
 80016ec:	9302      	str	r3, [sp, #8]
 80016ee:	1d3b      	adds	r3, r7, #4
 80016f0:	9301      	str	r3, [sp, #4]
 80016f2:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80016f6:	9300      	str	r3, [sp, #0]
 80016f8:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 80016fa:	f001 fd9d 	bl	8003238 <SX1276_Receiver_RunSyncSchedule>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d015      	beq.n	8001730 <main+0x808>
		{
			strcpy((char *)buff, "Run Sync Node 0; 1; failed");
 8001704:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001708:	4a2f      	ldr	r2, [pc, #188]	@ (80017c8 <main+0x8a0>)
 800170a:	461c      	mov	r4, r3
 800170c:	4615      	mov	r5, r2
 800170e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001710:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001712:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001716:	c403      	stmia	r4!, {r0, r1}
 8001718:	8022      	strh	r2, [r4, #0]
 800171a:	3402      	adds	r4, #2
 800171c:	0c13      	lsrs	r3, r2, #16
 800171e:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001720:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001724:	2364      	movs	r3, #100	@ 0x64
 8001726:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800172a:	481f      	ldr	r0, [pc, #124]	@ (80017a8 <main+0x880>)
 800172c:	f005 ff92 	bl	8007654 <HAL_UART_Transmit>
		}

		if(SX1276_Receiver_RunSyncSchedule(test, buffLoRa, buffLoRaR, PacketSize_bytes, &PacketSize_bytesR, LoRaFrequnecy_KHz, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, CommParam)!=SX1276_OK)
 8001730:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001734:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8001738:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800173c:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8001740:	ab06      	add	r3, sp, #24
 8001742:	c903      	ldmia	r1, {r0, r1}
 8001744:	6018      	str	r0, [r3, #0]
 8001746:	3304      	adds	r3, #4
 8001748:	8019      	strh	r1, [r3, #0]
 800174a:	23ff      	movs	r3, #255	@ 0xff
 800174c:	9305      	str	r3, [sp, #20]
 800174e:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001752:	9304      	str	r3, [sp, #16]
 8001754:	1cfb      	adds	r3, r7, #3
 8001756:	9303      	str	r3, [sp, #12]
 8001758:	f897 36dd 	ldrb.w	r3, [r7, #1757]	@ 0x6dd
 800175c:	9302      	str	r3, [sp, #8]
 800175e:	1d3b      	adds	r3, r7, #4
 8001760:	9301      	str	r3, [sp, #4]
 8001762:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8001766:	9300      	str	r3, [sp, #0]
 8001768:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800176a:	f001 fd65 	bl	8003238 <SX1276_Receiver_RunSyncSchedule>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d02b      	beq.n	80017cc <main+0x8a4>
		{
			strcpy((char *)buff, "Run Sync Node 0; 1; failed");
 8001774:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001778:	4a13      	ldr	r2, [pc, #76]	@ (80017c8 <main+0x8a0>)
 800177a:	461c      	mov	r4, r3
 800177c:	4615      	mov	r5, r2
 800177e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001780:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001782:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001786:	c403      	stmia	r4!, {r0, r1}
 8001788:	8022      	strh	r2, [r4, #0]
 800178a:	3402      	adds	r4, #2
 800178c:	0c13      	lsrs	r3, r2, #16
 800178e:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001790:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001794:	2364      	movs	r3, #100	@ 0x64
 8001796:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800179a:	4803      	ldr	r0, [pc, #12]	@ (80017a8 <main+0x880>)
 800179c:	f005 ff5a 	bl	8007654 <HAL_UART_Transmit>
 80017a0:	e014      	b.n	80017cc <main+0x8a4>
 80017a2:	bf00      	nop
 80017a4:	08008db4 	.word	0x08008db4
 80017a8:	2000014c 	.word	0x2000014c
 80017ac:	000dd310 	.word	0x000dd310
 80017b0:	08008dcc 	.word	0x08008dcc
 80017b4:	08008df0 	.word	0x08008df0
 80017b8:	08008e14 	.word	0x08008e14
 80017bc:	08008e38 	.word	0x08008e38
 80017c0:	08008e5c 	.word	0x08008e5c
 80017c4:	000df638 	.word	0x000df638
 80017c8:	08008e80 	.word	0x08008e80
		}

		if(SX1276_Receiver_RunSyncSchedule(test, buffLoRa, buffLoRaR, PacketSize_bytes, &PacketSize_bytesR, LoRaFrequnecy_KHz, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, CommParam)!=SX1276_OK)
 80017cc:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80017d0:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 80017d4:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80017d8:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 80017dc:	ab06      	add	r3, sp, #24
 80017de:	c903      	ldmia	r1, {r0, r1}
 80017e0:	6018      	str	r0, [r3, #0]
 80017e2:	3304      	adds	r3, #4
 80017e4:	8019      	strh	r1, [r3, #0]
 80017e6:	23ff      	movs	r3, #255	@ 0xff
 80017e8:	9305      	str	r3, [sp, #20]
 80017ea:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 80017ee:	9304      	str	r3, [sp, #16]
 80017f0:	1cfb      	adds	r3, r7, #3
 80017f2:	9303      	str	r3, [sp, #12]
 80017f4:	f897 36dd 	ldrb.w	r3, [r7, #1757]	@ 0x6dd
 80017f8:	9302      	str	r3, [sp, #8]
 80017fa:	1d3b      	adds	r3, r7, #4
 80017fc:	9301      	str	r3, [sp, #4]
 80017fe:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8001802:	9300      	str	r3, [sp, #0]
 8001804:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001806:	f001 fd17 	bl	8003238 <SX1276_Receiver_RunSyncSchedule>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d015      	beq.n	800183c <main+0x914>
		{
			strcpy((char *)buff, "Run Sync Node 0; 1; failed");
 8001810:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001814:	4ac2      	ldr	r2, [pc, #776]	@ (8001b20 <main+0xbf8>)
 8001816:	461c      	mov	r4, r3
 8001818:	4615      	mov	r5, r2
 800181a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800181c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800181e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001822:	c403      	stmia	r4!, {r0, r1}
 8001824:	8022      	strh	r2, [r4, #0]
 8001826:	3402      	adds	r4, #2
 8001828:	0c13      	lsrs	r3, r2, #16
 800182a:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800182c:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001830:	2364      	movs	r3, #100	@ 0x64
 8001832:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001836:	48bb      	ldr	r0, [pc, #748]	@ (8001b24 <main+0xbfc>)
 8001838:	f005 ff0c 	bl	8007654 <HAL_UART_Transmit>
		}

		if(SX1276_Receiver_RunSyncSchedule(test, buffLoRa, buffLoRaR, PacketSize_bytes, &PacketSize_bytesR, LoRaFrequnecy_KHz, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, CommParam)!=SX1276_OK)
 800183c:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001840:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8001844:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001848:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 800184c:	ab06      	add	r3, sp, #24
 800184e:	c903      	ldmia	r1, {r0, r1}
 8001850:	6018      	str	r0, [r3, #0]
 8001852:	3304      	adds	r3, #4
 8001854:	8019      	strh	r1, [r3, #0]
 8001856:	23ff      	movs	r3, #255	@ 0xff
 8001858:	9305      	str	r3, [sp, #20]
 800185a:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 800185e:	9304      	str	r3, [sp, #16]
 8001860:	1cfb      	adds	r3, r7, #3
 8001862:	9303      	str	r3, [sp, #12]
 8001864:	f897 36dd 	ldrb.w	r3, [r7, #1757]	@ 0x6dd
 8001868:	9302      	str	r3, [sp, #8]
 800186a:	1d3b      	adds	r3, r7, #4
 800186c:	9301      	str	r3, [sp, #4]
 800186e:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8001872:	9300      	str	r3, [sp, #0]
 8001874:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001876:	f001 fcdf 	bl	8003238 <SX1276_Receiver_RunSyncSchedule>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d015      	beq.n	80018ac <main+0x984>
		{
			strcpy((char *)buff, "Run Sync Node 0; 1; failed");
 8001880:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001884:	4aa6      	ldr	r2, [pc, #664]	@ (8001b20 <main+0xbf8>)
 8001886:	461c      	mov	r4, r3
 8001888:	4615      	mov	r5, r2
 800188a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800188c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800188e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001892:	c403      	stmia	r4!, {r0, r1}
 8001894:	8022      	strh	r2, [r4, #0]
 8001896:	3402      	adds	r4, #2
 8001898:	0c13      	lsrs	r3, r2, #16
 800189a:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800189c:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80018a0:	2364      	movs	r3, #100	@ 0x64
 80018a2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80018a6:	489f      	ldr	r0, [pc, #636]	@ (8001b24 <main+0xbfc>)
 80018a8:	f005 fed4 	bl	8007654 <HAL_UART_Transmit>
		}

		sprintf((char *)buff, "SX1276 Node 0 Sync Schedule Complete.\r\n");
 80018ac:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80018b0:	499d      	ldr	r1, [pc, #628]	@ (8001b28 <main+0xc00>)
 80018b2:	4618      	mov	r0, r3
 80018b4:	f006 fc2c 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80018b8:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80018bc:	2364      	movs	r3, #100	@ 0x64
 80018be:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80018c2:	4898      	ldr	r0, [pc, #608]	@ (8001b24 <main+0xbfc>)
 80018c4:	f005 fec6 	bl	8007654 <HAL_UART_Transmit>


	/*********************************************************************************
	 * Receiver SetConfig
	 *********************************************************************************/
	LoRaFrequnecy_KHz = 905000;
 80018c8:	4b98      	ldr	r3, [pc, #608]	@ (8001b2c <main+0xc04>)
 80018ca:	f8c7 36d8 	str.w	r3, [r7, #1752]	@ 0x6d8
	uint32_t  HoppFrequencyMultiplier = 250;	//relates to displacement of signal in Hz; Shall be fixed on the basis of bandwidth and spread factor
 80018ce:	23fa      	movs	r3, #250	@ 0xfa
 80018d0:	f8c7 36d4 	str.w	r3, [r7, #1748]	@ 0x6d4
	uint8_t Status;

	if( (NUMBER_OF_LORA_NODES >=1) && (AvailableLoRaNodes && 0b00000001) )
 80018d4:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d025      	beq.n	8001928 <main+0xa00>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*0, CommParam);
 80018dc:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80018e0:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 80018e4:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80018e8:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 80018ec:	ab01      	add	r3, sp, #4
 80018ee:	c903      	ldmia	r1, {r0, r1}
 80018f0:	6018      	str	r0, [r3, #0]
 80018f2:	3304      	adds	r3, #4
 80018f4:	8019      	strh	r1, [r3, #0]
 80018f6:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 80018fa:	9300      	str	r3, [sp, #0]
 80018fc:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 80018fe:	f001 fd8b 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8001902:	4603      	mov	r3, r0
 8001904:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 0 SetConfig : %u\r\n", Status);
 8001908:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 800190c:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001910:	4987      	ldr	r1, [pc, #540]	@ (8001b30 <main+0xc08>)
 8001912:	4618      	mov	r0, r3
 8001914:	f006 fbfc 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001918:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 800191c:	2364      	movs	r3, #100	@ 0x64
 800191e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001922:	4880      	ldr	r0, [pc, #512]	@ (8001b24 <main+0xbfc>)
 8001924:	f005 fe96 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=2) && ((AvailableLoRaNodes>>1) && 0b00000001) )
 8001928:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 800192c:	085b      	lsrs	r3, r3, #1
 800192e:	b2db      	uxtb	r3, r3
 8001930:	2b00      	cmp	r3, #0
 8001932:	d028      	beq.n	8001986 <main+0xa5e>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*1, CommParam);
 8001934:	f8d7 26d8 	ldr.w	r2, [r7, #1752]	@ 0x6d8
 8001938:	f8d7 36d4 	ldr.w	r3, [r7, #1748]	@ 0x6d4
 800193c:	18d4      	adds	r4, r2, r3
 800193e:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001942:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8001946:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800194a:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 800194e:	ab01      	add	r3, sp, #4
 8001950:	c903      	ldmia	r1, {r0, r1}
 8001952:	6018      	str	r0, [r3, #0]
 8001954:	3304      	adds	r3, #4
 8001956:	8019      	strh	r1, [r3, #0]
 8001958:	9400      	str	r4, [sp, #0]
 800195a:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800195c:	f001 fd5c 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8001960:	4603      	mov	r3, r0
 8001962:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 1 SetConfig : %u\r\n", Status);
 8001966:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 800196a:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 800196e:	4971      	ldr	r1, [pc, #452]	@ (8001b34 <main+0xc0c>)
 8001970:	4618      	mov	r0, r3
 8001972:	f006 fbcd 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001976:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 800197a:	2364      	movs	r3, #100	@ 0x64
 800197c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001980:	4868      	ldr	r0, [pc, #416]	@ (8001b24 <main+0xbfc>)
 8001982:	f005 fe67 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=3) && ((AvailableLoRaNodes>>2) && 0b00000001) )
 8001986:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 800198a:	089b      	lsrs	r3, r3, #2
 800198c:	b2db      	uxtb	r3, r3
 800198e:	2b00      	cmp	r3, #0
 8001990:	d029      	beq.n	80019e6 <main+0xabe>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*2, CommParam);
 8001992:	f8d7 36d4 	ldr.w	r3, [r7, #1748]	@ 0x6d4
 8001996:	005a      	lsls	r2, r3, #1
 8001998:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 800199c:	18d4      	adds	r4, r2, r3
 800199e:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80019a2:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 80019a6:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80019aa:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 80019ae:	ab01      	add	r3, sp, #4
 80019b0:	c903      	ldmia	r1, {r0, r1}
 80019b2:	6018      	str	r0, [r3, #0]
 80019b4:	3304      	adds	r3, #4
 80019b6:	8019      	strh	r1, [r3, #0]
 80019b8:	9400      	str	r4, [sp, #0]
 80019ba:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 80019bc:	f001 fd2c 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 80019c0:	4603      	mov	r3, r0
 80019c2:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 2 SetConfig : %u\r\n", Status);
 80019c6:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 80019ca:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80019ce:	495a      	ldr	r1, [pc, #360]	@ (8001b38 <main+0xc10>)
 80019d0:	4618      	mov	r0, r3
 80019d2:	f006 fb9d 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80019d6:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80019da:	2364      	movs	r3, #100	@ 0x64
 80019dc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80019e0:	4850      	ldr	r0, [pc, #320]	@ (8001b24 <main+0xbfc>)
 80019e2:	f005 fe37 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=4) && ((AvailableLoRaNodes>>3) && 0b00000001) )
 80019e6:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 80019ea:	08db      	lsrs	r3, r3, #3
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d02b      	beq.n	8001a4a <main+0xb22>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*3, CommParam);
 80019f2:	f8d7 26d4 	ldr.w	r2, [r7, #1748]	@ 0x6d4
 80019f6:	4613      	mov	r3, r2
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	441a      	add	r2, r3
 80019fc:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001a00:	18d4      	adds	r4, r2, r3
 8001a02:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001a06:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8001a0a:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001a0e:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8001a12:	ab01      	add	r3, sp, #4
 8001a14:	c903      	ldmia	r1, {r0, r1}
 8001a16:	6018      	str	r0, [r3, #0]
 8001a18:	3304      	adds	r3, #4
 8001a1a:	8019      	strh	r1, [r3, #0]
 8001a1c:	9400      	str	r4, [sp, #0]
 8001a1e:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001a20:	f001 fcfa 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8001a24:	4603      	mov	r3, r0
 8001a26:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 3 SetConfig : %u\r\n", Status);
 8001a2a:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8001a2e:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001a32:	4942      	ldr	r1, [pc, #264]	@ (8001b3c <main+0xc14>)
 8001a34:	4618      	mov	r0, r3
 8001a36:	f006 fb6b 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001a3a:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001a3e:	2364      	movs	r3, #100	@ 0x64
 8001a40:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a44:	4837      	ldr	r0, [pc, #220]	@ (8001b24 <main+0xbfc>)
 8001a46:	f005 fe05 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=5) && ((AvailableLoRaNodes>>4) && 0b00000001) )
 8001a4a:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8001a4e:	091b      	lsrs	r3, r3, #4
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d029      	beq.n	8001aaa <main+0xb82>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*4, CommParam);
 8001a56:	f8d7 36d4 	ldr.w	r3, [r7, #1748]	@ 0x6d4
 8001a5a:	009a      	lsls	r2, r3, #2
 8001a5c:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001a60:	18d4      	adds	r4, r2, r3
 8001a62:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001a66:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8001a6a:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001a6e:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8001a72:	ab01      	add	r3, sp, #4
 8001a74:	c903      	ldmia	r1, {r0, r1}
 8001a76:	6018      	str	r0, [r3, #0]
 8001a78:	3304      	adds	r3, #4
 8001a7a:	8019      	strh	r1, [r3, #0]
 8001a7c:	9400      	str	r4, [sp, #0]
 8001a7e:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001a80:	f001 fcca 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8001a84:	4603      	mov	r3, r0
 8001a86:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 4 SetConfig : %u\r\n", Status);
 8001a8a:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8001a8e:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001a92:	492b      	ldr	r1, [pc, #172]	@ (8001b40 <main+0xc18>)
 8001a94:	4618      	mov	r0, r3
 8001a96:	f006 fb3b 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001a9a:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001a9e:	2364      	movs	r3, #100	@ 0x64
 8001aa0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001aa4:	481f      	ldr	r0, [pc, #124]	@ (8001b24 <main+0xbfc>)
 8001aa6:	f005 fdd5 	bl	8007654 <HAL_UART_Transmit>
	}

	/********************************************************
	 * Get data
	 ********************************************************/
	if( (NUMBER_OF_LORA_NODES >=1) && (AvailableLoRaNodes && 0b00000001) )
 8001aaa:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d04c      	beq.n	8001b4c <main+0xc24>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test, buffLoRaR, &PacketSize_bytesR);
 8001ab2:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001ab6:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8001aba:	1cfa      	adds	r2, r7, #3
 8001abc:	9201      	str	r2, [sp, #4]
 8001abe:	1d3a      	adds	r2, r7, #4
 8001ac0:	9200      	str	r2, [sp, #0]
 8001ac2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ac4:	f001 fc1f 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 0 Data Received : %u\r\n", Status);
 8001ace:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8001ad2:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001ad6:	491b      	ldr	r1, [pc, #108]	@ (8001b44 <main+0xc1c>)
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f006 fb19 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001ade:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001ae2:	2364      	movs	r3, #100	@ 0x64
 8001ae4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001ae8:	480e      	ldr	r0, [pc, #56]	@ (8001b24 <main+0xbfc>)
 8001aea:	f005 fdb3 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 8001aee:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001af2:	4a15      	ldr	r2, [pc, #84]	@ (8001b48 <main+0xc20>)
 8001af4:	6812      	ldr	r2, [r2, #0]
 8001af6:	4611      	mov	r1, r2
 8001af8:	8019      	strh	r1, [r3, #0]
 8001afa:	3302      	adds	r3, #2
 8001afc:	0c12      	lsrs	r2, r2, #16
 8001afe:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001b00:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001b04:	2364      	movs	r3, #100	@ 0x64
 8001b06:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001b0a:	4806      	ldr	r0, [pc, #24]	@ (8001b24 <main+0xbfc>)
 8001b0c:	f005 fda2 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 8001b10:	1d39      	adds	r1, r7, #4
 8001b12:	2364      	movs	r3, #100	@ 0x64
 8001b14:	22ff      	movs	r2, #255	@ 0xff
 8001b16:	4803      	ldr	r0, [pc, #12]	@ (8001b24 <main+0xbfc>)
 8001b18:	f005 fd9c 	bl	8007654 <HAL_UART_Transmit>
 8001b1c:	e016      	b.n	8001b4c <main+0xc24>
 8001b1e:	bf00      	nop
 8001b20:	08008e80 	.word	0x08008e80
 8001b24:	2000014c 	.word	0x2000014c
 8001b28:	08008e9c 	.word	0x08008e9c
 8001b2c:	000dcf28 	.word	0x000dcf28
 8001b30:	08008ec4 	.word	0x08008ec4
 8001b34:	08008eec 	.word	0x08008eec
 8001b38:	08008f14 	.word	0x08008f14
 8001b3c:	08008f3c 	.word	0x08008f3c
 8001b40:	08008f64 	.word	0x08008f64
 8001b44:	08008f8c 	.word	0x08008f8c
 8001b48:	08008fb8 	.word	0x08008fb8

	}

	if( (NUMBER_OF_LORA_NODES >=2) && ((AvailableLoRaNodes>>1) && 0b00000001) )
 8001b4c:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8001b50:	085b      	lsrs	r3, r3, #1
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d034      	beq.n	8001bc2 <main+0xc9a>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test1, buffLoRaR, &PacketSize_bytesR);
 8001b58:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001b5c:	f5a3 6383 	sub.w	r3, r3, #1048	@ 0x418
 8001b60:	1cfa      	adds	r2, r7, #3
 8001b62:	9201      	str	r2, [sp, #4]
 8001b64:	1d3a      	adds	r2, r7, #4
 8001b66:	9200      	str	r2, [sp, #0]
 8001b68:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b6a:	f001 fbcc 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 1 Data Received : %u\r\n", Status);
 8001b74:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8001b78:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001b7c:	49c9      	ldr	r1, [pc, #804]	@ (8001ea4 <main+0xf7c>)
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f006 fac6 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001b84:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001b88:	2364      	movs	r3, #100	@ 0x64
 8001b8a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001b8e:	48c6      	ldr	r0, [pc, #792]	@ (8001ea8 <main+0xf80>)
 8001b90:	f005 fd60 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 8001b94:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001b98:	4ac4      	ldr	r2, [pc, #784]	@ (8001eac <main+0xf84>)
 8001b9a:	6812      	ldr	r2, [r2, #0]
 8001b9c:	4611      	mov	r1, r2
 8001b9e:	8019      	strh	r1, [r3, #0]
 8001ba0:	3302      	adds	r3, #2
 8001ba2:	0c12      	lsrs	r2, r2, #16
 8001ba4:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001ba6:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001baa:	2364      	movs	r3, #100	@ 0x64
 8001bac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001bb0:	48bd      	ldr	r0, [pc, #756]	@ (8001ea8 <main+0xf80>)
 8001bb2:	f005 fd4f 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 8001bb6:	1d39      	adds	r1, r7, #4
 8001bb8:	2364      	movs	r3, #100	@ 0x64
 8001bba:	22ff      	movs	r2, #255	@ 0xff
 8001bbc:	48ba      	ldr	r0, [pc, #744]	@ (8001ea8 <main+0xf80>)
 8001bbe:	f005 fd49 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=3) && ((AvailableLoRaNodes>>2) && 0b00000001) )
 8001bc2:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8001bc6:	089b      	lsrs	r3, r3, #2
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d034      	beq.n	8001c38 <main+0xd10>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test2, buffLoRaR, &PacketSize_bytesR);
 8001bce:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001bd2:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8001bd6:	1cfa      	adds	r2, r7, #3
 8001bd8:	9201      	str	r2, [sp, #4]
 8001bda:	1d3a      	adds	r2, r7, #4
 8001bdc:	9200      	str	r2, [sp, #0]
 8001bde:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001be0:	f001 fb91 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 8001be4:	4603      	mov	r3, r0
 8001be6:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 2 Data Received : %u\r\n", Status);
 8001bea:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8001bee:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001bf2:	49af      	ldr	r1, [pc, #700]	@ (8001eb0 <main+0xf88>)
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f006 fa8b 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001bfa:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001bfe:	2364      	movs	r3, #100	@ 0x64
 8001c00:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c04:	48a8      	ldr	r0, [pc, #672]	@ (8001ea8 <main+0xf80>)
 8001c06:	f005 fd25 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 8001c0a:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001c0e:	4aa7      	ldr	r2, [pc, #668]	@ (8001eac <main+0xf84>)
 8001c10:	6812      	ldr	r2, [r2, #0]
 8001c12:	4611      	mov	r1, r2
 8001c14:	8019      	strh	r1, [r3, #0]
 8001c16:	3302      	adds	r3, #2
 8001c18:	0c12      	lsrs	r2, r2, #16
 8001c1a:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001c1c:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001c20:	2364      	movs	r3, #100	@ 0x64
 8001c22:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c26:	48a0      	ldr	r0, [pc, #640]	@ (8001ea8 <main+0xf80>)
 8001c28:	f005 fd14 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 8001c2c:	1d39      	adds	r1, r7, #4
 8001c2e:	2364      	movs	r3, #100	@ 0x64
 8001c30:	22ff      	movs	r2, #255	@ 0xff
 8001c32:	489d      	ldr	r0, [pc, #628]	@ (8001ea8 <main+0xf80>)
 8001c34:	f005 fd0e 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=4) && ((AvailableLoRaNodes>>3) && 0b00000001) )
 8001c38:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8001c3c:	08db      	lsrs	r3, r3, #3
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d034      	beq.n	8001cae <main+0xd86>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test3, buffLoRaR, &PacketSize_bytesR);
 8001c44:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001c48:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8001c4c:	1cfa      	adds	r2, r7, #3
 8001c4e:	9201      	str	r2, [sp, #4]
 8001c50:	1d3a      	adds	r2, r7, #4
 8001c52:	9200      	str	r2, [sp, #0]
 8001c54:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c56:	f001 fb56 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 3 Data Received : %u\r\n", Status);
 8001c60:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8001c64:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001c68:	4992      	ldr	r1, [pc, #584]	@ (8001eb4 <main+0xf8c>)
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f006 fa50 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001c70:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001c74:	2364      	movs	r3, #100	@ 0x64
 8001c76:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c7a:	488b      	ldr	r0, [pc, #556]	@ (8001ea8 <main+0xf80>)
 8001c7c:	f005 fcea 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 8001c80:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001c84:	4a89      	ldr	r2, [pc, #548]	@ (8001eac <main+0xf84>)
 8001c86:	6812      	ldr	r2, [r2, #0]
 8001c88:	4611      	mov	r1, r2
 8001c8a:	8019      	strh	r1, [r3, #0]
 8001c8c:	3302      	adds	r3, #2
 8001c8e:	0c12      	lsrs	r2, r2, #16
 8001c90:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001c92:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001c96:	2364      	movs	r3, #100	@ 0x64
 8001c98:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c9c:	4882      	ldr	r0, [pc, #520]	@ (8001ea8 <main+0xf80>)
 8001c9e:	f005 fcd9 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 8001ca2:	1d39      	adds	r1, r7, #4
 8001ca4:	2364      	movs	r3, #100	@ 0x64
 8001ca6:	22ff      	movs	r2, #255	@ 0xff
 8001ca8:	487f      	ldr	r0, [pc, #508]	@ (8001ea8 <main+0xf80>)
 8001caa:	f005 fcd3 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=5) && ((AvailableLoRaNodes>>4) && 0b00000001) )
 8001cae:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8001cb2:	091b      	lsrs	r3, r3, #4
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d034      	beq.n	8001d24 <main+0xdfc>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test4, buffLoRaR, &PacketSize_bytesR);
 8001cba:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001cbe:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8001cc2:	1cfa      	adds	r2, r7, #3
 8001cc4:	9201      	str	r2, [sp, #4]
 8001cc6:	1d3a      	adds	r2, r7, #4
 8001cc8:	9200      	str	r2, [sp, #0]
 8001cca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ccc:	f001 fb1b 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 4 Data Received : %u\r\n", Status);
 8001cd6:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8001cda:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001cde:	4976      	ldr	r1, [pc, #472]	@ (8001eb8 <main+0xf90>)
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f006 fa15 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001ce6:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001cea:	2364      	movs	r3, #100	@ 0x64
 8001cec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001cf0:	486d      	ldr	r0, [pc, #436]	@ (8001ea8 <main+0xf80>)
 8001cf2:	f005 fcaf 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 8001cf6:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001cfa:	4a6c      	ldr	r2, [pc, #432]	@ (8001eac <main+0xf84>)
 8001cfc:	6812      	ldr	r2, [r2, #0]
 8001cfe:	4611      	mov	r1, r2
 8001d00:	8019      	strh	r1, [r3, #0]
 8001d02:	3302      	adds	r3, #2
 8001d04:	0c12      	lsrs	r2, r2, #16
 8001d06:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001d08:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001d0c:	2364      	movs	r3, #100	@ 0x64
 8001d0e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001d12:	4865      	ldr	r0, [pc, #404]	@ (8001ea8 <main+0xf80>)
 8001d14:	f005 fc9e 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 8001d18:	1d39      	adds	r1, r7, #4
 8001d1a:	2364      	movs	r3, #100	@ 0x64
 8001d1c:	22ff      	movs	r2, #255	@ 0xff
 8001d1e:	4862      	ldr	r0, [pc, #392]	@ (8001ea8 <main+0xf80>)
 8001d20:	f005 fc98 	bl	8007654 <HAL_UART_Transmit>

	//Hopp-------------------------------------------------------------------------
	/*********************************************************************************
	 * Receiver SetConfig
	 *********************************************************************************/
	LoRaFrequnecy_KHz = 905125;
 8001d24:	4b65      	ldr	r3, [pc, #404]	@ (8001ebc <main+0xf94>)
 8001d26:	f8c7 36d8 	str.w	r3, [r7, #1752]	@ 0x6d8

	if( (NUMBER_OF_LORA_NODES >=1) && (AvailableLoRaNodes && 0b00000001) )
 8001d2a:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d025      	beq.n	8001d7e <main+0xe56>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*0, CommParam);
 8001d32:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001d36:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8001d3a:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001d3e:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8001d42:	ab01      	add	r3, sp, #4
 8001d44:	c903      	ldmia	r1, {r0, r1}
 8001d46:	6018      	str	r0, [r3, #0]
 8001d48:	3304      	adds	r3, #4
 8001d4a:	8019      	strh	r1, [r3, #0]
 8001d4c:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001d54:	f001 fb60 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 0 SetConfig : %u\r\n", Status);
 8001d5e:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8001d62:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001d66:	4956      	ldr	r1, [pc, #344]	@ (8001ec0 <main+0xf98>)
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f006 f9d1 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001d6e:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001d72:	2364      	movs	r3, #100	@ 0x64
 8001d74:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001d78:	484b      	ldr	r0, [pc, #300]	@ (8001ea8 <main+0xf80>)
 8001d7a:	f005 fc6b 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=2) && ((AvailableLoRaNodes>>1) && 0b00000001) )
 8001d7e:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8001d82:	085b      	lsrs	r3, r3, #1
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d028      	beq.n	8001ddc <main+0xeb4>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*1, CommParam);
 8001d8a:	f8d7 26d8 	ldr.w	r2, [r7, #1752]	@ 0x6d8
 8001d8e:	f8d7 36d4 	ldr.w	r3, [r7, #1748]	@ 0x6d4
 8001d92:	18d4      	adds	r4, r2, r3
 8001d94:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001d98:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8001d9c:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001da0:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8001da4:	ab01      	add	r3, sp, #4
 8001da6:	c903      	ldmia	r1, {r0, r1}
 8001da8:	6018      	str	r0, [r3, #0]
 8001daa:	3304      	adds	r3, #4
 8001dac:	8019      	strh	r1, [r3, #0]
 8001dae:	9400      	str	r4, [sp, #0]
 8001db0:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001db2:	f001 fb31 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8001db6:	4603      	mov	r3, r0
 8001db8:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 1 SetConfig : %u\r\n", Status);
 8001dbc:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8001dc0:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001dc4:	493f      	ldr	r1, [pc, #252]	@ (8001ec4 <main+0xf9c>)
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f006 f9a2 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001dcc:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001dd0:	2364      	movs	r3, #100	@ 0x64
 8001dd2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001dd6:	4834      	ldr	r0, [pc, #208]	@ (8001ea8 <main+0xf80>)
 8001dd8:	f005 fc3c 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=3) && ((AvailableLoRaNodes>>2) && 0b00000001) )
 8001ddc:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8001de0:	089b      	lsrs	r3, r3, #2
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d029      	beq.n	8001e3c <main+0xf14>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*2, CommParam);
 8001de8:	f8d7 36d4 	ldr.w	r3, [r7, #1748]	@ 0x6d4
 8001dec:	005a      	lsls	r2, r3, #1
 8001dee:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001df2:	18d4      	adds	r4, r2, r3
 8001df4:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001df8:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8001dfc:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001e00:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8001e04:	ab01      	add	r3, sp, #4
 8001e06:	c903      	ldmia	r1, {r0, r1}
 8001e08:	6018      	str	r0, [r3, #0]
 8001e0a:	3304      	adds	r3, #4
 8001e0c:	8019      	strh	r1, [r3, #0]
 8001e0e:	9400      	str	r4, [sp, #0]
 8001e10:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001e12:	f001 fb01 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8001e16:	4603      	mov	r3, r0
 8001e18:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 2 SetConfig : %u\r\n", Status);
 8001e1c:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8001e20:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001e24:	4928      	ldr	r1, [pc, #160]	@ (8001ec8 <main+0xfa0>)
 8001e26:	4618      	mov	r0, r3
 8001e28:	f006 f972 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001e2c:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001e30:	2364      	movs	r3, #100	@ 0x64
 8001e32:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001e36:	481c      	ldr	r0, [pc, #112]	@ (8001ea8 <main+0xf80>)
 8001e38:	f005 fc0c 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=4) && ((AvailableLoRaNodes>>3) && 0b00000001) )
 8001e3c:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8001e40:	08db      	lsrs	r3, r3, #3
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d043      	beq.n	8001ed0 <main+0xfa8>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*3, CommParam);
 8001e48:	f8d7 26d4 	ldr.w	r2, [r7, #1748]	@ 0x6d4
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	441a      	add	r2, r3
 8001e52:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001e56:	18d4      	adds	r4, r2, r3
 8001e58:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001e5c:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8001e60:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001e64:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8001e68:	ab01      	add	r3, sp, #4
 8001e6a:	c903      	ldmia	r1, {r0, r1}
 8001e6c:	6018      	str	r0, [r3, #0]
 8001e6e:	3304      	adds	r3, #4
 8001e70:	8019      	strh	r1, [r3, #0]
 8001e72:	9400      	str	r4, [sp, #0]
 8001e74:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001e76:	f001 facf 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 3 SetConfig : %u\r\n", Status);
 8001e80:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8001e84:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001e88:	4910      	ldr	r1, [pc, #64]	@ (8001ecc <main+0xfa4>)
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f006 f940 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001e90:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001e94:	2364      	movs	r3, #100	@ 0x64
 8001e96:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001e9a:	4803      	ldr	r0, [pc, #12]	@ (8001ea8 <main+0xf80>)
 8001e9c:	f005 fbda 	bl	8007654 <HAL_UART_Transmit>
 8001ea0:	e016      	b.n	8001ed0 <main+0xfa8>
 8001ea2:	bf00      	nop
 8001ea4:	08008fbc 	.word	0x08008fbc
 8001ea8:	2000014c 	.word	0x2000014c
 8001eac:	08008fb8 	.word	0x08008fb8
 8001eb0:	08008fe8 	.word	0x08008fe8
 8001eb4:	08009014 	.word	0x08009014
 8001eb8:	08009040 	.word	0x08009040
 8001ebc:	000dcfa5 	.word	0x000dcfa5
 8001ec0:	08008ec4 	.word	0x08008ec4
 8001ec4:	08008eec 	.word	0x08008eec
 8001ec8:	08008f14 	.word	0x08008f14
 8001ecc:	08008f3c 	.word	0x08008f3c
	}

	if( (NUMBER_OF_LORA_NODES >=5) && ((AvailableLoRaNodes>>4) && 0b00000001) )
 8001ed0:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8001ed4:	091b      	lsrs	r3, r3, #4
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d029      	beq.n	8001f30 <main+0x1008>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*4, CommParam);
 8001edc:	f8d7 36d4 	ldr.w	r3, [r7, #1748]	@ 0x6d4
 8001ee0:	009a      	lsls	r2, r3, #2
 8001ee2:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001ee6:	18d4      	adds	r4, r2, r3
 8001ee8:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001eec:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8001ef0:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001ef4:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8001ef8:	ab01      	add	r3, sp, #4
 8001efa:	c903      	ldmia	r1, {r0, r1}
 8001efc:	6018      	str	r0, [r3, #0]
 8001efe:	3304      	adds	r3, #4
 8001f00:	8019      	strh	r1, [r3, #0]
 8001f02:	9400      	str	r4, [sp, #0]
 8001f04:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001f06:	f001 fa87 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 4 SetConfig : %u\r\n", Status);
 8001f10:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8001f14:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001f18:	49c6      	ldr	r1, [pc, #792]	@ (8002234 <main+0x130c>)
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f006 f8f8 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001f20:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001f24:	2364      	movs	r3, #100	@ 0x64
 8001f26:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001f2a:	48c3      	ldr	r0, [pc, #780]	@ (8002238 <main+0x1310>)
 8001f2c:	f005 fb92 	bl	8007654 <HAL_UART_Transmit>
	}

	/********************************************************
	 * Get data
	 ********************************************************/
	if( (NUMBER_OF_LORA_NODES >=1) && (AvailableLoRaNodes && 0b00000001) )
 8001f30:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d034      	beq.n	8001fa2 <main+0x107a>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test, buffLoRaR, &PacketSize_bytesR);
 8001f38:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001f3c:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8001f40:	1cfa      	adds	r2, r7, #3
 8001f42:	9201      	str	r2, [sp, #4]
 8001f44:	1d3a      	adds	r2, r7, #4
 8001f46:	9200      	str	r2, [sp, #0]
 8001f48:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f4a:	f001 f9dc 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 0 Data Received : %u\r\n", Status);
 8001f54:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8001f58:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001f5c:	49b7      	ldr	r1, [pc, #732]	@ (800223c <main+0x1314>)
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f006 f8d6 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001f64:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001f68:	2364      	movs	r3, #100	@ 0x64
 8001f6a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001f6e:	48b2      	ldr	r0, [pc, #712]	@ (8002238 <main+0x1310>)
 8001f70:	f005 fb70 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 8001f74:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001f78:	4ab1      	ldr	r2, [pc, #708]	@ (8002240 <main+0x1318>)
 8001f7a:	6812      	ldr	r2, [r2, #0]
 8001f7c:	4611      	mov	r1, r2
 8001f7e:	8019      	strh	r1, [r3, #0]
 8001f80:	3302      	adds	r3, #2
 8001f82:	0c12      	lsrs	r2, r2, #16
 8001f84:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001f86:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001f8a:	2364      	movs	r3, #100	@ 0x64
 8001f8c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001f90:	48a9      	ldr	r0, [pc, #676]	@ (8002238 <main+0x1310>)
 8001f92:	f005 fb5f 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 8001f96:	1d39      	adds	r1, r7, #4
 8001f98:	2364      	movs	r3, #100	@ 0x64
 8001f9a:	22ff      	movs	r2, #255	@ 0xff
 8001f9c:	48a6      	ldr	r0, [pc, #664]	@ (8002238 <main+0x1310>)
 8001f9e:	f005 fb59 	bl	8007654 <HAL_UART_Transmit>

	}

	if( (NUMBER_OF_LORA_NODES >=2) && ((AvailableLoRaNodes>>1) && 0b00000001) )
 8001fa2:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8001fa6:	085b      	lsrs	r3, r3, #1
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d034      	beq.n	8002018 <main+0x10f0>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test1, buffLoRaR, &PacketSize_bytesR);
 8001fae:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8001fb2:	f5a3 6383 	sub.w	r3, r3, #1048	@ 0x418
 8001fb6:	1cfa      	adds	r2, r7, #3
 8001fb8:	9201      	str	r2, [sp, #4]
 8001fba:	1d3a      	adds	r2, r7, #4
 8001fbc:	9200      	str	r2, [sp, #0]
 8001fbe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fc0:	f001 f9a1 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 1 Data Received : %u\r\n", Status);
 8001fca:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8001fce:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001fd2:	499c      	ldr	r1, [pc, #624]	@ (8002244 <main+0x131c>)
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f006 f89b 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001fda:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8001fde:	2364      	movs	r3, #100	@ 0x64
 8001fe0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001fe4:	4894      	ldr	r0, [pc, #592]	@ (8002238 <main+0x1310>)
 8001fe6:	f005 fb35 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 8001fea:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8001fee:	4a94      	ldr	r2, [pc, #592]	@ (8002240 <main+0x1318>)
 8001ff0:	6812      	ldr	r2, [r2, #0]
 8001ff2:	4611      	mov	r1, r2
 8001ff4:	8019      	strh	r1, [r3, #0]
 8001ff6:	3302      	adds	r3, #2
 8001ff8:	0c12      	lsrs	r2, r2, #16
 8001ffa:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001ffc:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002000:	2364      	movs	r3, #100	@ 0x64
 8002002:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002006:	488c      	ldr	r0, [pc, #560]	@ (8002238 <main+0x1310>)
 8002008:	f005 fb24 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 800200c:	1d39      	adds	r1, r7, #4
 800200e:	2364      	movs	r3, #100	@ 0x64
 8002010:	22ff      	movs	r2, #255	@ 0xff
 8002012:	4889      	ldr	r0, [pc, #548]	@ (8002238 <main+0x1310>)
 8002014:	f005 fb1e 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=3) && ((AvailableLoRaNodes>>2) && 0b00000001) )
 8002018:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 800201c:	089b      	lsrs	r3, r3, #2
 800201e:	b2db      	uxtb	r3, r3
 8002020:	2b00      	cmp	r3, #0
 8002022:	d034      	beq.n	800208e <main+0x1166>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test2, buffLoRaR, &PacketSize_bytesR);
 8002024:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002028:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 800202c:	1cfa      	adds	r2, r7, #3
 800202e:	9201      	str	r2, [sp, #4]
 8002030:	1d3a      	adds	r2, r7, #4
 8002032:	9200      	str	r2, [sp, #0]
 8002034:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002036:	f001 f966 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 800203a:	4603      	mov	r3, r0
 800203c:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 2 Data Received : %u\r\n", Status);
 8002040:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002044:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002048:	497f      	ldr	r1, [pc, #508]	@ (8002248 <main+0x1320>)
 800204a:	4618      	mov	r0, r3
 800204c:	f006 f860 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002050:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002054:	2364      	movs	r3, #100	@ 0x64
 8002056:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800205a:	4877      	ldr	r0, [pc, #476]	@ (8002238 <main+0x1310>)
 800205c:	f005 fafa 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 8002060:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002064:	4a76      	ldr	r2, [pc, #472]	@ (8002240 <main+0x1318>)
 8002066:	6812      	ldr	r2, [r2, #0]
 8002068:	4611      	mov	r1, r2
 800206a:	8019      	strh	r1, [r3, #0]
 800206c:	3302      	adds	r3, #2
 800206e:	0c12      	lsrs	r2, r2, #16
 8002070:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002072:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002076:	2364      	movs	r3, #100	@ 0x64
 8002078:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800207c:	486e      	ldr	r0, [pc, #440]	@ (8002238 <main+0x1310>)
 800207e:	f005 fae9 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 8002082:	1d39      	adds	r1, r7, #4
 8002084:	2364      	movs	r3, #100	@ 0x64
 8002086:	22ff      	movs	r2, #255	@ 0xff
 8002088:	486b      	ldr	r0, [pc, #428]	@ (8002238 <main+0x1310>)
 800208a:	f005 fae3 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=4) && ((AvailableLoRaNodes>>3) && 0b00000001) )
 800208e:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002092:	08db      	lsrs	r3, r3, #3
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b00      	cmp	r3, #0
 8002098:	d034      	beq.n	8002104 <main+0x11dc>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test3, buffLoRaR, &PacketSize_bytesR);
 800209a:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800209e:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80020a2:	1cfa      	adds	r2, r7, #3
 80020a4:	9201      	str	r2, [sp, #4]
 80020a6:	1d3a      	adds	r2, r7, #4
 80020a8:	9200      	str	r2, [sp, #0]
 80020aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020ac:	f001 f92b 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 80020b0:	4603      	mov	r3, r0
 80020b2:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 3 Data Received : %u\r\n", Status);
 80020b6:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 80020ba:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80020be:	4963      	ldr	r1, [pc, #396]	@ (800224c <main+0x1324>)
 80020c0:	4618      	mov	r0, r3
 80020c2:	f006 f825 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80020c6:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80020ca:	2364      	movs	r3, #100	@ 0x64
 80020cc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80020d0:	4859      	ldr	r0, [pc, #356]	@ (8002238 <main+0x1310>)
 80020d2:	f005 fabf 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 80020d6:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80020da:	4a59      	ldr	r2, [pc, #356]	@ (8002240 <main+0x1318>)
 80020dc:	6812      	ldr	r2, [r2, #0]
 80020de:	4611      	mov	r1, r2
 80020e0:	8019      	strh	r1, [r3, #0]
 80020e2:	3302      	adds	r3, #2
 80020e4:	0c12      	lsrs	r2, r2, #16
 80020e6:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80020e8:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80020ec:	2364      	movs	r3, #100	@ 0x64
 80020ee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80020f2:	4851      	ldr	r0, [pc, #324]	@ (8002238 <main+0x1310>)
 80020f4:	f005 faae 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 80020f8:	1d39      	adds	r1, r7, #4
 80020fa:	2364      	movs	r3, #100	@ 0x64
 80020fc:	22ff      	movs	r2, #255	@ 0xff
 80020fe:	484e      	ldr	r0, [pc, #312]	@ (8002238 <main+0x1310>)
 8002100:	f005 faa8 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=5) && ((AvailableLoRaNodes>>4) && 0b00000001) )
 8002104:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002108:	091b      	lsrs	r3, r3, #4
 800210a:	b2db      	uxtb	r3, r3
 800210c:	2b00      	cmp	r3, #0
 800210e:	d034      	beq.n	800217a <main+0x1252>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test4, buffLoRaR, &PacketSize_bytesR);
 8002110:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002114:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8002118:	1cfa      	adds	r2, r7, #3
 800211a:	9201      	str	r2, [sp, #4]
 800211c:	1d3a      	adds	r2, r7, #4
 800211e:	9200      	str	r2, [sp, #0]
 8002120:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002122:	f001 f8f0 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 8002126:	4603      	mov	r3, r0
 8002128:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 4 Data Received : %u\r\n", Status);
 800212c:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002130:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002134:	4946      	ldr	r1, [pc, #280]	@ (8002250 <main+0x1328>)
 8002136:	4618      	mov	r0, r3
 8002138:	f005 ffea 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800213c:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002140:	2364      	movs	r3, #100	@ 0x64
 8002142:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002146:	483c      	ldr	r0, [pc, #240]	@ (8002238 <main+0x1310>)
 8002148:	f005 fa84 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 800214c:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002150:	4a3b      	ldr	r2, [pc, #236]	@ (8002240 <main+0x1318>)
 8002152:	6812      	ldr	r2, [r2, #0]
 8002154:	4611      	mov	r1, r2
 8002156:	8019      	strh	r1, [r3, #0]
 8002158:	3302      	adds	r3, #2
 800215a:	0c12      	lsrs	r2, r2, #16
 800215c:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800215e:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002162:	2364      	movs	r3, #100	@ 0x64
 8002164:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002168:	4833      	ldr	r0, [pc, #204]	@ (8002238 <main+0x1310>)
 800216a:	f005 fa73 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 800216e:	1d39      	adds	r1, r7, #4
 8002170:	2364      	movs	r3, #100	@ 0x64
 8002172:	22ff      	movs	r2, #255	@ 0xff
 8002174:	4830      	ldr	r0, [pc, #192]	@ (8002238 <main+0x1310>)
 8002176:	f005 fa6d 	bl	8007654 <HAL_UART_Transmit>

	//Hopp-------------------------------------------------------------------------
	/*********************************************************************************
	 * Receiver SetConfig
	 *********************************************************************************/
	LoRaFrequnecy_KHz = 906250;
 800217a:	4b36      	ldr	r3, [pc, #216]	@ (8002254 <main+0x132c>)
 800217c:	f8c7 36d8 	str.w	r3, [r7, #1752]	@ 0x6d8

	if( (NUMBER_OF_LORA_NODES >=1) && (AvailableLoRaNodes && 0b00000001) )
 8002180:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002184:	2b00      	cmp	r3, #0
 8002186:	d025      	beq.n	80021d4 <main+0x12ac>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*0, CommParam);
 8002188:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800218c:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8002190:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002194:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8002198:	ab01      	add	r3, sp, #4
 800219a:	c903      	ldmia	r1, {r0, r1}
 800219c:	6018      	str	r0, [r3, #0]
 800219e:	3304      	adds	r3, #4
 80021a0:	8019      	strh	r1, [r3, #0]
 80021a2:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 80021a6:	9300      	str	r3, [sp, #0]
 80021a8:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 80021aa:	f001 f935 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 80021ae:	4603      	mov	r3, r0
 80021b0:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 0 SetConfig : %u\r\n", Status);
 80021b4:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 80021b8:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80021bc:	4926      	ldr	r1, [pc, #152]	@ (8002258 <main+0x1330>)
 80021be:	4618      	mov	r0, r3
 80021c0:	f005 ffa6 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80021c4:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80021c8:	2364      	movs	r3, #100	@ 0x64
 80021ca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80021ce:	481a      	ldr	r0, [pc, #104]	@ (8002238 <main+0x1310>)
 80021d0:	f005 fa40 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=2) && ((AvailableLoRaNodes>>1) && 0b00000001) )
 80021d4:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 80021d8:	085b      	lsrs	r3, r3, #1
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d03f      	beq.n	8002260 <main+0x1338>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*1, CommParam);
 80021e0:	f8d7 26d8 	ldr.w	r2, [r7, #1752]	@ 0x6d8
 80021e4:	f8d7 36d4 	ldr.w	r3, [r7, #1748]	@ 0x6d4
 80021e8:	18d4      	adds	r4, r2, r3
 80021ea:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80021ee:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 80021f2:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80021f6:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 80021fa:	ab01      	add	r3, sp, #4
 80021fc:	c903      	ldmia	r1, {r0, r1}
 80021fe:	6018      	str	r0, [r3, #0]
 8002200:	3304      	adds	r3, #4
 8002202:	8019      	strh	r1, [r3, #0]
 8002204:	9400      	str	r4, [sp, #0]
 8002206:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8002208:	f001 f906 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 800220c:	4603      	mov	r3, r0
 800220e:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 1 SetConfig : %u\r\n", Status);
 8002212:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002216:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 800221a:	4910      	ldr	r1, [pc, #64]	@ (800225c <main+0x1334>)
 800221c:	4618      	mov	r0, r3
 800221e:	f005 ff77 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002222:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002226:	2364      	movs	r3, #100	@ 0x64
 8002228:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800222c:	4802      	ldr	r0, [pc, #8]	@ (8002238 <main+0x1310>)
 800222e:	f005 fa11 	bl	8007654 <HAL_UART_Transmit>
 8002232:	e015      	b.n	8002260 <main+0x1338>
 8002234:	08008f64 	.word	0x08008f64
 8002238:	2000014c 	.word	0x2000014c
 800223c:	08008f8c 	.word	0x08008f8c
 8002240:	08008fb8 	.word	0x08008fb8
 8002244:	08008fbc 	.word	0x08008fbc
 8002248:	08008fe8 	.word	0x08008fe8
 800224c:	08009014 	.word	0x08009014
 8002250:	08009040 	.word	0x08009040
 8002254:	000dd40a 	.word	0x000dd40a
 8002258:	08008ec4 	.word	0x08008ec4
 800225c:	08008eec 	.word	0x08008eec
	}

	if( (NUMBER_OF_LORA_NODES >=3) && ((AvailableLoRaNodes>>2) && 0b00000001) )
 8002260:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002264:	089b      	lsrs	r3, r3, #2
 8002266:	b2db      	uxtb	r3, r3
 8002268:	2b00      	cmp	r3, #0
 800226a:	d029      	beq.n	80022c0 <main+0x1398>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*2, CommParam);
 800226c:	f8d7 36d4 	ldr.w	r3, [r7, #1748]	@ 0x6d4
 8002270:	005a      	lsls	r2, r3, #1
 8002272:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8002276:	18d4      	adds	r4, r2, r3
 8002278:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800227c:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8002280:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002284:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8002288:	ab01      	add	r3, sp, #4
 800228a:	c903      	ldmia	r1, {r0, r1}
 800228c:	6018      	str	r0, [r3, #0]
 800228e:	3304      	adds	r3, #4
 8002290:	8019      	strh	r1, [r3, #0]
 8002292:	9400      	str	r4, [sp, #0]
 8002294:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8002296:	f001 f8bf 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 800229a:	4603      	mov	r3, r0
 800229c:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 2 SetConfig : %u\r\n", Status);
 80022a0:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 80022a4:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80022a8:	49cd      	ldr	r1, [pc, #820]	@ (80025e0 <main+0x16b8>)
 80022aa:	4618      	mov	r0, r3
 80022ac:	f005 ff30 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80022b0:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80022b4:	2364      	movs	r3, #100	@ 0x64
 80022b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80022ba:	48ca      	ldr	r0, [pc, #808]	@ (80025e4 <main+0x16bc>)
 80022bc:	f005 f9ca 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=4) && ((AvailableLoRaNodes>>3) && 0b00000001) )
 80022c0:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 80022c4:	08db      	lsrs	r3, r3, #3
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d02b      	beq.n	8002324 <main+0x13fc>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*3, CommParam);
 80022cc:	f8d7 26d4 	ldr.w	r2, [r7, #1748]	@ 0x6d4
 80022d0:	4613      	mov	r3, r2
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	441a      	add	r2, r3
 80022d6:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 80022da:	18d4      	adds	r4, r2, r3
 80022dc:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80022e0:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 80022e4:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80022e8:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 80022ec:	ab01      	add	r3, sp, #4
 80022ee:	c903      	ldmia	r1, {r0, r1}
 80022f0:	6018      	str	r0, [r3, #0]
 80022f2:	3304      	adds	r3, #4
 80022f4:	8019      	strh	r1, [r3, #0]
 80022f6:	9400      	str	r4, [sp, #0]
 80022f8:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 80022fa:	f001 f88d 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 80022fe:	4603      	mov	r3, r0
 8002300:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 3 SetConfig : %u\r\n", Status);
 8002304:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002308:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 800230c:	49b6      	ldr	r1, [pc, #728]	@ (80025e8 <main+0x16c0>)
 800230e:	4618      	mov	r0, r3
 8002310:	f005 fefe 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002314:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002318:	2364      	movs	r3, #100	@ 0x64
 800231a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800231e:	48b1      	ldr	r0, [pc, #708]	@ (80025e4 <main+0x16bc>)
 8002320:	f005 f998 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=5) && ((AvailableLoRaNodes>>4) && 0b00000001) )
 8002324:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002328:	091b      	lsrs	r3, r3, #4
 800232a:	b2db      	uxtb	r3, r3
 800232c:	2b00      	cmp	r3, #0
 800232e:	d029      	beq.n	8002384 <main+0x145c>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*4, CommParam);
 8002330:	f8d7 36d4 	ldr.w	r3, [r7, #1748]	@ 0x6d4
 8002334:	009a      	lsls	r2, r3, #2
 8002336:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 800233a:	18d4      	adds	r4, r2, r3
 800233c:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002340:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8002344:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002348:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 800234c:	ab01      	add	r3, sp, #4
 800234e:	c903      	ldmia	r1, {r0, r1}
 8002350:	6018      	str	r0, [r3, #0]
 8002352:	3304      	adds	r3, #4
 8002354:	8019      	strh	r1, [r3, #0]
 8002356:	9400      	str	r4, [sp, #0]
 8002358:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800235a:	f001 f85d 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 800235e:	4603      	mov	r3, r0
 8002360:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 4 SetConfig : %u\r\n", Status);
 8002364:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002368:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 800236c:	499f      	ldr	r1, [pc, #636]	@ (80025ec <main+0x16c4>)
 800236e:	4618      	mov	r0, r3
 8002370:	f005 fece 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002374:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002378:	2364      	movs	r3, #100	@ 0x64
 800237a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800237e:	4899      	ldr	r0, [pc, #612]	@ (80025e4 <main+0x16bc>)
 8002380:	f005 f968 	bl	8007654 <HAL_UART_Transmit>
	}

	/********************************************************
	 * Get data
	 ********************************************************/
	if( (NUMBER_OF_LORA_NODES >=1) && (AvailableLoRaNodes && 0b00000001) )
 8002384:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002388:	2b00      	cmp	r3, #0
 800238a:	d034      	beq.n	80023f6 <main+0x14ce>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test, buffLoRaR, &PacketSize_bytesR);
 800238c:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002390:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8002394:	1cfa      	adds	r2, r7, #3
 8002396:	9201      	str	r2, [sp, #4]
 8002398:	1d3a      	adds	r2, r7, #4
 800239a:	9200      	str	r2, [sp, #0]
 800239c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800239e:	f000 ffb2 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 80023a2:	4603      	mov	r3, r0
 80023a4:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 0 Data Received : %u\r\n", Status);
 80023a8:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 80023ac:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80023b0:	498f      	ldr	r1, [pc, #572]	@ (80025f0 <main+0x16c8>)
 80023b2:	4618      	mov	r0, r3
 80023b4:	f005 feac 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80023b8:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80023bc:	2364      	movs	r3, #100	@ 0x64
 80023be:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80023c2:	4888      	ldr	r0, [pc, #544]	@ (80025e4 <main+0x16bc>)
 80023c4:	f005 f946 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 80023c8:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80023cc:	4a89      	ldr	r2, [pc, #548]	@ (80025f4 <main+0x16cc>)
 80023ce:	6812      	ldr	r2, [r2, #0]
 80023d0:	4611      	mov	r1, r2
 80023d2:	8019      	strh	r1, [r3, #0]
 80023d4:	3302      	adds	r3, #2
 80023d6:	0c12      	lsrs	r2, r2, #16
 80023d8:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80023da:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80023de:	2364      	movs	r3, #100	@ 0x64
 80023e0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80023e4:	487f      	ldr	r0, [pc, #508]	@ (80025e4 <main+0x16bc>)
 80023e6:	f005 f935 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 80023ea:	1d39      	adds	r1, r7, #4
 80023ec:	2364      	movs	r3, #100	@ 0x64
 80023ee:	22ff      	movs	r2, #255	@ 0xff
 80023f0:	487c      	ldr	r0, [pc, #496]	@ (80025e4 <main+0x16bc>)
 80023f2:	f005 f92f 	bl	8007654 <HAL_UART_Transmit>

	}

	if( (NUMBER_OF_LORA_NODES >=2) && ((AvailableLoRaNodes>>1) && 0b00000001) )
 80023f6:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 80023fa:	085b      	lsrs	r3, r3, #1
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d034      	beq.n	800246c <main+0x1544>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test1, buffLoRaR, &PacketSize_bytesR);
 8002402:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002406:	f5a3 6383 	sub.w	r3, r3, #1048	@ 0x418
 800240a:	1cfa      	adds	r2, r7, #3
 800240c:	9201      	str	r2, [sp, #4]
 800240e:	1d3a      	adds	r2, r7, #4
 8002410:	9200      	str	r2, [sp, #0]
 8002412:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002414:	f000 ff77 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 8002418:	4603      	mov	r3, r0
 800241a:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 1 Data Received : %u\r\n", Status);
 800241e:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002422:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002426:	4974      	ldr	r1, [pc, #464]	@ (80025f8 <main+0x16d0>)
 8002428:	4618      	mov	r0, r3
 800242a:	f005 fe71 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800242e:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002432:	2364      	movs	r3, #100	@ 0x64
 8002434:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002438:	486a      	ldr	r0, [pc, #424]	@ (80025e4 <main+0x16bc>)
 800243a:	f005 f90b 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 800243e:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002442:	4a6c      	ldr	r2, [pc, #432]	@ (80025f4 <main+0x16cc>)
 8002444:	6812      	ldr	r2, [r2, #0]
 8002446:	4611      	mov	r1, r2
 8002448:	8019      	strh	r1, [r3, #0]
 800244a:	3302      	adds	r3, #2
 800244c:	0c12      	lsrs	r2, r2, #16
 800244e:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002450:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002454:	2364      	movs	r3, #100	@ 0x64
 8002456:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800245a:	4862      	ldr	r0, [pc, #392]	@ (80025e4 <main+0x16bc>)
 800245c:	f005 f8fa 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 8002460:	1d39      	adds	r1, r7, #4
 8002462:	2364      	movs	r3, #100	@ 0x64
 8002464:	22ff      	movs	r2, #255	@ 0xff
 8002466:	485f      	ldr	r0, [pc, #380]	@ (80025e4 <main+0x16bc>)
 8002468:	f005 f8f4 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=3) && ((AvailableLoRaNodes>>2) && 0b00000001) )
 800246c:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002470:	089b      	lsrs	r3, r3, #2
 8002472:	b2db      	uxtb	r3, r3
 8002474:	2b00      	cmp	r3, #0
 8002476:	d034      	beq.n	80024e2 <main+0x15ba>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test2, buffLoRaR, &PacketSize_bytesR);
 8002478:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800247c:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8002480:	1cfa      	adds	r2, r7, #3
 8002482:	9201      	str	r2, [sp, #4]
 8002484:	1d3a      	adds	r2, r7, #4
 8002486:	9200      	str	r2, [sp, #0]
 8002488:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800248a:	f000 ff3c 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 800248e:	4603      	mov	r3, r0
 8002490:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 2 Data Received : %u\r\n", Status);
 8002494:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002498:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 800249c:	4957      	ldr	r1, [pc, #348]	@ (80025fc <main+0x16d4>)
 800249e:	4618      	mov	r0, r3
 80024a0:	f005 fe36 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80024a4:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80024a8:	2364      	movs	r3, #100	@ 0x64
 80024aa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80024ae:	484d      	ldr	r0, [pc, #308]	@ (80025e4 <main+0x16bc>)
 80024b0:	f005 f8d0 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 80024b4:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80024b8:	4a4e      	ldr	r2, [pc, #312]	@ (80025f4 <main+0x16cc>)
 80024ba:	6812      	ldr	r2, [r2, #0]
 80024bc:	4611      	mov	r1, r2
 80024be:	8019      	strh	r1, [r3, #0]
 80024c0:	3302      	adds	r3, #2
 80024c2:	0c12      	lsrs	r2, r2, #16
 80024c4:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80024c6:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80024ca:	2364      	movs	r3, #100	@ 0x64
 80024cc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80024d0:	4844      	ldr	r0, [pc, #272]	@ (80025e4 <main+0x16bc>)
 80024d2:	f005 f8bf 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 80024d6:	1d39      	adds	r1, r7, #4
 80024d8:	2364      	movs	r3, #100	@ 0x64
 80024da:	22ff      	movs	r2, #255	@ 0xff
 80024dc:	4841      	ldr	r0, [pc, #260]	@ (80025e4 <main+0x16bc>)
 80024de:	f005 f8b9 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=4) && ((AvailableLoRaNodes>>3) && 0b00000001) )
 80024e2:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 80024e6:	08db      	lsrs	r3, r3, #3
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d034      	beq.n	8002558 <main+0x1630>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test3, buffLoRaR, &PacketSize_bytesR);
 80024ee:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80024f2:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80024f6:	1cfa      	adds	r2, r7, #3
 80024f8:	9201      	str	r2, [sp, #4]
 80024fa:	1d3a      	adds	r2, r7, #4
 80024fc:	9200      	str	r2, [sp, #0]
 80024fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002500:	f000 ff01 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 8002504:	4603      	mov	r3, r0
 8002506:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 3 Data Received : %u\r\n", Status);
 800250a:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 800250e:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002512:	493b      	ldr	r1, [pc, #236]	@ (8002600 <main+0x16d8>)
 8002514:	4618      	mov	r0, r3
 8002516:	f005 fdfb 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800251a:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 800251e:	2364      	movs	r3, #100	@ 0x64
 8002520:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002524:	482f      	ldr	r0, [pc, #188]	@ (80025e4 <main+0x16bc>)
 8002526:	f005 f895 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 800252a:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 800252e:	4a31      	ldr	r2, [pc, #196]	@ (80025f4 <main+0x16cc>)
 8002530:	6812      	ldr	r2, [r2, #0]
 8002532:	4611      	mov	r1, r2
 8002534:	8019      	strh	r1, [r3, #0]
 8002536:	3302      	adds	r3, #2
 8002538:	0c12      	lsrs	r2, r2, #16
 800253a:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800253c:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002540:	2364      	movs	r3, #100	@ 0x64
 8002542:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002546:	4827      	ldr	r0, [pc, #156]	@ (80025e4 <main+0x16bc>)
 8002548:	f005 f884 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 800254c:	1d39      	adds	r1, r7, #4
 800254e:	2364      	movs	r3, #100	@ 0x64
 8002550:	22ff      	movs	r2, #255	@ 0xff
 8002552:	4824      	ldr	r0, [pc, #144]	@ (80025e4 <main+0x16bc>)
 8002554:	f005 f87e 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=5) && ((AvailableLoRaNodes>>4) && 0b00000001) )
 8002558:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 800255c:	091b      	lsrs	r3, r3, #4
 800255e:	b2db      	uxtb	r3, r3
 8002560:	2b00      	cmp	r3, #0
 8002562:	d034      	beq.n	80025ce <main+0x16a6>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test4, buffLoRaR, &PacketSize_bytesR);
 8002564:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002568:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 800256c:	1cfa      	adds	r2, r7, #3
 800256e:	9201      	str	r2, [sp, #4]
 8002570:	1d3a      	adds	r2, r7, #4
 8002572:	9200      	str	r2, [sp, #0]
 8002574:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002576:	f000 fec6 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 800257a:	4603      	mov	r3, r0
 800257c:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 4 Data Received : %u\r\n", Status);
 8002580:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002584:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002588:	491e      	ldr	r1, [pc, #120]	@ (8002604 <main+0x16dc>)
 800258a:	4618      	mov	r0, r3
 800258c:	f005 fdc0 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002590:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002594:	2364      	movs	r3, #100	@ 0x64
 8002596:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800259a:	4812      	ldr	r0, [pc, #72]	@ (80025e4 <main+0x16bc>)
 800259c:	f005 f85a 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 80025a0:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80025a4:	4a13      	ldr	r2, [pc, #76]	@ (80025f4 <main+0x16cc>)
 80025a6:	6812      	ldr	r2, [r2, #0]
 80025a8:	4611      	mov	r1, r2
 80025aa:	8019      	strh	r1, [r3, #0]
 80025ac:	3302      	adds	r3, #2
 80025ae:	0c12      	lsrs	r2, r2, #16
 80025b0:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80025b2:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80025b6:	2364      	movs	r3, #100	@ 0x64
 80025b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80025bc:	4809      	ldr	r0, [pc, #36]	@ (80025e4 <main+0x16bc>)
 80025be:	f005 f849 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 80025c2:	1d39      	adds	r1, r7, #4
 80025c4:	2364      	movs	r3, #100	@ 0x64
 80025c6:	22ff      	movs	r2, #255	@ 0xff
 80025c8:	4806      	ldr	r0, [pc, #24]	@ (80025e4 <main+0x16bc>)
 80025ca:	f005 f843 	bl	8007654 <HAL_UART_Transmit>

	//Hopp-------------------------------------------------------------------------
	/*********************************************************************************
	 * Receiver SetConfig
	 *********************************************************************************/
	LoRaFrequnecy_KHz = 906375;
 80025ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002608 <main+0x16e0>)
 80025d0:	f8c7 36d8 	str.w	r3, [r7, #1752]	@ 0x6d8

	if( (NUMBER_OF_LORA_NODES >=1) && (AvailableLoRaNodes && 0b00000001) )
 80025d4:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d03d      	beq.n	8002658 <main+0x1730>
 80025dc:	e016      	b.n	800260c <main+0x16e4>
 80025de:	bf00      	nop
 80025e0:	08008f14 	.word	0x08008f14
 80025e4:	2000014c 	.word	0x2000014c
 80025e8:	08008f3c 	.word	0x08008f3c
 80025ec:	08008f64 	.word	0x08008f64
 80025f0:	08008f8c 	.word	0x08008f8c
 80025f4:	08008fb8 	.word	0x08008fb8
 80025f8:	08008fbc 	.word	0x08008fbc
 80025fc:	08008fe8 	.word	0x08008fe8
 8002600:	08009014 	.word	0x08009014
 8002604:	08009040 	.word	0x08009040
 8002608:	000dd487 	.word	0x000dd487
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*0, CommParam);
 800260c:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002610:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8002614:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002618:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 800261c:	ab01      	add	r3, sp, #4
 800261e:	c903      	ldmia	r1, {r0, r1}
 8002620:	6018      	str	r0, [r3, #0]
 8002622:	3304      	adds	r3, #4
 8002624:	8019      	strh	r1, [r3, #0]
 8002626:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 800262a:	9300      	str	r3, [sp, #0]
 800262c:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800262e:	f000 fef3 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8002632:	4603      	mov	r3, r0
 8002634:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 0 SetConfig : %u\r\n", Status);
 8002638:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 800263c:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002640:	49d0      	ldr	r1, [pc, #832]	@ (8002984 <main+0x1a5c>)
 8002642:	4618      	mov	r0, r3
 8002644:	f005 fd64 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002648:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 800264c:	2364      	movs	r3, #100	@ 0x64
 800264e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002652:	48cd      	ldr	r0, [pc, #820]	@ (8002988 <main+0x1a60>)
 8002654:	f004 fffe 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=2) && ((AvailableLoRaNodes>>1) && 0b00000001) )
 8002658:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 800265c:	085b      	lsrs	r3, r3, #1
 800265e:	b2db      	uxtb	r3, r3
 8002660:	2b00      	cmp	r3, #0
 8002662:	d028      	beq.n	80026b6 <main+0x178e>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*1, CommParam);
 8002664:	f8d7 26d8 	ldr.w	r2, [r7, #1752]	@ 0x6d8
 8002668:	f8d7 36d4 	ldr.w	r3, [r7, #1748]	@ 0x6d4
 800266c:	18d4      	adds	r4, r2, r3
 800266e:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002672:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8002676:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800267a:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 800267e:	ab01      	add	r3, sp, #4
 8002680:	c903      	ldmia	r1, {r0, r1}
 8002682:	6018      	str	r0, [r3, #0]
 8002684:	3304      	adds	r3, #4
 8002686:	8019      	strh	r1, [r3, #0]
 8002688:	9400      	str	r4, [sp, #0]
 800268a:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800268c:	f000 fec4 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8002690:	4603      	mov	r3, r0
 8002692:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 1 SetConfig : %u\r\n", Status);
 8002696:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 800269a:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 800269e:	49bb      	ldr	r1, [pc, #748]	@ (800298c <main+0x1a64>)
 80026a0:	4618      	mov	r0, r3
 80026a2:	f005 fd35 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80026a6:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80026aa:	2364      	movs	r3, #100	@ 0x64
 80026ac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80026b0:	48b5      	ldr	r0, [pc, #724]	@ (8002988 <main+0x1a60>)
 80026b2:	f004 ffcf 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=3) && ((AvailableLoRaNodes>>2) && 0b00000001) )
 80026b6:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 80026ba:	089b      	lsrs	r3, r3, #2
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d029      	beq.n	8002716 <main+0x17ee>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*2, CommParam);
 80026c2:	f8d7 36d4 	ldr.w	r3, [r7, #1748]	@ 0x6d4
 80026c6:	005a      	lsls	r2, r3, #1
 80026c8:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 80026cc:	18d4      	adds	r4, r2, r3
 80026ce:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80026d2:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 80026d6:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80026da:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 80026de:	ab01      	add	r3, sp, #4
 80026e0:	c903      	ldmia	r1, {r0, r1}
 80026e2:	6018      	str	r0, [r3, #0]
 80026e4:	3304      	adds	r3, #4
 80026e6:	8019      	strh	r1, [r3, #0]
 80026e8:	9400      	str	r4, [sp, #0]
 80026ea:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 80026ec:	f000 fe94 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 80026f0:	4603      	mov	r3, r0
 80026f2:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 2 SetConfig : %u\r\n", Status);
 80026f6:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 80026fa:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80026fe:	49a4      	ldr	r1, [pc, #656]	@ (8002990 <main+0x1a68>)
 8002700:	4618      	mov	r0, r3
 8002702:	f005 fd05 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002706:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 800270a:	2364      	movs	r3, #100	@ 0x64
 800270c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002710:	489d      	ldr	r0, [pc, #628]	@ (8002988 <main+0x1a60>)
 8002712:	f004 ff9f 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=4) && ((AvailableLoRaNodes>>3) && 0b00000001) )
 8002716:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 800271a:	08db      	lsrs	r3, r3, #3
 800271c:	b2db      	uxtb	r3, r3
 800271e:	2b00      	cmp	r3, #0
 8002720:	d02b      	beq.n	800277a <main+0x1852>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*3, CommParam);
 8002722:	f8d7 26d4 	ldr.w	r2, [r7, #1748]	@ 0x6d4
 8002726:	4613      	mov	r3, r2
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	441a      	add	r2, r3
 800272c:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8002730:	18d4      	adds	r4, r2, r3
 8002732:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002736:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 800273a:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800273e:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8002742:	ab01      	add	r3, sp, #4
 8002744:	c903      	ldmia	r1, {r0, r1}
 8002746:	6018      	str	r0, [r3, #0]
 8002748:	3304      	adds	r3, #4
 800274a:	8019      	strh	r1, [r3, #0]
 800274c:	9400      	str	r4, [sp, #0]
 800274e:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8002750:	f000 fe62 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8002754:	4603      	mov	r3, r0
 8002756:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 3 SetConfig : %u\r\n", Status);
 800275a:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 800275e:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002762:	498c      	ldr	r1, [pc, #560]	@ (8002994 <main+0x1a6c>)
 8002764:	4618      	mov	r0, r3
 8002766:	f005 fcd3 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800276a:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 800276e:	2364      	movs	r3, #100	@ 0x64
 8002770:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002774:	4884      	ldr	r0, [pc, #528]	@ (8002988 <main+0x1a60>)
 8002776:	f004 ff6d 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=5) && ((AvailableLoRaNodes>>4) && 0b00000001) )
 800277a:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 800277e:	091b      	lsrs	r3, r3, #4
 8002780:	b2db      	uxtb	r3, r3
 8002782:	2b00      	cmp	r3, #0
 8002784:	d029      	beq.n	80027da <main+0x18b2>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*4, CommParam);
 8002786:	f8d7 36d4 	ldr.w	r3, [r7, #1748]	@ 0x6d4
 800278a:	009a      	lsls	r2, r3, #2
 800278c:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8002790:	18d4      	adds	r4, r2, r3
 8002792:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002796:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 800279a:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800279e:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 80027a2:	ab01      	add	r3, sp, #4
 80027a4:	c903      	ldmia	r1, {r0, r1}
 80027a6:	6018      	str	r0, [r3, #0]
 80027a8:	3304      	adds	r3, #4
 80027aa:	8019      	strh	r1, [r3, #0]
 80027ac:	9400      	str	r4, [sp, #0]
 80027ae:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 80027b0:	f000 fe32 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 80027b4:	4603      	mov	r3, r0
 80027b6:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 4 SetConfig : %u\r\n", Status);
 80027ba:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 80027be:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80027c2:	4975      	ldr	r1, [pc, #468]	@ (8002998 <main+0x1a70>)
 80027c4:	4618      	mov	r0, r3
 80027c6:	f005 fca3 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80027ca:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80027ce:	2364      	movs	r3, #100	@ 0x64
 80027d0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80027d4:	486c      	ldr	r0, [pc, #432]	@ (8002988 <main+0x1a60>)
 80027d6:	f004 ff3d 	bl	8007654 <HAL_UART_Transmit>
	}

	/********************************************************
	 * Get data
	 ********************************************************/
	if( (NUMBER_OF_LORA_NODES >=1) && (AvailableLoRaNodes && 0b00000001) )
 80027da:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d034      	beq.n	800284c <main+0x1924>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test, buffLoRaR, &PacketSize_bytesR);
 80027e2:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80027e6:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 80027ea:	1cfa      	adds	r2, r7, #3
 80027ec:	9201      	str	r2, [sp, #4]
 80027ee:	1d3a      	adds	r2, r7, #4
 80027f0:	9200      	str	r2, [sp, #0]
 80027f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027f4:	f000 fd87 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 80027f8:	4603      	mov	r3, r0
 80027fa:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 0 Data Received : %u\r\n", Status);
 80027fe:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002802:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002806:	4965      	ldr	r1, [pc, #404]	@ (800299c <main+0x1a74>)
 8002808:	4618      	mov	r0, r3
 800280a:	f005 fc81 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800280e:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002812:	2364      	movs	r3, #100	@ 0x64
 8002814:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002818:	485b      	ldr	r0, [pc, #364]	@ (8002988 <main+0x1a60>)
 800281a:	f004 ff1b 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 800281e:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002822:	4a5f      	ldr	r2, [pc, #380]	@ (80029a0 <main+0x1a78>)
 8002824:	6812      	ldr	r2, [r2, #0]
 8002826:	4611      	mov	r1, r2
 8002828:	8019      	strh	r1, [r3, #0]
 800282a:	3302      	adds	r3, #2
 800282c:	0c12      	lsrs	r2, r2, #16
 800282e:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002830:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002834:	2364      	movs	r3, #100	@ 0x64
 8002836:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800283a:	4853      	ldr	r0, [pc, #332]	@ (8002988 <main+0x1a60>)
 800283c:	f004 ff0a 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 8002840:	1d39      	adds	r1, r7, #4
 8002842:	2364      	movs	r3, #100	@ 0x64
 8002844:	22ff      	movs	r2, #255	@ 0xff
 8002846:	4850      	ldr	r0, [pc, #320]	@ (8002988 <main+0x1a60>)
 8002848:	f004 ff04 	bl	8007654 <HAL_UART_Transmit>

	}

	if( (NUMBER_OF_LORA_NODES >=2) && ((AvailableLoRaNodes>>1) && 0b00000001) )
 800284c:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002850:	085b      	lsrs	r3, r3, #1
 8002852:	b2db      	uxtb	r3, r3
 8002854:	2b00      	cmp	r3, #0
 8002856:	d034      	beq.n	80028c2 <main+0x199a>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test1, buffLoRaR, &PacketSize_bytesR);
 8002858:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 800285c:	f5a3 6383 	sub.w	r3, r3, #1048	@ 0x418
 8002860:	1cfa      	adds	r2, r7, #3
 8002862:	9201      	str	r2, [sp, #4]
 8002864:	1d3a      	adds	r2, r7, #4
 8002866:	9200      	str	r2, [sp, #0]
 8002868:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800286a:	f000 fd4c 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 800286e:	4603      	mov	r3, r0
 8002870:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 1 Data Received : %u\r\n", Status);
 8002874:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002878:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 800287c:	4949      	ldr	r1, [pc, #292]	@ (80029a4 <main+0x1a7c>)
 800287e:	4618      	mov	r0, r3
 8002880:	f005 fc46 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002884:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002888:	2364      	movs	r3, #100	@ 0x64
 800288a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800288e:	483e      	ldr	r0, [pc, #248]	@ (8002988 <main+0x1a60>)
 8002890:	f004 fee0 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 8002894:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002898:	4a41      	ldr	r2, [pc, #260]	@ (80029a0 <main+0x1a78>)
 800289a:	6812      	ldr	r2, [r2, #0]
 800289c:	4611      	mov	r1, r2
 800289e:	8019      	strh	r1, [r3, #0]
 80028a0:	3302      	adds	r3, #2
 80028a2:	0c12      	lsrs	r2, r2, #16
 80028a4:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80028a6:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80028aa:	2364      	movs	r3, #100	@ 0x64
 80028ac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80028b0:	4835      	ldr	r0, [pc, #212]	@ (8002988 <main+0x1a60>)
 80028b2:	f004 fecf 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 80028b6:	1d39      	adds	r1, r7, #4
 80028b8:	2364      	movs	r3, #100	@ 0x64
 80028ba:	22ff      	movs	r2, #255	@ 0xff
 80028bc:	4832      	ldr	r0, [pc, #200]	@ (8002988 <main+0x1a60>)
 80028be:	f004 fec9 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=3) && ((AvailableLoRaNodes>>2) && 0b00000001) )
 80028c2:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 80028c6:	089b      	lsrs	r3, r3, #2
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d034      	beq.n	8002938 <main+0x1a10>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test2, buffLoRaR, &PacketSize_bytesR);
 80028ce:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80028d2:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80028d6:	1cfa      	adds	r2, r7, #3
 80028d8:	9201      	str	r2, [sp, #4]
 80028da:	1d3a      	adds	r2, r7, #4
 80028dc:	9200      	str	r2, [sp, #0]
 80028de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028e0:	f000 fd11 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 80028e4:	4603      	mov	r3, r0
 80028e6:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 2 Data Received : %u\r\n", Status);
 80028ea:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 80028ee:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80028f2:	492d      	ldr	r1, [pc, #180]	@ (80029a8 <main+0x1a80>)
 80028f4:	4618      	mov	r0, r3
 80028f6:	f005 fc0b 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80028fa:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80028fe:	2364      	movs	r3, #100	@ 0x64
 8002900:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002904:	4820      	ldr	r0, [pc, #128]	@ (8002988 <main+0x1a60>)
 8002906:	f004 fea5 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 800290a:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 800290e:	4a24      	ldr	r2, [pc, #144]	@ (80029a0 <main+0x1a78>)
 8002910:	6812      	ldr	r2, [r2, #0]
 8002912:	4611      	mov	r1, r2
 8002914:	8019      	strh	r1, [r3, #0]
 8002916:	3302      	adds	r3, #2
 8002918:	0c12      	lsrs	r2, r2, #16
 800291a:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800291c:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002920:	2364      	movs	r3, #100	@ 0x64
 8002922:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002926:	4818      	ldr	r0, [pc, #96]	@ (8002988 <main+0x1a60>)
 8002928:	f004 fe94 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 800292c:	1d39      	adds	r1, r7, #4
 800292e:	2364      	movs	r3, #100	@ 0x64
 8002930:	22ff      	movs	r2, #255	@ 0xff
 8002932:	4815      	ldr	r0, [pc, #84]	@ (8002988 <main+0x1a60>)
 8002934:	f004 fe8e 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=4) && ((AvailableLoRaNodes>>3) && 0b00000001) )
 8002938:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 800293c:	08db      	lsrs	r3, r3, #3
 800293e:	b2db      	uxtb	r3, r3
 8002940:	2b00      	cmp	r3, #0
 8002942:	d04c      	beq.n	80029de <main+0x1ab6>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test3, buffLoRaR, &PacketSize_bytesR);
 8002944:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002948:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800294c:	1cfa      	adds	r2, r7, #3
 800294e:	9201      	str	r2, [sp, #4]
 8002950:	1d3a      	adds	r2, r7, #4
 8002952:	9200      	str	r2, [sp, #0]
 8002954:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002956:	f000 fcd6 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 800295a:	4603      	mov	r3, r0
 800295c:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 3 Data Received : %u\r\n", Status);
 8002960:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002964:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002968:	4910      	ldr	r1, [pc, #64]	@ (80029ac <main+0x1a84>)
 800296a:	4618      	mov	r0, r3
 800296c:	f005 fbd0 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002970:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002974:	2364      	movs	r3, #100	@ 0x64
 8002976:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800297a:	4803      	ldr	r0, [pc, #12]	@ (8002988 <main+0x1a60>)
 800297c:	f004 fe6a 	bl	8007654 <HAL_UART_Transmit>
 8002980:	e016      	b.n	80029b0 <main+0x1a88>
 8002982:	bf00      	nop
 8002984:	08008ec4 	.word	0x08008ec4
 8002988:	2000014c 	.word	0x2000014c
 800298c:	08008eec 	.word	0x08008eec
 8002990:	08008f14 	.word	0x08008f14
 8002994:	08008f3c 	.word	0x08008f3c
 8002998:	08008f64 	.word	0x08008f64
 800299c:	08008f8c 	.word	0x08008f8c
 80029a0:	08008fb8 	.word	0x08008fb8
 80029a4:	08008fbc 	.word	0x08008fbc
 80029a8:	08008fe8 	.word	0x08008fe8
 80029ac:	08009014 	.word	0x08009014

		// Print data
		strcpy((char *)buff, "\r\n");
 80029b0:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80029b4:	4ace      	ldr	r2, [pc, #824]	@ (8002cf0 <main+0x1dc8>)
 80029b6:	6812      	ldr	r2, [r2, #0]
 80029b8:	4611      	mov	r1, r2
 80029ba:	8019      	strh	r1, [r3, #0]
 80029bc:	3302      	adds	r3, #2
 80029be:	0c12      	lsrs	r2, r2, #16
 80029c0:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80029c2:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 80029c6:	2364      	movs	r3, #100	@ 0x64
 80029c8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80029cc:	48c9      	ldr	r0, [pc, #804]	@ (8002cf4 <main+0x1dcc>)
 80029ce:	f004 fe41 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 80029d2:	1d39      	adds	r1, r7, #4
 80029d4:	2364      	movs	r3, #100	@ 0x64
 80029d6:	22ff      	movs	r2, #255	@ 0xff
 80029d8:	48c6      	ldr	r0, [pc, #792]	@ (8002cf4 <main+0x1dcc>)
 80029da:	f004 fe3b 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=5) && ((AvailableLoRaNodes>>4) && 0b00000001) )
 80029de:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 80029e2:	091b      	lsrs	r3, r3, #4
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d034      	beq.n	8002a54 <main+0x1b2c>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test4, buffLoRaR, &PacketSize_bytesR);
 80029ea:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 80029ee:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80029f2:	1cfa      	adds	r2, r7, #3
 80029f4:	9201      	str	r2, [sp, #4]
 80029f6:	1d3a      	adds	r2, r7, #4
 80029f8:	9200      	str	r2, [sp, #0]
 80029fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80029fc:	f000 fc83 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 8002a00:	4603      	mov	r3, r0
 8002a02:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 4 Data Received : %u\r\n", Status);
 8002a06:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002a0a:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002a0e:	49ba      	ldr	r1, [pc, #744]	@ (8002cf8 <main+0x1dd0>)
 8002a10:	4618      	mov	r0, r3
 8002a12:	f005 fb7d 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002a16:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002a1a:	2364      	movs	r3, #100	@ 0x64
 8002a1c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a20:	48b4      	ldr	r0, [pc, #720]	@ (8002cf4 <main+0x1dcc>)
 8002a22:	f004 fe17 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 8002a26:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002a2a:	4ab1      	ldr	r2, [pc, #708]	@ (8002cf0 <main+0x1dc8>)
 8002a2c:	6812      	ldr	r2, [r2, #0]
 8002a2e:	4611      	mov	r1, r2
 8002a30:	8019      	strh	r1, [r3, #0]
 8002a32:	3302      	adds	r3, #2
 8002a34:	0c12      	lsrs	r2, r2, #16
 8002a36:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002a38:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002a3c:	2364      	movs	r3, #100	@ 0x64
 8002a3e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a42:	48ac      	ldr	r0, [pc, #688]	@ (8002cf4 <main+0x1dcc>)
 8002a44:	f004 fe06 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 8002a48:	1d39      	adds	r1, r7, #4
 8002a4a:	2364      	movs	r3, #100	@ 0x64
 8002a4c:	22ff      	movs	r2, #255	@ 0xff
 8002a4e:	48a9      	ldr	r0, [pc, #676]	@ (8002cf4 <main+0x1dcc>)
 8002a50:	f004 fe00 	bl	8007654 <HAL_UART_Transmit>

	//Hopp-------------------------------------------------------------------------
	/*********************************************************************************
	 * Receiver SetConfig
	 *********************************************************************************/
	LoRaFrequnecy_KHz = 907500;
 8002a54:	4ba9      	ldr	r3, [pc, #676]	@ (8002cfc <main+0x1dd4>)
 8002a56:	f8c7 36d8 	str.w	r3, [r7, #1752]	@ 0x6d8

	if( (NUMBER_OF_LORA_NODES >=1) && (AvailableLoRaNodes && 0b00000001) )
 8002a5a:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d025      	beq.n	8002aae <main+0x1b86>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*0, CommParam);
 8002a62:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002a66:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8002a6a:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002a6e:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8002a72:	ab01      	add	r3, sp, #4
 8002a74:	c903      	ldmia	r1, {r0, r1}
 8002a76:	6018      	str	r0, [r3, #0]
 8002a78:	3304      	adds	r3, #4
 8002a7a:	8019      	strh	r1, [r3, #0]
 8002a7c:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8002a80:	9300      	str	r3, [sp, #0]
 8002a82:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8002a84:	f000 fcc8 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 0 SetConfig : %u\r\n", Status);
 8002a8e:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002a92:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002a96:	499a      	ldr	r1, [pc, #616]	@ (8002d00 <main+0x1dd8>)
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f005 fb39 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002a9e:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002aa2:	2364      	movs	r3, #100	@ 0x64
 8002aa4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002aa8:	4892      	ldr	r0, [pc, #584]	@ (8002cf4 <main+0x1dcc>)
 8002aaa:	f004 fdd3 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=2) && ((AvailableLoRaNodes>>1) && 0b00000001) )
 8002aae:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002ab2:	085b      	lsrs	r3, r3, #1
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d028      	beq.n	8002b0c <main+0x1be4>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*1, CommParam);
 8002aba:	f8d7 26d8 	ldr.w	r2, [r7, #1752]	@ 0x6d8
 8002abe:	f8d7 36d4 	ldr.w	r3, [r7, #1748]	@ 0x6d4
 8002ac2:	18d4      	adds	r4, r2, r3
 8002ac4:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002ac8:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8002acc:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002ad0:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8002ad4:	ab01      	add	r3, sp, #4
 8002ad6:	c903      	ldmia	r1, {r0, r1}
 8002ad8:	6018      	str	r0, [r3, #0]
 8002ada:	3304      	adds	r3, #4
 8002adc:	8019      	strh	r1, [r3, #0]
 8002ade:	9400      	str	r4, [sp, #0]
 8002ae0:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8002ae2:	f000 fc99 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 1 SetConfig : %u\r\n", Status);
 8002aec:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002af0:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002af4:	4983      	ldr	r1, [pc, #524]	@ (8002d04 <main+0x1ddc>)
 8002af6:	4618      	mov	r0, r3
 8002af8:	f005 fb0a 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002afc:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002b00:	2364      	movs	r3, #100	@ 0x64
 8002b02:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002b06:	487b      	ldr	r0, [pc, #492]	@ (8002cf4 <main+0x1dcc>)
 8002b08:	f004 fda4 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=3) && ((AvailableLoRaNodes>>2) && 0b00000001) )
 8002b0c:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002b10:	089b      	lsrs	r3, r3, #2
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d029      	beq.n	8002b6c <main+0x1c44>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*2, CommParam);
 8002b18:	f8d7 36d4 	ldr.w	r3, [r7, #1748]	@ 0x6d4
 8002b1c:	005a      	lsls	r2, r3, #1
 8002b1e:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8002b22:	18d4      	adds	r4, r2, r3
 8002b24:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002b28:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8002b2c:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002b30:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8002b34:	ab01      	add	r3, sp, #4
 8002b36:	c903      	ldmia	r1, {r0, r1}
 8002b38:	6018      	str	r0, [r3, #0]
 8002b3a:	3304      	adds	r3, #4
 8002b3c:	8019      	strh	r1, [r3, #0]
 8002b3e:	9400      	str	r4, [sp, #0]
 8002b40:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8002b42:	f000 fc69 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8002b46:	4603      	mov	r3, r0
 8002b48:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 2 SetConfig : %u\r\n", Status);
 8002b4c:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002b50:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002b54:	496c      	ldr	r1, [pc, #432]	@ (8002d08 <main+0x1de0>)
 8002b56:	4618      	mov	r0, r3
 8002b58:	f005 fada 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002b5c:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002b60:	2364      	movs	r3, #100	@ 0x64
 8002b62:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002b66:	4863      	ldr	r0, [pc, #396]	@ (8002cf4 <main+0x1dcc>)
 8002b68:	f004 fd74 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=4) && ((AvailableLoRaNodes>>3) && 0b00000001) )
 8002b6c:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002b70:	08db      	lsrs	r3, r3, #3
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d02b      	beq.n	8002bd0 <main+0x1ca8>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*3, CommParam);
 8002b78:	f8d7 26d4 	ldr.w	r2, [r7, #1748]	@ 0x6d4
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	441a      	add	r2, r3
 8002b82:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8002b86:	18d4      	adds	r4, r2, r3
 8002b88:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002b8c:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8002b90:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002b94:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8002b98:	ab01      	add	r3, sp, #4
 8002b9a:	c903      	ldmia	r1, {r0, r1}
 8002b9c:	6018      	str	r0, [r3, #0]
 8002b9e:	3304      	adds	r3, #4
 8002ba0:	8019      	strh	r1, [r3, #0]
 8002ba2:	9400      	str	r4, [sp, #0]
 8002ba4:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8002ba6:	f000 fc37 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8002baa:	4603      	mov	r3, r0
 8002bac:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 3 SetConfig : %u\r\n", Status);
 8002bb0:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002bb4:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002bb8:	4954      	ldr	r1, [pc, #336]	@ (8002d0c <main+0x1de4>)
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f005 faa8 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002bc0:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002bc4:	2364      	movs	r3, #100	@ 0x64
 8002bc6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002bca:	484a      	ldr	r0, [pc, #296]	@ (8002cf4 <main+0x1dcc>)
 8002bcc:	f004 fd42 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=5) && ((AvailableLoRaNodes>>4) && 0b00000001) )
 8002bd0:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002bd4:	091b      	lsrs	r3, r3, #4
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d029      	beq.n	8002c30 <main+0x1d08>
	{
		Status = SX1276_Multi_Receiver_Contineous_SetConfiguration(test, LoRaFrequnecy_KHz+HoppFrequencyMultiplier*4, CommParam);
 8002bdc:	f8d7 36d4 	ldr.w	r3, [r7, #1748]	@ 0x6d4
 8002be0:	009a      	lsls	r2, r3, #2
 8002be2:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8002be6:	18d4      	adds	r4, r2, r3
 8002be8:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002bec:	f5a3 6281 	sub.w	r2, r3, #1032	@ 0x408
 8002bf0:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002bf4:	f2a3 41dc 	subw	r1, r3, #1244	@ 0x4dc
 8002bf8:	ab01      	add	r3, sp, #4
 8002bfa:	c903      	ldmia	r1, {r0, r1}
 8002bfc:	6018      	str	r0, [r3, #0]
 8002bfe:	3304      	adds	r3, #4
 8002c00:	8019      	strh	r1, [r3, #0]
 8002c02:	9400      	str	r4, [sp, #0]
 8002c04:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8002c06:	f000 fc07 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 4 SetConfig : %u\r\n", Status);
 8002c10:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002c14:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002c18:	493d      	ldr	r1, [pc, #244]	@ (8002d10 <main+0x1de8>)
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f005 fa78 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002c20:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002c24:	2364      	movs	r3, #100	@ 0x64
 8002c26:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002c2a:	4832      	ldr	r0, [pc, #200]	@ (8002cf4 <main+0x1dcc>)
 8002c2c:	f004 fd12 	bl	8007654 <HAL_UART_Transmit>
	}

	/********************************************************
	 * Get data
	 ********************************************************/
	if( (NUMBER_OF_LORA_NODES >=1) && (AvailableLoRaNodes && 0b00000001) )
 8002c30:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d034      	beq.n	8002ca2 <main+0x1d7a>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test, buffLoRaR, &PacketSize_bytesR);
 8002c38:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002c3c:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8002c40:	1cfa      	adds	r2, r7, #3
 8002c42:	9201      	str	r2, [sp, #4]
 8002c44:	1d3a      	adds	r2, r7, #4
 8002c46:	9200      	str	r2, [sp, #0]
 8002c48:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c4a:	f000 fb5c 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 0 Data Received : %u\r\n", Status);
 8002c54:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002c58:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002c5c:	492d      	ldr	r1, [pc, #180]	@ (8002d14 <main+0x1dec>)
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f005 fa56 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002c64:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002c68:	2364      	movs	r3, #100	@ 0x64
 8002c6a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002c6e:	4821      	ldr	r0, [pc, #132]	@ (8002cf4 <main+0x1dcc>)
 8002c70:	f004 fcf0 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 8002c74:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002c78:	4a1d      	ldr	r2, [pc, #116]	@ (8002cf0 <main+0x1dc8>)
 8002c7a:	6812      	ldr	r2, [r2, #0]
 8002c7c:	4611      	mov	r1, r2
 8002c7e:	8019      	strh	r1, [r3, #0]
 8002c80:	3302      	adds	r3, #2
 8002c82:	0c12      	lsrs	r2, r2, #16
 8002c84:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002c86:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002c8a:	2364      	movs	r3, #100	@ 0x64
 8002c8c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002c90:	4818      	ldr	r0, [pc, #96]	@ (8002cf4 <main+0x1dcc>)
 8002c92:	f004 fcdf 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 8002c96:	1d39      	adds	r1, r7, #4
 8002c98:	2364      	movs	r3, #100	@ 0x64
 8002c9a:	22ff      	movs	r2, #255	@ 0xff
 8002c9c:	4815      	ldr	r0, [pc, #84]	@ (8002cf4 <main+0x1dcc>)
 8002c9e:	f004 fcd9 	bl	8007654 <HAL_UART_Transmit>

	}

	if( (NUMBER_OF_LORA_NODES >=2) && ((AvailableLoRaNodes>>1) && 0b00000001) )
 8002ca2:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002ca6:	085b      	lsrs	r3, r3, #1
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d04b      	beq.n	8002d46 <main+0x1e1e>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test1, buffLoRaR, &PacketSize_bytesR);
 8002cae:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002cb2:	f5a3 6383 	sub.w	r3, r3, #1048	@ 0x418
 8002cb6:	1cfa      	adds	r2, r7, #3
 8002cb8:	9201      	str	r2, [sp, #4]
 8002cba:	1d3a      	adds	r2, r7, #4
 8002cbc:	9200      	str	r2, [sp, #0]
 8002cbe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002cc0:	f000 fb21 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 1 Data Received : %u\r\n", Status);
 8002cca:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002cce:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002cd2:	4911      	ldr	r1, [pc, #68]	@ (8002d18 <main+0x1df0>)
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f005 fa1b 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002cda:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002cde:	2364      	movs	r3, #100	@ 0x64
 8002ce0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002ce4:	4803      	ldr	r0, [pc, #12]	@ (8002cf4 <main+0x1dcc>)
 8002ce6:	f004 fcb5 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 8002cea:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002cee:	e015      	b.n	8002d1c <main+0x1df4>
 8002cf0:	08008fb8 	.word	0x08008fb8
 8002cf4:	2000014c 	.word	0x2000014c
 8002cf8:	08009040 	.word	0x08009040
 8002cfc:	000dd8ec 	.word	0x000dd8ec
 8002d00:	08008ec4 	.word	0x08008ec4
 8002d04:	08008eec 	.word	0x08008eec
 8002d08:	08008f14 	.word	0x08008f14
 8002d0c:	08008f3c 	.word	0x08008f3c
 8002d10:	08008f64 	.word	0x08008f64
 8002d14:	08008f8c 	.word	0x08008f8c
 8002d18:	08008fbc 	.word	0x08008fbc
 8002d1c:	4a64      	ldr	r2, [pc, #400]	@ (8002eb0 <main+0x1f88>)
 8002d1e:	6812      	ldr	r2, [r2, #0]
 8002d20:	4611      	mov	r1, r2
 8002d22:	8019      	strh	r1, [r3, #0]
 8002d24:	3302      	adds	r3, #2
 8002d26:	0c12      	lsrs	r2, r2, #16
 8002d28:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002d2a:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002d2e:	2364      	movs	r3, #100	@ 0x64
 8002d30:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d34:	485f      	ldr	r0, [pc, #380]	@ (8002eb4 <main+0x1f8c>)
 8002d36:	f004 fc8d 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 8002d3a:	1d39      	adds	r1, r7, #4
 8002d3c:	2364      	movs	r3, #100	@ 0x64
 8002d3e:	22ff      	movs	r2, #255	@ 0xff
 8002d40:	485c      	ldr	r0, [pc, #368]	@ (8002eb4 <main+0x1f8c>)
 8002d42:	f004 fc87 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=3) && ((AvailableLoRaNodes>>2) && 0b00000001) )
 8002d46:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002d4a:	089b      	lsrs	r3, r3, #2
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d034      	beq.n	8002dbc <main+0x1e94>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test2, buffLoRaR, &PacketSize_bytesR);
 8002d52:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002d56:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8002d5a:	1cfa      	adds	r2, r7, #3
 8002d5c:	9201      	str	r2, [sp, #4]
 8002d5e:	1d3a      	adds	r2, r7, #4
 8002d60:	9200      	str	r2, [sp, #0]
 8002d62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d64:	f000 facf 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 2 Data Received : %u\r\n", Status);
 8002d6e:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002d72:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002d76:	4950      	ldr	r1, [pc, #320]	@ (8002eb8 <main+0x1f90>)
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f005 f9c9 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002d7e:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002d82:	2364      	movs	r3, #100	@ 0x64
 8002d84:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d88:	484a      	ldr	r0, [pc, #296]	@ (8002eb4 <main+0x1f8c>)
 8002d8a:	f004 fc63 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 8002d8e:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002d92:	4a47      	ldr	r2, [pc, #284]	@ (8002eb0 <main+0x1f88>)
 8002d94:	6812      	ldr	r2, [r2, #0]
 8002d96:	4611      	mov	r1, r2
 8002d98:	8019      	strh	r1, [r3, #0]
 8002d9a:	3302      	adds	r3, #2
 8002d9c:	0c12      	lsrs	r2, r2, #16
 8002d9e:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002da0:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002da4:	2364      	movs	r3, #100	@ 0x64
 8002da6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002daa:	4842      	ldr	r0, [pc, #264]	@ (8002eb4 <main+0x1f8c>)
 8002dac:	f004 fc52 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 8002db0:	1d39      	adds	r1, r7, #4
 8002db2:	2364      	movs	r3, #100	@ 0x64
 8002db4:	22ff      	movs	r2, #255	@ 0xff
 8002db6:	483f      	ldr	r0, [pc, #252]	@ (8002eb4 <main+0x1f8c>)
 8002db8:	f004 fc4c 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=4) && ((AvailableLoRaNodes>>3) && 0b00000001) )
 8002dbc:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002dc0:	08db      	lsrs	r3, r3, #3
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d034      	beq.n	8002e32 <main+0x1f0a>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test3, buffLoRaR, &PacketSize_bytesR);
 8002dc8:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002dcc:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8002dd0:	1cfa      	adds	r2, r7, #3
 8002dd2:	9201      	str	r2, [sp, #4]
 8002dd4:	1d3a      	adds	r2, r7, #4
 8002dd6:	9200      	str	r2, [sp, #0]
 8002dd8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002dda:	f000 fa94 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 8002dde:	4603      	mov	r3, r0
 8002de0:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 3 Data Received : %u\r\n", Status);
 8002de4:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002de8:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002dec:	4933      	ldr	r1, [pc, #204]	@ (8002ebc <main+0x1f94>)
 8002dee:	4618      	mov	r0, r3
 8002df0:	f005 f98e 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002df4:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002df8:	2364      	movs	r3, #100	@ 0x64
 8002dfa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002dfe:	482d      	ldr	r0, [pc, #180]	@ (8002eb4 <main+0x1f8c>)
 8002e00:	f004 fc28 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 8002e04:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002e08:	4a29      	ldr	r2, [pc, #164]	@ (8002eb0 <main+0x1f88>)
 8002e0a:	6812      	ldr	r2, [r2, #0]
 8002e0c:	4611      	mov	r1, r2
 8002e0e:	8019      	strh	r1, [r3, #0]
 8002e10:	3302      	adds	r3, #2
 8002e12:	0c12      	lsrs	r2, r2, #16
 8002e14:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002e16:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002e1a:	2364      	movs	r3, #100	@ 0x64
 8002e1c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002e20:	4824      	ldr	r0, [pc, #144]	@ (8002eb4 <main+0x1f8c>)
 8002e22:	f004 fc17 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 8002e26:	1d39      	adds	r1, r7, #4
 8002e28:	2364      	movs	r3, #100	@ 0x64
 8002e2a:	22ff      	movs	r2, #255	@ 0xff
 8002e2c:	4821      	ldr	r0, [pc, #132]	@ (8002eb4 <main+0x1f8c>)
 8002e2e:	f004 fc11 	bl	8007654 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=5) && ((AvailableLoRaNodes>>4) && 0b00000001) )
 8002e32:	f897 36df 	ldrb.w	r3, [r7, #1759]	@ 0x6df
 8002e36:	091b      	lsrs	r3, r3, #4
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d035      	beq.n	8002eaa <main+0x1f82>
	{
		Status = SX1276_Multi_Receiver_Contineous_Receive(test4, buffLoRaR, &PacketSize_bytesR);
 8002e3e:	f507 63dc 	add.w	r3, r7, #1760	@ 0x6e0
 8002e42:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8002e46:	1cfa      	adds	r2, r7, #3
 8002e48:	9201      	str	r2, [sp, #4]
 8002e4a:	1d3a      	adds	r2, r7, #4
 8002e4c:	9200      	str	r2, [sp, #0]
 8002e4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e50:	f000 fa59 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 8002e54:	4603      	mov	r3, r0
 8002e56:	f887 36d3 	strb.w	r3, [r7, #1747]	@ 0x6d3
		sprintf((char *)buff, "SX1276 Receiver Node 4 Data Received : %u\r\n", Status);
 8002e5a:	f897 26d3 	ldrb.w	r2, [r7, #1747]	@ 0x6d3
 8002e5e:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002e62:	4917      	ldr	r1, [pc, #92]	@ (8002ec0 <main+0x1f98>)
 8002e64:	4618      	mov	r0, r3
 8002e66:	f005 f953 	bl	8008110 <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002e6a:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002e6e:	2364      	movs	r3, #100	@ 0x64
 8002e70:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002e74:	480f      	ldr	r0, [pc, #60]	@ (8002eb4 <main+0x1f8c>)
 8002e76:	f004 fbed 	bl	8007654 <HAL_UART_Transmit>

		// Print data
		strcpy((char *)buff, "\r\n");
 8002e7a:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 8002e7e:	4a0c      	ldr	r2, [pc, #48]	@ (8002eb0 <main+0x1f88>)
 8002e80:	6812      	ldr	r2, [r2, #0]
 8002e82:	4611      	mov	r1, r2
 8002e84:	8019      	strh	r1, [r3, #0]
 8002e86:	3302      	adds	r3, #2
 8002e88:	0c12      	lsrs	r2, r2, #16
 8002e8a:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8002e8c:	f507 713a 	add.w	r1, r7, #744	@ 0x2e8
 8002e90:	2364      	movs	r3, #100	@ 0x64
 8002e92:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002e96:	4807      	ldr	r0, [pc, #28]	@ (8002eb4 <main+0x1f8c>)
 8002e98:	f004 fbdc 	bl	8007654 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, buffLoRaR, sizeof(buffLoRaR), 100);
 8002e9c:	1d39      	adds	r1, r7, #4
 8002e9e:	2364      	movs	r3, #100	@ 0x64
 8002ea0:	22ff      	movs	r2, #255	@ 0xff
 8002ea2:	4804      	ldr	r0, [pc, #16]	@ (8002eb4 <main+0x1f8c>)
 8002ea4:	f004 fbd6 	bl	8007654 <HAL_UART_Transmit>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8002ea8:	bf00      	nop
 8002eaa:	bf00      	nop
 8002eac:	e7fd      	b.n	8002eaa <main+0x1f82>
 8002eae:	bf00      	nop
 8002eb0:	08008fb8 	.word	0x08008fb8
 8002eb4:	2000014c 	.word	0x2000014c
 8002eb8:	08008fe8 	.word	0x08008fe8
 8002ebc:	08009014 	.word	0x08009014
 8002ec0:	08009040 	.word	0x08009040

08002ec4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b096      	sub	sp, #88	@ 0x58
 8002ec8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002eca:	f107 0314 	add.w	r3, r7, #20
 8002ece:	2244      	movs	r2, #68	@ 0x44
 8002ed0:	2100      	movs	r1, #0
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f005 f93e 	bl	8008154 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ed8:	463b      	mov	r3, r7
 8002eda:	2200      	movs	r2, #0
 8002edc:	601a      	str	r2, [r3, #0]
 8002ede:	605a      	str	r2, [r3, #4]
 8002ee0:	609a      	str	r2, [r3, #8]
 8002ee2:	60da      	str	r2, [r3, #12]
 8002ee4:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002ee6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002eea:	f001 fdbd 	bl	8004a68 <HAL_PWREx_ControlVoltageScaling>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d001      	beq.n	8002ef8 <SystemClock_Config+0x34>
	{
		Error_Handler();
 8002ef4:	f000 f99a 	bl	800322c <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002ef8:	230a      	movs	r3, #10
 8002efa:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002efc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f00:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f02:	2310      	movs	r3, #16
 8002f04:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002f06:	2301      	movs	r3, #1
 8002f08:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002f0e:	2302      	movs	r3, #2
 8002f10:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8002f12:	2301      	movs	r3, #1
 8002f14:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 8002f16:	230a      	movs	r3, #10
 8002f18:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002f1a:	2307      	movs	r3, #7
 8002f1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002f1e:	2302      	movs	r3, #2
 8002f20:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002f22:	2302      	movs	r3, #2
 8002f24:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f26:	f107 0314 	add.w	r3, r7, #20
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f001 fe1e 	bl	8004b6c <HAL_RCC_OscConfig>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <SystemClock_Config+0x76>
	{
		Error_Handler();
 8002f36:	f000 f979 	bl	800322c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f3a:	230f      	movs	r3, #15
 8002f3c:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f42:	2300      	movs	r3, #0
 8002f44:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f46:	2300      	movs	r3, #0
 8002f48:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002f4e:	463b      	mov	r3, r7
 8002f50:	2104      	movs	r1, #4
 8002f52:	4618      	mov	r0, r3
 8002f54:	f002 f9e6 	bl	8005324 <HAL_RCC_ClockConfig>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d001      	beq.n	8002f62 <SystemClock_Config+0x9e>
	{
		Error_Handler();
 8002f5e:	f000 f965 	bl	800322c <Error_Handler>
	}
}
 8002f62:	bf00      	nop
 8002f64:	3758      	adds	r7, #88	@ 0x58
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
	...

08002f6c <MX_RTC_Init>:
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8002f70:	4b10      	ldr	r3, [pc, #64]	@ (8002fb4 <MX_RTC_Init+0x48>)
 8002f72:	4a11      	ldr	r2, [pc, #68]	@ (8002fb8 <MX_RTC_Init+0x4c>)
 8002f74:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002f76:	4b0f      	ldr	r3, [pc, #60]	@ (8002fb4 <MX_RTC_Init+0x48>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8002f7c:	4b0d      	ldr	r3, [pc, #52]	@ (8002fb4 <MX_RTC_Init+0x48>)
 8002f7e:	227f      	movs	r2, #127	@ 0x7f
 8002f80:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 8002f82:	4b0c      	ldr	r3, [pc, #48]	@ (8002fb4 <MX_RTC_Init+0x48>)
 8002f84:	22ff      	movs	r2, #255	@ 0xff
 8002f86:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002f88:	4b0a      	ldr	r3, [pc, #40]	@ (8002fb4 <MX_RTC_Init+0x48>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002f8e:	4b09      	ldr	r3, [pc, #36]	@ (8002fb4 <MX_RTC_Init+0x48>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002f94:	4b07      	ldr	r3, [pc, #28]	@ (8002fb4 <MX_RTC_Init+0x48>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	619a      	str	r2, [r3, #24]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002f9a:	4b06      	ldr	r3, [pc, #24]	@ (8002fb4 <MX_RTC_Init+0x48>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	61da      	str	r2, [r3, #28]
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002fa0:	4804      	ldr	r0, [pc, #16]	@ (8002fb4 <MX_RTC_Init+0x48>)
 8002fa2:	f003 f89f 	bl	80060e4 <HAL_RTC_Init>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <MX_RTC_Init+0x44>
	{
		Error_Handler();
 8002fac:	f000 f93e 	bl	800322c <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8002fb0:	bf00      	nop
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	20000078 	.word	0x20000078
 8002fb8:	40002800 	.word	0x40002800

08002fbc <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8002fc0:	4b1b      	ldr	r3, [pc, #108]	@ (8003030 <MX_SPI2_Init+0x74>)
 8002fc2:	4a1c      	ldr	r2, [pc, #112]	@ (8003034 <MX_SPI2_Init+0x78>)
 8002fc4:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8002fc6:	4b1a      	ldr	r3, [pc, #104]	@ (8003030 <MX_SPI2_Init+0x74>)
 8002fc8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002fcc:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002fce:	4b18      	ldr	r3, [pc, #96]	@ (8003030 <MX_SPI2_Init+0x74>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002fd4:	4b16      	ldr	r3, [pc, #88]	@ (8003030 <MX_SPI2_Init+0x74>)
 8002fd6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002fda:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002fdc:	4b14      	ldr	r3, [pc, #80]	@ (8003030 <MX_SPI2_Init+0x74>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002fe2:	4b13      	ldr	r3, [pc, #76]	@ (8003030 <MX_SPI2_Init+0x74>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8002fe8:	4b11      	ldr	r3, [pc, #68]	@ (8003030 <MX_SPI2_Init+0x74>)
 8002fea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fee:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8003030 <MX_SPI2_Init+0x74>)
 8002ff2:	2218      	movs	r2, #24
 8002ff4:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8003030 <MX_SPI2_Init+0x74>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8003030 <MX_SPI2_Init+0x74>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003002:	4b0b      	ldr	r3, [pc, #44]	@ (8003030 <MX_SPI2_Init+0x74>)
 8003004:	2200      	movs	r2, #0
 8003006:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 7;
 8003008:	4b09      	ldr	r3, [pc, #36]	@ (8003030 <MX_SPI2_Init+0x74>)
 800300a:	2207      	movs	r2, #7
 800300c:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800300e:	4b08      	ldr	r3, [pc, #32]	@ (8003030 <MX_SPI2_Init+0x74>)
 8003010:	2200      	movs	r2, #0
 8003012:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003014:	4b06      	ldr	r3, [pc, #24]	@ (8003030 <MX_SPI2_Init+0x74>)
 8003016:	2208      	movs	r2, #8
 8003018:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800301a:	4805      	ldr	r0, [pc, #20]	@ (8003030 <MX_SPI2_Init+0x74>)
 800301c:	f003 faa2 	bl	8006564 <HAL_SPI_Init>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <MX_SPI2_Init+0x6e>
	{
		Error_Handler();
 8003026:	f000 f901 	bl	800322c <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 800302a:	bf00      	nop
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	2000009c 	.word	0x2000009c
 8003034:	40003800 	.word	0x40003800

08003038 <MX_TIM16_Init>:
 * @brief TIM16 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM16_Init(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
	/* USER CODE END TIM16_Init 0 */

	/* USER CODE BEGIN TIM16_Init 1 */

	/* USER CODE END TIM16_Init 1 */
	htim16.Instance = TIM16;
 800303c:	4b12      	ldr	r3, [pc, #72]	@ (8003088 <MX_TIM16_Init+0x50>)
 800303e:	4a13      	ldr	r2, [pc, #76]	@ (800308c <MX_TIM16_Init+0x54>)
 8003040:	601a      	str	r2, [r3, #0]
	htim16.Init.Prescaler = 4000;
 8003042:	4b11      	ldr	r3, [pc, #68]	@ (8003088 <MX_TIM16_Init+0x50>)
 8003044:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8003048:	605a      	str	r2, [r3, #4]
	htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800304a:	4b0f      	ldr	r3, [pc, #60]	@ (8003088 <MX_TIM16_Init+0x50>)
 800304c:	2200      	movs	r2, #0
 800304e:	609a      	str	r2, [r3, #8]
	htim16.Init.Period = 65535;
 8003050:	4b0d      	ldr	r3, [pc, #52]	@ (8003088 <MX_TIM16_Init+0x50>)
 8003052:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003056:	60da      	str	r2, [r3, #12]
	htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003058:	4b0b      	ldr	r3, [pc, #44]	@ (8003088 <MX_TIM16_Init+0x50>)
 800305a:	2200      	movs	r2, #0
 800305c:	611a      	str	r2, [r3, #16]
	htim16.Init.RepetitionCounter = 0;
 800305e:	4b0a      	ldr	r3, [pc, #40]	@ (8003088 <MX_TIM16_Init+0x50>)
 8003060:	2200      	movs	r2, #0
 8003062:	615a      	str	r2, [r3, #20]
	htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003064:	4b08      	ldr	r3, [pc, #32]	@ (8003088 <MX_TIM16_Init+0x50>)
 8003066:	2200      	movs	r2, #0
 8003068:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800306a:	4807      	ldr	r0, [pc, #28]	@ (8003088 <MX_TIM16_Init+0x50>)
 800306c:	f004 f9a6 	bl	80073bc <HAL_TIM_Base_Init>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <MX_TIM16_Init+0x42>
	{
		Error_Handler();
 8003076:	f000 f8d9 	bl	800322c <Error_Handler>
	}
	/* USER CODE BEGIN TIM16_Init 2 */
	TIM16_PRESCALR = htim16.Init.Prescaler;
 800307a:	4b03      	ldr	r3, [pc, #12]	@ (8003088 <MX_TIM16_Init+0x50>)
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	4a04      	ldr	r2, [pc, #16]	@ (8003090 <MX_TIM16_Init+0x58>)
 8003080:	6013      	str	r3, [r2, #0]
	/* USER CODE END TIM16_Init 2 */

}
 8003082:	bf00      	nop
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	20000100 	.word	0x20000100
 800308c:	40014400 	.word	0x40014400
 8003090:	200001d4 	.word	0x200001d4

08003094 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8003098:	4b14      	ldr	r3, [pc, #80]	@ (80030ec <MX_USART2_UART_Init+0x58>)
 800309a:	4a15      	ldr	r2, [pc, #84]	@ (80030f0 <MX_USART2_UART_Init+0x5c>)
 800309c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800309e:	4b13      	ldr	r3, [pc, #76]	@ (80030ec <MX_USART2_UART_Init+0x58>)
 80030a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80030a4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80030a6:	4b11      	ldr	r3, [pc, #68]	@ (80030ec <MX_USART2_UART_Init+0x58>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80030ac:	4b0f      	ldr	r3, [pc, #60]	@ (80030ec <MX_USART2_UART_Init+0x58>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80030b2:	4b0e      	ldr	r3, [pc, #56]	@ (80030ec <MX_USART2_UART_Init+0x58>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80030b8:	4b0c      	ldr	r3, [pc, #48]	@ (80030ec <MX_USART2_UART_Init+0x58>)
 80030ba:	220c      	movs	r2, #12
 80030bc:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030be:	4b0b      	ldr	r3, [pc, #44]	@ (80030ec <MX_USART2_UART_Init+0x58>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80030c4:	4b09      	ldr	r3, [pc, #36]	@ (80030ec <MX_USART2_UART_Init+0x58>)
 80030c6:	2200      	movs	r2, #0
 80030c8:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80030ca:	4b08      	ldr	r3, [pc, #32]	@ (80030ec <MX_USART2_UART_Init+0x58>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80030d0:	4b06      	ldr	r3, [pc, #24]	@ (80030ec <MX_USART2_UART_Init+0x58>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80030d6:	4805      	ldr	r0, [pc, #20]	@ (80030ec <MX_USART2_UART_Init+0x58>)
 80030d8:	f004 fa6e 	bl	80075b8 <HAL_UART_Init>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d001      	beq.n	80030e6 <MX_USART2_UART_Init+0x52>
	{
		Error_Handler();
 80030e2:	f000 f8a3 	bl	800322c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80030e6:	bf00      	nop
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	2000014c 	.word	0x2000014c
 80030f0:	40004400 	.word	0x40004400

080030f4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b08a      	sub	sp, #40	@ 0x28
 80030f8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030fa:	f107 0314 	add.w	r3, r7, #20
 80030fe:	2200      	movs	r2, #0
 8003100:	601a      	str	r2, [r3, #0]
 8003102:	605a      	str	r2, [r3, #4]
 8003104:	609a      	str	r2, [r3, #8]
 8003106:	60da      	str	r2, [r3, #12]
 8003108:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800310a:	4b45      	ldr	r3, [pc, #276]	@ (8003220 <MX_GPIO_Init+0x12c>)
 800310c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800310e:	4a44      	ldr	r2, [pc, #272]	@ (8003220 <MX_GPIO_Init+0x12c>)
 8003110:	f043 0304 	orr.w	r3, r3, #4
 8003114:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003116:	4b42      	ldr	r3, [pc, #264]	@ (8003220 <MX_GPIO_Init+0x12c>)
 8003118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800311a:	f003 0304 	and.w	r3, r3, #4
 800311e:	613b      	str	r3, [r7, #16]
 8003120:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8003122:	4b3f      	ldr	r3, [pc, #252]	@ (8003220 <MX_GPIO_Init+0x12c>)
 8003124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003126:	4a3e      	ldr	r2, [pc, #248]	@ (8003220 <MX_GPIO_Init+0x12c>)
 8003128:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800312c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800312e:	4b3c      	ldr	r3, [pc, #240]	@ (8003220 <MX_GPIO_Init+0x12c>)
 8003130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003136:	60fb      	str	r3, [r7, #12]
 8003138:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800313a:	4b39      	ldr	r3, [pc, #228]	@ (8003220 <MX_GPIO_Init+0x12c>)
 800313c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800313e:	4a38      	ldr	r2, [pc, #224]	@ (8003220 <MX_GPIO_Init+0x12c>)
 8003140:	f043 0301 	orr.w	r3, r3, #1
 8003144:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003146:	4b36      	ldr	r3, [pc, #216]	@ (8003220 <MX_GPIO_Init+0x12c>)
 8003148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800314a:	f003 0301 	and.w	r3, r3, #1
 800314e:	60bb      	str	r3, [r7, #8]
 8003150:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003152:	4b33      	ldr	r3, [pc, #204]	@ (8003220 <MX_GPIO_Init+0x12c>)
 8003154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003156:	4a32      	ldr	r2, [pc, #200]	@ (8003220 <MX_GPIO_Init+0x12c>)
 8003158:	f043 0302 	orr.w	r3, r3, #2
 800315c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800315e:	4b30      	ldr	r3, [pc, #192]	@ (8003220 <MX_GPIO_Init+0x12c>)
 8003160:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003162:	f003 0302 	and.w	r3, r3, #2
 8003166:	607b      	str	r3, [r7, #4]
 8003168:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, Temp_Pin_Pin|SPI2_SX1276_NSS_S4_Pin, GPIO_PIN_RESET);
 800316a:	2200      	movs	r2, #0
 800316c:	2103      	movs	r1, #3
 800316e:	482d      	ldr	r0, [pc, #180]	@ (8003224 <MX_GPIO_Init+0x130>)
 8003170:	f001 fc30 	bl	80049d4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, SPI2_SX1276_NSS_S0_Pin|SX1276_NRESET_Pin, GPIO_PIN_SET);
 8003174:	2201      	movs	r2, #1
 8003176:	2121      	movs	r1, #33	@ 0x21
 8003178:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800317c:	f001 fc2a 	bl	80049d4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, SPI2_SX1276_NSS_S1_Pin|SPI2_SX1276_NSS_S2_Pin, GPIO_PIN_RESET);
 8003180:	2200      	movs	r2, #0
 8003182:	2112      	movs	r1, #18
 8003184:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003188:	f001 fc24 	bl	80049d4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI2_SX1276_NSS_S3_GPIO_Port, SPI2_SX1276_NSS_S3_Pin, GPIO_PIN_RESET);
 800318c:	2200      	movs	r2, #0
 800318e:	2101      	movs	r1, #1
 8003190:	4825      	ldr	r0, [pc, #148]	@ (8003228 <MX_GPIO_Init+0x134>)
 8003192:	f001 fc1f 	bl	80049d4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8003196:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800319a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800319c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80031a0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a2:	2300      	movs	r3, #0
 80031a4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80031a6:	f107 0314 	add.w	r3, r7, #20
 80031aa:	4619      	mov	r1, r3
 80031ac:	481d      	ldr	r0, [pc, #116]	@ (8003224 <MX_GPIO_Init+0x130>)
 80031ae:	f001 fa67 	bl	8004680 <HAL_GPIO_Init>

	/*Configure GPIO pins : Temp_Pin_Pin SPI2_SX1276_NSS_S4_Pin */
	GPIO_InitStruct.Pin = Temp_Pin_Pin|SPI2_SX1276_NSS_S4_Pin;
 80031b2:	2303      	movs	r3, #3
 80031b4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031b6:	2301      	movs	r3, #1
 80031b8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ba:	2300      	movs	r3, #0
 80031bc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031be:	2300      	movs	r3, #0
 80031c0:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031c2:	f107 0314 	add.w	r3, r7, #20
 80031c6:	4619      	mov	r1, r3
 80031c8:	4816      	ldr	r0, [pc, #88]	@ (8003224 <MX_GPIO_Init+0x130>)
 80031ca:	f001 fa59 	bl	8004680 <HAL_GPIO_Init>

	/*Configure GPIO pins : SPI2_SX1276_NSS_S0_Pin SPI2_SX1276_NSS_S1_Pin SPI2_SX1276_NSS_S2_Pin SX1276_NRESET_Pin */
	GPIO_InitStruct.Pin = SPI2_SX1276_NSS_S0_Pin|SPI2_SX1276_NSS_S1_Pin|SPI2_SX1276_NSS_S2_Pin|SX1276_NRESET_Pin;
 80031ce:	2333      	movs	r3, #51	@ 0x33
 80031d0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031d2:	2301      	movs	r3, #1
 80031d4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d6:	2300      	movs	r3, #0
 80031d8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031da:	2300      	movs	r3, #0
 80031dc:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031de:	f107 0314 	add.w	r3, r7, #20
 80031e2:	4619      	mov	r1, r3
 80031e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80031e8:	f001 fa4a 	bl	8004680 <HAL_GPIO_Init>

	/*Configure GPIO pin : SPI2_SX1276_NSS_S3_Pin */
	GPIO_InitStruct.Pin = SPI2_SX1276_NSS_S3_Pin;
 80031ec:	2301      	movs	r3, #1
 80031ee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031f0:	2301      	movs	r3, #1
 80031f2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f4:	2300      	movs	r3, #0
 80031f6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031f8:	2300      	movs	r3, #0
 80031fa:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(SPI2_SX1276_NSS_S3_GPIO_Port, &GPIO_InitStruct);
 80031fc:	f107 0314 	add.w	r3, r7, #20
 8003200:	4619      	mov	r1, r3
 8003202:	4809      	ldr	r0, [pc, #36]	@ (8003228 <MX_GPIO_Init+0x134>)
 8003204:	f001 fa3c 	bl	8004680 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003208:	2200      	movs	r2, #0
 800320a:	2100      	movs	r1, #0
 800320c:	2028      	movs	r0, #40	@ 0x28
 800320e:	f001 fa00 	bl	8004612 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003212:	2028      	movs	r0, #40	@ 0x28
 8003214:	f001 fa19 	bl	800464a <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8003218:	bf00      	nop
 800321a:	3728      	adds	r7, #40	@ 0x28
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}
 8003220:	40021000 	.word	0x40021000
 8003224:	48000800 	.word	0x48000800
 8003228:	48000400 	.word	0x48000400

0800322c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003230:	b672      	cpsid	i
}
 8003232:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8003234:	bf00      	nop
 8003236:	e7fd      	b.n	8003234 <Error_Handler+0x8>

08003238 <SX1276_Receiver_RunSyncSchedule>:
		uint8_t TxDataLength,
		uint8_t *LengthOfDataReceived,
		uint32_t LoRaFrequnecy_KHz,
		uint8_t TxPower,
		SX1276_CommParam sCommParam)
{
 8003238:	b590      	push	{r4, r7, lr}
 800323a:	b08d      	sub	sp, #52	@ 0x34
 800323c:	af06      	add	r7, sp, #24
 800323e:	463c      	mov	r4, r7
 8003240:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	SX1276_StatusTypeDef ret;

	// 1) Config Rx
	ret = SX1276_Multi_Receiver_Contineous_SetConfiguration(hSPI_SX1276, LoRaFrequnecy_KHz, sCommParam);
 8003244:	ab01      	add	r3, sp, #4
 8003246:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800324a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800324e:	6018      	str	r0, [r3, #0]
 8003250:	3304      	adds	r3, #4
 8003252:	8019      	strh	r1, [r3, #0]
 8003254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	463b      	mov	r3, r7
 800325a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800325c:	f000 f8dc 	bl	8003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8003260:	4603      	mov	r3, r0
 8003262:	75fb      	strb	r3, [r7, #23]

	if(ret !=SX1276_OK)
 8003264:	7dfb      	ldrb	r3, [r7, #23]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d001      	beq.n	800326e <SX1276_Receiver_RunSyncSchedule+0x36>
	{
		return ret;
 800326a:	7dfb      	ldrb	r3, [r7, #23]
 800326c:	e047      	b.n	80032fe <SX1276_Receiver_RunSyncSchedule+0xc6>
	}


	// 2) Receive Data; Stay in receiving mode till you hear something
	ret = SX1276_Multi_Receiver_Contineous_Receive(hSPI_SX1276, pDataRx, LengthOfDataReceived);
 800326e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003270:	9301      	str	r3, [sp, #4]
 8003272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003274:	9300      	str	r3, [sp, #0]
 8003276:	463b      	mov	r3, r7
 8003278:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800327a:	f000 f844 	bl	8003306 <SX1276_Multi_Receiver_Contineous_Receive>
 800327e:	4603      	mov	r3, r0
 8003280:	75fb      	strb	r3, [r7, #23]
	if(ret !=SX1276_OK)
 8003282:	7dfb      	ldrb	r3, [r7, #23]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d001      	beq.n	800328c <SX1276_Receiver_RunSyncSchedule+0x54>
	{
		return ret;
 8003288:	7dfb      	ldrb	r3, [r7, #23]
 800328a:	e038      	b.n	80032fe <SX1276_Receiver_RunSyncSchedule+0xc6>
	}

	// 3) 100 msec delay
	HAL_Delay(100);
 800328c:	2064      	movs	r0, #100	@ 0x64
 800328e:	f001 f8a1 	bl	80043d4 <HAL_Delay>

	// 4) Tx Config, ~90ms to execute
	ret = SX1276_Multi_Transmitter_SetConfiguration(hSPI_SX1276, pDataTx, TxDataLength, LoRaFrequnecy_KHz, TxPower, sCommParam);
 8003292:	ab04      	add	r3, sp, #16
 8003294:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8003298:	e892 0003 	ldmia.w	r2, {r0, r1}
 800329c:	6018      	str	r0, [r3, #0]
 800329e:	3304      	adds	r3, #4
 80032a0:	8019      	strh	r1, [r3, #0]
 80032a2:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80032a6:	9303      	str	r3, [sp, #12]
 80032a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032aa:	9302      	str	r3, [sp, #8]
 80032ac:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80032b0:	9301      	str	r3, [sp, #4]
 80032b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032b4:	9300      	str	r3, [sp, #0]
 80032b6:	463b      	mov	r3, r7
 80032b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80032ba:	f000 f95c 	bl	8003576 <SX1276_Multi_Transmitter_SetConfiguration>
 80032be:	4603      	mov	r3, r0
 80032c0:	75fb      	strb	r3, [r7, #23]
	if(ret !=SX1276_OK)
 80032c2:	7dfb      	ldrb	r3, [r7, #23]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d001      	beq.n	80032cc <SX1276_Receiver_RunSyncSchedule+0x94>
	{
		return ret;
 80032c8:	7dfb      	ldrb	r3, [r7, #23]
 80032ca:	e018      	b.n	80032fe <SX1276_Receiver_RunSyncSchedule+0xc6>
	}

	// 5) Transmit data ~funcToA to execute
	ret = SX1276_Multi_Transmitter_Transmit(hSPI_SX1276, TxDataLength, SYNC_MODE_MCU_HAL_DELAY, sCommParam);
 80032cc:	ab02      	add	r3, sp, #8
 80032ce:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80032d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80032d6:	6018      	str	r0, [r3, #0]
 80032d8:	3304      	adds	r3, #4
 80032da:	8019      	strh	r1, [r3, #0]
 80032dc:	2301      	movs	r3, #1
 80032de:	9301      	str	r3, [sp, #4]
 80032e0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80032e4:	9300      	str	r3, [sp, #0]
 80032e6:	463b      	mov	r3, r7
 80032e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80032ea:	f000 f98e 	bl	800360a <SX1276_Multi_Transmitter_Transmit>
 80032ee:	4603      	mov	r3, r0
 80032f0:	75fb      	strb	r3, [r7, #23]
	if(ret !=SX1276_OK)
 80032f2:	7dfb      	ldrb	r3, [r7, #23]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <SX1276_Receiver_RunSyncSchedule+0xc4>
	{
		return ret;
 80032f8:	7dfb      	ldrb	r3, [r7, #23]
 80032fa:	e000      	b.n	80032fe <SX1276_Receiver_RunSyncSchedule+0xc6>
	}

	return SX1276_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	371c      	adds	r7, #28
 8003302:	46bd      	mov	sp, r7
 8003304:	bd90      	pop	{r4, r7, pc}

08003306 <SX1276_Multi_Receiver_Contineous_Receive>:
}

SX1276_StatusTypeDef SX1276_Multi_Receiver_Contineous_Receive(SPI_SX1276_TypeDef hSPI_SX1276,
		uint8_t *pDataRx,
		uint8_t *LengthOfDataReceived)
{
 8003306:	b590      	push	{r4, r7, lr}
 8003308:	b089      	sub	sp, #36	@ 0x24
 800330a:	af02      	add	r7, sp, #8
 800330c:	463c      	mov	r4, r7
 800330e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	SX1276_StatusTypeDef ret;
	uint32_t counterToTimeoutReceive=0;
 8003312:	2300      	movs	r3, #0
 8003314:	617b      	str	r3, [r7, #20]
	uint8_t pDataTemp[2]={0};
 8003316:	2300      	movs	r3, #0
 8003318:	823b      	strh	r3, [r7, #16]
	uint8_t Flags=0;
 800331a:	2300      	movs	r3, #0
 800331c:	74fb      	strb	r3, [r7, #19]

	do
	{
		counterToTimeoutReceive++;
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	3301      	adds	r3, #1
 8003322:	617b      	str	r3, [r7, #20]
		pDataTemp[0] = SX1276_LoRa_REG_IRQ_FLAGS;
 8003324:	2312      	movs	r3, #18
 8003326:	743b      	strb	r3, [r7, #16]
		pDataTemp[1] = 0;
 8003328:	2300      	movs	r3, #0
 800332a:	747b      	strb	r3, [r7, #17]

		if(SX1276_SPI_Read(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 800332c:	2302      	movs	r3, #2
 800332e:	9301      	str	r3, [sp, #4]
 8003330:	f107 0310 	add.w	r3, r7, #16
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	463b      	mov	r3, r7
 8003338:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800333a:	f000 fdb4 	bl	8003ea6 <SX1276_SPI_Read>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d001      	beq.n	8003348 <SX1276_Multi_Receiver_Contineous_Receive+0x42>
		{
			return SX1276_SPI_ERROR;
 8003344:	2305      	movs	r3, #5
 8003346:	e063      	b.n	8003410 <SX1276_Multi_Receiver_Contineous_Receive+0x10a>
		}

		Flags = pDataTemp[1];
 8003348:	7c7b      	ldrb	r3, [r7, #17]
 800334a:	74fb      	strb	r3, [r7, #19]
		HAL_Delay(1);
 800334c:	2001      	movs	r0, #1
 800334e:	f001 f841 	bl	80043d4 <HAL_Delay>

		// If the loop ran for more than 10000ms = 10s => timeout
		if(counterToTimeoutReceive>10000)
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003358:	4293      	cmp	r3, r2
 800335a:	d901      	bls.n	8003360 <SX1276_Multi_Receiver_Contineous_Receive+0x5a>
		{
			return SX1276_RX_NOTHING_RECEIVED;
 800335c:	2307      	movs	r3, #7
 800335e:	e057      	b.n	8003410 <SX1276_Multi_Receiver_Contineous_Receive+0x10a>
		}

	}while(!(Flags>>RxDone & 0x01));
 8003360:	7cfb      	ldrb	r3, [r7, #19]
 8003362:	099b      	lsrs	r3, r3, #6
 8003364:	b2db      	uxtb	r3, r3
 8003366:	f003 0301 	and.w	r3, r3, #1
 800336a:	2b00      	cmp	r3, #0
 800336c:	d0d7      	beq.n	800331e <SX1276_Multi_Receiver_Contineous_Receive+0x18>



	if( 	(Flags>>ValidHeader & 0x01)	&&
 800336e:	7cfb      	ldrb	r3, [r7, #19]
 8003370:	091b      	lsrs	r3, r3, #4
 8003372:	b2db      	uxtb	r3, r3
 8003374:	f003 0301 	and.w	r3, r3, #1
 8003378:	2b00      	cmp	r3, #0
 800337a:	d024      	beq.n	80033c6 <SX1276_Multi_Receiver_Contineous_Receive+0xc0>
			((Flags>>PayloadCrcError  & 0x01) == 0)		)
 800337c:	7cfb      	ldrb	r3, [r7, #19]
 800337e:	095b      	lsrs	r3, r3, #5
 8003380:	b2db      	uxtb	r3, r3
 8003382:	f003 0301 	and.w	r3, r3, #1
	if( 	(Flags>>ValidHeader & 0x01)	&&
 8003386:	2b00      	cmp	r3, #0
 8003388:	d11d      	bne.n	80033c6 <SX1276_Multi_Receiver_Contineous_Receive+0xc0>
	{
		pDataTemp[0] = SX1276_LoRa_REG_OP_MODE;
 800338a:	2301      	movs	r3, #1
 800338c:	743b      	strb	r3, [r7, #16]
		pDataTemp[1] = 0;
 800338e:	2300      	movs	r3, #0
 8003390:	747b      	strb	r3, [r7, #17]


		// Go do the FIFO read thing
		ret = SX1276_Get_FIFO_Buffer(hSPI_SX1276, pDataRx, LengthOfDataReceived);
 8003392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003394:	9301      	str	r3, [sp, #4]
 8003396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003398:	9300      	str	r3, [sp, #0]
 800339a:	463b      	mov	r3, r7
 800339c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800339e:	f000 f895 	bl	80034cc <SX1276_Get_FIFO_Buffer>
 80033a2:	4603      	mov	r3, r0
 80033a4:	74bb      	strb	r3, [r7, #18]
		if(ret != SX1276_OK)
 80033a6:	7cbb      	ldrb	r3, [r7, #18]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d001      	beq.n	80033b0 <SX1276_Multi_Receiver_Contineous_Receive+0xaa>
		{
			return ret;
 80033ac:	7cbb      	ldrb	r3, [r7, #18]
 80033ae:	e02f      	b.n	8003410 <SX1276_Multi_Receiver_Contineous_Receive+0x10a>
		}


		//Clear all flags
		ret = SX1276_ClearAllIRQFlags(hSPI_SX1276);
 80033b0:	463b      	mov	r3, r7
 80033b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80033b4:	f000 fc12 	bl	8003bdc <SX1276_ClearAllIRQFlags>
 80033b8:	4603      	mov	r3, r0
 80033ba:	74bb      	strb	r3, [r7, #18]
		if(ret!=SX1276_OK)
 80033bc:	7cbb      	ldrb	r3, [r7, #18]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d01a      	beq.n	80033f8 <SX1276_Multi_Receiver_Contineous_Receive+0xf2>
		{
			return ret;
 80033c2:	7cbb      	ldrb	r3, [r7, #18]
 80033c4:	e024      	b.n	8003410 <SX1276_Multi_Receiver_Contineous_Receive+0x10a>
		}

	}
	else
	{
		if(Flags>>PayloadCrcError  & 0x01)
 80033c6:	7cfb      	ldrb	r3, [r7, #19]
 80033c8:	095b      	lsrs	r3, r3, #5
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	f003 0301 	and.w	r3, r3, #1
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00c      	beq.n	80033ee <SX1276_Multi_Receiver_Contineous_Receive+0xe8>
		{
			//Clear all flags
			ret = SX1276_ClearAllIRQFlags(hSPI_SX1276);
 80033d4:	463b      	mov	r3, r7
 80033d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80033d8:	f000 fc00 	bl	8003bdc <SX1276_ClearAllIRQFlags>
 80033dc:	4603      	mov	r3, r0
 80033de:	74bb      	strb	r3, [r7, #18]
			if(ret!=SX1276_OK)
 80033e0:	7cbb      	ldrb	r3, [r7, #18]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d001      	beq.n	80033ea <SX1276_Multi_Receiver_Contineous_Receive+0xe4>
			{
				return ret;
 80033e6:	7cbb      	ldrb	r3, [r7, #18]
 80033e8:	e012      	b.n	8003410 <SX1276_Multi_Receiver_Contineous_Receive+0x10a>
			}
			return SX1276_RX_FLAG_CRC_ERROR;
 80033ea:	2306      	movs	r3, #6
 80033ec:	e010      	b.n	8003410 <SX1276_Multi_Receiver_Contineous_Receive+0x10a>
		}
		if(Flags == 0)
 80033ee:	7cfb      	ldrb	r3, [r7, #19]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <SX1276_Multi_Receiver_Contineous_Receive+0xf2>
		{
			return SX1276_RX_NOTHING_RECEIVED;
 80033f4:	2307      	movs	r3, #7
 80033f6:	e00b      	b.n	8003410 <SX1276_Multi_Receiver_Contineous_Receive+0x10a>
		}
	}

	// 9) Set SX1276 to SLEEP
	if(SX1276_SetOperationMode(hSPI_SX1276, SX1276_LoRa_REG_OP_MODE_SLEEP)!=SX1276_OK)
 80033f8:	2380      	movs	r3, #128	@ 0x80
 80033fa:	9300      	str	r3, [sp, #0]
 80033fc:	463b      	mov	r3, r7
 80033fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003400:	f000 fcae 	bl	8003d60 <SX1276_SetOperationMode>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	d001      	beq.n	800340e <SX1276_Multi_Receiver_Contineous_Receive+0x108>
	{
		return SX1276_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e000      	b.n	8003410 <SX1276_Multi_Receiver_Contineous_Receive+0x10a>
	}

	return SX1276_OK;
 800340e:	2300      	movs	r3, #0
}
 8003410:	4618      	mov	r0, r3
 8003412:	371c      	adds	r7, #28
 8003414:	46bd      	mov	sp, r7
 8003416:	bd90      	pop	{r4, r7, pc}

08003418 <SX1276_Multi_Receiver_Contineous_SetConfiguration>:

SX1276_StatusTypeDef SX1276_Multi_Receiver_Contineous_SetConfiguration(SPI_SX1276_TypeDef hSPI_SX1276,
		uint32_t LoRaFrequnecy_KHz,
		SX1276_CommParam sCommParam)
{
 8003418:	b590      	push	{r4, r7, lr}
 800341a:	b089      	sub	sp, #36	@ 0x24
 800341c:	af02      	add	r7, sp, #8
 800341e:	463c      	mov	r4, r7
 8003420:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	SX1276_StatusTypeDef ret;
	uint8_t pDataTemp[2]={0};
 8003424:	2300      	movs	r3, #0
 8003426:	82bb      	strh	r3, [r7, #20]
	// 1) Set SX1276 RF Carrier frequency.
	if(SX1276_SetLoRaFrequency(hSPI_SX1276, LoRaFrequnecy_KHz) !=SX1276_OK)
 8003428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800342a:	9300      	str	r3, [sp, #0]
 800342c:	463b      	mov	r3, r7
 800342e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003430:	f000 fc4e 	bl	8003cd0 <SX1276_SetLoRaFrequency>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d001      	beq.n	800343e <SX1276_Multi_Receiver_Contineous_SetConfiguration+0x26>
	{
		return SX1276_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e042      	b.n	80034c4 <SX1276_Multi_Receiver_Contineous_SetConfiguration+0xac>
	}

	// 2) Set LoRa communication parameter
	ret = SX1276_SetLoRaCommunicationParameter(hSPI_SX1276, sCommParam);
 800343e:	466b      	mov	r3, sp
 8003440:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8003444:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003448:	6018      	str	r0, [r3, #0]
 800344a:	3304      	adds	r3, #4
 800344c:	8019      	strh	r1, [r3, #0]
 800344e:	463b      	mov	r3, r7
 8003450:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003452:	f000 fafd 	bl	8003a50 <SX1276_SetLoRaCommunicationParameter>
 8003456:	4603      	mov	r3, r0
 8003458:	75fb      	strb	r3, [r7, #23]
	if(ret!=SX1276_OK)
 800345a:	7dfb      	ldrb	r3, [r7, #23]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d001      	beq.n	8003464 <SX1276_Multi_Receiver_Contineous_SetConfiguration+0x4c>
	{
		return ret;
 8003460:	7dfb      	ldrb	r3, [r7, #23]
 8003462:	e02f      	b.n	80034c4 <SX1276_Multi_Receiver_Contineous_SetConfiguration+0xac>
	}

	// 3) Set SX1276_LoRa_REG_FIFO_RX_BASE_ADDR (RegFifoRxBaseAddr) = 0x00.
	pDataTemp[0] = SX1276_LoRa_REG_FIFO_RX_BASE_ADDR;
 8003464:	230f      	movs	r3, #15
 8003466:	753b      	strb	r3, [r7, #20]
	pDataTemp[1] = 0;
 8003468:	2300      	movs	r3, #0
 800346a:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 800346c:	2302      	movs	r3, #2
 800346e:	9301      	str	r3, [sp, #4]
 8003470:	f107 0314 	add.w	r3, r7, #20
 8003474:	9300      	str	r3, [sp, #0]
 8003476:	463b      	mov	r3, r7
 8003478:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800347a:	f000 fce9 	bl	8003e50 <SX1276_SPI_Write>
 800347e:	4603      	mov	r3, r0
 8003480:	2b00      	cmp	r3, #0
 8003482:	d001      	beq.n	8003488 <SX1276_Multi_Receiver_Contineous_SetConfiguration+0x70>
	{
		return SX1276_SPI_ERROR;
 8003484:	2305      	movs	r3, #5
 8003486:	e01d      	b.n	80034c4 <SX1276_Multi_Receiver_Contineous_SetConfiguration+0xac>
	}


	// 4) Set SX1276_LoRa_REG_FIFO_ADDR_PTR (RegFifoAddrPtr) = 0x00.
	pDataTemp[0] = SX1276_LoRa_REG_FIFO_ADDR_PTR;
 8003488:	230d      	movs	r3, #13
 800348a:	753b      	strb	r3, [r7, #20]
	pDataTemp[1] = 0;
 800348c:	2300      	movs	r3, #0
 800348e:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 8003490:	2302      	movs	r3, #2
 8003492:	9301      	str	r3, [sp, #4]
 8003494:	f107 0314 	add.w	r3, r7, #20
 8003498:	9300      	str	r3, [sp, #0]
 800349a:	463b      	mov	r3, r7
 800349c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800349e:	f000 fcd7 	bl	8003e50 <SX1276_SPI_Write>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d001      	beq.n	80034ac <SX1276_Multi_Receiver_Contineous_SetConfiguration+0x94>
	{
		return SX1276_SPI_ERROR;
 80034a8:	2305      	movs	r3, #5
 80034aa:	e00b      	b.n	80034c4 <SX1276_Multi_Receiver_Contineous_SetConfiguration+0xac>
	}

	// 5) Set SX1276 to RXCONT mode
	if(SX1276_SetOperationMode(hSPI_SX1276, SX1276_LoRa_REG_OP_MODE_RXCONT)!=SX1276_OK)
 80034ac:	2385      	movs	r3, #133	@ 0x85
 80034ae:	9300      	str	r3, [sp, #0]
 80034b0:	463b      	mov	r3, r7
 80034b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034b4:	f000 fc54 	bl	8003d60 <SX1276_SetOperationMode>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <SX1276_Multi_Receiver_Contineous_SetConfiguration+0xaa>
	{
		return SX1276_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e000      	b.n	80034c4 <SX1276_Multi_Receiver_Contineous_SetConfiguration+0xac>
	}

	return SX1276_OK;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	371c      	adds	r7, #28
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd90      	pop	{r4, r7, pc}

080034cc <SX1276_Get_FIFO_Buffer>:
 * @param
 * 			SX1276 handle
 * 			FIFO Addr + Data
 */
SX1276_StatusTypeDef SX1276_Get_FIFO_Buffer(SPI_SX1276_TypeDef hSPI_SX1276, uint8_t *pDataRx, uint8_t *ptr_vardat_SX1276_LoRa_REG_RX_NB_BYTES)
{
 80034cc:	b590      	push	{r4, r7, lr}
 80034ce:	b089      	sub	sp, #36	@ 0x24
 80034d0:	af02      	add	r7, sp, #8
 80034d2:	463c      	mov	r4, r7
 80034d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t pData[2] ={SX1276_LoRa_REG_RX_NB_BYTES, 0x00};
 80034d8:	2313      	movs	r3, #19
 80034da:	82bb      	strh	r3, [r7, #20]


	// 2) Read SX1276_LoRa_REG_RX_NB_BYTES (RegRxNbBytes)
	uint8_t vardat_SX1276_LoRa_REG_RX_NB_BYTES=0;
 80034dc:	2300      	movs	r3, #0
 80034de:	75fb      	strb	r3, [r7, #23]
	if(SX1276_SPI_Read(hSPI_SX1276, pData, 2)!=SX1276_OK)
 80034e0:	2302      	movs	r3, #2
 80034e2:	9301      	str	r3, [sp, #4]
 80034e4:	f107 0314 	add.w	r3, r7, #20
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	463b      	mov	r3, r7
 80034ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034ee:	f000 fcda 	bl	8003ea6 <SX1276_SPI_Read>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d001      	beq.n	80034fc <SX1276_Get_FIFO_Buffer+0x30>
	{
		return SX1276_SPI_ERROR;
 80034f8:	2305      	movs	r3, #5
 80034fa:	e038      	b.n	800356e <SX1276_Get_FIFO_Buffer+0xa2>
	}
	vardat_SX1276_LoRa_REG_RX_NB_BYTES = pData[1];
 80034fc:	7d7b      	ldrb	r3, [r7, #21]
 80034fe:	75fb      	strb	r3, [r7, #23]


	// 3) Read SX1276_LoRa_REG_FIFO_RX_CURRENT_ADDR (RegFifoRxCurrentAddr)
	pData[0] = SX1276_LoRa_REG_FIFO_RX_CURRENT_ADDR;
 8003500:	2310      	movs	r3, #16
 8003502:	753b      	strb	r3, [r7, #20]
	pData[1] = 0;
 8003504:	2300      	movs	r3, #0
 8003506:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Read(hSPI_SX1276, pData, 2)!=SX1276_OK)
 8003508:	2302      	movs	r3, #2
 800350a:	9301      	str	r3, [sp, #4]
 800350c:	f107 0314 	add.w	r3, r7, #20
 8003510:	9300      	str	r3, [sp, #0]
 8003512:	463b      	mov	r3, r7
 8003514:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003516:	f000 fcc6 	bl	8003ea6 <SX1276_SPI_Read>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d001      	beq.n	8003524 <SX1276_Get_FIFO_Buffer+0x58>
	{
		return SX1276_SPI_ERROR;
 8003520:	2305      	movs	r3, #5
 8003522:	e024      	b.n	800356e <SX1276_Get_FIFO_Buffer+0xa2>
	}

	// 4) Set SX1276_LoRa_REG_FIFO_ADDR_PTR (RegFifoAddrPtr) = SX1276_LoRa_REG_FIFO_RX_CURRENT_ADDR (RegFifoRxCurrentAddr)
	pData[0] = SX1276_LoRa_REG_FIFO_ADDR_PTR;
 8003524:	230d      	movs	r3, #13
 8003526:	753b      	strb	r3, [r7, #20]
	if(SX1276_SPI_Write(hSPI_SX1276, pData, 2)!=SX1276_OK)
 8003528:	2302      	movs	r3, #2
 800352a:	9301      	str	r3, [sp, #4]
 800352c:	f107 0314 	add.w	r3, r7, #20
 8003530:	9300      	str	r3, [sp, #0]
 8003532:	463b      	mov	r3, r7
 8003534:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003536:	f000 fc8b 	bl	8003e50 <SX1276_SPI_Write>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d001      	beq.n	8003544 <SX1276_Get_FIFO_Buffer+0x78>
	{
		return SX1276_SPI_ERROR;
 8003540:	2305      	movs	r3, #5
 8003542:	e014      	b.n	800356e <SX1276_Get_FIFO_Buffer+0xa2>
	}

	// 5) Read the FIFO data
	pDataRx[0] = 0x00;
 8003544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003546:	2200      	movs	r2, #0
 8003548:	701a      	strb	r2, [r3, #0]
	if(SX1276_SPI_Read(hSPI_SX1276, pDataRx, vardat_SX1276_LoRa_REG_RX_NB_BYTES)!=SX1276_OK)
 800354a:	7dfb      	ldrb	r3, [r7, #23]
 800354c:	b29b      	uxth	r3, r3
 800354e:	9301      	str	r3, [sp, #4]
 8003550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003552:	9300      	str	r3, [sp, #0]
 8003554:	463b      	mov	r3, r7
 8003556:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003558:	f000 fca5 	bl	8003ea6 <SX1276_SPI_Read>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <SX1276_Get_FIFO_Buffer+0x9a>
	{
		return SX1276_SPI_ERROR;
 8003562:	2305      	movs	r3, #5
 8003564:	e003      	b.n	800356e <SX1276_Get_FIFO_Buffer+0xa2>
	}

	*ptr_vardat_SX1276_LoRa_REG_RX_NB_BYTES = vardat_SX1276_LoRa_REG_RX_NB_BYTES;
 8003566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003568:	7dfa      	ldrb	r2, [r7, #23]
 800356a:	701a      	strb	r2, [r3, #0]


	return SX1276_OK;
 800356c:	2300      	movs	r3, #0
}
 800356e:	4618      	mov	r0, r3
 8003570:	371c      	adds	r7, #28
 8003572:	46bd      	mov	sp, r7
 8003574:	bd90      	pop	{r4, r7, pc}

08003576 <SX1276_Multi_Transmitter_SetConfiguration>:
		uint8_t *pDataTx,
		uint8_t TxDataLength,
		uint32_t LoRaFrequnecy_KHz,
		uint8_t TxPower,
		SX1276_CommParam sCommParam)
{
 8003576:	b590      	push	{r4, r7, lr}
 8003578:	b089      	sub	sp, #36	@ 0x24
 800357a:	af02      	add	r7, sp, #8
 800357c:	463c      	mov	r4, r7
 800357e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t pDataTemp[2]={0};
 8003582:	2300      	movs	r3, #0
 8003584:	82bb      	strh	r3, [r7, #20]
	// 1) Set SX1276 RF Carrier frequency.
	if(SX1276_SetLoRaFrequency(hSPI_SX1276, LoRaFrequnecy_KHz) !=SX1276_OK)
 8003586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003588:	9300      	str	r3, [sp, #0]
 800358a:	463b      	mov	r3, r7
 800358c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800358e:	f000 fb9f 	bl	8003cd0 <SX1276_SetLoRaFrequency>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <SX1276_Multi_Transmitter_SetConfiguration+0x26>
	{
		return SX1276_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e032      	b.n	8003602 <SX1276_Multi_Transmitter_SetConfiguration+0x8c>
	}

	// 2) Fill LoRa FIFO data buffer
	if(SX1276_Set_FIFO_Buffer(hSPI_SX1276, pDataTx, TxDataLength)!=SX1276_OK)
 800359c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80035a0:	9301      	str	r3, [sp, #4]
 80035a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035a4:	9300      	str	r3, [sp, #0]
 80035a6:	463b      	mov	r3, r7
 80035a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80035aa:	f000 fb2e 	bl	8003c0a <SX1276_Set_FIFO_Buffer>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d001      	beq.n	80035b8 <SX1276_Multi_Transmitter_SetConfiguration+0x42>
	{
		return SX1276_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e024      	b.n	8003602 <SX1276_Multi_Transmitter_SetConfiguration+0x8c>
	}

	// 3) Set PA Config to 1 (NiceRF requirement)
	pDataTemp[0] = SX1276_LoRa_REG_PA_CONFIG;
 80035b8:	2309      	movs	r3, #9
 80035ba:	753b      	strb	r3, [r7, #20]
	pDataTemp[1] = TxPower;
 80035bc:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80035c0:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 80035c2:	2302      	movs	r3, #2
 80035c4:	9301      	str	r3, [sp, #4]
 80035c6:	f107 0314 	add.w	r3, r7, #20
 80035ca:	9300      	str	r3, [sp, #0]
 80035cc:	463b      	mov	r3, r7
 80035ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80035d0:	f000 fc3e 	bl	8003e50 <SX1276_SPI_Write>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d001      	beq.n	80035de <SX1276_Multi_Transmitter_SetConfiguration+0x68>
	{
		return SX1276_SPI_ERROR;
 80035da:	2305      	movs	r3, #5
 80035dc:	e011      	b.n	8003602 <SX1276_Multi_Transmitter_SetConfiguration+0x8c>
	}

	// 4) Set Communication Parameter
	if(SX1276_SetLoRaCommunicationParameter(hSPI_SX1276, sCommParam)!=SX1276_OK)
 80035de:	466b      	mov	r3, sp
 80035e0:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 80035e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80035e8:	6018      	str	r0, [r3, #0]
 80035ea:	3304      	adds	r3, #4
 80035ec:	8019      	strh	r1, [r3, #0]
 80035ee:	463b      	mov	r3, r7
 80035f0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80035f2:	f000 fa2d 	bl	8003a50 <SX1276_SetLoRaCommunicationParameter>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d001      	beq.n	8003600 <SX1276_Multi_Transmitter_SetConfiguration+0x8a>
	{
		return SX1276_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e000      	b.n	8003602 <SX1276_Multi_Transmitter_SetConfiguration+0x8c>
	}

	return SX1276_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	371c      	adds	r7, #28
 8003606:	46bd      	mov	sp, r7
 8003608:	bd90      	pop	{r4, r7, pc}

0800360a <SX1276_Multi_Transmitter_Transmit>:
 */
SX1276_StatusTypeDef SX1276_Multi_Transmitter_Transmit(SPI_SX1276_TypeDef hSPI_SX1276,
		uint8_t TxDataLength,
		SX1276_DelayType delay,
		SX1276_CommParam sCommParam)
{
 800360a:	b590      	push	{r4, r7, lr}
 800360c:	b087      	sub	sp, #28
 800360e:	af02      	add	r7, sp, #8
 8003610:	463c      	mov	r4, r7
 8003612:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// 4) Transmit
	if(SX1276_SetOperationMode(hSPI_SX1276, SX1276_LoRa_REG_OP_MODE_TX)!=SX1276_OK)
 8003616:	2383      	movs	r3, #131	@ 0x83
 8003618:	9300      	str	r3, [sp, #0]
 800361a:	463b      	mov	r3, r7
 800361c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800361e:	f000 fb9f 	bl	8003d60 <SX1276_SetOperationMode>
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	d001      	beq.n	800362c <SX1276_Multi_Transmitter_Transmit+0x22>
	{
		return SX1276_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e037      	b.n	800369c <SX1276_Multi_Transmitter_Transmit+0x92>
	}

	// Wait for transmission to complete
	if(delay==SYNC_MODE_MCU_HAL_DELAY)
 800362c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003630:	2b01      	cmp	r3, #1
 8003632:	d10d      	bne.n	8003650 <SX1276_Multi_Transmitter_Transmit+0x46>
	{
		HAL_Delay(ComputeToA(sCommParam, TxDataLength));
 8003634:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003638:	461a      	mov	r2, r3
 800363a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800363e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003642:	f000 f8bd 	bl	80037c0 <ComputeToA>
 8003646:	4603      	mov	r3, r0
 8003648:	4618      	mov	r0, r3
 800364a:	f000 fec3 	bl	80043d4 <HAL_Delay>
 800364e:	e00e      	b.n	800366e <SX1276_Multi_Transmitter_Transmit+0x64>
	}
	else
	{
		MCU_STOP_Delay_ms(ComputeToA(sCommParam, TxDataLength), hSPI_SX1276.hrtc_l);
 8003650:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003654:	461a      	mov	r2, r3
 8003656:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800365a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800365e:	f000 f8af 	bl	80037c0 <ComputeToA>
 8003662:	4602      	mov	r2, r0
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	4619      	mov	r1, r3
 8003668:	4610      	mov	r0, r2
 800366a:	f000 f9d5 	bl	8003a18 <MCU_STOP_Delay_ms>
	}

	// 5) Clear TxDone IRQ flag
	if(SX1276_ClearIRQFlags(hSPI_SX1276, TxDone)!=SX1276_OK)
 800366e:	2303      	movs	r3, #3
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	463b      	mov	r3, r7
 8003674:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003676:	f000 fa94 	bl	8003ba2 <SX1276_ClearIRQFlags>
 800367a:	4603      	mov	r3, r0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d001      	beq.n	8003684 <SX1276_Multi_Transmitter_Transmit+0x7a>
	{
		return SX1276_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e00b      	b.n	800369c <SX1276_Multi_Transmitter_Transmit+0x92>
	}


	// 6) Set SX1276 to Sleep
	if(SX1276_SetOperationMode(hSPI_SX1276, SX1276_LoRa_REG_OP_MODE_SLEEP)!=SX1276_OK)
 8003684:	2380      	movs	r3, #128	@ 0x80
 8003686:	9300      	str	r3, [sp, #0]
 8003688:	463b      	mov	r3, r7
 800368a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800368c:	f000 fb68 	bl	8003d60 <SX1276_SetOperationMode>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d001      	beq.n	800369a <SX1276_Multi_Transmitter_Transmit+0x90>
	{
		return SX1276_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e000      	b.n	800369c <SX1276_Multi_Transmitter_Transmit+0x92>
	}




	return SX1276_OK;
 800369a:	2300      	movs	r3, #0
}
 800369c:	4618      	mov	r0, r3
 800369e:	3714      	adds	r7, #20
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd90      	pop	{r4, r7, pc}

080036a4 <SX1276_Transmit>:
		uint8_t TxDataLength,
		uint32_t LoRaFrequnecy_KHz,
		uint8_t TxPower,
		SX1276_DelayType delay,
		SX1276_CommParam sCommParam)
{
 80036a4:	b590      	push	{r4, r7, lr}
 80036a6:	b089      	sub	sp, #36	@ 0x24
 80036a8:	af02      	add	r7, sp, #8
 80036aa:	463c      	mov	r4, r7
 80036ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t pDataTemp[2]={0};
 80036b0:	2300      	movs	r3, #0
 80036b2:	82bb      	strh	r3, [r7, #20]
	// 1) Set SX1276 RF Carrier frequency.
	if(SX1276_SetLoRaFrequency(hSPI_SX1276, LoRaFrequnecy_KHz) !=SX1276_OK)
 80036b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036b6:	9300      	str	r3, [sp, #0]
 80036b8:	463b      	mov	r3, r7
 80036ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80036bc:	f000 fb08 	bl	8003cd0 <SX1276_SetLoRaFrequency>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <SX1276_Transmit+0x26>
	{
		return SX1276_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e074      	b.n	80037b4 <SX1276_Transmit+0x110>
	}

	// 2) Fill LoRa FIFO data buffer
	if(SX1276_Set_FIFO_Buffer(hSPI_SX1276, pDataTx, TxDataLength)!=SX1276_OK)
 80036ca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80036ce:	9301      	str	r3, [sp, #4]
 80036d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036d2:	9300      	str	r3, [sp, #0]
 80036d4:	463b      	mov	r3, r7
 80036d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80036d8:	f000 fa97 	bl	8003c0a <SX1276_Set_FIFO_Buffer>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <SX1276_Transmit+0x42>
	{
		return SX1276_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e066      	b.n	80037b4 <SX1276_Transmit+0x110>
	}

	// 3) Set PA Config to 1 (NiceRF requirement)
	pDataTemp[0] = SX1276_LoRa_REG_PA_CONFIG;
 80036e6:	2309      	movs	r3, #9
 80036e8:	753b      	strb	r3, [r7, #20]
	pDataTemp[1] = TxPower;
 80036ea:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80036ee:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 80036f0:	2302      	movs	r3, #2
 80036f2:	9301      	str	r3, [sp, #4]
 80036f4:	f107 0314 	add.w	r3, r7, #20
 80036f8:	9300      	str	r3, [sp, #0]
 80036fa:	463b      	mov	r3, r7
 80036fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80036fe:	f000 fba7 	bl	8003e50 <SX1276_SPI_Write>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d001      	beq.n	800370c <SX1276_Transmit+0x68>
	{
		return SX1276_SPI_ERROR;
 8003708:	2305      	movs	r3, #5
 800370a:	e053      	b.n	80037b4 <SX1276_Transmit+0x110>
	}

	// 4) Set Communication Parameter
	if(SX1276_SetLoRaCommunicationParameter(hSPI_SX1276, sCommParam)!=SX1276_OK)
 800370c:	466b      	mov	r3, sp
 800370e:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8003712:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003716:	6018      	str	r0, [r3, #0]
 8003718:	3304      	adds	r3, #4
 800371a:	8019      	strh	r1, [r3, #0]
 800371c:	463b      	mov	r3, r7
 800371e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003720:	f000 f996 	bl	8003a50 <SX1276_SetLoRaCommunicationParameter>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <SX1276_Transmit+0x8a>
	{
		return SX1276_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e042      	b.n	80037b4 <SX1276_Transmit+0x110>
	}


	// 4) Transmit
	if(SX1276_SetOperationMode(hSPI_SX1276, SX1276_LoRa_REG_OP_MODE_TX)!=SX1276_OK)
 800372e:	2383      	movs	r3, #131	@ 0x83
 8003730:	9300      	str	r3, [sp, #0]
 8003732:	463b      	mov	r3, r7
 8003734:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003736:	f000 fb13 	bl	8003d60 <SX1276_SetOperationMode>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d001      	beq.n	8003744 <SX1276_Transmit+0xa0>
	{
		return SX1276_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e037      	b.n	80037b4 <SX1276_Transmit+0x110>
	}

	// Wait for transmission to complete

	if(delay==SYNC_MODE_MCU_HAL_DELAY)
 8003744:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8003748:	2b01      	cmp	r3, #1
 800374a:	d10d      	bne.n	8003768 <SX1276_Transmit+0xc4>
	{
		HAL_Delay(ComputeToA(sCommParam, TxDataLength));
 800374c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003750:	461a      	mov	r2, r3
 8003752:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003756:	e893 0003 	ldmia.w	r3, {r0, r1}
 800375a:	f000 f831 	bl	80037c0 <ComputeToA>
 800375e:	4603      	mov	r3, r0
 8003760:	4618      	mov	r0, r3
 8003762:	f000 fe37 	bl	80043d4 <HAL_Delay>
 8003766:	e00e      	b.n	8003786 <SX1276_Transmit+0xe2>
	}
	else
	{
		MCU_STOP_Delay_ms(ComputeToA(sCommParam, TxDataLength), hSPI_SX1276.hrtc_l);
 8003768:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800376c:	461a      	mov	r2, r3
 800376e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003772:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003776:	f000 f823 	bl	80037c0 <ComputeToA>
 800377a:	4602      	mov	r2, r0
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	4619      	mov	r1, r3
 8003780:	4610      	mov	r0, r2
 8003782:	f000 f949 	bl	8003a18 <MCU_STOP_Delay_ms>
	}


	// 5) Clear TxDone IRQ flag
	if(SX1276_ClearIRQFlags(hSPI_SX1276, TxDone)!=SX1276_OK)
 8003786:	2303      	movs	r3, #3
 8003788:	9300      	str	r3, [sp, #0]
 800378a:	463b      	mov	r3, r7
 800378c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800378e:	f000 fa08 	bl	8003ba2 <SX1276_ClearIRQFlags>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d001      	beq.n	800379c <SX1276_Transmit+0xf8>
	{
		return SX1276_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e00b      	b.n	80037b4 <SX1276_Transmit+0x110>
	}


	// 6) Set SX1276 to Sleep
	if(SX1276_SetOperationMode(hSPI_SX1276, SX1276_LoRa_REG_OP_MODE_SLEEP)!=SX1276_OK)
 800379c:	2380      	movs	r3, #128	@ 0x80
 800379e:	9300      	str	r3, [sp, #0]
 80037a0:	463b      	mov	r3, r7
 80037a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80037a4:	f000 fadc 	bl	8003d60 <SX1276_SetOperationMode>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d001      	beq.n	80037b2 <SX1276_Transmit+0x10e>
	{
		return SX1276_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e000      	b.n	80037b4 <SX1276_Transmit+0x110>
	}


	return SX1276_OK;
 80037b2:	2300      	movs	r3, #0
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	371c      	adds	r7, #28
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd90      	pop	{r4, r7, pc}
 80037bc:	0000      	movs	r0, r0
	...

080037c0 <ComputeToA>:

uint32_t ComputeToA(SX1276_CommParam sCommParam, uint8_t TxDataLength)
{
 80037c0:	b5b0      	push	{r4, r5, r7, lr}
 80037c2:	ed2d 8b02 	vpush	{d8}
 80037c6:	b08a      	sub	sp, #40	@ 0x28
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	f107 0308 	add.w	r3, r7, #8
 80037ce:	e883 0003 	stmia.w	r3, {r0, r1}
 80037d2:	4613      	mov	r3, r2
 80037d4:	71fb      	strb	r3, [r7, #7]
	uint16_t temp = 1;
 80037d6:	2301      	movs	r3, #1
 80037d8:	84fb      	strh	r3, [r7, #38]	@ 0x26
	temp = temp<<(sCommParam.Spreadfactor>>4);
 80037da:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80037dc:	7aba      	ldrb	r2, [r7, #10]
 80037de:	0912      	lsrs	r2, r2, #4
 80037e0:	b2d2      	uxtb	r2, r2
 80037e2:	4093      	lsls	r3, r2
 80037e4:	84fb      	strh	r3, [r7, #38]	@ 0x26
	float Ts_ms =  (temp/getBandwidth(sCommParam.Bandwidth));
 80037e6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80037e8:	ee07 3a90 	vmov	s15, r3
 80037ec:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80037f0:	7a3b      	ldrb	r3, [r7, #8]
 80037f2:	4618      	mov	r0, r3
 80037f4:	f000 f8b0 	bl	8003958 <getBandwidth>
 80037f8:	eeb0 7a40 	vmov.f32	s14, s0
 80037fc:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8003800:	edc7 7a08 	vstr	s15, [r7, #32]

	float Tpreamble_ms = (sCommParam.PreambleLength + 4.25)*Ts_ms;
 8003804:	89bb      	ldrh	r3, [r7, #12]
 8003806:	4618      	mov	r0, r3
 8003808:	f7fc fe84 	bl	8000514 <__aeabi_i2d>
 800380c:	f04f 0200 	mov.w	r2, #0
 8003810:	4b4f      	ldr	r3, [pc, #316]	@ (8003950 <ComputeToA+0x190>)
 8003812:	f7fc fd33 	bl	800027c <__adddf3>
 8003816:	4602      	mov	r2, r0
 8003818:	460b      	mov	r3, r1
 800381a:	4614      	mov	r4, r2
 800381c:	461d      	mov	r5, r3
 800381e:	6a38      	ldr	r0, [r7, #32]
 8003820:	f7fc fe8a 	bl	8000538 <__aeabi_f2d>
 8003824:	4602      	mov	r2, r0
 8003826:	460b      	mov	r3, r1
 8003828:	4620      	mov	r0, r4
 800382a:	4629      	mov	r1, r5
 800382c:	f7fc fedc 	bl	80005e8 <__aeabi_dmul>
 8003830:	4602      	mov	r2, r0
 8003832:	460b      	mov	r3, r1
 8003834:	4610      	mov	r0, r2
 8003836:	4619      	mov	r1, r3
 8003838:	f7fd f990 	bl	8000b5c <__aeabi_d2f>
 800383c:	4603      	mov	r3, r0
 800383e:	61fb      	str	r3, [r7, #28]

	float n_Payload = ( 8*(TxDataLength-1) - 4*(sCommParam.Spreadfactor>>4) + 28 +16);
 8003840:	79fb      	ldrb	r3, [r7, #7]
 8003842:	3b01      	subs	r3, #1
 8003844:	005b      	lsls	r3, r3, #1
 8003846:	7aba      	ldrb	r2, [r7, #10]
 8003848:	0912      	lsrs	r2, r2, #4
 800384a:	b2d2      	uxtb	r2, r2
 800384c:	1a9b      	subs	r3, r3, r2
 800384e:	330b      	adds	r3, #11
 8003850:	009b      	lsls	r3, r3, #2
 8003852:	ee07 3a90 	vmov	s15, r3
 8003856:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800385a:	edc7 7a06 	vstr	s15, [r7, #24]
	n_Payload = ((float)n_Payload/(float)(4*(sCommParam.Spreadfactor>>4)));
 800385e:	7abb      	ldrb	r3, [r7, #10]
 8003860:	091b      	lsrs	r3, r3, #4
 8003862:	b2db      	uxtb	r3, r3
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	ee07 3a90 	vmov	s15, r3
 800386a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800386e:	edd7 6a06 	vldr	s13, [r7, #24]
 8003872:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003876:	edc7 7a06 	vstr	s15, [r7, #24]
	n_Payload = ceil(n_Payload) * (4 + (sCommParam.CodingRate>>1));
 800387a:	69b8      	ldr	r0, [r7, #24]
 800387c:	f7fc fe5c 	bl	8000538 <__aeabi_f2d>
 8003880:	4602      	mov	r2, r0
 8003882:	460b      	mov	r3, r1
 8003884:	ec43 2b10 	vmov	d0, r2, r3
 8003888:	f005 f932 	bl	8008af0 <ceil>
 800388c:	ec55 4b10 	vmov	r4, r5, d0
 8003890:	7a7b      	ldrb	r3, [r7, #9]
 8003892:	085b      	lsrs	r3, r3, #1
 8003894:	b2db      	uxtb	r3, r3
 8003896:	3304      	adds	r3, #4
 8003898:	4618      	mov	r0, r3
 800389a:	f7fc fe3b 	bl	8000514 <__aeabi_i2d>
 800389e:	4602      	mov	r2, r0
 80038a0:	460b      	mov	r3, r1
 80038a2:	4620      	mov	r0, r4
 80038a4:	4629      	mov	r1, r5
 80038a6:	f7fc fe9f 	bl	80005e8 <__aeabi_dmul>
 80038aa:	4602      	mov	r2, r0
 80038ac:	460b      	mov	r3, r1
 80038ae:	4610      	mov	r0, r2
 80038b0:	4619      	mov	r1, r3
 80038b2:	f7fd f953 	bl	8000b5c <__aeabi_d2f>
 80038b6:	4603      	mov	r3, r0
 80038b8:	61bb      	str	r3, [r7, #24]
	n_Payload =  8 + fmax(n_Payload, 0.0);
 80038ba:	69b8      	ldr	r0, [r7, #24]
 80038bc:	f7fc fe3c 	bl	8000538 <__aeabi_f2d>
 80038c0:	4602      	mov	r2, r0
 80038c2:	460b      	mov	r3, r1
 80038c4:	ed9f 1b20 	vldr	d1, [pc, #128]	@ 8003948 <ComputeToA+0x188>
 80038c8:	ec43 2b10 	vmov	d0, r2, r3
 80038cc:	f005 f8c0 	bl	8008a50 <fmax>
 80038d0:	ec51 0b10 	vmov	r0, r1, d0
 80038d4:	f04f 0200 	mov.w	r2, #0
 80038d8:	4b1e      	ldr	r3, [pc, #120]	@ (8003954 <ComputeToA+0x194>)
 80038da:	f7fc fccf 	bl	800027c <__adddf3>
 80038de:	4602      	mov	r2, r0
 80038e0:	460b      	mov	r3, r1
 80038e2:	4610      	mov	r0, r2
 80038e4:	4619      	mov	r1, r3
 80038e6:	f7fd f939 	bl	8000b5c <__aeabi_d2f>
 80038ea:	4603      	mov	r3, r0
 80038ec:	61bb      	str	r3, [r7, #24]

	float Tpayload_ms = n_Payload * Ts_ms;
 80038ee:	ed97 7a06 	vldr	s14, [r7, #24]
 80038f2:	edd7 7a08 	vldr	s15, [r7, #32]
 80038f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038fa:	edc7 7a05 	vstr	s15, [r7, #20]

	uint32_t ToA_ms = ceil(Tpayload_ms + Tpreamble_ms);
 80038fe:	ed97 7a05 	vldr	s14, [r7, #20]
 8003902:	edd7 7a07 	vldr	s15, [r7, #28]
 8003906:	ee77 7a27 	vadd.f32	s15, s14, s15
 800390a:	ee17 0a90 	vmov	r0, s15
 800390e:	f7fc fe13 	bl	8000538 <__aeabi_f2d>
 8003912:	4602      	mov	r2, r0
 8003914:	460b      	mov	r3, r1
 8003916:	ec43 2b10 	vmov	d0, r2, r3
 800391a:	f005 f8e9 	bl	8008af0 <ceil>
 800391e:	ec53 2b10 	vmov	r2, r3, d0
 8003922:	4610      	mov	r0, r2
 8003924:	4619      	mov	r1, r3
 8003926:	f7fd f8f9 	bl	8000b1c <__aeabi_d2uiz>
 800392a:	4603      	mov	r3, r0
 800392c:	613b      	str	r3, [r7, #16]

	ToA_ms +=10;		// When making measurements, a discrepancy of +/- >10ms was found
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	330a      	adds	r3, #10
 8003932:	613b      	str	r3, [r7, #16]

	return ToA_ms;
 8003934:	693b      	ldr	r3, [r7, #16]
}
 8003936:	4618      	mov	r0, r3
 8003938:	3728      	adds	r7, #40	@ 0x28
 800393a:	46bd      	mov	sp, r7
 800393c:	ecbd 8b02 	vpop	{d8}
 8003940:	bdb0      	pop	{r4, r5, r7, pc}
 8003942:	bf00      	nop
 8003944:	f3af 8000 	nop.w
	...
 8003950:	40110000 	.word	0x40110000
 8003954:	40200000 	.word	0x40200000

08003958 <getBandwidth>:


float getBandwidth(uint8_t regVal)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	4603      	mov	r3, r0
 8003960:	71fb      	strb	r3, [r7, #7]
	switch (regVal) {
 8003962:	79fb      	ldrb	r3, [r7, #7]
 8003964:	2b90      	cmp	r3, #144	@ 0x90
 8003966:	d034      	beq.n	80039d2 <getBandwidth+0x7a>
 8003968:	2b90      	cmp	r3, #144	@ 0x90
 800396a:	dc34      	bgt.n	80039d6 <getBandwidth+0x7e>
 800396c:	2b80      	cmp	r3, #128	@ 0x80
 800396e:	d02e      	beq.n	80039ce <getBandwidth+0x76>
 8003970:	2b80      	cmp	r3, #128	@ 0x80
 8003972:	dc30      	bgt.n	80039d6 <getBandwidth+0x7e>
 8003974:	2b70      	cmp	r3, #112	@ 0x70
 8003976:	d028      	beq.n	80039ca <getBandwidth+0x72>
 8003978:	2b70      	cmp	r3, #112	@ 0x70
 800397a:	dc2c      	bgt.n	80039d6 <getBandwidth+0x7e>
 800397c:	2b60      	cmp	r3, #96	@ 0x60
 800397e:	d022      	beq.n	80039c6 <getBandwidth+0x6e>
 8003980:	2b60      	cmp	r3, #96	@ 0x60
 8003982:	dc28      	bgt.n	80039d6 <getBandwidth+0x7e>
 8003984:	2b50      	cmp	r3, #80	@ 0x50
 8003986:	d01c      	beq.n	80039c2 <getBandwidth+0x6a>
 8003988:	2b50      	cmp	r3, #80	@ 0x50
 800398a:	dc24      	bgt.n	80039d6 <getBandwidth+0x7e>
 800398c:	2b40      	cmp	r3, #64	@ 0x40
 800398e:	d016      	beq.n	80039be <getBandwidth+0x66>
 8003990:	2b40      	cmp	r3, #64	@ 0x40
 8003992:	dc20      	bgt.n	80039d6 <getBandwidth+0x7e>
 8003994:	2b30      	cmp	r3, #48	@ 0x30
 8003996:	d010      	beq.n	80039ba <getBandwidth+0x62>
 8003998:	2b30      	cmp	r3, #48	@ 0x30
 800399a:	dc1c      	bgt.n	80039d6 <getBandwidth+0x7e>
 800399c:	2b20      	cmp	r3, #32
 800399e:	d00a      	beq.n	80039b6 <getBandwidth+0x5e>
 80039a0:	2b20      	cmp	r3, #32
 80039a2:	dc18      	bgt.n	80039d6 <getBandwidth+0x7e>
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d002      	beq.n	80039ae <getBandwidth+0x56>
 80039a8:	2b10      	cmp	r3, #16
 80039aa:	d002      	beq.n	80039b2 <getBandwidth+0x5a>
 80039ac:	e013      	b.n	80039d6 <getBandwidth+0x7e>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_7_8_kHz:    return 7.8;
 80039ae:	4b0f      	ldr	r3, [pc, #60]	@ (80039ec <getBandwidth+0x94>)
 80039b0:	e012      	b.n	80039d8 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_10_4_kHz:   return 10.4;
 80039b2:	4b0f      	ldr	r3, [pc, #60]	@ (80039f0 <getBandwidth+0x98>)
 80039b4:	e010      	b.n	80039d8 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_15_6_kHz:   return 15.6;
 80039b6:	4b0f      	ldr	r3, [pc, #60]	@ (80039f4 <getBandwidth+0x9c>)
 80039b8:	e00e      	b.n	80039d8 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_20_8_kHz:   return 20.8;
 80039ba:	4b0f      	ldr	r3, [pc, #60]	@ (80039f8 <getBandwidth+0xa0>)
 80039bc:	e00c      	b.n	80039d8 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_31_25_kHz:  return 31.25;
 80039be:	4b0f      	ldr	r3, [pc, #60]	@ (80039fc <getBandwidth+0xa4>)
 80039c0:	e00a      	b.n	80039d8 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_41_7_kHz:   return 41.7;
 80039c2:	4b0f      	ldr	r3, [pc, #60]	@ (8003a00 <getBandwidth+0xa8>)
 80039c4:	e008      	b.n	80039d8 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_62_5_kHz:   return 62.5;
 80039c6:	4b0f      	ldr	r3, [pc, #60]	@ (8003a04 <getBandwidth+0xac>)
 80039c8:	e006      	b.n	80039d8 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_125_kHz:    return 125.0;
 80039ca:	4b0f      	ldr	r3, [pc, #60]	@ (8003a08 <getBandwidth+0xb0>)
 80039cc:	e004      	b.n	80039d8 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_250_kHz:    return 250.0;
 80039ce:	4b0f      	ldr	r3, [pc, #60]	@ (8003a0c <getBandwidth+0xb4>)
 80039d0:	e002      	b.n	80039d8 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_500_kHz:    return 500.0;
 80039d2:	4b0f      	ldr	r3, [pc, #60]	@ (8003a10 <getBandwidth+0xb8>)
 80039d4:	e000      	b.n	80039d8 <getBandwidth+0x80>
	default:                                          return -1.0; // Unknown value
 80039d6:	4b0f      	ldr	r3, [pc, #60]	@ (8003a14 <getBandwidth+0xbc>)
	}
}
 80039d8:	ee07 3a90 	vmov	s15, r3
 80039dc:	eeb0 0a67 	vmov.f32	s0, s15
 80039e0:	370c      	adds	r7, #12
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr
 80039ea:	bf00      	nop
 80039ec:	40f9999a 	.word	0x40f9999a
 80039f0:	41266666 	.word	0x41266666
 80039f4:	4179999a 	.word	0x4179999a
 80039f8:	41a66666 	.word	0x41a66666
 80039fc:	41fa0000 	.word	0x41fa0000
 8003a00:	4226cccd 	.word	0x4226cccd
 8003a04:	427a0000 	.word	0x427a0000
 8003a08:	42fa0000 	.word	0x42fa0000
 8003a0c:	437a0000 	.word	0x437a0000
 8003a10:	43fa0000 	.word	0x43fa0000
 8003a14:	bf800000 	.word	0xbf800000

08003a18 <MCU_STOP_Delay_ms>:

	return end*(TIM_PRESCALR*1.0/ GetTimerClkFromHW());
}

void MCU_STOP_Delay_ms(uint32_t ms, RTC_HandleTypeDef *hrtc_loc)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
	/*
	 * Ref: https://community.st.com/t5/stm32-mcus/how-to-configure-the-rtc-to-wake-up-the-stm32-periodically-from/ta-p/49836
	 */
	HAL_SuspendTick();
 8003a22:	f000 fcfb 	bl	800441c <HAL_SuspendTick>
	/*
	 *  The RTC is fed via LSI (32MHz)
	 *  if ms*2 were = 1, then the interupt for waking up MCU would ben programmed for DIV16 (=16)
	 *   = 16/32 ms=0.5ms*ms*2=0.5ms * 1 = 0.5ms
	 */
	HAL_RTCEx_SetWakeUpTimer_IT(hrtc_loc, ms*2, RTC_WAKEUPCLOCK_RTCCLK_DIV16);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	005b      	lsls	r3, r3, #1
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	4619      	mov	r1, r3
 8003a2e:	6838      	ldr	r0, [r7, #0]
 8003a30:	f002 fc76 	bl	8006320 <HAL_RTCEx_SetWakeUpTimer_IT>

	/* Enter STOP 2 mode */
	HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8003a34:	2001      	movs	r0, #1
 8003a36:	f001 f86d 	bl	8004b14 <HAL_PWREx_EnterSTOP2Mode>
	HAL_RTCEx_DeactivateWakeUpTimer(hrtc_loc);
 8003a3a:	6838      	ldr	r0, [r7, #0]
 8003a3c:	f002 fd04 	bl	8006448 <HAL_RTCEx_DeactivateWakeUpTimer>
	SystemClock_Config();
 8003a40:	f7ff fa40 	bl	8002ec4 <SystemClock_Config>
	HAL_ResumeTick();
 8003a44:	f000 fcfa 	bl	800443c <HAL_ResumeTick>
}
 8003a48:	bf00      	nop
 8003a4a:	3708      	adds	r7, #8
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}

08003a50 <SX1276_SetLoRaCommunicationParameter>:
 * @param
 * 	- SX1276 handle
 * 	- CommParam struct
 */
SX1276_StatusTypeDef SX1276_SetLoRaCommunicationParameter(SPI_SX1276_TypeDef hSPI_SX1276, SX1276_CommParam sCommParam)
{
 8003a50:	b590      	push	{r4, r7, lr}
 8003a52:	b089      	sub	sp, #36	@ 0x24
 8003a54:	af02      	add	r7, sp, #8
 8003a56:	463c      	mov	r4, r7
 8003a58:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t pDataTemp[2] = {SX1276_LoRa_REG_MODEM_CONFIG_1, (sCommParam.Bandwidth | sCommParam.CodingRate)};
 8003a5c:	231d      	movs	r3, #29
 8003a5e:	753b      	strb	r3, [r7, #20]
 8003a60:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8003a64:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 8003a6e:	2302      	movs	r3, #2
 8003a70:	9301      	str	r3, [sp, #4]
 8003a72:	f107 0314 	add.w	r3, r7, #20
 8003a76:	9300      	str	r3, [sp, #0]
 8003a78:	463b      	mov	r3, r7
 8003a7a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a7c:	f000 f9e8 	bl	8003e50 <SX1276_SPI_Write>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d001      	beq.n	8003a8a <SX1276_SetLoRaCommunicationParameter+0x3a>
	{
		return SX1276_SPI_ERROR;
 8003a86:	2305      	movs	r3, #5
 8003a88:	e087      	b.n	8003b9a <SX1276_SetLoRaCommunicationParameter+0x14a>
	}

	if(sCommParam.Spreadfactor == SX1276_LoRa_REG_MODEM_CONFIG2_SF6)
 8003a8a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003a8e:	2b60      	cmp	r3, #96	@ 0x60
 8003a90:	d123      	bne.n	8003ada <SX1276_SetLoRaCommunicationParameter+0x8a>
	{
		pDataTemp[0] = SX1276_LoRa_REG_DETECT_OPTIMIZE;
 8003a92:	2331      	movs	r3, #49	@ 0x31
 8003a94:	753b      	strb	r3, [r7, #20]
		pDataTemp[1] = 0x05;
 8003a96:	2305      	movs	r3, #5
 8003a98:	757b      	strb	r3, [r7, #21]
		if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 8003a9a:	2302      	movs	r3, #2
 8003a9c:	9301      	str	r3, [sp, #4]
 8003a9e:	f107 0314 	add.w	r3, r7, #20
 8003aa2:	9300      	str	r3, [sp, #0]
 8003aa4:	463b      	mov	r3, r7
 8003aa6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003aa8:	f000 f9d2 	bl	8003e50 <SX1276_SPI_Write>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d001      	beq.n	8003ab6 <SX1276_SetLoRaCommunicationParameter+0x66>
		{
			return SX1276_SPI_ERROR;
 8003ab2:	2305      	movs	r3, #5
 8003ab4:	e071      	b.n	8003b9a <SX1276_SetLoRaCommunicationParameter+0x14a>
		}

		pDataTemp[0] = SX1276_LoRa_REG_DETECTION_THRSEHOLD;
 8003ab6:	2337      	movs	r3, #55	@ 0x37
 8003ab8:	753b      	strb	r3, [r7, #20]
		pDataTemp[1] = 0x0C;
 8003aba:	230c      	movs	r3, #12
 8003abc:	757b      	strb	r3, [r7, #21]
		if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 8003abe:	2302      	movs	r3, #2
 8003ac0:	9301      	str	r3, [sp, #4]
 8003ac2:	f107 0314 	add.w	r3, r7, #20
 8003ac6:	9300      	str	r3, [sp, #0]
 8003ac8:	463b      	mov	r3, r7
 8003aca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003acc:	f000 f9c0 	bl	8003e50 <SX1276_SPI_Write>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d025      	beq.n	8003b22 <SX1276_SetLoRaCommunicationParameter+0xd2>
		{
			return SX1276_SPI_ERROR;
 8003ad6:	2305      	movs	r3, #5
 8003ad8:	e05f      	b.n	8003b9a <SX1276_SetLoRaCommunicationParameter+0x14a>
		}

	}
	else
	{
		pDataTemp[0] = SX1276_LoRa_REG_DETECT_OPTIMIZE;
 8003ada:	2331      	movs	r3, #49	@ 0x31
 8003adc:	753b      	strb	r3, [r7, #20]
		pDataTemp[1] = 0x03;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	757b      	strb	r3, [r7, #21]
		if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	9301      	str	r3, [sp, #4]
 8003ae6:	f107 0314 	add.w	r3, r7, #20
 8003aea:	9300      	str	r3, [sp, #0]
 8003aec:	463b      	mov	r3, r7
 8003aee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003af0:	f000 f9ae 	bl	8003e50 <SX1276_SPI_Write>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <SX1276_SetLoRaCommunicationParameter+0xae>
		{
			return SX1276_SPI_ERROR;
 8003afa:	2305      	movs	r3, #5
 8003afc:	e04d      	b.n	8003b9a <SX1276_SetLoRaCommunicationParameter+0x14a>
		}

		pDataTemp[0] = SX1276_LoRa_REG_DETECTION_THRSEHOLD;
 8003afe:	2337      	movs	r3, #55	@ 0x37
 8003b00:	753b      	strb	r3, [r7, #20]
		pDataTemp[1] = 0x0A;
 8003b02:	230a      	movs	r3, #10
 8003b04:	757b      	strb	r3, [r7, #21]
		if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 8003b06:	2302      	movs	r3, #2
 8003b08:	9301      	str	r3, [sp, #4]
 8003b0a:	f107 0314 	add.w	r3, r7, #20
 8003b0e:	9300      	str	r3, [sp, #0]
 8003b10:	463b      	mov	r3, r7
 8003b12:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b14:	f000 f99c 	bl	8003e50 <SX1276_SPI_Write>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d001      	beq.n	8003b22 <SX1276_SetLoRaCommunicationParameter+0xd2>
		{
			return SX1276_SPI_ERROR;
 8003b1e:	2305      	movs	r3, #5
 8003b20:	e03b      	b.n	8003b9a <SX1276_SetLoRaCommunicationParameter+0x14a>
		}
	}

	pDataTemp[0] = SX1276_LoRa_REG_MODEM_CONFIG_2;
 8003b22:	231e      	movs	r3, #30
 8003b24:	753b      	strb	r3, [r7, #20]
	pDataTemp[1] = sCommParam.Spreadfactor;
 8003b26:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003b2a:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 8003b2c:	2302      	movs	r3, #2
 8003b2e:	9301      	str	r3, [sp, #4]
 8003b30:	f107 0314 	add.w	r3, r7, #20
 8003b34:	9300      	str	r3, [sp, #0]
 8003b36:	463b      	mov	r3, r7
 8003b38:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b3a:	f000 f989 	bl	8003e50 <SX1276_SPI_Write>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <SX1276_SetLoRaCommunicationParameter+0xf8>
	{
		return SX1276_SPI_ERROR;
 8003b44:	2305      	movs	r3, #5
 8003b46:	e028      	b.n	8003b9a <SX1276_SetLoRaCommunicationParameter+0x14a>
	}

	pDataTemp[0] = SX1276_LoRa_REG_SYMB_PREAMBLE_MSB;
 8003b48:	2320      	movs	r3, #32
 8003b4a:	753b      	strb	r3, [r7, #20]
	pDataTemp[1] = sCommParam.PreambleLength>>8;
 8003b4c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003b4e:	0a1b      	lsrs	r3, r3, #8
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 8003b56:	2302      	movs	r3, #2
 8003b58:	9301      	str	r3, [sp, #4]
 8003b5a:	f107 0314 	add.w	r3, r7, #20
 8003b5e:	9300      	str	r3, [sp, #0]
 8003b60:	463b      	mov	r3, r7
 8003b62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b64:	f000 f974 	bl	8003e50 <SX1276_SPI_Write>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <SX1276_SetLoRaCommunicationParameter+0x122>
	{
		return SX1276_SPI_ERROR;
 8003b6e:	2305      	movs	r3, #5
 8003b70:	e013      	b.n	8003b9a <SX1276_SetLoRaCommunicationParameter+0x14a>
	}

	pDataTemp[0] = SX1276_LoRa_REG_SYMB_PREAMBLE_LSB;
 8003b72:	2321      	movs	r3, #33	@ 0x21
 8003b74:	753b      	strb	r3, [r7, #20]
	pDataTemp[1] = sCommParam.PreambleLength;
 8003b76:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 8003b7c:	2302      	movs	r3, #2
 8003b7e:	9301      	str	r3, [sp, #4]
 8003b80:	f107 0314 	add.w	r3, r7, #20
 8003b84:	9300      	str	r3, [sp, #0]
 8003b86:	463b      	mov	r3, r7
 8003b88:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b8a:	f000 f961 	bl	8003e50 <SX1276_SPI_Write>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d001      	beq.n	8003b98 <SX1276_SetLoRaCommunicationParameter+0x148>
	{
		return SX1276_SPI_ERROR;
 8003b94:	2305      	movs	r3, #5
 8003b96:	e000      	b.n	8003b9a <SX1276_SetLoRaCommunicationParameter+0x14a>
	}


	return SX1276_OK;
 8003b98:	2300      	movs	r3, #0

}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	371c      	adds	r7, #28
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd90      	pop	{r4, r7, pc}

08003ba2 <SX1276_ClearIRQFlags>:
 * @param
 * 		SX1276 handle
 * 		Send the flag that needs to be cleared
 */
SX1276_StatusTypeDef SX1276_ClearIRQFlags(SPI_SX1276_TypeDef hSPI_SX1276, SX1276_IRQFlags Flag)
{
 8003ba2:	b590      	push	{r4, r7, lr}
 8003ba4:	b089      	sub	sp, #36	@ 0x24
 8003ba6:	af02      	add	r7, sp, #8
 8003ba8:	463c      	mov	r4, r7
 8003baa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t pDataR[2]={SX1276_LoRa_REG_IRQ_FLAGS , 0x01<<Flag};
 8003bae:	2312      	movs	r3, #18
 8003bb0:	753b      	strb	r3, [r7, #20]
 8003bb2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	757b      	strb	r3, [r7, #21]
	return SX1276_SPI_Write(hSPI_SX1276, pDataR, 2);
 8003bc0:	2302      	movs	r3, #2
 8003bc2:	9301      	str	r3, [sp, #4]
 8003bc4:	f107 0314 	add.w	r3, r7, #20
 8003bc8:	9300      	str	r3, [sp, #0]
 8003bca:	463b      	mov	r3, r7
 8003bcc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003bce:	f000 f93f 	bl	8003e50 <SX1276_SPI_Write>
 8003bd2:	4603      	mov	r3, r0
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	371c      	adds	r7, #28
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd90      	pop	{r4, r7, pc}

08003bdc <SX1276_ClearAllIRQFlags>:
 * @brief Clears All IRQ flag
 * @param
 * 		SX1276 handle
 */
SX1276_StatusTypeDef SX1276_ClearAllIRQFlags(SPI_SX1276_TypeDef hSPI_SX1276)
{
 8003bdc:	b590      	push	{r4, r7, lr}
 8003bde:	b089      	sub	sp, #36	@ 0x24
 8003be0:	af02      	add	r7, sp, #8
 8003be2:	463c      	mov	r4, r7
 8003be4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t pDataR[2]={SX1276_LoRa_REG_IRQ_FLAGS , 0xFF};
 8003be8:	f64f 7312 	movw	r3, #65298	@ 0xff12
 8003bec:	82bb      	strh	r3, [r7, #20]
	return SX1276_SPI_Write(hSPI_SX1276, pDataR, 2);
 8003bee:	2302      	movs	r3, #2
 8003bf0:	9301      	str	r3, [sp, #4]
 8003bf2:	f107 0314 	add.w	r3, r7, #20
 8003bf6:	9300      	str	r3, [sp, #0]
 8003bf8:	463b      	mov	r3, r7
 8003bfa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003bfc:	f000 f928 	bl	8003e50 <SX1276_SPI_Write>
 8003c00:	4603      	mov	r3, r0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	371c      	adds	r7, #28
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd90      	pop	{r4, r7, pc}

08003c0a <SX1276_Set_FIFO_Buffer>:
 * 			SX1276 handle
 * 			FIFO Addr + Data
 * 			Length of Tx data
 */
SX1276_StatusTypeDef SX1276_Set_FIFO_Buffer(SPI_SX1276_TypeDef hSPI_SX1276, uint8_t *pDataTx, uint8_t TxDataLength)
{
 8003c0a:	b590      	push	{r4, r7, lr}
 8003c0c:	b089      	sub	sp, #36	@ 0x24
 8003c0e:	af02      	add	r7, sp, #8
 8003c10:	463c      	mov	r4, r7
 8003c12:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t pData[2] ={0};
 8003c16:	2300      	movs	r3, #0
 8003c18:	82bb      	strh	r3, [r7, #20]

	// 1) Set SX1276 in Standby mode
	if(SX1276_SetOperationMode(hSPI_SX1276, SX1276_LoRa_REG_OP_MODE_STDBY)!=SX1276_OK)
 8003c1a:	2381      	movs	r3, #129	@ 0x81
 8003c1c:	9300      	str	r3, [sp, #0]
 8003c1e:	463b      	mov	r3, r7
 8003c20:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c22:	f000 f89d 	bl	8003d60 <SX1276_SetOperationMode>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d001      	beq.n	8003c30 <SX1276_Set_FIFO_Buffer+0x26>
	{
		return SX1276_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e049      	b.n	8003cc4 <SX1276_Set_FIFO_Buffer+0xba>
	}

	// 2) Set SX1276_LoRa_REG_FIFO_TX_BASE_ADDR (RegFifoTxBaseAddr) = 0x00.
	pData[0] = SX1276_LoRa_REG_FIFO_TX_BASE_ADDR;
 8003c30:	230e      	movs	r3, #14
 8003c32:	753b      	strb	r3, [r7, #20]
	pData[1] = 0;
 8003c34:	2300      	movs	r3, #0
 8003c36:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pData, 2)!=SX1276_OK)
 8003c38:	2302      	movs	r3, #2
 8003c3a:	9301      	str	r3, [sp, #4]
 8003c3c:	f107 0314 	add.w	r3, r7, #20
 8003c40:	9300      	str	r3, [sp, #0]
 8003c42:	463b      	mov	r3, r7
 8003c44:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c46:	f000 f903 	bl	8003e50 <SX1276_SPI_Write>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d001      	beq.n	8003c54 <SX1276_Set_FIFO_Buffer+0x4a>
	{
		return SX1276_SPI_ERROR;
 8003c50:	2305      	movs	r3, #5
 8003c52:	e037      	b.n	8003cc4 <SX1276_Set_FIFO_Buffer+0xba>
	}

	// 3) Set SX1276_LoRa_REG_PAYLOAD_LENGTH (RegPayloadLength) to size of data to be transmitted.
	pData[0] = SX1276_LoRa_REG_PAYLOAD_LENGTH;
 8003c54:	2322      	movs	r3, #34	@ 0x22
 8003c56:	753b      	strb	r3, [r7, #20]
	pData[1] = TxDataLength;
 8003c58:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003c5c:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pData, 2)!=SX1276_OK)
 8003c5e:	2302      	movs	r3, #2
 8003c60:	9301      	str	r3, [sp, #4]
 8003c62:	f107 0314 	add.w	r3, r7, #20
 8003c66:	9300      	str	r3, [sp, #0]
 8003c68:	463b      	mov	r3, r7
 8003c6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c6c:	f000 f8f0 	bl	8003e50 <SX1276_SPI_Write>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d001      	beq.n	8003c7a <SX1276_Set_FIFO_Buffer+0x70>
	{
		return SX1276_SPI_ERROR;
 8003c76:	2305      	movs	r3, #5
 8003c78:	e024      	b.n	8003cc4 <SX1276_Set_FIFO_Buffer+0xba>
	}

	// 4) Set SX1276_LoRa_REG_FIFO_ADDR_PTR (RegFifoAddrPtr) = 0x00.
	pData[0] = SX1276_LoRa_REG_FIFO_ADDR_PTR;
 8003c7a:	230d      	movs	r3, #13
 8003c7c:	753b      	strb	r3, [r7, #20]
	pData[1] = 0;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pData, 2)!=SX1276_OK)
 8003c82:	2302      	movs	r3, #2
 8003c84:	9301      	str	r3, [sp, #4]
 8003c86:	f107 0314 	add.w	r3, r7, #20
 8003c8a:	9300      	str	r3, [sp, #0]
 8003c8c:	463b      	mov	r3, r7
 8003c8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c90:	f000 f8de 	bl	8003e50 <SX1276_SPI_Write>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d001      	beq.n	8003c9e <SX1276_Set_FIFO_Buffer+0x94>
	{
		return SX1276_SPI_ERROR;
 8003c9a:	2305      	movs	r3, #5
 8003c9c:	e012      	b.n	8003cc4 <SX1276_Set_FIFO_Buffer+0xba>
	}

	// 5) Write to FIFO data buffer
	pDataTx[0] = 0x00;
 8003c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	701a      	strb	r2, [r3, #0]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTx, TxDataLength)!=SX1276_OK)
 8003ca4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	9301      	str	r3, [sp, #4]
 8003cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cae:	9300      	str	r3, [sp, #0]
 8003cb0:	463b      	mov	r3, r7
 8003cb2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003cb4:	f000 f8cc 	bl	8003e50 <SX1276_SPI_Write>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d001      	beq.n	8003cc2 <SX1276_Set_FIFO_Buffer+0xb8>
	{
		return SX1276_SPI_ERROR;
 8003cbe:	2305      	movs	r3, #5
 8003cc0:	e000      	b.n	8003cc4 <SX1276_Set_FIFO_Buffer+0xba>
	}

	return SX1276_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	371c      	adds	r7, #28
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd90      	pop	{r4, r7, pc}
 8003ccc:	0000      	movs	r0, r0
	...

08003cd0 <SX1276_SetLoRaFrequency>:
 * 			SX1276 handle
 * 			Frequency in KHz
 *
 */
SX1276_StatusTypeDef SX1276_SetLoRaFrequency(SPI_SX1276_TypeDef hSPI_SX1276, uint32_t LoRaFrequnecy_KHz)
{
 8003cd0:	b590      	push	{r4, r7, lr}
 8003cd2:	b089      	sub	sp, #36	@ 0x24
 8003cd4:	af02      	add	r7, sp, #8
 8003cd6:	463c      	mov	r4, r7
 8003cd8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	 * uint32_t Fstep= 32000000;
	 * Fstep = (uint32_t)((float)(LoRaFrequnecy_KHz*1e3) / ((float)(Fstep>>19)));
	 */

	//For NiceRF
	uint32_t Fstep = (uint32_t)(LoRaFrequnecy_KHz*16.384);
 8003cdc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003cde:	f7fc fc09 	bl	80004f4 <__aeabi_ui2d>
 8003ce2:	a31d      	add	r3, pc, #116	@ (adr r3, 8003d58 <SX1276_SetLoRaFrequency+0x88>)
 8003ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce8:	f7fc fc7e 	bl	80005e8 <__aeabi_dmul>
 8003cec:	4602      	mov	r2, r0
 8003cee:	460b      	mov	r3, r1
 8003cf0:	4610      	mov	r0, r2
 8003cf2:	4619      	mov	r1, r3
 8003cf4:	f7fc ff12 	bl	8000b1c <__aeabi_d2uiz>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	617b      	str	r3, [r7, #20]

	uint8_t pData[4]={0};
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	613b      	str	r3, [r7, #16]
	pData[0] = SX1276_LoRa_REG_FR_MSB;
 8003d00:	2306      	movs	r3, #6
 8003d02:	743b      	strb	r3, [r7, #16]
	pData[1] = (Fstep & 0xFF0000)>>16;
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	0c1b      	lsrs	r3, r3, #16
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	747b      	strb	r3, [r7, #17]
	pData[2] = (Fstep & 0xFF00)>>8;
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	0a1b      	lsrs	r3, r3, #8
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	74bb      	strb	r3, [r7, #18]
	pData[3] = (Fstep & 0xFF);
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	74fb      	strb	r3, [r7, #19]

	// Set SX1276 to Standby mode
	if(SX1276_SetOperationMode(hSPI_SX1276, SX1276_LoRa_REG_OP_MODE_STDBY)!=SX1276_OK)
 8003d1a:	2381      	movs	r3, #129	@ 0x81
 8003d1c:	9300      	str	r3, [sp, #0]
 8003d1e:	463b      	mov	r3, r7
 8003d20:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d22:	f000 f81d 	bl	8003d60 <SX1276_SetOperationMode>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d001      	beq.n	8003d30 <SX1276_SetLoRaFrequency+0x60>
	{
		return SX1276_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e00e      	b.n	8003d4e <SX1276_SetLoRaFrequency+0x7e>
	}

	if(SX1276_SPI_Write(hSPI_SX1276, pData, 4)!=SX1276_OK)
 8003d30:	2304      	movs	r3, #4
 8003d32:	9301      	str	r3, [sp, #4]
 8003d34:	f107 0310 	add.w	r3, r7, #16
 8003d38:	9300      	str	r3, [sp, #0]
 8003d3a:	463b      	mov	r3, r7
 8003d3c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d3e:	f000 f887 	bl	8003e50 <SX1276_SPI_Write>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d001      	beq.n	8003d4c <SX1276_SetLoRaFrequency+0x7c>
	{
		return SX1276_SPI_ERROR;
 8003d48:	2305      	movs	r3, #5
 8003d4a:	e000      	b.n	8003d4e <SX1276_SetLoRaFrequency+0x7e>
	}
	return SX1276_OK;
 8003d4c:	2300      	movs	r3, #0

}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	371c      	adds	r7, #28
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd90      	pop	{r4, r7, pc}
 8003d56:	bf00      	nop
 8003d58:	d2f1a9fc 	.word	0xd2f1a9fc
 8003d5c:	4030624d 	.word	0x4030624d

08003d60 <SX1276_SetOperationMode>:
 * @param
 * 		 SX1276 handle
 * 		 SX1276 Mode
 */
SX1276_StatusTypeDef SX1276_SetOperationMode(SPI_SX1276_TypeDef hSPI_SX1276, uint8_t Mode)
{
 8003d60:	b590      	push	{r4, r7, lr}
 8003d62:	b089      	sub	sp, #36	@ 0x24
 8003d64:	af02      	add	r7, sp, #8
 8003d66:	463c      	mov	r4, r7
 8003d68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if((Mode & 0b00000111)>7)
	{
		return SX1276_PROGRAM_ERROR;
	}
	uint8_t pDataR[2]={0};
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	82bb      	strh	r3, [r7, #20]

	pDataR[0] = SX1276_LoRa_REG_OP_MODE;
 8003d70:	2301      	movs	r3, #1
 8003d72:	753b      	strb	r3, [r7, #20]
	pDataR[1] = Mode;
 8003d74:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003d78:	757b      	strb	r3, [r7, #21]

	if(SX1276_SPI_Write(hSPI_SX1276, pDataR, 2)!=SX1276_OK)
 8003d7a:	2302      	movs	r3, #2
 8003d7c:	9301      	str	r3, [sp, #4]
 8003d7e:	f107 0314 	add.w	r3, r7, #20
 8003d82:	9300      	str	r3, [sp, #0]
 8003d84:	463b      	mov	r3, r7
 8003d86:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d88:	f000 f862 	bl	8003e50 <SX1276_SPI_Write>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d001      	beq.n	8003d96 <SX1276_SetOperationMode+0x36>
	{
		return SX1276_SPI_ERROR;
 8003d92:	2305      	movs	r3, #5
 8003d94:	e000      	b.n	8003d98 <SX1276_SetOperationMode+0x38>
	}
	return SX1276_OK;
 8003d96:	2300      	movs	r3, #0


}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	371c      	adds	r7, #28
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd90      	pop	{r4, r7, pc}

08003da0 <SX1276_Init>:
 * 		- Chip select port
 * 		- Chip select pin
 * 		- SPI handle
 */
SX1276_StatusTypeDef SX1276_Init(SX1276_Init_Param h_SX1276)
{
 8003da0:	b084      	sub	sp, #16
 8003da2:	b580      	push	{r7, lr}
 8003da4:	b084      	sub	sp, #16
 8003da6:	af02      	add	r7, sp, #8
 8003da8:	f107 0c10 	add.w	ip, r7, #16
 8003dac:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint8_t pData[2]={0};
 8003db0:	2300      	movs	r3, #0
 8003db2:	80bb      	strh	r3, [r7, #4]
	uint8_t pDataR[2]={0};
 8003db4:	2300      	movs	r3, #0
 8003db6:	803b      	strh	r3, [r7, #0]
//		return SX1276_NC_ERROR;
//	}


	// 1) Sets SX1276 register
	pData[0] = SX1276_LoRa_REG_OP_MODE;
 8003db8:	2301      	movs	r3, #1
 8003dba:	713b      	strb	r3, [r7, #4]
	pData[1] = SX1276_LoRa_REG_OP_MODE_SLEEP;
 8003dbc:	2380      	movs	r3, #128	@ 0x80
 8003dbe:	717b      	strb	r3, [r7, #5]

	if(SX1276_SPI_Write(h_SX1276.SPI_SX1276, pData, 2)!=SX1276_OK)
 8003dc0:	2302      	movs	r3, #2
 8003dc2:	9301      	str	r3, [sp, #4]
 8003dc4:	1d3b      	adds	r3, r7, #4
 8003dc6:	9300      	str	r3, [sp, #0]
 8003dc8:	f107 0318 	add.w	r3, r7, #24
 8003dcc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003dce:	f000 f83f 	bl	8003e50 <SX1276_SPI_Write>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d001      	beq.n	8003ddc <SX1276_Init+0x3c>
	{
		return SX1276_SPI_ERROR;
 8003dd8:	2305      	movs	r3, #5
 8003dda:	e032      	b.n	8003e42 <SX1276_Init+0xa2>
	}

	//HAL_Delay(1000);

	// 2) Read SX1276 register
	pDataR[0] = SX1276_LoRa_REG_OP_MODE;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	703b      	strb	r3, [r7, #0]

	if( (SX1276_SPI_Read(h_SX1276.SPI_SX1276, pDataR, 2)!=SX1276_OK) || ((pDataR[1] && 0b00000111) != (pData[1] && 0b00000111)) )
 8003de0:	2302      	movs	r3, #2
 8003de2:	9301      	str	r3, [sp, #4]
 8003de4:	463b      	mov	r3, r7
 8003de6:	9300      	str	r3, [sp, #0]
 8003de8:	f107 0318 	add.w	r3, r7, #24
 8003dec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003dee:	f000 f85a 	bl	8003ea6 <SX1276_SPI_Read>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d10f      	bne.n	8003e18 <SX1276_Init+0x78>
 8003df8:	787b      	ldrb	r3, [r7, #1]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	bf14      	ite	ne
 8003dfe:	2301      	movne	r3, #1
 8003e00:	2300      	moveq	r3, #0
 8003e02:	b2da      	uxtb	r2, r3
 8003e04:	797b      	ldrb	r3, [r7, #5]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	bf14      	ite	ne
 8003e0a:	2301      	movne	r3, #1
 8003e0c:	2300      	moveq	r3, #0
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	4053      	eors	r3, r2
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d001      	beq.n	8003e1c <SX1276_Init+0x7c>
	{
		return SX1276_SPI_ERROR;
 8003e18:	2305      	movs	r3, #5
 8003e1a:	e012      	b.n	8003e42 <SX1276_Init+0xa2>
	}

	// 3) Set PA Config to 1 (NiceRF requirement)
	pData[0] = SX1276_LoRa_REG_PA_CONFIG;
 8003e1c:	2309      	movs	r3, #9
 8003e1e:	713b      	strb	r3, [r7, #4]
	pData[1] = SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17;
 8003e20:	23ff      	movs	r3, #255	@ 0xff
 8003e22:	717b      	strb	r3, [r7, #5]
	if(SX1276_SPI_Write(h_SX1276.SPI_SX1276, pData, 2)!=SX1276_OK)
 8003e24:	2302      	movs	r3, #2
 8003e26:	9301      	str	r3, [sp, #4]
 8003e28:	1d3b      	adds	r3, r7, #4
 8003e2a:	9300      	str	r3, [sp, #0]
 8003e2c:	f107 0318 	add.w	r3, r7, #24
 8003e30:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003e32:	f000 f80d 	bl	8003e50 <SX1276_SPI_Write>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d001      	beq.n	8003e40 <SX1276_Init+0xa0>
	{
		return SX1276_SPI_ERROR;
 8003e3c:	2305      	movs	r3, #5
 8003e3e:	e000      	b.n	8003e42 <SX1276_Init+0xa2>
	}

	return SX1276_OK;
 8003e40:	2300      	movs	r3, #0
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3708      	adds	r7, #8
 8003e46:	46bd      	mov	sp, r7
 8003e48:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003e4c:	b004      	add	sp, #16
 8003e4e:	4770      	bx	lr

08003e50 <SX1276_SPI_Write>:
 * 	- Data register location
 * 	- Length of data
 */

SX1276_StatusTypeDef SX1276_SPI_Write(SPI_SX1276_TypeDef hSPI_SX1276, uint8_t *pData, uint16_t DataLength)
{
 8003e50:	b590      	push	{r4, r7, lr}
 8003e52:	b087      	sub	sp, #28
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	463c      	mov	r4, r7
 8003e58:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	HAL_StatusTypeDef ret;

	pData[0] |= 0b10000000;										// As per data sheet, write bit needs to be set
 8003e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003e64:	b2da      	uxtb	r2, r3
 8003e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e68:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(hSPI_SX1276.NSS_GPIOx, hSPI_SX1276.NSS_GPIO_Pin, GPIO_PIN_RESET);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	8939      	ldrh	r1, [r7, #8]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	4618      	mov	r0, r3
 8003e72:	f000 fdaf 	bl	80049d4 <HAL_GPIO_WritePin>
	ret = HAL_SPI_Transmit(hSPI_SX1276.hspi, pData, DataLength, 10);
 8003e76:	6838      	ldr	r0, [r7, #0]
 8003e78:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003e7a:	230a      	movs	r3, #10
 8003e7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e7e:	f002 fc14 	bl	80066aa <HAL_SPI_Transmit>
 8003e82:	4603      	mov	r3, r0
 8003e84:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(hSPI_SX1276.NSS_GPIOx, hSPI_SX1276.NSS_GPIO_Pin, GPIO_PIN_SET);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	8939      	ldrh	r1, [r7, #8]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f000 fda1 	bl	80049d4 <HAL_GPIO_WritePin>

	if(ret!=HAL_OK)
 8003e92:	7dfb      	ldrb	r3, [r7, #23]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d001      	beq.n	8003e9c <SX1276_SPI_Write+0x4c>
	{
		return SX1276_SPI_ERROR;
 8003e98:	2305      	movs	r3, #5
 8003e9a:	e000      	b.n	8003e9e <SX1276_SPI_Write+0x4e>
	}

	return SX1276_OK;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	371c      	adds	r7, #28
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd90      	pop	{r4, r7, pc}

08003ea6 <SX1276_SPI_Read>:
 * 	- SX1276 handle
 * 	- Data register location
 * 	- Length of data
 */
SX1276_StatusTypeDef SX1276_SPI_Read(SPI_SX1276_TypeDef hSPI_SX1276, uint8_t *pData, uint16_t DataLength)
{
 8003ea6:	b590      	push	{r4, r7, lr}
 8003ea8:	b087      	sub	sp, #28
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	463c      	mov	r4, r7
 8003eae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	HAL_StatusTypeDef ret;

	pData[0] &= 0b01111111;										// As per data sheet, read bit needs to be set
 8003eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003eba:	b2da      	uxtb	r2, r3
 8003ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ebe:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(hSPI_SX1276.NSS_GPIOx, hSPI_SX1276.NSS_GPIO_Pin, GPIO_PIN_RESET);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	8939      	ldrh	r1, [r7, #8]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f000 fd84 	bl	80049d4 <HAL_GPIO_WritePin>
	ret = HAL_SPI_Receive(hSPI_SX1276.hspi, pData, DataLength, 10);
 8003ecc:	6838      	ldr	r0, [r7, #0]
 8003ece:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003ed0:	230a      	movs	r3, #10
 8003ed2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ed4:	f002 fd5f 	bl	8006996 <HAL_SPI_Receive>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(hSPI_SX1276.NSS_GPIOx, hSPI_SX1276.NSS_GPIO_Pin, GPIO_PIN_SET);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	8939      	ldrh	r1, [r7, #8]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f000 fd76 	bl	80049d4 <HAL_GPIO_WritePin>

	if(ret!=HAL_OK)
 8003ee8:	7dfb      	ldrb	r3, [r7, #23]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d001      	beq.n	8003ef2 <SX1276_SPI_Read+0x4c>
	{
		return SX1276_SPI_ERROR;
 8003eee:	2305      	movs	r3, #5
 8003ef0:	e000      	b.n	8003ef4 <SX1276_SPI_Read+0x4e>
	}

	return SX1276_OK;
 8003ef2:	2300      	movs	r3, #0
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	371c      	adds	r7, #28
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd90      	pop	{r4, r7, pc}

08003efc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f02:	4b0f      	ldr	r3, [pc, #60]	@ (8003f40 <HAL_MspInit+0x44>)
 8003f04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f06:	4a0e      	ldr	r2, [pc, #56]	@ (8003f40 <HAL_MspInit+0x44>)
 8003f08:	f043 0301 	orr.w	r3, r3, #1
 8003f0c:	6613      	str	r3, [r2, #96]	@ 0x60
 8003f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8003f40 <HAL_MspInit+0x44>)
 8003f10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f12:	f003 0301 	and.w	r3, r3, #1
 8003f16:	607b      	str	r3, [r7, #4]
 8003f18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f1a:	4b09      	ldr	r3, [pc, #36]	@ (8003f40 <HAL_MspInit+0x44>)
 8003f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f1e:	4a08      	ldr	r2, [pc, #32]	@ (8003f40 <HAL_MspInit+0x44>)
 8003f20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f24:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f26:	4b06      	ldr	r3, [pc, #24]	@ (8003f40 <HAL_MspInit+0x44>)
 8003f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f2e:	603b      	str	r3, [r7, #0]
 8003f30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f32:	bf00      	nop
 8003f34:	370c      	adds	r7, #12
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	40021000 	.word	0x40021000

08003f44 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b0a4      	sub	sp, #144	@ 0x90
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f4c:	f107 0308 	add.w	r3, r7, #8
 8003f50:	2288      	movs	r2, #136	@ 0x88
 8003f52:	2100      	movs	r1, #0
 8003f54:	4618      	mov	r0, r3
 8003f56:	f004 f8fd 	bl	8008154 <memset>
  if(hrtc->Instance==RTC)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a14      	ldr	r2, [pc, #80]	@ (8003fb0 <HAL_RTC_MspInit+0x6c>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d120      	bne.n	8003fa6 <HAL_RTC_MspInit+0x62>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003f64:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003f68:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003f6a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003f6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f72:	f107 0308 	add.w	r3, r7, #8
 8003f76:	4618      	mov	r0, r3
 8003f78:	f001 fbf8 	bl	800576c <HAL_RCCEx_PeriphCLKConfig>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d001      	beq.n	8003f86 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8003f82:	f7ff f953 	bl	800322c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003f86:	4b0b      	ldr	r3, [pc, #44]	@ (8003fb4 <HAL_RTC_MspInit+0x70>)
 8003f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f8c:	4a09      	ldr	r2, [pc, #36]	@ (8003fb4 <HAL_RTC_MspInit+0x70>)
 8003f8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8003f96:	2200      	movs	r2, #0
 8003f98:	2100      	movs	r1, #0
 8003f9a:	2003      	movs	r0, #3
 8003f9c:	f000 fb39 	bl	8004612 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8003fa0:	2003      	movs	r0, #3
 8003fa2:	f000 fb52 	bl	800464a <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8003fa6:	bf00      	nop
 8003fa8:	3790      	adds	r7, #144	@ 0x90
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	40002800 	.word	0x40002800
 8003fb4:	40021000 	.word	0x40021000

08003fb8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b08a      	sub	sp, #40	@ 0x28
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fc0:	f107 0314 	add.w	r3, r7, #20
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	601a      	str	r2, [r3, #0]
 8003fc8:	605a      	str	r2, [r3, #4]
 8003fca:	609a      	str	r2, [r3, #8]
 8003fcc:	60da      	str	r2, [r3, #12]
 8003fce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a25      	ldr	r2, [pc, #148]	@ (800406c <HAL_SPI_MspInit+0xb4>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d144      	bne.n	8004064 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003fda:	4b25      	ldr	r3, [pc, #148]	@ (8004070 <HAL_SPI_MspInit+0xb8>)
 8003fdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fde:	4a24      	ldr	r2, [pc, #144]	@ (8004070 <HAL_SPI_MspInit+0xb8>)
 8003fe0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003fe4:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fe6:	4b22      	ldr	r3, [pc, #136]	@ (8004070 <HAL_SPI_MspInit+0xb8>)
 8003fe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fee:	613b      	str	r3, [r7, #16]
 8003ff0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ff2:	4b1f      	ldr	r3, [pc, #124]	@ (8004070 <HAL_SPI_MspInit+0xb8>)
 8003ff4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ff6:	4a1e      	ldr	r2, [pc, #120]	@ (8004070 <HAL_SPI_MspInit+0xb8>)
 8003ff8:	f043 0304 	orr.w	r3, r3, #4
 8003ffc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ffe:	4b1c      	ldr	r3, [pc, #112]	@ (8004070 <HAL_SPI_MspInit+0xb8>)
 8004000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004002:	f003 0304 	and.w	r3, r3, #4
 8004006:	60fb      	str	r3, [r7, #12]
 8004008:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800400a:	4b19      	ldr	r3, [pc, #100]	@ (8004070 <HAL_SPI_MspInit+0xb8>)
 800400c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800400e:	4a18      	ldr	r2, [pc, #96]	@ (8004070 <HAL_SPI_MspInit+0xb8>)
 8004010:	f043 0302 	orr.w	r3, r3, #2
 8004014:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004016:	4b16      	ldr	r3, [pc, #88]	@ (8004070 <HAL_SPI_MspInit+0xb8>)
 8004018:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800401a:	f003 0302 	and.w	r3, r3, #2
 800401e:	60bb      	str	r3, [r7, #8]
 8004020:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004022:	230c      	movs	r3, #12
 8004024:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004026:	2302      	movs	r3, #2
 8004028:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800402a:	2300      	movs	r3, #0
 800402c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800402e:	2303      	movs	r3, #3
 8004030:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004032:	2305      	movs	r3, #5
 8004034:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004036:	f107 0314 	add.w	r3, r7, #20
 800403a:	4619      	mov	r1, r3
 800403c:	480d      	ldr	r0, [pc, #52]	@ (8004074 <HAL_SPI_MspInit+0xbc>)
 800403e:	f000 fb1f 	bl	8004680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004042:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004046:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004048:	2302      	movs	r3, #2
 800404a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800404c:	2300      	movs	r3, #0
 800404e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004050:	2303      	movs	r3, #3
 8004052:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004054:	2305      	movs	r3, #5
 8004056:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004058:	f107 0314 	add.w	r3, r7, #20
 800405c:	4619      	mov	r1, r3
 800405e:	4806      	ldr	r0, [pc, #24]	@ (8004078 <HAL_SPI_MspInit+0xc0>)
 8004060:	f000 fb0e 	bl	8004680 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004064:	bf00      	nop
 8004066:	3728      	adds	r7, #40	@ 0x28
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}
 800406c:	40003800 	.word	0x40003800
 8004070:	40021000 	.word	0x40021000
 8004074:	48000800 	.word	0x48000800
 8004078:	48000400 	.word	0x48000400

0800407c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800407c:	b480      	push	{r7}
 800407e:	b085      	sub	sp, #20
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a0a      	ldr	r2, [pc, #40]	@ (80040b4 <HAL_TIM_Base_MspInit+0x38>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d10b      	bne.n	80040a6 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM16_MspInit 0 */

    /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 800408e:	4b0a      	ldr	r3, [pc, #40]	@ (80040b8 <HAL_TIM_Base_MspInit+0x3c>)
 8004090:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004092:	4a09      	ldr	r2, [pc, #36]	@ (80040b8 <HAL_TIM_Base_MspInit+0x3c>)
 8004094:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004098:	6613      	str	r3, [r2, #96]	@ 0x60
 800409a:	4b07      	ldr	r3, [pc, #28]	@ (80040b8 <HAL_TIM_Base_MspInit+0x3c>)
 800409c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800409e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040a2:	60fb      	str	r3, [r7, #12]
 80040a4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM16_MspInit 1 */

  }

}
 80040a6:	bf00      	nop
 80040a8:	3714      	adds	r7, #20
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop
 80040b4:	40014400 	.word	0x40014400
 80040b8:	40021000 	.word	0x40021000

080040bc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b0ac      	sub	sp, #176	@ 0xb0
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040c4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80040c8:	2200      	movs	r2, #0
 80040ca:	601a      	str	r2, [r3, #0]
 80040cc:	605a      	str	r2, [r3, #4]
 80040ce:	609a      	str	r2, [r3, #8]
 80040d0:	60da      	str	r2, [r3, #12]
 80040d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80040d4:	f107 0314 	add.w	r3, r7, #20
 80040d8:	2288      	movs	r2, #136	@ 0x88
 80040da:	2100      	movs	r1, #0
 80040dc:	4618      	mov	r0, r3
 80040de:	f004 f839 	bl	8008154 <memset>
  if(huart->Instance==USART2)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a21      	ldr	r2, [pc, #132]	@ (800416c <HAL_UART_MspInit+0xb0>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d13b      	bne.n	8004164 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80040ec:	2302      	movs	r3, #2
 80040ee:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_HSI;
 80040f0:	2308      	movs	r3, #8
 80040f2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80040f4:	f107 0314 	add.w	r3, r7, #20
 80040f8:	4618      	mov	r0, r3
 80040fa:	f001 fb37 	bl	800576c <HAL_RCCEx_PeriphCLKConfig>
 80040fe:	4603      	mov	r3, r0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d001      	beq.n	8004108 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004104:	f7ff f892 	bl	800322c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004108:	4b19      	ldr	r3, [pc, #100]	@ (8004170 <HAL_UART_MspInit+0xb4>)
 800410a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800410c:	4a18      	ldr	r2, [pc, #96]	@ (8004170 <HAL_UART_MspInit+0xb4>)
 800410e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004112:	6593      	str	r3, [r2, #88]	@ 0x58
 8004114:	4b16      	ldr	r3, [pc, #88]	@ (8004170 <HAL_UART_MspInit+0xb4>)
 8004116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004118:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800411c:	613b      	str	r3, [r7, #16]
 800411e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004120:	4b13      	ldr	r3, [pc, #76]	@ (8004170 <HAL_UART_MspInit+0xb4>)
 8004122:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004124:	4a12      	ldr	r2, [pc, #72]	@ (8004170 <HAL_UART_MspInit+0xb4>)
 8004126:	f043 0301 	orr.w	r3, r3, #1
 800412a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800412c:	4b10      	ldr	r3, [pc, #64]	@ (8004170 <HAL_UART_MspInit+0xb4>)
 800412e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004130:	f003 0301 	and.w	r3, r3, #1
 8004134:	60fb      	str	r3, [r7, #12]
 8004136:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004138:	230c      	movs	r3, #12
 800413a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800413e:	2302      	movs	r3, #2
 8004140:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004144:	2300      	movs	r3, #0
 8004146:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800414a:	2303      	movs	r3, #3
 800414c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004150:	2307      	movs	r3, #7
 8004152:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004156:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800415a:	4619      	mov	r1, r3
 800415c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004160:	f000 fa8e 	bl	8004680 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8004164:	bf00      	nop
 8004166:	37b0      	adds	r7, #176	@ 0xb0
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}
 800416c:	40004400 	.word	0x40004400
 8004170:	40021000 	.word	0x40021000

08004174 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004174:	b480      	push	{r7}
 8004176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004178:	bf00      	nop
 800417a:	e7fd      	b.n	8004178 <NMI_Handler+0x4>

0800417c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800417c:	b480      	push	{r7}
 800417e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004180:	bf00      	nop
 8004182:	e7fd      	b.n	8004180 <HardFault_Handler+0x4>

08004184 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004184:	b480      	push	{r7}
 8004186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004188:	bf00      	nop
 800418a:	e7fd      	b.n	8004188 <MemManage_Handler+0x4>

0800418c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800418c:	b480      	push	{r7}
 800418e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004190:	bf00      	nop
 8004192:	e7fd      	b.n	8004190 <BusFault_Handler+0x4>

08004194 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004194:	b480      	push	{r7}
 8004196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004198:	bf00      	nop
 800419a:	e7fd      	b.n	8004198 <UsageFault_Handler+0x4>

0800419c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800419c:	b480      	push	{r7}
 800419e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80041a0:	bf00      	nop
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr

080041aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80041aa:	b480      	push	{r7}
 80041ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80041ae:	bf00      	nop
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80041b8:	b480      	push	{r7}
 80041ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80041bc:	bf00      	nop
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr

080041c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80041ca:	f000 f8e3 	bl	8004394 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80041ce:	bf00      	nop
 80041d0:	bd80      	pop	{r7, pc}
	...

080041d4 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80041d8:	4802      	ldr	r0, [pc, #8]	@ (80041e4 <RTC_WKUP_IRQHandler+0x10>)
 80041da:	f002 f993 	bl	8006504 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 80041de:	bf00      	nop
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	20000078 	.word	0x20000078

080041e8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80041ec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80041f0:	f000 fc08 	bl	8004a04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80041f4:	bf00      	nop
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b086      	sub	sp, #24
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004200:	4a14      	ldr	r2, [pc, #80]	@ (8004254 <_sbrk+0x5c>)
 8004202:	4b15      	ldr	r3, [pc, #84]	@ (8004258 <_sbrk+0x60>)
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800420c:	4b13      	ldr	r3, [pc, #76]	@ (800425c <_sbrk+0x64>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d102      	bne.n	800421a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004214:	4b11      	ldr	r3, [pc, #68]	@ (800425c <_sbrk+0x64>)
 8004216:	4a12      	ldr	r2, [pc, #72]	@ (8004260 <_sbrk+0x68>)
 8004218:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800421a:	4b10      	ldr	r3, [pc, #64]	@ (800425c <_sbrk+0x64>)
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	4413      	add	r3, r2
 8004222:	693a      	ldr	r2, [r7, #16]
 8004224:	429a      	cmp	r2, r3
 8004226:	d207      	bcs.n	8004238 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004228:	f003 ff9c 	bl	8008164 <__errno>
 800422c:	4603      	mov	r3, r0
 800422e:	220c      	movs	r2, #12
 8004230:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004232:	f04f 33ff 	mov.w	r3, #4294967295
 8004236:	e009      	b.n	800424c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004238:	4b08      	ldr	r3, [pc, #32]	@ (800425c <_sbrk+0x64>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800423e:	4b07      	ldr	r3, [pc, #28]	@ (800425c <_sbrk+0x64>)
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4413      	add	r3, r2
 8004246:	4a05      	ldr	r2, [pc, #20]	@ (800425c <_sbrk+0x64>)
 8004248:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800424a:	68fb      	ldr	r3, [r7, #12]
}
 800424c:	4618      	mov	r0, r3
 800424e:	3718      	adds	r7, #24
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	20018000 	.word	0x20018000
 8004258:	00000400 	.word	0x00000400
 800425c:	200001d8 	.word	0x200001d8
 8004260:	20000328 	.word	0x20000328

08004264 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004264:	b480      	push	{r7}
 8004266:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004268:	4b06      	ldr	r3, [pc, #24]	@ (8004284 <SystemInit+0x20>)
 800426a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800426e:	4a05      	ldr	r2, [pc, #20]	@ (8004284 <SystemInit+0x20>)
 8004270:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004274:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8004278:	bf00      	nop
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop
 8004284:	e000ed00 	.word	0xe000ed00

08004288 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004288:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80042c0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800428c:	f7ff ffea 	bl	8004264 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004290:	480c      	ldr	r0, [pc, #48]	@ (80042c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8004292:	490d      	ldr	r1, [pc, #52]	@ (80042c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004294:	4a0d      	ldr	r2, [pc, #52]	@ (80042cc <LoopForever+0xe>)
  movs r3, #0
 8004296:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004298:	e002      	b.n	80042a0 <LoopCopyDataInit>

0800429a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800429a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800429c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800429e:	3304      	adds	r3, #4

080042a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80042a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80042a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80042a4:	d3f9      	bcc.n	800429a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80042a6:	4a0a      	ldr	r2, [pc, #40]	@ (80042d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80042a8:	4c0a      	ldr	r4, [pc, #40]	@ (80042d4 <LoopForever+0x16>)
  movs r3, #0
 80042aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80042ac:	e001      	b.n	80042b2 <LoopFillZerobss>

080042ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80042ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80042b0:	3204      	adds	r2, #4

080042b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80042b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80042b4:	d3fb      	bcc.n	80042ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80042b6:	f003 ff5b 	bl	8008170 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80042ba:	f7fc fe35 	bl	8000f28 <main>

080042be <LoopForever>:

LoopForever:
    b LoopForever
 80042be:	e7fe      	b.n	80042be <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80042c0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80042c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80042c8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80042cc:	080090f8 	.word	0x080090f8
  ldr r2, =_sbss
 80042d0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80042d4:	20000328 	.word	0x20000328

080042d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80042d8:	e7fe      	b.n	80042d8 <ADC1_2_IRQHandler>
	...

080042dc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80042e2:	2300      	movs	r3, #0
 80042e4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80042e6:	4b0c      	ldr	r3, [pc, #48]	@ (8004318 <HAL_Init+0x3c>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a0b      	ldr	r2, [pc, #44]	@ (8004318 <HAL_Init+0x3c>)
 80042ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042f0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80042f2:	2003      	movs	r0, #3
 80042f4:	f000 f982 	bl	80045fc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80042f8:	200f      	movs	r0, #15
 80042fa:	f000 f80f 	bl	800431c <HAL_InitTick>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d002      	beq.n	800430a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	71fb      	strb	r3, [r7, #7]
 8004308:	e001      	b.n	800430e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800430a:	f7ff fdf7 	bl	8003efc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800430e:	79fb      	ldrb	r3, [r7, #7]
}
 8004310:	4618      	mov	r0, r3
 8004312:	3708      	adds	r7, #8
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	40022000 	.word	0x40022000

0800431c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004324:	2300      	movs	r3, #0
 8004326:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004328:	4b17      	ldr	r3, [pc, #92]	@ (8004388 <HAL_InitTick+0x6c>)
 800432a:	781b      	ldrb	r3, [r3, #0]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d023      	beq.n	8004378 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004330:	4b16      	ldr	r3, [pc, #88]	@ (800438c <HAL_InitTick+0x70>)
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	4b14      	ldr	r3, [pc, #80]	@ (8004388 <HAL_InitTick+0x6c>)
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	4619      	mov	r1, r3
 800433a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800433e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004342:	fbb2 f3f3 	udiv	r3, r2, r3
 8004346:	4618      	mov	r0, r3
 8004348:	f000 f98d 	bl	8004666 <HAL_SYSTICK_Config>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d10f      	bne.n	8004372 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2b0f      	cmp	r3, #15
 8004356:	d809      	bhi.n	800436c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004358:	2200      	movs	r2, #0
 800435a:	6879      	ldr	r1, [r7, #4]
 800435c:	f04f 30ff 	mov.w	r0, #4294967295
 8004360:	f000 f957 	bl	8004612 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004364:	4a0a      	ldr	r2, [pc, #40]	@ (8004390 <HAL_InitTick+0x74>)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6013      	str	r3, [r2, #0]
 800436a:	e007      	b.n	800437c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	73fb      	strb	r3, [r7, #15]
 8004370:	e004      	b.n	800437c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	73fb      	strb	r3, [r7, #15]
 8004376:	e001      	b.n	800437c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800437c:	7bfb      	ldrb	r3, [r7, #15]
}
 800437e:	4618      	mov	r0, r3
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	20000008 	.word	0x20000008
 800438c:	20000000 	.word	0x20000000
 8004390:	20000004 	.word	0x20000004

08004394 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004394:	b480      	push	{r7}
 8004396:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004398:	4b06      	ldr	r3, [pc, #24]	@ (80043b4 <HAL_IncTick+0x20>)
 800439a:	781b      	ldrb	r3, [r3, #0]
 800439c:	461a      	mov	r2, r3
 800439e:	4b06      	ldr	r3, [pc, #24]	@ (80043b8 <HAL_IncTick+0x24>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4413      	add	r3, r2
 80043a4:	4a04      	ldr	r2, [pc, #16]	@ (80043b8 <HAL_IncTick+0x24>)
 80043a6:	6013      	str	r3, [r2, #0]
}
 80043a8:	bf00      	nop
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	20000008 	.word	0x20000008
 80043b8:	200001dc 	.word	0x200001dc

080043bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80043bc:	b480      	push	{r7}
 80043be:	af00      	add	r7, sp, #0
  return uwTick;
 80043c0:	4b03      	ldr	r3, [pc, #12]	@ (80043d0 <HAL_GetTick+0x14>)
 80043c2:	681b      	ldr	r3, [r3, #0]
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr
 80043ce:	bf00      	nop
 80043d0:	200001dc 	.word	0x200001dc

080043d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b084      	sub	sp, #16
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80043dc:	f7ff ffee 	bl	80043bc <HAL_GetTick>
 80043e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043ec:	d005      	beq.n	80043fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80043ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004418 <HAL_Delay+0x44>)
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	461a      	mov	r2, r3
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	4413      	add	r3, r2
 80043f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80043fa:	bf00      	nop
 80043fc:	f7ff ffde 	bl	80043bc <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	68fa      	ldr	r2, [r7, #12]
 8004408:	429a      	cmp	r2, r3
 800440a:	d8f7      	bhi.n	80043fc <HAL_Delay+0x28>
  {
  }
}
 800440c:	bf00      	nop
 800440e:	bf00      	nop
 8004410:	3710      	adds	r7, #16
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	20000008 	.word	0x20000008

0800441c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800441c:	b480      	push	{r7}
 800441e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8004420:	4b05      	ldr	r3, [pc, #20]	@ (8004438 <HAL_SuspendTick+0x1c>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a04      	ldr	r2, [pc, #16]	@ (8004438 <HAL_SuspendTick+0x1c>)
 8004426:	f023 0302 	bic.w	r3, r3, #2
 800442a:	6013      	str	r3, [r2, #0]
}
 800442c:	bf00      	nop
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr
 8004436:	bf00      	nop
 8004438:	e000e010 	.word	0xe000e010

0800443c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 800443c:	b480      	push	{r7}
 800443e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8004440:	4b05      	ldr	r3, [pc, #20]	@ (8004458 <HAL_ResumeTick+0x1c>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a04      	ldr	r2, [pc, #16]	@ (8004458 <HAL_ResumeTick+0x1c>)
 8004446:	f043 0302 	orr.w	r3, r3, #2
 800444a:	6013      	str	r3, [r2, #0]
}
 800444c:	bf00      	nop
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	e000e010 	.word	0xe000e010

0800445c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800445c:	b480      	push	{r7}
 800445e:	b085      	sub	sp, #20
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f003 0307 	and.w	r3, r3, #7
 800446a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800446c:	4b0c      	ldr	r3, [pc, #48]	@ (80044a0 <__NVIC_SetPriorityGrouping+0x44>)
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004472:	68ba      	ldr	r2, [r7, #8]
 8004474:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004478:	4013      	ands	r3, r2
 800447a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004484:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004488:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800448c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800448e:	4a04      	ldr	r2, [pc, #16]	@ (80044a0 <__NVIC_SetPriorityGrouping+0x44>)
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	60d3      	str	r3, [r2, #12]
}
 8004494:	bf00      	nop
 8004496:	3714      	adds	r7, #20
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	e000ed00 	.word	0xe000ed00

080044a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044a8:	4b04      	ldr	r3, [pc, #16]	@ (80044bc <__NVIC_GetPriorityGrouping+0x18>)
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	0a1b      	lsrs	r3, r3, #8
 80044ae:	f003 0307 	and.w	r3, r3, #7
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr
 80044bc:	e000ed00 	.word	0xe000ed00

080044c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	4603      	mov	r3, r0
 80044c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	db0b      	blt.n	80044ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044d2:	79fb      	ldrb	r3, [r7, #7]
 80044d4:	f003 021f 	and.w	r2, r3, #31
 80044d8:	4907      	ldr	r1, [pc, #28]	@ (80044f8 <__NVIC_EnableIRQ+0x38>)
 80044da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044de:	095b      	lsrs	r3, r3, #5
 80044e0:	2001      	movs	r0, #1
 80044e2:	fa00 f202 	lsl.w	r2, r0, r2
 80044e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80044ea:	bf00      	nop
 80044ec:	370c      	adds	r7, #12
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr
 80044f6:	bf00      	nop
 80044f8:	e000e100 	.word	0xe000e100

080044fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	4603      	mov	r3, r0
 8004504:	6039      	str	r1, [r7, #0]
 8004506:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004508:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800450c:	2b00      	cmp	r3, #0
 800450e:	db0a      	blt.n	8004526 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	b2da      	uxtb	r2, r3
 8004514:	490c      	ldr	r1, [pc, #48]	@ (8004548 <__NVIC_SetPriority+0x4c>)
 8004516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800451a:	0112      	lsls	r2, r2, #4
 800451c:	b2d2      	uxtb	r2, r2
 800451e:	440b      	add	r3, r1
 8004520:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004524:	e00a      	b.n	800453c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	b2da      	uxtb	r2, r3
 800452a:	4908      	ldr	r1, [pc, #32]	@ (800454c <__NVIC_SetPriority+0x50>)
 800452c:	79fb      	ldrb	r3, [r7, #7]
 800452e:	f003 030f 	and.w	r3, r3, #15
 8004532:	3b04      	subs	r3, #4
 8004534:	0112      	lsls	r2, r2, #4
 8004536:	b2d2      	uxtb	r2, r2
 8004538:	440b      	add	r3, r1
 800453a:	761a      	strb	r2, [r3, #24]
}
 800453c:	bf00      	nop
 800453e:	370c      	adds	r7, #12
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr
 8004548:	e000e100 	.word	0xe000e100
 800454c:	e000ed00 	.word	0xe000ed00

08004550 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004550:	b480      	push	{r7}
 8004552:	b089      	sub	sp, #36	@ 0x24
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f003 0307 	and.w	r3, r3, #7
 8004562:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	f1c3 0307 	rsb	r3, r3, #7
 800456a:	2b04      	cmp	r3, #4
 800456c:	bf28      	it	cs
 800456e:	2304      	movcs	r3, #4
 8004570:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	3304      	adds	r3, #4
 8004576:	2b06      	cmp	r3, #6
 8004578:	d902      	bls.n	8004580 <NVIC_EncodePriority+0x30>
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	3b03      	subs	r3, #3
 800457e:	e000      	b.n	8004582 <NVIC_EncodePriority+0x32>
 8004580:	2300      	movs	r3, #0
 8004582:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004584:	f04f 32ff 	mov.w	r2, #4294967295
 8004588:	69bb      	ldr	r3, [r7, #24]
 800458a:	fa02 f303 	lsl.w	r3, r2, r3
 800458e:	43da      	mvns	r2, r3
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	401a      	ands	r2, r3
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004598:	f04f 31ff 	mov.w	r1, #4294967295
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	fa01 f303 	lsl.w	r3, r1, r3
 80045a2:	43d9      	mvns	r1, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045a8:	4313      	orrs	r3, r2
         );
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3724      	adds	r7, #36	@ 0x24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr
	...

080045b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b082      	sub	sp, #8
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	3b01      	subs	r3, #1
 80045c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80045c8:	d301      	bcc.n	80045ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80045ca:	2301      	movs	r3, #1
 80045cc:	e00f      	b.n	80045ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80045ce:	4a0a      	ldr	r2, [pc, #40]	@ (80045f8 <SysTick_Config+0x40>)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	3b01      	subs	r3, #1
 80045d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80045d6:	210f      	movs	r1, #15
 80045d8:	f04f 30ff 	mov.w	r0, #4294967295
 80045dc:	f7ff ff8e 	bl	80044fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80045e0:	4b05      	ldr	r3, [pc, #20]	@ (80045f8 <SysTick_Config+0x40>)
 80045e2:	2200      	movs	r2, #0
 80045e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80045e6:	4b04      	ldr	r3, [pc, #16]	@ (80045f8 <SysTick_Config+0x40>)
 80045e8:	2207      	movs	r2, #7
 80045ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3708      	adds	r7, #8
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	bf00      	nop
 80045f8:	e000e010 	.word	0xe000e010

080045fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b082      	sub	sp, #8
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	f7ff ff29 	bl	800445c <__NVIC_SetPriorityGrouping>
}
 800460a:	bf00      	nop
 800460c:	3708      	adds	r7, #8
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}

08004612 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004612:	b580      	push	{r7, lr}
 8004614:	b086      	sub	sp, #24
 8004616:	af00      	add	r7, sp, #0
 8004618:	4603      	mov	r3, r0
 800461a:	60b9      	str	r1, [r7, #8]
 800461c:	607a      	str	r2, [r7, #4]
 800461e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004620:	2300      	movs	r3, #0
 8004622:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004624:	f7ff ff3e 	bl	80044a4 <__NVIC_GetPriorityGrouping>
 8004628:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	68b9      	ldr	r1, [r7, #8]
 800462e:	6978      	ldr	r0, [r7, #20]
 8004630:	f7ff ff8e 	bl	8004550 <NVIC_EncodePriority>
 8004634:	4602      	mov	r2, r0
 8004636:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800463a:	4611      	mov	r1, r2
 800463c:	4618      	mov	r0, r3
 800463e:	f7ff ff5d 	bl	80044fc <__NVIC_SetPriority>
}
 8004642:	bf00      	nop
 8004644:	3718      	adds	r7, #24
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800464a:	b580      	push	{r7, lr}
 800464c:	b082      	sub	sp, #8
 800464e:	af00      	add	r7, sp, #0
 8004650:	4603      	mov	r3, r0
 8004652:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004658:	4618      	mov	r0, r3
 800465a:	f7ff ff31 	bl	80044c0 <__NVIC_EnableIRQ>
}
 800465e:	bf00      	nop
 8004660:	3708      	adds	r7, #8
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}

08004666 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004666:	b580      	push	{r7, lr}
 8004668:	b082      	sub	sp, #8
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f7ff ffa2 	bl	80045b8 <SysTick_Config>
 8004674:	4603      	mov	r3, r0
}
 8004676:	4618      	mov	r0, r3
 8004678:	3708      	adds	r7, #8
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
	...

08004680 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004680:	b480      	push	{r7}
 8004682:	b087      	sub	sp, #28
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800468a:	2300      	movs	r3, #0
 800468c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800468e:	e17f      	b.n	8004990 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	2101      	movs	r1, #1
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	fa01 f303 	lsl.w	r3, r1, r3
 800469c:	4013      	ands	r3, r2
 800469e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	f000 8171 	beq.w	800498a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f003 0303 	and.w	r3, r3, #3
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d005      	beq.n	80046c0 <HAL_GPIO_Init+0x40>
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	f003 0303 	and.w	r3, r3, #3
 80046bc:	2b02      	cmp	r3, #2
 80046be:	d130      	bne.n	8004722 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	005b      	lsls	r3, r3, #1
 80046ca:	2203      	movs	r2, #3
 80046cc:	fa02 f303 	lsl.w	r3, r2, r3
 80046d0:	43db      	mvns	r3, r3
 80046d2:	693a      	ldr	r2, [r7, #16]
 80046d4:	4013      	ands	r3, r2
 80046d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	68da      	ldr	r2, [r3, #12]
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	005b      	lsls	r3, r3, #1
 80046e0:	fa02 f303 	lsl.w	r3, r2, r3
 80046e4:	693a      	ldr	r2, [r7, #16]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	693a      	ldr	r2, [r7, #16]
 80046ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80046f6:	2201      	movs	r2, #1
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	fa02 f303 	lsl.w	r3, r2, r3
 80046fe:	43db      	mvns	r3, r3
 8004700:	693a      	ldr	r2, [r7, #16]
 8004702:	4013      	ands	r3, r2
 8004704:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	091b      	lsrs	r3, r3, #4
 800470c:	f003 0201 	and.w	r2, r3, #1
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	fa02 f303 	lsl.w	r3, r2, r3
 8004716:	693a      	ldr	r2, [r7, #16]
 8004718:	4313      	orrs	r3, r2
 800471a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	693a      	ldr	r2, [r7, #16]
 8004720:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	f003 0303 	and.w	r3, r3, #3
 800472a:	2b03      	cmp	r3, #3
 800472c:	d118      	bne.n	8004760 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004732:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004734:	2201      	movs	r2, #1
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	fa02 f303 	lsl.w	r3, r2, r3
 800473c:	43db      	mvns	r3, r3
 800473e:	693a      	ldr	r2, [r7, #16]
 8004740:	4013      	ands	r3, r2
 8004742:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	08db      	lsrs	r3, r3, #3
 800474a:	f003 0201 	and.w	r2, r3, #1
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	fa02 f303 	lsl.w	r3, r2, r3
 8004754:	693a      	ldr	r2, [r7, #16]
 8004756:	4313      	orrs	r3, r2
 8004758:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	693a      	ldr	r2, [r7, #16]
 800475e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f003 0303 	and.w	r3, r3, #3
 8004768:	2b03      	cmp	r3, #3
 800476a:	d017      	beq.n	800479c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	005b      	lsls	r3, r3, #1
 8004776:	2203      	movs	r2, #3
 8004778:	fa02 f303 	lsl.w	r3, r2, r3
 800477c:	43db      	mvns	r3, r3
 800477e:	693a      	ldr	r2, [r7, #16]
 8004780:	4013      	ands	r3, r2
 8004782:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	689a      	ldr	r2, [r3, #8]
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	005b      	lsls	r3, r3, #1
 800478c:	fa02 f303 	lsl.w	r3, r2, r3
 8004790:	693a      	ldr	r2, [r7, #16]
 8004792:	4313      	orrs	r3, r2
 8004794:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	693a      	ldr	r2, [r7, #16]
 800479a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	f003 0303 	and.w	r3, r3, #3
 80047a4:	2b02      	cmp	r3, #2
 80047a6:	d123      	bne.n	80047f0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	08da      	lsrs	r2, r3, #3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	3208      	adds	r2, #8
 80047b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	f003 0307 	and.w	r3, r3, #7
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	220f      	movs	r2, #15
 80047c0:	fa02 f303 	lsl.w	r3, r2, r3
 80047c4:	43db      	mvns	r3, r3
 80047c6:	693a      	ldr	r2, [r7, #16]
 80047c8:	4013      	ands	r3, r2
 80047ca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	691a      	ldr	r2, [r3, #16]
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	f003 0307 	and.w	r3, r3, #7
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	fa02 f303 	lsl.w	r3, r2, r3
 80047dc:	693a      	ldr	r2, [r7, #16]
 80047de:	4313      	orrs	r3, r2
 80047e0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	08da      	lsrs	r2, r3, #3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	3208      	adds	r2, #8
 80047ea:	6939      	ldr	r1, [r7, #16]
 80047ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	005b      	lsls	r3, r3, #1
 80047fa:	2203      	movs	r2, #3
 80047fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004800:	43db      	mvns	r3, r3
 8004802:	693a      	ldr	r2, [r7, #16]
 8004804:	4013      	ands	r3, r2
 8004806:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	f003 0203 	and.w	r2, r3, #3
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	005b      	lsls	r3, r3, #1
 8004814:	fa02 f303 	lsl.w	r3, r2, r3
 8004818:	693a      	ldr	r2, [r7, #16]
 800481a:	4313      	orrs	r3, r2
 800481c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	693a      	ldr	r2, [r7, #16]
 8004822:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800482c:	2b00      	cmp	r3, #0
 800482e:	f000 80ac 	beq.w	800498a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004832:	4b5f      	ldr	r3, [pc, #380]	@ (80049b0 <HAL_GPIO_Init+0x330>)
 8004834:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004836:	4a5e      	ldr	r2, [pc, #376]	@ (80049b0 <HAL_GPIO_Init+0x330>)
 8004838:	f043 0301 	orr.w	r3, r3, #1
 800483c:	6613      	str	r3, [r2, #96]	@ 0x60
 800483e:	4b5c      	ldr	r3, [pc, #368]	@ (80049b0 <HAL_GPIO_Init+0x330>)
 8004840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004842:	f003 0301 	and.w	r3, r3, #1
 8004846:	60bb      	str	r3, [r7, #8]
 8004848:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800484a:	4a5a      	ldr	r2, [pc, #360]	@ (80049b4 <HAL_GPIO_Init+0x334>)
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	089b      	lsrs	r3, r3, #2
 8004850:	3302      	adds	r3, #2
 8004852:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004856:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	f003 0303 	and.w	r3, r3, #3
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	220f      	movs	r2, #15
 8004862:	fa02 f303 	lsl.w	r3, r2, r3
 8004866:	43db      	mvns	r3, r3
 8004868:	693a      	ldr	r2, [r7, #16]
 800486a:	4013      	ands	r3, r2
 800486c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004874:	d025      	beq.n	80048c2 <HAL_GPIO_Init+0x242>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a4f      	ldr	r2, [pc, #316]	@ (80049b8 <HAL_GPIO_Init+0x338>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d01f      	beq.n	80048be <HAL_GPIO_Init+0x23e>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4a4e      	ldr	r2, [pc, #312]	@ (80049bc <HAL_GPIO_Init+0x33c>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d019      	beq.n	80048ba <HAL_GPIO_Init+0x23a>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4a4d      	ldr	r2, [pc, #308]	@ (80049c0 <HAL_GPIO_Init+0x340>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d013      	beq.n	80048b6 <HAL_GPIO_Init+0x236>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a4c      	ldr	r2, [pc, #304]	@ (80049c4 <HAL_GPIO_Init+0x344>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d00d      	beq.n	80048b2 <HAL_GPIO_Init+0x232>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a4b      	ldr	r2, [pc, #300]	@ (80049c8 <HAL_GPIO_Init+0x348>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d007      	beq.n	80048ae <HAL_GPIO_Init+0x22e>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a4a      	ldr	r2, [pc, #296]	@ (80049cc <HAL_GPIO_Init+0x34c>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d101      	bne.n	80048aa <HAL_GPIO_Init+0x22a>
 80048a6:	2306      	movs	r3, #6
 80048a8:	e00c      	b.n	80048c4 <HAL_GPIO_Init+0x244>
 80048aa:	2307      	movs	r3, #7
 80048ac:	e00a      	b.n	80048c4 <HAL_GPIO_Init+0x244>
 80048ae:	2305      	movs	r3, #5
 80048b0:	e008      	b.n	80048c4 <HAL_GPIO_Init+0x244>
 80048b2:	2304      	movs	r3, #4
 80048b4:	e006      	b.n	80048c4 <HAL_GPIO_Init+0x244>
 80048b6:	2303      	movs	r3, #3
 80048b8:	e004      	b.n	80048c4 <HAL_GPIO_Init+0x244>
 80048ba:	2302      	movs	r3, #2
 80048bc:	e002      	b.n	80048c4 <HAL_GPIO_Init+0x244>
 80048be:	2301      	movs	r3, #1
 80048c0:	e000      	b.n	80048c4 <HAL_GPIO_Init+0x244>
 80048c2:	2300      	movs	r3, #0
 80048c4:	697a      	ldr	r2, [r7, #20]
 80048c6:	f002 0203 	and.w	r2, r2, #3
 80048ca:	0092      	lsls	r2, r2, #2
 80048cc:	4093      	lsls	r3, r2
 80048ce:	693a      	ldr	r2, [r7, #16]
 80048d0:	4313      	orrs	r3, r2
 80048d2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80048d4:	4937      	ldr	r1, [pc, #220]	@ (80049b4 <HAL_GPIO_Init+0x334>)
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	089b      	lsrs	r3, r3, #2
 80048da:	3302      	adds	r3, #2
 80048dc:	693a      	ldr	r2, [r7, #16]
 80048de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80048e2:	4b3b      	ldr	r3, [pc, #236]	@ (80049d0 <HAL_GPIO_Init+0x350>)
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	43db      	mvns	r3, r3
 80048ec:	693a      	ldr	r2, [r7, #16]
 80048ee:	4013      	ands	r3, r2
 80048f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d003      	beq.n	8004906 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	4313      	orrs	r3, r2
 8004904:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004906:	4a32      	ldr	r2, [pc, #200]	@ (80049d0 <HAL_GPIO_Init+0x350>)
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800490c:	4b30      	ldr	r3, [pc, #192]	@ (80049d0 <HAL_GPIO_Init+0x350>)
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	43db      	mvns	r3, r3
 8004916:	693a      	ldr	r2, [r7, #16]
 8004918:	4013      	ands	r3, r2
 800491a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004924:	2b00      	cmp	r3, #0
 8004926:	d003      	beq.n	8004930 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004928:	693a      	ldr	r2, [r7, #16]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	4313      	orrs	r3, r2
 800492e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004930:	4a27      	ldr	r2, [pc, #156]	@ (80049d0 <HAL_GPIO_Init+0x350>)
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004936:	4b26      	ldr	r3, [pc, #152]	@ (80049d0 <HAL_GPIO_Init+0x350>)
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	43db      	mvns	r3, r3
 8004940:	693a      	ldr	r2, [r7, #16]
 8004942:	4013      	ands	r3, r2
 8004944:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800494e:	2b00      	cmp	r3, #0
 8004950:	d003      	beq.n	800495a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004952:	693a      	ldr	r2, [r7, #16]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	4313      	orrs	r3, r2
 8004958:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800495a:	4a1d      	ldr	r2, [pc, #116]	@ (80049d0 <HAL_GPIO_Init+0x350>)
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004960:	4b1b      	ldr	r3, [pc, #108]	@ (80049d0 <HAL_GPIO_Init+0x350>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	43db      	mvns	r3, r3
 800496a:	693a      	ldr	r2, [r7, #16]
 800496c:	4013      	ands	r3, r2
 800496e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004978:	2b00      	cmp	r3, #0
 800497a:	d003      	beq.n	8004984 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800497c:	693a      	ldr	r2, [r7, #16]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	4313      	orrs	r3, r2
 8004982:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004984:	4a12      	ldr	r2, [pc, #72]	@ (80049d0 <HAL_GPIO_Init+0x350>)
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	3301      	adds	r3, #1
 800498e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	fa22 f303 	lsr.w	r3, r2, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	f47f ae78 	bne.w	8004690 <HAL_GPIO_Init+0x10>
  }
}
 80049a0:	bf00      	nop
 80049a2:	bf00      	nop
 80049a4:	371c      	adds	r7, #28
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr
 80049ae:	bf00      	nop
 80049b0:	40021000 	.word	0x40021000
 80049b4:	40010000 	.word	0x40010000
 80049b8:	48000400 	.word	0x48000400
 80049bc:	48000800 	.word	0x48000800
 80049c0:	48000c00 	.word	0x48000c00
 80049c4:	48001000 	.word	0x48001000
 80049c8:	48001400 	.word	0x48001400
 80049cc:	48001800 	.word	0x48001800
 80049d0:	40010400 	.word	0x40010400

080049d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	460b      	mov	r3, r1
 80049de:	807b      	strh	r3, [r7, #2]
 80049e0:	4613      	mov	r3, r2
 80049e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80049e4:	787b      	ldrb	r3, [r7, #1]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d003      	beq.n	80049f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80049ea:	887a      	ldrh	r2, [r7, #2]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80049f0:	e002      	b.n	80049f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80049f2:	887a      	ldrh	r2, [r7, #2]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004a0e:	4b08      	ldr	r3, [pc, #32]	@ (8004a30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a10:	695a      	ldr	r2, [r3, #20]
 8004a12:	88fb      	ldrh	r3, [r7, #6]
 8004a14:	4013      	ands	r3, r2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d006      	beq.n	8004a28 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004a1a:	4a05      	ldr	r2, [pc, #20]	@ (8004a30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a1c:	88fb      	ldrh	r3, [r7, #6]
 8004a1e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004a20:	88fb      	ldrh	r3, [r7, #6]
 8004a22:	4618      	mov	r0, r3
 8004a24:	f000 f806 	bl	8004a34 <HAL_GPIO_EXTI_Callback>
  }
}
 8004a28:	bf00      	nop
 8004a2a:	3708      	adds	r7, #8
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	40010400 	.word	0x40010400

08004a34 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004a3e:	bf00      	nop
 8004a40:	370c      	adds	r7, #12
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
	...

08004a4c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004a50:	4b04      	ldr	r3, [pc, #16]	@ (8004a64 <HAL_PWREx_GetVoltageRange+0x18>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	40007000 	.word	0x40007000

08004a68 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a76:	d130      	bne.n	8004ada <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a78:	4b23      	ldr	r3, [pc, #140]	@ (8004b08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a84:	d038      	beq.n	8004af8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a86:	4b20      	ldr	r3, [pc, #128]	@ (8004b08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004a8e:	4a1e      	ldr	r2, [pc, #120]	@ (8004b08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a90:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a94:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004a96:	4b1d      	ldr	r3, [pc, #116]	@ (8004b0c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2232      	movs	r2, #50	@ 0x32
 8004a9c:	fb02 f303 	mul.w	r3, r2, r3
 8004aa0:	4a1b      	ldr	r2, [pc, #108]	@ (8004b10 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa6:	0c9b      	lsrs	r3, r3, #18
 8004aa8:	3301      	adds	r3, #1
 8004aaa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004aac:	e002      	b.n	8004ab4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	3b01      	subs	r3, #1
 8004ab2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ab4:	4b14      	ldr	r3, [pc, #80]	@ (8004b08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ab6:	695b      	ldr	r3, [r3, #20]
 8004ab8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004abc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ac0:	d102      	bne.n	8004ac8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d1f2      	bne.n	8004aae <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8004b08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ad0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ad4:	d110      	bne.n	8004af8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e00f      	b.n	8004afa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004ada:	4b0b      	ldr	r3, [pc, #44]	@ (8004b08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004ae2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ae6:	d007      	beq.n	8004af8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004ae8:	4b07      	ldr	r3, [pc, #28]	@ (8004b08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004af0:	4a05      	ldr	r2, [pc, #20]	@ (8004b08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004af2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004af6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004af8:	2300      	movs	r3, #0
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3714      	adds	r7, #20
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr
 8004b06:	bf00      	nop
 8004b08:	40007000 	.word	0x40007000
 8004b0c:	20000000 	.word	0x20000000
 8004b10:	431bde83 	.word	0x431bde83

08004b14 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 8004b1e:	4b11      	ldr	r3, [pc, #68]	@ (8004b64 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f023 0307 	bic.w	r3, r3, #7
 8004b26:	4a0f      	ldr	r2, [pc, #60]	@ (8004b64 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004b28:	f043 0302 	orr.w	r3, r3, #2
 8004b2c:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8004b68 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	4a0d      	ldr	r2, [pc, #52]	@ (8004b68 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8004b34:	f043 0304 	orr.w	r3, r3, #4
 8004b38:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8004b3a:	79fb      	ldrb	r3, [r7, #7]
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d101      	bne.n	8004b44 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004b40:	bf30      	wfi
 8004b42:	e002      	b.n	8004b4a <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004b44:	bf40      	sev
    __WFE();
 8004b46:	bf20      	wfe
    __WFE();
 8004b48:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004b4a:	4b07      	ldr	r3, [pc, #28]	@ (8004b68 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8004b4c:	691b      	ldr	r3, [r3, #16]
 8004b4e:	4a06      	ldr	r2, [pc, #24]	@ (8004b68 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8004b50:	f023 0304 	bic.w	r3, r3, #4
 8004b54:	6113      	str	r3, [r2, #16]
}
 8004b56:	bf00      	nop
 8004b58:	370c      	adds	r7, #12
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	40007000 	.word	0x40007000
 8004b68:	e000ed00 	.word	0xe000ed00

08004b6c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b088      	sub	sp, #32
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d101      	bne.n	8004b7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e3ca      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b7e:	4b97      	ldr	r3, [pc, #604]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	f003 030c 	and.w	r3, r3, #12
 8004b86:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b88:	4b94      	ldr	r3, [pc, #592]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	f003 0303 	and.w	r3, r3, #3
 8004b90:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0310 	and.w	r3, r3, #16
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	f000 80e4 	beq.w	8004d68 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d007      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x4a>
 8004ba6:	69bb      	ldr	r3, [r7, #24]
 8004ba8:	2b0c      	cmp	r3, #12
 8004baa:	f040 808b 	bne.w	8004cc4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	f040 8087 	bne.w	8004cc4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004bb6:	4b89      	ldr	r3, [pc, #548]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0302 	and.w	r3, r3, #2
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d005      	beq.n	8004bce <HAL_RCC_OscConfig+0x62>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	699b      	ldr	r3, [r3, #24]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d101      	bne.n	8004bce <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e3a2      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a1a      	ldr	r2, [r3, #32]
 8004bd2:	4b82      	ldr	r3, [pc, #520]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0308 	and.w	r3, r3, #8
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d004      	beq.n	8004be8 <HAL_RCC_OscConfig+0x7c>
 8004bde:	4b7f      	ldr	r3, [pc, #508]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004be6:	e005      	b.n	8004bf4 <HAL_RCC_OscConfig+0x88>
 8004be8:	4b7c      	ldr	r3, [pc, #496]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004bea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bee:	091b      	lsrs	r3, r3, #4
 8004bf0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d223      	bcs.n	8004c40 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a1b      	ldr	r3, [r3, #32]
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f000 fd55 	bl	80056ac <RCC_SetFlashLatencyFromMSIRange>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d001      	beq.n	8004c0c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e383      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c0c:	4b73      	ldr	r3, [pc, #460]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a72      	ldr	r2, [pc, #456]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c12:	f043 0308 	orr.w	r3, r3, #8
 8004c16:	6013      	str	r3, [r2, #0]
 8004c18:	4b70      	ldr	r3, [pc, #448]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a1b      	ldr	r3, [r3, #32]
 8004c24:	496d      	ldr	r1, [pc, #436]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c26:	4313      	orrs	r3, r2
 8004c28:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c2a:	4b6c      	ldr	r3, [pc, #432]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	69db      	ldr	r3, [r3, #28]
 8004c36:	021b      	lsls	r3, r3, #8
 8004c38:	4968      	ldr	r1, [pc, #416]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	604b      	str	r3, [r1, #4]
 8004c3e:	e025      	b.n	8004c8c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c40:	4b66      	ldr	r3, [pc, #408]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a65      	ldr	r2, [pc, #404]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c46:	f043 0308 	orr.w	r3, r3, #8
 8004c4a:	6013      	str	r3, [r2, #0]
 8004c4c:	4b63      	ldr	r3, [pc, #396]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a1b      	ldr	r3, [r3, #32]
 8004c58:	4960      	ldr	r1, [pc, #384]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c5e:	4b5f      	ldr	r3, [pc, #380]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	69db      	ldr	r3, [r3, #28]
 8004c6a:	021b      	lsls	r3, r3, #8
 8004c6c:	495b      	ldr	r1, [pc, #364]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c72:	69bb      	ldr	r3, [r7, #24]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d109      	bne.n	8004c8c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6a1b      	ldr	r3, [r3, #32]
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	f000 fd15 	bl	80056ac <RCC_SetFlashLatencyFromMSIRange>
 8004c82:	4603      	mov	r3, r0
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d001      	beq.n	8004c8c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e343      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c8c:	f000 fc4a 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 8004c90:	4602      	mov	r2, r0
 8004c92:	4b52      	ldr	r3, [pc, #328]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	091b      	lsrs	r3, r3, #4
 8004c98:	f003 030f 	and.w	r3, r3, #15
 8004c9c:	4950      	ldr	r1, [pc, #320]	@ (8004de0 <HAL_RCC_OscConfig+0x274>)
 8004c9e:	5ccb      	ldrb	r3, [r1, r3]
 8004ca0:	f003 031f 	and.w	r3, r3, #31
 8004ca4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ca8:	4a4e      	ldr	r2, [pc, #312]	@ (8004de4 <HAL_RCC_OscConfig+0x278>)
 8004caa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004cac:	4b4e      	ldr	r3, [pc, #312]	@ (8004de8 <HAL_RCC_OscConfig+0x27c>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f7ff fb33 	bl	800431c <HAL_InitTick>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004cba:	7bfb      	ldrb	r3, [r7, #15]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d052      	beq.n	8004d66 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004cc0:	7bfb      	ldrb	r3, [r7, #15]
 8004cc2:	e327      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	699b      	ldr	r3, [r3, #24]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d032      	beq.n	8004d32 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004ccc:	4b43      	ldr	r3, [pc, #268]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a42      	ldr	r2, [pc, #264]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004cd2:	f043 0301 	orr.w	r3, r3, #1
 8004cd6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004cd8:	f7ff fb70 	bl	80043bc <HAL_GetTick>
 8004cdc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004cde:	e008      	b.n	8004cf2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ce0:	f7ff fb6c 	bl	80043bc <HAL_GetTick>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d901      	bls.n	8004cf2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004cee:	2303      	movs	r3, #3
 8004cf0:	e310      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004cf2:	4b3a      	ldr	r3, [pc, #232]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f003 0302 	and.w	r3, r3, #2
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d0f0      	beq.n	8004ce0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004cfe:	4b37      	ldr	r3, [pc, #220]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a36      	ldr	r2, [pc, #216]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d04:	f043 0308 	orr.w	r3, r3, #8
 8004d08:	6013      	str	r3, [r2, #0]
 8004d0a:	4b34      	ldr	r3, [pc, #208]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	4931      	ldr	r1, [pc, #196]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d1c:	4b2f      	ldr	r3, [pc, #188]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	69db      	ldr	r3, [r3, #28]
 8004d28:	021b      	lsls	r3, r3, #8
 8004d2a:	492c      	ldr	r1, [pc, #176]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	604b      	str	r3, [r1, #4]
 8004d30:	e01a      	b.n	8004d68 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004d32:	4b2a      	ldr	r3, [pc, #168]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a29      	ldr	r2, [pc, #164]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d38:	f023 0301 	bic.w	r3, r3, #1
 8004d3c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004d3e:	f7ff fb3d 	bl	80043bc <HAL_GetTick>
 8004d42:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d44:	e008      	b.n	8004d58 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d46:	f7ff fb39 	bl	80043bc <HAL_GetTick>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d901      	bls.n	8004d58 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e2dd      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d58:	4b20      	ldr	r3, [pc, #128]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0302 	and.w	r3, r3, #2
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d1f0      	bne.n	8004d46 <HAL_RCC_OscConfig+0x1da>
 8004d64:	e000      	b.n	8004d68 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d66:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 0301 	and.w	r3, r3, #1
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d074      	beq.n	8004e5e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	2b08      	cmp	r3, #8
 8004d78:	d005      	beq.n	8004d86 <HAL_RCC_OscConfig+0x21a>
 8004d7a:	69bb      	ldr	r3, [r7, #24]
 8004d7c:	2b0c      	cmp	r3, #12
 8004d7e:	d10e      	bne.n	8004d9e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	2b03      	cmp	r3, #3
 8004d84:	d10b      	bne.n	8004d9e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d86:	4b15      	ldr	r3, [pc, #84]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d064      	beq.n	8004e5c <HAL_RCC_OscConfig+0x2f0>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d160      	bne.n	8004e5c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e2ba      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004da6:	d106      	bne.n	8004db6 <HAL_RCC_OscConfig+0x24a>
 8004da8:	4b0c      	ldr	r3, [pc, #48]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a0b      	ldr	r2, [pc, #44]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004dae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004db2:	6013      	str	r3, [r2, #0]
 8004db4:	e026      	b.n	8004e04 <HAL_RCC_OscConfig+0x298>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004dbe:	d115      	bne.n	8004dec <HAL_RCC_OscConfig+0x280>
 8004dc0:	4b06      	ldr	r3, [pc, #24]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a05      	ldr	r2, [pc, #20]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004dc6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004dca:	6013      	str	r3, [r2, #0]
 8004dcc:	4b03      	ldr	r3, [pc, #12]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a02      	ldr	r2, [pc, #8]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004dd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dd6:	6013      	str	r3, [r2, #0]
 8004dd8:	e014      	b.n	8004e04 <HAL_RCC_OscConfig+0x298>
 8004dda:	bf00      	nop
 8004ddc:	40021000 	.word	0x40021000
 8004de0:	0800906c 	.word	0x0800906c
 8004de4:	20000000 	.word	0x20000000
 8004de8:	20000004 	.word	0x20000004
 8004dec:	4ba0      	ldr	r3, [pc, #640]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a9f      	ldr	r2, [pc, #636]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004df2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004df6:	6013      	str	r3, [r2, #0]
 8004df8:	4b9d      	ldr	r3, [pc, #628]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a9c      	ldr	r2, [pc, #624]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004dfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d013      	beq.n	8004e34 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e0c:	f7ff fad6 	bl	80043bc <HAL_GetTick>
 8004e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e12:	e008      	b.n	8004e26 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e14:	f7ff fad2 	bl	80043bc <HAL_GetTick>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	2b64      	cmp	r3, #100	@ 0x64
 8004e20:	d901      	bls.n	8004e26 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004e22:	2303      	movs	r3, #3
 8004e24:	e276      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e26:	4b92      	ldr	r3, [pc, #584]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d0f0      	beq.n	8004e14 <HAL_RCC_OscConfig+0x2a8>
 8004e32:	e014      	b.n	8004e5e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e34:	f7ff fac2 	bl	80043bc <HAL_GetTick>
 8004e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e3a:	e008      	b.n	8004e4e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e3c:	f7ff fabe 	bl	80043bc <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	2b64      	cmp	r3, #100	@ 0x64
 8004e48:	d901      	bls.n	8004e4e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e262      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e4e:	4b88      	ldr	r3, [pc, #544]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d1f0      	bne.n	8004e3c <HAL_RCC_OscConfig+0x2d0>
 8004e5a:	e000      	b.n	8004e5e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0302 	and.w	r3, r3, #2
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d060      	beq.n	8004f2c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004e6a:	69bb      	ldr	r3, [r7, #24]
 8004e6c:	2b04      	cmp	r3, #4
 8004e6e:	d005      	beq.n	8004e7c <HAL_RCC_OscConfig+0x310>
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	2b0c      	cmp	r3, #12
 8004e74:	d119      	bne.n	8004eaa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	2b02      	cmp	r3, #2
 8004e7a:	d116      	bne.n	8004eaa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e7c:	4b7c      	ldr	r3, [pc, #496]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d005      	beq.n	8004e94 <HAL_RCC_OscConfig+0x328>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d101      	bne.n	8004e94 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004e90:	2301      	movs	r3, #1
 8004e92:	e23f      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e94:	4b76      	ldr	r3, [pc, #472]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	691b      	ldr	r3, [r3, #16]
 8004ea0:	061b      	lsls	r3, r3, #24
 8004ea2:	4973      	ldr	r1, [pc, #460]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ea8:	e040      	b.n	8004f2c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d023      	beq.n	8004efa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004eb2:	4b6f      	ldr	r3, [pc, #444]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a6e      	ldr	r2, [pc, #440]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004eb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ebc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ebe:	f7ff fa7d 	bl	80043bc <HAL_GetTick>
 8004ec2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ec4:	e008      	b.n	8004ed8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ec6:	f7ff fa79 	bl	80043bc <HAL_GetTick>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	1ad3      	subs	r3, r2, r3
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d901      	bls.n	8004ed8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e21d      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ed8:	4b65      	ldr	r3, [pc, #404]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d0f0      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ee4:	4b62      	ldr	r3, [pc, #392]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	691b      	ldr	r3, [r3, #16]
 8004ef0:	061b      	lsls	r3, r3, #24
 8004ef2:	495f      	ldr	r1, [pc, #380]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	604b      	str	r3, [r1, #4]
 8004ef8:	e018      	b.n	8004f2c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004efa:	4b5d      	ldr	r3, [pc, #372]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a5c      	ldr	r2, [pc, #368]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004f00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f06:	f7ff fa59 	bl	80043bc <HAL_GetTick>
 8004f0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f0c:	e008      	b.n	8004f20 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f0e:	f7ff fa55 	bl	80043bc <HAL_GetTick>
 8004f12:	4602      	mov	r2, r0
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	1ad3      	subs	r3, r2, r3
 8004f18:	2b02      	cmp	r3, #2
 8004f1a:	d901      	bls.n	8004f20 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e1f9      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f20:	4b53      	ldr	r3, [pc, #332]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d1f0      	bne.n	8004f0e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 0308 	and.w	r3, r3, #8
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d03c      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	695b      	ldr	r3, [r3, #20]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d01c      	beq.n	8004f7a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f40:	4b4b      	ldr	r3, [pc, #300]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004f42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f46:	4a4a      	ldr	r2, [pc, #296]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004f48:	f043 0301 	orr.w	r3, r3, #1
 8004f4c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f50:	f7ff fa34 	bl	80043bc <HAL_GetTick>
 8004f54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f56:	e008      	b.n	8004f6a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f58:	f7ff fa30 	bl	80043bc <HAL_GetTick>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	1ad3      	subs	r3, r2, r3
 8004f62:	2b02      	cmp	r3, #2
 8004f64:	d901      	bls.n	8004f6a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e1d4      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f6a:	4b41      	ldr	r3, [pc, #260]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004f6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f70:	f003 0302 	and.w	r3, r3, #2
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d0ef      	beq.n	8004f58 <HAL_RCC_OscConfig+0x3ec>
 8004f78:	e01b      	b.n	8004fb2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f7a:	4b3d      	ldr	r3, [pc, #244]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004f7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f80:	4a3b      	ldr	r2, [pc, #236]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004f82:	f023 0301 	bic.w	r3, r3, #1
 8004f86:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f8a:	f7ff fa17 	bl	80043bc <HAL_GetTick>
 8004f8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f90:	e008      	b.n	8004fa4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f92:	f7ff fa13 	bl	80043bc <HAL_GetTick>
 8004f96:	4602      	mov	r2, r0
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d901      	bls.n	8004fa4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e1b7      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004fa4:	4b32      	ldr	r3, [pc, #200]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004fa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004faa:	f003 0302 	and.w	r3, r3, #2
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d1ef      	bne.n	8004f92 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0304 	and.w	r3, r3, #4
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	f000 80a6 	beq.w	800510c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004fc4:	4b2a      	ldr	r3, [pc, #168]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004fc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d10d      	bne.n	8004fec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fd0:	4b27      	ldr	r3, [pc, #156]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004fd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fd4:	4a26      	ldr	r2, [pc, #152]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004fd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fda:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fdc:	4b24      	ldr	r3, [pc, #144]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004fde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fe0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fe4:	60bb      	str	r3, [r7, #8]
 8004fe6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fec:	4b21      	ldr	r3, [pc, #132]	@ (8005074 <HAL_RCC_OscConfig+0x508>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d118      	bne.n	800502a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ff8:	4b1e      	ldr	r3, [pc, #120]	@ (8005074 <HAL_RCC_OscConfig+0x508>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a1d      	ldr	r2, [pc, #116]	@ (8005074 <HAL_RCC_OscConfig+0x508>)
 8004ffe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005002:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005004:	f7ff f9da 	bl	80043bc <HAL_GetTick>
 8005008:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800500a:	e008      	b.n	800501e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800500c:	f7ff f9d6 	bl	80043bc <HAL_GetTick>
 8005010:	4602      	mov	r2, r0
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	2b02      	cmp	r3, #2
 8005018:	d901      	bls.n	800501e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e17a      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800501e:	4b15      	ldr	r3, [pc, #84]	@ (8005074 <HAL_RCC_OscConfig+0x508>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005026:	2b00      	cmp	r3, #0
 8005028:	d0f0      	beq.n	800500c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	2b01      	cmp	r3, #1
 8005030:	d108      	bne.n	8005044 <HAL_RCC_OscConfig+0x4d8>
 8005032:	4b0f      	ldr	r3, [pc, #60]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8005034:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005038:	4a0d      	ldr	r2, [pc, #52]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 800503a:	f043 0301 	orr.w	r3, r3, #1
 800503e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005042:	e029      	b.n	8005098 <HAL_RCC_OscConfig+0x52c>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	2b05      	cmp	r3, #5
 800504a:	d115      	bne.n	8005078 <HAL_RCC_OscConfig+0x50c>
 800504c:	4b08      	ldr	r3, [pc, #32]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 800504e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005052:	4a07      	ldr	r2, [pc, #28]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8005054:	f043 0304 	orr.w	r3, r3, #4
 8005058:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800505c:	4b04      	ldr	r3, [pc, #16]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 800505e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005062:	4a03      	ldr	r2, [pc, #12]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8005064:	f043 0301 	orr.w	r3, r3, #1
 8005068:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800506c:	e014      	b.n	8005098 <HAL_RCC_OscConfig+0x52c>
 800506e:	bf00      	nop
 8005070:	40021000 	.word	0x40021000
 8005074:	40007000 	.word	0x40007000
 8005078:	4b9c      	ldr	r3, [pc, #624]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 800507a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800507e:	4a9b      	ldr	r2, [pc, #620]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005080:	f023 0301 	bic.w	r3, r3, #1
 8005084:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005088:	4b98      	ldr	r3, [pc, #608]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 800508a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800508e:	4a97      	ldr	r2, [pc, #604]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005090:	f023 0304 	bic.w	r3, r3, #4
 8005094:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d016      	beq.n	80050ce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050a0:	f7ff f98c 	bl	80043bc <HAL_GetTick>
 80050a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050a6:	e00a      	b.n	80050be <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050a8:	f7ff f988 	bl	80043bc <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d901      	bls.n	80050be <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	e12a      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050be:	4b8b      	ldr	r3, [pc, #556]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80050c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050c4:	f003 0302 	and.w	r3, r3, #2
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d0ed      	beq.n	80050a8 <HAL_RCC_OscConfig+0x53c>
 80050cc:	e015      	b.n	80050fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050ce:	f7ff f975 	bl	80043bc <HAL_GetTick>
 80050d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050d4:	e00a      	b.n	80050ec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050d6:	f7ff f971 	bl	80043bc <HAL_GetTick>
 80050da:	4602      	mov	r2, r0
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	1ad3      	subs	r3, r2, r3
 80050e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d901      	bls.n	80050ec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e113      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050ec:	4b7f      	ldr	r3, [pc, #508]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80050ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050f2:	f003 0302 	and.w	r3, r3, #2
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d1ed      	bne.n	80050d6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80050fa:	7ffb      	ldrb	r3, [r7, #31]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d105      	bne.n	800510c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005100:	4b7a      	ldr	r3, [pc, #488]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005104:	4a79      	ldr	r2, [pc, #484]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005106:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800510a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005110:	2b00      	cmp	r3, #0
 8005112:	f000 80fe 	beq.w	8005312 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800511a:	2b02      	cmp	r3, #2
 800511c:	f040 80d0 	bne.w	80052c0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005120:	4b72      	ldr	r3, [pc, #456]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	f003 0203 	and.w	r2, r3, #3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005130:	429a      	cmp	r2, r3
 8005132:	d130      	bne.n	8005196 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800513e:	3b01      	subs	r3, #1
 8005140:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005142:	429a      	cmp	r2, r3
 8005144:	d127      	bne.n	8005196 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005150:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005152:	429a      	cmp	r2, r3
 8005154:	d11f      	bne.n	8005196 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005160:	2a07      	cmp	r2, #7
 8005162:	bf14      	ite	ne
 8005164:	2201      	movne	r2, #1
 8005166:	2200      	moveq	r2, #0
 8005168:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800516a:	4293      	cmp	r3, r2
 800516c:	d113      	bne.n	8005196 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005178:	085b      	lsrs	r3, r3, #1
 800517a:	3b01      	subs	r3, #1
 800517c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800517e:	429a      	cmp	r2, r3
 8005180:	d109      	bne.n	8005196 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800518c:	085b      	lsrs	r3, r3, #1
 800518e:	3b01      	subs	r3, #1
 8005190:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005192:	429a      	cmp	r2, r3
 8005194:	d06e      	beq.n	8005274 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	2b0c      	cmp	r3, #12
 800519a:	d069      	beq.n	8005270 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800519c:	4b53      	ldr	r3, [pc, #332]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d105      	bne.n	80051b4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80051a8:	4b50      	ldr	r3, [pc, #320]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d001      	beq.n	80051b8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e0ad      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80051b8:	4b4c      	ldr	r3, [pc, #304]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a4b      	ldr	r2, [pc, #300]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80051be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051c2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80051c4:	f7ff f8fa 	bl	80043bc <HAL_GetTick>
 80051c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051ca:	e008      	b.n	80051de <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051cc:	f7ff f8f6 	bl	80043bc <HAL_GetTick>
 80051d0:	4602      	mov	r2, r0
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d901      	bls.n	80051de <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e09a      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051de:	4b43      	ldr	r3, [pc, #268]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1f0      	bne.n	80051cc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80051ea:	4b40      	ldr	r3, [pc, #256]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80051ec:	68da      	ldr	r2, [r3, #12]
 80051ee:	4b40      	ldr	r3, [pc, #256]	@ (80052f0 <HAL_RCC_OscConfig+0x784>)
 80051f0:	4013      	ands	r3, r2
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80051fa:	3a01      	subs	r2, #1
 80051fc:	0112      	lsls	r2, r2, #4
 80051fe:	4311      	orrs	r1, r2
 8005200:	687a      	ldr	r2, [r7, #4]
 8005202:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005204:	0212      	lsls	r2, r2, #8
 8005206:	4311      	orrs	r1, r2
 8005208:	687a      	ldr	r2, [r7, #4]
 800520a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800520c:	0852      	lsrs	r2, r2, #1
 800520e:	3a01      	subs	r2, #1
 8005210:	0552      	lsls	r2, r2, #21
 8005212:	4311      	orrs	r1, r2
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005218:	0852      	lsrs	r2, r2, #1
 800521a:	3a01      	subs	r2, #1
 800521c:	0652      	lsls	r2, r2, #25
 800521e:	4311      	orrs	r1, r2
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005224:	0912      	lsrs	r2, r2, #4
 8005226:	0452      	lsls	r2, r2, #17
 8005228:	430a      	orrs	r2, r1
 800522a:	4930      	ldr	r1, [pc, #192]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 800522c:	4313      	orrs	r3, r2
 800522e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005230:	4b2e      	ldr	r3, [pc, #184]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a2d      	ldr	r2, [pc, #180]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005236:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800523a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800523c:	4b2b      	ldr	r3, [pc, #172]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	4a2a      	ldr	r2, [pc, #168]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005242:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005246:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005248:	f7ff f8b8 	bl	80043bc <HAL_GetTick>
 800524c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800524e:	e008      	b.n	8005262 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005250:	f7ff f8b4 	bl	80043bc <HAL_GetTick>
 8005254:	4602      	mov	r2, r0
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	2b02      	cmp	r3, #2
 800525c:	d901      	bls.n	8005262 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800525e:	2303      	movs	r3, #3
 8005260:	e058      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005262:	4b22      	ldr	r3, [pc, #136]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800526a:	2b00      	cmp	r3, #0
 800526c:	d0f0      	beq.n	8005250 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800526e:	e050      	b.n	8005312 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e04f      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005274:	4b1d      	ldr	r3, [pc, #116]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800527c:	2b00      	cmp	r3, #0
 800527e:	d148      	bne.n	8005312 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005280:	4b1a      	ldr	r3, [pc, #104]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a19      	ldr	r2, [pc, #100]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005286:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800528a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800528c:	4b17      	ldr	r3, [pc, #92]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	4a16      	ldr	r2, [pc, #88]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005292:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005296:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005298:	f7ff f890 	bl	80043bc <HAL_GetTick>
 800529c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800529e:	e008      	b.n	80052b2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052a0:	f7ff f88c 	bl	80043bc <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e030      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052b2:	4b0e      	ldr	r3, [pc, #56]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d0f0      	beq.n	80052a0 <HAL_RCC_OscConfig+0x734>
 80052be:	e028      	b.n	8005312 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80052c0:	69bb      	ldr	r3, [r7, #24]
 80052c2:	2b0c      	cmp	r3, #12
 80052c4:	d023      	beq.n	800530e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052c6:	4b09      	ldr	r3, [pc, #36]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a08      	ldr	r2, [pc, #32]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80052cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80052d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052d2:	f7ff f873 	bl	80043bc <HAL_GetTick>
 80052d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052d8:	e00c      	b.n	80052f4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052da:	f7ff f86f 	bl	80043bc <HAL_GetTick>
 80052de:	4602      	mov	r2, r0
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	1ad3      	subs	r3, r2, r3
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d905      	bls.n	80052f4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80052e8:	2303      	movs	r3, #3
 80052ea:	e013      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
 80052ec:	40021000 	.word	0x40021000
 80052f0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052f4:	4b09      	ldr	r3, [pc, #36]	@ (800531c <HAL_RCC_OscConfig+0x7b0>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d1ec      	bne.n	80052da <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005300:	4b06      	ldr	r3, [pc, #24]	@ (800531c <HAL_RCC_OscConfig+0x7b0>)
 8005302:	68da      	ldr	r2, [r3, #12]
 8005304:	4905      	ldr	r1, [pc, #20]	@ (800531c <HAL_RCC_OscConfig+0x7b0>)
 8005306:	4b06      	ldr	r3, [pc, #24]	@ (8005320 <HAL_RCC_OscConfig+0x7b4>)
 8005308:	4013      	ands	r3, r2
 800530a:	60cb      	str	r3, [r1, #12]
 800530c:	e001      	b.n	8005312 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e000      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005312:	2300      	movs	r3, #0
}
 8005314:	4618      	mov	r0, r3
 8005316:	3720      	adds	r7, #32
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}
 800531c:	40021000 	.word	0x40021000
 8005320:	feeefffc 	.word	0xfeeefffc

08005324 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d101      	bne.n	8005338 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e0e7      	b.n	8005508 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005338:	4b75      	ldr	r3, [pc, #468]	@ (8005510 <HAL_RCC_ClockConfig+0x1ec>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 0307 	and.w	r3, r3, #7
 8005340:	683a      	ldr	r2, [r7, #0]
 8005342:	429a      	cmp	r2, r3
 8005344:	d910      	bls.n	8005368 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005346:	4b72      	ldr	r3, [pc, #456]	@ (8005510 <HAL_RCC_ClockConfig+0x1ec>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f023 0207 	bic.w	r2, r3, #7
 800534e:	4970      	ldr	r1, [pc, #448]	@ (8005510 <HAL_RCC_ClockConfig+0x1ec>)
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	4313      	orrs	r3, r2
 8005354:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005356:	4b6e      	ldr	r3, [pc, #440]	@ (8005510 <HAL_RCC_ClockConfig+0x1ec>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 0307 	and.w	r3, r3, #7
 800535e:	683a      	ldr	r2, [r7, #0]
 8005360:	429a      	cmp	r2, r3
 8005362:	d001      	beq.n	8005368 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	e0cf      	b.n	8005508 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 0302 	and.w	r3, r3, #2
 8005370:	2b00      	cmp	r3, #0
 8005372:	d010      	beq.n	8005396 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	689a      	ldr	r2, [r3, #8]
 8005378:	4b66      	ldr	r3, [pc, #408]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005380:	429a      	cmp	r2, r3
 8005382:	d908      	bls.n	8005396 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005384:	4b63      	ldr	r3, [pc, #396]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	4960      	ldr	r1, [pc, #384]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 8005392:	4313      	orrs	r3, r2
 8005394:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0301 	and.w	r3, r3, #1
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d04c      	beq.n	800543c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	2b03      	cmp	r3, #3
 80053a8:	d107      	bne.n	80053ba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053aa:	4b5a      	ldr	r3, [pc, #360]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d121      	bne.n	80053fa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e0a6      	b.n	8005508 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	2b02      	cmp	r3, #2
 80053c0:	d107      	bne.n	80053d2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80053c2:	4b54      	ldr	r3, [pc, #336]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d115      	bne.n	80053fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	e09a      	b.n	8005508 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d107      	bne.n	80053ea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80053da:	4b4e      	ldr	r3, [pc, #312]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f003 0302 	and.w	r3, r3, #2
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d109      	bne.n	80053fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	e08e      	b.n	8005508 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80053ea:	4b4a      	ldr	r3, [pc, #296]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d101      	bne.n	80053fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e086      	b.n	8005508 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80053fa:	4b46      	ldr	r3, [pc, #280]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	f023 0203 	bic.w	r2, r3, #3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	4943      	ldr	r1, [pc, #268]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 8005408:	4313      	orrs	r3, r2
 800540a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800540c:	f7fe ffd6 	bl	80043bc <HAL_GetTick>
 8005410:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005412:	e00a      	b.n	800542a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005414:	f7fe ffd2 	bl	80043bc <HAL_GetTick>
 8005418:	4602      	mov	r2, r0
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	1ad3      	subs	r3, r2, r3
 800541e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005422:	4293      	cmp	r3, r2
 8005424:	d901      	bls.n	800542a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e06e      	b.n	8005508 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800542a:	4b3a      	ldr	r3, [pc, #232]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	f003 020c 	and.w	r2, r3, #12
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	429a      	cmp	r2, r3
 800543a:	d1eb      	bne.n	8005414 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 0302 	and.w	r3, r3, #2
 8005444:	2b00      	cmp	r3, #0
 8005446:	d010      	beq.n	800546a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	689a      	ldr	r2, [r3, #8]
 800544c:	4b31      	ldr	r3, [pc, #196]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005454:	429a      	cmp	r2, r3
 8005456:	d208      	bcs.n	800546a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005458:	4b2e      	ldr	r3, [pc, #184]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	492b      	ldr	r1, [pc, #172]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 8005466:	4313      	orrs	r3, r2
 8005468:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800546a:	4b29      	ldr	r3, [pc, #164]	@ (8005510 <HAL_RCC_ClockConfig+0x1ec>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0307 	and.w	r3, r3, #7
 8005472:	683a      	ldr	r2, [r7, #0]
 8005474:	429a      	cmp	r2, r3
 8005476:	d210      	bcs.n	800549a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005478:	4b25      	ldr	r3, [pc, #148]	@ (8005510 <HAL_RCC_ClockConfig+0x1ec>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f023 0207 	bic.w	r2, r3, #7
 8005480:	4923      	ldr	r1, [pc, #140]	@ (8005510 <HAL_RCC_ClockConfig+0x1ec>)
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	4313      	orrs	r3, r2
 8005486:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005488:	4b21      	ldr	r3, [pc, #132]	@ (8005510 <HAL_RCC_ClockConfig+0x1ec>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 0307 	and.w	r3, r3, #7
 8005490:	683a      	ldr	r2, [r7, #0]
 8005492:	429a      	cmp	r2, r3
 8005494:	d001      	beq.n	800549a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e036      	b.n	8005508 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f003 0304 	and.w	r3, r3, #4
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d008      	beq.n	80054b8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054a6:	4b1b      	ldr	r3, [pc, #108]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	68db      	ldr	r3, [r3, #12]
 80054b2:	4918      	ldr	r1, [pc, #96]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80054b4:	4313      	orrs	r3, r2
 80054b6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 0308 	and.w	r3, r3, #8
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d009      	beq.n	80054d8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054c4:	4b13      	ldr	r3, [pc, #76]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	691b      	ldr	r3, [r3, #16]
 80054d0:	00db      	lsls	r3, r3, #3
 80054d2:	4910      	ldr	r1, [pc, #64]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80054d4:	4313      	orrs	r3, r2
 80054d6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80054d8:	f000 f824 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 80054dc:	4602      	mov	r2, r0
 80054de:	4b0d      	ldr	r3, [pc, #52]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	091b      	lsrs	r3, r3, #4
 80054e4:	f003 030f 	and.w	r3, r3, #15
 80054e8:	490b      	ldr	r1, [pc, #44]	@ (8005518 <HAL_RCC_ClockConfig+0x1f4>)
 80054ea:	5ccb      	ldrb	r3, [r1, r3]
 80054ec:	f003 031f 	and.w	r3, r3, #31
 80054f0:	fa22 f303 	lsr.w	r3, r2, r3
 80054f4:	4a09      	ldr	r2, [pc, #36]	@ (800551c <HAL_RCC_ClockConfig+0x1f8>)
 80054f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80054f8:	4b09      	ldr	r3, [pc, #36]	@ (8005520 <HAL_RCC_ClockConfig+0x1fc>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4618      	mov	r0, r3
 80054fe:	f7fe ff0d 	bl	800431c <HAL_InitTick>
 8005502:	4603      	mov	r3, r0
 8005504:	72fb      	strb	r3, [r7, #11]

  return status;
 8005506:	7afb      	ldrb	r3, [r7, #11]
}
 8005508:	4618      	mov	r0, r3
 800550a:	3710      	adds	r7, #16
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}
 8005510:	40022000 	.word	0x40022000
 8005514:	40021000 	.word	0x40021000
 8005518:	0800906c 	.word	0x0800906c
 800551c:	20000000 	.word	0x20000000
 8005520:	20000004 	.word	0x20000004

08005524 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005524:	b480      	push	{r7}
 8005526:	b089      	sub	sp, #36	@ 0x24
 8005528:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800552a:	2300      	movs	r3, #0
 800552c:	61fb      	str	r3, [r7, #28]
 800552e:	2300      	movs	r3, #0
 8005530:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005532:	4b3e      	ldr	r3, [pc, #248]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	f003 030c 	and.w	r3, r3, #12
 800553a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800553c:	4b3b      	ldr	r3, [pc, #236]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	f003 0303 	and.w	r3, r3, #3
 8005544:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d005      	beq.n	8005558 <HAL_RCC_GetSysClockFreq+0x34>
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	2b0c      	cmp	r3, #12
 8005550:	d121      	bne.n	8005596 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2b01      	cmp	r3, #1
 8005556:	d11e      	bne.n	8005596 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005558:	4b34      	ldr	r3, [pc, #208]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0308 	and.w	r3, r3, #8
 8005560:	2b00      	cmp	r3, #0
 8005562:	d107      	bne.n	8005574 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005564:	4b31      	ldr	r3, [pc, #196]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 8005566:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800556a:	0a1b      	lsrs	r3, r3, #8
 800556c:	f003 030f 	and.w	r3, r3, #15
 8005570:	61fb      	str	r3, [r7, #28]
 8005572:	e005      	b.n	8005580 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005574:	4b2d      	ldr	r3, [pc, #180]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	091b      	lsrs	r3, r3, #4
 800557a:	f003 030f 	and.w	r3, r3, #15
 800557e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005580:	4a2b      	ldr	r2, [pc, #172]	@ (8005630 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005582:	69fb      	ldr	r3, [r7, #28]
 8005584:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005588:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d10d      	bne.n	80055ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005590:	69fb      	ldr	r3, [r7, #28]
 8005592:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005594:	e00a      	b.n	80055ac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	2b04      	cmp	r3, #4
 800559a:	d102      	bne.n	80055a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800559c:	4b25      	ldr	r3, [pc, #148]	@ (8005634 <HAL_RCC_GetSysClockFreq+0x110>)
 800559e:	61bb      	str	r3, [r7, #24]
 80055a0:	e004      	b.n	80055ac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	2b08      	cmp	r3, #8
 80055a6:	d101      	bne.n	80055ac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80055a8:	4b23      	ldr	r3, [pc, #140]	@ (8005638 <HAL_RCC_GetSysClockFreq+0x114>)
 80055aa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	2b0c      	cmp	r3, #12
 80055b0:	d134      	bne.n	800561c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80055b2:	4b1e      	ldr	r3, [pc, #120]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	f003 0303 	and.w	r3, r3, #3
 80055ba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	2b02      	cmp	r3, #2
 80055c0:	d003      	beq.n	80055ca <HAL_RCC_GetSysClockFreq+0xa6>
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	2b03      	cmp	r3, #3
 80055c6:	d003      	beq.n	80055d0 <HAL_RCC_GetSysClockFreq+0xac>
 80055c8:	e005      	b.n	80055d6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80055ca:	4b1a      	ldr	r3, [pc, #104]	@ (8005634 <HAL_RCC_GetSysClockFreq+0x110>)
 80055cc:	617b      	str	r3, [r7, #20]
      break;
 80055ce:	e005      	b.n	80055dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80055d0:	4b19      	ldr	r3, [pc, #100]	@ (8005638 <HAL_RCC_GetSysClockFreq+0x114>)
 80055d2:	617b      	str	r3, [r7, #20]
      break;
 80055d4:	e002      	b.n	80055dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80055d6:	69fb      	ldr	r3, [r7, #28]
 80055d8:	617b      	str	r3, [r7, #20]
      break;
 80055da:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80055dc:	4b13      	ldr	r3, [pc, #76]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	091b      	lsrs	r3, r3, #4
 80055e2:	f003 0307 	and.w	r3, r3, #7
 80055e6:	3301      	adds	r3, #1
 80055e8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80055ea:	4b10      	ldr	r3, [pc, #64]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 80055ec:	68db      	ldr	r3, [r3, #12]
 80055ee:	0a1b      	lsrs	r3, r3, #8
 80055f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055f4:	697a      	ldr	r2, [r7, #20]
 80055f6:	fb03 f202 	mul.w	r2, r3, r2
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005600:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005602:	4b0a      	ldr	r3, [pc, #40]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	0e5b      	lsrs	r3, r3, #25
 8005608:	f003 0303 	and.w	r3, r3, #3
 800560c:	3301      	adds	r3, #1
 800560e:	005b      	lsls	r3, r3, #1
 8005610:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005612:	697a      	ldr	r2, [r7, #20]
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	fbb2 f3f3 	udiv	r3, r2, r3
 800561a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800561c:	69bb      	ldr	r3, [r7, #24]
}
 800561e:	4618      	mov	r0, r3
 8005620:	3724      	adds	r7, #36	@ 0x24
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	40021000 	.word	0x40021000
 8005630:	08009084 	.word	0x08009084
 8005634:	00f42400 	.word	0x00f42400
 8005638:	007a1200 	.word	0x007a1200

0800563c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800563c:	b480      	push	{r7}
 800563e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005640:	4b03      	ldr	r3, [pc, #12]	@ (8005650 <HAL_RCC_GetHCLKFreq+0x14>)
 8005642:	681b      	ldr	r3, [r3, #0]
}
 8005644:	4618      	mov	r0, r3
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	20000000 	.word	0x20000000

08005654 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005658:	f7ff fff0 	bl	800563c <HAL_RCC_GetHCLKFreq>
 800565c:	4602      	mov	r2, r0
 800565e:	4b06      	ldr	r3, [pc, #24]	@ (8005678 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	0a1b      	lsrs	r3, r3, #8
 8005664:	f003 0307 	and.w	r3, r3, #7
 8005668:	4904      	ldr	r1, [pc, #16]	@ (800567c <HAL_RCC_GetPCLK1Freq+0x28>)
 800566a:	5ccb      	ldrb	r3, [r1, r3]
 800566c:	f003 031f 	and.w	r3, r3, #31
 8005670:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005674:	4618      	mov	r0, r3
 8005676:	bd80      	pop	{r7, pc}
 8005678:	40021000 	.word	0x40021000
 800567c:	0800907c 	.word	0x0800907c

08005680 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005684:	f7ff ffda 	bl	800563c <HAL_RCC_GetHCLKFreq>
 8005688:	4602      	mov	r2, r0
 800568a:	4b06      	ldr	r3, [pc, #24]	@ (80056a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	0adb      	lsrs	r3, r3, #11
 8005690:	f003 0307 	and.w	r3, r3, #7
 8005694:	4904      	ldr	r1, [pc, #16]	@ (80056a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005696:	5ccb      	ldrb	r3, [r1, r3]
 8005698:	f003 031f 	and.w	r3, r3, #31
 800569c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	bd80      	pop	{r7, pc}
 80056a4:	40021000 	.word	0x40021000
 80056a8:	0800907c 	.word	0x0800907c

080056ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b086      	sub	sp, #24
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80056b4:	2300      	movs	r3, #0
 80056b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80056b8:	4b2a      	ldr	r3, [pc, #168]	@ (8005764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d003      	beq.n	80056cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80056c4:	f7ff f9c2 	bl	8004a4c <HAL_PWREx_GetVoltageRange>
 80056c8:	6178      	str	r0, [r7, #20]
 80056ca:	e014      	b.n	80056f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80056cc:	4b25      	ldr	r3, [pc, #148]	@ (8005764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056d0:	4a24      	ldr	r2, [pc, #144]	@ (8005764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80056d8:	4b22      	ldr	r3, [pc, #136]	@ (8005764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056e0:	60fb      	str	r3, [r7, #12]
 80056e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80056e4:	f7ff f9b2 	bl	8004a4c <HAL_PWREx_GetVoltageRange>
 80056e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80056ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056ee:	4a1d      	ldr	r2, [pc, #116]	@ (8005764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056fc:	d10b      	bne.n	8005716 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2b80      	cmp	r3, #128	@ 0x80
 8005702:	d919      	bls.n	8005738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2ba0      	cmp	r3, #160	@ 0xa0
 8005708:	d902      	bls.n	8005710 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800570a:	2302      	movs	r3, #2
 800570c:	613b      	str	r3, [r7, #16]
 800570e:	e013      	b.n	8005738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005710:	2301      	movs	r3, #1
 8005712:	613b      	str	r3, [r7, #16]
 8005714:	e010      	b.n	8005738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2b80      	cmp	r3, #128	@ 0x80
 800571a:	d902      	bls.n	8005722 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800571c:	2303      	movs	r3, #3
 800571e:	613b      	str	r3, [r7, #16]
 8005720:	e00a      	b.n	8005738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2b80      	cmp	r3, #128	@ 0x80
 8005726:	d102      	bne.n	800572e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005728:	2302      	movs	r3, #2
 800572a:	613b      	str	r3, [r7, #16]
 800572c:	e004      	b.n	8005738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2b70      	cmp	r3, #112	@ 0x70
 8005732:	d101      	bne.n	8005738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005734:	2301      	movs	r3, #1
 8005736:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005738:	4b0b      	ldr	r3, [pc, #44]	@ (8005768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f023 0207 	bic.w	r2, r3, #7
 8005740:	4909      	ldr	r1, [pc, #36]	@ (8005768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	4313      	orrs	r3, r2
 8005746:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005748:	4b07      	ldr	r3, [pc, #28]	@ (8005768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0307 	and.w	r3, r3, #7
 8005750:	693a      	ldr	r2, [r7, #16]
 8005752:	429a      	cmp	r2, r3
 8005754:	d001      	beq.n	800575a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e000      	b.n	800575c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800575a:	2300      	movs	r3, #0
}
 800575c:	4618      	mov	r0, r3
 800575e:	3718      	adds	r7, #24
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}
 8005764:	40021000 	.word	0x40021000
 8005768:	40022000 	.word	0x40022000

0800576c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b086      	sub	sp, #24
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005774:	2300      	movs	r3, #0
 8005776:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005778:	2300      	movs	r3, #0
 800577a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005784:	2b00      	cmp	r3, #0
 8005786:	d041      	beq.n	800580c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800578c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005790:	d02a      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005792:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005796:	d824      	bhi.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005798:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800579c:	d008      	beq.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800579e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80057a2:	d81e      	bhi.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d00a      	beq.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x52>
 80057a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057ac:	d010      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80057ae:	e018      	b.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80057b0:	4b86      	ldr	r3, [pc, #536]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	4a85      	ldr	r2, [pc, #532]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057ba:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80057bc:	e015      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	3304      	adds	r3, #4
 80057c2:	2100      	movs	r1, #0
 80057c4:	4618      	mov	r0, r3
 80057c6:	f000 fabb 	bl	8005d40 <RCCEx_PLLSAI1_Config>
 80057ca:	4603      	mov	r3, r0
 80057cc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80057ce:	e00c      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	3320      	adds	r3, #32
 80057d4:	2100      	movs	r1, #0
 80057d6:	4618      	mov	r0, r3
 80057d8:	f000 fba6 	bl	8005f28 <RCCEx_PLLSAI2_Config>
 80057dc:	4603      	mov	r3, r0
 80057de:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80057e0:	e003      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	74fb      	strb	r3, [r7, #19]
      break;
 80057e6:	e000      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80057e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80057ea:	7cfb      	ldrb	r3, [r7, #19]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d10b      	bne.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80057f0:	4b76      	ldr	r3, [pc, #472]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057f6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80057fe:	4973      	ldr	r1, [pc, #460]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005800:	4313      	orrs	r3, r2
 8005802:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005806:	e001      	b.n	800580c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005808:	7cfb      	ldrb	r3, [r7, #19]
 800580a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005814:	2b00      	cmp	r3, #0
 8005816:	d041      	beq.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800581c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005820:	d02a      	beq.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005822:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005826:	d824      	bhi.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005828:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800582c:	d008      	beq.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800582e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005832:	d81e      	bhi.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005834:	2b00      	cmp	r3, #0
 8005836:	d00a      	beq.n	800584e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005838:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800583c:	d010      	beq.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800583e:	e018      	b.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005840:	4b62      	ldr	r3, [pc, #392]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	4a61      	ldr	r2, [pc, #388]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005846:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800584a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800584c:	e015      	b.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	3304      	adds	r3, #4
 8005852:	2100      	movs	r1, #0
 8005854:	4618      	mov	r0, r3
 8005856:	f000 fa73 	bl	8005d40 <RCCEx_PLLSAI1_Config>
 800585a:	4603      	mov	r3, r0
 800585c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800585e:	e00c      	b.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	3320      	adds	r3, #32
 8005864:	2100      	movs	r1, #0
 8005866:	4618      	mov	r0, r3
 8005868:	f000 fb5e 	bl	8005f28 <RCCEx_PLLSAI2_Config>
 800586c:	4603      	mov	r3, r0
 800586e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005870:	e003      	b.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	74fb      	strb	r3, [r7, #19]
      break;
 8005876:	e000      	b.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005878:	bf00      	nop
    }

    if(ret == HAL_OK)
 800587a:	7cfb      	ldrb	r3, [r7, #19]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d10b      	bne.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005880:	4b52      	ldr	r3, [pc, #328]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005882:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005886:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800588e:	494f      	ldr	r1, [pc, #316]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005890:	4313      	orrs	r3, r2
 8005892:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005896:	e001      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005898:	7cfb      	ldrb	r3, [r7, #19]
 800589a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	f000 80a0 	beq.w	80059ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058aa:	2300      	movs	r3, #0
 80058ac:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80058ae:	4b47      	ldr	r3, [pc, #284]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d101      	bne.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x152>
 80058ba:	2301      	movs	r3, #1
 80058bc:	e000      	b.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80058be:	2300      	movs	r3, #0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d00d      	beq.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058c4:	4b41      	ldr	r3, [pc, #260]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058c8:	4a40      	ldr	r2, [pc, #256]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80058d0:	4b3e      	ldr	r3, [pc, #248]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058d8:	60bb      	str	r3, [r7, #8]
 80058da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058dc:	2301      	movs	r3, #1
 80058de:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058e0:	4b3b      	ldr	r3, [pc, #236]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a3a      	ldr	r2, [pc, #232]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80058e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058ea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80058ec:	f7fe fd66 	bl	80043bc <HAL_GetTick>
 80058f0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80058f2:	e009      	b.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058f4:	f7fe fd62 	bl	80043bc <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d902      	bls.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005902:	2303      	movs	r3, #3
 8005904:	74fb      	strb	r3, [r7, #19]
        break;
 8005906:	e005      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005908:	4b31      	ldr	r3, [pc, #196]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005910:	2b00      	cmp	r3, #0
 8005912:	d0ef      	beq.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005914:	7cfb      	ldrb	r3, [r7, #19]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d15c      	bne.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800591a:	4b2c      	ldr	r3, [pc, #176]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800591c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005920:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005924:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d01f      	beq.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005932:	697a      	ldr	r2, [r7, #20]
 8005934:	429a      	cmp	r2, r3
 8005936:	d019      	beq.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005938:	4b24      	ldr	r3, [pc, #144]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800593a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800593e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005942:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005944:	4b21      	ldr	r3, [pc, #132]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005946:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800594a:	4a20      	ldr	r2, [pc, #128]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800594c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005950:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005954:	4b1d      	ldr	r3, [pc, #116]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800595a:	4a1c      	ldr	r2, [pc, #112]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800595c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005960:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005964:	4a19      	ldr	r2, [pc, #100]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	f003 0301 	and.w	r3, r3, #1
 8005972:	2b00      	cmp	r3, #0
 8005974:	d016      	beq.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005976:	f7fe fd21 	bl	80043bc <HAL_GetTick>
 800597a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800597c:	e00b      	b.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800597e:	f7fe fd1d 	bl	80043bc <HAL_GetTick>
 8005982:	4602      	mov	r2, r0
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	f241 3288 	movw	r2, #5000	@ 0x1388
 800598c:	4293      	cmp	r3, r2
 800598e:	d902      	bls.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	74fb      	strb	r3, [r7, #19]
            break;
 8005994:	e006      	b.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005996:	4b0d      	ldr	r3, [pc, #52]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005998:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800599c:	f003 0302 	and.w	r3, r3, #2
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d0ec      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80059a4:	7cfb      	ldrb	r3, [r7, #19]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d10c      	bne.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80059aa:	4b08      	ldr	r3, [pc, #32]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059ba:	4904      	ldr	r1, [pc, #16]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059bc:	4313      	orrs	r3, r2
 80059be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80059c2:	e009      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80059c4:	7cfb      	ldrb	r3, [r7, #19]
 80059c6:	74bb      	strb	r3, [r7, #18]
 80059c8:	e006      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80059ca:	bf00      	nop
 80059cc:	40021000 	.word	0x40021000
 80059d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059d4:	7cfb      	ldrb	r3, [r7, #19]
 80059d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80059d8:	7c7b      	ldrb	r3, [r7, #17]
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d105      	bne.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059de:	4b9e      	ldr	r3, [pc, #632]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059e2:	4a9d      	ldr	r2, [pc, #628]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059e8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0301 	and.w	r3, r3, #1
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d00a      	beq.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80059f6:	4b98      	ldr	r3, [pc, #608]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059fc:	f023 0203 	bic.w	r2, r3, #3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a04:	4994      	ldr	r1, [pc, #592]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a06:	4313      	orrs	r3, r2
 8005a08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f003 0302 	and.w	r3, r3, #2
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00a      	beq.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005a18:	4b8f      	ldr	r3, [pc, #572]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a1e:	f023 020c 	bic.w	r2, r3, #12
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a26:	498c      	ldr	r1, [pc, #560]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0304 	and.w	r3, r3, #4
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00a      	beq.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005a3a:	4b87      	ldr	r3, [pc, #540]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a40:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a48:	4983      	ldr	r1, [pc, #524]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f003 0308 	and.w	r3, r3, #8
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d00a      	beq.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005a5c:	4b7e      	ldr	r3, [pc, #504]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a62:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a6a:	497b      	ldr	r1, [pc, #492]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 0310 	and.w	r3, r3, #16
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d00a      	beq.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005a7e:	4b76      	ldr	r3, [pc, #472]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a8c:	4972      	ldr	r1, [pc, #456]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 0320 	and.w	r3, r3, #32
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d00a      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005aa0:	4b6d      	ldr	r3, [pc, #436]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aa6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005aae:	496a      	ldr	r1, [pc, #424]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00a      	beq.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005ac2:	4b65      	ldr	r3, [pc, #404]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ac8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ad0:	4961      	ldr	r1, [pc, #388]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d00a      	beq.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005ae4:	4b5c      	ldr	r3, [pc, #368]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005af2:	4959      	ldr	r1, [pc, #356]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005af4:	4313      	orrs	r3, r2
 8005af6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d00a      	beq.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b06:	4b54      	ldr	r3, [pc, #336]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b0c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b14:	4950      	ldr	r1, [pc, #320]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b16:	4313      	orrs	r3, r2
 8005b18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d00a      	beq.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b28:	4b4b      	ldr	r3, [pc, #300]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b2e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b36:	4948      	ldr	r1, [pc, #288]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d00a      	beq.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005b4a:	4b43      	ldr	r3, [pc, #268]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b50:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b58:	493f      	ldr	r1, [pc, #252]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d028      	beq.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b6c:	4b3a      	ldr	r3, [pc, #232]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b72:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b7a:	4937      	ldr	r1, [pc, #220]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b8a:	d106      	bne.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b8c:	4b32      	ldr	r3, [pc, #200]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b8e:	68db      	ldr	r3, [r3, #12]
 8005b90:	4a31      	ldr	r2, [pc, #196]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b96:	60d3      	str	r3, [r2, #12]
 8005b98:	e011      	b.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b9e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005ba2:	d10c      	bne.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	3304      	adds	r3, #4
 8005ba8:	2101      	movs	r1, #1
 8005baa:	4618      	mov	r0, r3
 8005bac:	f000 f8c8 	bl	8005d40 <RCCEx_PLLSAI1_Config>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005bb4:	7cfb      	ldrb	r3, [r7, #19]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d001      	beq.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005bba:	7cfb      	ldrb	r3, [r7, #19]
 8005bbc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d028      	beq.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005bca:	4b23      	ldr	r3, [pc, #140]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bd0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bd8:	491f      	ldr	r1, [pc, #124]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005be4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005be8:	d106      	bne.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005bea:	4b1b      	ldr	r3, [pc, #108]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	4a1a      	ldr	r2, [pc, #104]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bf0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005bf4:	60d3      	str	r3, [r2, #12]
 8005bf6:	e011      	b.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bfc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c00:	d10c      	bne.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	3304      	adds	r3, #4
 8005c06:	2101      	movs	r1, #1
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f000 f899 	bl	8005d40 <RCCEx_PLLSAI1_Config>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005c12:	7cfb      	ldrb	r3, [r7, #19]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d001      	beq.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005c18:	7cfb      	ldrb	r3, [r7, #19]
 8005c1a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d02b      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005c28:	4b0b      	ldr	r3, [pc, #44]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c2e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c36:	4908      	ldr	r1, [pc, #32]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c46:	d109      	bne.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c48:	4b03      	ldr	r3, [pc, #12]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	4a02      	ldr	r2, [pc, #8]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c52:	60d3      	str	r3, [r2, #12]
 8005c54:	e014      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005c56:	bf00      	nop
 8005c58:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c60:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c64:	d10c      	bne.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	3304      	adds	r3, #4
 8005c6a:	2101      	movs	r1, #1
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f000 f867 	bl	8005d40 <RCCEx_PLLSAI1_Config>
 8005c72:	4603      	mov	r3, r0
 8005c74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005c76:	7cfb      	ldrb	r3, [r7, #19]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d001      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005c7c:	7cfb      	ldrb	r3, [r7, #19]
 8005c7e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d02f      	beq.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005c8c:	4b2b      	ldr	r3, [pc, #172]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c92:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c9a:	4928      	ldr	r1, [pc, #160]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005ca6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005caa:	d10d      	bne.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	3304      	adds	r3, #4
 8005cb0:	2102      	movs	r1, #2
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f000 f844 	bl	8005d40 <RCCEx_PLLSAI1_Config>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005cbc:	7cfb      	ldrb	r3, [r7, #19]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d014      	beq.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005cc2:	7cfb      	ldrb	r3, [r7, #19]
 8005cc4:	74bb      	strb	r3, [r7, #18]
 8005cc6:	e011      	b.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005ccc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005cd0:	d10c      	bne.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	3320      	adds	r3, #32
 8005cd6:	2102      	movs	r1, #2
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f000 f925 	bl	8005f28 <RCCEx_PLLSAI2_Config>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ce2:	7cfb      	ldrb	r3, [r7, #19]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d001      	beq.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005ce8:	7cfb      	ldrb	r3, [r7, #19]
 8005cea:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d00a      	beq.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005cf8:	4b10      	ldr	r3, [pc, #64]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cfe:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d06:	490d      	ldr	r1, [pc, #52]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d00b      	beq.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005d1a:	4b08      	ldr	r3, [pc, #32]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d20:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d2a:	4904      	ldr	r1, [pc, #16]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005d32:	7cbb      	ldrb	r3, [r7, #18]
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3718      	adds	r7, #24
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}
 8005d3c:	40021000 	.word	0x40021000

08005d40 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005d4e:	4b75      	ldr	r3, [pc, #468]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d50:	68db      	ldr	r3, [r3, #12]
 8005d52:	f003 0303 	and.w	r3, r3, #3
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d018      	beq.n	8005d8c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005d5a:	4b72      	ldr	r3, [pc, #456]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	f003 0203 	and.w	r2, r3, #3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d10d      	bne.n	8005d86 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
       ||
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d009      	beq.n	8005d86 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005d72:	4b6c      	ldr	r3, [pc, #432]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	091b      	lsrs	r3, r3, #4
 8005d78:	f003 0307 	and.w	r3, r3, #7
 8005d7c:	1c5a      	adds	r2, r3, #1
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	685b      	ldr	r3, [r3, #4]
       ||
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d047      	beq.n	8005e16 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	73fb      	strb	r3, [r7, #15]
 8005d8a:	e044      	b.n	8005e16 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2b03      	cmp	r3, #3
 8005d92:	d018      	beq.n	8005dc6 <RCCEx_PLLSAI1_Config+0x86>
 8005d94:	2b03      	cmp	r3, #3
 8005d96:	d825      	bhi.n	8005de4 <RCCEx_PLLSAI1_Config+0xa4>
 8005d98:	2b01      	cmp	r3, #1
 8005d9a:	d002      	beq.n	8005da2 <RCCEx_PLLSAI1_Config+0x62>
 8005d9c:	2b02      	cmp	r3, #2
 8005d9e:	d009      	beq.n	8005db4 <RCCEx_PLLSAI1_Config+0x74>
 8005da0:	e020      	b.n	8005de4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005da2:	4b60      	ldr	r3, [pc, #384]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f003 0302 	and.w	r3, r3, #2
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d11d      	bne.n	8005dea <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005db2:	e01a      	b.n	8005dea <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005db4:	4b5b      	ldr	r3, [pc, #364]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d116      	bne.n	8005dee <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005dc4:	e013      	b.n	8005dee <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005dc6:	4b57      	ldr	r3, [pc, #348]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d10f      	bne.n	8005df2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005dd2:	4b54      	ldr	r3, [pc, #336]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d109      	bne.n	8005df2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005de2:	e006      	b.n	8005df2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	73fb      	strb	r3, [r7, #15]
      break;
 8005de8:	e004      	b.n	8005df4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005dea:	bf00      	nop
 8005dec:	e002      	b.n	8005df4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005dee:	bf00      	nop
 8005df0:	e000      	b.n	8005df4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005df2:	bf00      	nop
    }

    if(status == HAL_OK)
 8005df4:	7bfb      	ldrb	r3, [r7, #15]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d10d      	bne.n	8005e16 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005dfa:	4b4a      	ldr	r3, [pc, #296]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dfc:	68db      	ldr	r3, [r3, #12]
 8005dfe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6819      	ldr	r1, [r3, #0]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	3b01      	subs	r3, #1
 8005e0c:	011b      	lsls	r3, r3, #4
 8005e0e:	430b      	orrs	r3, r1
 8005e10:	4944      	ldr	r1, [pc, #272]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e12:	4313      	orrs	r3, r2
 8005e14:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005e16:	7bfb      	ldrb	r3, [r7, #15]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d17d      	bne.n	8005f18 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005e1c:	4b41      	ldr	r3, [pc, #260]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a40      	ldr	r2, [pc, #256]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005e26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e28:	f7fe fac8 	bl	80043bc <HAL_GetTick>
 8005e2c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005e2e:	e009      	b.n	8005e44 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005e30:	f7fe fac4 	bl	80043bc <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d902      	bls.n	8005e44 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	73fb      	strb	r3, [r7, #15]
        break;
 8005e42:	e005      	b.n	8005e50 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005e44:	4b37      	ldr	r3, [pc, #220]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d1ef      	bne.n	8005e30 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005e50:	7bfb      	ldrb	r3, [r7, #15]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d160      	bne.n	8005f18 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d111      	bne.n	8005e80 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005e5c:	4b31      	ldr	r3, [pc, #196]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e5e:	691b      	ldr	r3, [r3, #16]
 8005e60:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005e64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	6892      	ldr	r2, [r2, #8]
 8005e6c:	0211      	lsls	r1, r2, #8
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	68d2      	ldr	r2, [r2, #12]
 8005e72:	0912      	lsrs	r2, r2, #4
 8005e74:	0452      	lsls	r2, r2, #17
 8005e76:	430a      	orrs	r2, r1
 8005e78:	492a      	ldr	r1, [pc, #168]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	610b      	str	r3, [r1, #16]
 8005e7e:	e027      	b.n	8005ed0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d112      	bne.n	8005eac <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005e86:	4b27      	ldr	r3, [pc, #156]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e88:	691b      	ldr	r3, [r3, #16]
 8005e8a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005e8e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005e92:	687a      	ldr	r2, [r7, #4]
 8005e94:	6892      	ldr	r2, [r2, #8]
 8005e96:	0211      	lsls	r1, r2, #8
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	6912      	ldr	r2, [r2, #16]
 8005e9c:	0852      	lsrs	r2, r2, #1
 8005e9e:	3a01      	subs	r2, #1
 8005ea0:	0552      	lsls	r2, r2, #21
 8005ea2:	430a      	orrs	r2, r1
 8005ea4:	491f      	ldr	r1, [pc, #124]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	610b      	str	r3, [r1, #16]
 8005eaa:	e011      	b.n	8005ed0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005eac:	4b1d      	ldr	r3, [pc, #116]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005eae:	691b      	ldr	r3, [r3, #16]
 8005eb0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005eb4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	6892      	ldr	r2, [r2, #8]
 8005ebc:	0211      	lsls	r1, r2, #8
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	6952      	ldr	r2, [r2, #20]
 8005ec2:	0852      	lsrs	r2, r2, #1
 8005ec4:	3a01      	subs	r2, #1
 8005ec6:	0652      	lsls	r2, r2, #25
 8005ec8:	430a      	orrs	r2, r1
 8005eca:	4916      	ldr	r1, [pc, #88]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005ed0:	4b14      	ldr	r3, [pc, #80]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a13      	ldr	r2, [pc, #76]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ed6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005eda:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005edc:	f7fe fa6e 	bl	80043bc <HAL_GetTick>
 8005ee0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ee2:	e009      	b.n	8005ef8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ee4:	f7fe fa6a 	bl	80043bc <HAL_GetTick>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	1ad3      	subs	r3, r2, r3
 8005eee:	2b02      	cmp	r3, #2
 8005ef0:	d902      	bls.n	8005ef8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	73fb      	strb	r3, [r7, #15]
          break;
 8005ef6:	e005      	b.n	8005f04 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d0ef      	beq.n	8005ee4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005f04:	7bfb      	ldrb	r3, [r7, #15]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d106      	bne.n	8005f18 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005f0a:	4b06      	ldr	r3, [pc, #24]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f0c:	691a      	ldr	r2, [r3, #16]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	699b      	ldr	r3, [r3, #24]
 8005f12:	4904      	ldr	r1, [pc, #16]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f14:	4313      	orrs	r3, r2
 8005f16:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005f18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3710      	adds	r7, #16
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop
 8005f24:	40021000 	.word	0x40021000

08005f28 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b084      	sub	sp, #16
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005f32:	2300      	movs	r3, #0
 8005f34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005f36:	4b6a      	ldr	r3, [pc, #424]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	f003 0303 	and.w	r3, r3, #3
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d018      	beq.n	8005f74 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005f42:	4b67      	ldr	r3, [pc, #412]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	f003 0203 	and.w	r2, r3, #3
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d10d      	bne.n	8005f6e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
       ||
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d009      	beq.n	8005f6e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005f5a:	4b61      	ldr	r3, [pc, #388]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f5c:	68db      	ldr	r3, [r3, #12]
 8005f5e:	091b      	lsrs	r3, r3, #4
 8005f60:	f003 0307 	and.w	r3, r3, #7
 8005f64:	1c5a      	adds	r2, r3, #1
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	685b      	ldr	r3, [r3, #4]
       ||
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d047      	beq.n	8005ffe <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	73fb      	strb	r3, [r7, #15]
 8005f72:	e044      	b.n	8005ffe <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	2b03      	cmp	r3, #3
 8005f7a:	d018      	beq.n	8005fae <RCCEx_PLLSAI2_Config+0x86>
 8005f7c:	2b03      	cmp	r3, #3
 8005f7e:	d825      	bhi.n	8005fcc <RCCEx_PLLSAI2_Config+0xa4>
 8005f80:	2b01      	cmp	r3, #1
 8005f82:	d002      	beq.n	8005f8a <RCCEx_PLLSAI2_Config+0x62>
 8005f84:	2b02      	cmp	r3, #2
 8005f86:	d009      	beq.n	8005f9c <RCCEx_PLLSAI2_Config+0x74>
 8005f88:	e020      	b.n	8005fcc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005f8a:	4b55      	ldr	r3, [pc, #340]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 0302 	and.w	r3, r3, #2
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d11d      	bne.n	8005fd2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f9a:	e01a      	b.n	8005fd2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005f9c:	4b50      	ldr	r3, [pc, #320]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d116      	bne.n	8005fd6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005fac:	e013      	b.n	8005fd6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005fae:	4b4c      	ldr	r3, [pc, #304]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d10f      	bne.n	8005fda <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005fba:	4b49      	ldr	r3, [pc, #292]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d109      	bne.n	8005fda <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005fca:	e006      	b.n	8005fda <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	73fb      	strb	r3, [r7, #15]
      break;
 8005fd0:	e004      	b.n	8005fdc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005fd2:	bf00      	nop
 8005fd4:	e002      	b.n	8005fdc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005fd6:	bf00      	nop
 8005fd8:	e000      	b.n	8005fdc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005fda:	bf00      	nop
    }

    if(status == HAL_OK)
 8005fdc:	7bfb      	ldrb	r3, [r7, #15]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d10d      	bne.n	8005ffe <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005fe2:	4b3f      	ldr	r3, [pc, #252]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6819      	ldr	r1, [r3, #0]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	011b      	lsls	r3, r3, #4
 8005ff6:	430b      	orrs	r3, r1
 8005ff8:	4939      	ldr	r1, [pc, #228]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005ffe:	7bfb      	ldrb	r3, [r7, #15]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d167      	bne.n	80060d4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006004:	4b36      	ldr	r3, [pc, #216]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a35      	ldr	r2, [pc, #212]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800600a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800600e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006010:	f7fe f9d4 	bl	80043bc <HAL_GetTick>
 8006014:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006016:	e009      	b.n	800602c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006018:	f7fe f9d0 	bl	80043bc <HAL_GetTick>
 800601c:	4602      	mov	r2, r0
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	2b02      	cmp	r3, #2
 8006024:	d902      	bls.n	800602c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006026:	2303      	movs	r3, #3
 8006028:	73fb      	strb	r3, [r7, #15]
        break;
 800602a:	e005      	b.n	8006038 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800602c:	4b2c      	ldr	r3, [pc, #176]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006034:	2b00      	cmp	r3, #0
 8006036:	d1ef      	bne.n	8006018 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006038:	7bfb      	ldrb	r3, [r7, #15]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d14a      	bne.n	80060d4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d111      	bne.n	8006068 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006044:	4b26      	ldr	r3, [pc, #152]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006046:	695b      	ldr	r3, [r3, #20]
 8006048:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800604c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	6892      	ldr	r2, [r2, #8]
 8006054:	0211      	lsls	r1, r2, #8
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	68d2      	ldr	r2, [r2, #12]
 800605a:	0912      	lsrs	r2, r2, #4
 800605c:	0452      	lsls	r2, r2, #17
 800605e:	430a      	orrs	r2, r1
 8006060:	491f      	ldr	r1, [pc, #124]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006062:	4313      	orrs	r3, r2
 8006064:	614b      	str	r3, [r1, #20]
 8006066:	e011      	b.n	800608c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006068:	4b1d      	ldr	r3, [pc, #116]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800606a:	695b      	ldr	r3, [r3, #20]
 800606c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006070:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006074:	687a      	ldr	r2, [r7, #4]
 8006076:	6892      	ldr	r2, [r2, #8]
 8006078:	0211      	lsls	r1, r2, #8
 800607a:	687a      	ldr	r2, [r7, #4]
 800607c:	6912      	ldr	r2, [r2, #16]
 800607e:	0852      	lsrs	r2, r2, #1
 8006080:	3a01      	subs	r2, #1
 8006082:	0652      	lsls	r2, r2, #25
 8006084:	430a      	orrs	r2, r1
 8006086:	4916      	ldr	r1, [pc, #88]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006088:	4313      	orrs	r3, r2
 800608a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800608c:	4b14      	ldr	r3, [pc, #80]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a13      	ldr	r2, [pc, #76]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006092:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006096:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006098:	f7fe f990 	bl	80043bc <HAL_GetTick>
 800609c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800609e:	e009      	b.n	80060b4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80060a0:	f7fe f98c 	bl	80043bc <HAL_GetTick>
 80060a4:	4602      	mov	r2, r0
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	1ad3      	subs	r3, r2, r3
 80060aa:	2b02      	cmp	r3, #2
 80060ac:	d902      	bls.n	80060b4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	73fb      	strb	r3, [r7, #15]
          break;
 80060b2:	e005      	b.n	80060c0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80060b4:	4b0a      	ldr	r3, [pc, #40]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d0ef      	beq.n	80060a0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80060c0:	7bfb      	ldrb	r3, [r7, #15]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d106      	bne.n	80060d4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80060c6:	4b06      	ldr	r3, [pc, #24]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060c8:	695a      	ldr	r2, [r3, #20]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	695b      	ldr	r3, [r3, #20]
 80060ce:	4904      	ldr	r1, [pc, #16]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060d0:	4313      	orrs	r3, r2
 80060d2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80060d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3710      	adds	r7, #16
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	bf00      	nop
 80060e0:	40021000 	.word	0x40021000

080060e4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b084      	sub	sp, #16
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80060ec:	2301      	movs	r3, #1
 80060ee:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d079      	beq.n	80061ea <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d106      	bne.n	8006110 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f7fd ff1a 	bl	8003f44 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2202      	movs	r2, #2
 8006114:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	68db      	ldr	r3, [r3, #12]
 800611e:	f003 0310 	and.w	r3, r3, #16
 8006122:	2b10      	cmp	r3, #16
 8006124:	d058      	beq.n	80061d8 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	22ca      	movs	r2, #202	@ 0xca
 800612c:	625a      	str	r2, [r3, #36]	@ 0x24
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	2253      	movs	r2, #83	@ 0x53
 8006134:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f000 f880 	bl	800623c <RTC_EnterInitMode>
 800613c:	4603      	mov	r3, r0
 800613e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006140:	7bfb      	ldrb	r3, [r7, #15]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d127      	bne.n	8006196 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	687a      	ldr	r2, [r7, #4]
 800614e:	6812      	ldr	r2, [r2, #0]
 8006150:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006154:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006158:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	6899      	ldr	r1, [r3, #8]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	685a      	ldr	r2, [r3, #4]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	691b      	ldr	r3, [r3, #16]
 8006168:	431a      	orrs	r2, r3
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	699b      	ldr	r3, [r3, #24]
 800616e:	431a      	orrs	r2, r3
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	430a      	orrs	r2, r1
 8006176:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	68d2      	ldr	r2, [r2, #12]
 8006180:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	6919      	ldr	r1, [r3, #16]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	041a      	lsls	r2, r3, #16
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	430a      	orrs	r2, r1
 8006194:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f000 f884 	bl	80062a4 <RTC_ExitInitMode>
 800619c:	4603      	mov	r3, r0
 800619e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80061a0:	7bfb      	ldrb	r3, [r7, #15]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d113      	bne.n	80061ce <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f022 0203 	bic.w	r2, r2, #3
 80061b4:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	69da      	ldr	r2, [r3, #28]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	695b      	ldr	r3, [r3, #20]
 80061c4:	431a      	orrs	r2, r3
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	430a      	orrs	r2, r1
 80061cc:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	22ff      	movs	r2, #255	@ 0xff
 80061d4:	625a      	str	r2, [r3, #36]	@ 0x24
 80061d6:	e001      	b.n	80061dc <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80061d8:	2300      	movs	r3, #0
 80061da:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80061dc:	7bfb      	ldrb	r3, [r7, #15]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d103      	bne.n	80061ea <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2201      	movs	r2, #1
 80061e6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 80061ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3710      	adds	r7, #16
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a0d      	ldr	r2, [pc, #52]	@ (8006238 <HAL_RTC_WaitForSynchro+0x44>)
 8006202:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8006204:	f7fe f8da 	bl	80043bc <HAL_GetTick>
 8006208:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800620a:	e009      	b.n	8006220 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800620c:	f7fe f8d6 	bl	80043bc <HAL_GetTick>
 8006210:	4602      	mov	r2, r0
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	1ad3      	subs	r3, r2, r3
 8006216:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800621a:	d901      	bls.n	8006220 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 800621c:	2303      	movs	r3, #3
 800621e:	e007      	b.n	8006230 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	f003 0320 	and.w	r3, r3, #32
 800622a:	2b00      	cmp	r3, #0
 800622c:	d0ee      	beq.n	800620c <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 800622e:	2300      	movs	r3, #0
}
 8006230:	4618      	mov	r0, r3
 8006232:	3710      	adds	r7, #16
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}
 8006238:	0003ff5f 	.word	0x0003ff5f

0800623c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006244:	2300      	movs	r3, #0
 8006246:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006252:	2b00      	cmp	r3, #0
 8006254:	d120      	bne.n	8006298 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f04f 32ff 	mov.w	r2, #4294967295
 800625e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006260:	f7fe f8ac 	bl	80043bc <HAL_GetTick>
 8006264:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006266:	e00d      	b.n	8006284 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006268:	f7fe f8a8 	bl	80043bc <HAL_GetTick>
 800626c:	4602      	mov	r2, r0
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	1ad3      	subs	r3, r2, r3
 8006272:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006276:	d905      	bls.n	8006284 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8006278:	2303      	movs	r3, #3
 800627a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2203      	movs	r2, #3
 8006280:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	68db      	ldr	r3, [r3, #12]
 800628a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800628e:	2b00      	cmp	r3, #0
 8006290:	d102      	bne.n	8006298 <RTC_EnterInitMode+0x5c>
 8006292:	7bfb      	ldrb	r3, [r7, #15]
 8006294:	2b03      	cmp	r3, #3
 8006296:	d1e7      	bne.n	8006268 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8006298:	7bfb      	ldrb	r3, [r7, #15]
}
 800629a:	4618      	mov	r0, r3
 800629c:	3710      	adds	r7, #16
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
	...

080062a4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b084      	sub	sp, #16
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062ac:	2300      	movs	r3, #0
 80062ae:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80062b0:	4b1a      	ldr	r3, [pc, #104]	@ (800631c <RTC_ExitInitMode+0x78>)
 80062b2:	68db      	ldr	r3, [r3, #12]
 80062b4:	4a19      	ldr	r2, [pc, #100]	@ (800631c <RTC_ExitInitMode+0x78>)
 80062b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062ba:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80062bc:	4b17      	ldr	r3, [pc, #92]	@ (800631c <RTC_ExitInitMode+0x78>)
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	f003 0320 	and.w	r3, r3, #32
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d10c      	bne.n	80062e2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f7ff ff93 	bl	80061f4 <HAL_RTC_WaitForSynchro>
 80062ce:	4603      	mov	r3, r0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d01e      	beq.n	8006312 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2203      	movs	r2, #3
 80062d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80062dc:	2303      	movs	r3, #3
 80062de:	73fb      	strb	r3, [r7, #15]
 80062e0:	e017      	b.n	8006312 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80062e2:	4b0e      	ldr	r3, [pc, #56]	@ (800631c <RTC_ExitInitMode+0x78>)
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	4a0d      	ldr	r2, [pc, #52]	@ (800631c <RTC_ExitInitMode+0x78>)
 80062e8:	f023 0320 	bic.w	r3, r3, #32
 80062ec:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f7ff ff80 	bl	80061f4 <HAL_RTC_WaitForSynchro>
 80062f4:	4603      	mov	r3, r0
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d005      	beq.n	8006306 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2203      	movs	r2, #3
 80062fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8006302:	2303      	movs	r3, #3
 8006304:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006306:	4b05      	ldr	r3, [pc, #20]	@ (800631c <RTC_ExitInitMode+0x78>)
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	4a04      	ldr	r2, [pc, #16]	@ (800631c <RTC_ExitInitMode+0x78>)
 800630c:	f043 0320 	orr.w	r3, r3, #32
 8006310:	6093      	str	r3, [r2, #8]
  }

  return status;
 8006312:	7bfb      	ldrb	r3, [r7, #15]
}
 8006314:	4618      	mov	r0, r3
 8006316:	3710      	adds	r7, #16
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}
 800631c:	40002800 	.word	0x40002800

08006320 <HAL_RTCEx_SetWakeUpTimer_IT>:
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
#else
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
#endif
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b086      	sub	sp, #24
 8006324:	af00      	add	r7, sp, #0
 8006326:	60f8      	str	r0, [r7, #12]
 8006328:	60b9      	str	r1, [r7, #8]
 800632a:	607a      	str	r2, [r7, #4]
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006332:	2b01      	cmp	r3, #1
 8006334:	d101      	bne.n	800633a <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8006336:	2302      	movs	r3, #2
 8006338:	e07f      	b.n	800643a <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2201      	movs	r2, #1
 800633e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2202      	movs	r2, #2
 8006346:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	22ca      	movs	r2, #202	@ 0xca
 8006350:	625a      	str	r2, [r3, #36]	@ 0x24
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	2253      	movs	r2, #83	@ 0x53
 8006358:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	689a      	ldr	r2, [r3, #8]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006368:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	68db      	ldr	r3, [r3, #12]
 8006370:	b2da      	uxtb	r2, r3
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800637a:	60da      	str	r2, [r3, #12]
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
#else
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006386:	2b00      	cmp	r3, #0
 8006388:	d120      	bne.n	80063cc <HAL_RTCEx_SetWakeUpTimer_IT+0xac>
#endif
  {
    tickstart = HAL_GetTick();
 800638a:	f7fe f817 	bl	80043bc <HAL_GetTick>
 800638e:	6178      	str	r0, [r7, #20]
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
#else
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8006390:	e015      	b.n	80063be <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
#endif
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006392:	f7fe f813 	bl	80043bc <HAL_GetTick>
 8006396:	4602      	mov	r2, r0
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	1ad3      	subs	r3, r2, r3
 800639c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80063a0:	d90d      	bls.n	80063be <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	22ff      	movs	r2, #255	@ 0xff
 80063a8:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2203      	movs	r2, #3
 80063ae:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2200      	movs	r2, #0
 80063b6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80063ba:	2303      	movs	r3, #3
 80063bc:	e03d      	b.n	800643a <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	68db      	ldr	r3, [r3, #12]
 80063c4:	f003 0304 	and.w	r3, r3, #4
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d0e2      	beq.n	8006392 <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Configure the Wakeup Timer counter and auto clear value */
  hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos));
#else
  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	68ba      	ldr	r2, [r7, #8]
 80063d2:	615a      	str	r2, [r3, #20]
#endif

  /* Configure the clock source */
  MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	f023 0107 	bic.w	r1, r3, #7
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	687a      	ldr	r2, [r7, #4]
 80063e4:	430a      	orrs	r2, r1
 80063e6:	609a      	str	r2, [r3, #8]
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
  }
#else /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80063e8:	4b16      	ldr	r3, [pc, #88]	@ (8006444 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a15      	ldr	r2, [pc, #84]	@ (8006444 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80063ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063f2:	6013      	str	r3, [r2, #0]
#endif /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80063f4:	4b13      	ldr	r3, [pc, #76]	@ (8006444 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	4a12      	ldr	r2, [pc, #72]	@ (8006444 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80063fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063fe:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	689a      	ldr	r2, [r3, #8]
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800640e:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	689a      	ldr	r2, [r3, #8]
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800641e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	22ff      	movs	r2, #255	@ 0xff
 8006426:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2200      	movs	r2, #0
 8006434:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8006438:	2300      	movs	r3, #0
}
 800643a:	4618      	mov	r0, r3
 800643c:	3718      	adds	r7, #24
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
 8006442:	bf00      	nop
 8006444:	40010400 	.word	0x40010400

08006448 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @brief  Deactivate wake up timer counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b084      	sub	sp, #16
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006456:	2b01      	cmp	r3, #1
 8006458:	d101      	bne.n	800645e <HAL_RTCEx_DeactivateWakeUpTimer+0x16>
 800645a:	2302      	movs	r3, #2
 800645c:	e04d      	b.n	80064fa <HAL_RTCEx_DeactivateWakeUpTimer+0xb2>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2201      	movs	r2, #1
 8006462:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2202      	movs	r2, #2
 800646a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	22ca      	movs	r2, #202	@ 0xca
 8006474:	625a      	str	r2, [r3, #36]	@ 0x24
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	2253      	movs	r2, #83	@ 0x53
 800647c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	689a      	ldr	r2, [r3, #8]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800648c:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	689a      	ldr	r2, [r3, #8]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800649c:	609a      	str	r2, [r3, #8]

  tickstart = HAL_GetTick();
 800649e:	f7fd ff8d 	bl	80043bc <HAL_GetTick>
 80064a2:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80064a4:	e015      	b.n	80064d2 <HAL_RTCEx_DeactivateWakeUpTimer+0x8a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80064a6:	f7fd ff89 	bl	80043bc <HAL_GetTick>
 80064aa:	4602      	mov	r2, r0
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	1ad3      	subs	r3, r2, r3
 80064b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80064b4:	d90d      	bls.n	80064d2 <HAL_RTCEx_DeactivateWakeUpTimer+0x8a>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	22ff      	movs	r2, #255	@ 0xff
 80064bc:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2203      	movs	r2, #3
 80064c2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 80064ce:	2303      	movs	r3, #3
 80064d0:	e013      	b.n	80064fa <HAL_RTCEx_DeactivateWakeUpTimer+0xb2>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	f003 0304 	and.w	r3, r3, #4
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d0e2      	beq.n	80064a6 <HAL_RTCEx_DeactivateWakeUpTimer+0x5e>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	22ff      	movs	r2, #255	@ 0xff
 80064e6:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80064f8:	2300      	movs	r3, #0
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3710      	adds	r7, #16
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}
	...

08006504 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b082      	sub	sp, #8
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 800650c:	4b0f      	ldr	r3, [pc, #60]	@ (800654c <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 800650e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006512:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800651e:	2b00      	cmp	r3, #0
 8006520:	d00b      	beq.n	800653a <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	b2da      	uxtb	r2, r3
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8006532:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f000 f80b 	bl	8006550 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2201      	movs	r2, #1
 800653e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8006542:	bf00      	nop
 8006544:	3708      	adds	r7, #8
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	40010400 	.word	0x40010400

08006550 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006550:	b480      	push	{r7}
 8006552:	b083      	sub	sp, #12
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8006558:	bf00      	nop
 800655a:	370c      	adds	r7, #12
 800655c:	46bd      	mov	sp, r7
 800655e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006562:	4770      	bx	lr

08006564 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b084      	sub	sp, #16
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d101      	bne.n	8006576 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	e095      	b.n	80066a2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800657a:	2b00      	cmp	r3, #0
 800657c:	d108      	bne.n	8006590 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006586:	d009      	beq.n	800659c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2200      	movs	r2, #0
 800658c:	61da      	str	r2, [r3, #28]
 800658e:	e005      	b.n	800659c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2200      	movs	r2, #0
 8006594:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2200      	movs	r2, #0
 80065a0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80065a8:	b2db      	uxtb	r3, r3
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d106      	bne.n	80065bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2200      	movs	r2, #0
 80065b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f7fd fcfe 	bl	8003fb8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2202      	movs	r2, #2
 80065c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	681a      	ldr	r2, [r3, #0]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065d2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	68db      	ldr	r3, [r3, #12]
 80065d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80065dc:	d902      	bls.n	80065e4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80065de:	2300      	movs	r3, #0
 80065e0:	60fb      	str	r3, [r7, #12]
 80065e2:	e002      	b.n	80065ea <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80065e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80065e8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	68db      	ldr	r3, [r3, #12]
 80065ee:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80065f2:	d007      	beq.n	8006604 <HAL_SPI_Init+0xa0>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	68db      	ldr	r3, [r3, #12]
 80065f8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80065fc:	d002      	beq.n	8006604 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2200      	movs	r2, #0
 8006602:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006614:	431a      	orrs	r2, r3
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	f003 0302 	and.w	r3, r3, #2
 800661e:	431a      	orrs	r2, r3
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	695b      	ldr	r3, [r3, #20]
 8006624:	f003 0301 	and.w	r3, r3, #1
 8006628:	431a      	orrs	r2, r3
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	699b      	ldr	r3, [r3, #24]
 800662e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006632:	431a      	orrs	r2, r3
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	69db      	ldr	r3, [r3, #28]
 8006638:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800663c:	431a      	orrs	r2, r3
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6a1b      	ldr	r3, [r3, #32]
 8006642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006646:	ea42 0103 	orr.w	r1, r2, r3
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800664e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	430a      	orrs	r2, r1
 8006658:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	699b      	ldr	r3, [r3, #24]
 800665e:	0c1b      	lsrs	r3, r3, #16
 8006660:	f003 0204 	and.w	r2, r3, #4
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006668:	f003 0310 	and.w	r3, r3, #16
 800666c:	431a      	orrs	r2, r3
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006672:	f003 0308 	and.w	r3, r3, #8
 8006676:	431a      	orrs	r2, r3
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006680:	ea42 0103 	orr.w	r1, r2, r3
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	430a      	orrs	r2, r1
 8006690:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2200      	movs	r2, #0
 8006696:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2201      	movs	r2, #1
 800669c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80066a0:	2300      	movs	r3, #0
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	3710      	adds	r7, #16
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}

080066aa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066aa:	b580      	push	{r7, lr}
 80066ac:	b088      	sub	sp, #32
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	60f8      	str	r0, [r7, #12]
 80066b2:	60b9      	str	r1, [r7, #8]
 80066b4:	603b      	str	r3, [r7, #0]
 80066b6:	4613      	mov	r3, r2
 80066b8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066ba:	f7fd fe7f 	bl	80043bc <HAL_GetTick>
 80066be:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80066c0:	88fb      	ldrh	r3, [r7, #6]
 80066c2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d001      	beq.n	80066d4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80066d0:	2302      	movs	r3, #2
 80066d2:	e15c      	b.n	800698e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d002      	beq.n	80066e0 <HAL_SPI_Transmit+0x36>
 80066da:	88fb      	ldrh	r3, [r7, #6]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d101      	bne.n	80066e4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	e154      	b.n	800698e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d101      	bne.n	80066f2 <HAL_SPI_Transmit+0x48>
 80066ee:	2302      	movs	r3, #2
 80066f0:	e14d      	b.n	800698e <HAL_SPI_Transmit+0x2e4>
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2201      	movs	r2, #1
 80066f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2203      	movs	r2, #3
 80066fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2200      	movs	r2, #0
 8006706:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	68ba      	ldr	r2, [r7, #8]
 800670c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	88fa      	ldrh	r2, [r7, #6]
 8006712:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	88fa      	ldrh	r2, [r7, #6]
 8006718:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2200      	movs	r2, #0
 800671e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2200      	movs	r2, #0
 8006724:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2200      	movs	r2, #0
 800672c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2200      	movs	r2, #0
 8006734:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2200      	movs	r2, #0
 800673a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006744:	d10f      	bne.n	8006766 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006754:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006764:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006770:	2b40      	cmp	r3, #64	@ 0x40
 8006772:	d007      	beq.n	8006784 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006782:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	68db      	ldr	r3, [r3, #12]
 8006788:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800678c:	d952      	bls.n	8006834 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d002      	beq.n	800679c <HAL_SPI_Transmit+0xf2>
 8006796:	8b7b      	ldrh	r3, [r7, #26]
 8006798:	2b01      	cmp	r3, #1
 800679a:	d145      	bne.n	8006828 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067a0:	881a      	ldrh	r2, [r3, #0]
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ac:	1c9a      	adds	r2, r3, #2
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	3b01      	subs	r3, #1
 80067ba:	b29a      	uxth	r2, r3
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80067c0:	e032      	b.n	8006828 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	f003 0302 	and.w	r3, r3, #2
 80067cc:	2b02      	cmp	r3, #2
 80067ce:	d112      	bne.n	80067f6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067d4:	881a      	ldrh	r2, [r3, #0]
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067e0:	1c9a      	adds	r2, r3, #2
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	3b01      	subs	r3, #1
 80067ee:	b29a      	uxth	r2, r3
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80067f4:	e018      	b.n	8006828 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80067f6:	f7fd fde1 	bl	80043bc <HAL_GetTick>
 80067fa:	4602      	mov	r2, r0
 80067fc:	69fb      	ldr	r3, [r7, #28]
 80067fe:	1ad3      	subs	r3, r2, r3
 8006800:	683a      	ldr	r2, [r7, #0]
 8006802:	429a      	cmp	r2, r3
 8006804:	d803      	bhi.n	800680e <HAL_SPI_Transmit+0x164>
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800680c:	d102      	bne.n	8006814 <HAL_SPI_Transmit+0x16a>
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d109      	bne.n	8006828 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2201      	movs	r2, #1
 8006818:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2200      	movs	r2, #0
 8006820:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006824:	2303      	movs	r3, #3
 8006826:	e0b2      	b.n	800698e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800682c:	b29b      	uxth	r3, r3
 800682e:	2b00      	cmp	r3, #0
 8006830:	d1c7      	bne.n	80067c2 <HAL_SPI_Transmit+0x118>
 8006832:	e083      	b.n	800693c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d002      	beq.n	8006842 <HAL_SPI_Transmit+0x198>
 800683c:	8b7b      	ldrh	r3, [r7, #26]
 800683e:	2b01      	cmp	r3, #1
 8006840:	d177      	bne.n	8006932 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006846:	b29b      	uxth	r3, r3
 8006848:	2b01      	cmp	r3, #1
 800684a:	d912      	bls.n	8006872 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006850:	881a      	ldrh	r2, [r3, #0]
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800685c:	1c9a      	adds	r2, r3, #2
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006866:	b29b      	uxth	r3, r3
 8006868:	3b02      	subs	r3, #2
 800686a:	b29a      	uxth	r2, r3
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006870:	e05f      	b.n	8006932 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	330c      	adds	r3, #12
 800687c:	7812      	ldrb	r2, [r2, #0]
 800687e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006884:	1c5a      	adds	r2, r3, #1
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800688e:	b29b      	uxth	r3, r3
 8006890:	3b01      	subs	r3, #1
 8006892:	b29a      	uxth	r2, r3
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006898:	e04b      	b.n	8006932 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	f003 0302 	and.w	r3, r3, #2
 80068a4:	2b02      	cmp	r3, #2
 80068a6:	d12b      	bne.n	8006900 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068ac:	b29b      	uxth	r3, r3
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	d912      	bls.n	80068d8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068b6:	881a      	ldrh	r2, [r3, #0]
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068c2:	1c9a      	adds	r2, r3, #2
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	3b02      	subs	r3, #2
 80068d0:	b29a      	uxth	r2, r3
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80068d6:	e02c      	b.n	8006932 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	330c      	adds	r3, #12
 80068e2:	7812      	ldrb	r2, [r2, #0]
 80068e4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ea:	1c5a      	adds	r2, r3, #1
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	3b01      	subs	r3, #1
 80068f8:	b29a      	uxth	r2, r3
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80068fe:	e018      	b.n	8006932 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006900:	f7fd fd5c 	bl	80043bc <HAL_GetTick>
 8006904:	4602      	mov	r2, r0
 8006906:	69fb      	ldr	r3, [r7, #28]
 8006908:	1ad3      	subs	r3, r2, r3
 800690a:	683a      	ldr	r2, [r7, #0]
 800690c:	429a      	cmp	r2, r3
 800690e:	d803      	bhi.n	8006918 <HAL_SPI_Transmit+0x26e>
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006916:	d102      	bne.n	800691e <HAL_SPI_Transmit+0x274>
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d109      	bne.n	8006932 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2201      	movs	r2, #1
 8006922:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2200      	movs	r2, #0
 800692a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800692e:	2303      	movs	r3, #3
 8006930:	e02d      	b.n	800698e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006936:	b29b      	uxth	r3, r3
 8006938:	2b00      	cmp	r3, #0
 800693a:	d1ae      	bne.n	800689a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800693c:	69fa      	ldr	r2, [r7, #28]
 800693e:	6839      	ldr	r1, [r7, #0]
 8006940:	68f8      	ldr	r0, [r7, #12]
 8006942:	f000 fcf5 	bl	8007330 <SPI_EndRxTxTransaction>
 8006946:	4603      	mov	r3, r0
 8006948:	2b00      	cmp	r3, #0
 800694a:	d002      	beq.n	8006952 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2220      	movs	r2, #32
 8006950:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d10a      	bne.n	8006970 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800695a:	2300      	movs	r3, #0
 800695c:	617b      	str	r3, [r7, #20]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	617b      	str	r3, [r7, #20]
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	689b      	ldr	r3, [r3, #8]
 800696c:	617b      	str	r3, [r7, #20]
 800696e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2201      	movs	r2, #1
 8006974:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2200      	movs	r2, #0
 800697c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006984:	2b00      	cmp	r3, #0
 8006986:	d001      	beq.n	800698c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006988:	2301      	movs	r3, #1
 800698a:	e000      	b.n	800698e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800698c:	2300      	movs	r3, #0
  }
}
 800698e:	4618      	mov	r0, r3
 8006990:	3720      	adds	r7, #32
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}

08006996 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006996:	b580      	push	{r7, lr}
 8006998:	b088      	sub	sp, #32
 800699a:	af02      	add	r7, sp, #8
 800699c:	60f8      	str	r0, [r7, #12]
 800699e:	60b9      	str	r1, [r7, #8]
 80069a0:	603b      	str	r3, [r7, #0]
 80069a2:	4613      	mov	r3, r2
 80069a4:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80069ac:	b2db      	uxtb	r3, r3
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	d001      	beq.n	80069b6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80069b2:	2302      	movs	r3, #2
 80069b4:	e123      	b.n	8006bfe <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80069be:	d112      	bne.n	80069e6 <HAL_SPI_Receive+0x50>
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d10e      	bne.n	80069e6 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2204      	movs	r2, #4
 80069cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80069d0:	88fa      	ldrh	r2, [r7, #6]
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	9300      	str	r3, [sp, #0]
 80069d6:	4613      	mov	r3, r2
 80069d8:	68ba      	ldr	r2, [r7, #8]
 80069da:	68b9      	ldr	r1, [r7, #8]
 80069dc:	68f8      	ldr	r0, [r7, #12]
 80069de:	f000 f912 	bl	8006c06 <HAL_SPI_TransmitReceive>
 80069e2:	4603      	mov	r3, r0
 80069e4:	e10b      	b.n	8006bfe <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80069e6:	f7fd fce9 	bl	80043bc <HAL_GetTick>
 80069ea:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d002      	beq.n	80069f8 <HAL_SPI_Receive+0x62>
 80069f2:	88fb      	ldrh	r3, [r7, #6]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d101      	bne.n	80069fc <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	e100      	b.n	8006bfe <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006a02:	2b01      	cmp	r3, #1
 8006a04:	d101      	bne.n	8006a0a <HAL_SPI_Receive+0x74>
 8006a06:	2302      	movs	r3, #2
 8006a08:	e0f9      	b.n	8006bfe <HAL_SPI_Receive+0x268>
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2204      	movs	r2, #4
 8006a16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	68ba      	ldr	r2, [r7, #8]
 8006a24:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	88fa      	ldrh	r2, [r7, #6]
 8006a2a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	88fa      	ldrh	r2, [r7, #6]
 8006a32:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2200      	movs	r2, #0
 8006a46:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2200      	movs	r2, #0
 8006a52:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	68db      	ldr	r3, [r3, #12]
 8006a58:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006a5c:	d908      	bls.n	8006a70 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	685a      	ldr	r2, [r3, #4]
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006a6c:	605a      	str	r2, [r3, #4]
 8006a6e:	e007      	b.n	8006a80 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	685a      	ldr	r2, [r3, #4]
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006a7e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a88:	d10f      	bne.n	8006aaa <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	681a      	ldr	r2, [r3, #0]
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a98:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006aa8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ab4:	2b40      	cmp	r3, #64	@ 0x40
 8006ab6:	d007      	beq.n	8006ac8 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	681a      	ldr	r2, [r3, #0]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ac6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	68db      	ldr	r3, [r3, #12]
 8006acc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006ad0:	d875      	bhi.n	8006bbe <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006ad2:	e037      	b.n	8006b44 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	f003 0301 	and.w	r3, r3, #1
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d117      	bne.n	8006b12 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f103 020c 	add.w	r2, r3, #12
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aee:	7812      	ldrb	r2, [r2, #0]
 8006af0:	b2d2      	uxtb	r2, r2
 8006af2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af8:	1c5a      	adds	r2, r3, #1
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	3b01      	subs	r3, #1
 8006b08:	b29a      	uxth	r2, r3
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006b10:	e018      	b.n	8006b44 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b12:	f7fd fc53 	bl	80043bc <HAL_GetTick>
 8006b16:	4602      	mov	r2, r0
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	1ad3      	subs	r3, r2, r3
 8006b1c:	683a      	ldr	r2, [r7, #0]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d803      	bhi.n	8006b2a <HAL_SPI_Receive+0x194>
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b28:	d102      	bne.n	8006b30 <HAL_SPI_Receive+0x19a>
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d109      	bne.n	8006b44 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2201      	movs	r2, #1
 8006b34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006b40:	2303      	movs	r3, #3
 8006b42:	e05c      	b.n	8006bfe <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1c1      	bne.n	8006ad4 <HAL_SPI_Receive+0x13e>
 8006b50:	e03b      	b.n	8006bca <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	f003 0301 	and.w	r3, r3, #1
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	d115      	bne.n	8006b8c <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	68da      	ldr	r2, [r3, #12]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b6a:	b292      	uxth	r2, r2
 8006b6c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b72:	1c9a      	adds	r2, r3, #2
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	3b01      	subs	r3, #1
 8006b82:	b29a      	uxth	r2, r3
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006b8a:	e018      	b.n	8006bbe <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b8c:	f7fd fc16 	bl	80043bc <HAL_GetTick>
 8006b90:	4602      	mov	r2, r0
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	1ad3      	subs	r3, r2, r3
 8006b96:	683a      	ldr	r2, [r7, #0]
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d803      	bhi.n	8006ba4 <HAL_SPI_Receive+0x20e>
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ba2:	d102      	bne.n	8006baa <HAL_SPI_Receive+0x214>
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d109      	bne.n	8006bbe <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2201      	movs	r2, #1
 8006bae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006bba:	2303      	movs	r3, #3
 8006bbc:	e01f      	b.n	8006bfe <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006bc4:	b29b      	uxth	r3, r3
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d1c3      	bne.n	8006b52 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006bca:	697a      	ldr	r2, [r7, #20]
 8006bcc:	6839      	ldr	r1, [r7, #0]
 8006bce:	68f8      	ldr	r0, [r7, #12]
 8006bd0:	f000 fb56 	bl	8007280 <SPI_EndRxTransaction>
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d002      	beq.n	8006be0 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2220      	movs	r2, #32
 8006bde:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2201      	movs	r2, #1
 8006be4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2200      	movs	r2, #0
 8006bec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d001      	beq.n	8006bfc <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	e000      	b.n	8006bfe <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8006bfc:	2300      	movs	r3, #0
  }
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3718      	adds	r7, #24
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}

08006c06 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006c06:	b580      	push	{r7, lr}
 8006c08:	b08a      	sub	sp, #40	@ 0x28
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	60f8      	str	r0, [r7, #12]
 8006c0e:	60b9      	str	r1, [r7, #8]
 8006c10:	607a      	str	r2, [r7, #4]
 8006c12:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006c14:	2301      	movs	r3, #1
 8006c16:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c18:	f7fd fbd0 	bl	80043bc <HAL_GetTick>
 8006c1c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006c24:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006c2c:	887b      	ldrh	r3, [r7, #2]
 8006c2e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006c30:	887b      	ldrh	r3, [r7, #2]
 8006c32:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006c34:	7ffb      	ldrb	r3, [r7, #31]
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d00c      	beq.n	8006c54 <HAL_SPI_TransmitReceive+0x4e>
 8006c3a:	69bb      	ldr	r3, [r7, #24]
 8006c3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c40:	d106      	bne.n	8006c50 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	689b      	ldr	r3, [r3, #8]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d102      	bne.n	8006c50 <HAL_SPI_TransmitReceive+0x4a>
 8006c4a:	7ffb      	ldrb	r3, [r7, #31]
 8006c4c:	2b04      	cmp	r3, #4
 8006c4e:	d001      	beq.n	8006c54 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006c50:	2302      	movs	r3, #2
 8006c52:	e1f3      	b.n	800703c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d005      	beq.n	8006c66 <HAL_SPI_TransmitReceive+0x60>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d002      	beq.n	8006c66 <HAL_SPI_TransmitReceive+0x60>
 8006c60:	887b      	ldrh	r3, [r7, #2]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d101      	bne.n	8006c6a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e1e8      	b.n	800703c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d101      	bne.n	8006c78 <HAL_SPI_TransmitReceive+0x72>
 8006c74:	2302      	movs	r3, #2
 8006c76:	e1e1      	b.n	800703c <HAL_SPI_TransmitReceive+0x436>
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006c86:	b2db      	uxtb	r3, r3
 8006c88:	2b04      	cmp	r3, #4
 8006c8a:	d003      	beq.n	8006c94 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2205      	movs	r2, #5
 8006c90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2200      	movs	r2, #0
 8006c98:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	687a      	ldr	r2, [r7, #4]
 8006c9e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	887a      	ldrh	r2, [r7, #2]
 8006ca4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	887a      	ldrh	r2, [r7, #2]
 8006cac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	68ba      	ldr	r2, [r7, #8]
 8006cb4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	887a      	ldrh	r2, [r7, #2]
 8006cba:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	887a      	ldrh	r2, [r7, #2]
 8006cc0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	68db      	ldr	r3, [r3, #12]
 8006cd2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006cd6:	d802      	bhi.n	8006cde <HAL_SPI_TransmitReceive+0xd8>
 8006cd8:	8abb      	ldrh	r3, [r7, #20]
 8006cda:	2b01      	cmp	r3, #1
 8006cdc:	d908      	bls.n	8006cf0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	685a      	ldr	r2, [r3, #4]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006cec:	605a      	str	r2, [r3, #4]
 8006cee:	e007      	b.n	8006d00 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	685a      	ldr	r2, [r3, #4]
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006cfe:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d0a:	2b40      	cmp	r3, #64	@ 0x40
 8006d0c:	d007      	beq.n	8006d1e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	681a      	ldr	r2, [r3, #0]
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d1c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	68db      	ldr	r3, [r3, #12]
 8006d22:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006d26:	f240 8083 	bls.w	8006e30 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d002      	beq.n	8006d38 <HAL_SPI_TransmitReceive+0x132>
 8006d32:	8afb      	ldrh	r3, [r7, #22]
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d16f      	bne.n	8006e18 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d3c:	881a      	ldrh	r2, [r3, #0]
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d48:	1c9a      	adds	r2, r3, #2
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d52:	b29b      	uxth	r3, r3
 8006d54:	3b01      	subs	r3, #1
 8006d56:	b29a      	uxth	r2, r3
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d5c:	e05c      	b.n	8006e18 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	f003 0302 	and.w	r3, r3, #2
 8006d68:	2b02      	cmp	r3, #2
 8006d6a:	d11b      	bne.n	8006da4 <HAL_SPI_TransmitReceive+0x19e>
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d70:	b29b      	uxth	r3, r3
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d016      	beq.n	8006da4 <HAL_SPI_TransmitReceive+0x19e>
 8006d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d113      	bne.n	8006da4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d80:	881a      	ldrh	r2, [r3, #0]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d8c:	1c9a      	adds	r2, r3, #2
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	3b01      	subs	r3, #1
 8006d9a:	b29a      	uxth	r2, r3
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006da0:	2300      	movs	r3, #0
 8006da2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	f003 0301 	and.w	r3, r3, #1
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	d11c      	bne.n	8006dec <HAL_SPI_TransmitReceive+0x1e6>
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d016      	beq.n	8006dec <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	68da      	ldr	r2, [r3, #12]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dc8:	b292      	uxth	r2, r2
 8006dca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dd0:	1c9a      	adds	r2, r3, #2
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	3b01      	subs	r3, #1
 8006de0:	b29a      	uxth	r2, r3
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006de8:	2301      	movs	r3, #1
 8006dea:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006dec:	f7fd fae6 	bl	80043bc <HAL_GetTick>
 8006df0:	4602      	mov	r2, r0
 8006df2:	6a3b      	ldr	r3, [r7, #32]
 8006df4:	1ad3      	subs	r3, r2, r3
 8006df6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	d80d      	bhi.n	8006e18 <HAL_SPI_TransmitReceive+0x212>
 8006dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e02:	d009      	beq.n	8006e18 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006e14:	2303      	movs	r3, #3
 8006e16:	e111      	b.n	800703c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e1c:	b29b      	uxth	r3, r3
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d19d      	bne.n	8006d5e <HAL_SPI_TransmitReceive+0x158>
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d197      	bne.n	8006d5e <HAL_SPI_TransmitReceive+0x158>
 8006e2e:	e0e5      	b.n	8006ffc <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	685b      	ldr	r3, [r3, #4]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d003      	beq.n	8006e40 <HAL_SPI_TransmitReceive+0x23a>
 8006e38:	8afb      	ldrh	r3, [r7, #22]
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	f040 80d1 	bne.w	8006fe2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	2b01      	cmp	r3, #1
 8006e48:	d912      	bls.n	8006e70 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e4e:	881a      	ldrh	r2, [r3, #0]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e5a:	1c9a      	adds	r2, r3, #2
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e64:	b29b      	uxth	r3, r3
 8006e66:	3b02      	subs	r3, #2
 8006e68:	b29a      	uxth	r2, r3
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006e6e:	e0b8      	b.n	8006fe2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	330c      	adds	r3, #12
 8006e7a:	7812      	ldrb	r2, [r2, #0]
 8006e7c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e82:	1c5a      	adds	r2, r3, #1
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e8c:	b29b      	uxth	r3, r3
 8006e8e:	3b01      	subs	r3, #1
 8006e90:	b29a      	uxth	r2, r3
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e96:	e0a4      	b.n	8006fe2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	f003 0302 	and.w	r3, r3, #2
 8006ea2:	2b02      	cmp	r3, #2
 8006ea4:	d134      	bne.n	8006f10 <HAL_SPI_TransmitReceive+0x30a>
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006eaa:	b29b      	uxth	r3, r3
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d02f      	beq.n	8006f10 <HAL_SPI_TransmitReceive+0x30a>
 8006eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb2:	2b01      	cmp	r3, #1
 8006eb4:	d12c      	bne.n	8006f10 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	d912      	bls.n	8006ee6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec4:	881a      	ldrh	r2, [r3, #0]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ed0:	1c9a      	adds	r2, r3, #2
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	3b02      	subs	r3, #2
 8006ede:	b29a      	uxth	r2, r3
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ee4:	e012      	b.n	8006f0c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	330c      	adds	r3, #12
 8006ef0:	7812      	ldrb	r2, [r2, #0]
 8006ef2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ef8:	1c5a      	adds	r2, r3, #1
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	3b01      	subs	r3, #1
 8006f06:	b29a      	uxth	r2, r3
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	f003 0301 	and.w	r3, r3, #1
 8006f1a:	2b01      	cmp	r3, #1
 8006f1c:	d148      	bne.n	8006fb0 <HAL_SPI_TransmitReceive+0x3aa>
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f24:	b29b      	uxth	r3, r3
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d042      	beq.n	8006fb0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	2b01      	cmp	r3, #1
 8006f34:	d923      	bls.n	8006f7e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	68da      	ldr	r2, [r3, #12]
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f40:	b292      	uxth	r2, r2
 8006f42:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f48:	1c9a      	adds	r2, r3, #2
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	3b02      	subs	r3, #2
 8006f58:	b29a      	uxth	r2, r3
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	d81f      	bhi.n	8006fac <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	685a      	ldr	r2, [r3, #4]
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006f7a:	605a      	str	r2, [r3, #4]
 8006f7c:	e016      	b.n	8006fac <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f103 020c 	add.w	r2, r3, #12
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f8a:	7812      	ldrb	r2, [r2, #0]
 8006f8c:	b2d2      	uxtb	r2, r2
 8006f8e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f94:	1c5a      	adds	r2, r3, #1
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006fa0:	b29b      	uxth	r3, r3
 8006fa2:	3b01      	subs	r3, #1
 8006fa4:	b29a      	uxth	r2, r3
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006fac:	2301      	movs	r3, #1
 8006fae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006fb0:	f7fd fa04 	bl	80043bc <HAL_GetTick>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	6a3b      	ldr	r3, [r7, #32]
 8006fb8:	1ad3      	subs	r3, r2, r3
 8006fba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	d803      	bhi.n	8006fc8 <HAL_SPI_TransmitReceive+0x3c2>
 8006fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fc6:	d102      	bne.n	8006fce <HAL_SPI_TransmitReceive+0x3c8>
 8006fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d109      	bne.n	8006fe2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006fde:	2303      	movs	r3, #3
 8006fe0:	e02c      	b.n	800703c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	f47f af55 	bne.w	8006e98 <HAL_SPI_TransmitReceive+0x292>
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ff4:	b29b      	uxth	r3, r3
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	f47f af4e 	bne.w	8006e98 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ffc:	6a3a      	ldr	r2, [r7, #32]
 8006ffe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007000:	68f8      	ldr	r0, [r7, #12]
 8007002:	f000 f995 	bl	8007330 <SPI_EndRxTxTransaction>
 8007006:	4603      	mov	r3, r0
 8007008:	2b00      	cmp	r3, #0
 800700a:	d008      	beq.n	800701e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2220      	movs	r2, #32
 8007010:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2200      	movs	r2, #0
 8007016:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800701a:	2301      	movs	r3, #1
 800701c:	e00e      	b.n	800703c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2201      	movs	r2, #1
 8007022:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2200      	movs	r2, #0
 800702a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007032:	2b00      	cmp	r3, #0
 8007034:	d001      	beq.n	800703a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e000      	b.n	800703c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800703a:	2300      	movs	r3, #0
  }
}
 800703c:	4618      	mov	r0, r3
 800703e:	3728      	adds	r7, #40	@ 0x28
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}

08007044 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b088      	sub	sp, #32
 8007048:	af00      	add	r7, sp, #0
 800704a:	60f8      	str	r0, [r7, #12]
 800704c:	60b9      	str	r1, [r7, #8]
 800704e:	603b      	str	r3, [r7, #0]
 8007050:	4613      	mov	r3, r2
 8007052:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007054:	f7fd f9b2 	bl	80043bc <HAL_GetTick>
 8007058:	4602      	mov	r2, r0
 800705a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800705c:	1a9b      	subs	r3, r3, r2
 800705e:	683a      	ldr	r2, [r7, #0]
 8007060:	4413      	add	r3, r2
 8007062:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007064:	f7fd f9aa 	bl	80043bc <HAL_GetTick>
 8007068:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800706a:	4b39      	ldr	r3, [pc, #228]	@ (8007150 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	015b      	lsls	r3, r3, #5
 8007070:	0d1b      	lsrs	r3, r3, #20
 8007072:	69fa      	ldr	r2, [r7, #28]
 8007074:	fb02 f303 	mul.w	r3, r2, r3
 8007078:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800707a:	e054      	b.n	8007126 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007082:	d050      	beq.n	8007126 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007084:	f7fd f99a 	bl	80043bc <HAL_GetTick>
 8007088:	4602      	mov	r2, r0
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	1ad3      	subs	r3, r2, r3
 800708e:	69fa      	ldr	r2, [r7, #28]
 8007090:	429a      	cmp	r2, r3
 8007092:	d902      	bls.n	800709a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007094:	69fb      	ldr	r3, [r7, #28]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d13d      	bne.n	8007116 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	685a      	ldr	r2, [r3, #4]
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80070a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070b2:	d111      	bne.n	80070d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070bc:	d004      	beq.n	80070c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070c6:	d107      	bne.n	80070d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070e0:	d10f      	bne.n	8007102 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80070f0:	601a      	str	r2, [r3, #0]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681a      	ldr	r2, [r3, #0]
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007100:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2201      	movs	r2, #1
 8007106:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2200      	movs	r2, #0
 800710e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007112:	2303      	movs	r3, #3
 8007114:	e017      	b.n	8007146 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d101      	bne.n	8007120 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800711c:	2300      	movs	r3, #0
 800711e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	3b01      	subs	r3, #1
 8007124:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	689a      	ldr	r2, [r3, #8]
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	4013      	ands	r3, r2
 8007130:	68ba      	ldr	r2, [r7, #8]
 8007132:	429a      	cmp	r2, r3
 8007134:	bf0c      	ite	eq
 8007136:	2301      	moveq	r3, #1
 8007138:	2300      	movne	r3, #0
 800713a:	b2db      	uxtb	r3, r3
 800713c:	461a      	mov	r2, r3
 800713e:	79fb      	ldrb	r3, [r7, #7]
 8007140:	429a      	cmp	r2, r3
 8007142:	d19b      	bne.n	800707c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007144:	2300      	movs	r3, #0
}
 8007146:	4618      	mov	r0, r3
 8007148:	3720      	adds	r7, #32
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}
 800714e:	bf00      	nop
 8007150:	20000000 	.word	0x20000000

08007154 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b08a      	sub	sp, #40	@ 0x28
 8007158:	af00      	add	r7, sp, #0
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	607a      	str	r2, [r7, #4]
 8007160:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007162:	2300      	movs	r3, #0
 8007164:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007166:	f7fd f929 	bl	80043bc <HAL_GetTick>
 800716a:	4602      	mov	r2, r0
 800716c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800716e:	1a9b      	subs	r3, r3, r2
 8007170:	683a      	ldr	r2, [r7, #0]
 8007172:	4413      	add	r3, r2
 8007174:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007176:	f7fd f921 	bl	80043bc <HAL_GetTick>
 800717a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	330c      	adds	r3, #12
 8007182:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007184:	4b3d      	ldr	r3, [pc, #244]	@ (800727c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	4613      	mov	r3, r2
 800718a:	009b      	lsls	r3, r3, #2
 800718c:	4413      	add	r3, r2
 800718e:	00da      	lsls	r2, r3, #3
 8007190:	1ad3      	subs	r3, r2, r3
 8007192:	0d1b      	lsrs	r3, r3, #20
 8007194:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007196:	fb02 f303 	mul.w	r3, r2, r3
 800719a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800719c:	e060      	b.n	8007260 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80071a4:	d107      	bne.n	80071b6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d104      	bne.n	80071b6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80071ac:	69fb      	ldr	r3, [r7, #28]
 80071ae:	781b      	ldrb	r3, [r3, #0]
 80071b0:	b2db      	uxtb	r3, r3
 80071b2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80071b4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071bc:	d050      	beq.n	8007260 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80071be:	f7fd f8fd 	bl	80043bc <HAL_GetTick>
 80071c2:	4602      	mov	r2, r0
 80071c4:	6a3b      	ldr	r3, [r7, #32]
 80071c6:	1ad3      	subs	r3, r2, r3
 80071c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d902      	bls.n	80071d4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80071ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d13d      	bne.n	8007250 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	685a      	ldr	r2, [r3, #4]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80071e2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071ec:	d111      	bne.n	8007212 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071f6:	d004      	beq.n	8007202 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007200:	d107      	bne.n	8007212 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	681a      	ldr	r2, [r3, #0]
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007210:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007216:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800721a:	d10f      	bne.n	800723c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800722a:	601a      	str	r2, [r3, #0]
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	681a      	ldr	r2, [r3, #0]
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800723a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2201      	movs	r2, #1
 8007240:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	2200      	movs	r2, #0
 8007248:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800724c:	2303      	movs	r3, #3
 800724e:	e010      	b.n	8007272 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007250:	69bb      	ldr	r3, [r7, #24]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d101      	bne.n	800725a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007256:	2300      	movs	r3, #0
 8007258:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800725a:	69bb      	ldr	r3, [r7, #24]
 800725c:	3b01      	subs	r3, #1
 800725e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	689a      	ldr	r2, [r3, #8]
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	4013      	ands	r3, r2
 800726a:	687a      	ldr	r2, [r7, #4]
 800726c:	429a      	cmp	r2, r3
 800726e:	d196      	bne.n	800719e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007270:	2300      	movs	r3, #0
}
 8007272:	4618      	mov	r0, r3
 8007274:	3728      	adds	r7, #40	@ 0x28
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}
 800727a:	bf00      	nop
 800727c:	20000000 	.word	0x20000000

08007280 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b086      	sub	sp, #24
 8007284:	af02      	add	r7, sp, #8
 8007286:	60f8      	str	r0, [r7, #12]
 8007288:	60b9      	str	r1, [r7, #8]
 800728a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	685b      	ldr	r3, [r3, #4]
 8007290:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007294:	d111      	bne.n	80072ba <SPI_EndRxTransaction+0x3a>
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800729e:	d004      	beq.n	80072aa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	689b      	ldr	r3, [r3, #8]
 80072a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072a8:	d107      	bne.n	80072ba <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80072b8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	9300      	str	r3, [sp, #0]
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	2200      	movs	r2, #0
 80072c2:	2180      	movs	r1, #128	@ 0x80
 80072c4:	68f8      	ldr	r0, [r7, #12]
 80072c6:	f7ff febd 	bl	8007044 <SPI_WaitFlagStateUntilTimeout>
 80072ca:	4603      	mov	r3, r0
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d007      	beq.n	80072e0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072d4:	f043 0220 	orr.w	r2, r3, #32
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80072dc:	2303      	movs	r3, #3
 80072de:	e023      	b.n	8007328 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80072e8:	d11d      	bne.n	8007326 <SPI_EndRxTransaction+0xa6>
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072f2:	d004      	beq.n	80072fe <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072fc:	d113      	bne.n	8007326 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	9300      	str	r3, [sp, #0]
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	2200      	movs	r2, #0
 8007306:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800730a:	68f8      	ldr	r0, [r7, #12]
 800730c:	f7ff ff22 	bl	8007154 <SPI_WaitFifoStateUntilTimeout>
 8007310:	4603      	mov	r3, r0
 8007312:	2b00      	cmp	r3, #0
 8007314:	d007      	beq.n	8007326 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800731a:	f043 0220 	orr.w	r2, r3, #32
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007322:	2303      	movs	r3, #3
 8007324:	e000      	b.n	8007328 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8007326:	2300      	movs	r3, #0
}
 8007328:	4618      	mov	r0, r3
 800732a:	3710      	adds	r7, #16
 800732c:	46bd      	mov	sp, r7
 800732e:	bd80      	pop	{r7, pc}

08007330 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b086      	sub	sp, #24
 8007334:	af02      	add	r7, sp, #8
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	60b9      	str	r1, [r7, #8]
 800733a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	9300      	str	r3, [sp, #0]
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	2200      	movs	r2, #0
 8007344:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007348:	68f8      	ldr	r0, [r7, #12]
 800734a:	f7ff ff03 	bl	8007154 <SPI_WaitFifoStateUntilTimeout>
 800734e:	4603      	mov	r3, r0
 8007350:	2b00      	cmp	r3, #0
 8007352:	d007      	beq.n	8007364 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007358:	f043 0220 	orr.w	r2, r3, #32
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007360:	2303      	movs	r3, #3
 8007362:	e027      	b.n	80073b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	9300      	str	r3, [sp, #0]
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	2200      	movs	r2, #0
 800736c:	2180      	movs	r1, #128	@ 0x80
 800736e:	68f8      	ldr	r0, [r7, #12]
 8007370:	f7ff fe68 	bl	8007044 <SPI_WaitFlagStateUntilTimeout>
 8007374:	4603      	mov	r3, r0
 8007376:	2b00      	cmp	r3, #0
 8007378:	d007      	beq.n	800738a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800737e:	f043 0220 	orr.w	r2, r3, #32
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007386:	2303      	movs	r3, #3
 8007388:	e014      	b.n	80073b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	9300      	str	r3, [sp, #0]
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	2200      	movs	r2, #0
 8007392:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007396:	68f8      	ldr	r0, [r7, #12]
 8007398:	f7ff fedc 	bl	8007154 <SPI_WaitFifoStateUntilTimeout>
 800739c:	4603      	mov	r3, r0
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d007      	beq.n	80073b2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073a6:	f043 0220 	orr.w	r2, r3, #32
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80073ae:	2303      	movs	r3, #3
 80073b0:	e000      	b.n	80073b4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80073b2:	2300      	movs	r3, #0
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	3710      	adds	r7, #16
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bd80      	pop	{r7, pc}

080073bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b082      	sub	sp, #8
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d101      	bne.n	80073ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80073ca:	2301      	movs	r3, #1
 80073cc:	e049      	b.n	8007462 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073d4:	b2db      	uxtb	r3, r3
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d106      	bne.n	80073e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2200      	movs	r2, #0
 80073de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f7fc fe4a 	bl	800407c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2202      	movs	r2, #2
 80073ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	3304      	adds	r3, #4
 80073f8:	4619      	mov	r1, r3
 80073fa:	4610      	mov	r0, r2
 80073fc:	f000 f836 	bl	800746c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2201      	movs	r2, #1
 8007404:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2201      	movs	r2, #1
 800740c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2201      	movs	r2, #1
 8007414:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2201      	movs	r2, #1
 800741c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2201      	movs	r2, #1
 8007424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2201      	movs	r2, #1
 800742c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2201      	movs	r2, #1
 8007434:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2201      	movs	r2, #1
 800743c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2201      	movs	r2, #1
 8007444:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2201      	movs	r2, #1
 800744c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2201      	movs	r2, #1
 8007454:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2201      	movs	r2, #1
 800745c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007460:	2300      	movs	r3, #0
}
 8007462:	4618      	mov	r0, r3
 8007464:	3708      	adds	r7, #8
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}
	...

0800746c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800746c:	b480      	push	{r7}
 800746e:	b085      	sub	sp, #20
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
 8007474:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	4a46      	ldr	r2, [pc, #280]	@ (8007598 <TIM_Base_SetConfig+0x12c>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d013      	beq.n	80074ac <TIM_Base_SetConfig+0x40>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800748a:	d00f      	beq.n	80074ac <TIM_Base_SetConfig+0x40>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	4a43      	ldr	r2, [pc, #268]	@ (800759c <TIM_Base_SetConfig+0x130>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d00b      	beq.n	80074ac <TIM_Base_SetConfig+0x40>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	4a42      	ldr	r2, [pc, #264]	@ (80075a0 <TIM_Base_SetConfig+0x134>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d007      	beq.n	80074ac <TIM_Base_SetConfig+0x40>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	4a41      	ldr	r2, [pc, #260]	@ (80075a4 <TIM_Base_SetConfig+0x138>)
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d003      	beq.n	80074ac <TIM_Base_SetConfig+0x40>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	4a40      	ldr	r2, [pc, #256]	@ (80075a8 <TIM_Base_SetConfig+0x13c>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d108      	bne.n	80074be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	68fa      	ldr	r2, [r7, #12]
 80074ba:	4313      	orrs	r3, r2
 80074bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a35      	ldr	r2, [pc, #212]	@ (8007598 <TIM_Base_SetConfig+0x12c>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d01f      	beq.n	8007506 <TIM_Base_SetConfig+0x9a>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074cc:	d01b      	beq.n	8007506 <TIM_Base_SetConfig+0x9a>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4a32      	ldr	r2, [pc, #200]	@ (800759c <TIM_Base_SetConfig+0x130>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d017      	beq.n	8007506 <TIM_Base_SetConfig+0x9a>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	4a31      	ldr	r2, [pc, #196]	@ (80075a0 <TIM_Base_SetConfig+0x134>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d013      	beq.n	8007506 <TIM_Base_SetConfig+0x9a>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a30      	ldr	r2, [pc, #192]	@ (80075a4 <TIM_Base_SetConfig+0x138>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d00f      	beq.n	8007506 <TIM_Base_SetConfig+0x9a>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	4a2f      	ldr	r2, [pc, #188]	@ (80075a8 <TIM_Base_SetConfig+0x13c>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d00b      	beq.n	8007506 <TIM_Base_SetConfig+0x9a>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	4a2e      	ldr	r2, [pc, #184]	@ (80075ac <TIM_Base_SetConfig+0x140>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d007      	beq.n	8007506 <TIM_Base_SetConfig+0x9a>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	4a2d      	ldr	r2, [pc, #180]	@ (80075b0 <TIM_Base_SetConfig+0x144>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d003      	beq.n	8007506 <TIM_Base_SetConfig+0x9a>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	4a2c      	ldr	r2, [pc, #176]	@ (80075b4 <TIM_Base_SetConfig+0x148>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d108      	bne.n	8007518 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800750c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	68db      	ldr	r3, [r3, #12]
 8007512:	68fa      	ldr	r2, [r7, #12]
 8007514:	4313      	orrs	r3, r2
 8007516:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	695b      	ldr	r3, [r3, #20]
 8007522:	4313      	orrs	r3, r2
 8007524:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	68fa      	ldr	r2, [r7, #12]
 800752a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	689a      	ldr	r2, [r3, #8]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	681a      	ldr	r2, [r3, #0]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	4a16      	ldr	r2, [pc, #88]	@ (8007598 <TIM_Base_SetConfig+0x12c>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d00f      	beq.n	8007564 <TIM_Base_SetConfig+0xf8>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	4a18      	ldr	r2, [pc, #96]	@ (80075a8 <TIM_Base_SetConfig+0x13c>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d00b      	beq.n	8007564 <TIM_Base_SetConfig+0xf8>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	4a17      	ldr	r2, [pc, #92]	@ (80075ac <TIM_Base_SetConfig+0x140>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d007      	beq.n	8007564 <TIM_Base_SetConfig+0xf8>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	4a16      	ldr	r2, [pc, #88]	@ (80075b0 <TIM_Base_SetConfig+0x144>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d003      	beq.n	8007564 <TIM_Base_SetConfig+0xf8>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	4a15      	ldr	r2, [pc, #84]	@ (80075b4 <TIM_Base_SetConfig+0x148>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d103      	bne.n	800756c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	691a      	ldr	r2, [r3, #16]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2201      	movs	r2, #1
 8007570:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	691b      	ldr	r3, [r3, #16]
 8007576:	f003 0301 	and.w	r3, r3, #1
 800757a:	2b01      	cmp	r3, #1
 800757c:	d105      	bne.n	800758a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	691b      	ldr	r3, [r3, #16]
 8007582:	f023 0201 	bic.w	r2, r3, #1
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	611a      	str	r2, [r3, #16]
  }
}
 800758a:	bf00      	nop
 800758c:	3714      	adds	r7, #20
 800758e:	46bd      	mov	sp, r7
 8007590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007594:	4770      	bx	lr
 8007596:	bf00      	nop
 8007598:	40012c00 	.word	0x40012c00
 800759c:	40000400 	.word	0x40000400
 80075a0:	40000800 	.word	0x40000800
 80075a4:	40000c00 	.word	0x40000c00
 80075a8:	40013400 	.word	0x40013400
 80075ac:	40014000 	.word	0x40014000
 80075b0:	40014400 	.word	0x40014400
 80075b4:	40014800 	.word	0x40014800

080075b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b082      	sub	sp, #8
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d101      	bne.n	80075ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	e040      	b.n	800764c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d106      	bne.n	80075e0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2200      	movs	r2, #0
 80075d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f7fc fd6e 	bl	80040bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2224      	movs	r2, #36	@ 0x24
 80075e4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	681a      	ldr	r2, [r3, #0]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f022 0201 	bic.w	r2, r2, #1
 80075f4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d002      	beq.n	8007604 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f000 fb6a 	bl	8007cd8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	f000 f8af 	bl	8007768 <UART_SetConfig>
 800760a:	4603      	mov	r3, r0
 800760c:	2b01      	cmp	r3, #1
 800760e:	d101      	bne.n	8007614 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007610:	2301      	movs	r3, #1
 8007612:	e01b      	b.n	800764c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	685a      	ldr	r2, [r3, #4]
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007622:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	689a      	ldr	r2, [r3, #8]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007632:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	681a      	ldr	r2, [r3, #0]
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f042 0201 	orr.w	r2, r2, #1
 8007642:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f000 fbe9 	bl	8007e1c <UART_CheckIdleState>
 800764a:	4603      	mov	r3, r0
}
 800764c:	4618      	mov	r0, r3
 800764e:	3708      	adds	r7, #8
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}

08007654 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b08a      	sub	sp, #40	@ 0x28
 8007658:	af02      	add	r7, sp, #8
 800765a:	60f8      	str	r0, [r7, #12]
 800765c:	60b9      	str	r1, [r7, #8]
 800765e:	603b      	str	r3, [r7, #0]
 8007660:	4613      	mov	r3, r2
 8007662:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007668:	2b20      	cmp	r3, #32
 800766a:	d177      	bne.n	800775c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d002      	beq.n	8007678 <HAL_UART_Transmit+0x24>
 8007672:	88fb      	ldrh	r3, [r7, #6]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d101      	bne.n	800767c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007678:	2301      	movs	r3, #1
 800767a:	e070      	b.n	800775e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	2200      	movs	r2, #0
 8007680:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2221      	movs	r2, #33	@ 0x21
 8007688:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800768a:	f7fc fe97 	bl	80043bc <HAL_GetTick>
 800768e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	88fa      	ldrh	r2, [r7, #6]
 8007694:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	88fa      	ldrh	r2, [r7, #6]
 800769c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	689b      	ldr	r3, [r3, #8]
 80076a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076a8:	d108      	bne.n	80076bc <HAL_UART_Transmit+0x68>
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	691b      	ldr	r3, [r3, #16]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d104      	bne.n	80076bc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80076b2:	2300      	movs	r3, #0
 80076b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	61bb      	str	r3, [r7, #24]
 80076ba:	e003      	b.n	80076c4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80076c0:	2300      	movs	r3, #0
 80076c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80076c4:	e02f      	b.n	8007726 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	9300      	str	r3, [sp, #0]
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	2200      	movs	r2, #0
 80076ce:	2180      	movs	r1, #128	@ 0x80
 80076d0:	68f8      	ldr	r0, [r7, #12]
 80076d2:	f000 fc4b 	bl	8007f6c <UART_WaitOnFlagUntilTimeout>
 80076d6:	4603      	mov	r3, r0
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d004      	beq.n	80076e6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	2220      	movs	r2, #32
 80076e0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80076e2:	2303      	movs	r3, #3
 80076e4:	e03b      	b.n	800775e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80076e6:	69fb      	ldr	r3, [r7, #28]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d10b      	bne.n	8007704 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80076ec:	69bb      	ldr	r3, [r7, #24]
 80076ee:	881a      	ldrh	r2, [r3, #0]
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80076f8:	b292      	uxth	r2, r2
 80076fa:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80076fc:	69bb      	ldr	r3, [r7, #24]
 80076fe:	3302      	adds	r3, #2
 8007700:	61bb      	str	r3, [r7, #24]
 8007702:	e007      	b.n	8007714 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007704:	69fb      	ldr	r3, [r7, #28]
 8007706:	781a      	ldrb	r2, [r3, #0]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800770e:	69fb      	ldr	r3, [r7, #28]
 8007710:	3301      	adds	r3, #1
 8007712:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800771a:	b29b      	uxth	r3, r3
 800771c:	3b01      	subs	r3, #1
 800771e:	b29a      	uxth	r2, r3
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800772c:	b29b      	uxth	r3, r3
 800772e:	2b00      	cmp	r3, #0
 8007730:	d1c9      	bne.n	80076c6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	9300      	str	r3, [sp, #0]
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	2200      	movs	r2, #0
 800773a:	2140      	movs	r1, #64	@ 0x40
 800773c:	68f8      	ldr	r0, [r7, #12]
 800773e:	f000 fc15 	bl	8007f6c <UART_WaitOnFlagUntilTimeout>
 8007742:	4603      	mov	r3, r0
 8007744:	2b00      	cmp	r3, #0
 8007746:	d004      	beq.n	8007752 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2220      	movs	r2, #32
 800774c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800774e:	2303      	movs	r3, #3
 8007750:	e005      	b.n	800775e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	2220      	movs	r2, #32
 8007756:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007758:	2300      	movs	r3, #0
 800775a:	e000      	b.n	800775e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800775c:	2302      	movs	r3, #2
  }
}
 800775e:	4618      	mov	r0, r3
 8007760:	3720      	adds	r7, #32
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}
	...

08007768 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007768:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800776c:	b08a      	sub	sp, #40	@ 0x28
 800776e:	af00      	add	r7, sp, #0
 8007770:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007772:	2300      	movs	r3, #0
 8007774:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	689a      	ldr	r2, [r3, #8]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	691b      	ldr	r3, [r3, #16]
 8007780:	431a      	orrs	r2, r3
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	695b      	ldr	r3, [r3, #20]
 8007786:	431a      	orrs	r2, r3
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	69db      	ldr	r3, [r3, #28]
 800778c:	4313      	orrs	r3, r2
 800778e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	681a      	ldr	r2, [r3, #0]
 8007796:	4ba4      	ldr	r3, [pc, #656]	@ (8007a28 <UART_SetConfig+0x2c0>)
 8007798:	4013      	ands	r3, r2
 800779a:	68fa      	ldr	r2, [r7, #12]
 800779c:	6812      	ldr	r2, [r2, #0]
 800779e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80077a0:	430b      	orrs	r3, r1
 80077a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	68da      	ldr	r2, [r3, #12]
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	430a      	orrs	r2, r1
 80077b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	699b      	ldr	r3, [r3, #24]
 80077be:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4a99      	ldr	r2, [pc, #612]	@ (8007a2c <UART_SetConfig+0x2c4>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d004      	beq.n	80077d4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	6a1b      	ldr	r3, [r3, #32]
 80077ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077d0:	4313      	orrs	r3, r2
 80077d2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077e4:	430a      	orrs	r2, r1
 80077e6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4a90      	ldr	r2, [pc, #576]	@ (8007a30 <UART_SetConfig+0x2c8>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d126      	bne.n	8007840 <UART_SetConfig+0xd8>
 80077f2:	4b90      	ldr	r3, [pc, #576]	@ (8007a34 <UART_SetConfig+0x2cc>)
 80077f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077f8:	f003 0303 	and.w	r3, r3, #3
 80077fc:	2b03      	cmp	r3, #3
 80077fe:	d81b      	bhi.n	8007838 <UART_SetConfig+0xd0>
 8007800:	a201      	add	r2, pc, #4	@ (adr r2, 8007808 <UART_SetConfig+0xa0>)
 8007802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007806:	bf00      	nop
 8007808:	08007819 	.word	0x08007819
 800780c:	08007829 	.word	0x08007829
 8007810:	08007821 	.word	0x08007821
 8007814:	08007831 	.word	0x08007831
 8007818:	2301      	movs	r3, #1
 800781a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800781e:	e116      	b.n	8007a4e <UART_SetConfig+0x2e6>
 8007820:	2302      	movs	r3, #2
 8007822:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007826:	e112      	b.n	8007a4e <UART_SetConfig+0x2e6>
 8007828:	2304      	movs	r3, #4
 800782a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800782e:	e10e      	b.n	8007a4e <UART_SetConfig+0x2e6>
 8007830:	2308      	movs	r3, #8
 8007832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007836:	e10a      	b.n	8007a4e <UART_SetConfig+0x2e6>
 8007838:	2310      	movs	r3, #16
 800783a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800783e:	e106      	b.n	8007a4e <UART_SetConfig+0x2e6>
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a7c      	ldr	r2, [pc, #496]	@ (8007a38 <UART_SetConfig+0x2d0>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d138      	bne.n	80078bc <UART_SetConfig+0x154>
 800784a:	4b7a      	ldr	r3, [pc, #488]	@ (8007a34 <UART_SetConfig+0x2cc>)
 800784c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007850:	f003 030c 	and.w	r3, r3, #12
 8007854:	2b0c      	cmp	r3, #12
 8007856:	d82d      	bhi.n	80078b4 <UART_SetConfig+0x14c>
 8007858:	a201      	add	r2, pc, #4	@ (adr r2, 8007860 <UART_SetConfig+0xf8>)
 800785a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800785e:	bf00      	nop
 8007860:	08007895 	.word	0x08007895
 8007864:	080078b5 	.word	0x080078b5
 8007868:	080078b5 	.word	0x080078b5
 800786c:	080078b5 	.word	0x080078b5
 8007870:	080078a5 	.word	0x080078a5
 8007874:	080078b5 	.word	0x080078b5
 8007878:	080078b5 	.word	0x080078b5
 800787c:	080078b5 	.word	0x080078b5
 8007880:	0800789d 	.word	0x0800789d
 8007884:	080078b5 	.word	0x080078b5
 8007888:	080078b5 	.word	0x080078b5
 800788c:	080078b5 	.word	0x080078b5
 8007890:	080078ad 	.word	0x080078ad
 8007894:	2300      	movs	r3, #0
 8007896:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800789a:	e0d8      	b.n	8007a4e <UART_SetConfig+0x2e6>
 800789c:	2302      	movs	r3, #2
 800789e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078a2:	e0d4      	b.n	8007a4e <UART_SetConfig+0x2e6>
 80078a4:	2304      	movs	r3, #4
 80078a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078aa:	e0d0      	b.n	8007a4e <UART_SetConfig+0x2e6>
 80078ac:	2308      	movs	r3, #8
 80078ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078b2:	e0cc      	b.n	8007a4e <UART_SetConfig+0x2e6>
 80078b4:	2310      	movs	r3, #16
 80078b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078ba:	e0c8      	b.n	8007a4e <UART_SetConfig+0x2e6>
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a5e      	ldr	r2, [pc, #376]	@ (8007a3c <UART_SetConfig+0x2d4>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d125      	bne.n	8007912 <UART_SetConfig+0x1aa>
 80078c6:	4b5b      	ldr	r3, [pc, #364]	@ (8007a34 <UART_SetConfig+0x2cc>)
 80078c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078cc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80078d0:	2b30      	cmp	r3, #48	@ 0x30
 80078d2:	d016      	beq.n	8007902 <UART_SetConfig+0x19a>
 80078d4:	2b30      	cmp	r3, #48	@ 0x30
 80078d6:	d818      	bhi.n	800790a <UART_SetConfig+0x1a2>
 80078d8:	2b20      	cmp	r3, #32
 80078da:	d00a      	beq.n	80078f2 <UART_SetConfig+0x18a>
 80078dc:	2b20      	cmp	r3, #32
 80078de:	d814      	bhi.n	800790a <UART_SetConfig+0x1a2>
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d002      	beq.n	80078ea <UART_SetConfig+0x182>
 80078e4:	2b10      	cmp	r3, #16
 80078e6:	d008      	beq.n	80078fa <UART_SetConfig+0x192>
 80078e8:	e00f      	b.n	800790a <UART_SetConfig+0x1a2>
 80078ea:	2300      	movs	r3, #0
 80078ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078f0:	e0ad      	b.n	8007a4e <UART_SetConfig+0x2e6>
 80078f2:	2302      	movs	r3, #2
 80078f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078f8:	e0a9      	b.n	8007a4e <UART_SetConfig+0x2e6>
 80078fa:	2304      	movs	r3, #4
 80078fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007900:	e0a5      	b.n	8007a4e <UART_SetConfig+0x2e6>
 8007902:	2308      	movs	r3, #8
 8007904:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007908:	e0a1      	b.n	8007a4e <UART_SetConfig+0x2e6>
 800790a:	2310      	movs	r3, #16
 800790c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007910:	e09d      	b.n	8007a4e <UART_SetConfig+0x2e6>
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a4a      	ldr	r2, [pc, #296]	@ (8007a40 <UART_SetConfig+0x2d8>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d125      	bne.n	8007968 <UART_SetConfig+0x200>
 800791c:	4b45      	ldr	r3, [pc, #276]	@ (8007a34 <UART_SetConfig+0x2cc>)
 800791e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007922:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007926:	2bc0      	cmp	r3, #192	@ 0xc0
 8007928:	d016      	beq.n	8007958 <UART_SetConfig+0x1f0>
 800792a:	2bc0      	cmp	r3, #192	@ 0xc0
 800792c:	d818      	bhi.n	8007960 <UART_SetConfig+0x1f8>
 800792e:	2b80      	cmp	r3, #128	@ 0x80
 8007930:	d00a      	beq.n	8007948 <UART_SetConfig+0x1e0>
 8007932:	2b80      	cmp	r3, #128	@ 0x80
 8007934:	d814      	bhi.n	8007960 <UART_SetConfig+0x1f8>
 8007936:	2b00      	cmp	r3, #0
 8007938:	d002      	beq.n	8007940 <UART_SetConfig+0x1d8>
 800793a:	2b40      	cmp	r3, #64	@ 0x40
 800793c:	d008      	beq.n	8007950 <UART_SetConfig+0x1e8>
 800793e:	e00f      	b.n	8007960 <UART_SetConfig+0x1f8>
 8007940:	2300      	movs	r3, #0
 8007942:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007946:	e082      	b.n	8007a4e <UART_SetConfig+0x2e6>
 8007948:	2302      	movs	r3, #2
 800794a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800794e:	e07e      	b.n	8007a4e <UART_SetConfig+0x2e6>
 8007950:	2304      	movs	r3, #4
 8007952:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007956:	e07a      	b.n	8007a4e <UART_SetConfig+0x2e6>
 8007958:	2308      	movs	r3, #8
 800795a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800795e:	e076      	b.n	8007a4e <UART_SetConfig+0x2e6>
 8007960:	2310      	movs	r3, #16
 8007962:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007966:	e072      	b.n	8007a4e <UART_SetConfig+0x2e6>
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4a35      	ldr	r2, [pc, #212]	@ (8007a44 <UART_SetConfig+0x2dc>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d12a      	bne.n	80079c8 <UART_SetConfig+0x260>
 8007972:	4b30      	ldr	r3, [pc, #192]	@ (8007a34 <UART_SetConfig+0x2cc>)
 8007974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007978:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800797c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007980:	d01a      	beq.n	80079b8 <UART_SetConfig+0x250>
 8007982:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007986:	d81b      	bhi.n	80079c0 <UART_SetConfig+0x258>
 8007988:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800798c:	d00c      	beq.n	80079a8 <UART_SetConfig+0x240>
 800798e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007992:	d815      	bhi.n	80079c0 <UART_SetConfig+0x258>
 8007994:	2b00      	cmp	r3, #0
 8007996:	d003      	beq.n	80079a0 <UART_SetConfig+0x238>
 8007998:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800799c:	d008      	beq.n	80079b0 <UART_SetConfig+0x248>
 800799e:	e00f      	b.n	80079c0 <UART_SetConfig+0x258>
 80079a0:	2300      	movs	r3, #0
 80079a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079a6:	e052      	b.n	8007a4e <UART_SetConfig+0x2e6>
 80079a8:	2302      	movs	r3, #2
 80079aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079ae:	e04e      	b.n	8007a4e <UART_SetConfig+0x2e6>
 80079b0:	2304      	movs	r3, #4
 80079b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079b6:	e04a      	b.n	8007a4e <UART_SetConfig+0x2e6>
 80079b8:	2308      	movs	r3, #8
 80079ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079be:	e046      	b.n	8007a4e <UART_SetConfig+0x2e6>
 80079c0:	2310      	movs	r3, #16
 80079c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079c6:	e042      	b.n	8007a4e <UART_SetConfig+0x2e6>
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	4a17      	ldr	r2, [pc, #92]	@ (8007a2c <UART_SetConfig+0x2c4>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d13a      	bne.n	8007a48 <UART_SetConfig+0x2e0>
 80079d2:	4b18      	ldr	r3, [pc, #96]	@ (8007a34 <UART_SetConfig+0x2cc>)
 80079d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079d8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80079dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80079e0:	d01a      	beq.n	8007a18 <UART_SetConfig+0x2b0>
 80079e2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80079e6:	d81b      	bhi.n	8007a20 <UART_SetConfig+0x2b8>
 80079e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80079ec:	d00c      	beq.n	8007a08 <UART_SetConfig+0x2a0>
 80079ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80079f2:	d815      	bhi.n	8007a20 <UART_SetConfig+0x2b8>
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d003      	beq.n	8007a00 <UART_SetConfig+0x298>
 80079f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80079fc:	d008      	beq.n	8007a10 <UART_SetConfig+0x2a8>
 80079fe:	e00f      	b.n	8007a20 <UART_SetConfig+0x2b8>
 8007a00:	2300      	movs	r3, #0
 8007a02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a06:	e022      	b.n	8007a4e <UART_SetConfig+0x2e6>
 8007a08:	2302      	movs	r3, #2
 8007a0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a0e:	e01e      	b.n	8007a4e <UART_SetConfig+0x2e6>
 8007a10:	2304      	movs	r3, #4
 8007a12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a16:	e01a      	b.n	8007a4e <UART_SetConfig+0x2e6>
 8007a18:	2308      	movs	r3, #8
 8007a1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a1e:	e016      	b.n	8007a4e <UART_SetConfig+0x2e6>
 8007a20:	2310      	movs	r3, #16
 8007a22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a26:	e012      	b.n	8007a4e <UART_SetConfig+0x2e6>
 8007a28:	efff69f3 	.word	0xefff69f3
 8007a2c:	40008000 	.word	0x40008000
 8007a30:	40013800 	.word	0x40013800
 8007a34:	40021000 	.word	0x40021000
 8007a38:	40004400 	.word	0x40004400
 8007a3c:	40004800 	.word	0x40004800
 8007a40:	40004c00 	.word	0x40004c00
 8007a44:	40005000 	.word	0x40005000
 8007a48:	2310      	movs	r3, #16
 8007a4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a9f      	ldr	r2, [pc, #636]	@ (8007cd0 <UART_SetConfig+0x568>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d17a      	bne.n	8007b4e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007a58:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007a5c:	2b08      	cmp	r3, #8
 8007a5e:	d824      	bhi.n	8007aaa <UART_SetConfig+0x342>
 8007a60:	a201      	add	r2, pc, #4	@ (adr r2, 8007a68 <UART_SetConfig+0x300>)
 8007a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a66:	bf00      	nop
 8007a68:	08007a8d 	.word	0x08007a8d
 8007a6c:	08007aab 	.word	0x08007aab
 8007a70:	08007a95 	.word	0x08007a95
 8007a74:	08007aab 	.word	0x08007aab
 8007a78:	08007a9b 	.word	0x08007a9b
 8007a7c:	08007aab 	.word	0x08007aab
 8007a80:	08007aab 	.word	0x08007aab
 8007a84:	08007aab 	.word	0x08007aab
 8007a88:	08007aa3 	.word	0x08007aa3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a8c:	f7fd fde2 	bl	8005654 <HAL_RCC_GetPCLK1Freq>
 8007a90:	61f8      	str	r0, [r7, #28]
        break;
 8007a92:	e010      	b.n	8007ab6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a94:	4b8f      	ldr	r3, [pc, #572]	@ (8007cd4 <UART_SetConfig+0x56c>)
 8007a96:	61fb      	str	r3, [r7, #28]
        break;
 8007a98:	e00d      	b.n	8007ab6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a9a:	f7fd fd43 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 8007a9e:	61f8      	str	r0, [r7, #28]
        break;
 8007aa0:	e009      	b.n	8007ab6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007aa2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007aa6:	61fb      	str	r3, [r7, #28]
        break;
 8007aa8:	e005      	b.n	8007ab6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007ab4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007ab6:	69fb      	ldr	r3, [r7, #28]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	f000 80fb 	beq.w	8007cb4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	685a      	ldr	r2, [r3, #4]
 8007ac2:	4613      	mov	r3, r2
 8007ac4:	005b      	lsls	r3, r3, #1
 8007ac6:	4413      	add	r3, r2
 8007ac8:	69fa      	ldr	r2, [r7, #28]
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d305      	bcc.n	8007ada <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007ad4:	69fa      	ldr	r2, [r7, #28]
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	d903      	bls.n	8007ae2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007ada:	2301      	movs	r3, #1
 8007adc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007ae0:	e0e8      	b.n	8007cb4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007ae2:	69fb      	ldr	r3, [r7, #28]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	461c      	mov	r4, r3
 8007ae8:	4615      	mov	r5, r2
 8007aea:	f04f 0200 	mov.w	r2, #0
 8007aee:	f04f 0300 	mov.w	r3, #0
 8007af2:	022b      	lsls	r3, r5, #8
 8007af4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007af8:	0222      	lsls	r2, r4, #8
 8007afa:	68f9      	ldr	r1, [r7, #12]
 8007afc:	6849      	ldr	r1, [r1, #4]
 8007afe:	0849      	lsrs	r1, r1, #1
 8007b00:	2000      	movs	r0, #0
 8007b02:	4688      	mov	r8, r1
 8007b04:	4681      	mov	r9, r0
 8007b06:	eb12 0a08 	adds.w	sl, r2, r8
 8007b0a:	eb43 0b09 	adc.w	fp, r3, r9
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	2200      	movs	r2, #0
 8007b14:	603b      	str	r3, [r7, #0]
 8007b16:	607a      	str	r2, [r7, #4]
 8007b18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b1c:	4650      	mov	r0, sl
 8007b1e:	4659      	mov	r1, fp
 8007b20:	f7f9 f86c 	bl	8000bfc <__aeabi_uldivmod>
 8007b24:	4602      	mov	r2, r0
 8007b26:	460b      	mov	r3, r1
 8007b28:	4613      	mov	r3, r2
 8007b2a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007b2c:	69bb      	ldr	r3, [r7, #24]
 8007b2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b32:	d308      	bcc.n	8007b46 <UART_SetConfig+0x3de>
 8007b34:	69bb      	ldr	r3, [r7, #24]
 8007b36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b3a:	d204      	bcs.n	8007b46 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	69ba      	ldr	r2, [r7, #24]
 8007b42:	60da      	str	r2, [r3, #12]
 8007b44:	e0b6      	b.n	8007cb4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
 8007b48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007b4c:	e0b2      	b.n	8007cb4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	69db      	ldr	r3, [r3, #28]
 8007b52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b56:	d15e      	bne.n	8007c16 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007b58:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007b5c:	2b08      	cmp	r3, #8
 8007b5e:	d828      	bhi.n	8007bb2 <UART_SetConfig+0x44a>
 8007b60:	a201      	add	r2, pc, #4	@ (adr r2, 8007b68 <UART_SetConfig+0x400>)
 8007b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b66:	bf00      	nop
 8007b68:	08007b8d 	.word	0x08007b8d
 8007b6c:	08007b95 	.word	0x08007b95
 8007b70:	08007b9d 	.word	0x08007b9d
 8007b74:	08007bb3 	.word	0x08007bb3
 8007b78:	08007ba3 	.word	0x08007ba3
 8007b7c:	08007bb3 	.word	0x08007bb3
 8007b80:	08007bb3 	.word	0x08007bb3
 8007b84:	08007bb3 	.word	0x08007bb3
 8007b88:	08007bab 	.word	0x08007bab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b8c:	f7fd fd62 	bl	8005654 <HAL_RCC_GetPCLK1Freq>
 8007b90:	61f8      	str	r0, [r7, #28]
        break;
 8007b92:	e014      	b.n	8007bbe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b94:	f7fd fd74 	bl	8005680 <HAL_RCC_GetPCLK2Freq>
 8007b98:	61f8      	str	r0, [r7, #28]
        break;
 8007b9a:	e010      	b.n	8007bbe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b9c:	4b4d      	ldr	r3, [pc, #308]	@ (8007cd4 <UART_SetConfig+0x56c>)
 8007b9e:	61fb      	str	r3, [r7, #28]
        break;
 8007ba0:	e00d      	b.n	8007bbe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ba2:	f7fd fcbf 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 8007ba6:	61f8      	str	r0, [r7, #28]
        break;
 8007ba8:	e009      	b.n	8007bbe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007baa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bae:	61fb      	str	r3, [r7, #28]
        break;
 8007bb0:	e005      	b.n	8007bbe <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007bbc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007bbe:	69fb      	ldr	r3, [r7, #28]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d077      	beq.n	8007cb4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007bc4:	69fb      	ldr	r3, [r7, #28]
 8007bc6:	005a      	lsls	r2, r3, #1
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	685b      	ldr	r3, [r3, #4]
 8007bcc:	085b      	lsrs	r3, r3, #1
 8007bce:	441a      	add	r2, r3
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bd8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007bda:	69bb      	ldr	r3, [r7, #24]
 8007bdc:	2b0f      	cmp	r3, #15
 8007bde:	d916      	bls.n	8007c0e <UART_SetConfig+0x4a6>
 8007be0:	69bb      	ldr	r3, [r7, #24]
 8007be2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007be6:	d212      	bcs.n	8007c0e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007be8:	69bb      	ldr	r3, [r7, #24]
 8007bea:	b29b      	uxth	r3, r3
 8007bec:	f023 030f 	bic.w	r3, r3, #15
 8007bf0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007bf2:	69bb      	ldr	r3, [r7, #24]
 8007bf4:	085b      	lsrs	r3, r3, #1
 8007bf6:	b29b      	uxth	r3, r3
 8007bf8:	f003 0307 	and.w	r3, r3, #7
 8007bfc:	b29a      	uxth	r2, r3
 8007bfe:	8afb      	ldrh	r3, [r7, #22]
 8007c00:	4313      	orrs	r3, r2
 8007c02:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	8afa      	ldrh	r2, [r7, #22]
 8007c0a:	60da      	str	r2, [r3, #12]
 8007c0c:	e052      	b.n	8007cb4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007c14:	e04e      	b.n	8007cb4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007c16:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007c1a:	2b08      	cmp	r3, #8
 8007c1c:	d827      	bhi.n	8007c6e <UART_SetConfig+0x506>
 8007c1e:	a201      	add	r2, pc, #4	@ (adr r2, 8007c24 <UART_SetConfig+0x4bc>)
 8007c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c24:	08007c49 	.word	0x08007c49
 8007c28:	08007c51 	.word	0x08007c51
 8007c2c:	08007c59 	.word	0x08007c59
 8007c30:	08007c6f 	.word	0x08007c6f
 8007c34:	08007c5f 	.word	0x08007c5f
 8007c38:	08007c6f 	.word	0x08007c6f
 8007c3c:	08007c6f 	.word	0x08007c6f
 8007c40:	08007c6f 	.word	0x08007c6f
 8007c44:	08007c67 	.word	0x08007c67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c48:	f7fd fd04 	bl	8005654 <HAL_RCC_GetPCLK1Freq>
 8007c4c:	61f8      	str	r0, [r7, #28]
        break;
 8007c4e:	e014      	b.n	8007c7a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c50:	f7fd fd16 	bl	8005680 <HAL_RCC_GetPCLK2Freq>
 8007c54:	61f8      	str	r0, [r7, #28]
        break;
 8007c56:	e010      	b.n	8007c7a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c58:	4b1e      	ldr	r3, [pc, #120]	@ (8007cd4 <UART_SetConfig+0x56c>)
 8007c5a:	61fb      	str	r3, [r7, #28]
        break;
 8007c5c:	e00d      	b.n	8007c7a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c5e:	f7fd fc61 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 8007c62:	61f8      	str	r0, [r7, #28]
        break;
 8007c64:	e009      	b.n	8007c7a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c6a:	61fb      	str	r3, [r7, #28]
        break;
 8007c6c:	e005      	b.n	8007c7a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007c72:	2301      	movs	r3, #1
 8007c74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007c78:	bf00      	nop
    }

    if (pclk != 0U)
 8007c7a:	69fb      	ldr	r3, [r7, #28]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d019      	beq.n	8007cb4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	685b      	ldr	r3, [r3, #4]
 8007c84:	085a      	lsrs	r2, r3, #1
 8007c86:	69fb      	ldr	r3, [r7, #28]
 8007c88:	441a      	add	r2, r3
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c92:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c94:	69bb      	ldr	r3, [r7, #24]
 8007c96:	2b0f      	cmp	r3, #15
 8007c98:	d909      	bls.n	8007cae <UART_SetConfig+0x546>
 8007c9a:	69bb      	ldr	r3, [r7, #24]
 8007c9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ca0:	d205      	bcs.n	8007cae <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007ca2:	69bb      	ldr	r3, [r7, #24]
 8007ca4:	b29a      	uxth	r2, r3
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	60da      	str	r2, [r3, #12]
 8007cac:	e002      	b.n	8007cb4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007cae:	2301      	movs	r3, #1
 8007cb0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007cc0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	3728      	adds	r7, #40	@ 0x28
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007cce:	bf00      	nop
 8007cd0:	40008000 	.word	0x40008000
 8007cd4:	00f42400 	.word	0x00f42400

08007cd8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b083      	sub	sp, #12
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ce4:	f003 0308 	and.w	r3, r3, #8
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d00a      	beq.n	8007d02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	430a      	orrs	r2, r1
 8007d00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d06:	f003 0301 	and.w	r3, r3, #1
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d00a      	beq.n	8007d24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	430a      	orrs	r2, r1
 8007d22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d28:	f003 0302 	and.w	r3, r3, #2
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d00a      	beq.n	8007d46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	430a      	orrs	r2, r1
 8007d44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d4a:	f003 0304 	and.w	r3, r3, #4
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d00a      	beq.n	8007d68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	685b      	ldr	r3, [r3, #4]
 8007d58:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	430a      	orrs	r2, r1
 8007d66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d6c:	f003 0310 	and.w	r3, r3, #16
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d00a      	beq.n	8007d8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	689b      	ldr	r3, [r3, #8]
 8007d7a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	430a      	orrs	r2, r1
 8007d88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d8e:	f003 0320 	and.w	r3, r3, #32
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d00a      	beq.n	8007dac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	430a      	orrs	r2, r1
 8007daa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d01a      	beq.n	8007dee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	430a      	orrs	r2, r1
 8007dcc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007dd6:	d10a      	bne.n	8007dee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	685b      	ldr	r3, [r3, #4]
 8007dde:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	430a      	orrs	r2, r1
 8007dec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007df2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d00a      	beq.n	8007e10 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	685b      	ldr	r3, [r3, #4]
 8007e00:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	430a      	orrs	r2, r1
 8007e0e:	605a      	str	r2, [r3, #4]
  }
}
 8007e10:	bf00      	nop
 8007e12:	370c      	adds	r7, #12
 8007e14:	46bd      	mov	sp, r7
 8007e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1a:	4770      	bx	lr

08007e1c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b098      	sub	sp, #96	@ 0x60
 8007e20:	af02      	add	r7, sp, #8
 8007e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2200      	movs	r2, #0
 8007e28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007e2c:	f7fc fac6 	bl	80043bc <HAL_GetTick>
 8007e30:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f003 0308 	and.w	r3, r3, #8
 8007e3c:	2b08      	cmp	r3, #8
 8007e3e:	d12e      	bne.n	8007e9e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e40:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007e44:	9300      	str	r3, [sp, #0]
 8007e46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e48:	2200      	movs	r2, #0
 8007e4a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 f88c 	bl	8007f6c <UART_WaitOnFlagUntilTimeout>
 8007e54:	4603      	mov	r3, r0
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d021      	beq.n	8007e9e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e62:	e853 3f00 	ldrex	r3, [r3]
 8007e66:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007e68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e6e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	461a      	mov	r2, r3
 8007e76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e78:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e7a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e7c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e80:	e841 2300 	strex	r3, r2, [r1]
 8007e84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d1e6      	bne.n	8007e5a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2220      	movs	r2, #32
 8007e90:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2200      	movs	r2, #0
 8007e96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e9a:	2303      	movs	r3, #3
 8007e9c:	e062      	b.n	8007f64 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f003 0304 	and.w	r3, r3, #4
 8007ea8:	2b04      	cmp	r3, #4
 8007eaa:	d149      	bne.n	8007f40 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007eac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007eb0:	9300      	str	r3, [sp, #0]
 8007eb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f000 f856 	bl	8007f6c <UART_WaitOnFlagUntilTimeout>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d03c      	beq.n	8007f40 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ece:	e853 3f00 	ldrex	r3, [r3]
 8007ed2:	623b      	str	r3, [r7, #32]
   return(result);
 8007ed4:	6a3b      	ldr	r3, [r7, #32]
 8007ed6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007eda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	461a      	mov	r2, r3
 8007ee2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ee4:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ee6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ee8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007eea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007eec:	e841 2300 	strex	r3, r2, [r1]
 8007ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d1e6      	bne.n	8007ec6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	3308      	adds	r3, #8
 8007efe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	e853 3f00 	ldrex	r3, [r3]
 8007f06:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	f023 0301 	bic.w	r3, r3, #1
 8007f0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	3308      	adds	r3, #8
 8007f16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f18:	61fa      	str	r2, [r7, #28]
 8007f1a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f1c:	69b9      	ldr	r1, [r7, #24]
 8007f1e:	69fa      	ldr	r2, [r7, #28]
 8007f20:	e841 2300 	strex	r3, r2, [r1]
 8007f24:	617b      	str	r3, [r7, #20]
   return(result);
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d1e5      	bne.n	8007ef8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2220      	movs	r2, #32
 8007f30:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2200      	movs	r2, #0
 8007f38:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f3c:	2303      	movs	r3, #3
 8007f3e:	e011      	b.n	8007f64 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2220      	movs	r2, #32
 8007f44:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2220      	movs	r2, #32
 8007f4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2200      	movs	r2, #0
 8007f52:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2200      	movs	r2, #0
 8007f58:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007f62:	2300      	movs	r3, #0
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	3758      	adds	r7, #88	@ 0x58
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}

08007f6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b084      	sub	sp, #16
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	60f8      	str	r0, [r7, #12]
 8007f74:	60b9      	str	r1, [r7, #8]
 8007f76:	603b      	str	r3, [r7, #0]
 8007f78:	4613      	mov	r3, r2
 8007f7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f7c:	e04f      	b.n	800801e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f7e:	69bb      	ldr	r3, [r7, #24]
 8007f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f84:	d04b      	beq.n	800801e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f86:	f7fc fa19 	bl	80043bc <HAL_GetTick>
 8007f8a:	4602      	mov	r2, r0
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	1ad3      	subs	r3, r2, r3
 8007f90:	69ba      	ldr	r2, [r7, #24]
 8007f92:	429a      	cmp	r2, r3
 8007f94:	d302      	bcc.n	8007f9c <UART_WaitOnFlagUntilTimeout+0x30>
 8007f96:	69bb      	ldr	r3, [r7, #24]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d101      	bne.n	8007fa0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007f9c:	2303      	movs	r3, #3
 8007f9e:	e04e      	b.n	800803e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f003 0304 	and.w	r3, r3, #4
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d037      	beq.n	800801e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	2b80      	cmp	r3, #128	@ 0x80
 8007fb2:	d034      	beq.n	800801e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	2b40      	cmp	r3, #64	@ 0x40
 8007fb8:	d031      	beq.n	800801e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	69db      	ldr	r3, [r3, #28]
 8007fc0:	f003 0308 	and.w	r3, r3, #8
 8007fc4:	2b08      	cmp	r3, #8
 8007fc6:	d110      	bne.n	8007fea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	2208      	movs	r2, #8
 8007fce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007fd0:	68f8      	ldr	r0, [r7, #12]
 8007fd2:	f000 f838 	bl	8008046 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	2208      	movs	r2, #8
 8007fda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	e029      	b.n	800803e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	69db      	ldr	r3, [r3, #28]
 8007ff0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ff4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ff8:	d111      	bne.n	800801e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008002:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008004:	68f8      	ldr	r0, [r7, #12]
 8008006:	f000 f81e 	bl	8008046 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2220      	movs	r2, #32
 800800e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2200      	movs	r2, #0
 8008016:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800801a:	2303      	movs	r3, #3
 800801c:	e00f      	b.n	800803e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	69da      	ldr	r2, [r3, #28]
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	4013      	ands	r3, r2
 8008028:	68ba      	ldr	r2, [r7, #8]
 800802a:	429a      	cmp	r2, r3
 800802c:	bf0c      	ite	eq
 800802e:	2301      	moveq	r3, #1
 8008030:	2300      	movne	r3, #0
 8008032:	b2db      	uxtb	r3, r3
 8008034:	461a      	mov	r2, r3
 8008036:	79fb      	ldrb	r3, [r7, #7]
 8008038:	429a      	cmp	r2, r3
 800803a:	d0a0      	beq.n	8007f7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800803c:	2300      	movs	r3, #0
}
 800803e:	4618      	mov	r0, r3
 8008040:	3710      	adds	r7, #16
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}

08008046 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008046:	b480      	push	{r7}
 8008048:	b095      	sub	sp, #84	@ 0x54
 800804a:	af00      	add	r7, sp, #0
 800804c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008056:	e853 3f00 	ldrex	r3, [r3]
 800805a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800805c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800805e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008062:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	461a      	mov	r2, r3
 800806a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800806c:	643b      	str	r3, [r7, #64]	@ 0x40
 800806e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008070:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008072:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008074:	e841 2300 	strex	r3, r2, [r1]
 8008078:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800807a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800807c:	2b00      	cmp	r3, #0
 800807e:	d1e6      	bne.n	800804e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	3308      	adds	r3, #8
 8008086:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008088:	6a3b      	ldr	r3, [r7, #32]
 800808a:	e853 3f00 	ldrex	r3, [r3]
 800808e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008090:	69fb      	ldr	r3, [r7, #28]
 8008092:	f023 0301 	bic.w	r3, r3, #1
 8008096:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	3308      	adds	r3, #8
 800809e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80080a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80080a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80080a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80080a8:	e841 2300 	strex	r3, r2, [r1]
 80080ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80080ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d1e5      	bne.n	8008080 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080b8:	2b01      	cmp	r3, #1
 80080ba:	d118      	bne.n	80080ee <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	e853 3f00 	ldrex	r3, [r3]
 80080c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	f023 0310 	bic.w	r3, r3, #16
 80080d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	461a      	mov	r2, r3
 80080d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080da:	61bb      	str	r3, [r7, #24]
 80080dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080de:	6979      	ldr	r1, [r7, #20]
 80080e0:	69ba      	ldr	r2, [r7, #24]
 80080e2:	e841 2300 	strex	r3, r2, [r1]
 80080e6:	613b      	str	r3, [r7, #16]
   return(result);
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d1e6      	bne.n	80080bc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2220      	movs	r2, #32
 80080f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2200      	movs	r2, #0
 8008100:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008102:	bf00      	nop
 8008104:	3754      	adds	r7, #84	@ 0x54
 8008106:	46bd      	mov	sp, r7
 8008108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810c:	4770      	bx	lr
	...

08008110 <siprintf>:
 8008110:	b40e      	push	{r1, r2, r3}
 8008112:	b510      	push	{r4, lr}
 8008114:	b09d      	sub	sp, #116	@ 0x74
 8008116:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008118:	9002      	str	r0, [sp, #8]
 800811a:	9006      	str	r0, [sp, #24]
 800811c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008120:	480a      	ldr	r0, [pc, #40]	@ (800814c <siprintf+0x3c>)
 8008122:	9107      	str	r1, [sp, #28]
 8008124:	9104      	str	r1, [sp, #16]
 8008126:	490a      	ldr	r1, [pc, #40]	@ (8008150 <siprintf+0x40>)
 8008128:	f853 2b04 	ldr.w	r2, [r3], #4
 800812c:	9105      	str	r1, [sp, #20]
 800812e:	2400      	movs	r4, #0
 8008130:	a902      	add	r1, sp, #8
 8008132:	6800      	ldr	r0, [r0, #0]
 8008134:	9301      	str	r3, [sp, #4]
 8008136:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008138:	f000 f994 	bl	8008464 <_svfiprintf_r>
 800813c:	9b02      	ldr	r3, [sp, #8]
 800813e:	701c      	strb	r4, [r3, #0]
 8008140:	b01d      	add	sp, #116	@ 0x74
 8008142:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008146:	b003      	add	sp, #12
 8008148:	4770      	bx	lr
 800814a:	bf00      	nop
 800814c:	2000000c 	.word	0x2000000c
 8008150:	ffff0208 	.word	0xffff0208

08008154 <memset>:
 8008154:	4402      	add	r2, r0
 8008156:	4603      	mov	r3, r0
 8008158:	4293      	cmp	r3, r2
 800815a:	d100      	bne.n	800815e <memset+0xa>
 800815c:	4770      	bx	lr
 800815e:	f803 1b01 	strb.w	r1, [r3], #1
 8008162:	e7f9      	b.n	8008158 <memset+0x4>

08008164 <__errno>:
 8008164:	4b01      	ldr	r3, [pc, #4]	@ (800816c <__errno+0x8>)
 8008166:	6818      	ldr	r0, [r3, #0]
 8008168:	4770      	bx	lr
 800816a:	bf00      	nop
 800816c:	2000000c 	.word	0x2000000c

08008170 <__libc_init_array>:
 8008170:	b570      	push	{r4, r5, r6, lr}
 8008172:	4d0d      	ldr	r5, [pc, #52]	@ (80081a8 <__libc_init_array+0x38>)
 8008174:	4c0d      	ldr	r4, [pc, #52]	@ (80081ac <__libc_init_array+0x3c>)
 8008176:	1b64      	subs	r4, r4, r5
 8008178:	10a4      	asrs	r4, r4, #2
 800817a:	2600      	movs	r6, #0
 800817c:	42a6      	cmp	r6, r4
 800817e:	d109      	bne.n	8008194 <__libc_init_array+0x24>
 8008180:	4d0b      	ldr	r5, [pc, #44]	@ (80081b0 <__libc_init_array+0x40>)
 8008182:	4c0c      	ldr	r4, [pc, #48]	@ (80081b4 <__libc_init_array+0x44>)
 8008184:	f000 fd30 	bl	8008be8 <_init>
 8008188:	1b64      	subs	r4, r4, r5
 800818a:	10a4      	asrs	r4, r4, #2
 800818c:	2600      	movs	r6, #0
 800818e:	42a6      	cmp	r6, r4
 8008190:	d105      	bne.n	800819e <__libc_init_array+0x2e>
 8008192:	bd70      	pop	{r4, r5, r6, pc}
 8008194:	f855 3b04 	ldr.w	r3, [r5], #4
 8008198:	4798      	blx	r3
 800819a:	3601      	adds	r6, #1
 800819c:	e7ee      	b.n	800817c <__libc_init_array+0xc>
 800819e:	f855 3b04 	ldr.w	r3, [r5], #4
 80081a2:	4798      	blx	r3
 80081a4:	3601      	adds	r6, #1
 80081a6:	e7f2      	b.n	800818e <__libc_init_array+0x1e>
 80081a8:	080090f0 	.word	0x080090f0
 80081ac:	080090f0 	.word	0x080090f0
 80081b0:	080090f0 	.word	0x080090f0
 80081b4:	080090f4 	.word	0x080090f4

080081b8 <__retarget_lock_acquire_recursive>:
 80081b8:	4770      	bx	lr

080081ba <__retarget_lock_release_recursive>:
 80081ba:	4770      	bx	lr

080081bc <_free_r>:
 80081bc:	b538      	push	{r3, r4, r5, lr}
 80081be:	4605      	mov	r5, r0
 80081c0:	2900      	cmp	r1, #0
 80081c2:	d041      	beq.n	8008248 <_free_r+0x8c>
 80081c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081c8:	1f0c      	subs	r4, r1, #4
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	bfb8      	it	lt
 80081ce:	18e4      	addlt	r4, r4, r3
 80081d0:	f000 f8e0 	bl	8008394 <__malloc_lock>
 80081d4:	4a1d      	ldr	r2, [pc, #116]	@ (800824c <_free_r+0x90>)
 80081d6:	6813      	ldr	r3, [r2, #0]
 80081d8:	b933      	cbnz	r3, 80081e8 <_free_r+0x2c>
 80081da:	6063      	str	r3, [r4, #4]
 80081dc:	6014      	str	r4, [r2, #0]
 80081de:	4628      	mov	r0, r5
 80081e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081e4:	f000 b8dc 	b.w	80083a0 <__malloc_unlock>
 80081e8:	42a3      	cmp	r3, r4
 80081ea:	d908      	bls.n	80081fe <_free_r+0x42>
 80081ec:	6820      	ldr	r0, [r4, #0]
 80081ee:	1821      	adds	r1, r4, r0
 80081f0:	428b      	cmp	r3, r1
 80081f2:	bf01      	itttt	eq
 80081f4:	6819      	ldreq	r1, [r3, #0]
 80081f6:	685b      	ldreq	r3, [r3, #4]
 80081f8:	1809      	addeq	r1, r1, r0
 80081fa:	6021      	streq	r1, [r4, #0]
 80081fc:	e7ed      	b.n	80081da <_free_r+0x1e>
 80081fe:	461a      	mov	r2, r3
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	b10b      	cbz	r3, 8008208 <_free_r+0x4c>
 8008204:	42a3      	cmp	r3, r4
 8008206:	d9fa      	bls.n	80081fe <_free_r+0x42>
 8008208:	6811      	ldr	r1, [r2, #0]
 800820a:	1850      	adds	r0, r2, r1
 800820c:	42a0      	cmp	r0, r4
 800820e:	d10b      	bne.n	8008228 <_free_r+0x6c>
 8008210:	6820      	ldr	r0, [r4, #0]
 8008212:	4401      	add	r1, r0
 8008214:	1850      	adds	r0, r2, r1
 8008216:	4283      	cmp	r3, r0
 8008218:	6011      	str	r1, [r2, #0]
 800821a:	d1e0      	bne.n	80081de <_free_r+0x22>
 800821c:	6818      	ldr	r0, [r3, #0]
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	6053      	str	r3, [r2, #4]
 8008222:	4408      	add	r0, r1
 8008224:	6010      	str	r0, [r2, #0]
 8008226:	e7da      	b.n	80081de <_free_r+0x22>
 8008228:	d902      	bls.n	8008230 <_free_r+0x74>
 800822a:	230c      	movs	r3, #12
 800822c:	602b      	str	r3, [r5, #0]
 800822e:	e7d6      	b.n	80081de <_free_r+0x22>
 8008230:	6820      	ldr	r0, [r4, #0]
 8008232:	1821      	adds	r1, r4, r0
 8008234:	428b      	cmp	r3, r1
 8008236:	bf04      	itt	eq
 8008238:	6819      	ldreq	r1, [r3, #0]
 800823a:	685b      	ldreq	r3, [r3, #4]
 800823c:	6063      	str	r3, [r4, #4]
 800823e:	bf04      	itt	eq
 8008240:	1809      	addeq	r1, r1, r0
 8008242:	6021      	streq	r1, [r4, #0]
 8008244:	6054      	str	r4, [r2, #4]
 8008246:	e7ca      	b.n	80081de <_free_r+0x22>
 8008248:	bd38      	pop	{r3, r4, r5, pc}
 800824a:	bf00      	nop
 800824c:	20000324 	.word	0x20000324

08008250 <sbrk_aligned>:
 8008250:	b570      	push	{r4, r5, r6, lr}
 8008252:	4e0f      	ldr	r6, [pc, #60]	@ (8008290 <sbrk_aligned+0x40>)
 8008254:	460c      	mov	r4, r1
 8008256:	6831      	ldr	r1, [r6, #0]
 8008258:	4605      	mov	r5, r0
 800825a:	b911      	cbnz	r1, 8008262 <sbrk_aligned+0x12>
 800825c:	f000 fba4 	bl	80089a8 <_sbrk_r>
 8008260:	6030      	str	r0, [r6, #0]
 8008262:	4621      	mov	r1, r4
 8008264:	4628      	mov	r0, r5
 8008266:	f000 fb9f 	bl	80089a8 <_sbrk_r>
 800826a:	1c43      	adds	r3, r0, #1
 800826c:	d103      	bne.n	8008276 <sbrk_aligned+0x26>
 800826e:	f04f 34ff 	mov.w	r4, #4294967295
 8008272:	4620      	mov	r0, r4
 8008274:	bd70      	pop	{r4, r5, r6, pc}
 8008276:	1cc4      	adds	r4, r0, #3
 8008278:	f024 0403 	bic.w	r4, r4, #3
 800827c:	42a0      	cmp	r0, r4
 800827e:	d0f8      	beq.n	8008272 <sbrk_aligned+0x22>
 8008280:	1a21      	subs	r1, r4, r0
 8008282:	4628      	mov	r0, r5
 8008284:	f000 fb90 	bl	80089a8 <_sbrk_r>
 8008288:	3001      	adds	r0, #1
 800828a:	d1f2      	bne.n	8008272 <sbrk_aligned+0x22>
 800828c:	e7ef      	b.n	800826e <sbrk_aligned+0x1e>
 800828e:	bf00      	nop
 8008290:	20000320 	.word	0x20000320

08008294 <_malloc_r>:
 8008294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008298:	1ccd      	adds	r5, r1, #3
 800829a:	f025 0503 	bic.w	r5, r5, #3
 800829e:	3508      	adds	r5, #8
 80082a0:	2d0c      	cmp	r5, #12
 80082a2:	bf38      	it	cc
 80082a4:	250c      	movcc	r5, #12
 80082a6:	2d00      	cmp	r5, #0
 80082a8:	4606      	mov	r6, r0
 80082aa:	db01      	blt.n	80082b0 <_malloc_r+0x1c>
 80082ac:	42a9      	cmp	r1, r5
 80082ae:	d904      	bls.n	80082ba <_malloc_r+0x26>
 80082b0:	230c      	movs	r3, #12
 80082b2:	6033      	str	r3, [r6, #0]
 80082b4:	2000      	movs	r0, #0
 80082b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008390 <_malloc_r+0xfc>
 80082be:	f000 f869 	bl	8008394 <__malloc_lock>
 80082c2:	f8d8 3000 	ldr.w	r3, [r8]
 80082c6:	461c      	mov	r4, r3
 80082c8:	bb44      	cbnz	r4, 800831c <_malloc_r+0x88>
 80082ca:	4629      	mov	r1, r5
 80082cc:	4630      	mov	r0, r6
 80082ce:	f7ff ffbf 	bl	8008250 <sbrk_aligned>
 80082d2:	1c43      	adds	r3, r0, #1
 80082d4:	4604      	mov	r4, r0
 80082d6:	d158      	bne.n	800838a <_malloc_r+0xf6>
 80082d8:	f8d8 4000 	ldr.w	r4, [r8]
 80082dc:	4627      	mov	r7, r4
 80082de:	2f00      	cmp	r7, #0
 80082e0:	d143      	bne.n	800836a <_malloc_r+0xd6>
 80082e2:	2c00      	cmp	r4, #0
 80082e4:	d04b      	beq.n	800837e <_malloc_r+0xea>
 80082e6:	6823      	ldr	r3, [r4, #0]
 80082e8:	4639      	mov	r1, r7
 80082ea:	4630      	mov	r0, r6
 80082ec:	eb04 0903 	add.w	r9, r4, r3
 80082f0:	f000 fb5a 	bl	80089a8 <_sbrk_r>
 80082f4:	4581      	cmp	r9, r0
 80082f6:	d142      	bne.n	800837e <_malloc_r+0xea>
 80082f8:	6821      	ldr	r1, [r4, #0]
 80082fa:	1a6d      	subs	r5, r5, r1
 80082fc:	4629      	mov	r1, r5
 80082fe:	4630      	mov	r0, r6
 8008300:	f7ff ffa6 	bl	8008250 <sbrk_aligned>
 8008304:	3001      	adds	r0, #1
 8008306:	d03a      	beq.n	800837e <_malloc_r+0xea>
 8008308:	6823      	ldr	r3, [r4, #0]
 800830a:	442b      	add	r3, r5
 800830c:	6023      	str	r3, [r4, #0]
 800830e:	f8d8 3000 	ldr.w	r3, [r8]
 8008312:	685a      	ldr	r2, [r3, #4]
 8008314:	bb62      	cbnz	r2, 8008370 <_malloc_r+0xdc>
 8008316:	f8c8 7000 	str.w	r7, [r8]
 800831a:	e00f      	b.n	800833c <_malloc_r+0xa8>
 800831c:	6822      	ldr	r2, [r4, #0]
 800831e:	1b52      	subs	r2, r2, r5
 8008320:	d420      	bmi.n	8008364 <_malloc_r+0xd0>
 8008322:	2a0b      	cmp	r2, #11
 8008324:	d917      	bls.n	8008356 <_malloc_r+0xc2>
 8008326:	1961      	adds	r1, r4, r5
 8008328:	42a3      	cmp	r3, r4
 800832a:	6025      	str	r5, [r4, #0]
 800832c:	bf18      	it	ne
 800832e:	6059      	strne	r1, [r3, #4]
 8008330:	6863      	ldr	r3, [r4, #4]
 8008332:	bf08      	it	eq
 8008334:	f8c8 1000 	streq.w	r1, [r8]
 8008338:	5162      	str	r2, [r4, r5]
 800833a:	604b      	str	r3, [r1, #4]
 800833c:	4630      	mov	r0, r6
 800833e:	f000 f82f 	bl	80083a0 <__malloc_unlock>
 8008342:	f104 000b 	add.w	r0, r4, #11
 8008346:	1d23      	adds	r3, r4, #4
 8008348:	f020 0007 	bic.w	r0, r0, #7
 800834c:	1ac2      	subs	r2, r0, r3
 800834e:	bf1c      	itt	ne
 8008350:	1a1b      	subne	r3, r3, r0
 8008352:	50a3      	strne	r3, [r4, r2]
 8008354:	e7af      	b.n	80082b6 <_malloc_r+0x22>
 8008356:	6862      	ldr	r2, [r4, #4]
 8008358:	42a3      	cmp	r3, r4
 800835a:	bf0c      	ite	eq
 800835c:	f8c8 2000 	streq.w	r2, [r8]
 8008360:	605a      	strne	r2, [r3, #4]
 8008362:	e7eb      	b.n	800833c <_malloc_r+0xa8>
 8008364:	4623      	mov	r3, r4
 8008366:	6864      	ldr	r4, [r4, #4]
 8008368:	e7ae      	b.n	80082c8 <_malloc_r+0x34>
 800836a:	463c      	mov	r4, r7
 800836c:	687f      	ldr	r7, [r7, #4]
 800836e:	e7b6      	b.n	80082de <_malloc_r+0x4a>
 8008370:	461a      	mov	r2, r3
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	42a3      	cmp	r3, r4
 8008376:	d1fb      	bne.n	8008370 <_malloc_r+0xdc>
 8008378:	2300      	movs	r3, #0
 800837a:	6053      	str	r3, [r2, #4]
 800837c:	e7de      	b.n	800833c <_malloc_r+0xa8>
 800837e:	230c      	movs	r3, #12
 8008380:	6033      	str	r3, [r6, #0]
 8008382:	4630      	mov	r0, r6
 8008384:	f000 f80c 	bl	80083a0 <__malloc_unlock>
 8008388:	e794      	b.n	80082b4 <_malloc_r+0x20>
 800838a:	6005      	str	r5, [r0, #0]
 800838c:	e7d6      	b.n	800833c <_malloc_r+0xa8>
 800838e:	bf00      	nop
 8008390:	20000324 	.word	0x20000324

08008394 <__malloc_lock>:
 8008394:	4801      	ldr	r0, [pc, #4]	@ (800839c <__malloc_lock+0x8>)
 8008396:	f7ff bf0f 	b.w	80081b8 <__retarget_lock_acquire_recursive>
 800839a:	bf00      	nop
 800839c:	2000031c 	.word	0x2000031c

080083a0 <__malloc_unlock>:
 80083a0:	4801      	ldr	r0, [pc, #4]	@ (80083a8 <__malloc_unlock+0x8>)
 80083a2:	f7ff bf0a 	b.w	80081ba <__retarget_lock_release_recursive>
 80083a6:	bf00      	nop
 80083a8:	2000031c 	.word	0x2000031c

080083ac <__ssputs_r>:
 80083ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083b0:	688e      	ldr	r6, [r1, #8]
 80083b2:	461f      	mov	r7, r3
 80083b4:	42be      	cmp	r6, r7
 80083b6:	680b      	ldr	r3, [r1, #0]
 80083b8:	4682      	mov	sl, r0
 80083ba:	460c      	mov	r4, r1
 80083bc:	4690      	mov	r8, r2
 80083be:	d82d      	bhi.n	800841c <__ssputs_r+0x70>
 80083c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80083c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80083c8:	d026      	beq.n	8008418 <__ssputs_r+0x6c>
 80083ca:	6965      	ldr	r5, [r4, #20]
 80083cc:	6909      	ldr	r1, [r1, #16]
 80083ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80083d2:	eba3 0901 	sub.w	r9, r3, r1
 80083d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80083da:	1c7b      	adds	r3, r7, #1
 80083dc:	444b      	add	r3, r9
 80083de:	106d      	asrs	r5, r5, #1
 80083e0:	429d      	cmp	r5, r3
 80083e2:	bf38      	it	cc
 80083e4:	461d      	movcc	r5, r3
 80083e6:	0553      	lsls	r3, r2, #21
 80083e8:	d527      	bpl.n	800843a <__ssputs_r+0x8e>
 80083ea:	4629      	mov	r1, r5
 80083ec:	f7ff ff52 	bl	8008294 <_malloc_r>
 80083f0:	4606      	mov	r6, r0
 80083f2:	b360      	cbz	r0, 800844e <__ssputs_r+0xa2>
 80083f4:	6921      	ldr	r1, [r4, #16]
 80083f6:	464a      	mov	r2, r9
 80083f8:	f000 fae6 	bl	80089c8 <memcpy>
 80083fc:	89a3      	ldrh	r3, [r4, #12]
 80083fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008402:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008406:	81a3      	strh	r3, [r4, #12]
 8008408:	6126      	str	r6, [r4, #16]
 800840a:	6165      	str	r5, [r4, #20]
 800840c:	444e      	add	r6, r9
 800840e:	eba5 0509 	sub.w	r5, r5, r9
 8008412:	6026      	str	r6, [r4, #0]
 8008414:	60a5      	str	r5, [r4, #8]
 8008416:	463e      	mov	r6, r7
 8008418:	42be      	cmp	r6, r7
 800841a:	d900      	bls.n	800841e <__ssputs_r+0x72>
 800841c:	463e      	mov	r6, r7
 800841e:	6820      	ldr	r0, [r4, #0]
 8008420:	4632      	mov	r2, r6
 8008422:	4641      	mov	r1, r8
 8008424:	f000 faa6 	bl	8008974 <memmove>
 8008428:	68a3      	ldr	r3, [r4, #8]
 800842a:	1b9b      	subs	r3, r3, r6
 800842c:	60a3      	str	r3, [r4, #8]
 800842e:	6823      	ldr	r3, [r4, #0]
 8008430:	4433      	add	r3, r6
 8008432:	6023      	str	r3, [r4, #0]
 8008434:	2000      	movs	r0, #0
 8008436:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800843a:	462a      	mov	r2, r5
 800843c:	f000 fad2 	bl	80089e4 <_realloc_r>
 8008440:	4606      	mov	r6, r0
 8008442:	2800      	cmp	r0, #0
 8008444:	d1e0      	bne.n	8008408 <__ssputs_r+0x5c>
 8008446:	6921      	ldr	r1, [r4, #16]
 8008448:	4650      	mov	r0, sl
 800844a:	f7ff feb7 	bl	80081bc <_free_r>
 800844e:	230c      	movs	r3, #12
 8008450:	f8ca 3000 	str.w	r3, [sl]
 8008454:	89a3      	ldrh	r3, [r4, #12]
 8008456:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800845a:	81a3      	strh	r3, [r4, #12]
 800845c:	f04f 30ff 	mov.w	r0, #4294967295
 8008460:	e7e9      	b.n	8008436 <__ssputs_r+0x8a>
	...

08008464 <_svfiprintf_r>:
 8008464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008468:	4698      	mov	r8, r3
 800846a:	898b      	ldrh	r3, [r1, #12]
 800846c:	061b      	lsls	r3, r3, #24
 800846e:	b09d      	sub	sp, #116	@ 0x74
 8008470:	4607      	mov	r7, r0
 8008472:	460d      	mov	r5, r1
 8008474:	4614      	mov	r4, r2
 8008476:	d510      	bpl.n	800849a <_svfiprintf_r+0x36>
 8008478:	690b      	ldr	r3, [r1, #16]
 800847a:	b973      	cbnz	r3, 800849a <_svfiprintf_r+0x36>
 800847c:	2140      	movs	r1, #64	@ 0x40
 800847e:	f7ff ff09 	bl	8008294 <_malloc_r>
 8008482:	6028      	str	r0, [r5, #0]
 8008484:	6128      	str	r0, [r5, #16]
 8008486:	b930      	cbnz	r0, 8008496 <_svfiprintf_r+0x32>
 8008488:	230c      	movs	r3, #12
 800848a:	603b      	str	r3, [r7, #0]
 800848c:	f04f 30ff 	mov.w	r0, #4294967295
 8008490:	b01d      	add	sp, #116	@ 0x74
 8008492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008496:	2340      	movs	r3, #64	@ 0x40
 8008498:	616b      	str	r3, [r5, #20]
 800849a:	2300      	movs	r3, #0
 800849c:	9309      	str	r3, [sp, #36]	@ 0x24
 800849e:	2320      	movs	r3, #32
 80084a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80084a8:	2330      	movs	r3, #48	@ 0x30
 80084aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008648 <_svfiprintf_r+0x1e4>
 80084ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084b2:	f04f 0901 	mov.w	r9, #1
 80084b6:	4623      	mov	r3, r4
 80084b8:	469a      	mov	sl, r3
 80084ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084be:	b10a      	cbz	r2, 80084c4 <_svfiprintf_r+0x60>
 80084c0:	2a25      	cmp	r2, #37	@ 0x25
 80084c2:	d1f9      	bne.n	80084b8 <_svfiprintf_r+0x54>
 80084c4:	ebba 0b04 	subs.w	fp, sl, r4
 80084c8:	d00b      	beq.n	80084e2 <_svfiprintf_r+0x7e>
 80084ca:	465b      	mov	r3, fp
 80084cc:	4622      	mov	r2, r4
 80084ce:	4629      	mov	r1, r5
 80084d0:	4638      	mov	r0, r7
 80084d2:	f7ff ff6b 	bl	80083ac <__ssputs_r>
 80084d6:	3001      	adds	r0, #1
 80084d8:	f000 80a7 	beq.w	800862a <_svfiprintf_r+0x1c6>
 80084dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084de:	445a      	add	r2, fp
 80084e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80084e2:	f89a 3000 	ldrb.w	r3, [sl]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	f000 809f 	beq.w	800862a <_svfiprintf_r+0x1c6>
 80084ec:	2300      	movs	r3, #0
 80084ee:	f04f 32ff 	mov.w	r2, #4294967295
 80084f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084f6:	f10a 0a01 	add.w	sl, sl, #1
 80084fa:	9304      	str	r3, [sp, #16]
 80084fc:	9307      	str	r3, [sp, #28]
 80084fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008502:	931a      	str	r3, [sp, #104]	@ 0x68
 8008504:	4654      	mov	r4, sl
 8008506:	2205      	movs	r2, #5
 8008508:	f814 1b01 	ldrb.w	r1, [r4], #1
 800850c:	484e      	ldr	r0, [pc, #312]	@ (8008648 <_svfiprintf_r+0x1e4>)
 800850e:	f7f7 fe5f 	bl	80001d0 <memchr>
 8008512:	9a04      	ldr	r2, [sp, #16]
 8008514:	b9d8      	cbnz	r0, 800854e <_svfiprintf_r+0xea>
 8008516:	06d0      	lsls	r0, r2, #27
 8008518:	bf44      	itt	mi
 800851a:	2320      	movmi	r3, #32
 800851c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008520:	0711      	lsls	r1, r2, #28
 8008522:	bf44      	itt	mi
 8008524:	232b      	movmi	r3, #43	@ 0x2b
 8008526:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800852a:	f89a 3000 	ldrb.w	r3, [sl]
 800852e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008530:	d015      	beq.n	800855e <_svfiprintf_r+0xfa>
 8008532:	9a07      	ldr	r2, [sp, #28]
 8008534:	4654      	mov	r4, sl
 8008536:	2000      	movs	r0, #0
 8008538:	f04f 0c0a 	mov.w	ip, #10
 800853c:	4621      	mov	r1, r4
 800853e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008542:	3b30      	subs	r3, #48	@ 0x30
 8008544:	2b09      	cmp	r3, #9
 8008546:	d94b      	bls.n	80085e0 <_svfiprintf_r+0x17c>
 8008548:	b1b0      	cbz	r0, 8008578 <_svfiprintf_r+0x114>
 800854a:	9207      	str	r2, [sp, #28]
 800854c:	e014      	b.n	8008578 <_svfiprintf_r+0x114>
 800854e:	eba0 0308 	sub.w	r3, r0, r8
 8008552:	fa09 f303 	lsl.w	r3, r9, r3
 8008556:	4313      	orrs	r3, r2
 8008558:	9304      	str	r3, [sp, #16]
 800855a:	46a2      	mov	sl, r4
 800855c:	e7d2      	b.n	8008504 <_svfiprintf_r+0xa0>
 800855e:	9b03      	ldr	r3, [sp, #12]
 8008560:	1d19      	adds	r1, r3, #4
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	9103      	str	r1, [sp, #12]
 8008566:	2b00      	cmp	r3, #0
 8008568:	bfbb      	ittet	lt
 800856a:	425b      	neglt	r3, r3
 800856c:	f042 0202 	orrlt.w	r2, r2, #2
 8008570:	9307      	strge	r3, [sp, #28]
 8008572:	9307      	strlt	r3, [sp, #28]
 8008574:	bfb8      	it	lt
 8008576:	9204      	strlt	r2, [sp, #16]
 8008578:	7823      	ldrb	r3, [r4, #0]
 800857a:	2b2e      	cmp	r3, #46	@ 0x2e
 800857c:	d10a      	bne.n	8008594 <_svfiprintf_r+0x130>
 800857e:	7863      	ldrb	r3, [r4, #1]
 8008580:	2b2a      	cmp	r3, #42	@ 0x2a
 8008582:	d132      	bne.n	80085ea <_svfiprintf_r+0x186>
 8008584:	9b03      	ldr	r3, [sp, #12]
 8008586:	1d1a      	adds	r2, r3, #4
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	9203      	str	r2, [sp, #12]
 800858c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008590:	3402      	adds	r4, #2
 8008592:	9305      	str	r3, [sp, #20]
 8008594:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008658 <_svfiprintf_r+0x1f4>
 8008598:	7821      	ldrb	r1, [r4, #0]
 800859a:	2203      	movs	r2, #3
 800859c:	4650      	mov	r0, sl
 800859e:	f7f7 fe17 	bl	80001d0 <memchr>
 80085a2:	b138      	cbz	r0, 80085b4 <_svfiprintf_r+0x150>
 80085a4:	9b04      	ldr	r3, [sp, #16]
 80085a6:	eba0 000a 	sub.w	r0, r0, sl
 80085aa:	2240      	movs	r2, #64	@ 0x40
 80085ac:	4082      	lsls	r2, r0
 80085ae:	4313      	orrs	r3, r2
 80085b0:	3401      	adds	r4, #1
 80085b2:	9304      	str	r3, [sp, #16]
 80085b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085b8:	4824      	ldr	r0, [pc, #144]	@ (800864c <_svfiprintf_r+0x1e8>)
 80085ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80085be:	2206      	movs	r2, #6
 80085c0:	f7f7 fe06 	bl	80001d0 <memchr>
 80085c4:	2800      	cmp	r0, #0
 80085c6:	d036      	beq.n	8008636 <_svfiprintf_r+0x1d2>
 80085c8:	4b21      	ldr	r3, [pc, #132]	@ (8008650 <_svfiprintf_r+0x1ec>)
 80085ca:	bb1b      	cbnz	r3, 8008614 <_svfiprintf_r+0x1b0>
 80085cc:	9b03      	ldr	r3, [sp, #12]
 80085ce:	3307      	adds	r3, #7
 80085d0:	f023 0307 	bic.w	r3, r3, #7
 80085d4:	3308      	adds	r3, #8
 80085d6:	9303      	str	r3, [sp, #12]
 80085d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085da:	4433      	add	r3, r6
 80085dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80085de:	e76a      	b.n	80084b6 <_svfiprintf_r+0x52>
 80085e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80085e4:	460c      	mov	r4, r1
 80085e6:	2001      	movs	r0, #1
 80085e8:	e7a8      	b.n	800853c <_svfiprintf_r+0xd8>
 80085ea:	2300      	movs	r3, #0
 80085ec:	3401      	adds	r4, #1
 80085ee:	9305      	str	r3, [sp, #20]
 80085f0:	4619      	mov	r1, r3
 80085f2:	f04f 0c0a 	mov.w	ip, #10
 80085f6:	4620      	mov	r0, r4
 80085f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085fc:	3a30      	subs	r2, #48	@ 0x30
 80085fe:	2a09      	cmp	r2, #9
 8008600:	d903      	bls.n	800860a <_svfiprintf_r+0x1a6>
 8008602:	2b00      	cmp	r3, #0
 8008604:	d0c6      	beq.n	8008594 <_svfiprintf_r+0x130>
 8008606:	9105      	str	r1, [sp, #20]
 8008608:	e7c4      	b.n	8008594 <_svfiprintf_r+0x130>
 800860a:	fb0c 2101 	mla	r1, ip, r1, r2
 800860e:	4604      	mov	r4, r0
 8008610:	2301      	movs	r3, #1
 8008612:	e7f0      	b.n	80085f6 <_svfiprintf_r+0x192>
 8008614:	ab03      	add	r3, sp, #12
 8008616:	9300      	str	r3, [sp, #0]
 8008618:	462a      	mov	r2, r5
 800861a:	4b0e      	ldr	r3, [pc, #56]	@ (8008654 <_svfiprintf_r+0x1f0>)
 800861c:	a904      	add	r1, sp, #16
 800861e:	4638      	mov	r0, r7
 8008620:	f3af 8000 	nop.w
 8008624:	1c42      	adds	r2, r0, #1
 8008626:	4606      	mov	r6, r0
 8008628:	d1d6      	bne.n	80085d8 <_svfiprintf_r+0x174>
 800862a:	89ab      	ldrh	r3, [r5, #12]
 800862c:	065b      	lsls	r3, r3, #25
 800862e:	f53f af2d 	bmi.w	800848c <_svfiprintf_r+0x28>
 8008632:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008634:	e72c      	b.n	8008490 <_svfiprintf_r+0x2c>
 8008636:	ab03      	add	r3, sp, #12
 8008638:	9300      	str	r3, [sp, #0]
 800863a:	462a      	mov	r2, r5
 800863c:	4b05      	ldr	r3, [pc, #20]	@ (8008654 <_svfiprintf_r+0x1f0>)
 800863e:	a904      	add	r1, sp, #16
 8008640:	4638      	mov	r0, r7
 8008642:	f000 f879 	bl	8008738 <_printf_i>
 8008646:	e7ed      	b.n	8008624 <_svfiprintf_r+0x1c0>
 8008648:	080090b4 	.word	0x080090b4
 800864c:	080090be 	.word	0x080090be
 8008650:	00000000 	.word	0x00000000
 8008654:	080083ad 	.word	0x080083ad
 8008658:	080090ba 	.word	0x080090ba

0800865c <_printf_common>:
 800865c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008660:	4616      	mov	r6, r2
 8008662:	4698      	mov	r8, r3
 8008664:	688a      	ldr	r2, [r1, #8]
 8008666:	690b      	ldr	r3, [r1, #16]
 8008668:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800866c:	4293      	cmp	r3, r2
 800866e:	bfb8      	it	lt
 8008670:	4613      	movlt	r3, r2
 8008672:	6033      	str	r3, [r6, #0]
 8008674:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008678:	4607      	mov	r7, r0
 800867a:	460c      	mov	r4, r1
 800867c:	b10a      	cbz	r2, 8008682 <_printf_common+0x26>
 800867e:	3301      	adds	r3, #1
 8008680:	6033      	str	r3, [r6, #0]
 8008682:	6823      	ldr	r3, [r4, #0]
 8008684:	0699      	lsls	r1, r3, #26
 8008686:	bf42      	ittt	mi
 8008688:	6833      	ldrmi	r3, [r6, #0]
 800868a:	3302      	addmi	r3, #2
 800868c:	6033      	strmi	r3, [r6, #0]
 800868e:	6825      	ldr	r5, [r4, #0]
 8008690:	f015 0506 	ands.w	r5, r5, #6
 8008694:	d106      	bne.n	80086a4 <_printf_common+0x48>
 8008696:	f104 0a19 	add.w	sl, r4, #25
 800869a:	68e3      	ldr	r3, [r4, #12]
 800869c:	6832      	ldr	r2, [r6, #0]
 800869e:	1a9b      	subs	r3, r3, r2
 80086a0:	42ab      	cmp	r3, r5
 80086a2:	dc26      	bgt.n	80086f2 <_printf_common+0x96>
 80086a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80086a8:	6822      	ldr	r2, [r4, #0]
 80086aa:	3b00      	subs	r3, #0
 80086ac:	bf18      	it	ne
 80086ae:	2301      	movne	r3, #1
 80086b0:	0692      	lsls	r2, r2, #26
 80086b2:	d42b      	bmi.n	800870c <_printf_common+0xb0>
 80086b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80086b8:	4641      	mov	r1, r8
 80086ba:	4638      	mov	r0, r7
 80086bc:	47c8      	blx	r9
 80086be:	3001      	adds	r0, #1
 80086c0:	d01e      	beq.n	8008700 <_printf_common+0xa4>
 80086c2:	6823      	ldr	r3, [r4, #0]
 80086c4:	6922      	ldr	r2, [r4, #16]
 80086c6:	f003 0306 	and.w	r3, r3, #6
 80086ca:	2b04      	cmp	r3, #4
 80086cc:	bf02      	ittt	eq
 80086ce:	68e5      	ldreq	r5, [r4, #12]
 80086d0:	6833      	ldreq	r3, [r6, #0]
 80086d2:	1aed      	subeq	r5, r5, r3
 80086d4:	68a3      	ldr	r3, [r4, #8]
 80086d6:	bf0c      	ite	eq
 80086d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80086dc:	2500      	movne	r5, #0
 80086de:	4293      	cmp	r3, r2
 80086e0:	bfc4      	itt	gt
 80086e2:	1a9b      	subgt	r3, r3, r2
 80086e4:	18ed      	addgt	r5, r5, r3
 80086e6:	2600      	movs	r6, #0
 80086e8:	341a      	adds	r4, #26
 80086ea:	42b5      	cmp	r5, r6
 80086ec:	d11a      	bne.n	8008724 <_printf_common+0xc8>
 80086ee:	2000      	movs	r0, #0
 80086f0:	e008      	b.n	8008704 <_printf_common+0xa8>
 80086f2:	2301      	movs	r3, #1
 80086f4:	4652      	mov	r2, sl
 80086f6:	4641      	mov	r1, r8
 80086f8:	4638      	mov	r0, r7
 80086fa:	47c8      	blx	r9
 80086fc:	3001      	adds	r0, #1
 80086fe:	d103      	bne.n	8008708 <_printf_common+0xac>
 8008700:	f04f 30ff 	mov.w	r0, #4294967295
 8008704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008708:	3501      	adds	r5, #1
 800870a:	e7c6      	b.n	800869a <_printf_common+0x3e>
 800870c:	18e1      	adds	r1, r4, r3
 800870e:	1c5a      	adds	r2, r3, #1
 8008710:	2030      	movs	r0, #48	@ 0x30
 8008712:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008716:	4422      	add	r2, r4
 8008718:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800871c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008720:	3302      	adds	r3, #2
 8008722:	e7c7      	b.n	80086b4 <_printf_common+0x58>
 8008724:	2301      	movs	r3, #1
 8008726:	4622      	mov	r2, r4
 8008728:	4641      	mov	r1, r8
 800872a:	4638      	mov	r0, r7
 800872c:	47c8      	blx	r9
 800872e:	3001      	adds	r0, #1
 8008730:	d0e6      	beq.n	8008700 <_printf_common+0xa4>
 8008732:	3601      	adds	r6, #1
 8008734:	e7d9      	b.n	80086ea <_printf_common+0x8e>
	...

08008738 <_printf_i>:
 8008738:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800873c:	7e0f      	ldrb	r7, [r1, #24]
 800873e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008740:	2f78      	cmp	r7, #120	@ 0x78
 8008742:	4691      	mov	r9, r2
 8008744:	4680      	mov	r8, r0
 8008746:	460c      	mov	r4, r1
 8008748:	469a      	mov	sl, r3
 800874a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800874e:	d807      	bhi.n	8008760 <_printf_i+0x28>
 8008750:	2f62      	cmp	r7, #98	@ 0x62
 8008752:	d80a      	bhi.n	800876a <_printf_i+0x32>
 8008754:	2f00      	cmp	r7, #0
 8008756:	f000 80d1 	beq.w	80088fc <_printf_i+0x1c4>
 800875a:	2f58      	cmp	r7, #88	@ 0x58
 800875c:	f000 80b8 	beq.w	80088d0 <_printf_i+0x198>
 8008760:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008764:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008768:	e03a      	b.n	80087e0 <_printf_i+0xa8>
 800876a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800876e:	2b15      	cmp	r3, #21
 8008770:	d8f6      	bhi.n	8008760 <_printf_i+0x28>
 8008772:	a101      	add	r1, pc, #4	@ (adr r1, 8008778 <_printf_i+0x40>)
 8008774:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008778:	080087d1 	.word	0x080087d1
 800877c:	080087e5 	.word	0x080087e5
 8008780:	08008761 	.word	0x08008761
 8008784:	08008761 	.word	0x08008761
 8008788:	08008761 	.word	0x08008761
 800878c:	08008761 	.word	0x08008761
 8008790:	080087e5 	.word	0x080087e5
 8008794:	08008761 	.word	0x08008761
 8008798:	08008761 	.word	0x08008761
 800879c:	08008761 	.word	0x08008761
 80087a0:	08008761 	.word	0x08008761
 80087a4:	080088e3 	.word	0x080088e3
 80087a8:	0800880f 	.word	0x0800880f
 80087ac:	0800889d 	.word	0x0800889d
 80087b0:	08008761 	.word	0x08008761
 80087b4:	08008761 	.word	0x08008761
 80087b8:	08008905 	.word	0x08008905
 80087bc:	08008761 	.word	0x08008761
 80087c0:	0800880f 	.word	0x0800880f
 80087c4:	08008761 	.word	0x08008761
 80087c8:	08008761 	.word	0x08008761
 80087cc:	080088a5 	.word	0x080088a5
 80087d0:	6833      	ldr	r3, [r6, #0]
 80087d2:	1d1a      	adds	r2, r3, #4
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	6032      	str	r2, [r6, #0]
 80087d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80087dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80087e0:	2301      	movs	r3, #1
 80087e2:	e09c      	b.n	800891e <_printf_i+0x1e6>
 80087e4:	6833      	ldr	r3, [r6, #0]
 80087e6:	6820      	ldr	r0, [r4, #0]
 80087e8:	1d19      	adds	r1, r3, #4
 80087ea:	6031      	str	r1, [r6, #0]
 80087ec:	0606      	lsls	r6, r0, #24
 80087ee:	d501      	bpl.n	80087f4 <_printf_i+0xbc>
 80087f0:	681d      	ldr	r5, [r3, #0]
 80087f2:	e003      	b.n	80087fc <_printf_i+0xc4>
 80087f4:	0645      	lsls	r5, r0, #25
 80087f6:	d5fb      	bpl.n	80087f0 <_printf_i+0xb8>
 80087f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80087fc:	2d00      	cmp	r5, #0
 80087fe:	da03      	bge.n	8008808 <_printf_i+0xd0>
 8008800:	232d      	movs	r3, #45	@ 0x2d
 8008802:	426d      	negs	r5, r5
 8008804:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008808:	4858      	ldr	r0, [pc, #352]	@ (800896c <_printf_i+0x234>)
 800880a:	230a      	movs	r3, #10
 800880c:	e011      	b.n	8008832 <_printf_i+0xfa>
 800880e:	6821      	ldr	r1, [r4, #0]
 8008810:	6833      	ldr	r3, [r6, #0]
 8008812:	0608      	lsls	r0, r1, #24
 8008814:	f853 5b04 	ldr.w	r5, [r3], #4
 8008818:	d402      	bmi.n	8008820 <_printf_i+0xe8>
 800881a:	0649      	lsls	r1, r1, #25
 800881c:	bf48      	it	mi
 800881e:	b2ad      	uxthmi	r5, r5
 8008820:	2f6f      	cmp	r7, #111	@ 0x6f
 8008822:	4852      	ldr	r0, [pc, #328]	@ (800896c <_printf_i+0x234>)
 8008824:	6033      	str	r3, [r6, #0]
 8008826:	bf14      	ite	ne
 8008828:	230a      	movne	r3, #10
 800882a:	2308      	moveq	r3, #8
 800882c:	2100      	movs	r1, #0
 800882e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008832:	6866      	ldr	r6, [r4, #4]
 8008834:	60a6      	str	r6, [r4, #8]
 8008836:	2e00      	cmp	r6, #0
 8008838:	db05      	blt.n	8008846 <_printf_i+0x10e>
 800883a:	6821      	ldr	r1, [r4, #0]
 800883c:	432e      	orrs	r6, r5
 800883e:	f021 0104 	bic.w	r1, r1, #4
 8008842:	6021      	str	r1, [r4, #0]
 8008844:	d04b      	beq.n	80088de <_printf_i+0x1a6>
 8008846:	4616      	mov	r6, r2
 8008848:	fbb5 f1f3 	udiv	r1, r5, r3
 800884c:	fb03 5711 	mls	r7, r3, r1, r5
 8008850:	5dc7      	ldrb	r7, [r0, r7]
 8008852:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008856:	462f      	mov	r7, r5
 8008858:	42bb      	cmp	r3, r7
 800885a:	460d      	mov	r5, r1
 800885c:	d9f4      	bls.n	8008848 <_printf_i+0x110>
 800885e:	2b08      	cmp	r3, #8
 8008860:	d10b      	bne.n	800887a <_printf_i+0x142>
 8008862:	6823      	ldr	r3, [r4, #0]
 8008864:	07df      	lsls	r7, r3, #31
 8008866:	d508      	bpl.n	800887a <_printf_i+0x142>
 8008868:	6923      	ldr	r3, [r4, #16]
 800886a:	6861      	ldr	r1, [r4, #4]
 800886c:	4299      	cmp	r1, r3
 800886e:	bfde      	ittt	le
 8008870:	2330      	movle	r3, #48	@ 0x30
 8008872:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008876:	f106 36ff 	addle.w	r6, r6, #4294967295
 800887a:	1b92      	subs	r2, r2, r6
 800887c:	6122      	str	r2, [r4, #16]
 800887e:	f8cd a000 	str.w	sl, [sp]
 8008882:	464b      	mov	r3, r9
 8008884:	aa03      	add	r2, sp, #12
 8008886:	4621      	mov	r1, r4
 8008888:	4640      	mov	r0, r8
 800888a:	f7ff fee7 	bl	800865c <_printf_common>
 800888e:	3001      	adds	r0, #1
 8008890:	d14a      	bne.n	8008928 <_printf_i+0x1f0>
 8008892:	f04f 30ff 	mov.w	r0, #4294967295
 8008896:	b004      	add	sp, #16
 8008898:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800889c:	6823      	ldr	r3, [r4, #0]
 800889e:	f043 0320 	orr.w	r3, r3, #32
 80088a2:	6023      	str	r3, [r4, #0]
 80088a4:	4832      	ldr	r0, [pc, #200]	@ (8008970 <_printf_i+0x238>)
 80088a6:	2778      	movs	r7, #120	@ 0x78
 80088a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80088ac:	6823      	ldr	r3, [r4, #0]
 80088ae:	6831      	ldr	r1, [r6, #0]
 80088b0:	061f      	lsls	r7, r3, #24
 80088b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80088b6:	d402      	bmi.n	80088be <_printf_i+0x186>
 80088b8:	065f      	lsls	r7, r3, #25
 80088ba:	bf48      	it	mi
 80088bc:	b2ad      	uxthmi	r5, r5
 80088be:	6031      	str	r1, [r6, #0]
 80088c0:	07d9      	lsls	r1, r3, #31
 80088c2:	bf44      	itt	mi
 80088c4:	f043 0320 	orrmi.w	r3, r3, #32
 80088c8:	6023      	strmi	r3, [r4, #0]
 80088ca:	b11d      	cbz	r5, 80088d4 <_printf_i+0x19c>
 80088cc:	2310      	movs	r3, #16
 80088ce:	e7ad      	b.n	800882c <_printf_i+0xf4>
 80088d0:	4826      	ldr	r0, [pc, #152]	@ (800896c <_printf_i+0x234>)
 80088d2:	e7e9      	b.n	80088a8 <_printf_i+0x170>
 80088d4:	6823      	ldr	r3, [r4, #0]
 80088d6:	f023 0320 	bic.w	r3, r3, #32
 80088da:	6023      	str	r3, [r4, #0]
 80088dc:	e7f6      	b.n	80088cc <_printf_i+0x194>
 80088de:	4616      	mov	r6, r2
 80088e0:	e7bd      	b.n	800885e <_printf_i+0x126>
 80088e2:	6833      	ldr	r3, [r6, #0]
 80088e4:	6825      	ldr	r5, [r4, #0]
 80088e6:	6961      	ldr	r1, [r4, #20]
 80088e8:	1d18      	adds	r0, r3, #4
 80088ea:	6030      	str	r0, [r6, #0]
 80088ec:	062e      	lsls	r6, r5, #24
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	d501      	bpl.n	80088f6 <_printf_i+0x1be>
 80088f2:	6019      	str	r1, [r3, #0]
 80088f4:	e002      	b.n	80088fc <_printf_i+0x1c4>
 80088f6:	0668      	lsls	r0, r5, #25
 80088f8:	d5fb      	bpl.n	80088f2 <_printf_i+0x1ba>
 80088fa:	8019      	strh	r1, [r3, #0]
 80088fc:	2300      	movs	r3, #0
 80088fe:	6123      	str	r3, [r4, #16]
 8008900:	4616      	mov	r6, r2
 8008902:	e7bc      	b.n	800887e <_printf_i+0x146>
 8008904:	6833      	ldr	r3, [r6, #0]
 8008906:	1d1a      	adds	r2, r3, #4
 8008908:	6032      	str	r2, [r6, #0]
 800890a:	681e      	ldr	r6, [r3, #0]
 800890c:	6862      	ldr	r2, [r4, #4]
 800890e:	2100      	movs	r1, #0
 8008910:	4630      	mov	r0, r6
 8008912:	f7f7 fc5d 	bl	80001d0 <memchr>
 8008916:	b108      	cbz	r0, 800891c <_printf_i+0x1e4>
 8008918:	1b80      	subs	r0, r0, r6
 800891a:	6060      	str	r0, [r4, #4]
 800891c:	6863      	ldr	r3, [r4, #4]
 800891e:	6123      	str	r3, [r4, #16]
 8008920:	2300      	movs	r3, #0
 8008922:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008926:	e7aa      	b.n	800887e <_printf_i+0x146>
 8008928:	6923      	ldr	r3, [r4, #16]
 800892a:	4632      	mov	r2, r6
 800892c:	4649      	mov	r1, r9
 800892e:	4640      	mov	r0, r8
 8008930:	47d0      	blx	sl
 8008932:	3001      	adds	r0, #1
 8008934:	d0ad      	beq.n	8008892 <_printf_i+0x15a>
 8008936:	6823      	ldr	r3, [r4, #0]
 8008938:	079b      	lsls	r3, r3, #30
 800893a:	d413      	bmi.n	8008964 <_printf_i+0x22c>
 800893c:	68e0      	ldr	r0, [r4, #12]
 800893e:	9b03      	ldr	r3, [sp, #12]
 8008940:	4298      	cmp	r0, r3
 8008942:	bfb8      	it	lt
 8008944:	4618      	movlt	r0, r3
 8008946:	e7a6      	b.n	8008896 <_printf_i+0x15e>
 8008948:	2301      	movs	r3, #1
 800894a:	4632      	mov	r2, r6
 800894c:	4649      	mov	r1, r9
 800894e:	4640      	mov	r0, r8
 8008950:	47d0      	blx	sl
 8008952:	3001      	adds	r0, #1
 8008954:	d09d      	beq.n	8008892 <_printf_i+0x15a>
 8008956:	3501      	adds	r5, #1
 8008958:	68e3      	ldr	r3, [r4, #12]
 800895a:	9903      	ldr	r1, [sp, #12]
 800895c:	1a5b      	subs	r3, r3, r1
 800895e:	42ab      	cmp	r3, r5
 8008960:	dcf2      	bgt.n	8008948 <_printf_i+0x210>
 8008962:	e7eb      	b.n	800893c <_printf_i+0x204>
 8008964:	2500      	movs	r5, #0
 8008966:	f104 0619 	add.w	r6, r4, #25
 800896a:	e7f5      	b.n	8008958 <_printf_i+0x220>
 800896c:	080090c5 	.word	0x080090c5
 8008970:	080090d6 	.word	0x080090d6

08008974 <memmove>:
 8008974:	4288      	cmp	r0, r1
 8008976:	b510      	push	{r4, lr}
 8008978:	eb01 0402 	add.w	r4, r1, r2
 800897c:	d902      	bls.n	8008984 <memmove+0x10>
 800897e:	4284      	cmp	r4, r0
 8008980:	4623      	mov	r3, r4
 8008982:	d807      	bhi.n	8008994 <memmove+0x20>
 8008984:	1e43      	subs	r3, r0, #1
 8008986:	42a1      	cmp	r1, r4
 8008988:	d008      	beq.n	800899c <memmove+0x28>
 800898a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800898e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008992:	e7f8      	b.n	8008986 <memmove+0x12>
 8008994:	4402      	add	r2, r0
 8008996:	4601      	mov	r1, r0
 8008998:	428a      	cmp	r2, r1
 800899a:	d100      	bne.n	800899e <memmove+0x2a>
 800899c:	bd10      	pop	{r4, pc}
 800899e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80089a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80089a6:	e7f7      	b.n	8008998 <memmove+0x24>

080089a8 <_sbrk_r>:
 80089a8:	b538      	push	{r3, r4, r5, lr}
 80089aa:	4d06      	ldr	r5, [pc, #24]	@ (80089c4 <_sbrk_r+0x1c>)
 80089ac:	2300      	movs	r3, #0
 80089ae:	4604      	mov	r4, r0
 80089b0:	4608      	mov	r0, r1
 80089b2:	602b      	str	r3, [r5, #0]
 80089b4:	f7fb fc20 	bl	80041f8 <_sbrk>
 80089b8:	1c43      	adds	r3, r0, #1
 80089ba:	d102      	bne.n	80089c2 <_sbrk_r+0x1a>
 80089bc:	682b      	ldr	r3, [r5, #0]
 80089be:	b103      	cbz	r3, 80089c2 <_sbrk_r+0x1a>
 80089c0:	6023      	str	r3, [r4, #0]
 80089c2:	bd38      	pop	{r3, r4, r5, pc}
 80089c4:	20000318 	.word	0x20000318

080089c8 <memcpy>:
 80089c8:	440a      	add	r2, r1
 80089ca:	4291      	cmp	r1, r2
 80089cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80089d0:	d100      	bne.n	80089d4 <memcpy+0xc>
 80089d2:	4770      	bx	lr
 80089d4:	b510      	push	{r4, lr}
 80089d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089de:	4291      	cmp	r1, r2
 80089e0:	d1f9      	bne.n	80089d6 <memcpy+0xe>
 80089e2:	bd10      	pop	{r4, pc}

080089e4 <_realloc_r>:
 80089e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089e8:	4607      	mov	r7, r0
 80089ea:	4614      	mov	r4, r2
 80089ec:	460d      	mov	r5, r1
 80089ee:	b921      	cbnz	r1, 80089fa <_realloc_r+0x16>
 80089f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089f4:	4611      	mov	r1, r2
 80089f6:	f7ff bc4d 	b.w	8008294 <_malloc_r>
 80089fa:	b92a      	cbnz	r2, 8008a08 <_realloc_r+0x24>
 80089fc:	f7ff fbde 	bl	80081bc <_free_r>
 8008a00:	4625      	mov	r5, r4
 8008a02:	4628      	mov	r0, r5
 8008a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a08:	f000 f81a 	bl	8008a40 <_malloc_usable_size_r>
 8008a0c:	4284      	cmp	r4, r0
 8008a0e:	4606      	mov	r6, r0
 8008a10:	d802      	bhi.n	8008a18 <_realloc_r+0x34>
 8008a12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008a16:	d8f4      	bhi.n	8008a02 <_realloc_r+0x1e>
 8008a18:	4621      	mov	r1, r4
 8008a1a:	4638      	mov	r0, r7
 8008a1c:	f7ff fc3a 	bl	8008294 <_malloc_r>
 8008a20:	4680      	mov	r8, r0
 8008a22:	b908      	cbnz	r0, 8008a28 <_realloc_r+0x44>
 8008a24:	4645      	mov	r5, r8
 8008a26:	e7ec      	b.n	8008a02 <_realloc_r+0x1e>
 8008a28:	42b4      	cmp	r4, r6
 8008a2a:	4622      	mov	r2, r4
 8008a2c:	4629      	mov	r1, r5
 8008a2e:	bf28      	it	cs
 8008a30:	4632      	movcs	r2, r6
 8008a32:	f7ff ffc9 	bl	80089c8 <memcpy>
 8008a36:	4629      	mov	r1, r5
 8008a38:	4638      	mov	r0, r7
 8008a3a:	f7ff fbbf 	bl	80081bc <_free_r>
 8008a3e:	e7f1      	b.n	8008a24 <_realloc_r+0x40>

08008a40 <_malloc_usable_size_r>:
 8008a40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a44:	1f18      	subs	r0, r3, #4
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	bfbc      	itt	lt
 8008a4a:	580b      	ldrlt	r3, [r1, r0]
 8008a4c:	18c0      	addlt	r0, r0, r3
 8008a4e:	4770      	bx	lr

08008a50 <fmax>:
 8008a50:	b508      	push	{r3, lr}
 8008a52:	ed2d 8b04 	vpush	{d8-d9}
 8008a56:	eeb0 8a40 	vmov.f32	s16, s0
 8008a5a:	eef0 8a60 	vmov.f32	s17, s1
 8008a5e:	eeb0 9a41 	vmov.f32	s18, s2
 8008a62:	eef0 9a61 	vmov.f32	s19, s3
 8008a66:	f000 f81d 	bl	8008aa4 <__fpclassifyd>
 8008a6a:	b950      	cbnz	r0, 8008a82 <fmax+0x32>
 8008a6c:	eeb0 8a49 	vmov.f32	s16, s18
 8008a70:	eef0 8a69 	vmov.f32	s17, s19
 8008a74:	eeb0 0a48 	vmov.f32	s0, s16
 8008a78:	eef0 0a68 	vmov.f32	s1, s17
 8008a7c:	ecbd 8b04 	vpop	{d8-d9}
 8008a80:	bd08      	pop	{r3, pc}
 8008a82:	eeb0 0a49 	vmov.f32	s0, s18
 8008a86:	eef0 0a69 	vmov.f32	s1, s19
 8008a8a:	f000 f80b 	bl	8008aa4 <__fpclassifyd>
 8008a8e:	2800      	cmp	r0, #0
 8008a90:	d0f0      	beq.n	8008a74 <fmax+0x24>
 8008a92:	ec53 2b19 	vmov	r2, r3, d9
 8008a96:	ec51 0b18 	vmov	r0, r1, d8
 8008a9a:	f7f8 f835 	bl	8000b08 <__aeabi_dcmpgt>
 8008a9e:	2800      	cmp	r0, #0
 8008aa0:	d0e4      	beq.n	8008a6c <fmax+0x1c>
 8008aa2:	e7e7      	b.n	8008a74 <fmax+0x24>

08008aa4 <__fpclassifyd>:
 8008aa4:	ec51 0b10 	vmov	r0, r1, d0
 8008aa8:	460b      	mov	r3, r1
 8008aaa:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 8008aae:	b510      	push	{r4, lr}
 8008ab0:	d104      	bne.n	8008abc <__fpclassifyd+0x18>
 8008ab2:	2800      	cmp	r0, #0
 8008ab4:	bf0c      	ite	eq
 8008ab6:	2002      	moveq	r0, #2
 8008ab8:	2003      	movne	r0, #3
 8008aba:	bd10      	pop	{r4, pc}
 8008abc:	4a09      	ldr	r2, [pc, #36]	@ (8008ae4 <__fpclassifyd+0x40>)
 8008abe:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 8008ac2:	4294      	cmp	r4, r2
 8008ac4:	d908      	bls.n	8008ad8 <__fpclassifyd+0x34>
 8008ac6:	4a08      	ldr	r2, [pc, #32]	@ (8008ae8 <__fpclassifyd+0x44>)
 8008ac8:	4213      	tst	r3, r2
 8008aca:	d007      	beq.n	8008adc <__fpclassifyd+0x38>
 8008acc:	4291      	cmp	r1, r2
 8008ace:	d107      	bne.n	8008ae0 <__fpclassifyd+0x3c>
 8008ad0:	fab0 f080 	clz	r0, r0
 8008ad4:	0940      	lsrs	r0, r0, #5
 8008ad6:	e7f0      	b.n	8008aba <__fpclassifyd+0x16>
 8008ad8:	2004      	movs	r0, #4
 8008ada:	e7ee      	b.n	8008aba <__fpclassifyd+0x16>
 8008adc:	2003      	movs	r0, #3
 8008ade:	e7ec      	b.n	8008aba <__fpclassifyd+0x16>
 8008ae0:	2000      	movs	r0, #0
 8008ae2:	e7ea      	b.n	8008aba <__fpclassifyd+0x16>
 8008ae4:	7fdfffff 	.word	0x7fdfffff
 8008ae8:	7ff00000 	.word	0x7ff00000
 8008aec:	00000000 	.word	0x00000000

08008af0 <ceil>:
 8008af0:	ec51 0b10 	vmov	r0, r1, d0
 8008af4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008afc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8008b00:	2e13      	cmp	r6, #19
 8008b02:	460c      	mov	r4, r1
 8008b04:	4605      	mov	r5, r0
 8008b06:	4680      	mov	r8, r0
 8008b08:	dc2e      	bgt.n	8008b68 <ceil+0x78>
 8008b0a:	2e00      	cmp	r6, #0
 8008b0c:	da11      	bge.n	8008b32 <ceil+0x42>
 8008b0e:	a332      	add	r3, pc, #200	@ (adr r3, 8008bd8 <ceil+0xe8>)
 8008b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b14:	f7f7 fbb2 	bl	800027c <__adddf3>
 8008b18:	2200      	movs	r2, #0
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	f7f7 fff4 	bl	8000b08 <__aeabi_dcmpgt>
 8008b20:	b120      	cbz	r0, 8008b2c <ceil+0x3c>
 8008b22:	2c00      	cmp	r4, #0
 8008b24:	db4f      	blt.n	8008bc6 <ceil+0xd6>
 8008b26:	4325      	orrs	r5, r4
 8008b28:	d151      	bne.n	8008bce <ceil+0xde>
 8008b2a:	462c      	mov	r4, r5
 8008b2c:	4621      	mov	r1, r4
 8008b2e:	4628      	mov	r0, r5
 8008b30:	e023      	b.n	8008b7a <ceil+0x8a>
 8008b32:	4f2b      	ldr	r7, [pc, #172]	@ (8008be0 <ceil+0xf0>)
 8008b34:	4137      	asrs	r7, r6
 8008b36:	ea01 0307 	and.w	r3, r1, r7
 8008b3a:	4303      	orrs	r3, r0
 8008b3c:	d01d      	beq.n	8008b7a <ceil+0x8a>
 8008b3e:	a326      	add	r3, pc, #152	@ (adr r3, 8008bd8 <ceil+0xe8>)
 8008b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b44:	f7f7 fb9a 	bl	800027c <__adddf3>
 8008b48:	2200      	movs	r2, #0
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	f7f7 ffdc 	bl	8000b08 <__aeabi_dcmpgt>
 8008b50:	2800      	cmp	r0, #0
 8008b52:	d0eb      	beq.n	8008b2c <ceil+0x3c>
 8008b54:	2c00      	cmp	r4, #0
 8008b56:	bfc2      	ittt	gt
 8008b58:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8008b5c:	4133      	asrgt	r3, r6
 8008b5e:	18e4      	addgt	r4, r4, r3
 8008b60:	ea24 0407 	bic.w	r4, r4, r7
 8008b64:	2500      	movs	r5, #0
 8008b66:	e7e1      	b.n	8008b2c <ceil+0x3c>
 8008b68:	2e33      	cmp	r6, #51	@ 0x33
 8008b6a:	dd0a      	ble.n	8008b82 <ceil+0x92>
 8008b6c:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8008b70:	d103      	bne.n	8008b7a <ceil+0x8a>
 8008b72:	4602      	mov	r2, r0
 8008b74:	460b      	mov	r3, r1
 8008b76:	f7f7 fb81 	bl	800027c <__adddf3>
 8008b7a:	ec41 0b10 	vmov	d0, r0, r1
 8008b7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b82:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8008b86:	f04f 37ff 	mov.w	r7, #4294967295
 8008b8a:	40df      	lsrs	r7, r3
 8008b8c:	4238      	tst	r0, r7
 8008b8e:	d0f4      	beq.n	8008b7a <ceil+0x8a>
 8008b90:	a311      	add	r3, pc, #68	@ (adr r3, 8008bd8 <ceil+0xe8>)
 8008b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b96:	f7f7 fb71 	bl	800027c <__adddf3>
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	f7f7 ffb3 	bl	8000b08 <__aeabi_dcmpgt>
 8008ba2:	2800      	cmp	r0, #0
 8008ba4:	d0c2      	beq.n	8008b2c <ceil+0x3c>
 8008ba6:	2c00      	cmp	r4, #0
 8008ba8:	dd0a      	ble.n	8008bc0 <ceil+0xd0>
 8008baa:	2e14      	cmp	r6, #20
 8008bac:	d101      	bne.n	8008bb2 <ceil+0xc2>
 8008bae:	3401      	adds	r4, #1
 8008bb0:	e006      	b.n	8008bc0 <ceil+0xd0>
 8008bb2:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	40b3      	lsls	r3, r6
 8008bba:	441d      	add	r5, r3
 8008bbc:	45a8      	cmp	r8, r5
 8008bbe:	d8f6      	bhi.n	8008bae <ceil+0xbe>
 8008bc0:	ea25 0507 	bic.w	r5, r5, r7
 8008bc4:	e7b2      	b.n	8008b2c <ceil+0x3c>
 8008bc6:	2500      	movs	r5, #0
 8008bc8:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8008bcc:	e7ae      	b.n	8008b2c <ceil+0x3c>
 8008bce:	4c05      	ldr	r4, [pc, #20]	@ (8008be4 <ceil+0xf4>)
 8008bd0:	2500      	movs	r5, #0
 8008bd2:	e7ab      	b.n	8008b2c <ceil+0x3c>
 8008bd4:	f3af 8000 	nop.w
 8008bd8:	8800759c 	.word	0x8800759c
 8008bdc:	7e37e43c 	.word	0x7e37e43c
 8008be0:	000fffff 	.word	0x000fffff
 8008be4:	3ff00000 	.word	0x3ff00000

08008be8 <_init>:
 8008be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bea:	bf00      	nop
 8008bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bee:	bc08      	pop	{r3}
 8008bf0:	469e      	mov	lr, r3
 8008bf2:	4770      	bx	lr

08008bf4 <_fini>:
 8008bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bf6:	bf00      	nop
 8008bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bfa:	bc08      	pop	{r3}
 8008bfc:	469e      	mov	lr, r3
 8008bfe:	4770      	bx	lr
