# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../multiplier.srcs/sources_1/imports/DUs/l2_multiplier.vhd" \
"../../../../multiplier.srcs/sim_1/imports/DUs/l3_multiplier_test.vhd" \

# Do not sort compile order
nosort
