Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/jack/Desktop/Vivado/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 328840e64a3a4eeb873f7778f755755a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_type' [/home/jack/Desktop/GY39_SENSOR/GY39_sensor.srcs/sources_1/new/top.v:43]
WARNING: [VRFC 10-3705] select index 15 into 'haiba' is out of bounds [/home/jack/Desktop/GY39_SENSOR/GY39_sensor.srcs/sources_1/new/check.v:76]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit_default
Compiling module xil_defaultlib.Datapath_Unit_default
Compiling module xil_defaultlib.GY39_default
Compiling module xil_defaultlib.Control_Unit_0_default
Compiling module xil_defaultlib.Datapath_Unit_0_default
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.check
Compiling module xil_defaultlib.sequential_out
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
