Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May  5 13:07:28 2025
| Host         : DESKTOP-1O5TV0G running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/spiking_binam_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Synthesized
-----------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------+
|      Characteristics      |                                 Path #1                                |
+---------------------------+------------------------------------------------------------------------+
| Requirement               | 10.000                                                                 |
| Path Delay                | 2.165                                                                  |
| Logic Delay               | 0.896(42%)                                                             |
| Net Delay                 | 1.269(58%)                                                             |
| Clock Skew                | -0.041                                                                 |
| Slack                     | 7.493                                                                  |
| Clock Uncertainty         | 0.035                                                                  |
| Clock Relationship        | Safely Timed                                                           |
| Clock Delay Group         | Same Clock                                                             |
| Logic Levels              | 6                                                                      |
| Routes                    | NA                                                                     |
| Logical Path              | FDRE/C-(6)-LUT6-(1)-MUXF7-LUT4-(1)-CARRY8-LUT5-(2)-LUT6-(16)-RAMD32/WE |
| Start Point Clock         | ap_clk                                                                 |
| End Point Clock           | ap_clk                                                                 |
| DSP Block                 | None                                                                   |
| RAM Registers             | None-None                                                              |
| IO Crossings              | 0                                                                      |
| SLR Crossings             | 0                                                                      |
| PBlocks                   | 0                                                                      |
| High Fanout               | 16                                                                     |
| Dont Touch                | 0                                                                      |
| Mark Debug                | 0                                                                      |
| Start Point Pin Primitive | FDRE/C                                                                 |
| End Point Pin Primitive   | RAMD32/WE                                                              |
| Start Point Pin           | q1_reg[1]/C                                                            |
| End Point Pin             | RAMA/WE                                                                |
+---------------------------+------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+-----+
| End Point Clock | Requirement |  3  |  4 |  6  |
+-----------------+-------------+-----+----+-----+
| ap_clk          | 10.000ns    | 781 | 43 | 176 |
+-----------------+-------------+-----+----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


