
week1_proj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a5c0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  0800a6d0  0800a6d0  0001a6d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aae4  0800aae4  000201f8  2**0
                  CONTENTS
  4 .ARM          00000000  0800aae4  0800aae4  000201f8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800aae4  0800aae4  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aae4  0800aae4  0001aae4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aae8  0800aae8  0001aae8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800aaec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000374  200001f8  0800ace4  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000056c  0800ace4  0002056c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000130cb  00000000  00000000  00020221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a94  00000000  00000000  000332ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001238  00000000  00000000  00035d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001110  00000000  00000000  00036fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003635  00000000  00000000  000380c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015bca  00000000  00000000  0003b6fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009455d  00000000  00000000  000512c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e5824  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d9c  00000000  00000000  000e5874  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f8 	.word	0x200001f8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a6b8 	.word	0x0800a6b8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001fc 	.word	0x200001fc
 800014c:	0800a6b8 	.word	0x0800a6b8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <Set_LED>:
extern I2C_HandleTypeDef hi2c1;

uint8_t LED_Data[MAX_LED][4];
uint8_t LED_Mod[MAX_LED][4];

void Set_LED (int LEDnum, int Red, int Green, int Blue){
 8000a88:	b480      	push	{r7}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	607a      	str	r2, [r7, #4]
 8000a94:	603b      	str	r3, [r7, #0]
	LED_Data[LEDnum][0] = LEDnum;
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	b2d9      	uxtb	r1, r3
 8000a9a:	4a10      	ldr	r2, [pc, #64]	; (8000adc <Set_LED+0x54>)
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
	LED_Data[LEDnum][1] = Green;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	b2d9      	uxtb	r1, r3
 8000aa6:	4a0d      	ldr	r2, [pc, #52]	; (8000adc <Set_LED+0x54>)
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	009b      	lsls	r3, r3, #2
 8000aac:	4413      	add	r3, r2
 8000aae:	460a      	mov	r2, r1
 8000ab0:	705a      	strb	r2, [r3, #1]
	LED_Data[LEDnum][2] = Red;
 8000ab2:	68bb      	ldr	r3, [r7, #8]
 8000ab4:	b2d9      	uxtb	r1, r3
 8000ab6:	4a09      	ldr	r2, [pc, #36]	; (8000adc <Set_LED+0x54>)
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	009b      	lsls	r3, r3, #2
 8000abc:	4413      	add	r3, r2
 8000abe:	460a      	mov	r2, r1
 8000ac0:	709a      	strb	r2, [r3, #2]
	LED_Data[LEDnum][3] = Blue;
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	b2d9      	uxtb	r1, r3
 8000ac6:	4a05      	ldr	r2, [pc, #20]	; (8000adc <Set_LED+0x54>)
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	009b      	lsls	r3, r3, #2
 8000acc:	4413      	add	r3, r2
 8000ace:	460a      	mov	r2, r1
 8000ad0:	70da      	strb	r2, [r3, #3]
}
 8000ad2:	bf00      	nop
 8000ad4:	3714      	adds	r7, #20
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bc80      	pop	{r7}
 8000ada:	4770      	bx	lr
 8000adc:	20000214 	.word	0x20000214

08000ae0 <Set_Brightness>:

void Set_Brightness (int brightness){
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
			LED_Mod[i][j] = (LED_Data[i][j])/(tan(angle));
		}
	}

#endif
}
 8000ae8:	bf00      	nop
 8000aea:	370c      	adds	r7, #12
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bc80      	pop	{r7}
 8000af0:	4770      	bx	lr
	...

08000af4 <WS2812_Send>:


void WS2812_Send (void){
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b086      	sub	sp, #24
 8000af8:	af00      	add	r7, sp, #0
	uint32_t indx=0;
 8000afa:	2300      	movs	r3, #0
 8000afc:	617b      	str	r3, [r7, #20]
		uint32_t color;


		for (int i= 0; i<MAX_LED; i++)
 8000afe:	2300      	movs	r3, #0
 8000b00:	613b      	str	r3, [r7, #16]
 8000b02:	e036      	b.n	8000b72 <WS2812_Send+0x7e>
		{
	#if USE_BRIGHTNESS
			color = ((LED_Mod[i][1]<<16) | (LED_Mod[i][2]<<8) | (LED_Mod[i][3]));
	#else
			color = ((LED_Data[i][1]<<16) | (LED_Data[i][2]<<8) | (LED_Data[i][3]));
 8000b04:	4a42      	ldr	r2, [pc, #264]	; (8000c10 <WS2812_Send+0x11c>)
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	009b      	lsls	r3, r3, #2
 8000b0a:	4413      	add	r3, r2
 8000b0c:	785b      	ldrb	r3, [r3, #1]
 8000b0e:	041a      	lsls	r2, r3, #16
 8000b10:	493f      	ldr	r1, [pc, #252]	; (8000c10 <WS2812_Send+0x11c>)
 8000b12:	693b      	ldr	r3, [r7, #16]
 8000b14:	009b      	lsls	r3, r3, #2
 8000b16:	440b      	add	r3, r1
 8000b18:	789b      	ldrb	r3, [r3, #2]
 8000b1a:	021b      	lsls	r3, r3, #8
 8000b1c:	431a      	orrs	r2, r3
 8000b1e:	493c      	ldr	r1, [pc, #240]	; (8000c10 <WS2812_Send+0x11c>)
 8000b20:	693b      	ldr	r3, [r7, #16]
 8000b22:	009b      	lsls	r3, r3, #2
 8000b24:	440b      	add	r3, r1
 8000b26:	78db      	ldrb	r3, [r3, #3]
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	603b      	str	r3, [r7, #0]

	#endif

			for (int i=23; i>=0; i--)
 8000b2c:	2317      	movs	r3, #23
 8000b2e:	60fb      	str	r3, [r7, #12]
 8000b30:	e019      	b.n	8000b66 <WS2812_Send+0x72>
			{
				if (color&(1<<i))
 8000b32:	2201      	movs	r2, #1
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	4013      	ands	r3, r2
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d005      	beq.n	8000b50 <WS2812_Send+0x5c>
				{
//					HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "!Send1=%d#\r\n", i), 1000);
					pwmData[indx] = 60;  // 2/3 of 90
 8000b44:	4a33      	ldr	r2, [pc, #204]	; (8000c14 <WS2812_Send+0x120>)
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	213c      	movs	r1, #60	; 0x3c
 8000b4a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000b4e:	e004      	b.n	8000b5a <WS2812_Send+0x66>
				}

				else {
//					HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "!Send2=%d#\r\n", i), 1000);
					pwmData[indx] = 30;  // 1/3 of 90
 8000b50:	4a30      	ldr	r2, [pc, #192]	; (8000c14 <WS2812_Send+0x120>)
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	211e      	movs	r1, #30
 8000b56:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				}

				indx++;
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	617b      	str	r3, [r7, #20]
			for (int i=23; i>=0; i--)
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	3b01      	subs	r3, #1
 8000b64:	60fb      	str	r3, [r7, #12]
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	dae2      	bge.n	8000b32 <WS2812_Send+0x3e>
		for (int i= 0; i<MAX_LED; i++)
 8000b6c:	693b      	ldr	r3, [r7, #16]
 8000b6e:	3301      	adds	r3, #1
 8000b70:	613b      	str	r3, [r7, #16]
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	2b03      	cmp	r3, #3
 8000b76:	ddc5      	ble.n	8000b04 <WS2812_Send+0x10>
			}

		}

		for (int i=0; i<50; i++)
 8000b78:	2300      	movs	r3, #0
 8000b7a:	60bb      	str	r3, [r7, #8]
 8000b7c:	e00a      	b.n	8000b94 <WS2812_Send+0xa0>
		{
//			HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "!Indx=%d#\r\n", indx), 1000);
			pwmData[indx] = 0;
 8000b7e:	4a25      	ldr	r2, [pc, #148]	; (8000c14 <WS2812_Send+0x120>)
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	2100      	movs	r1, #0
 8000b84:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			indx++;
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	617b      	str	r3, [r7, #20]
		for (int i=0; i<50; i++)
 8000b8e:	68bb      	ldr	r3, [r7, #8]
 8000b90:	3301      	adds	r3, #1
 8000b92:	60bb      	str	r3, [r7, #8]
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	2b31      	cmp	r3, #49	; 0x31
 8000b98:	ddf1      	ble.n	8000b7e <WS2812_Send+0x8a>
		}
		HAL_Delay(100);
 8000b9a:	2064      	movs	r0, #100	; 0x64
 8000b9c:	f001 f93a 	bl	8001e14 <HAL_Delay>
//		HAL_UART_Transmit(&huart2, (uint8_t*)"Before HAL_TIM_PWM_Start_DMA()\r\n", strlen("Before HAL_TIM_PWM_Start_DMA()\r\n"), 100);
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	481d      	ldr	r0, [pc, #116]	; (8000c18 <WS2812_Send+0x124>)
 8000ba4:	f004 fd14 	bl	80055d0 <HAL_TIM_PWM_Start>
		HAL_StatusTypeDef status = HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)pwmData, 10);
 8000ba8:	230a      	movs	r3, #10
 8000baa:	4a1a      	ldr	r2, [pc, #104]	; (8000c14 <WS2812_Send+0x120>)
 8000bac:	2100      	movs	r1, #0
 8000bae:	481a      	ldr	r0, [pc, #104]	; (8000c18 <WS2812_Send+0x124>)
 8000bb0:	f004 fea0 	bl	80058f4 <HAL_TIM_PWM_Start_DMA>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	71fb      	strb	r3, [r7, #7]
		HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "status=%02X#\r\n", status), 1000);
 8000bb8:	79fb      	ldrb	r3, [r7, #7]
 8000bba:	461a      	mov	r2, r3
 8000bbc:	4917      	ldr	r1, [pc, #92]	; (8000c1c <WS2812_Send+0x128>)
 8000bbe:	4818      	ldr	r0, [pc, #96]	; (8000c20 <WS2812_Send+0x12c>)
 8000bc0:	f007 fb00 	bl	80081c4 <siprintf>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	b29a      	uxth	r2, r3
 8000bc8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bcc:	4914      	ldr	r1, [pc, #80]	; (8000c20 <WS2812_Send+0x12c>)
 8000bce:	4815      	ldr	r0, [pc, #84]	; (8000c24 <WS2812_Send+0x130>)
 8000bd0:	f006 f83d 	bl	8006c4e <HAL_UART_Transmit>
//		HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "status=%02X#\r\n", status), 1000);
		if(status == HAL_OK){
 8000bd4:	79fb      	ldrb	r3, [r7, #7]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d10d      	bne.n	8000bf6 <WS2812_Send+0x102>
			HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "status=%02X#\r\n", status), 1000);
 8000bda:	79fb      	ldrb	r3, [r7, #7]
 8000bdc:	461a      	mov	r2, r3
 8000bde:	490f      	ldr	r1, [pc, #60]	; (8000c1c <WS2812_Send+0x128>)
 8000be0:	480f      	ldr	r0, [pc, #60]	; (8000c20 <WS2812_Send+0x12c>)
 8000be2:	f007 faef 	bl	80081c4 <siprintf>
 8000be6:	4603      	mov	r3, r0
 8000be8:	b29a      	uxth	r2, r3
 8000bea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bee:	490c      	ldr	r1, [pc, #48]	; (8000c20 <WS2812_Send+0x12c>)
 8000bf0:	480c      	ldr	r0, [pc, #48]	; (8000c24 <WS2812_Send+0x130>)
 8000bf2:	f006 f82c 	bl	8006c4e <HAL_UART_Transmit>
		}
//		HAL_UART_Transmit(&huart2, (uint8_t*)"After HAL_TIM_PWM_Start_DMA()\r\n", strlen("After HAL_TIM_PWM_Start_DMA()\r\n"), HAL_MAX_DELAY);
//		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 70);
//		HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "!pwmData[30]=%d#\r\n", pwmData[30]), 1000);
		while (!datasentflag){};
 8000bf6:	bf00      	nop
 8000bf8:	4b0b      	ldr	r3, [pc, #44]	; (8000c28 <WS2812_Send+0x134>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d0fb      	beq.n	8000bf8 <WS2812_Send+0x104>
		datasentflag = 0;
 8000c00:	4b09      	ldr	r3, [pc, #36]	; (8000c28 <WS2812_Send+0x134>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	701a      	strb	r2, [r3, #0]
//		HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "status=%02X#\r\n", status), 1000);
}
 8000c06:	bf00      	nop
 8000c08:	3718      	adds	r7, #24
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	20000214 	.word	0x20000214
 8000c14:	20000254 	.word	0x20000254
 8000c18:	200003fc 	.word	0x200003fc
 8000c1c:	0800a6d0 	.word	0x0800a6d0
 8000c20:	2000000c 	.word	0x2000000c
 8000c24:	200004d0 	.word	0x200004d0
 8000c28:	20000018 	.word	0x20000018

08000c2c <getKeyProcess>:
//we define counter for automatically increasing the value
//after the button is pressed more than 1 second.
static uint16_t counterForButtonPress3s[N0_OF_BUTTONS];
static int buttonState[N0_OF_BUTTONS] = {BUTTON_IS_RELEASED, BUTTON_IS_RELEASED, BUTTON_IS_RELEASED};
static int button_flag[N0_OF_BUTTONS];
void getKeyProcess(int index){// turn on button_flag
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
	if(index >= 0 && index < N0_OF_BUTTONS){
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	db07      	blt.n	8000c4a <getKeyProcess+0x1e>
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	2b02      	cmp	r3, #2
 8000c3e:	dc04      	bgt.n	8000c4a <getKeyProcess+0x1e>
		button_flag[index] = 1;
 8000c40:	4a04      	ldr	r2, [pc, #16]	; (8000c54 <getKeyProcess+0x28>)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2101      	movs	r1, #1
 8000c46:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
}
 8000c4a:	bf00      	nop
 8000c4c:	370c      	adds	r7, #12
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bc80      	pop	{r7}
 8000c52:	4770      	bx	lr
 8000c54:	20000244 	.word	0x20000244

08000c58 <get3sFlag>:
// this function turn on flagForButtonPress3s when button is pressed more than 3s
void get3sFlag(int index){
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
	if(index >= 0 && index < N0_OF_BUTTONS){
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	db07      	blt.n	8000c76 <get3sFlag+0x1e>
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	2b02      	cmp	r3, #2
 8000c6a:	dc04      	bgt.n	8000c76 <get3sFlag+0x1e>
			flagForButtonPress3s[index] = 1;
 8000c6c:	4a04      	ldr	r2, [pc, #16]	; (8000c80 <get3sFlag+0x28>)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4413      	add	r3, r2
 8000c72:	2201      	movs	r2, #1
 8000c74:	701a      	strb	r2, [r3, #0]
		}
}
 8000c76:	bf00      	nop
 8000c78:	370c      	adds	r7, #12
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bc80      	pop	{r7}
 8000c7e:	4770      	bx	lr
 8000c80:	20000234 	.word	0x20000234

08000c84 <get1sFlag>:
void clear3sFlag(int index){
	if(index >= 0 && index < N0_OF_BUTTONS){
			flagForButtonPress3s[index] = 0;
		}
}
void get1sFlag(int index){
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
	if(index >= 0 && index < N0_OF_BUTTONS){
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	db07      	blt.n	8000ca2 <get1sFlag+0x1e>
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2b02      	cmp	r3, #2
 8000c96:	dc04      	bgt.n	8000ca2 <get1sFlag+0x1e>
				flag1s[index] = 1;
 8000c98:	4a04      	ldr	r2, [pc, #16]	; (8000cac <get1sFlag+0x28>)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	4413      	add	r3, r2
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	701a      	strb	r2, [r3, #0]
			}
}
 8000ca2:	bf00      	nop
 8000ca4:	370c      	adds	r7, #12
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bc80      	pop	{r7}
 8000caa:	4770      	bx	lr
 8000cac:	20000238 	.word	0x20000238

08000cb0 <fsm_input_processing>:
void fsm_input_processing(GPIO_PinState buttonBuffer[], int index){
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
 8000cb8:	6039      	str	r1, [r7, #0]
	switch(buttonState[index]){
 8000cba:	4a55      	ldr	r2, [pc, #340]	; (8000e10 <fsm_input_processing+0x160>)
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	d04f      	beq.n	8000d66 <fsm_input_processing+0xb6>
 8000cc6:	2b02      	cmp	r3, #2
 8000cc8:	f300 8096 	bgt.w	8000df8 <fsm_input_processing+0x148>
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d002      	beq.n	8000cd6 <fsm_input_processing+0x26>
 8000cd0:	2b01      	cmp	r3, #1
 8000cd2:	d039      	beq.n	8000d48 <fsm_input_processing+0x98>
			flag1s[index] = 0;
			button_flag[index] = 0;
		}
		break;
	default:
		break;
 8000cd4:	e090      	b.n	8000df8 <fsm_input_processing+0x148>
		if(counterForButtonPress3s[index] < DURATION_FOR_AUTO_INCREASING){
 8000cd6:	4a4f      	ldr	r2, [pc, #316]	; (8000e14 <fsm_input_processing+0x164>)
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cde:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000ce2:	d220      	bcs.n	8000d26 <fsm_input_processing+0x76>
			counterForButtonPress3s[index]++;
 8000ce4:	4a4b      	ldr	r2, [pc, #300]	; (8000e14 <fsm_input_processing+0x164>)
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cec:	3301      	adds	r3, #1
 8000cee:	b299      	uxth	r1, r3
 8000cf0:	4a48      	ldr	r2, [pc, #288]	; (8000e14 <fsm_input_processing+0x164>)
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			if(counterForButtonPress3s[index] == DURATION_FOR_AUTO_INCREASING){
 8000cf8:	4a46      	ldr	r2, [pc, #280]	; (8000e14 <fsm_input_processing+0x164>)
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d00:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000d04:	d10f      	bne.n	8000d26 <fsm_input_processing+0x76>
				buttonState[index] = BUTTON_PRESSED_MORE_THAN_3s;
 8000d06:	4a42      	ldr	r2, [pc, #264]	; (8000e10 <fsm_input_processing+0x160>)
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	2102      	movs	r1, #2
 8000d0c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				counterForButtonPress3s[index] = 0;
 8000d10:	4a40      	ldr	r2, [pc, #256]	; (8000e14 <fsm_input_processing+0x164>)
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	2100      	movs	r1, #0
 8000d16:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				getKeyProcess(index);
 8000d1a:	6838      	ldr	r0, [r7, #0]
 8000d1c:	f7ff ff86 	bl	8000c2c <getKeyProcess>
				get3sFlag(index);
 8000d20:	6838      	ldr	r0, [r7, #0]
 8000d22:	f7ff ff99 	bl	8000c58 <get3sFlag>
		if(buttonBuffer[index] == BUTTON_RELEASED){
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	687a      	ldr	r2, [r7, #4]
 8000d2a:	4413      	add	r3, r2
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d164      	bne.n	8000dfc <fsm_input_processing+0x14c>
			buttonState[index] = BUTTON_IS_RELEASED;
 8000d32:	4a37      	ldr	r2, [pc, #220]	; (8000e10 <fsm_input_processing+0x160>)
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	2101      	movs	r1, #1
 8000d38:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			counterForButtonPress3s[index] = 0;
 8000d3c:	4a35      	ldr	r2, [pc, #212]	; (8000e14 <fsm_input_processing+0x164>)
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	2100      	movs	r1, #0
 8000d42:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		break;
 8000d46:	e059      	b.n	8000dfc <fsm_input_processing+0x14c>
		if(buttonBuffer[index] == BUTTON_PRESSED){
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	687a      	ldr	r2, [r7, #4]
 8000d4c:	4413      	add	r3, r2
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d155      	bne.n	8000e00 <fsm_input_processing+0x150>
			buttonState[index] = BUTTON_IS_PRESSED;
 8000d54:	4a2e      	ldr	r2, [pc, #184]	; (8000e10 <fsm_input_processing+0x160>)
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	2100      	movs	r1, #0
 8000d5a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			getKeyProcess(index);
 8000d5e:	6838      	ldr	r0, [r7, #0]
 8000d60:	f7ff ff64 	bl	8000c2c <getKeyProcess>
		break;
 8000d64:	e04c      	b.n	8000e00 <fsm_input_processing+0x150>
		if(counterForButtonPress3s[index] < DURATION_FOR_MORE_THAN_3s ){
 8000d66:	4a2b      	ldr	r2, [pc, #172]	; (8000e14 <fsm_input_processing+0x164>)
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d6e:	2b63      	cmp	r3, #99	; 0x63
 8000d70:	d822      	bhi.n	8000db8 <fsm_input_processing+0x108>
					counterForButtonPress3s[index]++;
 8000d72:	4a28      	ldr	r2, [pc, #160]	; (8000e14 <fsm_input_processing+0x164>)
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	b299      	uxth	r1, r3
 8000d7e:	4a25      	ldr	r2, [pc, #148]	; (8000e14 <fsm_input_processing+0x164>)
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					if(counterForButtonPress3s[index] == DURATION_FOR_MORE_THAN_3s){
 8000d86:	4a23      	ldr	r2, [pc, #140]	; (8000e14 <fsm_input_processing+0x164>)
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d8e:	2b64      	cmp	r3, #100	; 0x64
 8000d90:	d112      	bne.n	8000db8 <fsm_input_processing+0x108>
						buttonState[index] = BUTTON_PRESSED_MORE_THAN_3s;
 8000d92:	4a1f      	ldr	r2, [pc, #124]	; (8000e10 <fsm_input_processing+0x160>)
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	2102      	movs	r1, #2
 8000d98:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						counterForButtonPress3s[index] = 0;
 8000d9c:	4a1d      	ldr	r2, [pc, #116]	; (8000e14 <fsm_input_processing+0x164>)
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	2100      	movs	r1, #0
 8000da2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						get1sFlag(index);
 8000da6:	6838      	ldr	r0, [r7, #0]
 8000da8:	f7ff ff6c 	bl	8000c84 <get1sFlag>
						getKeyProcess(index);
 8000dac:	6838      	ldr	r0, [r7, #0]
 8000dae:	f7ff ff3d 	bl	8000c2c <getKeyProcess>
						get3sFlag(index);
 8000db2:	6838      	ldr	r0, [r7, #0]
 8000db4:	f7ff ff50 	bl	8000c58 <get3sFlag>
		if(buttonBuffer[index] == BUTTON_RELEASED){
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	687a      	ldr	r2, [r7, #4]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	2b01      	cmp	r3, #1
 8000dc2:	d11f      	bne.n	8000e04 <fsm_input_processing+0x154>
			buttonState[index] = BUTTON_IS_RELEASED;
 8000dc4:	4a12      	ldr	r2, [pc, #72]	; (8000e10 <fsm_input_processing+0x160>)
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	2101      	movs	r1, #1
 8000dca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			counterForButtonPress3s[index] = 0;
 8000dce:	4a11      	ldr	r2, [pc, #68]	; (8000e14 <fsm_input_processing+0x164>)
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			flagForButtonPress3s[index] = 0;
 8000dd8:	4a0f      	ldr	r2, [pc, #60]	; (8000e18 <fsm_input_processing+0x168>)
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	4413      	add	r3, r2
 8000dde:	2200      	movs	r2, #0
 8000de0:	701a      	strb	r2, [r3, #0]
			flag1s[index] = 0;
 8000de2:	4a0e      	ldr	r2, [pc, #56]	; (8000e1c <fsm_input_processing+0x16c>)
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	4413      	add	r3, r2
 8000de8:	2200      	movs	r2, #0
 8000dea:	701a      	strb	r2, [r3, #0]
			button_flag[index] = 0;
 8000dec:	4a0c      	ldr	r2, [pc, #48]	; (8000e20 <fsm_input_processing+0x170>)
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	2100      	movs	r1, #0
 8000df2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		break;
 8000df6:	e005      	b.n	8000e04 <fsm_input_processing+0x154>
		break;
 8000df8:	bf00      	nop
 8000dfa:	e004      	b.n	8000e06 <fsm_input_processing+0x156>
		break;
 8000dfc:	bf00      	nop
 8000dfe:	e002      	b.n	8000e06 <fsm_input_processing+0x156>
		break;
 8000e00:	bf00      	nop
 8000e02:	e000      	b.n	8000e06 <fsm_input_processing+0x156>
		break;
 8000e04:	bf00      	nop
	}
}
 8000e06:	bf00      	nop
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	20000000 	.word	0x20000000
 8000e14:	2000023c 	.word	0x2000023c
 8000e18:	20000234 	.word	0x20000234
 8000e1c:	20000238 	.word	0x20000238
 8000e20:	20000244 	.word	0x20000244

08000e24 <button_reading>:
void button_reading(void){
 8000e24:	b590      	push	{r4, r7, lr}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < N0_OF_BUTTONS; i++){
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	71fb      	strb	r3, [r7, #7]
 8000e2e:	e052      	b.n	8000ed6 <button_reading+0xb2>
		debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 8000e30:	79fa      	ldrb	r2, [r7, #7]
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	492c      	ldr	r1, [pc, #176]	; (8000ee8 <button_reading+0xc4>)
 8000e36:	5c89      	ldrb	r1, [r1, r2]
 8000e38:	4a2c      	ldr	r2, [pc, #176]	; (8000eec <button_reading+0xc8>)
 8000e3a:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000e3c:	79fa      	ldrb	r2, [r7, #7]
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	492b      	ldr	r1, [pc, #172]	; (8000ef0 <button_reading+0xcc>)
 8000e42:	5c89      	ldrb	r1, [r1, r2]
 8000e44:	4a28      	ldr	r2, [pc, #160]	; (8000ee8 <button_reading+0xc4>)
 8000e46:	54d1      	strb	r1, [r2, r3]
		// Chosing Which button is pressed.
		switch(i){
 8000e48:	79fb      	ldrb	r3, [r7, #7]
 8000e4a:	2b02      	cmp	r3, #2
 8000e4c:	d01a      	beq.n	8000e84 <button_reading+0x60>
 8000e4e:	2b02      	cmp	r3, #2
 8000e50:	dc22      	bgt.n	8000e98 <button_reading+0x74>
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d002      	beq.n	8000e5c <button_reading+0x38>
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d00a      	beq.n	8000e70 <button_reading+0x4c>
			break;
		case 2://  read signal from button0
			debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin);
			break;
		default:
			break;
 8000e5a:	e01d      	b.n	8000e98 <button_reading+0x74>
			debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(Button0_GPIO_Port, Button0_Pin);
 8000e5c:	79fc      	ldrb	r4, [r7, #7]
 8000e5e:	2101      	movs	r1, #1
 8000e60:	4824      	ldr	r0, [pc, #144]	; (8000ef4 <button_reading+0xd0>)
 8000e62:	f001 ff4d 	bl	8002d00 <HAL_GPIO_ReadPin>
 8000e66:	4603      	mov	r3, r0
 8000e68:	461a      	mov	r2, r3
 8000e6a:	4b21      	ldr	r3, [pc, #132]	; (8000ef0 <button_reading+0xcc>)
 8000e6c:	551a      	strb	r2, [r3, r4]
			break;
 8000e6e:	e014      	b.n	8000e9a <button_reading+0x76>
			debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin);
 8000e70:	79fc      	ldrb	r4, [r7, #7]
 8000e72:	2102      	movs	r1, #2
 8000e74:	481f      	ldr	r0, [pc, #124]	; (8000ef4 <button_reading+0xd0>)
 8000e76:	f001 ff43 	bl	8002d00 <HAL_GPIO_ReadPin>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	4b1c      	ldr	r3, [pc, #112]	; (8000ef0 <button_reading+0xcc>)
 8000e80:	551a      	strb	r2, [r3, r4]
			break;
 8000e82:	e00a      	b.n	8000e9a <button_reading+0x76>
			debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin);
 8000e84:	79fc      	ldrb	r4, [r7, #7]
 8000e86:	2104      	movs	r1, #4
 8000e88:	481a      	ldr	r0, [pc, #104]	; (8000ef4 <button_reading+0xd0>)
 8000e8a:	f001 ff39 	bl	8002d00 <HAL_GPIO_ReadPin>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	461a      	mov	r2, r3
 8000e92:	4b17      	ldr	r3, [pc, #92]	; (8000ef0 <button_reading+0xcc>)
 8000e94:	551a      	strb	r2, [r3, r4]
			break;
 8000e96:	e000      	b.n	8000e9a <button_reading+0x76>
			break;
 8000e98:	bf00      	nop
		}
		if((debounceButtonBuffer3[i] == debounceButtonBuffer2[i]) && (debounceButtonBuffer2[i] == debounceButtonBuffer1[i])){
 8000e9a:	79fb      	ldrb	r3, [r7, #7]
 8000e9c:	4a13      	ldr	r2, [pc, #76]	; (8000eec <button_reading+0xc8>)
 8000e9e:	5cd2      	ldrb	r2, [r2, r3]
 8000ea0:	79fb      	ldrb	r3, [r7, #7]
 8000ea2:	4911      	ldr	r1, [pc, #68]	; (8000ee8 <button_reading+0xc4>)
 8000ea4:	5ccb      	ldrb	r3, [r1, r3]
 8000ea6:	429a      	cmp	r2, r3
 8000ea8:	d112      	bne.n	8000ed0 <button_reading+0xac>
 8000eaa:	79fb      	ldrb	r3, [r7, #7]
 8000eac:	4a0e      	ldr	r2, [pc, #56]	; (8000ee8 <button_reading+0xc4>)
 8000eae:	5cd2      	ldrb	r2, [r2, r3]
 8000eb0:	79fb      	ldrb	r3, [r7, #7]
 8000eb2:	490f      	ldr	r1, [pc, #60]	; (8000ef0 <button_reading+0xcc>)
 8000eb4:	5ccb      	ldrb	r3, [r1, r3]
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	d10a      	bne.n	8000ed0 <button_reading+0xac>
			buttonBuffer[i] = debounceButtonBuffer3[i];
 8000eba:	79fa      	ldrb	r2, [r7, #7]
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	490b      	ldr	r1, [pc, #44]	; (8000eec <button_reading+0xc8>)
 8000ec0:	5c89      	ldrb	r1, [r1, r2]
 8000ec2:	4a0d      	ldr	r2, [pc, #52]	; (8000ef8 <button_reading+0xd4>)
 8000ec4:	54d1      	strb	r1, [r2, r3]
			fsm_input_processing(buttonBuffer,i);
 8000ec6:	79fb      	ldrb	r3, [r7, #7]
 8000ec8:	4619      	mov	r1, r3
 8000eca:	480b      	ldr	r0, [pc, #44]	; (8000ef8 <button_reading+0xd4>)
 8000ecc:	f7ff fef0 	bl	8000cb0 <fsm_input_processing>
	for(uint8_t i = 0; i < N0_OF_BUTTONS; i++){
 8000ed0:	79fb      	ldrb	r3, [r7, #7]
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	71fb      	strb	r3, [r7, #7]
 8000ed6:	79fb      	ldrb	r3, [r7, #7]
 8000ed8:	2b02      	cmp	r3, #2
 8000eda:	d9a9      	bls.n	8000e30 <button_reading+0xc>
		}

	}
}
 8000edc:	bf00      	nop
 8000ede:	bf00      	nop
 8000ee0:	370c      	adds	r7, #12
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd90      	pop	{r4, r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	2000022c 	.word	0x2000022c
 8000eec:	20000230 	.word	0x20000230
 8000ef0:	20000228 	.word	0x20000228
 8000ef4:	40010c00 	.word	0x40010c00
 8000ef8:	20000224 	.word	0x20000224

08000efc <is_button_pressed>:
int is_button_pressed(uint8_t index){
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4603      	mov	r3, r0
 8000f04:	71fb      	strb	r3, [r7, #7]
	if(index >= N0_OF_BUTTONS) return 0;
 8000f06:	79fb      	ldrb	r3, [r7, #7]
 8000f08:	2b02      	cmp	r3, #2
 8000f0a:	d901      	bls.n	8000f10 <is_button_pressed+0x14>
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	e00d      	b.n	8000f2c <is_button_pressed+0x30>
	if(button_flag[index] == 1){
 8000f10:	79fb      	ldrb	r3, [r7, #7]
 8000f12:	4a09      	ldr	r2, [pc, #36]	; (8000f38 <is_button_pressed+0x3c>)
 8000f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f18:	2b01      	cmp	r3, #1
 8000f1a:	d106      	bne.n	8000f2a <is_button_pressed+0x2e>
		//set button flag value = 0
		button_flag[index] = 0;
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	4a06      	ldr	r2, [pc, #24]	; (8000f38 <is_button_pressed+0x3c>)
 8000f20:	2100      	movs	r1, #0
 8000f22:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000f26:	2301      	movs	r3, #1
 8000f28:	e000      	b.n	8000f2c <is_button_pressed+0x30>
	}
	return 0;
 8000f2a:	2300      	movs	r3, #0
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bc80      	pop	{r7}
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	20000244 	.word	0x20000244

08000f3c <HAL_UART_RxCpltCallback>:
	assert_param(IS_GPIO_PIN_ACTION(PinState));
	HAL_GPIO_WritePin(GPIOx, GPIO_PIN[pin], PinState);
}

uint8_t buffer[MAX_BUFFER_SIZE];
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
	if( huart -> Instance == USART2 ) {
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a13      	ldr	r2, [pc, #76]	; (8000f98 <HAL_UART_RxCpltCallback+0x5c>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d11f      	bne.n	8000f8e <HAL_UART_RxCpltCallback+0x52>
		buffer[index_buffer++] = temp;
 8000f4e:	4b13      	ldr	r3, [pc, #76]	; (8000f9c <HAL_UART_RxCpltCallback+0x60>)
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	1c5a      	adds	r2, r3, #1
 8000f54:	b2d1      	uxtb	r1, r2
 8000f56:	4a11      	ldr	r2, [pc, #68]	; (8000f9c <HAL_UART_RxCpltCallback+0x60>)
 8000f58:	7011      	strb	r1, [r2, #0]
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	4b10      	ldr	r3, [pc, #64]	; (8000fa0 <HAL_UART_RxCpltCallback+0x64>)
 8000f5e:	7819      	ldrb	r1, [r3, #0]
 8000f60:	4b10      	ldr	r3, [pc, #64]	; (8000fa4 <HAL_UART_RxCpltCallback+0x68>)
 8000f62:	5499      	strb	r1, [r3, r2]
		if(index_buffer == 30) index_buffer = 0;
 8000f64:	4b0d      	ldr	r3, [pc, #52]	; (8000f9c <HAL_UART_RxCpltCallback+0x60>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	2b1e      	cmp	r3, #30
 8000f6a:	d102      	bne.n	8000f72 <HAL_UART_RxCpltCallback+0x36>
 8000f6c:	4b0b      	ldr	r3, [pc, #44]	; (8000f9c <HAL_UART_RxCpltCallback+0x60>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	701a      	strb	r2, [r3, #0]
		buffer_flag = 1;
 8000f72:	4b0d      	ldr	r3, [pc, #52]	; (8000fa8 <HAL_UART_RxCpltCallback+0x6c>)
 8000f74:	2201      	movs	r2, #1
 8000f76:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit (&huart2, &temp, 1, 50) ;
 8000f78:	2332      	movs	r3, #50	; 0x32
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	4908      	ldr	r1, [pc, #32]	; (8000fa0 <HAL_UART_RxCpltCallback+0x64>)
 8000f7e:	480b      	ldr	r0, [pc, #44]	; (8000fac <HAL_UART_RxCpltCallback+0x70>)
 8000f80:	f005 fe65 	bl	8006c4e <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart2, & temp, 1);
 8000f84:	2201      	movs	r2, #1
 8000f86:	4906      	ldr	r1, [pc, #24]	; (8000fa0 <HAL_UART_RxCpltCallback+0x64>)
 8000f88:	4808      	ldr	r0, [pc, #32]	; (8000fac <HAL_UART_RxCpltCallback+0x70>)
 8000f8a:	f005 fee3 	bl	8006d54 <HAL_UART_Receive_IT>
	}
}
 8000f8e:	bf00      	nop
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40004400 	.word	0x40004400
 8000f9c:	20000251 	.word	0x20000251
 8000fa0:	20000250 	.word	0x20000250
 8000fa4:	20000518 	.word	0x20000518
 8000fa8:	20000252 	.word	0x20000252
 8000fac:	200004d0 	.word	0x200004d0

08000fb0 <HAL_TIM_PWM_PulseFinishedCallback>:
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
//	 if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
//			datasentflag=1;
//	 }
	HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8000fb8:	2100      	movs	r1, #0
 8000fba:	4805      	ldr	r0, [pc, #20]	; (8000fd0 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8000fbc:	f004 fe3c 	bl	8005c38 <HAL_TIM_PWM_Stop_DMA>
	datasentflag=1;
 8000fc0:	4b04      	ldr	r3, [pc, #16]	; (8000fd4 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	701a      	strb	r2, [r3, #0]
}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	200003fc 	.word	0x200003fc
 8000fd4:	20000018 	.word	0x20000018

08000fd8 <PWM_DMA_Init>:

// Function to initialize PWM and DMA
void PWM_DMA_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b09c      	sub	sp, #112	; 0x70
 8000fdc:	af00      	add	r7, sp, #0
  // Enable the DMA clock
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fde:	4b38      	ldr	r3, [pc, #224]	; (80010c0 <PWM_DMA_Init+0xe8>)
 8000fe0:	695b      	ldr	r3, [r3, #20]
 8000fe2:	4a37      	ldr	r2, [pc, #220]	; (80010c0 <PWM_DMA_Init+0xe8>)
 8000fe4:	f043 0301 	orr.w	r3, r3, #1
 8000fe8:	6153      	str	r3, [r2, #20]
 8000fea:	4b35      	ldr	r3, [pc, #212]	; (80010c0 <PWM_DMA_Init+0xe8>)
 8000fec:	695b      	ldr	r3, [r3, #20]
 8000fee:	f003 0301 	and.w	r3, r3, #1
 8000ff2:	60bb      	str	r3, [r7, #8]
 8000ff4:	68bb      	ldr	r3, [r7, #8]

  // Enable the PWM timer clock
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000ff6:	4b32      	ldr	r3, [pc, #200]	; (80010c0 <PWM_DMA_Init+0xe8>)
 8000ff8:	699b      	ldr	r3, [r3, #24]
 8000ffa:	4a31      	ldr	r2, [pc, #196]	; (80010c0 <PWM_DMA_Init+0xe8>)
 8000ffc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001000:	6193      	str	r3, [r2, #24]
 8001002:	4b2f      	ldr	r3, [pc, #188]	; (80010c0 <PWM_DMA_Init+0xe8>)
 8001004:	699b      	ldr	r3, [r3, #24]
 8001006:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800100a:	607b      	str	r3, [r7, #4]
 800100c:	687b      	ldr	r3, [r7, #4]

  // Configure the DMA stream and channel
  hdma_tim1_ch1.Instance = PWM_DMA_STREAM;
 800100e:	4b2d      	ldr	r3, [pc, #180]	; (80010c4 <PWM_DMA_Init+0xec>)
 8001010:	4a2d      	ldr	r2, [pc, #180]	; (80010c8 <PWM_DMA_Init+0xf0>)
 8001012:	601a      	str	r2, [r3, #0]
  hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH; // Transfer data from memory to peripheral
 8001014:	4b2b      	ldr	r3, [pc, #172]	; (80010c4 <PWM_DMA_Init+0xec>)
 8001016:	2210      	movs	r2, #16
 8001018:	605a      	str	r2, [r3, #4]
  hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE; // Peripheral increment mode disabled
 800101a:	4b2a      	ldr	r3, [pc, #168]	; (80010c4 <PWM_DMA_Init+0xec>)
 800101c:	2200      	movs	r2, #0
 800101e:	609a      	str	r2, [r3, #8]
  hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE; // Memory increment mode enabled
 8001020:	4b28      	ldr	r3, [pc, #160]	; (80010c4 <PWM_DMA_Init+0xec>)
 8001022:	2280      	movs	r2, #128	; 0x80
 8001024:	60da      	str	r2, [r3, #12]
  hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD; // Peripheral data size is half-word (16 bits)
 8001026:	4b27      	ldr	r3, [pc, #156]	; (80010c4 <PWM_DMA_Init+0xec>)
 8001028:	f44f 7280 	mov.w	r2, #256	; 0x100
 800102c:	611a      	str	r2, [r3, #16]
  hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD; // Memory data size is half-word (16 bits)
 800102e:	4b25      	ldr	r3, [pc, #148]	; (80010c4 <PWM_DMA_Init+0xec>)
 8001030:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001034:	615a      	str	r2, [r3, #20]
  hdma_tim1_ch1.Init.Mode = DMA_NORMAL; // DMA mode set to normal
 8001036:	4b23      	ldr	r3, [pc, #140]	; (80010c4 <PWM_DMA_Init+0xec>)
 8001038:	2200      	movs	r2, #0
 800103a:	619a      	str	r2, [r3, #24]
  hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_HIGH; // DMA priority set to high
 800103c:	4b21      	ldr	r3, [pc, #132]	; (80010c4 <PWM_DMA_Init+0xec>)
 800103e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001042:	61da      	str	r2, [r3, #28]
  HAL_DMA_Init(&hdma_tim1_ch1);
 8001044:	481f      	ldr	r0, [pc, #124]	; (80010c4 <PWM_DMA_Init+0xec>)
 8001046:	f001 fa29 	bl	800249c <HAL_DMA_Init>

  // Associate the DMA handle with the PWM timer
  __HAL_LINKDMA(&htim1, hdma[TIM_DMA_ID_CC2], hdma_tim1_ch1);
 800104a:	4b20      	ldr	r3, [pc, #128]	; (80010cc <PWM_DMA_Init+0xf4>)
 800104c:	4a1d      	ldr	r2, [pc, #116]	; (80010c4 <PWM_DMA_Init+0xec>)
 800104e:	629a      	str	r2, [r3, #40]	; 0x28
 8001050:	4b1c      	ldr	r3, [pc, #112]	; (80010c4 <PWM_DMA_Init+0xec>)
 8001052:	4a1e      	ldr	r2, [pc, #120]	; (80010cc <PWM_DMA_Init+0xf4>)
 8001054:	625a      	str	r2, [r3, #36]	; 0x24

  // Configure the PWM timer and channel
  TIM_HandleTypeDef htim1;
  htim1.Instance = PWM_TIMER;
 8001056:	4b1e      	ldr	r3, [pc, #120]	; (80010d0 <PWM_DMA_Init+0xf8>)
 8001058:	62bb      	str	r3, [r7, #40]	; 0x28
  htim1.Init.Prescaler = 0;
 800105a:	2300      	movs	r3, #0
 800105c:	62fb      	str	r3, [r7, #44]	; 0x2c
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800105e:	2300      	movs	r3, #0
 8001060:	633b      	str	r3, [r7, #48]	; 0x30
  htim1.Init.Period = 1000; // Set the PWM period (example value)
 8001062:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001066:	637b      	str	r3, [r7, #52]	; 0x34
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001068:	2300      	movs	r3, #0
 800106a:	63bb      	str	r3, [r7, #56]	; 0x38
  htim1.Init.RepetitionCounter = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_TIM_PWM_Init(&htim1);
 8001070:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001074:	4618      	mov	r0, r3
 8001076:	f004 fa53 	bl	8005520 <HAL_TIM_PWM_Init>

  TIM_OC_InitTypeDef sConfigOC;
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800107a:	2360      	movs	r3, #96	; 0x60
 800107c:	60fb      	str	r3, [r7, #12]
  sConfigOC.Pulse = 0; // Set the initial pulse width (example value)
 800107e:	2300      	movs	r3, #0
 8001080:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001082:	2300      	movs	r3, #0
 8001084:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001086:	2300      	movs	r3, #0
 8001088:	61fb      	str	r3, [r7, #28]
  HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, PWM_CHANNEL);
 800108a:	f107 010c 	add.w	r1, r7, #12
 800108e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001092:	2204      	movs	r2, #4
 8001094:	4618      	mov	r0, r3
 8001096:	f004 ff9d 	bl	8005fd4 <HAL_TIM_PWM_ConfigChannel>

  // Start the PWM output
  HAL_TIM_PWM_Start(&htim1, PWM_CHANNEL);
 800109a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800109e:	2104      	movs	r1, #4
 80010a0:	4618      	mov	r0, r3
 80010a2:	f004 fa95 	bl	80055d0 <HAL_TIM_PWM_Start>

  // Start the DMA transfer
  HAL_TIM_PWM_Start_DMA(&htim1, PWM_CHANNEL, (uint32_t *)pwmData, sizeof(pwmData));
 80010a6:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80010aa:	f44f 7392 	mov.w	r3, #292	; 0x124
 80010ae:	4a09      	ldr	r2, [pc, #36]	; (80010d4 <PWM_DMA_Init+0xfc>)
 80010b0:	2104      	movs	r1, #4
 80010b2:	f004 fc1f 	bl	80058f4 <HAL_TIM_PWM_Start_DMA>
}
 80010b6:	bf00      	nop
 80010b8:	3770      	adds	r7, #112	; 0x70
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40021000 	.word	0x40021000
 80010c4:	2000048c 	.word	0x2000048c
 80010c8:	4002001c 	.word	0x4002001c
 80010cc:	200003fc 	.word	0x200003fc
 80010d0:	40012c00 	.word	0x40012c00
 80010d4:	20000254 	.word	0x20000254

080010d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010de:	f000 fe37 	bl	8001d50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010e2:	f000 f84b 	bl	800117c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010e6:	f000 fa45 	bl	8001574 <MX_GPIO_Init>
  MX_DMA_Init();
 80010ea:	f000 fa25 	bl	8001538 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80010ee:	f000 f9f9 	bl	80014e4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80010f2:	f000 f9ab 	bl	800144c <MX_TIM2_Init>
  MX_ADC1_Init();
 80010f6:	f000 f89d 	bl	8001234 <MX_ADC1_Init>
  MX_I2C1_Init();
 80010fa:	f000 f8d9 	bl	80012b0 <MX_I2C1_Init>
  MX_TIM1_Init();
 80010fe:	f000 f905 	bl	800130c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001102:	4819      	ldr	r0, [pc, #100]	; (8001168 <main+0x90>)
 8001104:	f004 f9ba 	bl	800547c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 8001108:	4818      	ldr	r0, [pc, #96]	; (800116c <main+0x94>)
 800110a:	f004 f9b7 	bl	800547c <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart2, &temp, 1);
 800110e:	2201      	movs	r2, #1
 8001110:	4917      	ldr	r1, [pc, #92]	; (8001170 <main+0x98>)
 8001112:	4818      	ldr	r0, [pc, #96]	; (8001174 <main+0x9c>)
 8001114:	f005 fe1e 	bl	8006d54 <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 8001118:	2100      	movs	r1, #0
 800111a:	4814      	ldr	r0, [pc, #80]	; (800116c <main+0x94>)
 800111c:	f004 fafa 	bl	8005714 <HAL_TIM_PWM_Start_IT>
  // Initialize the PWM and DMA
  PWM_DMA_Init();
 8001120:	f7ff ff5a 	bl	8000fd8 <PWM_DMA_Init>

//
    Set_LED(0, 255,0, 0);
 8001124:	2300      	movs	r3, #0
 8001126:	2200      	movs	r2, #0
 8001128:	21ff      	movs	r1, #255	; 0xff
 800112a:	2000      	movs	r0, #0
 800112c:	f7ff fcac 	bl	8000a88 <Set_LED>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(is_button_pressed(0) == 1){
 8001130:	2000      	movs	r0, #0
 8001132:	f7ff fee3 	bl	8000efc <is_button_pressed>
 8001136:	4603      	mov	r3, r0
 8001138:	2b01      	cmp	r3, #1
 800113a:	d103      	bne.n	8001144 <main+0x6c>
		  HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 800113c:	2180      	movs	r1, #128	; 0x80
 800113e:	480e      	ldr	r0, [pc, #56]	; (8001178 <main+0xa0>)
 8001140:	f001 fe0d 	bl	8002d5e <HAL_GPIO_TogglePin>
	  }
//	  HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
//	  HAL_Delay(1000);
//	         HAL_Delay(1000);
	  for (int i=0; i<10; i++)
 8001144:	2300      	movs	r3, #0
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	e00a      	b.n	8001160 <main+0x88>
	  	  {
	  		  Set_Brightness(i);
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f7ff fcc8 	bl	8000ae0 <Set_Brightness>
	  		  WS2812_Send();
 8001150:	f7ff fcd0 	bl	8000af4 <WS2812_Send>
	  		  HAL_Delay(10);
 8001154:	200a      	movs	r0, #10
 8001156:	f000 fe5d 	bl	8001e14 <HAL_Delay>
	  for (int i=0; i<10; i++)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	3301      	adds	r3, #1
 800115e:	607b      	str	r3, [r7, #4]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2b09      	cmp	r3, #9
 8001164:	ddf1      	ble.n	800114a <main+0x72>
	  if(is_button_pressed(0) == 1){
 8001166:	e7e3      	b.n	8001130 <main+0x58>
 8001168:	20000444 	.word	0x20000444
 800116c:	200003fc 	.word	0x200003fc
 8001170:	20000250 	.word	0x20000250
 8001174:	200004d0 	.word	0x200004d0
 8001178:	40010800 	.word	0x40010800

0800117c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b094      	sub	sp, #80	; 0x50
 8001180:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001182:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001186:	2228      	movs	r2, #40	; 0x28
 8001188:	2100      	movs	r1, #0
 800118a:	4618      	mov	r0, r3
 800118c:	f006 fbb2 	bl	80078f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001190:	f107 0314 	add.w	r3, r7, #20
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]
 800119e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011a0:	1d3b      	adds	r3, r7, #4
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	609a      	str	r2, [r3, #8]
 80011aa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011ac:	2301      	movs	r3, #1
 80011ae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80011b6:	2300      	movs	r3, #0
 80011b8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011ba:	2301      	movs	r3, #1
 80011bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011be:	2302      	movs	r3, #2
 80011c0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011c6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80011c8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80011cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011d2:	4618      	mov	r0, r3
 80011d4:	f003 fc3c 	bl	8004a50 <HAL_RCC_OscConfig>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80011de:	f000 fa64 	bl	80016aa <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011e2:	230f      	movs	r3, #15
 80011e4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011e6:	2302      	movs	r3, #2
 80011e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011f2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011f4:	2300      	movs	r3, #0
 80011f6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011f8:	f107 0314 	add.w	r3, r7, #20
 80011fc:	2102      	movs	r1, #2
 80011fe:	4618      	mov	r0, r3
 8001200:	f003 fea8 	bl	8004f54 <HAL_RCC_ClockConfig>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800120a:	f000 fa4e 	bl	80016aa <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800120e:	2302      	movs	r3, #2
 8001210:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001212:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001216:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001218:	1d3b      	adds	r3, r7, #4
 800121a:	4618      	mov	r0, r3
 800121c:	f004 f828 	bl	8005270 <HAL_RCCEx_PeriphCLKConfig>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001226:	f000 fa40 	bl	80016aa <Error_Handler>
  }
}
 800122a:	bf00      	nop
 800122c:	3750      	adds	r7, #80	; 0x50
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
	...

08001234 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800123a:	1d3b      	adds	r3, r7, #4
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001244:	4b18      	ldr	r3, [pc, #96]	; (80012a8 <MX_ADC1_Init+0x74>)
 8001246:	4a19      	ldr	r2, [pc, #100]	; (80012ac <MX_ADC1_Init+0x78>)
 8001248:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800124a:	4b17      	ldr	r3, [pc, #92]	; (80012a8 <MX_ADC1_Init+0x74>)
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001250:	4b15      	ldr	r3, [pc, #84]	; (80012a8 <MX_ADC1_Init+0x74>)
 8001252:	2201      	movs	r2, #1
 8001254:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001256:	4b14      	ldr	r3, [pc, #80]	; (80012a8 <MX_ADC1_Init+0x74>)
 8001258:	2200      	movs	r2, #0
 800125a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800125c:	4b12      	ldr	r3, [pc, #72]	; (80012a8 <MX_ADC1_Init+0x74>)
 800125e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001262:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001264:	4b10      	ldr	r3, [pc, #64]	; (80012a8 <MX_ADC1_Init+0x74>)
 8001266:	2200      	movs	r2, #0
 8001268:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800126a:	4b0f      	ldr	r3, [pc, #60]	; (80012a8 <MX_ADC1_Init+0x74>)
 800126c:	2201      	movs	r2, #1
 800126e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001270:	480d      	ldr	r0, [pc, #52]	; (80012a8 <MX_ADC1_Init+0x74>)
 8001272:	f000 fdf3 	bl	8001e5c <HAL_ADC_Init>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800127c:	f000 fa15 	bl	80016aa <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001280:	2300      	movs	r3, #0
 8001282:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001284:	2301      	movs	r3, #1
 8001286:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001288:	2300      	movs	r3, #0
 800128a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800128c:	1d3b      	adds	r3, r7, #4
 800128e:	4619      	mov	r1, r3
 8001290:	4805      	ldr	r0, [pc, #20]	; (80012a8 <MX_ADC1_Init+0x74>)
 8001292:	f000 febb 	bl	800200c <HAL_ADC_ConfigChannel>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800129c:	f000 fa05 	bl	80016aa <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012a0:	bf00      	nop
 80012a2:	3710      	adds	r7, #16
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	20000378 	.word	0x20000378
 80012ac:	40012400 	.word	0x40012400

080012b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012b4:	4b12      	ldr	r3, [pc, #72]	; (8001300 <MX_I2C1_Init+0x50>)
 80012b6:	4a13      	ldr	r2, [pc, #76]	; (8001304 <MX_I2C1_Init+0x54>)
 80012b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012ba:	4b11      	ldr	r3, [pc, #68]	; (8001300 <MX_I2C1_Init+0x50>)
 80012bc:	4a12      	ldr	r2, [pc, #72]	; (8001308 <MX_I2C1_Init+0x58>)
 80012be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012c0:	4b0f      	ldr	r3, [pc, #60]	; (8001300 <MX_I2C1_Init+0x50>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012c6:	4b0e      	ldr	r3, [pc, #56]	; (8001300 <MX_I2C1_Init+0x50>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012cc:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <MX_I2C1_Init+0x50>)
 80012ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012d4:	4b0a      	ldr	r3, [pc, #40]	; (8001300 <MX_I2C1_Init+0x50>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012da:	4b09      	ldr	r3, [pc, #36]	; (8001300 <MX_I2C1_Init+0x50>)
 80012dc:	2200      	movs	r2, #0
 80012de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012e0:	4b07      	ldr	r3, [pc, #28]	; (8001300 <MX_I2C1_Init+0x50>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012e6:	4b06      	ldr	r3, [pc, #24]	; (8001300 <MX_I2C1_Init+0x50>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012ec:	4804      	ldr	r0, [pc, #16]	; (8001300 <MX_I2C1_Init+0x50>)
 80012ee:	f001 fd71 	bl	8002dd4 <HAL_I2C_Init>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012f8:	f000 f9d7 	bl	80016aa <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	200003a8 	.word	0x200003a8
 8001304:	40005400 	.word	0x40005400
 8001308:	000186a0 	.word	0x000186a0

0800130c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b096      	sub	sp, #88	; 0x58
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001312:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	605a      	str	r2, [r3, #4]
 800131c:	609a      	str	r2, [r3, #8]
 800131e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001320:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800132a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800132e:	2200      	movs	r2, #0
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	605a      	str	r2, [r3, #4]
 8001334:	609a      	str	r2, [r3, #8]
 8001336:	60da      	str	r2, [r3, #12]
 8001338:	611a      	str	r2, [r3, #16]
 800133a:	615a      	str	r2, [r3, #20]
 800133c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800133e:	1d3b      	adds	r3, r7, #4
 8001340:	2220      	movs	r2, #32
 8001342:	2100      	movs	r1, #0
 8001344:	4618      	mov	r0, r3
 8001346:	f006 fad5 	bl	80078f4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800134a:	4b3e      	ldr	r3, [pc, #248]	; (8001444 <MX_TIM1_Init+0x138>)
 800134c:	4a3e      	ldr	r2, [pc, #248]	; (8001448 <MX_TIM1_Init+0x13c>)
 800134e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001350:	4b3c      	ldr	r3, [pc, #240]	; (8001444 <MX_TIM1_Init+0x138>)
 8001352:	2200      	movs	r2, #0
 8001354:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001356:	4b3b      	ldr	r3, [pc, #236]	; (8001444 <MX_TIM1_Init+0x138>)
 8001358:	2200      	movs	r2, #0
 800135a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 90-1;
 800135c:	4b39      	ldr	r3, [pc, #228]	; (8001444 <MX_TIM1_Init+0x138>)
 800135e:	2259      	movs	r2, #89	; 0x59
 8001360:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001362:	4b38      	ldr	r3, [pc, #224]	; (8001444 <MX_TIM1_Init+0x138>)
 8001364:	2200      	movs	r2, #0
 8001366:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001368:	4b36      	ldr	r3, [pc, #216]	; (8001444 <MX_TIM1_Init+0x138>)
 800136a:	2200      	movs	r2, #0
 800136c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800136e:	4b35      	ldr	r3, [pc, #212]	; (8001444 <MX_TIM1_Init+0x138>)
 8001370:	2200      	movs	r2, #0
 8001372:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001374:	4833      	ldr	r0, [pc, #204]	; (8001444 <MX_TIM1_Init+0x138>)
 8001376:	f004 f831 	bl	80053dc <HAL_TIM_Base_Init>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001380:	f000 f993 	bl	80016aa <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001384:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001388:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800138a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800138e:	4619      	mov	r1, r3
 8001390:	482c      	ldr	r0, [pc, #176]	; (8001444 <MX_TIM1_Init+0x138>)
 8001392:	f004 fee1 	bl	8006158 <HAL_TIM_ConfigClockSource>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 800139c:	f000 f985 	bl	80016aa <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80013a0:	4828      	ldr	r0, [pc, #160]	; (8001444 <MX_TIM1_Init+0x138>)
 80013a2:	f004 f8bd 	bl	8005520 <HAL_TIM_PWM_Init>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80013ac:	f000 f97d 	bl	80016aa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013b0:	2300      	movs	r3, #0
 80013b2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013b4:	2300      	movs	r3, #0
 80013b6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013b8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80013bc:	4619      	mov	r1, r3
 80013be:	4821      	ldr	r0, [pc, #132]	; (8001444 <MX_TIM1_Init+0x138>)
 80013c0:	f005 fb34 	bl	8006a2c <HAL_TIMEx_MasterConfigSynchronization>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80013ca:	f000 f96e 	bl	80016aa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013ce:	2360      	movs	r3, #96	; 0x60
 80013d0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80013d2:	2300      	movs	r3, #0
 80013d4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013d6:	2300      	movs	r3, #0
 80013d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013da:	2300      	movs	r3, #0
 80013dc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013de:	2300      	movs	r3, #0
 80013e0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013e2:	2300      	movs	r3, #0
 80013e4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013e6:	2300      	movs	r3, #0
 80013e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013ee:	2200      	movs	r2, #0
 80013f0:	4619      	mov	r1, r3
 80013f2:	4814      	ldr	r0, [pc, #80]	; (8001444 <MX_TIM1_Init+0x138>)
 80013f4:	f004 fdee 	bl	8005fd4 <HAL_TIM_PWM_ConfigChannel>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80013fe:	f000 f954 	bl	80016aa <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001402:	2300      	movs	r3, #0
 8001404:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001406:	2300      	movs	r3, #0
 8001408:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800140a:	2300      	movs	r3, #0
 800140c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001412:	2300      	movs	r3, #0
 8001414:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001416:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800141a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800141c:	2300      	movs	r3, #0
 800141e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001420:	1d3b      	adds	r3, r7, #4
 8001422:	4619      	mov	r1, r3
 8001424:	4807      	ldr	r0, [pc, #28]	; (8001444 <MX_TIM1_Init+0x138>)
 8001426:	f005 fb5f 	bl	8006ae8 <HAL_TIMEx_ConfigBreakDeadTime>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001430:	f000 f93b 	bl	80016aa <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001434:	4803      	ldr	r0, [pc, #12]	; (8001444 <MX_TIM1_Init+0x138>)
 8001436:	f000 fa81 	bl	800193c <HAL_TIM_MspPostInit>

}
 800143a:	bf00      	nop
 800143c:	3758      	adds	r7, #88	; 0x58
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	200003fc 	.word	0x200003fc
 8001448:	40012c00 	.word	0x40012c00

0800144c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001452:	f107 0308 	add.w	r3, r7, #8
 8001456:	2200      	movs	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
 800145a:	605a      	str	r2, [r3, #4]
 800145c:	609a      	str	r2, [r3, #8]
 800145e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001460:	463b      	mov	r3, r7
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001468:	4b1d      	ldr	r3, [pc, #116]	; (80014e0 <MX_TIM2_Init+0x94>)
 800146a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800146e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001470:	4b1b      	ldr	r3, [pc, #108]	; (80014e0 <MX_TIM2_Init+0x94>)
 8001472:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001476:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001478:	4b19      	ldr	r3, [pc, #100]	; (80014e0 <MX_TIM2_Init+0x94>)
 800147a:	2200      	movs	r2, #0
 800147c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800147e:	4b18      	ldr	r3, [pc, #96]	; (80014e0 <MX_TIM2_Init+0x94>)
 8001480:	2209      	movs	r2, #9
 8001482:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001484:	4b16      	ldr	r3, [pc, #88]	; (80014e0 <MX_TIM2_Init+0x94>)
 8001486:	2200      	movs	r2, #0
 8001488:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800148a:	4b15      	ldr	r3, [pc, #84]	; (80014e0 <MX_TIM2_Init+0x94>)
 800148c:	2200      	movs	r2, #0
 800148e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001490:	4813      	ldr	r0, [pc, #76]	; (80014e0 <MX_TIM2_Init+0x94>)
 8001492:	f003 ffa3 	bl	80053dc <HAL_TIM_Base_Init>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800149c:	f000 f905 	bl	80016aa <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014a6:	f107 0308 	add.w	r3, r7, #8
 80014aa:	4619      	mov	r1, r3
 80014ac:	480c      	ldr	r0, [pc, #48]	; (80014e0 <MX_TIM2_Init+0x94>)
 80014ae:	f004 fe53 	bl	8006158 <HAL_TIM_ConfigClockSource>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80014b8:	f000 f8f7 	bl	80016aa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014bc:	2300      	movs	r3, #0
 80014be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014c0:	2300      	movs	r3, #0
 80014c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014c4:	463b      	mov	r3, r7
 80014c6:	4619      	mov	r1, r3
 80014c8:	4805      	ldr	r0, [pc, #20]	; (80014e0 <MX_TIM2_Init+0x94>)
 80014ca:	f005 faaf 	bl	8006a2c <HAL_TIMEx_MasterConfigSynchronization>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80014d4:	f000 f8e9 	bl	80016aa <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014d8:	bf00      	nop
 80014da:	3718      	adds	r7, #24
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	20000444 	.word	0x20000444

080014e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014e8:	4b11      	ldr	r3, [pc, #68]	; (8001530 <MX_USART2_UART_Init+0x4c>)
 80014ea:	4a12      	ldr	r2, [pc, #72]	; (8001534 <MX_USART2_UART_Init+0x50>)
 80014ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80014ee:	4b10      	ldr	r3, [pc, #64]	; (8001530 <MX_USART2_UART_Init+0x4c>)
 80014f0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80014f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014f6:	4b0e      	ldr	r3, [pc, #56]	; (8001530 <MX_USART2_UART_Init+0x4c>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014fc:	4b0c      	ldr	r3, [pc, #48]	; (8001530 <MX_USART2_UART_Init+0x4c>)
 80014fe:	2200      	movs	r2, #0
 8001500:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001502:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <MX_USART2_UART_Init+0x4c>)
 8001504:	2200      	movs	r2, #0
 8001506:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001508:	4b09      	ldr	r3, [pc, #36]	; (8001530 <MX_USART2_UART_Init+0x4c>)
 800150a:	220c      	movs	r2, #12
 800150c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800150e:	4b08      	ldr	r3, [pc, #32]	; (8001530 <MX_USART2_UART_Init+0x4c>)
 8001510:	2200      	movs	r2, #0
 8001512:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001514:	4b06      	ldr	r3, [pc, #24]	; (8001530 <MX_USART2_UART_Init+0x4c>)
 8001516:	2200      	movs	r2, #0
 8001518:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800151a:	4805      	ldr	r0, [pc, #20]	; (8001530 <MX_USART2_UART_Init+0x4c>)
 800151c:	f005 fb47 	bl	8006bae <HAL_UART_Init>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001526:	f000 f8c0 	bl	80016aa <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	200004d0 	.word	0x200004d0
 8001534:	40004400 	.word	0x40004400

08001538 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800153e:	4b0c      	ldr	r3, [pc, #48]	; (8001570 <MX_DMA_Init+0x38>)
 8001540:	695b      	ldr	r3, [r3, #20]
 8001542:	4a0b      	ldr	r2, [pc, #44]	; (8001570 <MX_DMA_Init+0x38>)
 8001544:	f043 0301 	orr.w	r3, r3, #1
 8001548:	6153      	str	r3, [r2, #20]
 800154a:	4b09      	ldr	r3, [pc, #36]	; (8001570 <MX_DMA_Init+0x38>)
 800154c:	695b      	ldr	r3, [r3, #20]
 800154e:	f003 0301 	and.w	r3, r3, #1
 8001552:	607b      	str	r3, [r7, #4]
 8001554:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001556:	2200      	movs	r2, #0
 8001558:	2100      	movs	r1, #0
 800155a:	200c      	movs	r0, #12
 800155c:	f000 ff67 	bl	800242e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001560:	200c      	movs	r0, #12
 8001562:	f000 ff80 	bl	8002466 <HAL_NVIC_EnableIRQ>

}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40021000 	.word	0x40021000

08001574 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b088      	sub	sp, #32
 8001578:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800157a:	f107 0310 	add.w	r3, r7, #16
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	605a      	str	r2, [r3, #4]
 8001584:	609a      	str	r2, [r3, #8]
 8001586:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001588:	4b39      	ldr	r3, [pc, #228]	; (8001670 <MX_GPIO_Init+0xfc>)
 800158a:	699b      	ldr	r3, [r3, #24]
 800158c:	4a38      	ldr	r2, [pc, #224]	; (8001670 <MX_GPIO_Init+0xfc>)
 800158e:	f043 0310 	orr.w	r3, r3, #16
 8001592:	6193      	str	r3, [r2, #24]
 8001594:	4b36      	ldr	r3, [pc, #216]	; (8001670 <MX_GPIO_Init+0xfc>)
 8001596:	699b      	ldr	r3, [r3, #24]
 8001598:	f003 0310 	and.w	r3, r3, #16
 800159c:	60fb      	str	r3, [r7, #12]
 800159e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015a0:	4b33      	ldr	r3, [pc, #204]	; (8001670 <MX_GPIO_Init+0xfc>)
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	4a32      	ldr	r2, [pc, #200]	; (8001670 <MX_GPIO_Init+0xfc>)
 80015a6:	f043 0320 	orr.w	r3, r3, #32
 80015aa:	6193      	str	r3, [r2, #24]
 80015ac:	4b30      	ldr	r3, [pc, #192]	; (8001670 <MX_GPIO_Init+0xfc>)
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	f003 0320 	and.w	r3, r3, #32
 80015b4:	60bb      	str	r3, [r7, #8]
 80015b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b8:	4b2d      	ldr	r3, [pc, #180]	; (8001670 <MX_GPIO_Init+0xfc>)
 80015ba:	699b      	ldr	r3, [r3, #24]
 80015bc:	4a2c      	ldr	r2, [pc, #176]	; (8001670 <MX_GPIO_Init+0xfc>)
 80015be:	f043 0304 	orr.w	r3, r3, #4
 80015c2:	6193      	str	r3, [r2, #24]
 80015c4:	4b2a      	ldr	r3, [pc, #168]	; (8001670 <MX_GPIO_Init+0xfc>)
 80015c6:	699b      	ldr	r3, [r3, #24]
 80015c8:	f003 0304 	and.w	r3, r3, #4
 80015cc:	607b      	str	r3, [r7, #4]
 80015ce:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d0:	4b27      	ldr	r3, [pc, #156]	; (8001670 <MX_GPIO_Init+0xfc>)
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	4a26      	ldr	r2, [pc, #152]	; (8001670 <MX_GPIO_Init+0xfc>)
 80015d6:	f043 0308 	orr.w	r3, r3, #8
 80015da:	6193      	str	r3, [r2, #24]
 80015dc:	4b24      	ldr	r3, [pc, #144]	; (8001670 <MX_GPIO_Init+0xfc>)
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	f003 0308 	and.w	r3, r3, #8
 80015e4:	603b      	str	r3, [r7, #0]
 80015e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 80015e8:	2200      	movs	r2, #0
 80015ea:	21e0      	movs	r1, #224	; 0xe0
 80015ec:	4821      	ldr	r0, [pc, #132]	; (8001674 <MX_GPIO_Init+0x100>)
 80015ee:	f001 fb9e 	bl	8002d2e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015f8:	4b1f      	ldr	r3, [pc, #124]	; (8001678 <MX_GPIO_Init+0x104>)
 80015fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001600:	f107 0310 	add.w	r3, r7, #16
 8001604:	4619      	mov	r1, r3
 8001606:	481d      	ldr	r0, [pc, #116]	; (800167c <MX_GPIO_Init+0x108>)
 8001608:	f001 f9f6 	bl	80029f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_YELLOW_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin;
 800160c:	23e0      	movs	r3, #224	; 0xe0
 800160e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001610:	2301      	movs	r3, #1
 8001612:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001614:	2300      	movs	r3, #0
 8001616:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001618:	2302      	movs	r3, #2
 800161a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800161c:	f107 0310 	add.w	r3, r7, #16
 8001620:	4619      	mov	r1, r3
 8001622:	4814      	ldr	r0, [pc, #80]	; (8001674 <MX_GPIO_Init+0x100>)
 8001624:	f001 f9e8 	bl	80029f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button0_Pin Button1_Pin Button2_Pin */
  GPIO_InitStruct.Pin = Button0_Pin|Button1_Pin|Button2_Pin;
 8001628:	2307      	movs	r3, #7
 800162a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800162c:	2300      	movs	r3, #0
 800162e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001630:	2301      	movs	r3, #1
 8001632:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001634:	f107 0310 	add.w	r3, r7, #16
 8001638:	4619      	mov	r1, r3
 800163a:	4811      	ldr	r0, [pc, #68]	; (8001680 <MX_GPIO_Init+0x10c>)
 800163c:	f001 f9dc 	bl	80029f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001640:	2340      	movs	r3, #64	; 0x40
 8001642:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001644:	2302      	movs	r3, #2
 8001646:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001648:	2302      	movs	r3, #2
 800164a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800164c:	f107 0310 	add.w	r3, r7, #16
 8001650:	4619      	mov	r1, r3
 8001652:	480b      	ldr	r0, [pc, #44]	; (8001680 <MX_GPIO_Init+0x10c>)
 8001654:	f001 f9d0 	bl	80029f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001658:	2200      	movs	r2, #0
 800165a:	2100      	movs	r1, #0
 800165c:	2028      	movs	r0, #40	; 0x28
 800165e:	f000 fee6 	bl	800242e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001662:	2028      	movs	r0, #40	; 0x28
 8001664:	f000 feff 	bl	8002466 <HAL_NVIC_EnableIRQ>

}
 8001668:	bf00      	nop
 800166a:	3720      	adds	r7, #32
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40021000 	.word	0x40021000
 8001674:	40010800 	.word	0x40010800
 8001678:	10110000 	.word	0x10110000
 800167c:	40011000 	.word	0x40011000
 8001680:	40010c00 	.word	0x40010c00

08001684 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001694:	d101      	bne.n	800169a <HAL_TIM_PeriodElapsedCallback+0x16>
		button_reading();
 8001696:	f7ff fbc5 	bl	8000e24 <button_reading>
	}
	timerRun();
 800169a:	f000 faf1 	bl	8001c80 <timerRun>
	SCH_Update();
 800169e:	f000 f809 	bl	80016b4 <SCH_Update>
}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016aa:	b480      	push	{r7}
 80016ac:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016ae:	b672      	cpsid	i
}
 80016b0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016b2:	e7fe      	b.n	80016b2 <Error_Handler+0x8>

080016b4 <SCH_Update>:
    unsigned char i;
    for (i = 0; i < SCH_MAX_TASKS; i++) {
        SCH_Delete_Task(i);
    }
}
void SCH_Update(void){
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
//	                // Not yet ready to run: just decrement the delay
//	                SCH_tasks_G[Index].Delay -= 1;
//	            }
//	        }
//	    }
	if(head != NULL){
 80016b8:	4b06      	ldr	r3, [pc, #24]	; (80016d4 <SCH_Update+0x20>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d004      	beq.n	80016ca <SCH_Update+0x16>
		head->Delay--;
 80016c0:	4b04      	ldr	r3, [pc, #16]	; (80016d4 <SCH_Update+0x20>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	685a      	ldr	r2, [r3, #4]
 80016c6:	3a01      	subs	r2, #1
 80016c8:	605a      	str	r2, [r3, #4]
	}
}
 80016ca:	bf00      	nop
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bc80      	pop	{r7}
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	20000538 	.word	0x20000538

080016d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016de:	4b15      	ldr	r3, [pc, #84]	; (8001734 <HAL_MspInit+0x5c>)
 80016e0:	699b      	ldr	r3, [r3, #24]
 80016e2:	4a14      	ldr	r2, [pc, #80]	; (8001734 <HAL_MspInit+0x5c>)
 80016e4:	f043 0301 	orr.w	r3, r3, #1
 80016e8:	6193      	str	r3, [r2, #24]
 80016ea:	4b12      	ldr	r3, [pc, #72]	; (8001734 <HAL_MspInit+0x5c>)
 80016ec:	699b      	ldr	r3, [r3, #24]
 80016ee:	f003 0301 	and.w	r3, r3, #1
 80016f2:	60bb      	str	r3, [r7, #8]
 80016f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016f6:	4b0f      	ldr	r3, [pc, #60]	; (8001734 <HAL_MspInit+0x5c>)
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	4a0e      	ldr	r2, [pc, #56]	; (8001734 <HAL_MspInit+0x5c>)
 80016fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001700:	61d3      	str	r3, [r2, #28]
 8001702:	4b0c      	ldr	r3, [pc, #48]	; (8001734 <HAL_MspInit+0x5c>)
 8001704:	69db      	ldr	r3, [r3, #28]
 8001706:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800170a:	607b      	str	r3, [r7, #4]
 800170c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800170e:	4b0a      	ldr	r3, [pc, #40]	; (8001738 <HAL_MspInit+0x60>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	4a04      	ldr	r2, [pc, #16]	; (8001738 <HAL_MspInit+0x60>)
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800172a:	bf00      	nop
 800172c:	3714      	adds	r7, #20
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr
 8001734:	40021000 	.word	0x40021000
 8001738:	40010000 	.word	0x40010000

0800173c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b088      	sub	sp, #32
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001744:	f107 0310 	add.w	r3, r7, #16
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]
 800174e:	609a      	str	r2, [r3, #8]
 8001750:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a14      	ldr	r2, [pc, #80]	; (80017a8 <HAL_ADC_MspInit+0x6c>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d121      	bne.n	80017a0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800175c:	4b13      	ldr	r3, [pc, #76]	; (80017ac <HAL_ADC_MspInit+0x70>)
 800175e:	699b      	ldr	r3, [r3, #24]
 8001760:	4a12      	ldr	r2, [pc, #72]	; (80017ac <HAL_ADC_MspInit+0x70>)
 8001762:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001766:	6193      	str	r3, [r2, #24]
 8001768:	4b10      	ldr	r3, [pc, #64]	; (80017ac <HAL_ADC_MspInit+0x70>)
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001770:	60fb      	str	r3, [r7, #12]
 8001772:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001774:	4b0d      	ldr	r3, [pc, #52]	; (80017ac <HAL_ADC_MspInit+0x70>)
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	4a0c      	ldr	r2, [pc, #48]	; (80017ac <HAL_ADC_MspInit+0x70>)
 800177a:	f043 0304 	orr.w	r3, r3, #4
 800177e:	6193      	str	r3, [r2, #24]
 8001780:	4b0a      	ldr	r3, [pc, #40]	; (80017ac <HAL_ADC_MspInit+0x70>)
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	f003 0304 	and.w	r3, r3, #4
 8001788:	60bb      	str	r3, [r7, #8]
 800178a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800178c:	2301      	movs	r3, #1
 800178e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001790:	2303      	movs	r3, #3
 8001792:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001794:	f107 0310 	add.w	r3, r7, #16
 8001798:	4619      	mov	r1, r3
 800179a:	4805      	ldr	r0, [pc, #20]	; (80017b0 <HAL_ADC_MspInit+0x74>)
 800179c:	f001 f92c 	bl	80029f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80017a0:	bf00      	nop
 80017a2:	3720      	adds	r7, #32
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	40012400 	.word	0x40012400
 80017ac:	40021000 	.word	0x40021000
 80017b0:	40010800 	.word	0x40010800

080017b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b08a      	sub	sp, #40	; 0x28
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017bc:	f107 0314 	add.w	r3, r7, #20
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a25      	ldr	r2, [pc, #148]	; (8001864 <HAL_I2C_MspInit+0xb0>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d142      	bne.n	800185a <HAL_I2C_MspInit+0xa6>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d4:	4b24      	ldr	r3, [pc, #144]	; (8001868 <HAL_I2C_MspInit+0xb4>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	4a23      	ldr	r2, [pc, #140]	; (8001868 <HAL_I2C_MspInit+0xb4>)
 80017da:	f043 0308 	orr.w	r3, r3, #8
 80017de:	6193      	str	r3, [r2, #24]
 80017e0:	4b21      	ldr	r3, [pc, #132]	; (8001868 <HAL_I2C_MspInit+0xb4>)
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	f003 0308 	and.w	r3, r3, #8
 80017e8:	613b      	str	r3, [r7, #16]
 80017ea:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017ec:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017f2:	2312      	movs	r3, #18
 80017f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017f6:	2303      	movs	r3, #3
 80017f8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017fa:	f107 0314 	add.w	r3, r7, #20
 80017fe:	4619      	mov	r1, r3
 8001800:	481a      	ldr	r0, [pc, #104]	; (800186c <HAL_I2C_MspInit+0xb8>)
 8001802:	f001 f8f9 	bl	80029f8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001806:	4b1a      	ldr	r3, [pc, #104]	; (8001870 <HAL_I2C_MspInit+0xbc>)
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	627b      	str	r3, [r7, #36]	; 0x24
 800180c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800180e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001812:	627b      	str	r3, [r7, #36]	; 0x24
 8001814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001816:	f043 0302 	orr.w	r3, r3, #2
 800181a:	627b      	str	r3, [r7, #36]	; 0x24
 800181c:	4a14      	ldr	r2, [pc, #80]	; (8001870 <HAL_I2C_MspInit+0xbc>)
 800181e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001820:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001822:	4b11      	ldr	r3, [pc, #68]	; (8001868 <HAL_I2C_MspInit+0xb4>)
 8001824:	69db      	ldr	r3, [r3, #28]
 8001826:	4a10      	ldr	r2, [pc, #64]	; (8001868 <HAL_I2C_MspInit+0xb4>)
 8001828:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800182c:	61d3      	str	r3, [r2, #28]
 800182e:	4b0e      	ldr	r3, [pc, #56]	; (8001868 <HAL_I2C_MspInit+0xb4>)
 8001830:	69db      	ldr	r3, [r3, #28]
 8001832:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800183a:	2200      	movs	r2, #0
 800183c:	2100      	movs	r1, #0
 800183e:	201f      	movs	r0, #31
 8001840:	f000 fdf5 	bl	800242e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001844:	201f      	movs	r0, #31
 8001846:	f000 fe0e 	bl	8002466 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800184a:	2200      	movs	r2, #0
 800184c:	2100      	movs	r1, #0
 800184e:	2020      	movs	r0, #32
 8001850:	f000 fded 	bl	800242e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001854:	2020      	movs	r0, #32
 8001856:	f000 fe06 	bl	8002466 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800185a:	bf00      	nop
 800185c:	3728      	adds	r7, #40	; 0x28
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40005400 	.word	0x40005400
 8001868:	40021000 	.word	0x40021000
 800186c:	40010c00 	.word	0x40010c00
 8001870:	40010000 	.word	0x40010000

08001874 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a2a      	ldr	r2, [pc, #168]	; (800192c <HAL_TIM_Base_MspInit+0xb8>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d134      	bne.n	80018f0 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001886:	4b2a      	ldr	r3, [pc, #168]	; (8001930 <HAL_TIM_Base_MspInit+0xbc>)
 8001888:	699b      	ldr	r3, [r3, #24]
 800188a:	4a29      	ldr	r2, [pc, #164]	; (8001930 <HAL_TIM_Base_MspInit+0xbc>)
 800188c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001890:	6193      	str	r3, [r2, #24]
 8001892:	4b27      	ldr	r3, [pc, #156]	; (8001930 <HAL_TIM_Base_MspInit+0xbc>)
 8001894:	699b      	ldr	r3, [r3, #24]
 8001896:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 800189e:	4b25      	ldr	r3, [pc, #148]	; (8001934 <HAL_TIM_Base_MspInit+0xc0>)
 80018a0:	4a25      	ldr	r2, [pc, #148]	; (8001938 <HAL_TIM_Base_MspInit+0xc4>)
 80018a2:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018a4:	4b23      	ldr	r3, [pc, #140]	; (8001934 <HAL_TIM_Base_MspInit+0xc0>)
 80018a6:	2210      	movs	r2, #16
 80018a8:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80018aa:	4b22      	ldr	r3, [pc, #136]	; (8001934 <HAL_TIM_Base_MspInit+0xc0>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80018b0:	4b20      	ldr	r3, [pc, #128]	; (8001934 <HAL_TIM_Base_MspInit+0xc0>)
 80018b2:	2280      	movs	r2, #128	; 0x80
 80018b4:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80018b6:	4b1f      	ldr	r3, [pc, #124]	; (8001934 <HAL_TIM_Base_MspInit+0xc0>)
 80018b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018bc:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80018be:	4b1d      	ldr	r3, [pc, #116]	; (8001934 <HAL_TIM_Base_MspInit+0xc0>)
 80018c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018c4:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 80018c6:	4b1b      	ldr	r3, [pc, #108]	; (8001934 <HAL_TIM_Base_MspInit+0xc0>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80018cc:	4b19      	ldr	r3, [pc, #100]	; (8001934 <HAL_TIM_Base_MspInit+0xc0>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 80018d2:	4818      	ldr	r0, [pc, #96]	; (8001934 <HAL_TIM_Base_MspInit+0xc0>)
 80018d4:	f000 fde2 	bl	800249c <HAL_DMA_Init>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 80018de:	f7ff fee4 	bl	80016aa <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a13      	ldr	r2, [pc, #76]	; (8001934 <HAL_TIM_Base_MspInit+0xc0>)
 80018e6:	625a      	str	r2, [r3, #36]	; 0x24
 80018e8:	4a12      	ldr	r2, [pc, #72]	; (8001934 <HAL_TIM_Base_MspInit+0xc0>)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80018ee:	e018      	b.n	8001922 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM2)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018f8:	d113      	bne.n	8001922 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018fa:	4b0d      	ldr	r3, [pc, #52]	; (8001930 <HAL_TIM_Base_MspInit+0xbc>)
 80018fc:	69db      	ldr	r3, [r3, #28]
 80018fe:	4a0c      	ldr	r2, [pc, #48]	; (8001930 <HAL_TIM_Base_MspInit+0xbc>)
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	61d3      	str	r3, [r2, #28]
 8001906:	4b0a      	ldr	r3, [pc, #40]	; (8001930 <HAL_TIM_Base_MspInit+0xbc>)
 8001908:	69db      	ldr	r3, [r3, #28]
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	60bb      	str	r3, [r7, #8]
 8001910:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001912:	2200      	movs	r2, #0
 8001914:	2100      	movs	r1, #0
 8001916:	201c      	movs	r0, #28
 8001918:	f000 fd89 	bl	800242e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800191c:	201c      	movs	r0, #28
 800191e:	f000 fda2 	bl	8002466 <HAL_NVIC_EnableIRQ>
}
 8001922:	bf00      	nop
 8001924:	3710      	adds	r7, #16
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	40012c00 	.word	0x40012c00
 8001930:	40021000 	.word	0x40021000
 8001934:	2000048c 	.word	0x2000048c
 8001938:	4002001c 	.word	0x4002001c

0800193c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b088      	sub	sp, #32
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001944:	f107 0310 	add.w	r3, r7, #16
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
 8001950:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a10      	ldr	r2, [pc, #64]	; (8001998 <HAL_TIM_MspPostInit+0x5c>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d118      	bne.n	800198e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195c:	4b0f      	ldr	r3, [pc, #60]	; (800199c <HAL_TIM_MspPostInit+0x60>)
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	4a0e      	ldr	r2, [pc, #56]	; (800199c <HAL_TIM_MspPostInit+0x60>)
 8001962:	f043 0304 	orr.w	r3, r3, #4
 8001966:	6193      	str	r3, [r2, #24]
 8001968:	4b0c      	ldr	r3, [pc, #48]	; (800199c <HAL_TIM_MspPostInit+0x60>)
 800196a:	699b      	ldr	r3, [r3, #24]
 800196c:	f003 0304 	and.w	r3, r3, #4
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001974:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001978:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197a:	2302      	movs	r3, #2
 800197c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197e:	2302      	movs	r3, #2
 8001980:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001982:	f107 0310 	add.w	r3, r7, #16
 8001986:	4619      	mov	r1, r3
 8001988:	4805      	ldr	r0, [pc, #20]	; (80019a0 <HAL_TIM_MspPostInit+0x64>)
 800198a:	f001 f835 	bl	80029f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800198e:	bf00      	nop
 8001990:	3720      	adds	r7, #32
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40012c00 	.word	0x40012c00
 800199c:	40021000 	.word	0x40021000
 80019a0:	40010800 	.word	0x40010800

080019a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b088      	sub	sp, #32
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ac:	f107 0310 	add.w	r3, r7, #16
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a19      	ldr	r2, [pc, #100]	; (8001a24 <HAL_UART_MspInit+0x80>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d12b      	bne.n	8001a1c <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019c4:	4b18      	ldr	r3, [pc, #96]	; (8001a28 <HAL_UART_MspInit+0x84>)
 80019c6:	69db      	ldr	r3, [r3, #28]
 80019c8:	4a17      	ldr	r2, [pc, #92]	; (8001a28 <HAL_UART_MspInit+0x84>)
 80019ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019ce:	61d3      	str	r3, [r2, #28]
 80019d0:	4b15      	ldr	r3, [pc, #84]	; (8001a28 <HAL_UART_MspInit+0x84>)
 80019d2:	69db      	ldr	r3, [r3, #28]
 80019d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019d8:	60fb      	str	r3, [r7, #12]
 80019da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019dc:	4b12      	ldr	r3, [pc, #72]	; (8001a28 <HAL_UART_MspInit+0x84>)
 80019de:	699b      	ldr	r3, [r3, #24]
 80019e0:	4a11      	ldr	r2, [pc, #68]	; (8001a28 <HAL_UART_MspInit+0x84>)
 80019e2:	f043 0304 	orr.w	r3, r3, #4
 80019e6:	6193      	str	r3, [r2, #24]
 80019e8:	4b0f      	ldr	r3, [pc, #60]	; (8001a28 <HAL_UART_MspInit+0x84>)
 80019ea:	699b      	ldr	r3, [r3, #24]
 80019ec:	f003 0304 	and.w	r3, r3, #4
 80019f0:	60bb      	str	r3, [r7, #8]
 80019f2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019f4:	230c      	movs	r3, #12
 80019f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f8:	2302      	movs	r3, #2
 80019fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fc:	2302      	movs	r3, #2
 80019fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a00:	f107 0310 	add.w	r3, r7, #16
 8001a04:	4619      	mov	r1, r3
 8001a06:	4809      	ldr	r0, [pc, #36]	; (8001a2c <HAL_UART_MspInit+0x88>)
 8001a08:	f000 fff6 	bl	80029f8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	2100      	movs	r1, #0
 8001a10:	2026      	movs	r0, #38	; 0x26
 8001a12:	f000 fd0c 	bl	800242e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a16:	2026      	movs	r0, #38	; 0x26
 8001a18:	f000 fd25 	bl	8002466 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a1c:	bf00      	nop
 8001a1e:	3720      	adds	r7, #32
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	40004400 	.word	0x40004400
 8001a28:	40021000 	.word	0x40021000
 8001a2c:	40010800 	.word	0x40010800

08001a30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a34:	e7fe      	b.n	8001a34 <NMI_Handler+0x4>

08001a36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a36:	b480      	push	{r7}
 8001a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a3a:	e7fe      	b.n	8001a3a <HardFault_Handler+0x4>

08001a3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a40:	e7fe      	b.n	8001a40 <MemManage_Handler+0x4>

08001a42 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a42:	b480      	push	{r7}
 8001a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a46:	e7fe      	b.n	8001a46 <BusFault_Handler+0x4>

08001a48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a4c:	e7fe      	b.n	8001a4c <UsageFault_Handler+0x4>

08001a4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a4e:	b480      	push	{r7}
 8001a50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a52:	bf00      	nop
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bc80      	pop	{r7}
 8001a58:	4770      	bx	lr

08001a5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a5e:	bf00      	nop
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bc80      	pop	{r7}
 8001a64:	4770      	bx	lr

08001a66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a66:	b480      	push	{r7}
 8001a68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bc80      	pop	{r7}
 8001a70:	4770      	bx	lr

08001a72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a76:	f000 f9b1 	bl	8001ddc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	bd80      	pop	{r7, pc}
	...

08001a80 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8001a84:	4802      	ldr	r0, [pc, #8]	; (8001a90 <DMA1_Channel2_IRQHandler+0x10>)
 8001a86:	f000 fe77 	bl	8002778 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	2000048c 	.word	0x2000048c

08001a94 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a98:	4802      	ldr	r0, [pc, #8]	; (8001aa4 <TIM2_IRQHandler+0x10>)
 8001a9a:	f004 f993 	bl	8005dc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000444 	.word	0x20000444

08001aa8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001aac:	4802      	ldr	r0, [pc, #8]	; (8001ab8 <I2C1_EV_IRQHandler+0x10>)
 8001aae:	f001 fae9 	bl	8003084 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	200003a8 	.word	0x200003a8

08001abc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001ac0:	4802      	ldr	r0, [pc, #8]	; (8001acc <I2C1_ER_IRQHandler+0x10>)
 8001ac2:	f001 fc50 	bl	8003366 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	200003a8 	.word	0x200003a8

08001ad0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ad4:	4802      	ldr	r0, [pc, #8]	; (8001ae0 <USART2_IRQHandler+0x10>)
 8001ad6:	f005 f963 	bl	8006da0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	200004d0 	.word	0x200004d0

08001ae4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001ae8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001aec:	f001 f950 	bl	8002d90 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001af0:	bf00      	nop
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  return 1;
 8001af8:	2301      	movs	r3, #1
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bc80      	pop	{r7}
 8001b00:	4770      	bx	lr

08001b02 <_kill>:

int _kill(int pid, int sig)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b082      	sub	sp, #8
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
 8001b0a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b0c:	f005 fec8 	bl	80078a0 <__errno>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2216      	movs	r2, #22
 8001b14:	601a      	str	r2, [r3, #0]
  return -1;
 8001b16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <_exit>:

void _exit (int status)
{
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b082      	sub	sp, #8
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b2a:	f04f 31ff 	mov.w	r1, #4294967295
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f7ff ffe7 	bl	8001b02 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b34:	e7fe      	b.n	8001b34 <_exit+0x12>

08001b36 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b36:	b580      	push	{r7, lr}
 8001b38:	b086      	sub	sp, #24
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	60f8      	str	r0, [r7, #12]
 8001b3e:	60b9      	str	r1, [r7, #8]
 8001b40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b42:	2300      	movs	r3, #0
 8001b44:	617b      	str	r3, [r7, #20]
 8001b46:	e00a      	b.n	8001b5e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b48:	f3af 8000 	nop.w
 8001b4c:	4601      	mov	r1, r0
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	1c5a      	adds	r2, r3, #1
 8001b52:	60ba      	str	r2, [r7, #8]
 8001b54:	b2ca      	uxtb	r2, r1
 8001b56:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	617b      	str	r3, [r7, #20]
 8001b5e:	697a      	ldr	r2, [r7, #20]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	429a      	cmp	r2, r3
 8001b64:	dbf0      	blt.n	8001b48 <_read+0x12>
  }

  return len;
 8001b66:	687b      	ldr	r3, [r7, #4]
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3718      	adds	r7, #24
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	617b      	str	r3, [r7, #20]
 8001b80:	e009      	b.n	8001b96 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	1c5a      	adds	r2, r3, #1
 8001b86:	60ba      	str	r2, [r7, #8]
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	3301      	adds	r3, #1
 8001b94:	617b      	str	r3, [r7, #20]
 8001b96:	697a      	ldr	r2, [r7, #20]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	dbf1      	blt.n	8001b82 <_write+0x12>
  }
  return len;
 8001b9e:	687b      	ldr	r3, [r7, #4]
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3718      	adds	r7, #24
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <_close>:

int _close(int file)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bb0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bc80      	pop	{r7}
 8001bbc:	4770      	bx	lr

08001bbe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bbe:	b480      	push	{r7}
 8001bc0:	b083      	sub	sp, #12
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
 8001bc6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bce:	605a      	str	r2, [r3, #4]
  return 0;
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bc80      	pop	{r7}
 8001bda:	4770      	bx	lr

08001bdc <_isatty>:

int _isatty(int file)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001be4:	2301      	movs	r3, #1
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bc80      	pop	{r7}
 8001bee:	4770      	bx	lr

08001bf0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b085      	sub	sp, #20
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3714      	adds	r7, #20
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bc80      	pop	{r7}
 8001c06:	4770      	bx	lr

08001c08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c10:	4a14      	ldr	r2, [pc, #80]	; (8001c64 <_sbrk+0x5c>)
 8001c12:	4b15      	ldr	r3, [pc, #84]	; (8001c68 <_sbrk+0x60>)
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c1c:	4b13      	ldr	r3, [pc, #76]	; (8001c6c <_sbrk+0x64>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d102      	bne.n	8001c2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c24:	4b11      	ldr	r3, [pc, #68]	; (8001c6c <_sbrk+0x64>)
 8001c26:	4a12      	ldr	r2, [pc, #72]	; (8001c70 <_sbrk+0x68>)
 8001c28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c2a:	4b10      	ldr	r3, [pc, #64]	; (8001c6c <_sbrk+0x64>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4413      	add	r3, r2
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d207      	bcs.n	8001c48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c38:	f005 fe32 	bl	80078a0 <__errno>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	220c      	movs	r2, #12
 8001c40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c42:	f04f 33ff 	mov.w	r3, #4294967295
 8001c46:	e009      	b.n	8001c5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c48:	4b08      	ldr	r3, [pc, #32]	; (8001c6c <_sbrk+0x64>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c4e:	4b07      	ldr	r3, [pc, #28]	; (8001c6c <_sbrk+0x64>)
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4413      	add	r3, r2
 8001c56:	4a05      	ldr	r2, [pc, #20]	; (8001c6c <_sbrk+0x64>)
 8001c58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3718      	adds	r7, #24
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20005000 	.word	0x20005000
 8001c68:	00000400 	.word	0x00000400
 8001c6c:	2000053c 	.word	0x2000053c
 8001c70:	20000570 	.word	0x20000570

08001c74 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c78:	bf00      	nop
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr

08001c80 <timerRun>:
void setTimer3 (int duration) {
	timer3_counter = duration/Timer_Cycle;
	timer3_flag = 0;
}

void timerRun(){
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
	if(timer1_counter > 0) {
 8001c84:	4b19      	ldr	r3, [pc, #100]	; (8001cec <timerRun+0x6c>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	dd0b      	ble.n	8001ca4 <timerRun+0x24>
		timer1_counter--;
 8001c8c:	4b17      	ldr	r3, [pc, #92]	; (8001cec <timerRun+0x6c>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	3b01      	subs	r3, #1
 8001c92:	4a16      	ldr	r2, [pc, #88]	; (8001cec <timerRun+0x6c>)
 8001c94:	6013      	str	r3, [r2, #0]
		if(timer1_counter <= 0) {
 8001c96:	4b15      	ldr	r3, [pc, #84]	; (8001cec <timerRun+0x6c>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	dc02      	bgt.n	8001ca4 <timerRun+0x24>
			timer1_flag = 1;
 8001c9e:	4b14      	ldr	r3, [pc, #80]	; (8001cf0 <timerRun+0x70>)
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer2_counter > 0) {
 8001ca4:	4b13      	ldr	r3, [pc, #76]	; (8001cf4 <timerRun+0x74>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	dd0b      	ble.n	8001cc4 <timerRun+0x44>
		timer2_counter--;
 8001cac:	4b11      	ldr	r3, [pc, #68]	; (8001cf4 <timerRun+0x74>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	3b01      	subs	r3, #1
 8001cb2:	4a10      	ldr	r2, [pc, #64]	; (8001cf4 <timerRun+0x74>)
 8001cb4:	6013      	str	r3, [r2, #0]
		if(timer2_counter <= 0) {
 8001cb6:	4b0f      	ldr	r3, [pc, #60]	; (8001cf4 <timerRun+0x74>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	dc02      	bgt.n	8001cc4 <timerRun+0x44>
			timer2_flag = 1;
 8001cbe:	4b0e      	ldr	r3, [pc, #56]	; (8001cf8 <timerRun+0x78>)
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer3_counter > 0) {
 8001cc4:	4b0d      	ldr	r3, [pc, #52]	; (8001cfc <timerRun+0x7c>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	dd0b      	ble.n	8001ce4 <timerRun+0x64>
		timer3_counter--;
 8001ccc:	4b0b      	ldr	r3, [pc, #44]	; (8001cfc <timerRun+0x7c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	3b01      	subs	r3, #1
 8001cd2:	4a0a      	ldr	r2, [pc, #40]	; (8001cfc <timerRun+0x7c>)
 8001cd4:	6013      	str	r3, [r2, #0]
		if(timer3_counter <= 0) {
 8001cd6:	4b09      	ldr	r3, [pc, #36]	; (8001cfc <timerRun+0x7c>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	dc02      	bgt.n	8001ce4 <timerRun+0x64>
			timer3_flag = 1;
 8001cde:	4b08      	ldr	r3, [pc, #32]	; (8001d00 <timerRun+0x80>)
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bc80      	pop	{r7}
 8001cea:	4770      	bx	lr
 8001cec:	20000540 	.word	0x20000540
 8001cf0:	2000054c 	.word	0x2000054c
 8001cf4:	20000544 	.word	0x20000544
 8001cf8:	20000550 	.word	0x20000550
 8001cfc:	20000548 	.word	0x20000548
 8001d00:	20000554 	.word	0x20000554

08001d04 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d04:	f7ff ffb6 	bl	8001c74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d08:	480b      	ldr	r0, [pc, #44]	; (8001d38 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001d0a:	490c      	ldr	r1, [pc, #48]	; (8001d3c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001d0c:	4a0c      	ldr	r2, [pc, #48]	; (8001d40 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001d0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d10:	e002      	b.n	8001d18 <LoopCopyDataInit>

08001d12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d16:	3304      	adds	r3, #4

08001d18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d1c:	d3f9      	bcc.n	8001d12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d1e:	4a09      	ldr	r2, [pc, #36]	; (8001d44 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001d20:	4c09      	ldr	r4, [pc, #36]	; (8001d48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d24:	e001      	b.n	8001d2a <LoopFillZerobss>

08001d26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d28:	3204      	adds	r2, #4

08001d2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d2c:	d3fb      	bcc.n	8001d26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d2e:	f005 fdbd 	bl	80078ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d32:	f7ff f9d1 	bl	80010d8 <main>
  bx lr
 8001d36:	4770      	bx	lr
  ldr r0, =_sdata
 8001d38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d3c:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8001d40:	0800aaec 	.word	0x0800aaec
  ldr r2, =_sbss
 8001d44:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8001d48:	2000056c 	.word	0x2000056c

08001d4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d4c:	e7fe      	b.n	8001d4c <ADC1_2_IRQHandler>
	...

08001d50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d54:	4b08      	ldr	r3, [pc, #32]	; (8001d78 <HAL_Init+0x28>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a07      	ldr	r2, [pc, #28]	; (8001d78 <HAL_Init+0x28>)
 8001d5a:	f043 0310 	orr.w	r3, r3, #16
 8001d5e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d60:	2003      	movs	r0, #3
 8001d62:	f000 fb59 	bl	8002418 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d66:	2000      	movs	r0, #0
 8001d68:	f000 f808 	bl	8001d7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d6c:	f7ff fcb4 	bl	80016d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40022000 	.word	0x40022000

08001d7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d84:	4b12      	ldr	r3, [pc, #72]	; (8001dd0 <HAL_InitTick+0x54>)
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	4b12      	ldr	r3, [pc, #72]	; (8001dd4 <HAL_InitTick+0x58>)
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d92:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f000 fb71 	bl	8002482 <HAL_SYSTICK_Config>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e00e      	b.n	8001dc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2b0f      	cmp	r3, #15
 8001dae:	d80a      	bhi.n	8001dc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001db0:	2200      	movs	r2, #0
 8001db2:	6879      	ldr	r1, [r7, #4]
 8001db4:	f04f 30ff 	mov.w	r0, #4294967295
 8001db8:	f000 fb39 	bl	800242e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dbc:	4a06      	ldr	r2, [pc, #24]	; (8001dd8 <HAL_InitTick+0x5c>)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	e000      	b.n	8001dc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3708      	adds	r7, #8
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	2000001c 	.word	0x2000001c
 8001dd4:	20000024 	.word	0x20000024
 8001dd8:	20000020 	.word	0x20000020

08001ddc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001de0:	4b05      	ldr	r3, [pc, #20]	; (8001df8 <HAL_IncTick+0x1c>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	461a      	mov	r2, r3
 8001de6:	4b05      	ldr	r3, [pc, #20]	; (8001dfc <HAL_IncTick+0x20>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4413      	add	r3, r2
 8001dec:	4a03      	ldr	r2, [pc, #12]	; (8001dfc <HAL_IncTick+0x20>)
 8001dee:	6013      	str	r3, [r2, #0]
}
 8001df0:	bf00      	nop
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bc80      	pop	{r7}
 8001df6:	4770      	bx	lr
 8001df8:	20000024 	.word	0x20000024
 8001dfc:	20000558 	.word	0x20000558

08001e00 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
  return uwTick;
 8001e04:	4b02      	ldr	r3, [pc, #8]	; (8001e10 <HAL_GetTick+0x10>)
 8001e06:	681b      	ldr	r3, [r3, #0]
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bc80      	pop	{r7}
 8001e0e:	4770      	bx	lr
 8001e10:	20000558 	.word	0x20000558

08001e14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e1c:	f7ff fff0 	bl	8001e00 <HAL_GetTick>
 8001e20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e2c:	d005      	beq.n	8001e3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e2e:	4b0a      	ldr	r3, [pc, #40]	; (8001e58 <HAL_Delay+0x44>)
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	461a      	mov	r2, r3
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	4413      	add	r3, r2
 8001e38:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e3a:	bf00      	nop
 8001e3c:	f7ff ffe0 	bl	8001e00 <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	68fa      	ldr	r2, [r7, #12]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d8f7      	bhi.n	8001e3c <HAL_Delay+0x28>
  {
  }
}
 8001e4c:	bf00      	nop
 8001e4e:	bf00      	nop
 8001e50:	3710      	adds	r7, #16
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	20000024 	.word	0x20000024

08001e5c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e64:	2300      	movs	r3, #0
 8001e66:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001e70:	2300      	movs	r3, #0
 8001e72:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d101      	bne.n	8001e7e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e0be      	b.n	8001ffc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d109      	bne.n	8001ea0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2200      	movs	r2, #0
 8001e96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f7ff fc4e 	bl	800173c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f000 f9ab 	bl	80021fc <ADC_ConversionStop_Disable>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eae:	f003 0310 	and.w	r3, r3, #16
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	f040 8099 	bne.w	8001fea <HAL_ADC_Init+0x18e>
 8001eb8:	7dfb      	ldrb	r3, [r7, #23]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	f040 8095 	bne.w	8001fea <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ec8:	f023 0302 	bic.w	r3, r3, #2
 8001ecc:	f043 0202 	orr.w	r2, r3, #2
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001edc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	7b1b      	ldrb	r3, [r3, #12]
 8001ee2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ee4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ee6:	68ba      	ldr	r2, [r7, #8]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ef4:	d003      	beq.n	8001efe <HAL_ADC_Init+0xa2>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d102      	bne.n	8001f04 <HAL_ADC_Init+0xa8>
 8001efe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f02:	e000      	b.n	8001f06 <HAL_ADC_Init+0xaa>
 8001f04:	2300      	movs	r3, #0
 8001f06:	693a      	ldr	r2, [r7, #16]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	7d1b      	ldrb	r3, [r3, #20]
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d119      	bne.n	8001f48 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	7b1b      	ldrb	r3, [r3, #12]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d109      	bne.n	8001f30 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	3b01      	subs	r3, #1
 8001f22:	035a      	lsls	r2, r3, #13
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f2c:	613b      	str	r3, [r7, #16]
 8001f2e:	e00b      	b.n	8001f48 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f34:	f043 0220 	orr.w	r2, r3, #32
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f40:	f043 0201 	orr.w	r2, r3, #1
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	693a      	ldr	r2, [r7, #16]
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	689a      	ldr	r2, [r3, #8]
 8001f62:	4b28      	ldr	r3, [pc, #160]	; (8002004 <HAL_ADC_Init+0x1a8>)
 8001f64:	4013      	ands	r3, r2
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	6812      	ldr	r2, [r2, #0]
 8001f6a:	68b9      	ldr	r1, [r7, #8]
 8001f6c:	430b      	orrs	r3, r1
 8001f6e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f78:	d003      	beq.n	8001f82 <HAL_ADC_Init+0x126>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d104      	bne.n	8001f8c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	691b      	ldr	r3, [r3, #16]
 8001f86:	3b01      	subs	r3, #1
 8001f88:	051b      	lsls	r3, r3, #20
 8001f8a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f92:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	68fa      	ldr	r2, [r7, #12]
 8001f9c:	430a      	orrs	r2, r1
 8001f9e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	689a      	ldr	r2, [r3, #8]
 8001fa6:	4b18      	ldr	r3, [pc, #96]	; (8002008 <HAL_ADC_Init+0x1ac>)
 8001fa8:	4013      	ands	r3, r2
 8001faa:	68ba      	ldr	r2, [r7, #8]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d10b      	bne.n	8001fc8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fba:	f023 0303 	bic.w	r3, r3, #3
 8001fbe:	f043 0201 	orr.w	r2, r3, #1
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fc6:	e018      	b.n	8001ffa <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fcc:	f023 0312 	bic.w	r3, r3, #18
 8001fd0:	f043 0210 	orr.w	r2, r3, #16
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fdc:	f043 0201 	orr.w	r2, r3, #1
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fe8:	e007      	b.n	8001ffa <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fee:	f043 0210 	orr.w	r2, r3, #16
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ffa:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3718      	adds	r7, #24
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	ffe1f7fd 	.word	0xffe1f7fd
 8002008:	ff1f0efe 	.word	0xff1f0efe

0800200c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002016:	2300      	movs	r3, #0
 8002018:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800201a:	2300      	movs	r3, #0
 800201c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002024:	2b01      	cmp	r3, #1
 8002026:	d101      	bne.n	800202c <HAL_ADC_ConfigChannel+0x20>
 8002028:	2302      	movs	r3, #2
 800202a:	e0dc      	b.n	80021e6 <HAL_ADC_ConfigChannel+0x1da>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2201      	movs	r2, #1
 8002030:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	2b06      	cmp	r3, #6
 800203a:	d81c      	bhi.n	8002076 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685a      	ldr	r2, [r3, #4]
 8002046:	4613      	mov	r3, r2
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	4413      	add	r3, r2
 800204c:	3b05      	subs	r3, #5
 800204e:	221f      	movs	r2, #31
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	43db      	mvns	r3, r3
 8002056:	4019      	ands	r1, r3
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	6818      	ldr	r0, [r3, #0]
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685a      	ldr	r2, [r3, #4]
 8002060:	4613      	mov	r3, r2
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	4413      	add	r3, r2
 8002066:	3b05      	subs	r3, #5
 8002068:	fa00 f203 	lsl.w	r2, r0, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	430a      	orrs	r2, r1
 8002072:	635a      	str	r2, [r3, #52]	; 0x34
 8002074:	e03c      	b.n	80020f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	2b0c      	cmp	r3, #12
 800207c:	d81c      	bhi.n	80020b8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685a      	ldr	r2, [r3, #4]
 8002088:	4613      	mov	r3, r2
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	4413      	add	r3, r2
 800208e:	3b23      	subs	r3, #35	; 0x23
 8002090:	221f      	movs	r2, #31
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	43db      	mvns	r3, r3
 8002098:	4019      	ands	r1, r3
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	6818      	ldr	r0, [r3, #0]
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	685a      	ldr	r2, [r3, #4]
 80020a2:	4613      	mov	r3, r2
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	4413      	add	r3, r2
 80020a8:	3b23      	subs	r3, #35	; 0x23
 80020aa:	fa00 f203 	lsl.w	r2, r0, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	430a      	orrs	r2, r1
 80020b4:	631a      	str	r2, [r3, #48]	; 0x30
 80020b6:	e01b      	b.n	80020f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	685a      	ldr	r2, [r3, #4]
 80020c2:	4613      	mov	r3, r2
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	4413      	add	r3, r2
 80020c8:	3b41      	subs	r3, #65	; 0x41
 80020ca:	221f      	movs	r2, #31
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	43db      	mvns	r3, r3
 80020d2:	4019      	ands	r1, r3
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	6818      	ldr	r0, [r3, #0]
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685a      	ldr	r2, [r3, #4]
 80020dc:	4613      	mov	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	3b41      	subs	r3, #65	; 0x41
 80020e4:	fa00 f203 	lsl.w	r2, r0, r3
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	430a      	orrs	r2, r1
 80020ee:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2b09      	cmp	r3, #9
 80020f6:	d91c      	bls.n	8002132 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	68d9      	ldr	r1, [r3, #12]
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	4613      	mov	r3, r2
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	4413      	add	r3, r2
 8002108:	3b1e      	subs	r3, #30
 800210a:	2207      	movs	r2, #7
 800210c:	fa02 f303 	lsl.w	r3, r2, r3
 8002110:	43db      	mvns	r3, r3
 8002112:	4019      	ands	r1, r3
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	6898      	ldr	r0, [r3, #8]
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	4613      	mov	r3, r2
 800211e:	005b      	lsls	r3, r3, #1
 8002120:	4413      	add	r3, r2
 8002122:	3b1e      	subs	r3, #30
 8002124:	fa00 f203 	lsl.w	r2, r0, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	430a      	orrs	r2, r1
 800212e:	60da      	str	r2, [r3, #12]
 8002130:	e019      	b.n	8002166 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	6919      	ldr	r1, [r3, #16]
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	4613      	mov	r3, r2
 800213e:	005b      	lsls	r3, r3, #1
 8002140:	4413      	add	r3, r2
 8002142:	2207      	movs	r2, #7
 8002144:	fa02 f303 	lsl.w	r3, r2, r3
 8002148:	43db      	mvns	r3, r3
 800214a:	4019      	ands	r1, r3
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	6898      	ldr	r0, [r3, #8]
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	4613      	mov	r3, r2
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	4413      	add	r3, r2
 800215a:	fa00 f203 	lsl.w	r2, r0, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	430a      	orrs	r2, r1
 8002164:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	2b10      	cmp	r3, #16
 800216c:	d003      	beq.n	8002176 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002172:	2b11      	cmp	r3, #17
 8002174:	d132      	bne.n	80021dc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a1d      	ldr	r2, [pc, #116]	; (80021f0 <HAL_ADC_ConfigChannel+0x1e4>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d125      	bne.n	80021cc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d126      	bne.n	80021dc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	689a      	ldr	r2, [r3, #8]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800219c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	2b10      	cmp	r3, #16
 80021a4:	d11a      	bne.n	80021dc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80021a6:	4b13      	ldr	r3, [pc, #76]	; (80021f4 <HAL_ADC_ConfigChannel+0x1e8>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a13      	ldr	r2, [pc, #76]	; (80021f8 <HAL_ADC_ConfigChannel+0x1ec>)
 80021ac:	fba2 2303 	umull	r2, r3, r2, r3
 80021b0:	0c9a      	lsrs	r2, r3, #18
 80021b2:	4613      	mov	r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	4413      	add	r3, r2
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80021bc:	e002      	b.n	80021c4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	3b01      	subs	r3, #1
 80021c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d1f9      	bne.n	80021be <HAL_ADC_ConfigChannel+0x1b2>
 80021ca:	e007      	b.n	80021dc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d0:	f043 0220 	orr.w	r2, r3, #32
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80021e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3714      	adds	r7, #20
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bc80      	pop	{r7}
 80021ee:	4770      	bx	lr
 80021f0:	40012400 	.word	0x40012400
 80021f4:	2000001c 	.word	0x2000001c
 80021f8:	431bde83 	.word	0x431bde83

080021fc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002204:	2300      	movs	r3, #0
 8002206:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	2b01      	cmp	r3, #1
 8002214:	d12e      	bne.n	8002274 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	689a      	ldr	r2, [r3, #8]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f022 0201 	bic.w	r2, r2, #1
 8002224:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002226:	f7ff fdeb 	bl	8001e00 <HAL_GetTick>
 800222a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800222c:	e01b      	b.n	8002266 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800222e:	f7ff fde7 	bl	8001e00 <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	2b02      	cmp	r3, #2
 800223a:	d914      	bls.n	8002266 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	2b01      	cmp	r3, #1
 8002248:	d10d      	bne.n	8002266 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800224e:	f043 0210 	orr.w	r2, r3, #16
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800225a:	f043 0201 	orr.w	r2, r3, #1
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e007      	b.n	8002276 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f003 0301 	and.w	r3, r3, #1
 8002270:	2b01      	cmp	r3, #1
 8002272:	d0dc      	beq.n	800222e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3710      	adds	r7, #16
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
	...

08002280 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002280:	b480      	push	{r7}
 8002282:	b085      	sub	sp, #20
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f003 0307 	and.w	r3, r3, #7
 800228e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002290:	4b0c      	ldr	r3, [pc, #48]	; (80022c4 <__NVIC_SetPriorityGrouping+0x44>)
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002296:	68ba      	ldr	r2, [r7, #8]
 8002298:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800229c:	4013      	ands	r3, r2
 800229e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022b2:	4a04      	ldr	r2, [pc, #16]	; (80022c4 <__NVIC_SetPriorityGrouping+0x44>)
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	60d3      	str	r3, [r2, #12]
}
 80022b8:	bf00      	nop
 80022ba:	3714      	adds	r7, #20
 80022bc:	46bd      	mov	sp, r7
 80022be:	bc80      	pop	{r7}
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	e000ed00 	.word	0xe000ed00

080022c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022cc:	4b04      	ldr	r3, [pc, #16]	; (80022e0 <__NVIC_GetPriorityGrouping+0x18>)
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	0a1b      	lsrs	r3, r3, #8
 80022d2:	f003 0307 	and.w	r3, r3, #7
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	46bd      	mov	sp, r7
 80022da:	bc80      	pop	{r7}
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	e000ed00 	.word	0xe000ed00

080022e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	4603      	mov	r3, r0
 80022ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	db0b      	blt.n	800230e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022f6:	79fb      	ldrb	r3, [r7, #7]
 80022f8:	f003 021f 	and.w	r2, r3, #31
 80022fc:	4906      	ldr	r1, [pc, #24]	; (8002318 <__NVIC_EnableIRQ+0x34>)
 80022fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002302:	095b      	lsrs	r3, r3, #5
 8002304:	2001      	movs	r0, #1
 8002306:	fa00 f202 	lsl.w	r2, r0, r2
 800230a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800230e:	bf00      	nop
 8002310:	370c      	adds	r7, #12
 8002312:	46bd      	mov	sp, r7
 8002314:	bc80      	pop	{r7}
 8002316:	4770      	bx	lr
 8002318:	e000e100 	.word	0xe000e100

0800231c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	6039      	str	r1, [r7, #0]
 8002326:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232c:	2b00      	cmp	r3, #0
 800232e:	db0a      	blt.n	8002346 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	b2da      	uxtb	r2, r3
 8002334:	490c      	ldr	r1, [pc, #48]	; (8002368 <__NVIC_SetPriority+0x4c>)
 8002336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800233a:	0112      	lsls	r2, r2, #4
 800233c:	b2d2      	uxtb	r2, r2
 800233e:	440b      	add	r3, r1
 8002340:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002344:	e00a      	b.n	800235c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	b2da      	uxtb	r2, r3
 800234a:	4908      	ldr	r1, [pc, #32]	; (800236c <__NVIC_SetPriority+0x50>)
 800234c:	79fb      	ldrb	r3, [r7, #7]
 800234e:	f003 030f 	and.w	r3, r3, #15
 8002352:	3b04      	subs	r3, #4
 8002354:	0112      	lsls	r2, r2, #4
 8002356:	b2d2      	uxtb	r2, r2
 8002358:	440b      	add	r3, r1
 800235a:	761a      	strb	r2, [r3, #24]
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	bc80      	pop	{r7}
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
 8002368:	e000e100 	.word	0xe000e100
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002370:	b480      	push	{r7}
 8002372:	b089      	sub	sp, #36	; 0x24
 8002374:	af00      	add	r7, sp, #0
 8002376:	60f8      	str	r0, [r7, #12]
 8002378:	60b9      	str	r1, [r7, #8]
 800237a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	f1c3 0307 	rsb	r3, r3, #7
 800238a:	2b04      	cmp	r3, #4
 800238c:	bf28      	it	cs
 800238e:	2304      	movcs	r3, #4
 8002390:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	3304      	adds	r3, #4
 8002396:	2b06      	cmp	r3, #6
 8002398:	d902      	bls.n	80023a0 <NVIC_EncodePriority+0x30>
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	3b03      	subs	r3, #3
 800239e:	e000      	b.n	80023a2 <NVIC_EncodePriority+0x32>
 80023a0:	2300      	movs	r3, #0
 80023a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023a4:	f04f 32ff 	mov.w	r2, #4294967295
 80023a8:	69bb      	ldr	r3, [r7, #24]
 80023aa:	fa02 f303 	lsl.w	r3, r2, r3
 80023ae:	43da      	mvns	r2, r3
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	401a      	ands	r2, r3
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023b8:	f04f 31ff 	mov.w	r1, #4294967295
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	fa01 f303 	lsl.w	r3, r1, r3
 80023c2:	43d9      	mvns	r1, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c8:	4313      	orrs	r3, r2
         );
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3724      	adds	r7, #36	; 0x24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bc80      	pop	{r7}
 80023d2:	4770      	bx	lr

080023d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3b01      	subs	r3, #1
 80023e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023e4:	d301      	bcc.n	80023ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023e6:	2301      	movs	r3, #1
 80023e8:	e00f      	b.n	800240a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023ea:	4a0a      	ldr	r2, [pc, #40]	; (8002414 <SysTick_Config+0x40>)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	3b01      	subs	r3, #1
 80023f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023f2:	210f      	movs	r1, #15
 80023f4:	f04f 30ff 	mov.w	r0, #4294967295
 80023f8:	f7ff ff90 	bl	800231c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023fc:	4b05      	ldr	r3, [pc, #20]	; (8002414 <SysTick_Config+0x40>)
 80023fe:	2200      	movs	r2, #0
 8002400:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002402:	4b04      	ldr	r3, [pc, #16]	; (8002414 <SysTick_Config+0x40>)
 8002404:	2207      	movs	r2, #7
 8002406:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002408:	2300      	movs	r3, #0
}
 800240a:	4618      	mov	r0, r3
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	e000e010 	.word	0xe000e010

08002418 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f7ff ff2d 	bl	8002280 <__NVIC_SetPriorityGrouping>
}
 8002426:	bf00      	nop
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800242e:	b580      	push	{r7, lr}
 8002430:	b086      	sub	sp, #24
 8002432:	af00      	add	r7, sp, #0
 8002434:	4603      	mov	r3, r0
 8002436:	60b9      	str	r1, [r7, #8]
 8002438:	607a      	str	r2, [r7, #4]
 800243a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800243c:	2300      	movs	r3, #0
 800243e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002440:	f7ff ff42 	bl	80022c8 <__NVIC_GetPriorityGrouping>
 8002444:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	68b9      	ldr	r1, [r7, #8]
 800244a:	6978      	ldr	r0, [r7, #20]
 800244c:	f7ff ff90 	bl	8002370 <NVIC_EncodePriority>
 8002450:	4602      	mov	r2, r0
 8002452:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002456:	4611      	mov	r1, r2
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff ff5f 	bl	800231c <__NVIC_SetPriority>
}
 800245e:	bf00      	nop
 8002460:	3718      	adds	r7, #24
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002466:	b580      	push	{r7, lr}
 8002468:	b082      	sub	sp, #8
 800246a:	af00      	add	r7, sp, #0
 800246c:	4603      	mov	r3, r0
 800246e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002470:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002474:	4618      	mov	r0, r3
 8002476:	f7ff ff35 	bl	80022e4 <__NVIC_EnableIRQ>
}
 800247a:	bf00      	nop
 800247c:	3708      	adds	r7, #8
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}

08002482 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002482:	b580      	push	{r7, lr}
 8002484:	b082      	sub	sp, #8
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f7ff ffa2 	bl	80023d4 <SysTick_Config>
 8002490:	4603      	mov	r3, r0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
	...

0800249c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800249c:	b480      	push	{r7}
 800249e:	b085      	sub	sp, #20
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80024a4:	2300      	movs	r3, #0
 80024a6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d101      	bne.n	80024b2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e043      	b.n	800253a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	461a      	mov	r2, r3
 80024b8:	4b22      	ldr	r3, [pc, #136]	; (8002544 <HAL_DMA_Init+0xa8>)
 80024ba:	4413      	add	r3, r2
 80024bc:	4a22      	ldr	r2, [pc, #136]	; (8002548 <HAL_DMA_Init+0xac>)
 80024be:	fba2 2303 	umull	r2, r3, r2, r3
 80024c2:	091b      	lsrs	r3, r3, #4
 80024c4:	009a      	lsls	r2, r3, #2
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4a1f      	ldr	r2, [pc, #124]	; (800254c <HAL_DMA_Init+0xb0>)
 80024ce:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2202      	movs	r2, #2
 80024d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80024e6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80024ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80024f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002500:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800250c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	69db      	ldr	r3, [r3, #28]
 8002512:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002514:	68fa      	ldr	r2, [r7, #12]
 8002516:	4313      	orrs	r3, r2
 8002518:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	68fa      	ldr	r2, [r7, #12]
 8002520:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2200      	movs	r2, #0
 8002534:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	3714      	adds	r7, #20
 800253e:	46bd      	mov	sp, r7
 8002540:	bc80      	pop	{r7}
 8002542:	4770      	bx	lr
 8002544:	bffdfff8 	.word	0xbffdfff8
 8002548:	cccccccd 	.word	0xcccccccd
 800254c:	40020000 	.word	0x40020000

08002550 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af00      	add	r7, sp, #0
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	607a      	str	r2, [r7, #4]
 800255c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800255e:	2300      	movs	r3, #0
 8002560:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002568:	2b01      	cmp	r3, #1
 800256a:	d101      	bne.n	8002570 <HAL_DMA_Start_IT+0x20>
 800256c:	2302      	movs	r3, #2
 800256e:	e04b      	b.n	8002608 <HAL_DMA_Start_IT+0xb8>
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2201      	movs	r2, #1
 8002574:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800257e:	b2db      	uxtb	r3, r3
 8002580:	2b01      	cmp	r3, #1
 8002582:	d13a      	bne.n	80025fa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2202      	movs	r2, #2
 8002588:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f022 0201 	bic.w	r2, r2, #1
 80025a0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	687a      	ldr	r2, [r7, #4]
 80025a6:	68b9      	ldr	r1, [r7, #8]
 80025a8:	68f8      	ldr	r0, [r7, #12]
 80025aa:	f000 f9f8 	bl	800299e <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d008      	beq.n	80025c8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f042 020e 	orr.w	r2, r2, #14
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	e00f      	b.n	80025e8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f022 0204 	bic.w	r2, r2, #4
 80025d6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f042 020a 	orr.w	r2, r2, #10
 80025e6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f042 0201 	orr.w	r2, r2, #1
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	e005      	b.n	8002606 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002602:	2302      	movs	r3, #2
 8002604:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002606:	7dfb      	ldrb	r3, [r7, #23]
}
 8002608:	4618      	mov	r0, r3
 800260a:	3718      	adds	r7, #24
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002610:	b480      	push	{r7}
 8002612:	b085      	sub	sp, #20
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002618:	2300      	movs	r3, #0
 800261a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002622:	b2db      	uxtb	r3, r3
 8002624:	2b02      	cmp	r3, #2
 8002626:	d008      	beq.n	800263a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2204      	movs	r2, #4
 800262c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e020      	b.n	800267c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f022 020e 	bic.w	r2, r2, #14
 8002648:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f022 0201 	bic.w	r2, r2, #1
 8002658:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002662:	2101      	movs	r1, #1
 8002664:	fa01 f202 	lsl.w	r2, r1, r2
 8002668:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2201      	movs	r2, #1
 800266e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800267a:	7bfb      	ldrb	r3, [r7, #15]
}
 800267c:	4618      	mov	r0, r3
 800267e:	3714      	adds	r7, #20
 8002680:	46bd      	mov	sp, r7
 8002682:	bc80      	pop	{r7}
 8002684:	4770      	bx	lr
	...

08002688 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002690:	2300      	movs	r3, #0
 8002692:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800269a:	b2db      	uxtb	r3, r3
 800269c:	2b02      	cmp	r3, #2
 800269e:	d005      	beq.n	80026ac <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2204      	movs	r2, #4
 80026a4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	73fb      	strb	r3, [r7, #15]
 80026aa:	e051      	b.n	8002750 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f022 020e 	bic.w	r2, r2, #14
 80026ba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f022 0201 	bic.w	r2, r2, #1
 80026ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a22      	ldr	r2, [pc, #136]	; (800275c <HAL_DMA_Abort_IT+0xd4>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d029      	beq.n	800272a <HAL_DMA_Abort_IT+0xa2>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a21      	ldr	r2, [pc, #132]	; (8002760 <HAL_DMA_Abort_IT+0xd8>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d022      	beq.n	8002726 <HAL_DMA_Abort_IT+0x9e>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a1f      	ldr	r2, [pc, #124]	; (8002764 <HAL_DMA_Abort_IT+0xdc>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d01a      	beq.n	8002720 <HAL_DMA_Abort_IT+0x98>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a1e      	ldr	r2, [pc, #120]	; (8002768 <HAL_DMA_Abort_IT+0xe0>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d012      	beq.n	800271a <HAL_DMA_Abort_IT+0x92>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a1c      	ldr	r2, [pc, #112]	; (800276c <HAL_DMA_Abort_IT+0xe4>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d00a      	beq.n	8002714 <HAL_DMA_Abort_IT+0x8c>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a1b      	ldr	r2, [pc, #108]	; (8002770 <HAL_DMA_Abort_IT+0xe8>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d102      	bne.n	800270e <HAL_DMA_Abort_IT+0x86>
 8002708:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800270c:	e00e      	b.n	800272c <HAL_DMA_Abort_IT+0xa4>
 800270e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002712:	e00b      	b.n	800272c <HAL_DMA_Abort_IT+0xa4>
 8002714:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002718:	e008      	b.n	800272c <HAL_DMA_Abort_IT+0xa4>
 800271a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800271e:	e005      	b.n	800272c <HAL_DMA_Abort_IT+0xa4>
 8002720:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002724:	e002      	b.n	800272c <HAL_DMA_Abort_IT+0xa4>
 8002726:	2310      	movs	r3, #16
 8002728:	e000      	b.n	800272c <HAL_DMA_Abort_IT+0xa4>
 800272a:	2301      	movs	r3, #1
 800272c:	4a11      	ldr	r2, [pc, #68]	; (8002774 <HAL_DMA_Abort_IT+0xec>)
 800272e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002744:	2b00      	cmp	r3, #0
 8002746:	d003      	beq.n	8002750 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	4798      	blx	r3
    } 
  }
  return status;
 8002750:	7bfb      	ldrb	r3, [r7, #15]
}
 8002752:	4618      	mov	r0, r3
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	40020008 	.word	0x40020008
 8002760:	4002001c 	.word	0x4002001c
 8002764:	40020030 	.word	0x40020030
 8002768:	40020044 	.word	0x40020044
 800276c:	40020058 	.word	0x40020058
 8002770:	4002006c 	.word	0x4002006c
 8002774:	40020000 	.word	0x40020000

08002778 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002794:	2204      	movs	r2, #4
 8002796:	409a      	lsls	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	4013      	ands	r3, r2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d04f      	beq.n	8002840 <HAL_DMA_IRQHandler+0xc8>
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	f003 0304 	and.w	r3, r3, #4
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d04a      	beq.n	8002840 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0320 	and.w	r3, r3, #32
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d107      	bne.n	80027c8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 0204 	bic.w	r2, r2, #4
 80027c6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a66      	ldr	r2, [pc, #408]	; (8002968 <HAL_DMA_IRQHandler+0x1f0>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d029      	beq.n	8002826 <HAL_DMA_IRQHandler+0xae>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a65      	ldr	r2, [pc, #404]	; (800296c <HAL_DMA_IRQHandler+0x1f4>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d022      	beq.n	8002822 <HAL_DMA_IRQHandler+0xaa>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a63      	ldr	r2, [pc, #396]	; (8002970 <HAL_DMA_IRQHandler+0x1f8>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d01a      	beq.n	800281c <HAL_DMA_IRQHandler+0xa4>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a62      	ldr	r2, [pc, #392]	; (8002974 <HAL_DMA_IRQHandler+0x1fc>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d012      	beq.n	8002816 <HAL_DMA_IRQHandler+0x9e>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a60      	ldr	r2, [pc, #384]	; (8002978 <HAL_DMA_IRQHandler+0x200>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d00a      	beq.n	8002810 <HAL_DMA_IRQHandler+0x98>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a5f      	ldr	r2, [pc, #380]	; (800297c <HAL_DMA_IRQHandler+0x204>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d102      	bne.n	800280a <HAL_DMA_IRQHandler+0x92>
 8002804:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002808:	e00e      	b.n	8002828 <HAL_DMA_IRQHandler+0xb0>
 800280a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800280e:	e00b      	b.n	8002828 <HAL_DMA_IRQHandler+0xb0>
 8002810:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002814:	e008      	b.n	8002828 <HAL_DMA_IRQHandler+0xb0>
 8002816:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800281a:	e005      	b.n	8002828 <HAL_DMA_IRQHandler+0xb0>
 800281c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002820:	e002      	b.n	8002828 <HAL_DMA_IRQHandler+0xb0>
 8002822:	2340      	movs	r3, #64	; 0x40
 8002824:	e000      	b.n	8002828 <HAL_DMA_IRQHandler+0xb0>
 8002826:	2304      	movs	r3, #4
 8002828:	4a55      	ldr	r2, [pc, #340]	; (8002980 <HAL_DMA_IRQHandler+0x208>)
 800282a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002830:	2b00      	cmp	r3, #0
 8002832:	f000 8094 	beq.w	800295e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800283e:	e08e      	b.n	800295e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002844:	2202      	movs	r2, #2
 8002846:	409a      	lsls	r2, r3
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	4013      	ands	r3, r2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d056      	beq.n	80028fe <HAL_DMA_IRQHandler+0x186>
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	f003 0302 	and.w	r3, r3, #2
 8002856:	2b00      	cmp	r3, #0
 8002858:	d051      	beq.n	80028fe <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0320 	and.w	r3, r3, #32
 8002864:	2b00      	cmp	r3, #0
 8002866:	d10b      	bne.n	8002880 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f022 020a 	bic.w	r2, r2, #10
 8002876:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a38      	ldr	r2, [pc, #224]	; (8002968 <HAL_DMA_IRQHandler+0x1f0>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d029      	beq.n	80028de <HAL_DMA_IRQHandler+0x166>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a37      	ldr	r2, [pc, #220]	; (800296c <HAL_DMA_IRQHandler+0x1f4>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d022      	beq.n	80028da <HAL_DMA_IRQHandler+0x162>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a35      	ldr	r2, [pc, #212]	; (8002970 <HAL_DMA_IRQHandler+0x1f8>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d01a      	beq.n	80028d4 <HAL_DMA_IRQHandler+0x15c>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a34      	ldr	r2, [pc, #208]	; (8002974 <HAL_DMA_IRQHandler+0x1fc>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d012      	beq.n	80028ce <HAL_DMA_IRQHandler+0x156>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a32      	ldr	r2, [pc, #200]	; (8002978 <HAL_DMA_IRQHandler+0x200>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d00a      	beq.n	80028c8 <HAL_DMA_IRQHandler+0x150>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a31      	ldr	r2, [pc, #196]	; (800297c <HAL_DMA_IRQHandler+0x204>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d102      	bne.n	80028c2 <HAL_DMA_IRQHandler+0x14a>
 80028bc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80028c0:	e00e      	b.n	80028e0 <HAL_DMA_IRQHandler+0x168>
 80028c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028c6:	e00b      	b.n	80028e0 <HAL_DMA_IRQHandler+0x168>
 80028c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028cc:	e008      	b.n	80028e0 <HAL_DMA_IRQHandler+0x168>
 80028ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028d2:	e005      	b.n	80028e0 <HAL_DMA_IRQHandler+0x168>
 80028d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028d8:	e002      	b.n	80028e0 <HAL_DMA_IRQHandler+0x168>
 80028da:	2320      	movs	r3, #32
 80028dc:	e000      	b.n	80028e0 <HAL_DMA_IRQHandler+0x168>
 80028de:	2302      	movs	r3, #2
 80028e0:	4a27      	ldr	r2, [pc, #156]	; (8002980 <HAL_DMA_IRQHandler+0x208>)
 80028e2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d034      	beq.n	800295e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80028fc:	e02f      	b.n	800295e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002902:	2208      	movs	r2, #8
 8002904:	409a      	lsls	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	4013      	ands	r3, r2
 800290a:	2b00      	cmp	r3, #0
 800290c:	d028      	beq.n	8002960 <HAL_DMA_IRQHandler+0x1e8>
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	f003 0308 	and.w	r3, r3, #8
 8002914:	2b00      	cmp	r3, #0
 8002916:	d023      	beq.n	8002960 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f022 020e 	bic.w	r2, r2, #14
 8002926:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002930:	2101      	movs	r1, #1
 8002932:	fa01 f202 	lsl.w	r2, r1, r2
 8002936:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2201      	movs	r2, #1
 800293c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2201      	movs	r2, #1
 8002942:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002952:	2b00      	cmp	r3, #0
 8002954:	d004      	beq.n	8002960 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	4798      	blx	r3
    }
  }
  return;
 800295e:	bf00      	nop
 8002960:	bf00      	nop
}
 8002962:	3710      	adds	r7, #16
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	40020008 	.word	0x40020008
 800296c:	4002001c 	.word	0x4002001c
 8002970:	40020030 	.word	0x40020030
 8002974:	40020044 	.word	0x40020044
 8002978:	40020058 	.word	0x40020058
 800297c:	4002006c 	.word	0x4002006c
 8002980:	40020000 	.word	0x40020000

08002984 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002992:	b2db      	uxtb	r3, r3
}
 8002994:	4618      	mov	r0, r3
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	bc80      	pop	{r7}
 800299c:	4770      	bx	lr

0800299e <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800299e:	b480      	push	{r7}
 80029a0:	b085      	sub	sp, #20
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	60f8      	str	r0, [r7, #12]
 80029a6:	60b9      	str	r1, [r7, #8]
 80029a8:	607a      	str	r2, [r7, #4]
 80029aa:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029b4:	2101      	movs	r1, #1
 80029b6:	fa01 f202 	lsl.w	r2, r1, r2
 80029ba:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	683a      	ldr	r2, [r7, #0]
 80029c2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	2b10      	cmp	r3, #16
 80029ca:	d108      	bne.n	80029de <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	68ba      	ldr	r2, [r7, #8]
 80029da:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80029dc:	e007      	b.n	80029ee <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	68ba      	ldr	r2, [r7, #8]
 80029e4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	60da      	str	r2, [r3, #12]
}
 80029ee:	bf00      	nop
 80029f0:	3714      	adds	r7, #20
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bc80      	pop	{r7}
 80029f6:	4770      	bx	lr

080029f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b08b      	sub	sp, #44	; 0x2c
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a02:	2300      	movs	r3, #0
 8002a04:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a06:	2300      	movs	r3, #0
 8002a08:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a0a:	e169      	b.n	8002ce0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a10:	fa02 f303 	lsl.w	r3, r2, r3
 8002a14:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	69fa      	ldr	r2, [r7, #28]
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	f040 8158 	bne.w	8002cda <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	4a9a      	ldr	r2, [pc, #616]	; (8002c98 <HAL_GPIO_Init+0x2a0>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d05e      	beq.n	8002af2 <HAL_GPIO_Init+0xfa>
 8002a34:	4a98      	ldr	r2, [pc, #608]	; (8002c98 <HAL_GPIO_Init+0x2a0>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d875      	bhi.n	8002b26 <HAL_GPIO_Init+0x12e>
 8002a3a:	4a98      	ldr	r2, [pc, #608]	; (8002c9c <HAL_GPIO_Init+0x2a4>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d058      	beq.n	8002af2 <HAL_GPIO_Init+0xfa>
 8002a40:	4a96      	ldr	r2, [pc, #600]	; (8002c9c <HAL_GPIO_Init+0x2a4>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d86f      	bhi.n	8002b26 <HAL_GPIO_Init+0x12e>
 8002a46:	4a96      	ldr	r2, [pc, #600]	; (8002ca0 <HAL_GPIO_Init+0x2a8>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d052      	beq.n	8002af2 <HAL_GPIO_Init+0xfa>
 8002a4c:	4a94      	ldr	r2, [pc, #592]	; (8002ca0 <HAL_GPIO_Init+0x2a8>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d869      	bhi.n	8002b26 <HAL_GPIO_Init+0x12e>
 8002a52:	4a94      	ldr	r2, [pc, #592]	; (8002ca4 <HAL_GPIO_Init+0x2ac>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d04c      	beq.n	8002af2 <HAL_GPIO_Init+0xfa>
 8002a58:	4a92      	ldr	r2, [pc, #584]	; (8002ca4 <HAL_GPIO_Init+0x2ac>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d863      	bhi.n	8002b26 <HAL_GPIO_Init+0x12e>
 8002a5e:	4a92      	ldr	r2, [pc, #584]	; (8002ca8 <HAL_GPIO_Init+0x2b0>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d046      	beq.n	8002af2 <HAL_GPIO_Init+0xfa>
 8002a64:	4a90      	ldr	r2, [pc, #576]	; (8002ca8 <HAL_GPIO_Init+0x2b0>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d85d      	bhi.n	8002b26 <HAL_GPIO_Init+0x12e>
 8002a6a:	2b12      	cmp	r3, #18
 8002a6c:	d82a      	bhi.n	8002ac4 <HAL_GPIO_Init+0xcc>
 8002a6e:	2b12      	cmp	r3, #18
 8002a70:	d859      	bhi.n	8002b26 <HAL_GPIO_Init+0x12e>
 8002a72:	a201      	add	r2, pc, #4	; (adr r2, 8002a78 <HAL_GPIO_Init+0x80>)
 8002a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a78:	08002af3 	.word	0x08002af3
 8002a7c:	08002acd 	.word	0x08002acd
 8002a80:	08002adf 	.word	0x08002adf
 8002a84:	08002b21 	.word	0x08002b21
 8002a88:	08002b27 	.word	0x08002b27
 8002a8c:	08002b27 	.word	0x08002b27
 8002a90:	08002b27 	.word	0x08002b27
 8002a94:	08002b27 	.word	0x08002b27
 8002a98:	08002b27 	.word	0x08002b27
 8002a9c:	08002b27 	.word	0x08002b27
 8002aa0:	08002b27 	.word	0x08002b27
 8002aa4:	08002b27 	.word	0x08002b27
 8002aa8:	08002b27 	.word	0x08002b27
 8002aac:	08002b27 	.word	0x08002b27
 8002ab0:	08002b27 	.word	0x08002b27
 8002ab4:	08002b27 	.word	0x08002b27
 8002ab8:	08002b27 	.word	0x08002b27
 8002abc:	08002ad5 	.word	0x08002ad5
 8002ac0:	08002ae9 	.word	0x08002ae9
 8002ac4:	4a79      	ldr	r2, [pc, #484]	; (8002cac <HAL_GPIO_Init+0x2b4>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d013      	beq.n	8002af2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002aca:	e02c      	b.n	8002b26 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	623b      	str	r3, [r7, #32]
          break;
 8002ad2:	e029      	b.n	8002b28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	3304      	adds	r3, #4
 8002ada:	623b      	str	r3, [r7, #32]
          break;
 8002adc:	e024      	b.n	8002b28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	3308      	adds	r3, #8
 8002ae4:	623b      	str	r3, [r7, #32]
          break;
 8002ae6:	e01f      	b.n	8002b28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	330c      	adds	r3, #12
 8002aee:	623b      	str	r3, [r7, #32]
          break;
 8002af0:	e01a      	b.n	8002b28 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d102      	bne.n	8002b00 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002afa:	2304      	movs	r3, #4
 8002afc:	623b      	str	r3, [r7, #32]
          break;
 8002afe:	e013      	b.n	8002b28 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d105      	bne.n	8002b14 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b08:	2308      	movs	r3, #8
 8002b0a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	69fa      	ldr	r2, [r7, #28]
 8002b10:	611a      	str	r2, [r3, #16]
          break;
 8002b12:	e009      	b.n	8002b28 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b14:	2308      	movs	r3, #8
 8002b16:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	69fa      	ldr	r2, [r7, #28]
 8002b1c:	615a      	str	r2, [r3, #20]
          break;
 8002b1e:	e003      	b.n	8002b28 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b20:	2300      	movs	r3, #0
 8002b22:	623b      	str	r3, [r7, #32]
          break;
 8002b24:	e000      	b.n	8002b28 <HAL_GPIO_Init+0x130>
          break;
 8002b26:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b28:	69bb      	ldr	r3, [r7, #24]
 8002b2a:	2bff      	cmp	r3, #255	; 0xff
 8002b2c:	d801      	bhi.n	8002b32 <HAL_GPIO_Init+0x13a>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	e001      	b.n	8002b36 <HAL_GPIO_Init+0x13e>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	3304      	adds	r3, #4
 8002b36:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b38:	69bb      	ldr	r3, [r7, #24]
 8002b3a:	2bff      	cmp	r3, #255	; 0xff
 8002b3c:	d802      	bhi.n	8002b44 <HAL_GPIO_Init+0x14c>
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	e002      	b.n	8002b4a <HAL_GPIO_Init+0x152>
 8002b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b46:	3b08      	subs	r3, #8
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	210f      	movs	r1, #15
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	fa01 f303 	lsl.w	r3, r1, r3
 8002b58:	43db      	mvns	r3, r3
 8002b5a:	401a      	ands	r2, r3
 8002b5c:	6a39      	ldr	r1, [r7, #32]
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	fa01 f303 	lsl.w	r3, r1, r3
 8002b64:	431a      	orrs	r2, r3
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	f000 80b1 	beq.w	8002cda <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b78:	4b4d      	ldr	r3, [pc, #308]	; (8002cb0 <HAL_GPIO_Init+0x2b8>)
 8002b7a:	699b      	ldr	r3, [r3, #24]
 8002b7c:	4a4c      	ldr	r2, [pc, #304]	; (8002cb0 <HAL_GPIO_Init+0x2b8>)
 8002b7e:	f043 0301 	orr.w	r3, r3, #1
 8002b82:	6193      	str	r3, [r2, #24]
 8002b84:	4b4a      	ldr	r3, [pc, #296]	; (8002cb0 <HAL_GPIO_Init+0x2b8>)
 8002b86:	699b      	ldr	r3, [r3, #24]
 8002b88:	f003 0301 	and.w	r3, r3, #1
 8002b8c:	60bb      	str	r3, [r7, #8]
 8002b8e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002b90:	4a48      	ldr	r2, [pc, #288]	; (8002cb4 <HAL_GPIO_Init+0x2bc>)
 8002b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b94:	089b      	lsrs	r3, r3, #2
 8002b96:	3302      	adds	r3, #2
 8002b98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b9c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba0:	f003 0303 	and.w	r3, r3, #3
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	220f      	movs	r2, #15
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	43db      	mvns	r3, r3
 8002bae:	68fa      	ldr	r2, [r7, #12]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	4a40      	ldr	r2, [pc, #256]	; (8002cb8 <HAL_GPIO_Init+0x2c0>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d013      	beq.n	8002be4 <HAL_GPIO_Init+0x1ec>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a3f      	ldr	r2, [pc, #252]	; (8002cbc <HAL_GPIO_Init+0x2c4>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d00d      	beq.n	8002be0 <HAL_GPIO_Init+0x1e8>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	4a3e      	ldr	r2, [pc, #248]	; (8002cc0 <HAL_GPIO_Init+0x2c8>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d007      	beq.n	8002bdc <HAL_GPIO_Init+0x1e4>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4a3d      	ldr	r2, [pc, #244]	; (8002cc4 <HAL_GPIO_Init+0x2cc>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d101      	bne.n	8002bd8 <HAL_GPIO_Init+0x1e0>
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e006      	b.n	8002be6 <HAL_GPIO_Init+0x1ee>
 8002bd8:	2304      	movs	r3, #4
 8002bda:	e004      	b.n	8002be6 <HAL_GPIO_Init+0x1ee>
 8002bdc:	2302      	movs	r3, #2
 8002bde:	e002      	b.n	8002be6 <HAL_GPIO_Init+0x1ee>
 8002be0:	2301      	movs	r3, #1
 8002be2:	e000      	b.n	8002be6 <HAL_GPIO_Init+0x1ee>
 8002be4:	2300      	movs	r3, #0
 8002be6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002be8:	f002 0203 	and.w	r2, r2, #3
 8002bec:	0092      	lsls	r2, r2, #2
 8002bee:	4093      	lsls	r3, r2
 8002bf0:	68fa      	ldr	r2, [r7, #12]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002bf6:	492f      	ldr	r1, [pc, #188]	; (8002cb4 <HAL_GPIO_Init+0x2bc>)
 8002bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfa:	089b      	lsrs	r3, r3, #2
 8002bfc:	3302      	adds	r3, #2
 8002bfe:	68fa      	ldr	r2, [r7, #12]
 8002c00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d006      	beq.n	8002c1e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c10:	4b2d      	ldr	r3, [pc, #180]	; (8002cc8 <HAL_GPIO_Init+0x2d0>)
 8002c12:	689a      	ldr	r2, [r3, #8]
 8002c14:	492c      	ldr	r1, [pc, #176]	; (8002cc8 <HAL_GPIO_Init+0x2d0>)
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	608b      	str	r3, [r1, #8]
 8002c1c:	e006      	b.n	8002c2c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c1e:	4b2a      	ldr	r3, [pc, #168]	; (8002cc8 <HAL_GPIO_Init+0x2d0>)
 8002c20:	689a      	ldr	r2, [r3, #8]
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	43db      	mvns	r3, r3
 8002c26:	4928      	ldr	r1, [pc, #160]	; (8002cc8 <HAL_GPIO_Init+0x2d0>)
 8002c28:	4013      	ands	r3, r2
 8002c2a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d006      	beq.n	8002c46 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c38:	4b23      	ldr	r3, [pc, #140]	; (8002cc8 <HAL_GPIO_Init+0x2d0>)
 8002c3a:	68da      	ldr	r2, [r3, #12]
 8002c3c:	4922      	ldr	r1, [pc, #136]	; (8002cc8 <HAL_GPIO_Init+0x2d0>)
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	60cb      	str	r3, [r1, #12]
 8002c44:	e006      	b.n	8002c54 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c46:	4b20      	ldr	r3, [pc, #128]	; (8002cc8 <HAL_GPIO_Init+0x2d0>)
 8002c48:	68da      	ldr	r2, [r3, #12]
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	43db      	mvns	r3, r3
 8002c4e:	491e      	ldr	r1, [pc, #120]	; (8002cc8 <HAL_GPIO_Init+0x2d0>)
 8002c50:	4013      	ands	r3, r2
 8002c52:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d006      	beq.n	8002c6e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c60:	4b19      	ldr	r3, [pc, #100]	; (8002cc8 <HAL_GPIO_Init+0x2d0>)
 8002c62:	685a      	ldr	r2, [r3, #4]
 8002c64:	4918      	ldr	r1, [pc, #96]	; (8002cc8 <HAL_GPIO_Init+0x2d0>)
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	604b      	str	r3, [r1, #4]
 8002c6c:	e006      	b.n	8002c7c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c6e:	4b16      	ldr	r3, [pc, #88]	; (8002cc8 <HAL_GPIO_Init+0x2d0>)
 8002c70:	685a      	ldr	r2, [r3, #4]
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	43db      	mvns	r3, r3
 8002c76:	4914      	ldr	r1, [pc, #80]	; (8002cc8 <HAL_GPIO_Init+0x2d0>)
 8002c78:	4013      	ands	r3, r2
 8002c7a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d021      	beq.n	8002ccc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002c88:	4b0f      	ldr	r3, [pc, #60]	; (8002cc8 <HAL_GPIO_Init+0x2d0>)
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	490e      	ldr	r1, [pc, #56]	; (8002cc8 <HAL_GPIO_Init+0x2d0>)
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	600b      	str	r3, [r1, #0]
 8002c94:	e021      	b.n	8002cda <HAL_GPIO_Init+0x2e2>
 8002c96:	bf00      	nop
 8002c98:	10320000 	.word	0x10320000
 8002c9c:	10310000 	.word	0x10310000
 8002ca0:	10220000 	.word	0x10220000
 8002ca4:	10210000 	.word	0x10210000
 8002ca8:	10120000 	.word	0x10120000
 8002cac:	10110000 	.word	0x10110000
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	40010000 	.word	0x40010000
 8002cb8:	40010800 	.word	0x40010800
 8002cbc:	40010c00 	.word	0x40010c00
 8002cc0:	40011000 	.word	0x40011000
 8002cc4:	40011400 	.word	0x40011400
 8002cc8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002ccc:	4b0b      	ldr	r3, [pc, #44]	; (8002cfc <HAL_GPIO_Init+0x304>)
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	43db      	mvns	r3, r3
 8002cd4:	4909      	ldr	r1, [pc, #36]	; (8002cfc <HAL_GPIO_Init+0x304>)
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cdc:	3301      	adds	r3, #1
 8002cde:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce6:	fa22 f303 	lsr.w	r3, r2, r3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	f47f ae8e 	bne.w	8002a0c <HAL_GPIO_Init+0x14>
  }
}
 8002cf0:	bf00      	nop
 8002cf2:	bf00      	nop
 8002cf4:	372c      	adds	r7, #44	; 0x2c
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bc80      	pop	{r7}
 8002cfa:	4770      	bx	lr
 8002cfc:	40010400 	.word	0x40010400

08002d00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b085      	sub	sp, #20
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	460b      	mov	r3, r1
 8002d0a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689a      	ldr	r2, [r3, #8]
 8002d10:	887b      	ldrh	r3, [r7, #2]
 8002d12:	4013      	ands	r3, r2
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d002      	beq.n	8002d1e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	73fb      	strb	r3, [r7, #15]
 8002d1c:	e001      	b.n	8002d22 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3714      	adds	r7, #20
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bc80      	pop	{r7}
 8002d2c:	4770      	bx	lr

08002d2e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d2e:	b480      	push	{r7}
 8002d30:	b083      	sub	sp, #12
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
 8002d36:	460b      	mov	r3, r1
 8002d38:	807b      	strh	r3, [r7, #2]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d3e:	787b      	ldrb	r3, [r7, #1]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d003      	beq.n	8002d4c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d44:	887a      	ldrh	r2, [r7, #2]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d4a:	e003      	b.n	8002d54 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d4c:	887b      	ldrh	r3, [r7, #2]
 8002d4e:	041a      	lsls	r2, r3, #16
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	611a      	str	r2, [r3, #16]
}
 8002d54:	bf00      	nop
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bc80      	pop	{r7}
 8002d5c:	4770      	bx	lr

08002d5e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d5e:	b480      	push	{r7}
 8002d60:	b085      	sub	sp, #20
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	6078      	str	r0, [r7, #4]
 8002d66:	460b      	mov	r3, r1
 8002d68:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d70:	887a      	ldrh	r2, [r7, #2]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	4013      	ands	r3, r2
 8002d76:	041a      	lsls	r2, r3, #16
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	43d9      	mvns	r1, r3
 8002d7c:	887b      	ldrh	r3, [r7, #2]
 8002d7e:	400b      	ands	r3, r1
 8002d80:	431a      	orrs	r2, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	611a      	str	r2, [r3, #16]
}
 8002d86:	bf00      	nop
 8002d88:	3714      	adds	r7, #20
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bc80      	pop	{r7}
 8002d8e:	4770      	bx	lr

08002d90 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	4603      	mov	r3, r0
 8002d98:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002d9a:	4b08      	ldr	r3, [pc, #32]	; (8002dbc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d9c:	695a      	ldr	r2, [r3, #20]
 8002d9e:	88fb      	ldrh	r3, [r7, #6]
 8002da0:	4013      	ands	r3, r2
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d006      	beq.n	8002db4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002da6:	4a05      	ldr	r2, [pc, #20]	; (8002dbc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002da8:	88fb      	ldrh	r3, [r7, #6]
 8002daa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002dac:	88fb      	ldrh	r3, [r7, #6]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f000 f806 	bl	8002dc0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002db4:	bf00      	nop
 8002db6:	3708      	adds	r7, #8
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	40010400 	.word	0x40010400

08002dc0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002dca:	bf00      	nop
 8002dcc:	370c      	adds	r7, #12
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bc80      	pop	{r7}
 8002dd2:	4770      	bx	lr

08002dd4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d101      	bne.n	8002de6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e12b      	b.n	800303e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d106      	bne.n	8002e00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f7fe fcda 	bl	80017b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2224      	movs	r2, #36	; 0x24
 8002e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f022 0201 	bic.w	r2, r2, #1
 8002e16:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e26:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e36:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e38:	f002 f9d4 	bl	80051e4 <HAL_RCC_GetPCLK1Freq>
 8002e3c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	4a81      	ldr	r2, [pc, #516]	; (8003048 <HAL_I2C_Init+0x274>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d807      	bhi.n	8002e58 <HAL_I2C_Init+0x84>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	4a80      	ldr	r2, [pc, #512]	; (800304c <HAL_I2C_Init+0x278>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	bf94      	ite	ls
 8002e50:	2301      	movls	r3, #1
 8002e52:	2300      	movhi	r3, #0
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	e006      	b.n	8002e66 <HAL_I2C_Init+0x92>
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	4a7d      	ldr	r2, [pc, #500]	; (8003050 <HAL_I2C_Init+0x27c>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	bf94      	ite	ls
 8002e60:	2301      	movls	r3, #1
 8002e62:	2300      	movhi	r3, #0
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d001      	beq.n	8002e6e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e0e7      	b.n	800303e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	4a78      	ldr	r2, [pc, #480]	; (8003054 <HAL_I2C_Init+0x280>)
 8002e72:	fba2 2303 	umull	r2, r3, r2, r3
 8002e76:	0c9b      	lsrs	r3, r3, #18
 8002e78:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	68ba      	ldr	r2, [r7, #8]
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	6a1b      	ldr	r3, [r3, #32]
 8002e94:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	4a6a      	ldr	r2, [pc, #424]	; (8003048 <HAL_I2C_Init+0x274>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d802      	bhi.n	8002ea8 <HAL_I2C_Init+0xd4>
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	e009      	b.n	8002ebc <HAL_I2C_Init+0xe8>
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002eae:	fb02 f303 	mul.w	r3, r2, r3
 8002eb2:	4a69      	ldr	r2, [pc, #420]	; (8003058 <HAL_I2C_Init+0x284>)
 8002eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb8:	099b      	lsrs	r3, r3, #6
 8002eba:	3301      	adds	r3, #1
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	6812      	ldr	r2, [r2, #0]
 8002ec0:	430b      	orrs	r3, r1
 8002ec2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	69db      	ldr	r3, [r3, #28]
 8002eca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002ece:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	495c      	ldr	r1, [pc, #368]	; (8003048 <HAL_I2C_Init+0x274>)
 8002ed8:	428b      	cmp	r3, r1
 8002eda:	d819      	bhi.n	8002f10 <HAL_I2C_Init+0x13c>
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	1e59      	subs	r1, r3, #1
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	005b      	lsls	r3, r3, #1
 8002ee6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002eea:	1c59      	adds	r1, r3, #1
 8002eec:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002ef0:	400b      	ands	r3, r1
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d00a      	beq.n	8002f0c <HAL_I2C_Init+0x138>
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	1e59      	subs	r1, r3, #1
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	005b      	lsls	r3, r3, #1
 8002f00:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f04:	3301      	adds	r3, #1
 8002f06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f0a:	e051      	b.n	8002fb0 <HAL_I2C_Init+0x1dc>
 8002f0c:	2304      	movs	r3, #4
 8002f0e:	e04f      	b.n	8002fb0 <HAL_I2C_Init+0x1dc>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d111      	bne.n	8002f3c <HAL_I2C_Init+0x168>
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	1e58      	subs	r0, r3, #1
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6859      	ldr	r1, [r3, #4]
 8002f20:	460b      	mov	r3, r1
 8002f22:	005b      	lsls	r3, r3, #1
 8002f24:	440b      	add	r3, r1
 8002f26:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	bf0c      	ite	eq
 8002f34:	2301      	moveq	r3, #1
 8002f36:	2300      	movne	r3, #0
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	e012      	b.n	8002f62 <HAL_I2C_Init+0x18e>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	1e58      	subs	r0, r3, #1
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6859      	ldr	r1, [r3, #4]
 8002f44:	460b      	mov	r3, r1
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	440b      	add	r3, r1
 8002f4a:	0099      	lsls	r1, r3, #2
 8002f4c:	440b      	add	r3, r1
 8002f4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f52:	3301      	adds	r3, #1
 8002f54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	bf0c      	ite	eq
 8002f5c:	2301      	moveq	r3, #1
 8002f5e:	2300      	movne	r3, #0
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d001      	beq.n	8002f6a <HAL_I2C_Init+0x196>
 8002f66:	2301      	movs	r3, #1
 8002f68:	e022      	b.n	8002fb0 <HAL_I2C_Init+0x1dc>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d10e      	bne.n	8002f90 <HAL_I2C_Init+0x1bc>
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	1e58      	subs	r0, r3, #1
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6859      	ldr	r1, [r3, #4]
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	005b      	lsls	r3, r3, #1
 8002f7e:	440b      	add	r3, r1
 8002f80:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f84:	3301      	adds	r3, #1
 8002f86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f8e:	e00f      	b.n	8002fb0 <HAL_I2C_Init+0x1dc>
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	1e58      	subs	r0, r3, #1
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6859      	ldr	r1, [r3, #4]
 8002f98:	460b      	mov	r3, r1
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	440b      	add	r3, r1
 8002f9e:	0099      	lsls	r1, r3, #2
 8002fa0:	440b      	add	r3, r1
 8002fa2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fa6:	3301      	adds	r3, #1
 8002fa8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002fb0:	6879      	ldr	r1, [r7, #4]
 8002fb2:	6809      	ldr	r1, [r1, #0]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	69da      	ldr	r2, [r3, #28]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6a1b      	ldr	r3, [r3, #32]
 8002fca:	431a      	orrs	r2, r3
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002fde:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	6911      	ldr	r1, [r2, #16]
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	68d2      	ldr	r2, [r2, #12]
 8002fea:	4311      	orrs	r1, r2
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	6812      	ldr	r2, [r2, #0]
 8002ff0:	430b      	orrs	r3, r1
 8002ff2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	695a      	ldr	r2, [r3, #20]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	699b      	ldr	r3, [r3, #24]
 8003006:	431a      	orrs	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	430a      	orrs	r2, r1
 800300e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f042 0201 	orr.w	r2, r2, #1
 800301e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2220      	movs	r2, #32
 800302a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2200      	movs	r2, #0
 8003038:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800303c:	2300      	movs	r3, #0
}
 800303e:	4618      	mov	r0, r3
 8003040:	3710      	adds	r7, #16
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	000186a0 	.word	0x000186a0
 800304c:	001e847f 	.word	0x001e847f
 8003050:	003d08ff 	.word	0x003d08ff
 8003054:	431bde83 	.word	0x431bde83
 8003058:	10624dd3 	.word	0x10624dd3

0800305c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	695b      	ldr	r3, [r3, #20]
 800306a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800306e:	2b80      	cmp	r3, #128	; 0x80
 8003070:	d103      	bne.n	800307a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2200      	movs	r2, #0
 8003078:	611a      	str	r2, [r3, #16]
  }
}
 800307a:	bf00      	nop
 800307c:	370c      	adds	r7, #12
 800307e:	46bd      	mov	sp, r7
 8003080:	bc80      	pop	{r7}
 8003082:	4770      	bx	lr

08003084 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b088      	sub	sp, #32
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800308c:	2300      	movs	r3, #0
 800308e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800309c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80030a4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030ac:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80030ae:	7bfb      	ldrb	r3, [r7, #15]
 80030b0:	2b10      	cmp	r3, #16
 80030b2:	d003      	beq.n	80030bc <HAL_I2C_EV_IRQHandler+0x38>
 80030b4:	7bfb      	ldrb	r3, [r7, #15]
 80030b6:	2b40      	cmp	r3, #64	; 0x40
 80030b8:	f040 80c1 	bne.w	800323e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	699b      	ldr	r3, [r3, #24]
 80030c2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d10d      	bne.n	80030f2 <HAL_I2C_EV_IRQHandler+0x6e>
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80030dc:	d003      	beq.n	80030e6 <HAL_I2C_EV_IRQHandler+0x62>
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80030e4:	d101      	bne.n	80030ea <HAL_I2C_EV_IRQHandler+0x66>
 80030e6:	2301      	movs	r3, #1
 80030e8:	e000      	b.n	80030ec <HAL_I2C_EV_IRQHandler+0x68>
 80030ea:	2300      	movs	r3, #0
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	f000 8132 	beq.w	8003356 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	f003 0301 	and.w	r3, r3, #1
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d00c      	beq.n	8003116 <HAL_I2C_EV_IRQHandler+0x92>
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	0a5b      	lsrs	r3, r3, #9
 8003100:	f003 0301 	and.w	r3, r3, #1
 8003104:	2b00      	cmp	r3, #0
 8003106:	d006      	beq.n	8003116 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f001 fc87 	bl	8004a1c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 fd85 	bl	8003c1e <I2C_Master_SB>
 8003114:	e092      	b.n	800323c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	08db      	lsrs	r3, r3, #3
 800311a:	f003 0301 	and.w	r3, r3, #1
 800311e:	2b00      	cmp	r3, #0
 8003120:	d009      	beq.n	8003136 <HAL_I2C_EV_IRQHandler+0xb2>
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	0a5b      	lsrs	r3, r3, #9
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	2b00      	cmp	r3, #0
 800312c:	d003      	beq.n	8003136 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f000 fdfa 	bl	8003d28 <I2C_Master_ADD10>
 8003134:	e082      	b.n	800323c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	085b      	lsrs	r3, r3, #1
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	2b00      	cmp	r3, #0
 8003140:	d009      	beq.n	8003156 <HAL_I2C_EV_IRQHandler+0xd2>
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	0a5b      	lsrs	r3, r3, #9
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	2b00      	cmp	r3, #0
 800314c:	d003      	beq.n	8003156 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f000 fe13 	bl	8003d7a <I2C_Master_ADDR>
 8003154:	e072      	b.n	800323c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	089b      	lsrs	r3, r3, #2
 800315a:	f003 0301 	and.w	r3, r3, #1
 800315e:	2b00      	cmp	r3, #0
 8003160:	d03b      	beq.n	80031da <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800316c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003170:	f000 80f3 	beq.w	800335a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	09db      	lsrs	r3, r3, #7
 8003178:	f003 0301 	and.w	r3, r3, #1
 800317c:	2b00      	cmp	r3, #0
 800317e:	d00f      	beq.n	80031a0 <HAL_I2C_EV_IRQHandler+0x11c>
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	0a9b      	lsrs	r3, r3, #10
 8003184:	f003 0301 	and.w	r3, r3, #1
 8003188:	2b00      	cmp	r3, #0
 800318a:	d009      	beq.n	80031a0 <HAL_I2C_EV_IRQHandler+0x11c>
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	089b      	lsrs	r3, r3, #2
 8003190:	f003 0301 	and.w	r3, r3, #1
 8003194:	2b00      	cmp	r3, #0
 8003196:	d103      	bne.n	80031a0 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	f000 f9f1 	bl	8003580 <I2C_MasterTransmit_TXE>
 800319e:	e04d      	b.n	800323c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	089b      	lsrs	r3, r3, #2
 80031a4:	f003 0301 	and.w	r3, r3, #1
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	f000 80d6 	beq.w	800335a <HAL_I2C_EV_IRQHandler+0x2d6>
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	0a5b      	lsrs	r3, r3, #9
 80031b2:	f003 0301 	and.w	r3, r3, #1
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	f000 80cf 	beq.w	800335a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80031bc:	7bbb      	ldrb	r3, [r7, #14]
 80031be:	2b21      	cmp	r3, #33	; 0x21
 80031c0:	d103      	bne.n	80031ca <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f000 fa78 	bl	80036b8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80031c8:	e0c7      	b.n	800335a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
 80031cc:	2b40      	cmp	r3, #64	; 0x40
 80031ce:	f040 80c4 	bne.w	800335a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f000 fae6 	bl	80037a4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80031d8:	e0bf      	b.n	800335a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031e8:	f000 80b7 	beq.w	800335a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	099b      	lsrs	r3, r3, #6
 80031f0:	f003 0301 	and.w	r3, r3, #1
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d00f      	beq.n	8003218 <HAL_I2C_EV_IRQHandler+0x194>
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	0a9b      	lsrs	r3, r3, #10
 80031fc:	f003 0301 	and.w	r3, r3, #1
 8003200:	2b00      	cmp	r3, #0
 8003202:	d009      	beq.n	8003218 <HAL_I2C_EV_IRQHandler+0x194>
 8003204:	69fb      	ldr	r3, [r7, #28]
 8003206:	089b      	lsrs	r3, r3, #2
 8003208:	f003 0301 	and.w	r3, r3, #1
 800320c:	2b00      	cmp	r3, #0
 800320e:	d103      	bne.n	8003218 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	f000 fb5f 	bl	80038d4 <I2C_MasterReceive_RXNE>
 8003216:	e011      	b.n	800323c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	089b      	lsrs	r3, r3, #2
 800321c:	f003 0301 	and.w	r3, r3, #1
 8003220:	2b00      	cmp	r3, #0
 8003222:	f000 809a 	beq.w	800335a <HAL_I2C_EV_IRQHandler+0x2d6>
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	0a5b      	lsrs	r3, r3, #9
 800322a:	f003 0301 	and.w	r3, r3, #1
 800322e:	2b00      	cmp	r3, #0
 8003230:	f000 8093 	beq.w	800335a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f000 fc08 	bl	8003a4a <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800323a:	e08e      	b.n	800335a <HAL_I2C_EV_IRQHandler+0x2d6>
 800323c:	e08d      	b.n	800335a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003242:	2b00      	cmp	r3, #0
 8003244:	d004      	beq.n	8003250 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	695b      	ldr	r3, [r3, #20]
 800324c:	61fb      	str	r3, [r7, #28]
 800324e:	e007      	b.n	8003260 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	695b      	ldr	r3, [r3, #20]
 800325e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	085b      	lsrs	r3, r3, #1
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	2b00      	cmp	r3, #0
 800326a:	d012      	beq.n	8003292 <HAL_I2C_EV_IRQHandler+0x20e>
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	0a5b      	lsrs	r3, r3, #9
 8003270:	f003 0301 	and.w	r3, r3, #1
 8003274:	2b00      	cmp	r3, #0
 8003276:	d00c      	beq.n	8003292 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327c:	2b00      	cmp	r3, #0
 800327e:	d003      	beq.n	8003288 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003288:	69b9      	ldr	r1, [r7, #24]
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f000 ffcc 	bl	8004228 <I2C_Slave_ADDR>
 8003290:	e066      	b.n	8003360 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	091b      	lsrs	r3, r3, #4
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	2b00      	cmp	r3, #0
 800329c:	d009      	beq.n	80032b2 <HAL_I2C_EV_IRQHandler+0x22e>
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	0a5b      	lsrs	r3, r3, #9
 80032a2:	f003 0301 	and.w	r3, r3, #1
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d003      	beq.n	80032b2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f001 f806 	bl	80042bc <I2C_Slave_STOPF>
 80032b0:	e056      	b.n	8003360 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80032b2:	7bbb      	ldrb	r3, [r7, #14]
 80032b4:	2b21      	cmp	r3, #33	; 0x21
 80032b6:	d002      	beq.n	80032be <HAL_I2C_EV_IRQHandler+0x23a>
 80032b8:	7bbb      	ldrb	r3, [r7, #14]
 80032ba:	2b29      	cmp	r3, #41	; 0x29
 80032bc:	d125      	bne.n	800330a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	09db      	lsrs	r3, r3, #7
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d00f      	beq.n	80032ea <HAL_I2C_EV_IRQHandler+0x266>
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	0a9b      	lsrs	r3, r3, #10
 80032ce:	f003 0301 	and.w	r3, r3, #1
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d009      	beq.n	80032ea <HAL_I2C_EV_IRQHandler+0x266>
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	089b      	lsrs	r3, r3, #2
 80032da:	f003 0301 	and.w	r3, r3, #1
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d103      	bne.n	80032ea <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 fee4 	bl	80040b0 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80032e8:	e039      	b.n	800335e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	089b      	lsrs	r3, r3, #2
 80032ee:	f003 0301 	and.w	r3, r3, #1
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d033      	beq.n	800335e <HAL_I2C_EV_IRQHandler+0x2da>
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	0a5b      	lsrs	r3, r3, #9
 80032fa:	f003 0301 	and.w	r3, r3, #1
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d02d      	beq.n	800335e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 ff11 	bl	800412a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003308:	e029      	b.n	800335e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	099b      	lsrs	r3, r3, #6
 800330e:	f003 0301 	and.w	r3, r3, #1
 8003312:	2b00      	cmp	r3, #0
 8003314:	d00f      	beq.n	8003336 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	0a9b      	lsrs	r3, r3, #10
 800331a:	f003 0301 	and.w	r3, r3, #1
 800331e:	2b00      	cmp	r3, #0
 8003320:	d009      	beq.n	8003336 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	089b      	lsrs	r3, r3, #2
 8003326:	f003 0301 	and.w	r3, r3, #1
 800332a:	2b00      	cmp	r3, #0
 800332c:	d103      	bne.n	8003336 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f000 ff1b 	bl	800416a <I2C_SlaveReceive_RXNE>
 8003334:	e014      	b.n	8003360 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	089b      	lsrs	r3, r3, #2
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	2b00      	cmp	r3, #0
 8003340:	d00e      	beq.n	8003360 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	0a5b      	lsrs	r3, r3, #9
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	2b00      	cmp	r3, #0
 800334c:	d008      	beq.n	8003360 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f000 ff49 	bl	80041e6 <I2C_SlaveReceive_BTF>
 8003354:	e004      	b.n	8003360 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003356:	bf00      	nop
 8003358:	e002      	b.n	8003360 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800335a:	bf00      	nop
 800335c:	e000      	b.n	8003360 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800335e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003360:	3720      	adds	r7, #32
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}

08003366 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003366:	b580      	push	{r7, lr}
 8003368:	b08a      	sub	sp, #40	; 0x28
 800336a:	af00      	add	r7, sp, #0
 800336c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	695b      	ldr	r3, [r3, #20]
 8003374:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800337e:	2300      	movs	r3, #0
 8003380:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003388:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800338a:	6a3b      	ldr	r3, [r7, #32]
 800338c:	0a1b      	lsrs	r3, r3, #8
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	2b00      	cmp	r3, #0
 8003394:	d016      	beq.n	80033c4 <HAL_I2C_ER_IRQHandler+0x5e>
 8003396:	69fb      	ldr	r3, [r7, #28]
 8003398:	0a1b      	lsrs	r3, r3, #8
 800339a:	f003 0301 	and.w	r3, r3, #1
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d010      	beq.n	80033c4 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80033a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a4:	f043 0301 	orr.w	r3, r3, #1
 80033a8:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80033b2:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80033c2:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80033c4:	6a3b      	ldr	r3, [r7, #32]
 80033c6:	0a5b      	lsrs	r3, r3, #9
 80033c8:	f003 0301 	and.w	r3, r3, #1
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d00e      	beq.n	80033ee <HAL_I2C_ER_IRQHandler+0x88>
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	0a1b      	lsrs	r3, r3, #8
 80033d4:	f003 0301 	and.w	r3, r3, #1
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d008      	beq.n	80033ee <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80033dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033de:	f043 0302 	orr.w	r3, r3, #2
 80033e2:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80033ec:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80033ee:	6a3b      	ldr	r3, [r7, #32]
 80033f0:	0a9b      	lsrs	r3, r3, #10
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d03f      	beq.n	800347a <HAL_I2C_ER_IRQHandler+0x114>
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	0a1b      	lsrs	r3, r3, #8
 80033fe:	f003 0301 	and.w	r3, r3, #1
 8003402:	2b00      	cmp	r3, #0
 8003404:	d039      	beq.n	800347a <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8003406:	7efb      	ldrb	r3, [r7, #27]
 8003408:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800340e:	b29b      	uxth	r3, r3
 8003410:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003418:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800341e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003420:	7ebb      	ldrb	r3, [r7, #26]
 8003422:	2b20      	cmp	r3, #32
 8003424:	d112      	bne.n	800344c <HAL_I2C_ER_IRQHandler+0xe6>
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d10f      	bne.n	800344c <HAL_I2C_ER_IRQHandler+0xe6>
 800342c:	7cfb      	ldrb	r3, [r7, #19]
 800342e:	2b21      	cmp	r3, #33	; 0x21
 8003430:	d008      	beq.n	8003444 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003432:	7cfb      	ldrb	r3, [r7, #19]
 8003434:	2b29      	cmp	r3, #41	; 0x29
 8003436:	d005      	beq.n	8003444 <HAL_I2C_ER_IRQHandler+0xde>
 8003438:	7cfb      	ldrb	r3, [r7, #19]
 800343a:	2b28      	cmp	r3, #40	; 0x28
 800343c:	d106      	bne.n	800344c <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2b21      	cmp	r3, #33	; 0x21
 8003442:	d103      	bne.n	800344c <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	f001 f869 	bl	800451c <I2C_Slave_AF>
 800344a:	e016      	b.n	800347a <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003454:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003458:	f043 0304 	orr.w	r3, r3, #4
 800345c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800345e:	7efb      	ldrb	r3, [r7, #27]
 8003460:	2b10      	cmp	r3, #16
 8003462:	d002      	beq.n	800346a <HAL_I2C_ER_IRQHandler+0x104>
 8003464:	7efb      	ldrb	r3, [r7, #27]
 8003466:	2b40      	cmp	r3, #64	; 0x40
 8003468:	d107      	bne.n	800347a <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003478:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800347a:	6a3b      	ldr	r3, [r7, #32]
 800347c:	0adb      	lsrs	r3, r3, #11
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00e      	beq.n	80034a4 <HAL_I2C_ER_IRQHandler+0x13e>
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	0a1b      	lsrs	r3, r3, #8
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b00      	cmp	r3, #0
 8003490:	d008      	beq.n	80034a4 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003494:	f043 0308 	orr.w	r3, r3, #8
 8003498:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80034a2:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80034a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d008      	beq.n	80034bc <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b0:	431a      	orrs	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f001 f8a4 	bl	8004604 <I2C_ITError>
  }
}
 80034bc:	bf00      	nop
 80034be:	3728      	adds	r7, #40	; 0x28
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80034cc:	bf00      	nop
 80034ce:	370c      	adds	r7, #12
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bc80      	pop	{r7}
 80034d4:	4770      	bx	lr

080034d6 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b083      	sub	sp, #12
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bc80      	pop	{r7}
 80034e6:	4770      	bx	lr

080034e8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bc80      	pop	{r7}
 80034f8:	4770      	bx	lr

080034fa <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80034fa:	b480      	push	{r7}
 80034fc:	b083      	sub	sp, #12
 80034fe:	af00      	add	r7, sp, #0
 8003500:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003502:	bf00      	nop
 8003504:	370c      	adds	r7, #12
 8003506:	46bd      	mov	sp, r7
 8003508:	bc80      	pop	{r7}
 800350a:	4770      	bx	lr

0800350c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	460b      	mov	r3, r1
 8003516:	70fb      	strb	r3, [r7, #3]
 8003518:	4613      	mov	r3, r2
 800351a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800351c:	bf00      	nop
 800351e:	370c      	adds	r7, #12
 8003520:	46bd      	mov	sp, r7
 8003522:	bc80      	pop	{r7}
 8003524:	4770      	bx	lr

08003526 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003526:	b480      	push	{r7}
 8003528:	b083      	sub	sp, #12
 800352a:	af00      	add	r7, sp, #0
 800352c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800352e:	bf00      	nop
 8003530:	370c      	adds	r7, #12
 8003532:	46bd      	mov	sp, r7
 8003534:	bc80      	pop	{r7}
 8003536:	4770      	bx	lr

08003538 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003540:	bf00      	nop
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	bc80      	pop	{r7}
 8003548:	4770      	bx	lr

0800354a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800354a:	b480      	push	{r7}
 800354c:	b083      	sub	sp, #12
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003552:	bf00      	nop
 8003554:	370c      	adds	r7, #12
 8003556:	46bd      	mov	sp, r7
 8003558:	bc80      	pop	{r7}
 800355a:	4770      	bx	lr

0800355c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	bc80      	pop	{r7}
 800356c:	4770      	bx	lr

0800356e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800356e:	b480      	push	{r7}
 8003570:	b083      	sub	sp, #12
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003576:	bf00      	nop
 8003578:	370c      	adds	r7, #12
 800357a:	46bd      	mov	sp, r7
 800357c:	bc80      	pop	{r7}
 800357e:	4770      	bx	lr

08003580 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800358e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003596:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800359c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d150      	bne.n	8003648 <I2C_MasterTransmit_TXE+0xc8>
 80035a6:	7bfb      	ldrb	r3, [r7, #15]
 80035a8:	2b21      	cmp	r3, #33	; 0x21
 80035aa:	d14d      	bne.n	8003648 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	2b08      	cmp	r3, #8
 80035b0:	d01d      	beq.n	80035ee <I2C_MasterTransmit_TXE+0x6e>
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	2b20      	cmp	r3, #32
 80035b6:	d01a      	beq.n	80035ee <I2C_MasterTransmit_TXE+0x6e>
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80035be:	d016      	beq.n	80035ee <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	685a      	ldr	r2, [r3, #4]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80035ce:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2211      	movs	r2, #17
 80035d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2220      	movs	r2, #32
 80035e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f7ff ff6c 	bl	80034c4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80035ec:	e060      	b.n	80036b0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	685a      	ldr	r2, [r3, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80035fc:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800360c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2220      	movs	r2, #32
 8003618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003622:	b2db      	uxtb	r3, r3
 8003624:	2b40      	cmp	r3, #64	; 0x40
 8003626:	d107      	bne.n	8003638 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	f7ff ff81 	bl	8003538 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003636:	e03b      	b.n	80036b0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f7ff ff3f 	bl	80034c4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003646:	e033      	b.n	80036b0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003648:	7bfb      	ldrb	r3, [r7, #15]
 800364a:	2b21      	cmp	r3, #33	; 0x21
 800364c:	d005      	beq.n	800365a <I2C_MasterTransmit_TXE+0xda>
 800364e:	7bbb      	ldrb	r3, [r7, #14]
 8003650:	2b40      	cmp	r3, #64	; 0x40
 8003652:	d12d      	bne.n	80036b0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003654:	7bfb      	ldrb	r3, [r7, #15]
 8003656:	2b22      	cmp	r3, #34	; 0x22
 8003658:	d12a      	bne.n	80036b0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800365e:	b29b      	uxth	r3, r3
 8003660:	2b00      	cmp	r3, #0
 8003662:	d108      	bne.n	8003676 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	685a      	ldr	r2, [r3, #4]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003672:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003674:	e01c      	b.n	80036b0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800367c:	b2db      	uxtb	r3, r3
 800367e:	2b40      	cmp	r3, #64	; 0x40
 8003680:	d103      	bne.n	800368a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 f88e 	bl	80037a4 <I2C_MemoryTransmit_TXE_BTF>
}
 8003688:	e012      	b.n	80036b0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800368e:	781a      	ldrb	r2, [r3, #0]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369a:	1c5a      	adds	r2, r3, #1
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	3b01      	subs	r3, #1
 80036a8:	b29a      	uxth	r2, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80036ae:	e7ff      	b.n	80036b0 <I2C_MasterTransmit_TXE+0x130>
 80036b0:	bf00      	nop
 80036b2:	3710      	adds	r7, #16
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	2b21      	cmp	r3, #33	; 0x21
 80036d0:	d164      	bne.n	800379c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d012      	beq.n	8003702 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e0:	781a      	ldrb	r2, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ec:	1c5a      	adds	r2, r3, #1
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	3b01      	subs	r3, #1
 80036fa:	b29a      	uxth	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003700:	e04c      	b.n	800379c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2b08      	cmp	r3, #8
 8003706:	d01d      	beq.n	8003744 <I2C_MasterTransmit_BTF+0x8c>
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2b20      	cmp	r3, #32
 800370c:	d01a      	beq.n	8003744 <I2C_MasterTransmit_BTF+0x8c>
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003714:	d016      	beq.n	8003744 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	685a      	ldr	r2, [r3, #4]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003724:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2211      	movs	r2, #17
 800372a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2220      	movs	r2, #32
 8003738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f7ff fec1 	bl	80034c4 <HAL_I2C_MasterTxCpltCallback>
}
 8003742:	e02b      	b.n	800379c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	685a      	ldr	r2, [r3, #4]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003752:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003762:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2220      	movs	r2, #32
 800376e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003778:	b2db      	uxtb	r3, r3
 800377a:	2b40      	cmp	r3, #64	; 0x40
 800377c:	d107      	bne.n	800378e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f7ff fed6 	bl	8003538 <HAL_I2C_MemTxCpltCallback>
}
 800378c:	e006      	b.n	800379c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2200      	movs	r2, #0
 8003792:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f7ff fe94 	bl	80034c4 <HAL_I2C_MasterTxCpltCallback>
}
 800379c:	bf00      	nop
 800379e:	3710      	adds	r7, #16
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}

080037a4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037b2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d11d      	bne.n	80037f8 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d10b      	bne.n	80037dc <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037c8:	b2da      	uxtb	r2, r3
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037d4:	1c9a      	adds	r2, r3, #2
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80037da:	e077      	b.n	80038cc <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	121b      	asrs	r3, r3, #8
 80037e4:	b2da      	uxtb	r2, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037f0:	1c5a      	adds	r2, r3, #1
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	651a      	str	r2, [r3, #80]	; 0x50
}
 80037f6:	e069      	b.n	80038cc <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d10b      	bne.n	8003818 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003804:	b2da      	uxtb	r2, r3
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003810:	1c5a      	adds	r2, r3, #1
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003816:	e059      	b.n	80038cc <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800381c:	2b02      	cmp	r3, #2
 800381e:	d152      	bne.n	80038c6 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003820:	7bfb      	ldrb	r3, [r7, #15]
 8003822:	2b22      	cmp	r3, #34	; 0x22
 8003824:	d10d      	bne.n	8003842 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003834:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800383a:	1c5a      	adds	r2, r3, #1
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003840:	e044      	b.n	80038cc <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003846:	b29b      	uxth	r3, r3
 8003848:	2b00      	cmp	r3, #0
 800384a:	d015      	beq.n	8003878 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800384c:	7bfb      	ldrb	r3, [r7, #15]
 800384e:	2b21      	cmp	r3, #33	; 0x21
 8003850:	d112      	bne.n	8003878 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003856:	781a      	ldrb	r2, [r3, #0]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003862:	1c5a      	adds	r2, r3, #1
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800386c:	b29b      	uxth	r3, r3
 800386e:	3b01      	subs	r3, #1
 8003870:	b29a      	uxth	r2, r3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003876:	e029      	b.n	80038cc <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800387c:	b29b      	uxth	r3, r3
 800387e:	2b00      	cmp	r3, #0
 8003880:	d124      	bne.n	80038cc <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003882:	7bfb      	ldrb	r3, [r7, #15]
 8003884:	2b21      	cmp	r3, #33	; 0x21
 8003886:	d121      	bne.n	80038cc <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	685a      	ldr	r2, [r3, #4]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003896:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038a6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2200      	movs	r2, #0
 80038ac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2220      	movs	r2, #32
 80038b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f7ff fe3a 	bl	8003538 <HAL_I2C_MemTxCpltCallback>
}
 80038c4:	e002      	b.n	80038cc <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80038c6:	6878      	ldr	r0, [r7, #4]
 80038c8:	f7ff fbc8 	bl	800305c <I2C_Flush_DR>
}
 80038cc:	bf00      	nop
 80038ce:	3710      	adds	r7, #16
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b084      	sub	sp, #16
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	2b22      	cmp	r3, #34	; 0x22
 80038e6:	f040 80ac 	bne.w	8003a42 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2b03      	cmp	r3, #3
 80038f6:	d921      	bls.n	800393c <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	691a      	ldr	r2, [r3, #16]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003902:	b2d2      	uxtb	r2, r2
 8003904:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390a:	1c5a      	adds	r2, r3, #1
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003914:	b29b      	uxth	r3, r3
 8003916:	3b01      	subs	r3, #1
 8003918:	b29a      	uxth	r2, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003922:	b29b      	uxth	r3, r3
 8003924:	2b03      	cmp	r3, #3
 8003926:	f040 808c 	bne.w	8003a42 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	685a      	ldr	r2, [r3, #4]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003938:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800393a:	e082      	b.n	8003a42 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003940:	2b02      	cmp	r3, #2
 8003942:	d075      	beq.n	8003a30 <I2C_MasterReceive_RXNE+0x15c>
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2b01      	cmp	r3, #1
 8003948:	d002      	beq.n	8003950 <I2C_MasterReceive_RXNE+0x7c>
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d16f      	bne.n	8003a30 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f001 f831 	bl	80049b8 <I2C_WaitOnSTOPRequestThroughIT>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d142      	bne.n	80039e2 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800396a:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	685a      	ldr	r2, [r3, #4]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800397a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	691a      	ldr	r2, [r3, #16]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003986:	b2d2      	uxtb	r2, r2
 8003988:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398e:	1c5a      	adds	r2, r3, #1
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003998:	b29b      	uxth	r3, r3
 800399a:	3b01      	subs	r3, #1
 800399c:	b29a      	uxth	r2, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2220      	movs	r2, #32
 80039a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b40      	cmp	r3, #64	; 0x40
 80039b4:	d10a      	bne.n	80039cc <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f7ff fdc0 	bl	800354a <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80039ca:	e03a      	b.n	8003a42 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2212      	movs	r2, #18
 80039d8:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f7ff fd7b 	bl	80034d6 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80039e0:	e02f      	b.n	8003a42 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	685a      	ldr	r2, [r3, #4]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80039f0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	691a      	ldr	r2, [r3, #16]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fc:	b2d2      	uxtb	r2, r2
 80039fe:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a04:	1c5a      	adds	r2, r3, #1
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	3b01      	subs	r3, #1
 8003a12:	b29a      	uxth	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2220      	movs	r2, #32
 8003a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f7ff fd97 	bl	800355c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003a2e:	e008      	b.n	8003a42 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	685a      	ldr	r2, [r3, #4]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a3e:	605a      	str	r2, [r3, #4]
}
 8003a40:	e7ff      	b.n	8003a42 <I2C_MasterReceive_RXNE+0x16e>
 8003a42:	bf00      	nop
 8003a44:	3710      	adds	r7, #16
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003a4a:	b580      	push	{r7, lr}
 8003a4c:	b084      	sub	sp, #16
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a56:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	2b04      	cmp	r3, #4
 8003a60:	d11b      	bne.n	8003a9a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	685a      	ldr	r2, [r3, #4]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a70:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	691a      	ldr	r2, [r3, #16]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7c:	b2d2      	uxtb	r2, r2
 8003a7e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a84:	1c5a      	adds	r2, r3, #1
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	3b01      	subs	r3, #1
 8003a92:	b29a      	uxth	r2, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003a98:	e0bd      	b.n	8003c16 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	2b03      	cmp	r3, #3
 8003aa2:	d129      	bne.n	8003af8 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	685a      	ldr	r2, [r3, #4]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ab2:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2b04      	cmp	r3, #4
 8003ab8:	d00a      	beq.n	8003ad0 <I2C_MasterReceive_BTF+0x86>
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2b02      	cmp	r3, #2
 8003abe:	d007      	beq.n	8003ad0 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ace:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	691a      	ldr	r2, [r3, #16]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ada:	b2d2      	uxtb	r2, r2
 8003adc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae2:	1c5a      	adds	r2, r3, #1
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	3b01      	subs	r3, #1
 8003af0:	b29a      	uxth	r2, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003af6:	e08e      	b.n	8003c16 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d176      	bne.n	8003bf0 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d002      	beq.n	8003b0e <I2C_MasterReceive_BTF+0xc4>
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2b10      	cmp	r3, #16
 8003b0c:	d108      	bne.n	8003b20 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b1c:	601a      	str	r2, [r3, #0]
 8003b1e:	e019      	b.n	8003b54 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2b04      	cmp	r3, #4
 8003b24:	d002      	beq.n	8003b2c <I2C_MasterReceive_BTF+0xe2>
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d108      	bne.n	8003b3e <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003b3a:	601a      	str	r2, [r3, #0]
 8003b3c:	e00a      	b.n	8003b54 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2b10      	cmp	r3, #16
 8003b42:	d007      	beq.n	8003b54 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b52:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	691a      	ldr	r2, [r3, #16]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5e:	b2d2      	uxtb	r2, r2
 8003b60:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b66:	1c5a      	adds	r2, r3, #1
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	3b01      	subs	r3, #1
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	691a      	ldr	r2, [r3, #16]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b84:	b2d2      	uxtb	r2, r2
 8003b86:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8c:	1c5a      	adds	r2, r3, #1
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	3b01      	subs	r3, #1
 8003b9a:	b29a      	uxth	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	685a      	ldr	r2, [r3, #4]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003bae:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2220      	movs	r2, #32
 8003bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	2b40      	cmp	r3, #64	; 0x40
 8003bc2:	d10a      	bne.n	8003bda <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f7ff fcb9 	bl	800354a <HAL_I2C_MemRxCpltCallback>
}
 8003bd8:	e01d      	b.n	8003c16 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2212      	movs	r2, #18
 8003be6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003be8:	6878      	ldr	r0, [r7, #4]
 8003bea:	f7ff fc74 	bl	80034d6 <HAL_I2C_MasterRxCpltCallback>
}
 8003bee:	e012      	b.n	8003c16 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	691a      	ldr	r2, [r3, #16]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfa:	b2d2      	uxtb	r2, r2
 8003bfc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c02:	1c5a      	adds	r2, r3, #1
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	b29a      	uxth	r2, r3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003c16:	bf00      	nop
 8003c18:	3710      	adds	r7, #16
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}

08003c1e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003c1e:	b480      	push	{r7}
 8003c20:	b083      	sub	sp, #12
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	2b40      	cmp	r3, #64	; 0x40
 8003c30:	d117      	bne.n	8003c62 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d109      	bne.n	8003c4e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	461a      	mov	r2, r3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003c4a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003c4c:	e067      	b.n	8003d1e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	f043 0301 	orr.w	r3, r3, #1
 8003c58:	b2da      	uxtb	r2, r3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	611a      	str	r2, [r3, #16]
}
 8003c60:	e05d      	b.n	8003d1e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c6a:	d133      	bne.n	8003cd4 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	2b21      	cmp	r3, #33	; 0x21
 8003c76:	d109      	bne.n	8003c8c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	461a      	mov	r2, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003c88:	611a      	str	r2, [r3, #16]
 8003c8a:	e008      	b.n	8003c9e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	f043 0301 	orr.w	r3, r3, #1
 8003c96:	b2da      	uxtb	r2, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d004      	beq.n	8003cb0 <I2C_Master_SB+0x92>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d108      	bne.n	8003cc2 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d032      	beq.n	8003d1e <I2C_Master_SB+0x100>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d02d      	beq.n	8003d1e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	685a      	ldr	r2, [r3, #4]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003cd0:	605a      	str	r2, [r3, #4]
}
 8003cd2:	e024      	b.n	8003d1e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d10e      	bne.n	8003cfa <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	11db      	asrs	r3, r3, #7
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	f003 0306 	and.w	r3, r3, #6
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	f063 030f 	orn	r3, r3, #15
 8003cf0:	b2da      	uxtb	r2, r3
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	611a      	str	r2, [r3, #16]
}
 8003cf8:	e011      	b.n	8003d1e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d10d      	bne.n	8003d1e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	11db      	asrs	r3, r3, #7
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	f003 0306 	and.w	r3, r3, #6
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	f063 030e 	orn	r3, r3, #14
 8003d16:	b2da      	uxtb	r2, r3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	611a      	str	r2, [r3, #16]
}
 8003d1e:	bf00      	nop
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bc80      	pop	{r7}
 8003d26:	4770      	bx	lr

08003d28 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d34:	b2da      	uxtb	r2, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d004      	beq.n	8003d4e <I2C_Master_ADD10+0x26>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d108      	bne.n	8003d60 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00c      	beq.n	8003d70 <I2C_Master_ADD10+0x48>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d007      	beq.n	8003d70 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	685a      	ldr	r2, [r3, #4]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d6e:	605a      	str	r2, [r3, #4]
  }
}
 8003d70:	bf00      	nop
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bc80      	pop	{r7}
 8003d78:	4770      	bx	lr

08003d7a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003d7a:	b480      	push	{r7}
 8003d7c:	b091      	sub	sp, #68	; 0x44
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d88:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d90:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d96:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	2b22      	cmp	r3, #34	; 0x22
 8003da2:	f040 8174 	bne.w	800408e <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d10f      	bne.n	8003dce <I2C_Master_ADDR+0x54>
 8003dae:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003db2:	2b40      	cmp	r3, #64	; 0x40
 8003db4:	d10b      	bne.n	8003dce <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003db6:	2300      	movs	r3, #0
 8003db8:	633b      	str	r3, [r7, #48]	; 0x30
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	695b      	ldr	r3, [r3, #20]
 8003dc0:	633b      	str	r3, [r7, #48]	; 0x30
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	699b      	ldr	r3, [r3, #24]
 8003dc8:	633b      	str	r3, [r7, #48]	; 0x30
 8003dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dcc:	e16b      	b.n	80040a6 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d11d      	bne.n	8003e12 <I2C_Master_ADDR+0x98>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	691b      	ldr	r3, [r3, #16]
 8003dda:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003dde:	d118      	bne.n	8003e12 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003de0:	2300      	movs	r3, #0
 8003de2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	699b      	ldr	r3, [r3, #24]
 8003df2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e04:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e0a:	1c5a      	adds	r2, r3, #1
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	651a      	str	r2, [r3, #80]	; 0x50
 8003e10:	e149      	b.n	80040a6 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d113      	bne.n	8003e44 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e30:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e40:	601a      	str	r2, [r3, #0]
 8003e42:	e120      	b.n	8004086 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	f040 808a 	bne.w	8003f64 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e52:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003e56:	d137      	bne.n	8003ec8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e66:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e76:	d113      	bne.n	8003ea0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e86:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e88:	2300      	movs	r3, #0
 8003e8a:	627b      	str	r3, [r7, #36]	; 0x24
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	695b      	ldr	r3, [r3, #20]
 8003e92:	627b      	str	r3, [r7, #36]	; 0x24
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	699b      	ldr	r3, [r3, #24]
 8003e9a:	627b      	str	r3, [r7, #36]	; 0x24
 8003e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9e:	e0f2      	b.n	8004086 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	623b      	str	r3, [r7, #32]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	695b      	ldr	r3, [r3, #20]
 8003eaa:	623b      	str	r3, [r7, #32]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	699b      	ldr	r3, [r3, #24]
 8003eb2:	623b      	str	r3, [r7, #32]
 8003eb4:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ec4:	601a      	str	r2, [r3, #0]
 8003ec6:	e0de      	b.n	8004086 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eca:	2b08      	cmp	r3, #8
 8003ecc:	d02e      	beq.n	8003f2c <I2C_Master_ADDR+0x1b2>
 8003ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ed0:	2b20      	cmp	r3, #32
 8003ed2:	d02b      	beq.n	8003f2c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003ed4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ed6:	2b12      	cmp	r3, #18
 8003ed8:	d102      	bne.n	8003ee0 <I2C_Master_ADDR+0x166>
 8003eda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d125      	bne.n	8003f2c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003ee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ee2:	2b04      	cmp	r3, #4
 8003ee4:	d00e      	beq.n	8003f04 <I2C_Master_ADDR+0x18a>
 8003ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	d00b      	beq.n	8003f04 <I2C_Master_ADDR+0x18a>
 8003eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eee:	2b10      	cmp	r3, #16
 8003ef0:	d008      	beq.n	8003f04 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f00:	601a      	str	r2, [r3, #0]
 8003f02:	e007      	b.n	8003f14 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f12:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f14:	2300      	movs	r3, #0
 8003f16:	61fb      	str	r3, [r7, #28]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	61fb      	str	r3, [r7, #28]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	699b      	ldr	r3, [r3, #24]
 8003f26:	61fb      	str	r3, [r7, #28]
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	e0ac      	b.n	8004086 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f3a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	61bb      	str	r3, [r7, #24]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	61bb      	str	r3, [r7, #24]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	699b      	ldr	r3, [r3, #24]
 8003f4e:	61bb      	str	r3, [r7, #24]
 8003f50:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f60:	601a      	str	r2, [r3, #0]
 8003f62:	e090      	b.n	8004086 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d158      	bne.n	8004020 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f70:	2b04      	cmp	r3, #4
 8003f72:	d021      	beq.n	8003fb8 <I2C_Master_ADDR+0x23e>
 8003f74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d01e      	beq.n	8003fb8 <I2C_Master_ADDR+0x23e>
 8003f7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f7c:	2b10      	cmp	r3, #16
 8003f7e:	d01b      	beq.n	8003fb8 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f8e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f90:	2300      	movs	r3, #0
 8003f92:	617b      	str	r3, [r7, #20]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	695b      	ldr	r3, [r3, #20]
 8003f9a:	617b      	str	r3, [r7, #20]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	699b      	ldr	r3, [r3, #24]
 8003fa2:	617b      	str	r3, [r7, #20]
 8003fa4:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fb4:	601a      	str	r2, [r3, #0]
 8003fb6:	e012      	b.n	8003fde <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003fc6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fc8:	2300      	movs	r3, #0
 8003fca:	613b      	str	r3, [r7, #16]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	695b      	ldr	r3, [r3, #20]
 8003fd2:	613b      	str	r3, [r7, #16]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	699b      	ldr	r3, [r3, #24]
 8003fda:	613b      	str	r3, [r7, #16]
 8003fdc:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fe8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fec:	d14b      	bne.n	8004086 <I2C_Master_ADDR+0x30c>
 8003fee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ff0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ff4:	d00b      	beq.n	800400e <I2C_Master_ADDR+0x294>
 8003ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d008      	beq.n	800400e <I2C_Master_ADDR+0x294>
 8003ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ffe:	2b08      	cmp	r3, #8
 8004000:	d005      	beq.n	800400e <I2C_Master_ADDR+0x294>
 8004002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004004:	2b10      	cmp	r3, #16
 8004006:	d002      	beq.n	800400e <I2C_Master_ADDR+0x294>
 8004008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800400a:	2b20      	cmp	r3, #32
 800400c:	d13b      	bne.n	8004086 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	685a      	ldr	r2, [r3, #4]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800401c:	605a      	str	r2, [r3, #4]
 800401e:	e032      	b.n	8004086 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800402e:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800403a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800403e:	d117      	bne.n	8004070 <I2C_Master_ADDR+0x2f6>
 8004040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004042:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004046:	d00b      	beq.n	8004060 <I2C_Master_ADDR+0x2e6>
 8004048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800404a:	2b01      	cmp	r3, #1
 800404c:	d008      	beq.n	8004060 <I2C_Master_ADDR+0x2e6>
 800404e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004050:	2b08      	cmp	r3, #8
 8004052:	d005      	beq.n	8004060 <I2C_Master_ADDR+0x2e6>
 8004054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004056:	2b10      	cmp	r3, #16
 8004058:	d002      	beq.n	8004060 <I2C_Master_ADDR+0x2e6>
 800405a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800405c:	2b20      	cmp	r3, #32
 800405e:	d107      	bne.n	8004070 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	685a      	ldr	r2, [r3, #4]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800406e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004070:	2300      	movs	r3, #0
 8004072:	60fb      	str	r3, [r7, #12]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	695b      	ldr	r3, [r3, #20]
 800407a:	60fb      	str	r3, [r7, #12]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	699b      	ldr	r3, [r3, #24]
 8004082:	60fb      	str	r3, [r7, #12]
 8004084:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800408c:	e00b      	b.n	80040a6 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800408e:	2300      	movs	r3, #0
 8004090:	60bb      	str	r3, [r7, #8]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	695b      	ldr	r3, [r3, #20]
 8004098:	60bb      	str	r3, [r7, #8]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	699b      	ldr	r3, [r3, #24]
 80040a0:	60bb      	str	r3, [r7, #8]
 80040a2:	68bb      	ldr	r3, [r7, #8]
}
 80040a4:	e7ff      	b.n	80040a6 <I2C_Master_ADDR+0x32c>
 80040a6:	bf00      	nop
 80040a8:	3744      	adds	r7, #68	; 0x44
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bc80      	pop	{r7}
 80040ae:	4770      	bx	lr

080040b0 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040be:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d02b      	beq.n	8004122 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ce:	781a      	ldrb	r2, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040da:	1c5a      	adds	r2, r3, #1
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	3b01      	subs	r3, #1
 80040e8:	b29a      	uxth	r2, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040f2:	b29b      	uxth	r3, r3
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d114      	bne.n	8004122 <I2C_SlaveTransmit_TXE+0x72>
 80040f8:	7bfb      	ldrb	r3, [r7, #15]
 80040fa:	2b29      	cmp	r3, #41	; 0x29
 80040fc:	d111      	bne.n	8004122 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800410c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2221      	movs	r2, #33	; 0x21
 8004112:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2228      	movs	r2, #40	; 0x28
 8004118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f7ff f9e3 	bl	80034e8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004122:	bf00      	nop
 8004124:	3710      	adds	r7, #16
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}

0800412a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800412a:	b480      	push	{r7}
 800412c:	b083      	sub	sp, #12
 800412e:	af00      	add	r7, sp, #0
 8004130:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004136:	b29b      	uxth	r3, r3
 8004138:	2b00      	cmp	r3, #0
 800413a:	d011      	beq.n	8004160 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004140:	781a      	ldrb	r2, [r3, #0]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414c:	1c5a      	adds	r2, r3, #1
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004156:	b29b      	uxth	r3, r3
 8004158:	3b01      	subs	r3, #1
 800415a:	b29a      	uxth	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004160:	bf00      	nop
 8004162:	370c      	adds	r7, #12
 8004164:	46bd      	mov	sp, r7
 8004166:	bc80      	pop	{r7}
 8004168:	4770      	bx	lr

0800416a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800416a:	b580      	push	{r7, lr}
 800416c:	b084      	sub	sp, #16
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004178:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800417e:	b29b      	uxth	r3, r3
 8004180:	2b00      	cmp	r3, #0
 8004182:	d02c      	beq.n	80041de <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	691a      	ldr	r2, [r3, #16]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418e:	b2d2      	uxtb	r2, r2
 8004190:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004196:	1c5a      	adds	r2, r3, #1
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	3b01      	subs	r3, #1
 80041a4:	b29a      	uxth	r2, r3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041ae:	b29b      	uxth	r3, r3
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d114      	bne.n	80041de <I2C_SlaveReceive_RXNE+0x74>
 80041b4:	7bfb      	ldrb	r3, [r7, #15]
 80041b6:	2b2a      	cmp	r3, #42	; 0x2a
 80041b8:	d111      	bne.n	80041de <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	685a      	ldr	r2, [r3, #4]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041c8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2222      	movs	r2, #34	; 0x22
 80041ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2228      	movs	r2, #40	; 0x28
 80041d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f7ff f98e 	bl	80034fa <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80041de:	bf00      	nop
 80041e0:	3710      	adds	r7, #16
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}

080041e6 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80041e6:	b480      	push	{r7}
 80041e8:	b083      	sub	sp, #12
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d012      	beq.n	800421e <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	691a      	ldr	r2, [r3, #16]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004202:	b2d2      	uxtb	r2, r2
 8004204:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420a:	1c5a      	adds	r2, r3, #1
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004214:	b29b      	uxth	r3, r3
 8004216:	3b01      	subs	r3, #1
 8004218:	b29a      	uxth	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800421e:	bf00      	nop
 8004220:	370c      	adds	r7, #12
 8004222:	46bd      	mov	sp, r7
 8004224:	bc80      	pop	{r7}
 8004226:	4770      	bx	lr

08004228 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004232:	2300      	movs	r3, #0
 8004234:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800423c:	b2db      	uxtb	r3, r3
 800423e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004242:	2b28      	cmp	r3, #40	; 0x28
 8004244:	d127      	bne.n	8004296 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	685a      	ldr	r2, [r3, #4]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004254:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	089b      	lsrs	r3, r3, #2
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	2b00      	cmp	r3, #0
 8004260:	d101      	bne.n	8004266 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004262:	2301      	movs	r3, #1
 8004264:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	09db      	lsrs	r3, r3, #7
 800426a:	f003 0301 	and.w	r3, r3, #1
 800426e:	2b00      	cmp	r3, #0
 8004270:	d103      	bne.n	800427a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	68db      	ldr	r3, [r3, #12]
 8004276:	81bb      	strh	r3, [r7, #12]
 8004278:	e002      	b.n	8004280 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2200      	movs	r2, #0
 8004284:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004288:	89ba      	ldrh	r2, [r7, #12]
 800428a:	7bfb      	ldrb	r3, [r7, #15]
 800428c:	4619      	mov	r1, r3
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f7ff f93c 	bl	800350c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004294:	e00e      	b.n	80042b4 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004296:	2300      	movs	r3, #0
 8004298:	60bb      	str	r3, [r7, #8]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	695b      	ldr	r3, [r3, #20]
 80042a0:	60bb      	str	r3, [r7, #8]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	699b      	ldr	r3, [r3, #24]
 80042a8:	60bb      	str	r3, [r7, #8]
 80042aa:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80042b4:	bf00      	nop
 80042b6:	3710      	adds	r7, #16
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042ca:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	685a      	ldr	r2, [r3, #4]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80042da:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80042dc:	2300      	movs	r3, #0
 80042de:	60bb      	str	r3, [r7, #8]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	695b      	ldr	r3, [r3, #20]
 80042e6:	60bb      	str	r3, [r7, #8]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f042 0201 	orr.w	r2, r2, #1
 80042f6:	601a      	str	r2, [r3, #0]
 80042f8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004308:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004314:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004318:	d172      	bne.n	8004400 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800431a:	7bfb      	ldrb	r3, [r7, #15]
 800431c:	2b22      	cmp	r3, #34	; 0x22
 800431e:	d002      	beq.n	8004326 <I2C_Slave_STOPF+0x6a>
 8004320:	7bfb      	ldrb	r3, [r7, #15]
 8004322:	2b2a      	cmp	r3, #42	; 0x2a
 8004324:	d135      	bne.n	8004392 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	b29a      	uxth	r2, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004338:	b29b      	uxth	r3, r3
 800433a:	2b00      	cmp	r3, #0
 800433c:	d005      	beq.n	800434a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004342:	f043 0204 	orr.w	r2, r3, #4
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	685a      	ldr	r2, [r3, #4]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004358:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800435e:	4618      	mov	r0, r3
 8004360:	f7fe fb10 	bl	8002984 <HAL_DMA_GetState>
 8004364:	4603      	mov	r3, r0
 8004366:	2b01      	cmp	r3, #1
 8004368:	d049      	beq.n	80043fe <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800436e:	4a69      	ldr	r2, [pc, #420]	; (8004514 <I2C_Slave_STOPF+0x258>)
 8004370:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004376:	4618      	mov	r0, r3
 8004378:	f7fe f986 	bl	8002688 <HAL_DMA_Abort_IT>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d03d      	beq.n	80043fe <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004386:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800438c:	4610      	mov	r0, r2
 800438e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004390:	e035      	b.n	80043fe <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	b29a      	uxth	r2, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d005      	beq.n	80043b6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ae:	f043 0204 	orr.w	r2, r3, #4
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685a      	ldr	r2, [r3, #4]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043c4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043ca:	4618      	mov	r0, r3
 80043cc:	f7fe fada 	bl	8002984 <HAL_DMA_GetState>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d014      	beq.n	8004400 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043da:	4a4e      	ldr	r2, [pc, #312]	; (8004514 <I2C_Slave_STOPF+0x258>)
 80043dc:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043e2:	4618      	mov	r0, r3
 80043e4:	f7fe f950 	bl	8002688 <HAL_DMA_Abort_IT>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d008      	beq.n	8004400 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80043f8:	4610      	mov	r0, r2
 80043fa:	4798      	blx	r3
 80043fc:	e000      	b.n	8004400 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80043fe:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004404:	b29b      	uxth	r3, r3
 8004406:	2b00      	cmp	r3, #0
 8004408:	d03e      	beq.n	8004488 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	695b      	ldr	r3, [r3, #20]
 8004410:	f003 0304 	and.w	r3, r3, #4
 8004414:	2b04      	cmp	r3, #4
 8004416:	d112      	bne.n	800443e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	691a      	ldr	r2, [r3, #16]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004422:	b2d2      	uxtb	r2, r2
 8004424:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442a:	1c5a      	adds	r2, r3, #1
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004434:	b29b      	uxth	r3, r3
 8004436:	3b01      	subs	r3, #1
 8004438:	b29a      	uxth	r2, r3
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	695b      	ldr	r3, [r3, #20]
 8004444:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004448:	2b40      	cmp	r3, #64	; 0x40
 800444a:	d112      	bne.n	8004472 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	691a      	ldr	r2, [r3, #16]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004456:	b2d2      	uxtb	r2, r2
 8004458:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445e:	1c5a      	adds	r2, r3, #1
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004468:	b29b      	uxth	r3, r3
 800446a:	3b01      	subs	r3, #1
 800446c:	b29a      	uxth	r2, r3
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004476:	b29b      	uxth	r3, r3
 8004478:	2b00      	cmp	r3, #0
 800447a:	d005      	beq.n	8004488 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004480:	f043 0204 	orr.w	r2, r3, #4
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448c:	2b00      	cmp	r3, #0
 800448e:	d003      	beq.n	8004498 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f000 f8b7 	bl	8004604 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004496:	e039      	b.n	800450c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004498:	7bfb      	ldrb	r3, [r7, #15]
 800449a:	2b2a      	cmp	r3, #42	; 0x2a
 800449c:	d109      	bne.n	80044b2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2228      	movs	r2, #40	; 0x28
 80044a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f7ff f824 	bl	80034fa <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	2b28      	cmp	r3, #40	; 0x28
 80044bc:	d111      	bne.n	80044e2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a15      	ldr	r2, [pc, #84]	; (8004518 <I2C_Slave_STOPF+0x25c>)
 80044c2:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2220      	movs	r2, #32
 80044ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2200      	movs	r2, #0
 80044d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f7ff f823 	bl	8003526 <HAL_I2C_ListenCpltCallback>
}
 80044e0:	e014      	b.n	800450c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e6:	2b22      	cmp	r3, #34	; 0x22
 80044e8:	d002      	beq.n	80044f0 <I2C_Slave_STOPF+0x234>
 80044ea:	7bfb      	ldrb	r3, [r7, #15]
 80044ec:	2b22      	cmp	r3, #34	; 0x22
 80044ee:	d10d      	bne.n	800450c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2220      	movs	r2, #32
 80044fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f7fe fff7 	bl	80034fa <HAL_I2C_SlaveRxCpltCallback>
}
 800450c:	bf00      	nop
 800450e:	3710      	adds	r7, #16
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}
 8004514:	08004869 	.word	0x08004869
 8004518:	ffff0000 	.word	0xffff0000

0800451c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b084      	sub	sp, #16
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800452a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004530:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	2b08      	cmp	r3, #8
 8004536:	d002      	beq.n	800453e <I2C_Slave_AF+0x22>
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	2b20      	cmp	r3, #32
 800453c:	d129      	bne.n	8004592 <I2C_Slave_AF+0x76>
 800453e:	7bfb      	ldrb	r3, [r7, #15]
 8004540:	2b28      	cmp	r3, #40	; 0x28
 8004542:	d126      	bne.n	8004592 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	4a2e      	ldr	r2, [pc, #184]	; (8004600 <I2C_Slave_AF+0xe4>)
 8004548:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	685a      	ldr	r2, [r3, #4]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004558:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004562:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004572:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2220      	movs	r2, #32
 800457e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f7fe ffcb 	bl	8003526 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004590:	e031      	b.n	80045f6 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004592:	7bfb      	ldrb	r3, [r7, #15]
 8004594:	2b21      	cmp	r3, #33	; 0x21
 8004596:	d129      	bne.n	80045ec <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4a19      	ldr	r2, [pc, #100]	; (8004600 <I2C_Slave_AF+0xe4>)
 800459c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2221      	movs	r2, #33	; 0x21
 80045a2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2220      	movs	r2, #32
 80045a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	685a      	ldr	r2, [r3, #4]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80045c2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80045cc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045dc:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f7fe fd3c 	bl	800305c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f7fe ff7f 	bl	80034e8 <HAL_I2C_SlaveTxCpltCallback>
}
 80045ea:	e004      	b.n	80045f6 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80045f4:	615a      	str	r2, [r3, #20]
}
 80045f6:	bf00      	nop
 80045f8:	3710      	adds	r7, #16
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	ffff0000 	.word	0xffff0000

08004604 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004612:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800461a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800461c:	7bbb      	ldrb	r3, [r7, #14]
 800461e:	2b10      	cmp	r3, #16
 8004620:	d002      	beq.n	8004628 <I2C_ITError+0x24>
 8004622:	7bbb      	ldrb	r3, [r7, #14]
 8004624:	2b40      	cmp	r3, #64	; 0x40
 8004626:	d10a      	bne.n	800463e <I2C_ITError+0x3a>
 8004628:	7bfb      	ldrb	r3, [r7, #15]
 800462a:	2b22      	cmp	r3, #34	; 0x22
 800462c:	d107      	bne.n	800463e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800463c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800463e:	7bfb      	ldrb	r3, [r7, #15]
 8004640:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004644:	2b28      	cmp	r3, #40	; 0x28
 8004646:	d107      	bne.n	8004658 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2200      	movs	r2, #0
 800464c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2228      	movs	r2, #40	; 0x28
 8004652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004656:	e015      	b.n	8004684 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004662:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004666:	d00a      	beq.n	800467e <I2C_ITError+0x7a>
 8004668:	7bfb      	ldrb	r3, [r7, #15]
 800466a:	2b60      	cmp	r3, #96	; 0x60
 800466c:	d007      	beq.n	800467e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2220      	movs	r2, #32
 8004672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800468e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004692:	d162      	bne.n	800475a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	685a      	ldr	r2, [r3, #4]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046a2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046a8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d020      	beq.n	80046f4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046b6:	4a6a      	ldr	r2, [pc, #424]	; (8004860 <I2C_ITError+0x25c>)
 80046b8:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046be:	4618      	mov	r0, r3
 80046c0:	f7fd ffe2 	bl	8002688 <HAL_DMA_Abort_IT>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	f000 8089 	beq.w	80047de <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f022 0201 	bic.w	r2, r2, #1
 80046da:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2220      	movs	r2, #32
 80046e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80046ee:	4610      	mov	r0, r2
 80046f0:	4798      	blx	r3
 80046f2:	e074      	b.n	80047de <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046f8:	4a59      	ldr	r2, [pc, #356]	; (8004860 <I2C_ITError+0x25c>)
 80046fa:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004700:	4618      	mov	r0, r3
 8004702:	f7fd ffc1 	bl	8002688 <HAL_DMA_Abort_IT>
 8004706:	4603      	mov	r3, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d068      	beq.n	80047de <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	695b      	ldr	r3, [r3, #20]
 8004712:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004716:	2b40      	cmp	r3, #64	; 0x40
 8004718:	d10b      	bne.n	8004732 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	691a      	ldr	r2, [r3, #16]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004724:	b2d2      	uxtb	r2, r2
 8004726:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800472c:	1c5a      	adds	r2, r3, #1
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f022 0201 	bic.w	r2, r2, #1
 8004740:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2220      	movs	r2, #32
 8004746:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800474e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004754:	4610      	mov	r0, r2
 8004756:	4798      	blx	r3
 8004758:	e041      	b.n	80047de <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004760:	b2db      	uxtb	r3, r3
 8004762:	2b60      	cmp	r3, #96	; 0x60
 8004764:	d125      	bne.n	80047b2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2220      	movs	r2, #32
 800476a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800477e:	2b40      	cmp	r3, #64	; 0x40
 8004780:	d10b      	bne.n	800479a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	691a      	ldr	r2, [r3, #16]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800478c:	b2d2      	uxtb	r2, r2
 800478e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004794:	1c5a      	adds	r2, r3, #1
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f022 0201 	bic.w	r2, r2, #1
 80047a8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f7fe fedf 	bl	800356e <HAL_I2C_AbortCpltCallback>
 80047b0:	e015      	b.n	80047de <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	695b      	ldr	r3, [r3, #20]
 80047b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047bc:	2b40      	cmp	r3, #64	; 0x40
 80047be:	d10b      	bne.n	80047d8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	691a      	ldr	r2, [r3, #16]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ca:	b2d2      	uxtb	r2, r2
 80047cc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d2:	1c5a      	adds	r2, r3, #1
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f7fe febf 	bl	800355c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	f003 0301 	and.w	r3, r3, #1
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d10e      	bne.n	800480c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d109      	bne.n	800480c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d104      	bne.n	800480c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004808:	2b00      	cmp	r3, #0
 800480a:	d007      	beq.n	800481c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685a      	ldr	r2, [r3, #4]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800481a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004822:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004828:	f003 0304 	and.w	r3, r3, #4
 800482c:	2b04      	cmp	r3, #4
 800482e:	d113      	bne.n	8004858 <I2C_ITError+0x254>
 8004830:	7bfb      	ldrb	r3, [r7, #15]
 8004832:	2b28      	cmp	r3, #40	; 0x28
 8004834:	d110      	bne.n	8004858 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a0a      	ldr	r2, [pc, #40]	; (8004864 <I2C_ITError+0x260>)
 800483a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2220      	movs	r2, #32
 8004846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f7fe fe67 	bl	8003526 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004858:	bf00      	nop
 800485a:	3710      	adds	r7, #16
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	08004869 	.word	0x08004869
 8004864:	ffff0000 	.word	0xffff0000

08004868 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b086      	sub	sp, #24
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004870:	2300      	movs	r3, #0
 8004872:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004878:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004880:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004882:	4b4b      	ldr	r3, [pc, #300]	; (80049b0 <I2C_DMAAbort+0x148>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	08db      	lsrs	r3, r3, #3
 8004888:	4a4a      	ldr	r2, [pc, #296]	; (80049b4 <I2C_DMAAbort+0x14c>)
 800488a:	fba2 2303 	umull	r2, r3, r2, r3
 800488e:	0a1a      	lsrs	r2, r3, #8
 8004890:	4613      	mov	r3, r2
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	4413      	add	r3, r2
 8004896:	00da      	lsls	r2, r3, #3
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d106      	bne.n	80048b0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a6:	f043 0220 	orr.w	r2, r3, #32
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80048ae:	e00a      	b.n	80048c6 <I2C_DMAAbort+0x5e>
    }
    count--;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	3b01      	subs	r3, #1
 80048b4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048c4:	d0ea      	beq.n	800489c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d003      	beq.n	80048d6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048d2:	2200      	movs	r2, #0
 80048d4:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d003      	beq.n	80048e6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e2:	2200      	movs	r2, #0
 80048e4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048f4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	2200      	movs	r2, #0
 80048fa:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004900:	2b00      	cmp	r3, #0
 8004902:	d003      	beq.n	800490c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004908:	2200      	movs	r2, #0
 800490a:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004910:	2b00      	cmp	r3, #0
 8004912:	d003      	beq.n	800491c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004918:	2200      	movs	r2, #0
 800491a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f022 0201 	bic.w	r2, r2, #1
 800492a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004932:	b2db      	uxtb	r3, r3
 8004934:	2b60      	cmp	r3, #96	; 0x60
 8004936:	d10e      	bne.n	8004956 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	2220      	movs	r2, #32
 800493c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	2200      	movs	r2, #0
 800494c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800494e:	6978      	ldr	r0, [r7, #20]
 8004950:	f7fe fe0d 	bl	800356e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004954:	e027      	b.n	80049a6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004956:	7cfb      	ldrb	r3, [r7, #19]
 8004958:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800495c:	2b28      	cmp	r3, #40	; 0x28
 800495e:	d117      	bne.n	8004990 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f042 0201 	orr.w	r2, r2, #1
 800496e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800497e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	2200      	movs	r2, #0
 8004984:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	2228      	movs	r2, #40	; 0x28
 800498a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800498e:	e007      	b.n	80049a0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	2220      	movs	r2, #32
 8004994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	2200      	movs	r2, #0
 800499c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80049a0:	6978      	ldr	r0, [r7, #20]
 80049a2:	f7fe fddb 	bl	800355c <HAL_I2C_ErrorCallback>
}
 80049a6:	bf00      	nop
 80049a8:	3718      	adds	r7, #24
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	2000001c 	.word	0x2000001c
 80049b4:	14f8b589 	.word	0x14f8b589

080049b8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b085      	sub	sp, #20
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80049c0:	2300      	movs	r3, #0
 80049c2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80049c4:	4b13      	ldr	r3, [pc, #76]	; (8004a14 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	08db      	lsrs	r3, r3, #3
 80049ca:	4a13      	ldr	r2, [pc, #76]	; (8004a18 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80049cc:	fba2 2303 	umull	r2, r3, r2, r3
 80049d0:	0a1a      	lsrs	r2, r3, #8
 80049d2:	4613      	mov	r3, r2
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	4413      	add	r3, r2
 80049d8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	3b01      	subs	r3, #1
 80049de:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d107      	bne.n	80049f6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ea:	f043 0220 	orr.w	r2, r3, #32
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e008      	b.n	8004a08 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a04:	d0e9      	beq.n	80049da <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004a06:	2300      	movs	r3, #0
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3714      	adds	r7, #20
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bc80      	pop	{r7}
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop
 8004a14:	2000001c 	.word	0x2000001c
 8004a18:	14f8b589 	.word	0x14f8b589

08004a1c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a28:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004a2c:	d103      	bne.n	8004a36 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2201      	movs	r2, #1
 8004a32:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004a34:	e007      	b.n	8004a46 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a3a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004a3e:	d102      	bne.n	8004a46 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2208      	movs	r2, #8
 8004a44:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004a46:	bf00      	nop
 8004a48:	370c      	adds	r7, #12
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bc80      	pop	{r7}
 8004a4e:	4770      	bx	lr

08004a50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b086      	sub	sp, #24
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e272      	b.n	8004f48 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0301 	and.w	r3, r3, #1
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	f000 8087 	beq.w	8004b7e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a70:	4b92      	ldr	r3, [pc, #584]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	f003 030c 	and.w	r3, r3, #12
 8004a78:	2b04      	cmp	r3, #4
 8004a7a:	d00c      	beq.n	8004a96 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004a7c:	4b8f      	ldr	r3, [pc, #572]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	f003 030c 	and.w	r3, r3, #12
 8004a84:	2b08      	cmp	r3, #8
 8004a86:	d112      	bne.n	8004aae <HAL_RCC_OscConfig+0x5e>
 8004a88:	4b8c      	ldr	r3, [pc, #560]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a94:	d10b      	bne.n	8004aae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a96:	4b89      	ldr	r3, [pc, #548]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d06c      	beq.n	8004b7c <HAL_RCC_OscConfig+0x12c>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d168      	bne.n	8004b7c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e24c      	b.n	8004f48 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ab6:	d106      	bne.n	8004ac6 <HAL_RCC_OscConfig+0x76>
 8004ab8:	4b80      	ldr	r3, [pc, #512]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a7f      	ldr	r2, [pc, #508]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004abe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ac2:	6013      	str	r3, [r2, #0]
 8004ac4:	e02e      	b.n	8004b24 <HAL_RCC_OscConfig+0xd4>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d10c      	bne.n	8004ae8 <HAL_RCC_OscConfig+0x98>
 8004ace:	4b7b      	ldr	r3, [pc, #492]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a7a      	ldr	r2, [pc, #488]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004ad4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ad8:	6013      	str	r3, [r2, #0]
 8004ada:	4b78      	ldr	r3, [pc, #480]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a77      	ldr	r2, [pc, #476]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004ae0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ae4:	6013      	str	r3, [r2, #0]
 8004ae6:	e01d      	b.n	8004b24 <HAL_RCC_OscConfig+0xd4>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004af0:	d10c      	bne.n	8004b0c <HAL_RCC_OscConfig+0xbc>
 8004af2:	4b72      	ldr	r3, [pc, #456]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a71      	ldr	r2, [pc, #452]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004af8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004afc:	6013      	str	r3, [r2, #0]
 8004afe:	4b6f      	ldr	r3, [pc, #444]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a6e      	ldr	r2, [pc, #440]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004b04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b08:	6013      	str	r3, [r2, #0]
 8004b0a:	e00b      	b.n	8004b24 <HAL_RCC_OscConfig+0xd4>
 8004b0c:	4b6b      	ldr	r3, [pc, #428]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a6a      	ldr	r2, [pc, #424]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004b12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b16:	6013      	str	r3, [r2, #0]
 8004b18:	4b68      	ldr	r3, [pc, #416]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a67      	ldr	r2, [pc, #412]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004b1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b22:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d013      	beq.n	8004b54 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b2c:	f7fd f968 	bl	8001e00 <HAL_GetTick>
 8004b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b32:	e008      	b.n	8004b46 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b34:	f7fd f964 	bl	8001e00 <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	2b64      	cmp	r3, #100	; 0x64
 8004b40:	d901      	bls.n	8004b46 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e200      	b.n	8004f48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b46:	4b5d      	ldr	r3, [pc, #372]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d0f0      	beq.n	8004b34 <HAL_RCC_OscConfig+0xe4>
 8004b52:	e014      	b.n	8004b7e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b54:	f7fd f954 	bl	8001e00 <HAL_GetTick>
 8004b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b5a:	e008      	b.n	8004b6e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b5c:	f7fd f950 	bl	8001e00 <HAL_GetTick>
 8004b60:	4602      	mov	r2, r0
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	1ad3      	subs	r3, r2, r3
 8004b66:	2b64      	cmp	r3, #100	; 0x64
 8004b68:	d901      	bls.n	8004b6e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004b6a:	2303      	movs	r3, #3
 8004b6c:	e1ec      	b.n	8004f48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b6e:	4b53      	ldr	r3, [pc, #332]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d1f0      	bne.n	8004b5c <HAL_RCC_OscConfig+0x10c>
 8004b7a:	e000      	b.n	8004b7e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0302 	and.w	r3, r3, #2
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d063      	beq.n	8004c52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b8a:	4b4c      	ldr	r3, [pc, #304]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f003 030c 	and.w	r3, r3, #12
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d00b      	beq.n	8004bae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004b96:	4b49      	ldr	r3, [pc, #292]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	f003 030c 	and.w	r3, r3, #12
 8004b9e:	2b08      	cmp	r3, #8
 8004ba0:	d11c      	bne.n	8004bdc <HAL_RCC_OscConfig+0x18c>
 8004ba2:	4b46      	ldr	r3, [pc, #280]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d116      	bne.n	8004bdc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bae:	4b43      	ldr	r3, [pc, #268]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d005      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x176>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	691b      	ldr	r3, [r3, #16]
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d001      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e1c0      	b.n	8004f48 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bc6:	4b3d      	ldr	r3, [pc, #244]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	695b      	ldr	r3, [r3, #20]
 8004bd2:	00db      	lsls	r3, r3, #3
 8004bd4:	4939      	ldr	r1, [pc, #228]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bda:	e03a      	b.n	8004c52 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	691b      	ldr	r3, [r3, #16]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d020      	beq.n	8004c26 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004be4:	4b36      	ldr	r3, [pc, #216]	; (8004cc0 <HAL_RCC_OscConfig+0x270>)
 8004be6:	2201      	movs	r2, #1
 8004be8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bea:	f7fd f909 	bl	8001e00 <HAL_GetTick>
 8004bee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bf0:	e008      	b.n	8004c04 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bf2:	f7fd f905 	bl	8001e00 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d901      	bls.n	8004c04 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e1a1      	b.n	8004f48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c04:	4b2d      	ldr	r3, [pc, #180]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 0302 	and.w	r3, r3, #2
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d0f0      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c10:	4b2a      	ldr	r3, [pc, #168]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	695b      	ldr	r3, [r3, #20]
 8004c1c:	00db      	lsls	r3, r3, #3
 8004c1e:	4927      	ldr	r1, [pc, #156]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	600b      	str	r3, [r1, #0]
 8004c24:	e015      	b.n	8004c52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c26:	4b26      	ldr	r3, [pc, #152]	; (8004cc0 <HAL_RCC_OscConfig+0x270>)
 8004c28:	2200      	movs	r2, #0
 8004c2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c2c:	f7fd f8e8 	bl	8001e00 <HAL_GetTick>
 8004c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c32:	e008      	b.n	8004c46 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c34:	f7fd f8e4 	bl	8001e00 <HAL_GetTick>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d901      	bls.n	8004c46 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e180      	b.n	8004f48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c46:	4b1d      	ldr	r3, [pc, #116]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0302 	and.w	r3, r3, #2
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d1f0      	bne.n	8004c34 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 0308 	and.w	r3, r3, #8
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d03a      	beq.n	8004cd4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	699b      	ldr	r3, [r3, #24]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d019      	beq.n	8004c9a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c66:	4b17      	ldr	r3, [pc, #92]	; (8004cc4 <HAL_RCC_OscConfig+0x274>)
 8004c68:	2201      	movs	r2, #1
 8004c6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c6c:	f7fd f8c8 	bl	8001e00 <HAL_GetTick>
 8004c70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c72:	e008      	b.n	8004c86 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c74:	f7fd f8c4 	bl	8001e00 <HAL_GetTick>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	1ad3      	subs	r3, r2, r3
 8004c7e:	2b02      	cmp	r3, #2
 8004c80:	d901      	bls.n	8004c86 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e160      	b.n	8004f48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c86:	4b0d      	ldr	r3, [pc, #52]	; (8004cbc <HAL_RCC_OscConfig+0x26c>)
 8004c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8a:	f003 0302 	and.w	r3, r3, #2
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d0f0      	beq.n	8004c74 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004c92:	2001      	movs	r0, #1
 8004c94:	f000 face 	bl	8005234 <RCC_Delay>
 8004c98:	e01c      	b.n	8004cd4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c9a:	4b0a      	ldr	r3, [pc, #40]	; (8004cc4 <HAL_RCC_OscConfig+0x274>)
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ca0:	f7fd f8ae 	bl	8001e00 <HAL_GetTick>
 8004ca4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ca6:	e00f      	b.n	8004cc8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ca8:	f7fd f8aa 	bl	8001e00 <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d908      	bls.n	8004cc8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e146      	b.n	8004f48 <HAL_RCC_OscConfig+0x4f8>
 8004cba:	bf00      	nop
 8004cbc:	40021000 	.word	0x40021000
 8004cc0:	42420000 	.word	0x42420000
 8004cc4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cc8:	4b92      	ldr	r3, [pc, #584]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ccc:	f003 0302 	and.w	r3, r3, #2
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1e9      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0304 	and.w	r3, r3, #4
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f000 80a6 	beq.w	8004e2e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ce6:	4b8b      	ldr	r3, [pc, #556]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004ce8:	69db      	ldr	r3, [r3, #28]
 8004cea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d10d      	bne.n	8004d0e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cf2:	4b88      	ldr	r3, [pc, #544]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004cf4:	69db      	ldr	r3, [r3, #28]
 8004cf6:	4a87      	ldr	r2, [pc, #540]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004cf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cfc:	61d3      	str	r3, [r2, #28]
 8004cfe:	4b85      	ldr	r3, [pc, #532]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004d00:	69db      	ldr	r3, [r3, #28]
 8004d02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d06:	60bb      	str	r3, [r7, #8]
 8004d08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d0e:	4b82      	ldr	r3, [pc, #520]	; (8004f18 <HAL_RCC_OscConfig+0x4c8>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d118      	bne.n	8004d4c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d1a:	4b7f      	ldr	r3, [pc, #508]	; (8004f18 <HAL_RCC_OscConfig+0x4c8>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a7e      	ldr	r2, [pc, #504]	; (8004f18 <HAL_RCC_OscConfig+0x4c8>)
 8004d20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d26:	f7fd f86b 	bl	8001e00 <HAL_GetTick>
 8004d2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d2c:	e008      	b.n	8004d40 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d2e:	f7fd f867 	bl	8001e00 <HAL_GetTick>
 8004d32:	4602      	mov	r2, r0
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	2b64      	cmp	r3, #100	; 0x64
 8004d3a:	d901      	bls.n	8004d40 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	e103      	b.n	8004f48 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d40:	4b75      	ldr	r3, [pc, #468]	; (8004f18 <HAL_RCC_OscConfig+0x4c8>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d0f0      	beq.n	8004d2e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d106      	bne.n	8004d62 <HAL_RCC_OscConfig+0x312>
 8004d54:	4b6f      	ldr	r3, [pc, #444]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004d56:	6a1b      	ldr	r3, [r3, #32]
 8004d58:	4a6e      	ldr	r2, [pc, #440]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004d5a:	f043 0301 	orr.w	r3, r3, #1
 8004d5e:	6213      	str	r3, [r2, #32]
 8004d60:	e02d      	b.n	8004dbe <HAL_RCC_OscConfig+0x36e>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d10c      	bne.n	8004d84 <HAL_RCC_OscConfig+0x334>
 8004d6a:	4b6a      	ldr	r3, [pc, #424]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004d6c:	6a1b      	ldr	r3, [r3, #32]
 8004d6e:	4a69      	ldr	r2, [pc, #420]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004d70:	f023 0301 	bic.w	r3, r3, #1
 8004d74:	6213      	str	r3, [r2, #32]
 8004d76:	4b67      	ldr	r3, [pc, #412]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	4a66      	ldr	r2, [pc, #408]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004d7c:	f023 0304 	bic.w	r3, r3, #4
 8004d80:	6213      	str	r3, [r2, #32]
 8004d82:	e01c      	b.n	8004dbe <HAL_RCC_OscConfig+0x36e>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	2b05      	cmp	r3, #5
 8004d8a:	d10c      	bne.n	8004da6 <HAL_RCC_OscConfig+0x356>
 8004d8c:	4b61      	ldr	r3, [pc, #388]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004d8e:	6a1b      	ldr	r3, [r3, #32]
 8004d90:	4a60      	ldr	r2, [pc, #384]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004d92:	f043 0304 	orr.w	r3, r3, #4
 8004d96:	6213      	str	r3, [r2, #32]
 8004d98:	4b5e      	ldr	r3, [pc, #376]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004d9a:	6a1b      	ldr	r3, [r3, #32]
 8004d9c:	4a5d      	ldr	r2, [pc, #372]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004d9e:	f043 0301 	orr.w	r3, r3, #1
 8004da2:	6213      	str	r3, [r2, #32]
 8004da4:	e00b      	b.n	8004dbe <HAL_RCC_OscConfig+0x36e>
 8004da6:	4b5b      	ldr	r3, [pc, #364]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	4a5a      	ldr	r2, [pc, #360]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004dac:	f023 0301 	bic.w	r3, r3, #1
 8004db0:	6213      	str	r3, [r2, #32]
 8004db2:	4b58      	ldr	r3, [pc, #352]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004db4:	6a1b      	ldr	r3, [r3, #32]
 8004db6:	4a57      	ldr	r2, [pc, #348]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004db8:	f023 0304 	bic.w	r3, r3, #4
 8004dbc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	68db      	ldr	r3, [r3, #12]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d015      	beq.n	8004df2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dc6:	f7fd f81b 	bl	8001e00 <HAL_GetTick>
 8004dca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dcc:	e00a      	b.n	8004de4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dce:	f7fd f817 	bl	8001e00 <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d901      	bls.n	8004de4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004de0:	2303      	movs	r3, #3
 8004de2:	e0b1      	b.n	8004f48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004de4:	4b4b      	ldr	r3, [pc, #300]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004de6:	6a1b      	ldr	r3, [r3, #32]
 8004de8:	f003 0302 	and.w	r3, r3, #2
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d0ee      	beq.n	8004dce <HAL_RCC_OscConfig+0x37e>
 8004df0:	e014      	b.n	8004e1c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004df2:	f7fd f805 	bl	8001e00 <HAL_GetTick>
 8004df6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004df8:	e00a      	b.n	8004e10 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dfa:	f7fd f801 	bl	8001e00 <HAL_GetTick>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	1ad3      	subs	r3, r2, r3
 8004e04:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d901      	bls.n	8004e10 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e09b      	b.n	8004f48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e10:	4b40      	ldr	r3, [pc, #256]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004e12:	6a1b      	ldr	r3, [r3, #32]
 8004e14:	f003 0302 	and.w	r3, r3, #2
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d1ee      	bne.n	8004dfa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004e1c:	7dfb      	ldrb	r3, [r7, #23]
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d105      	bne.n	8004e2e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e22:	4b3c      	ldr	r3, [pc, #240]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004e24:	69db      	ldr	r3, [r3, #28]
 8004e26:	4a3b      	ldr	r2, [pc, #236]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004e28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e2c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	69db      	ldr	r3, [r3, #28]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	f000 8087 	beq.w	8004f46 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e38:	4b36      	ldr	r3, [pc, #216]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	f003 030c 	and.w	r3, r3, #12
 8004e40:	2b08      	cmp	r3, #8
 8004e42:	d061      	beq.n	8004f08 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	69db      	ldr	r3, [r3, #28]
 8004e48:	2b02      	cmp	r3, #2
 8004e4a:	d146      	bne.n	8004eda <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e4c:	4b33      	ldr	r3, [pc, #204]	; (8004f1c <HAL_RCC_OscConfig+0x4cc>)
 8004e4e:	2200      	movs	r2, #0
 8004e50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e52:	f7fc ffd5 	bl	8001e00 <HAL_GetTick>
 8004e56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e58:	e008      	b.n	8004e6c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e5a:	f7fc ffd1 	bl	8001e00 <HAL_GetTick>
 8004e5e:	4602      	mov	r2, r0
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	1ad3      	subs	r3, r2, r3
 8004e64:	2b02      	cmp	r3, #2
 8004e66:	d901      	bls.n	8004e6c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004e68:	2303      	movs	r3, #3
 8004e6a:	e06d      	b.n	8004f48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e6c:	4b29      	ldr	r3, [pc, #164]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1f0      	bne.n	8004e5a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6a1b      	ldr	r3, [r3, #32]
 8004e7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e80:	d108      	bne.n	8004e94 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004e82:	4b24      	ldr	r3, [pc, #144]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	4921      	ldr	r1, [pc, #132]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004e90:	4313      	orrs	r3, r2
 8004e92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e94:	4b1f      	ldr	r3, [pc, #124]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6a19      	ldr	r1, [r3, #32]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea4:	430b      	orrs	r3, r1
 8004ea6:	491b      	ldr	r1, [pc, #108]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004eac:	4b1b      	ldr	r3, [pc, #108]	; (8004f1c <HAL_RCC_OscConfig+0x4cc>)
 8004eae:	2201      	movs	r2, #1
 8004eb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eb2:	f7fc ffa5 	bl	8001e00 <HAL_GetTick>
 8004eb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004eb8:	e008      	b.n	8004ecc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eba:	f7fc ffa1 	bl	8001e00 <HAL_GetTick>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	2b02      	cmp	r3, #2
 8004ec6:	d901      	bls.n	8004ecc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	e03d      	b.n	8004f48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ecc:	4b11      	ldr	r3, [pc, #68]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d0f0      	beq.n	8004eba <HAL_RCC_OscConfig+0x46a>
 8004ed8:	e035      	b.n	8004f46 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eda:	4b10      	ldr	r3, [pc, #64]	; (8004f1c <HAL_RCC_OscConfig+0x4cc>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ee0:	f7fc ff8e 	bl	8001e00 <HAL_GetTick>
 8004ee4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ee6:	e008      	b.n	8004efa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ee8:	f7fc ff8a 	bl	8001e00 <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	2b02      	cmp	r3, #2
 8004ef4:	d901      	bls.n	8004efa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	e026      	b.n	8004f48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004efa:	4b06      	ldr	r3, [pc, #24]	; (8004f14 <HAL_RCC_OscConfig+0x4c4>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1f0      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x498>
 8004f06:	e01e      	b.n	8004f46 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	69db      	ldr	r3, [r3, #28]
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d107      	bne.n	8004f20 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e019      	b.n	8004f48 <HAL_RCC_OscConfig+0x4f8>
 8004f14:	40021000 	.word	0x40021000
 8004f18:	40007000 	.word	0x40007000
 8004f1c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004f20:	4b0b      	ldr	r3, [pc, #44]	; (8004f50 <HAL_RCC_OscConfig+0x500>)
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6a1b      	ldr	r3, [r3, #32]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d106      	bne.n	8004f42 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d001      	beq.n	8004f46 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e000      	b.n	8004f48 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004f46:	2300      	movs	r3, #0
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3718      	adds	r7, #24
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	40021000 	.word	0x40021000

08004f54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d101      	bne.n	8004f68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	e0d0      	b.n	800510a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f68:	4b6a      	ldr	r3, [pc, #424]	; (8005114 <HAL_RCC_ClockConfig+0x1c0>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 0307 	and.w	r3, r3, #7
 8004f70:	683a      	ldr	r2, [r7, #0]
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d910      	bls.n	8004f98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f76:	4b67      	ldr	r3, [pc, #412]	; (8005114 <HAL_RCC_ClockConfig+0x1c0>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f023 0207 	bic.w	r2, r3, #7
 8004f7e:	4965      	ldr	r1, [pc, #404]	; (8005114 <HAL_RCC_ClockConfig+0x1c0>)
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f86:	4b63      	ldr	r3, [pc, #396]	; (8005114 <HAL_RCC_ClockConfig+0x1c0>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0307 	and.w	r3, r3, #7
 8004f8e:	683a      	ldr	r2, [r7, #0]
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d001      	beq.n	8004f98 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e0b8      	b.n	800510a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 0302 	and.w	r3, r3, #2
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d020      	beq.n	8004fe6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0304 	and.w	r3, r3, #4
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d005      	beq.n	8004fbc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fb0:	4b59      	ldr	r3, [pc, #356]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	4a58      	ldr	r2, [pc, #352]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 8004fb6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004fba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 0308 	and.w	r3, r3, #8
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d005      	beq.n	8004fd4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004fc8:	4b53      	ldr	r3, [pc, #332]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	4a52      	ldr	r2, [pc, #328]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 8004fce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004fd2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fd4:	4b50      	ldr	r3, [pc, #320]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	494d      	ldr	r1, [pc, #308]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f003 0301 	and.w	r3, r3, #1
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d040      	beq.n	8005074 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	2b01      	cmp	r3, #1
 8004ff8:	d107      	bne.n	800500a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ffa:	4b47      	ldr	r3, [pc, #284]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005002:	2b00      	cmp	r3, #0
 8005004:	d115      	bne.n	8005032 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e07f      	b.n	800510a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	2b02      	cmp	r3, #2
 8005010:	d107      	bne.n	8005022 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005012:	4b41      	ldr	r3, [pc, #260]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800501a:	2b00      	cmp	r3, #0
 800501c:	d109      	bne.n	8005032 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e073      	b.n	800510a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005022:	4b3d      	ldr	r3, [pc, #244]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0302 	and.w	r3, r3, #2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d101      	bne.n	8005032 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e06b      	b.n	800510a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005032:	4b39      	ldr	r3, [pc, #228]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	f023 0203 	bic.w	r2, r3, #3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	4936      	ldr	r1, [pc, #216]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 8005040:	4313      	orrs	r3, r2
 8005042:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005044:	f7fc fedc 	bl	8001e00 <HAL_GetTick>
 8005048:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800504a:	e00a      	b.n	8005062 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800504c:	f7fc fed8 	bl	8001e00 <HAL_GetTick>
 8005050:	4602      	mov	r2, r0
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	1ad3      	subs	r3, r2, r3
 8005056:	f241 3288 	movw	r2, #5000	; 0x1388
 800505a:	4293      	cmp	r3, r2
 800505c:	d901      	bls.n	8005062 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e053      	b.n	800510a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005062:	4b2d      	ldr	r3, [pc, #180]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	f003 020c 	and.w	r2, r3, #12
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	429a      	cmp	r2, r3
 8005072:	d1eb      	bne.n	800504c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005074:	4b27      	ldr	r3, [pc, #156]	; (8005114 <HAL_RCC_ClockConfig+0x1c0>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f003 0307 	and.w	r3, r3, #7
 800507c:	683a      	ldr	r2, [r7, #0]
 800507e:	429a      	cmp	r2, r3
 8005080:	d210      	bcs.n	80050a4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005082:	4b24      	ldr	r3, [pc, #144]	; (8005114 <HAL_RCC_ClockConfig+0x1c0>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f023 0207 	bic.w	r2, r3, #7
 800508a:	4922      	ldr	r1, [pc, #136]	; (8005114 <HAL_RCC_ClockConfig+0x1c0>)
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	4313      	orrs	r3, r2
 8005090:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005092:	4b20      	ldr	r3, [pc, #128]	; (8005114 <HAL_RCC_ClockConfig+0x1c0>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 0307 	and.w	r3, r3, #7
 800509a:	683a      	ldr	r2, [r7, #0]
 800509c:	429a      	cmp	r2, r3
 800509e:	d001      	beq.n	80050a4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e032      	b.n	800510a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0304 	and.w	r3, r3, #4
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d008      	beq.n	80050c2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050b0:	4b19      	ldr	r3, [pc, #100]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	4916      	ldr	r1, [pc, #88]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 80050be:	4313      	orrs	r3, r2
 80050c0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 0308 	and.w	r3, r3, #8
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d009      	beq.n	80050e2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80050ce:	4b12      	ldr	r3, [pc, #72]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	00db      	lsls	r3, r3, #3
 80050dc:	490e      	ldr	r1, [pc, #56]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 80050de:	4313      	orrs	r3, r2
 80050e0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80050e2:	f000 f821 	bl	8005128 <HAL_RCC_GetSysClockFreq>
 80050e6:	4602      	mov	r2, r0
 80050e8:	4b0b      	ldr	r3, [pc, #44]	; (8005118 <HAL_RCC_ClockConfig+0x1c4>)
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	091b      	lsrs	r3, r3, #4
 80050ee:	f003 030f 	and.w	r3, r3, #15
 80050f2:	490a      	ldr	r1, [pc, #40]	; (800511c <HAL_RCC_ClockConfig+0x1c8>)
 80050f4:	5ccb      	ldrb	r3, [r1, r3]
 80050f6:	fa22 f303 	lsr.w	r3, r2, r3
 80050fa:	4a09      	ldr	r2, [pc, #36]	; (8005120 <HAL_RCC_ClockConfig+0x1cc>)
 80050fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80050fe:	4b09      	ldr	r3, [pc, #36]	; (8005124 <HAL_RCC_ClockConfig+0x1d0>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4618      	mov	r0, r3
 8005104:	f7fc fe3a 	bl	8001d7c <HAL_InitTick>

  return HAL_OK;
 8005108:	2300      	movs	r3, #0
}
 800510a:	4618      	mov	r0, r3
 800510c:	3710      	adds	r7, #16
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}
 8005112:	bf00      	nop
 8005114:	40022000 	.word	0x40022000
 8005118:	40021000 	.word	0x40021000
 800511c:	0800a6e0 	.word	0x0800a6e0
 8005120:	2000001c 	.word	0x2000001c
 8005124:	20000020 	.word	0x20000020

08005128 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005128:	b480      	push	{r7}
 800512a:	b087      	sub	sp, #28
 800512c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800512e:	2300      	movs	r3, #0
 8005130:	60fb      	str	r3, [r7, #12]
 8005132:	2300      	movs	r3, #0
 8005134:	60bb      	str	r3, [r7, #8]
 8005136:	2300      	movs	r3, #0
 8005138:	617b      	str	r3, [r7, #20]
 800513a:	2300      	movs	r3, #0
 800513c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800513e:	2300      	movs	r3, #0
 8005140:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005142:	4b1e      	ldr	r3, [pc, #120]	; (80051bc <HAL_RCC_GetSysClockFreq+0x94>)
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f003 030c 	and.w	r3, r3, #12
 800514e:	2b04      	cmp	r3, #4
 8005150:	d002      	beq.n	8005158 <HAL_RCC_GetSysClockFreq+0x30>
 8005152:	2b08      	cmp	r3, #8
 8005154:	d003      	beq.n	800515e <HAL_RCC_GetSysClockFreq+0x36>
 8005156:	e027      	b.n	80051a8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005158:	4b19      	ldr	r3, [pc, #100]	; (80051c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800515a:	613b      	str	r3, [r7, #16]
      break;
 800515c:	e027      	b.n	80051ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	0c9b      	lsrs	r3, r3, #18
 8005162:	f003 030f 	and.w	r3, r3, #15
 8005166:	4a17      	ldr	r2, [pc, #92]	; (80051c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005168:	5cd3      	ldrb	r3, [r2, r3]
 800516a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005172:	2b00      	cmp	r3, #0
 8005174:	d010      	beq.n	8005198 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005176:	4b11      	ldr	r3, [pc, #68]	; (80051bc <HAL_RCC_GetSysClockFreq+0x94>)
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	0c5b      	lsrs	r3, r3, #17
 800517c:	f003 0301 	and.w	r3, r3, #1
 8005180:	4a11      	ldr	r2, [pc, #68]	; (80051c8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005182:	5cd3      	ldrb	r3, [r2, r3]
 8005184:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a0d      	ldr	r2, [pc, #52]	; (80051c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800518a:	fb03 f202 	mul.w	r2, r3, r2
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	fbb2 f3f3 	udiv	r3, r2, r3
 8005194:	617b      	str	r3, [r7, #20]
 8005196:	e004      	b.n	80051a2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	4a0c      	ldr	r2, [pc, #48]	; (80051cc <HAL_RCC_GetSysClockFreq+0xa4>)
 800519c:	fb02 f303 	mul.w	r3, r2, r3
 80051a0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	613b      	str	r3, [r7, #16]
      break;
 80051a6:	e002      	b.n	80051ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80051a8:	4b05      	ldr	r3, [pc, #20]	; (80051c0 <HAL_RCC_GetSysClockFreq+0x98>)
 80051aa:	613b      	str	r3, [r7, #16]
      break;
 80051ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051ae:	693b      	ldr	r3, [r7, #16]
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	371c      	adds	r7, #28
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bc80      	pop	{r7}
 80051b8:	4770      	bx	lr
 80051ba:	bf00      	nop
 80051bc:	40021000 	.word	0x40021000
 80051c0:	007a1200 	.word	0x007a1200
 80051c4:	0800a6f8 	.word	0x0800a6f8
 80051c8:	0800a708 	.word	0x0800a708
 80051cc:	003d0900 	.word	0x003d0900

080051d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051d0:	b480      	push	{r7}
 80051d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051d4:	4b02      	ldr	r3, [pc, #8]	; (80051e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80051d6:	681b      	ldr	r3, [r3, #0]
}
 80051d8:	4618      	mov	r0, r3
 80051da:	46bd      	mov	sp, r7
 80051dc:	bc80      	pop	{r7}
 80051de:	4770      	bx	lr
 80051e0:	2000001c 	.word	0x2000001c

080051e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80051e8:	f7ff fff2 	bl	80051d0 <HAL_RCC_GetHCLKFreq>
 80051ec:	4602      	mov	r2, r0
 80051ee:	4b05      	ldr	r3, [pc, #20]	; (8005204 <HAL_RCC_GetPCLK1Freq+0x20>)
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	0a1b      	lsrs	r3, r3, #8
 80051f4:	f003 0307 	and.w	r3, r3, #7
 80051f8:	4903      	ldr	r1, [pc, #12]	; (8005208 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051fa:	5ccb      	ldrb	r3, [r1, r3]
 80051fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005200:	4618      	mov	r0, r3
 8005202:	bd80      	pop	{r7, pc}
 8005204:	40021000 	.word	0x40021000
 8005208:	0800a6f0 	.word	0x0800a6f0

0800520c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005210:	f7ff ffde 	bl	80051d0 <HAL_RCC_GetHCLKFreq>
 8005214:	4602      	mov	r2, r0
 8005216:	4b05      	ldr	r3, [pc, #20]	; (800522c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	0adb      	lsrs	r3, r3, #11
 800521c:	f003 0307 	and.w	r3, r3, #7
 8005220:	4903      	ldr	r1, [pc, #12]	; (8005230 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005222:	5ccb      	ldrb	r3, [r1, r3]
 8005224:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005228:	4618      	mov	r0, r3
 800522a:	bd80      	pop	{r7, pc}
 800522c:	40021000 	.word	0x40021000
 8005230:	0800a6f0 	.word	0x0800a6f0

08005234 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005234:	b480      	push	{r7}
 8005236:	b085      	sub	sp, #20
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800523c:	4b0a      	ldr	r3, [pc, #40]	; (8005268 <RCC_Delay+0x34>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a0a      	ldr	r2, [pc, #40]	; (800526c <RCC_Delay+0x38>)
 8005242:	fba2 2303 	umull	r2, r3, r2, r3
 8005246:	0a5b      	lsrs	r3, r3, #9
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	fb02 f303 	mul.w	r3, r2, r3
 800524e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005250:	bf00      	nop
  }
  while (Delay --);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	1e5a      	subs	r2, r3, #1
 8005256:	60fa      	str	r2, [r7, #12]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d1f9      	bne.n	8005250 <RCC_Delay+0x1c>
}
 800525c:	bf00      	nop
 800525e:	bf00      	nop
 8005260:	3714      	adds	r7, #20
 8005262:	46bd      	mov	sp, r7
 8005264:	bc80      	pop	{r7}
 8005266:	4770      	bx	lr
 8005268:	2000001c 	.word	0x2000001c
 800526c:	10624dd3 	.word	0x10624dd3

08005270 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b086      	sub	sp, #24
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005278:	2300      	movs	r3, #0
 800527a:	613b      	str	r3, [r7, #16]
 800527c:	2300      	movs	r3, #0
 800527e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0301 	and.w	r3, r3, #1
 8005288:	2b00      	cmp	r3, #0
 800528a:	d07d      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800528c:	2300      	movs	r3, #0
 800528e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005290:	4b4f      	ldr	r3, [pc, #316]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005292:	69db      	ldr	r3, [r3, #28]
 8005294:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005298:	2b00      	cmp	r3, #0
 800529a:	d10d      	bne.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800529c:	4b4c      	ldr	r3, [pc, #304]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800529e:	69db      	ldr	r3, [r3, #28]
 80052a0:	4a4b      	ldr	r2, [pc, #300]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052a6:	61d3      	str	r3, [r2, #28]
 80052a8:	4b49      	ldr	r3, [pc, #292]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052aa:	69db      	ldr	r3, [r3, #28]
 80052ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052b0:	60bb      	str	r3, [r7, #8]
 80052b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052b4:	2301      	movs	r3, #1
 80052b6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052b8:	4b46      	ldr	r3, [pc, #280]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d118      	bne.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052c4:	4b43      	ldr	r3, [pc, #268]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a42      	ldr	r2, [pc, #264]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052d0:	f7fc fd96 	bl	8001e00 <HAL_GetTick>
 80052d4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052d6:	e008      	b.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052d8:	f7fc fd92 	bl	8001e00 <HAL_GetTick>
 80052dc:	4602      	mov	r2, r0
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	2b64      	cmp	r3, #100	; 0x64
 80052e4:	d901      	bls.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e06d      	b.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052ea:	4b3a      	ldr	r3, [pc, #232]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d0f0      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80052f6:	4b36      	ldr	r3, [pc, #216]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052f8:	6a1b      	ldr	r3, [r3, #32]
 80052fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052fe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d02e      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800530e:	68fa      	ldr	r2, [r7, #12]
 8005310:	429a      	cmp	r2, r3
 8005312:	d027      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005314:	4b2e      	ldr	r3, [pc, #184]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005316:	6a1b      	ldr	r3, [r3, #32]
 8005318:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800531c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800531e:	4b2e      	ldr	r3, [pc, #184]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005320:	2201      	movs	r2, #1
 8005322:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005324:	4b2c      	ldr	r3, [pc, #176]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005326:	2200      	movs	r2, #0
 8005328:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800532a:	4a29      	ldr	r2, [pc, #164]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	f003 0301 	and.w	r3, r3, #1
 8005336:	2b00      	cmp	r3, #0
 8005338:	d014      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800533a:	f7fc fd61 	bl	8001e00 <HAL_GetTick>
 800533e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005340:	e00a      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005342:	f7fc fd5d 	bl	8001e00 <HAL_GetTick>
 8005346:	4602      	mov	r2, r0
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	1ad3      	subs	r3, r2, r3
 800534c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005350:	4293      	cmp	r3, r2
 8005352:	d901      	bls.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005354:	2303      	movs	r3, #3
 8005356:	e036      	b.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005358:	4b1d      	ldr	r3, [pc, #116]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800535a:	6a1b      	ldr	r3, [r3, #32]
 800535c:	f003 0302 	and.w	r3, r3, #2
 8005360:	2b00      	cmp	r3, #0
 8005362:	d0ee      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005364:	4b1a      	ldr	r3, [pc, #104]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005366:	6a1b      	ldr	r3, [r3, #32]
 8005368:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	4917      	ldr	r1, [pc, #92]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005372:	4313      	orrs	r3, r2
 8005374:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005376:	7dfb      	ldrb	r3, [r7, #23]
 8005378:	2b01      	cmp	r3, #1
 800537a:	d105      	bne.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800537c:	4b14      	ldr	r3, [pc, #80]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800537e:	69db      	ldr	r3, [r3, #28]
 8005380:	4a13      	ldr	r2, [pc, #76]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005382:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005386:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0302 	and.w	r3, r3, #2
 8005390:	2b00      	cmp	r3, #0
 8005392:	d008      	beq.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005394:	4b0e      	ldr	r3, [pc, #56]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	490b      	ldr	r1, [pc, #44]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053a2:	4313      	orrs	r3, r2
 80053a4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 0310 	and.w	r3, r3, #16
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d008      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80053b2:	4b07      	ldr	r3, [pc, #28]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	68db      	ldr	r3, [r3, #12]
 80053be:	4904      	ldr	r1, [pc, #16]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053c0:	4313      	orrs	r3, r2
 80053c2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3718      	adds	r7, #24
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}
 80053ce:	bf00      	nop
 80053d0:	40021000 	.word	0x40021000
 80053d4:	40007000 	.word	0x40007000
 80053d8:	42420440 	.word	0x42420440

080053dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b082      	sub	sp, #8
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d101      	bne.n	80053ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e041      	b.n	8005472 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053f4:	b2db      	uxtb	r3, r3
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d106      	bne.n	8005408 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f7fc fa36 	bl	8001874 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2202      	movs	r2, #2
 800540c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	3304      	adds	r3, #4
 8005418:	4619      	mov	r1, r3
 800541a:	4610      	mov	r0, r2
 800541c:	f001 f862 	bl	80064e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2201      	movs	r2, #1
 8005444:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005470:	2300      	movs	r3, #0
}
 8005472:	4618      	mov	r0, r3
 8005474:	3708      	adds	r7, #8
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}
	...

0800547c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800548a:	b2db      	uxtb	r3, r3
 800548c:	2b01      	cmp	r3, #1
 800548e:	d001      	beq.n	8005494 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	e03a      	b.n	800550a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2202      	movs	r2, #2
 8005498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68da      	ldr	r2, [r3, #12]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f042 0201 	orr.w	r2, r2, #1
 80054aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a18      	ldr	r2, [pc, #96]	; (8005514 <HAL_TIM_Base_Start_IT+0x98>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d00e      	beq.n	80054d4 <HAL_TIM_Base_Start_IT+0x58>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054be:	d009      	beq.n	80054d4 <HAL_TIM_Base_Start_IT+0x58>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a14      	ldr	r2, [pc, #80]	; (8005518 <HAL_TIM_Base_Start_IT+0x9c>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d004      	beq.n	80054d4 <HAL_TIM_Base_Start_IT+0x58>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a13      	ldr	r2, [pc, #76]	; (800551c <HAL_TIM_Base_Start_IT+0xa0>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d111      	bne.n	80054f8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	f003 0307 	and.w	r3, r3, #7
 80054de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2b06      	cmp	r3, #6
 80054e4:	d010      	beq.n	8005508 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f042 0201 	orr.w	r2, r2, #1
 80054f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054f6:	e007      	b.n	8005508 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f042 0201 	orr.w	r2, r2, #1
 8005506:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005508:	2300      	movs	r3, #0
}
 800550a:	4618      	mov	r0, r3
 800550c:	3714      	adds	r7, #20
 800550e:	46bd      	mov	sp, r7
 8005510:	bc80      	pop	{r7}
 8005512:	4770      	bx	lr
 8005514:	40012c00 	.word	0x40012c00
 8005518:	40000400 	.word	0x40000400
 800551c:	40000800 	.word	0x40000800

08005520 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b082      	sub	sp, #8
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d101      	bne.n	8005532 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e041      	b.n	80055b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005538:	b2db      	uxtb	r3, r3
 800553a:	2b00      	cmp	r3, #0
 800553c:	d106      	bne.n	800554c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2200      	movs	r2, #0
 8005542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 f839 	bl	80055be <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2202      	movs	r2, #2
 8005550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	3304      	adds	r3, #4
 800555c:	4619      	mov	r1, r3
 800555e:	4610      	mov	r0, r2
 8005560:	f000 ffc0 	bl	80064e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3708      	adds	r7, #8
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}

080055be <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80055be:	b480      	push	{r7}
 80055c0:	b083      	sub	sp, #12
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80055c6:	bf00      	nop
 80055c8:	370c      	adds	r7, #12
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bc80      	pop	{r7}
 80055ce:	4770      	bx	lr

080055d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b084      	sub	sp, #16
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
 80055d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d109      	bne.n	80055f4 <HAL_TIM_PWM_Start+0x24>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	bf14      	ite	ne
 80055ec:	2301      	movne	r3, #1
 80055ee:	2300      	moveq	r3, #0
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	e022      	b.n	800563a <HAL_TIM_PWM_Start+0x6a>
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	2b04      	cmp	r3, #4
 80055f8:	d109      	bne.n	800560e <HAL_TIM_PWM_Start+0x3e>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b01      	cmp	r3, #1
 8005604:	bf14      	ite	ne
 8005606:	2301      	movne	r3, #1
 8005608:	2300      	moveq	r3, #0
 800560a:	b2db      	uxtb	r3, r3
 800560c:	e015      	b.n	800563a <HAL_TIM_PWM_Start+0x6a>
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	2b08      	cmp	r3, #8
 8005612:	d109      	bne.n	8005628 <HAL_TIM_PWM_Start+0x58>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800561a:	b2db      	uxtb	r3, r3
 800561c:	2b01      	cmp	r3, #1
 800561e:	bf14      	ite	ne
 8005620:	2301      	movne	r3, #1
 8005622:	2300      	moveq	r3, #0
 8005624:	b2db      	uxtb	r3, r3
 8005626:	e008      	b.n	800563a <HAL_TIM_PWM_Start+0x6a>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800562e:	b2db      	uxtb	r3, r3
 8005630:	2b01      	cmp	r3, #1
 8005632:	bf14      	ite	ne
 8005634:	2301      	movne	r3, #1
 8005636:	2300      	moveq	r3, #0
 8005638:	b2db      	uxtb	r3, r3
 800563a:	2b00      	cmp	r3, #0
 800563c:	d001      	beq.n	8005642 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e05e      	b.n	8005700 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d104      	bne.n	8005652 <HAL_TIM_PWM_Start+0x82>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2202      	movs	r2, #2
 800564c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005650:	e013      	b.n	800567a <HAL_TIM_PWM_Start+0xaa>
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	2b04      	cmp	r3, #4
 8005656:	d104      	bne.n	8005662 <HAL_TIM_PWM_Start+0x92>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2202      	movs	r2, #2
 800565c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005660:	e00b      	b.n	800567a <HAL_TIM_PWM_Start+0xaa>
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	2b08      	cmp	r3, #8
 8005666:	d104      	bne.n	8005672 <HAL_TIM_PWM_Start+0xa2>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2202      	movs	r2, #2
 800566c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005670:	e003      	b.n	800567a <HAL_TIM_PWM_Start+0xaa>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2202      	movs	r2, #2
 8005676:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	2201      	movs	r2, #1
 8005680:	6839      	ldr	r1, [r7, #0]
 8005682:	4618      	mov	r0, r3
 8005684:	f001 f9ae 	bl	80069e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a1e      	ldr	r2, [pc, #120]	; (8005708 <HAL_TIM_PWM_Start+0x138>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d107      	bne.n	80056a2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80056a0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a18      	ldr	r2, [pc, #96]	; (8005708 <HAL_TIM_PWM_Start+0x138>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d00e      	beq.n	80056ca <HAL_TIM_PWM_Start+0xfa>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056b4:	d009      	beq.n	80056ca <HAL_TIM_PWM_Start+0xfa>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a14      	ldr	r2, [pc, #80]	; (800570c <HAL_TIM_PWM_Start+0x13c>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d004      	beq.n	80056ca <HAL_TIM_PWM_Start+0xfa>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a12      	ldr	r2, [pc, #72]	; (8005710 <HAL_TIM_PWM_Start+0x140>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d111      	bne.n	80056ee <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	f003 0307 	and.w	r3, r3, #7
 80056d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2b06      	cmp	r3, #6
 80056da:	d010      	beq.n	80056fe <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f042 0201 	orr.w	r2, r2, #1
 80056ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056ec:	e007      	b.n	80056fe <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f042 0201 	orr.w	r2, r2, #1
 80056fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056fe:	2300      	movs	r3, #0
}
 8005700:	4618      	mov	r0, r3
 8005702:	3710      	adds	r7, #16
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}
 8005708:	40012c00 	.word	0x40012c00
 800570c:	40000400 	.word	0x40000400
 8005710:	40000800 	.word	0x40000800

08005714 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800571e:	2300      	movs	r3, #0
 8005720:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d109      	bne.n	800573c <HAL_TIM_PWM_Start_IT+0x28>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800572e:	b2db      	uxtb	r3, r3
 8005730:	2b01      	cmp	r3, #1
 8005732:	bf14      	ite	ne
 8005734:	2301      	movne	r3, #1
 8005736:	2300      	moveq	r3, #0
 8005738:	b2db      	uxtb	r3, r3
 800573a:	e022      	b.n	8005782 <HAL_TIM_PWM_Start_IT+0x6e>
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	2b04      	cmp	r3, #4
 8005740:	d109      	bne.n	8005756 <HAL_TIM_PWM_Start_IT+0x42>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005748:	b2db      	uxtb	r3, r3
 800574a:	2b01      	cmp	r3, #1
 800574c:	bf14      	ite	ne
 800574e:	2301      	movne	r3, #1
 8005750:	2300      	moveq	r3, #0
 8005752:	b2db      	uxtb	r3, r3
 8005754:	e015      	b.n	8005782 <HAL_TIM_PWM_Start_IT+0x6e>
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	2b08      	cmp	r3, #8
 800575a:	d109      	bne.n	8005770 <HAL_TIM_PWM_Start_IT+0x5c>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005762:	b2db      	uxtb	r3, r3
 8005764:	2b01      	cmp	r3, #1
 8005766:	bf14      	ite	ne
 8005768:	2301      	movne	r3, #1
 800576a:	2300      	moveq	r3, #0
 800576c:	b2db      	uxtb	r3, r3
 800576e:	e008      	b.n	8005782 <HAL_TIM_PWM_Start_IT+0x6e>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005776:	b2db      	uxtb	r3, r3
 8005778:	2b01      	cmp	r3, #1
 800577a:	bf14      	ite	ne
 800577c:	2301      	movne	r3, #1
 800577e:	2300      	moveq	r3, #0
 8005780:	b2db      	uxtb	r3, r3
 8005782:	2b00      	cmp	r3, #0
 8005784:	d001      	beq.n	800578a <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	e0a9      	b.n	80058de <HAL_TIM_PWM_Start_IT+0x1ca>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d104      	bne.n	800579a <HAL_TIM_PWM_Start_IT+0x86>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2202      	movs	r2, #2
 8005794:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005798:	e013      	b.n	80057c2 <HAL_TIM_PWM_Start_IT+0xae>
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	2b04      	cmp	r3, #4
 800579e:	d104      	bne.n	80057aa <HAL_TIM_PWM_Start_IT+0x96>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2202      	movs	r2, #2
 80057a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80057a8:	e00b      	b.n	80057c2 <HAL_TIM_PWM_Start_IT+0xae>
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	2b08      	cmp	r3, #8
 80057ae:	d104      	bne.n	80057ba <HAL_TIM_PWM_Start_IT+0xa6>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2202      	movs	r2, #2
 80057b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80057b8:	e003      	b.n	80057c2 <HAL_TIM_PWM_Start_IT+0xae>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2202      	movs	r2, #2
 80057be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	2b0c      	cmp	r3, #12
 80057c6:	d841      	bhi.n	800584c <HAL_TIM_PWM_Start_IT+0x138>
 80057c8:	a201      	add	r2, pc, #4	; (adr r2, 80057d0 <HAL_TIM_PWM_Start_IT+0xbc>)
 80057ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ce:	bf00      	nop
 80057d0:	08005805 	.word	0x08005805
 80057d4:	0800584d 	.word	0x0800584d
 80057d8:	0800584d 	.word	0x0800584d
 80057dc:	0800584d 	.word	0x0800584d
 80057e0:	08005817 	.word	0x08005817
 80057e4:	0800584d 	.word	0x0800584d
 80057e8:	0800584d 	.word	0x0800584d
 80057ec:	0800584d 	.word	0x0800584d
 80057f0:	08005829 	.word	0x08005829
 80057f4:	0800584d 	.word	0x0800584d
 80057f8:	0800584d 	.word	0x0800584d
 80057fc:	0800584d 	.word	0x0800584d
 8005800:	0800583b 	.word	0x0800583b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	68da      	ldr	r2, [r3, #12]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f042 0202 	orr.w	r2, r2, #2
 8005812:	60da      	str	r2, [r3, #12]
      break;
 8005814:	e01d      	b.n	8005852 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	68da      	ldr	r2, [r3, #12]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f042 0204 	orr.w	r2, r2, #4
 8005824:	60da      	str	r2, [r3, #12]
      break;
 8005826:	e014      	b.n	8005852 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68da      	ldr	r2, [r3, #12]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f042 0208 	orr.w	r2, r2, #8
 8005836:	60da      	str	r2, [r3, #12]
      break;
 8005838:	e00b      	b.n	8005852 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	68da      	ldr	r2, [r3, #12]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f042 0210 	orr.w	r2, r2, #16
 8005848:	60da      	str	r2, [r3, #12]
      break;
 800584a:	e002      	b.n	8005852 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	73fb      	strb	r3, [r7, #15]
      break;
 8005850:	bf00      	nop
  }

  if (status == HAL_OK)
 8005852:	7bfb      	ldrb	r3, [r7, #15]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d141      	bne.n	80058dc <HAL_TIM_PWM_Start_IT+0x1c8>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	2201      	movs	r2, #1
 800585e:	6839      	ldr	r1, [r7, #0]
 8005860:	4618      	mov	r0, r3
 8005862:	f001 f8bf 	bl	80069e4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a1f      	ldr	r2, [pc, #124]	; (80058e8 <HAL_TIM_PWM_Start_IT+0x1d4>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d107      	bne.n	8005880 <HAL_TIM_PWM_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800587e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a18      	ldr	r2, [pc, #96]	; (80058e8 <HAL_TIM_PWM_Start_IT+0x1d4>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d00e      	beq.n	80058a8 <HAL_TIM_PWM_Start_IT+0x194>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005892:	d009      	beq.n	80058a8 <HAL_TIM_PWM_Start_IT+0x194>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a14      	ldr	r2, [pc, #80]	; (80058ec <HAL_TIM_PWM_Start_IT+0x1d8>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d004      	beq.n	80058a8 <HAL_TIM_PWM_Start_IT+0x194>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a13      	ldr	r2, [pc, #76]	; (80058f0 <HAL_TIM_PWM_Start_IT+0x1dc>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d111      	bne.n	80058cc <HAL_TIM_PWM_Start_IT+0x1b8>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	f003 0307 	and.w	r3, r3, #7
 80058b2:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	2b06      	cmp	r3, #6
 80058b8:	d010      	beq.n	80058dc <HAL_TIM_PWM_Start_IT+0x1c8>
      {
        __HAL_TIM_ENABLE(htim);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	681a      	ldr	r2, [r3, #0]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f042 0201 	orr.w	r2, r2, #1
 80058c8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058ca:	e007      	b.n	80058dc <HAL_TIM_PWM_Start_IT+0x1c8>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f042 0201 	orr.w	r2, r2, #1
 80058da:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80058dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3710      	adds	r7, #16
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	bf00      	nop
 80058e8:	40012c00 	.word	0x40012c00
 80058ec:	40000400 	.word	0x40000400
 80058f0:	40000800 	.word	0x40000800

080058f4 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b086      	sub	sp, #24
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	60f8      	str	r0, [r7, #12]
 80058fc:	60b9      	str	r1, [r7, #8]
 80058fe:	607a      	str	r2, [r7, #4]
 8005900:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8005902:	2300      	movs	r3, #0
 8005904:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d109      	bne.n	8005920 <HAL_TIM_PWM_Start_DMA+0x2c>
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005912:	b2db      	uxtb	r3, r3
 8005914:	2b02      	cmp	r3, #2
 8005916:	bf0c      	ite	eq
 8005918:	2301      	moveq	r3, #1
 800591a:	2300      	movne	r3, #0
 800591c:	b2db      	uxtb	r3, r3
 800591e:	e022      	b.n	8005966 <HAL_TIM_PWM_Start_DMA+0x72>
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	2b04      	cmp	r3, #4
 8005924:	d109      	bne.n	800593a <HAL_TIM_PWM_Start_DMA+0x46>
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800592c:	b2db      	uxtb	r3, r3
 800592e:	2b02      	cmp	r3, #2
 8005930:	bf0c      	ite	eq
 8005932:	2301      	moveq	r3, #1
 8005934:	2300      	movne	r3, #0
 8005936:	b2db      	uxtb	r3, r3
 8005938:	e015      	b.n	8005966 <HAL_TIM_PWM_Start_DMA+0x72>
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	2b08      	cmp	r3, #8
 800593e:	d109      	bne.n	8005954 <HAL_TIM_PWM_Start_DMA+0x60>
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005946:	b2db      	uxtb	r3, r3
 8005948:	2b02      	cmp	r3, #2
 800594a:	bf0c      	ite	eq
 800594c:	2301      	moveq	r3, #1
 800594e:	2300      	movne	r3, #0
 8005950:	b2db      	uxtb	r3, r3
 8005952:	e008      	b.n	8005966 <HAL_TIM_PWM_Start_DMA+0x72>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800595a:	b2db      	uxtb	r3, r3
 800595c:	2b02      	cmp	r3, #2
 800595e:	bf0c      	ite	eq
 8005960:	2301      	moveq	r3, #1
 8005962:	2300      	movne	r3, #0
 8005964:	b2db      	uxtb	r3, r3
 8005966:	2b00      	cmp	r3, #0
 8005968:	d001      	beq.n	800596e <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800596a:	2302      	movs	r3, #2
 800596c:	e153      	b.n	8005c16 <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d109      	bne.n	8005988 <HAL_TIM_PWM_Start_DMA+0x94>
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800597a:	b2db      	uxtb	r3, r3
 800597c:	2b01      	cmp	r3, #1
 800597e:	bf0c      	ite	eq
 8005980:	2301      	moveq	r3, #1
 8005982:	2300      	movne	r3, #0
 8005984:	b2db      	uxtb	r3, r3
 8005986:	e022      	b.n	80059ce <HAL_TIM_PWM_Start_DMA+0xda>
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	2b04      	cmp	r3, #4
 800598c:	d109      	bne.n	80059a2 <HAL_TIM_PWM_Start_DMA+0xae>
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005994:	b2db      	uxtb	r3, r3
 8005996:	2b01      	cmp	r3, #1
 8005998:	bf0c      	ite	eq
 800599a:	2301      	moveq	r3, #1
 800599c:	2300      	movne	r3, #0
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	e015      	b.n	80059ce <HAL_TIM_PWM_Start_DMA+0xda>
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	2b08      	cmp	r3, #8
 80059a6:	d109      	bne.n	80059bc <HAL_TIM_PWM_Start_DMA+0xc8>
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	bf0c      	ite	eq
 80059b4:	2301      	moveq	r3, #1
 80059b6:	2300      	movne	r3, #0
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	e008      	b.n	80059ce <HAL_TIM_PWM_Start_DMA+0xda>
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	bf0c      	ite	eq
 80059c8:	2301      	moveq	r3, #1
 80059ca:	2300      	movne	r3, #0
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d024      	beq.n	8005a1c <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d002      	beq.n	80059de <HAL_TIM_PWM_Start_DMA+0xea>
 80059d8:	887b      	ldrh	r3, [r7, #2]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d101      	bne.n	80059e2 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e119      	b.n	8005c16 <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d104      	bne.n	80059f2 <HAL_TIM_PWM_Start_DMA+0xfe>
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2202      	movs	r2, #2
 80059ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059f0:	e016      	b.n	8005a20 <HAL_TIM_PWM_Start_DMA+0x12c>
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	2b04      	cmp	r3, #4
 80059f6:	d104      	bne.n	8005a02 <HAL_TIM_PWM_Start_DMA+0x10e>
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2202      	movs	r2, #2
 80059fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a00:	e00e      	b.n	8005a20 <HAL_TIM_PWM_Start_DMA+0x12c>
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	2b08      	cmp	r3, #8
 8005a06:	d104      	bne.n	8005a12 <HAL_TIM_PWM_Start_DMA+0x11e>
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2202      	movs	r2, #2
 8005a0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a10:	e006      	b.n	8005a20 <HAL_TIM_PWM_Start_DMA+0x12c>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2202      	movs	r2, #2
 8005a16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005a1a:	e001      	b.n	8005a20 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e0fa      	b.n	8005c16 <HAL_TIM_PWM_Start_DMA+0x322>
  }

  switch (Channel)
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	2b0c      	cmp	r3, #12
 8005a24:	f200 80ae 	bhi.w	8005b84 <HAL_TIM_PWM_Start_DMA+0x290>
 8005a28:	a201      	add	r2, pc, #4	; (adr r2, 8005a30 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8005a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a2e:	bf00      	nop
 8005a30:	08005a65 	.word	0x08005a65
 8005a34:	08005b85 	.word	0x08005b85
 8005a38:	08005b85 	.word	0x08005b85
 8005a3c:	08005b85 	.word	0x08005b85
 8005a40:	08005aad 	.word	0x08005aad
 8005a44:	08005b85 	.word	0x08005b85
 8005a48:	08005b85 	.word	0x08005b85
 8005a4c:	08005b85 	.word	0x08005b85
 8005a50:	08005af5 	.word	0x08005af5
 8005a54:	08005b85 	.word	0x08005b85
 8005a58:	08005b85 	.word	0x08005b85
 8005a5c:	08005b85 	.word	0x08005b85
 8005a60:	08005b3d 	.word	0x08005b3d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a68:	4a6d      	ldr	r2, [pc, #436]	; (8005c20 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8005a6a:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a70:	4a6c      	ldr	r2, [pc, #432]	; (8005c24 <HAL_TIM_PWM_Start_DMA+0x330>)
 8005a72:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a78:	4a6b      	ldr	r2, [pc, #428]	; (8005c28 <HAL_TIM_PWM_Start_DMA+0x334>)
 8005a7a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8005a80:	6879      	ldr	r1, [r7, #4]
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	3334      	adds	r3, #52	; 0x34
 8005a88:	461a      	mov	r2, r3
 8005a8a:	887b      	ldrh	r3, [r7, #2]
 8005a8c:	f7fc fd60 	bl	8002550 <HAL_DMA_Start_IT>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d001      	beq.n	8005a9a <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e0bd      	b.n	8005c16 <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	68da      	ldr	r2, [r3, #12]
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005aa8:	60da      	str	r2, [r3, #12]
      break;
 8005aaa:	e06e      	b.n	8005b8a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ab0:	4a5b      	ldr	r2, [pc, #364]	; (8005c20 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8005ab2:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ab8:	4a5a      	ldr	r2, [pc, #360]	; (8005c24 <HAL_TIM_PWM_Start_DMA+0x330>)
 8005aba:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ac0:	4a59      	ldr	r2, [pc, #356]	; (8005c28 <HAL_TIM_PWM_Start_DMA+0x334>)
 8005ac2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8005ac8:	6879      	ldr	r1, [r7, #4]
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	3338      	adds	r3, #56	; 0x38
 8005ad0:	461a      	mov	r2, r3
 8005ad2:	887b      	ldrh	r3, [r7, #2]
 8005ad4:	f7fc fd3c 	bl	8002550 <HAL_DMA_Start_IT>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d001      	beq.n	8005ae2 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e099      	b.n	8005c16 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	68da      	ldr	r2, [r3, #12]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005af0:	60da      	str	r2, [r3, #12]
      break;
 8005af2:	e04a      	b.n	8005b8a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005af8:	4a49      	ldr	r2, [pc, #292]	; (8005c20 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8005afa:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b00:	4a48      	ldr	r2, [pc, #288]	; (8005c24 <HAL_TIM_PWM_Start_DMA+0x330>)
 8005b02:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b08:	4a47      	ldr	r2, [pc, #284]	; (8005c28 <HAL_TIM_PWM_Start_DMA+0x334>)
 8005b0a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8005b10:	6879      	ldr	r1, [r7, #4]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	333c      	adds	r3, #60	; 0x3c
 8005b18:	461a      	mov	r2, r3
 8005b1a:	887b      	ldrh	r3, [r7, #2]
 8005b1c:	f7fc fd18 	bl	8002550 <HAL_DMA_Start_IT>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d001      	beq.n	8005b2a <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e075      	b.n	8005c16 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	68da      	ldr	r2, [r3, #12]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b38:	60da      	str	r2, [r3, #12]
      break;
 8005b3a:	e026      	b.n	8005b8a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b40:	4a37      	ldr	r2, [pc, #220]	; (8005c20 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8005b42:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b48:	4a36      	ldr	r2, [pc, #216]	; (8005c24 <HAL_TIM_PWM_Start_DMA+0x330>)
 8005b4a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b50:	4a35      	ldr	r2, [pc, #212]	; (8005c28 <HAL_TIM_PWM_Start_DMA+0x334>)
 8005b52:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005b58:	6879      	ldr	r1, [r7, #4]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	3340      	adds	r3, #64	; 0x40
 8005b60:	461a      	mov	r2, r3
 8005b62:	887b      	ldrh	r3, [r7, #2]
 8005b64:	f7fc fcf4 	bl	8002550 <HAL_DMA_Start_IT>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d001      	beq.n	8005b72 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e051      	b.n	8005c16 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	68da      	ldr	r2, [r3, #12]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005b80:	60da      	str	r2, [r3, #12]
      break;
 8005b82:	e002      	b.n	8005b8a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	75fb      	strb	r3, [r7, #23]
      break;
 8005b88:	bf00      	nop
  }

  if (status == HAL_OK)
 8005b8a:	7dfb      	ldrb	r3, [r7, #23]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d141      	bne.n	8005c14 <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	2201      	movs	r2, #1
 8005b96:	68b9      	ldr	r1, [r7, #8]
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f000 ff23 	bl	80069e4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a22      	ldr	r2, [pc, #136]	; (8005c2c <HAL_TIM_PWM_Start_DMA+0x338>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d107      	bne.n	8005bb8 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005bb6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a1b      	ldr	r2, [pc, #108]	; (8005c2c <HAL_TIM_PWM_Start_DMA+0x338>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d00e      	beq.n	8005be0 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bca:	d009      	beq.n	8005be0 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a17      	ldr	r2, [pc, #92]	; (8005c30 <HAL_TIM_PWM_Start_DMA+0x33c>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d004      	beq.n	8005be0 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4a16      	ldr	r2, [pc, #88]	; (8005c34 <HAL_TIM_PWM_Start_DMA+0x340>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d111      	bne.n	8005c04 <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	f003 0307 	and.w	r3, r3, #7
 8005bea:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	2b06      	cmp	r3, #6
 8005bf0:	d010      	beq.n	8005c14 <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f042 0201 	orr.w	r2, r2, #1
 8005c00:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c02:	e007      	b.n	8005c14 <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	681a      	ldr	r2, [r3, #0]
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f042 0201 	orr.w	r2, r2, #1
 8005c12:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005c14:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	3718      	adds	r7, #24
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	080063d3 	.word	0x080063d3
 8005c24:	0800647b 	.word	0x0800647b
 8005c28:	08006341 	.word	0x08006341
 8005c2c:	40012c00 	.word	0x40012c00
 8005c30:	40000400 	.word	0x40000400
 8005c34:	40000800 	.word	0x40000800

08005c38 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c42:	2300      	movs	r3, #0
 8005c44:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	2b0c      	cmp	r3, #12
 8005c4a:	d855      	bhi.n	8005cf8 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8005c4c:	a201      	add	r2, pc, #4	; (adr r2, 8005c54 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8005c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c52:	bf00      	nop
 8005c54:	08005c89 	.word	0x08005c89
 8005c58:	08005cf9 	.word	0x08005cf9
 8005c5c:	08005cf9 	.word	0x08005cf9
 8005c60:	08005cf9 	.word	0x08005cf9
 8005c64:	08005ca5 	.word	0x08005ca5
 8005c68:	08005cf9 	.word	0x08005cf9
 8005c6c:	08005cf9 	.word	0x08005cf9
 8005c70:	08005cf9 	.word	0x08005cf9
 8005c74:	08005cc1 	.word	0x08005cc1
 8005c78:	08005cf9 	.word	0x08005cf9
 8005c7c:	08005cf9 	.word	0x08005cf9
 8005c80:	08005cf9 	.word	0x08005cf9
 8005c84:	08005cdd 	.word	0x08005cdd
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	68da      	ldr	r2, [r3, #12]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005c96:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	f7fc fcf3 	bl	8002688 <HAL_DMA_Abort_IT>
      break;
 8005ca2:	e02c      	b.n	8005cfe <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68da      	ldr	r2, [r3, #12]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cb2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f7fc fce5 	bl	8002688 <HAL_DMA_Abort_IT>
      break;
 8005cbe:	e01e      	b.n	8005cfe <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	68da      	ldr	r2, [r3, #12]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005cce:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f7fc fcd7 	bl	8002688 <HAL_DMA_Abort_IT>
      break;
 8005cda:	e010      	b.n	8005cfe <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	68da      	ldr	r2, [r3, #12]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005cea:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f7fc fcc9 	bl	8002688 <HAL_DMA_Abort_IT>
      break;
 8005cf6:	e002      	b.n	8005cfe <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	73fb      	strb	r3, [r7, #15]
      break;
 8005cfc:	bf00      	nop
  }

  if (status == HAL_OK)
 8005cfe:	7bfb      	ldrb	r3, [r7, #15]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d157      	bne.n	8005db4 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	6839      	ldr	r1, [r7, #0]
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f000 fe69 	bl	80069e4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a2a      	ldr	r2, [pc, #168]	; (8005dc0 <HAL_TIM_PWM_Stop_DMA+0x188>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d117      	bne.n	8005d4c <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	6a1a      	ldr	r2, [r3, #32]
 8005d22:	f241 1311 	movw	r3, #4369	; 0x1111
 8005d26:	4013      	ands	r3, r2
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d10f      	bne.n	8005d4c <HAL_TIM_PWM_Stop_DMA+0x114>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	6a1a      	ldr	r2, [r3, #32]
 8005d32:	f240 4344 	movw	r3, #1092	; 0x444
 8005d36:	4013      	ands	r3, r2
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d107      	bne.n	8005d4c <HAL_TIM_PWM_Stop_DMA+0x114>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005d4a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	6a1a      	ldr	r2, [r3, #32]
 8005d52:	f241 1311 	movw	r3, #4369	; 0x1111
 8005d56:	4013      	ands	r3, r2
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d10f      	bne.n	8005d7c <HAL_TIM_PWM_Stop_DMA+0x144>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	6a1a      	ldr	r2, [r3, #32]
 8005d62:	f240 4344 	movw	r3, #1092	; 0x444
 8005d66:	4013      	ands	r3, r2
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d107      	bne.n	8005d7c <HAL_TIM_PWM_Stop_DMA+0x144>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f022 0201 	bic.w	r2, r2, #1
 8005d7a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d104      	bne.n	8005d8c <HAL_TIM_PWM_Stop_DMA+0x154>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2201      	movs	r2, #1
 8005d86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d8a:	e013      	b.n	8005db4 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	2b04      	cmp	r3, #4
 8005d90:	d104      	bne.n	8005d9c <HAL_TIM_PWM_Stop_DMA+0x164>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2201      	movs	r2, #1
 8005d96:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d9a:	e00b      	b.n	8005db4 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	2b08      	cmp	r3, #8
 8005da0:	d104      	bne.n	8005dac <HAL_TIM_PWM_Stop_DMA+0x174>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2201      	movs	r2, #1
 8005da6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005daa:	e003      	b.n	8005db4 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8005db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3710      	adds	r7, #16
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	bf00      	nop
 8005dc0:	40012c00 	.word	0x40012c00

08005dc4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b082      	sub	sp, #8
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	691b      	ldr	r3, [r3, #16]
 8005dd2:	f003 0302 	and.w	r3, r3, #2
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d122      	bne.n	8005e20 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68db      	ldr	r3, [r3, #12]
 8005de0:	f003 0302 	and.w	r3, r3, #2
 8005de4:	2b02      	cmp	r3, #2
 8005de6:	d11b      	bne.n	8005e20 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f06f 0202 	mvn.w	r2, #2
 8005df0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2201      	movs	r2, #1
 8005df6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	699b      	ldr	r3, [r3, #24]
 8005dfe:	f003 0303 	and.w	r3, r3, #3
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d003      	beq.n	8005e0e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f000 fa76 	bl	80062f8 <HAL_TIM_IC_CaptureCallback>
 8005e0c:	e005      	b.n	8005e1a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f000 fa69 	bl	80062e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f7fb f8cb 	bl	8000fb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	f003 0304 	and.w	r3, r3, #4
 8005e2a:	2b04      	cmp	r3, #4
 8005e2c:	d122      	bne.n	8005e74 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68db      	ldr	r3, [r3, #12]
 8005e34:	f003 0304 	and.w	r3, r3, #4
 8005e38:	2b04      	cmp	r3, #4
 8005e3a:	d11b      	bne.n	8005e74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f06f 0204 	mvn.w	r2, #4
 8005e44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2202      	movs	r2, #2
 8005e4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	699b      	ldr	r3, [r3, #24]
 8005e52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d003      	beq.n	8005e62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f000 fa4c 	bl	80062f8 <HAL_TIM_IC_CaptureCallback>
 8005e60:	e005      	b.n	8005e6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 fa3f 	bl	80062e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f7fb f8a1 	bl	8000fb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	691b      	ldr	r3, [r3, #16]
 8005e7a:	f003 0308 	and.w	r3, r3, #8
 8005e7e:	2b08      	cmp	r3, #8
 8005e80:	d122      	bne.n	8005ec8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	68db      	ldr	r3, [r3, #12]
 8005e88:	f003 0308 	and.w	r3, r3, #8
 8005e8c:	2b08      	cmp	r3, #8
 8005e8e:	d11b      	bne.n	8005ec8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f06f 0208 	mvn.w	r2, #8
 8005e98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2204      	movs	r2, #4
 8005e9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	69db      	ldr	r3, [r3, #28]
 8005ea6:	f003 0303 	and.w	r3, r3, #3
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d003      	beq.n	8005eb6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f000 fa22 	bl	80062f8 <HAL_TIM_IC_CaptureCallback>
 8005eb4:	e005      	b.n	8005ec2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f000 fa15 	bl	80062e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f7fb f877 	bl	8000fb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	691b      	ldr	r3, [r3, #16]
 8005ece:	f003 0310 	and.w	r3, r3, #16
 8005ed2:	2b10      	cmp	r3, #16
 8005ed4:	d122      	bne.n	8005f1c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	68db      	ldr	r3, [r3, #12]
 8005edc:	f003 0310 	and.w	r3, r3, #16
 8005ee0:	2b10      	cmp	r3, #16
 8005ee2:	d11b      	bne.n	8005f1c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f06f 0210 	mvn.w	r2, #16
 8005eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2208      	movs	r2, #8
 8005ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	69db      	ldr	r3, [r3, #28]
 8005efa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d003      	beq.n	8005f0a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f000 f9f8 	bl	80062f8 <HAL_TIM_IC_CaptureCallback>
 8005f08:	e005      	b.n	8005f16 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 f9eb 	bl	80062e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f7fb f84d 	bl	8000fb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	691b      	ldr	r3, [r3, #16]
 8005f22:	f003 0301 	and.w	r3, r3, #1
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	d10e      	bne.n	8005f48 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	f003 0301 	and.w	r3, r3, #1
 8005f34:	2b01      	cmp	r3, #1
 8005f36:	d107      	bne.n	8005f48 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f06f 0201 	mvn.w	r2, #1
 8005f40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f7fb fb9e 	bl	8001684 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	691b      	ldr	r3, [r3, #16]
 8005f4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f52:	2b80      	cmp	r3, #128	; 0x80
 8005f54:	d10e      	bne.n	8005f74 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f60:	2b80      	cmp	r3, #128	; 0x80
 8005f62:	d107      	bne.n	8005f74 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005f6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f000 fe14 	bl	8006b9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	691b      	ldr	r3, [r3, #16]
 8005f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f7e:	2b40      	cmp	r3, #64	; 0x40
 8005f80:	d10e      	bne.n	8005fa0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	68db      	ldr	r3, [r3, #12]
 8005f88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f8c:	2b40      	cmp	r3, #64	; 0x40
 8005f8e:	d107      	bne.n	8005fa0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f000 f9be 	bl	800631c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	f003 0320 	and.w	r3, r3, #32
 8005faa:	2b20      	cmp	r3, #32
 8005fac:	d10e      	bne.n	8005fcc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	68db      	ldr	r3, [r3, #12]
 8005fb4:	f003 0320 	and.w	r3, r3, #32
 8005fb8:	2b20      	cmp	r3, #32
 8005fba:	d107      	bne.n	8005fcc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f06f 0220 	mvn.w	r2, #32
 8005fc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f000 fddf 	bl	8006b8a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005fcc:	bf00      	nop
 8005fce:	3708      	adds	r7, #8
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}

08005fd4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b086      	sub	sp, #24
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d101      	bne.n	8005ff2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005fee:	2302      	movs	r3, #2
 8005ff0:	e0ae      	b.n	8006150 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2b0c      	cmp	r3, #12
 8005ffe:	f200 809f 	bhi.w	8006140 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006002:	a201      	add	r2, pc, #4	; (adr r2, 8006008 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006008:	0800603d 	.word	0x0800603d
 800600c:	08006141 	.word	0x08006141
 8006010:	08006141 	.word	0x08006141
 8006014:	08006141 	.word	0x08006141
 8006018:	0800607d 	.word	0x0800607d
 800601c:	08006141 	.word	0x08006141
 8006020:	08006141 	.word	0x08006141
 8006024:	08006141 	.word	0x08006141
 8006028:	080060bf 	.word	0x080060bf
 800602c:	08006141 	.word	0x08006141
 8006030:	08006141 	.word	0x08006141
 8006034:	08006141 	.word	0x08006141
 8006038:	080060ff 	.word	0x080060ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	68b9      	ldr	r1, [r7, #8]
 8006042:	4618      	mov	r0, r3
 8006044:	f000 fab0 	bl	80065a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	699a      	ldr	r2, [r3, #24]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f042 0208 	orr.w	r2, r2, #8
 8006056:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	699a      	ldr	r2, [r3, #24]
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f022 0204 	bic.w	r2, r2, #4
 8006066:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	6999      	ldr	r1, [r3, #24]
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	691a      	ldr	r2, [r3, #16]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	430a      	orrs	r2, r1
 8006078:	619a      	str	r2, [r3, #24]
      break;
 800607a:	e064      	b.n	8006146 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	68b9      	ldr	r1, [r7, #8]
 8006082:	4618      	mov	r0, r3
 8006084:	f000 faf6 	bl	8006674 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	699a      	ldr	r2, [r3, #24]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006096:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	699a      	ldr	r2, [r3, #24]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	6999      	ldr	r1, [r3, #24]
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	021a      	lsls	r2, r3, #8
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	430a      	orrs	r2, r1
 80060ba:	619a      	str	r2, [r3, #24]
      break;
 80060bc:	e043      	b.n	8006146 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	68b9      	ldr	r1, [r7, #8]
 80060c4:	4618      	mov	r0, r3
 80060c6:	f000 fb3f 	bl	8006748 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	69da      	ldr	r2, [r3, #28]
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f042 0208 	orr.w	r2, r2, #8
 80060d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	69da      	ldr	r2, [r3, #28]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f022 0204 	bic.w	r2, r2, #4
 80060e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	69d9      	ldr	r1, [r3, #28]
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	691a      	ldr	r2, [r3, #16]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	430a      	orrs	r2, r1
 80060fa:	61da      	str	r2, [r3, #28]
      break;
 80060fc:	e023      	b.n	8006146 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	68b9      	ldr	r1, [r7, #8]
 8006104:	4618      	mov	r0, r3
 8006106:	f000 fb89 	bl	800681c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	69da      	ldr	r2, [r3, #28]
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006118:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	69da      	ldr	r2, [r3, #28]
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006128:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	69d9      	ldr	r1, [r3, #28]
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	691b      	ldr	r3, [r3, #16]
 8006134:	021a      	lsls	r2, r3, #8
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	430a      	orrs	r2, r1
 800613c:	61da      	str	r2, [r3, #28]
      break;
 800613e:	e002      	b.n	8006146 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006140:	2301      	movs	r3, #1
 8006142:	75fb      	strb	r3, [r7, #23]
      break;
 8006144:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2200      	movs	r2, #0
 800614a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800614e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006150:	4618      	mov	r0, r3
 8006152:	3718      	adds	r7, #24
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}

08006158 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b084      	sub	sp, #16
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
 8006160:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006162:	2300      	movs	r3, #0
 8006164:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800616c:	2b01      	cmp	r3, #1
 800616e:	d101      	bne.n	8006174 <HAL_TIM_ConfigClockSource+0x1c>
 8006170:	2302      	movs	r3, #2
 8006172:	e0b4      	b.n	80062de <HAL_TIM_ConfigClockSource+0x186>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2202      	movs	r2, #2
 8006180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006192:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800619a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	68ba      	ldr	r2, [r7, #8]
 80061a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061ac:	d03e      	beq.n	800622c <HAL_TIM_ConfigClockSource+0xd4>
 80061ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061b2:	f200 8087 	bhi.w	80062c4 <HAL_TIM_ConfigClockSource+0x16c>
 80061b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061ba:	f000 8086 	beq.w	80062ca <HAL_TIM_ConfigClockSource+0x172>
 80061be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061c2:	d87f      	bhi.n	80062c4 <HAL_TIM_ConfigClockSource+0x16c>
 80061c4:	2b70      	cmp	r3, #112	; 0x70
 80061c6:	d01a      	beq.n	80061fe <HAL_TIM_ConfigClockSource+0xa6>
 80061c8:	2b70      	cmp	r3, #112	; 0x70
 80061ca:	d87b      	bhi.n	80062c4 <HAL_TIM_ConfigClockSource+0x16c>
 80061cc:	2b60      	cmp	r3, #96	; 0x60
 80061ce:	d050      	beq.n	8006272 <HAL_TIM_ConfigClockSource+0x11a>
 80061d0:	2b60      	cmp	r3, #96	; 0x60
 80061d2:	d877      	bhi.n	80062c4 <HAL_TIM_ConfigClockSource+0x16c>
 80061d4:	2b50      	cmp	r3, #80	; 0x50
 80061d6:	d03c      	beq.n	8006252 <HAL_TIM_ConfigClockSource+0xfa>
 80061d8:	2b50      	cmp	r3, #80	; 0x50
 80061da:	d873      	bhi.n	80062c4 <HAL_TIM_ConfigClockSource+0x16c>
 80061dc:	2b40      	cmp	r3, #64	; 0x40
 80061de:	d058      	beq.n	8006292 <HAL_TIM_ConfigClockSource+0x13a>
 80061e0:	2b40      	cmp	r3, #64	; 0x40
 80061e2:	d86f      	bhi.n	80062c4 <HAL_TIM_ConfigClockSource+0x16c>
 80061e4:	2b30      	cmp	r3, #48	; 0x30
 80061e6:	d064      	beq.n	80062b2 <HAL_TIM_ConfigClockSource+0x15a>
 80061e8:	2b30      	cmp	r3, #48	; 0x30
 80061ea:	d86b      	bhi.n	80062c4 <HAL_TIM_ConfigClockSource+0x16c>
 80061ec:	2b20      	cmp	r3, #32
 80061ee:	d060      	beq.n	80062b2 <HAL_TIM_ConfigClockSource+0x15a>
 80061f0:	2b20      	cmp	r3, #32
 80061f2:	d867      	bhi.n	80062c4 <HAL_TIM_ConfigClockSource+0x16c>
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d05c      	beq.n	80062b2 <HAL_TIM_ConfigClockSource+0x15a>
 80061f8:	2b10      	cmp	r3, #16
 80061fa:	d05a      	beq.n	80062b2 <HAL_TIM_ConfigClockSource+0x15a>
 80061fc:	e062      	b.n	80062c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6818      	ldr	r0, [r3, #0]
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	6899      	ldr	r1, [r3, #8]
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	685a      	ldr	r2, [r3, #4]
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	f000 fbca 	bl	80069a6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006220:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	68ba      	ldr	r2, [r7, #8]
 8006228:	609a      	str	r2, [r3, #8]
      break;
 800622a:	e04f      	b.n	80062cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6818      	ldr	r0, [r3, #0]
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	6899      	ldr	r1, [r3, #8]
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	685a      	ldr	r2, [r3, #4]
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	f000 fbb3 	bl	80069a6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	689a      	ldr	r2, [r3, #8]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800624e:	609a      	str	r2, [r3, #8]
      break;
 8006250:	e03c      	b.n	80062cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6818      	ldr	r0, [r3, #0]
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	6859      	ldr	r1, [r3, #4]
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	68db      	ldr	r3, [r3, #12]
 800625e:	461a      	mov	r2, r3
 8006260:	f000 fb2a 	bl	80068b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2150      	movs	r1, #80	; 0x50
 800626a:	4618      	mov	r0, r3
 800626c:	f000 fb81 	bl	8006972 <TIM_ITRx_SetConfig>
      break;
 8006270:	e02c      	b.n	80062cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6818      	ldr	r0, [r3, #0]
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	6859      	ldr	r1, [r3, #4]
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	461a      	mov	r2, r3
 8006280:	f000 fb48 	bl	8006914 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	2160      	movs	r1, #96	; 0x60
 800628a:	4618      	mov	r0, r3
 800628c:	f000 fb71 	bl	8006972 <TIM_ITRx_SetConfig>
      break;
 8006290:	e01c      	b.n	80062cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6818      	ldr	r0, [r3, #0]
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	6859      	ldr	r1, [r3, #4]
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	68db      	ldr	r3, [r3, #12]
 800629e:	461a      	mov	r2, r3
 80062a0:	f000 fb0a 	bl	80068b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2140      	movs	r1, #64	; 0x40
 80062aa:	4618      	mov	r0, r3
 80062ac:	f000 fb61 	bl	8006972 <TIM_ITRx_SetConfig>
      break;
 80062b0:	e00c      	b.n	80062cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4619      	mov	r1, r3
 80062bc:	4610      	mov	r0, r2
 80062be:	f000 fb58 	bl	8006972 <TIM_ITRx_SetConfig>
      break;
 80062c2:	e003      	b.n	80062cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	73fb      	strb	r3, [r7, #15]
      break;
 80062c8:	e000      	b.n	80062cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80062ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2201      	movs	r2, #1
 80062d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2200      	movs	r2, #0
 80062d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80062dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80062de:	4618      	mov	r0, r3
 80062e0:	3710      	adds	r7, #16
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}

080062e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062e6:	b480      	push	{r7}
 80062e8:	b083      	sub	sp, #12
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062ee:	bf00      	nop
 80062f0:	370c      	adds	r7, #12
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bc80      	pop	{r7}
 80062f6:	4770      	bx	lr

080062f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006300:	bf00      	nop
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	bc80      	pop	{r7}
 8006308:	4770      	bx	lr

0800630a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800630a:	b480      	push	{r7}
 800630c:	b083      	sub	sp, #12
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006312:	bf00      	nop
 8006314:	370c      	adds	r7, #12
 8006316:	46bd      	mov	sp, r7
 8006318:	bc80      	pop	{r7}
 800631a:	4770      	bx	lr

0800631c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800631c:	b480      	push	{r7}
 800631e:	b083      	sub	sp, #12
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006324:	bf00      	nop
 8006326:	370c      	adds	r7, #12
 8006328:	46bd      	mov	sp, r7
 800632a:	bc80      	pop	{r7}
 800632c:	4770      	bx	lr

0800632e <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800632e:	b480      	push	{r7}
 8006330:	b083      	sub	sp, #12
 8006332:	af00      	add	r7, sp, #0
 8006334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006336:	bf00      	nop
 8006338:	370c      	adds	r7, #12
 800633a:	46bd      	mov	sp, r7
 800633c:	bc80      	pop	{r7}
 800633e:	4770      	bx	lr

08006340 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b084      	sub	sp, #16
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800634c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	429a      	cmp	r2, r3
 8006356:	d107      	bne.n	8006368 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2201      	movs	r2, #1
 800635c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2201      	movs	r2, #1
 8006362:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006366:	e02a      	b.n	80063be <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800636c:	687a      	ldr	r2, [r7, #4]
 800636e:	429a      	cmp	r2, r3
 8006370:	d107      	bne.n	8006382 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2202      	movs	r2, #2
 8006376:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006380:	e01d      	b.n	80063be <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	429a      	cmp	r2, r3
 800638a:	d107      	bne.n	800639c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2204      	movs	r2, #4
 8006390:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2201      	movs	r2, #1
 8006396:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800639a:	e010      	b.n	80063be <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063a0:	687a      	ldr	r2, [r7, #4]
 80063a2:	429a      	cmp	r2, r3
 80063a4:	d107      	bne.n	80063b6 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2208      	movs	r2, #8
 80063aa:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80063b4:	e003      	b.n	80063be <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2201      	movs	r2, #1
 80063ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80063be:	68f8      	ldr	r0, [r7, #12]
 80063c0:	f7ff ffb5 	bl	800632e <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2200      	movs	r2, #0
 80063c8:	771a      	strb	r2, [r3, #28]
}
 80063ca:	bf00      	nop
 80063cc:	3710      	adds	r7, #16
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}

080063d2 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80063d2:	b580      	push	{r7, lr}
 80063d4:	b084      	sub	sp, #16
 80063d6:	af00      	add	r7, sp, #0
 80063d8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063de:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e4:	687a      	ldr	r2, [r7, #4]
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d10b      	bne.n	8006402 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2201      	movs	r2, #1
 80063ee:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	699b      	ldr	r3, [r3, #24]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d136      	bne.n	8006466 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006400:	e031      	b.n	8006466 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	429a      	cmp	r2, r3
 800640a:	d10b      	bne.n	8006424 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2202      	movs	r2, #2
 8006410:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	699b      	ldr	r3, [r3, #24]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d125      	bne.n	8006466 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2201      	movs	r2, #1
 800641e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006422:	e020      	b.n	8006466 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006428:	687a      	ldr	r2, [r7, #4]
 800642a:	429a      	cmp	r2, r3
 800642c:	d10b      	bne.n	8006446 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2204      	movs	r2, #4
 8006432:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	699b      	ldr	r3, [r3, #24]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d114      	bne.n	8006466 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006444:	e00f      	b.n	8006466 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800644a:	687a      	ldr	r2, [r7, #4]
 800644c:	429a      	cmp	r2, r3
 800644e:	d10a      	bne.n	8006466 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2208      	movs	r2, #8
 8006454:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	699b      	ldr	r3, [r3, #24]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d103      	bne.n	8006466 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2201      	movs	r2, #1
 8006462:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006466:	68f8      	ldr	r0, [r7, #12]
 8006468:	f7fa fda2 	bl	8000fb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2200      	movs	r2, #0
 8006470:	771a      	strb	r2, [r3, #28]
}
 8006472:	bf00      	nop
 8006474:	3710      	adds	r7, #16
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}

0800647a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800647a:	b580      	push	{r7, lr}
 800647c:	b084      	sub	sp, #16
 800647e:	af00      	add	r7, sp, #0
 8006480:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006486:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800648c:	687a      	ldr	r2, [r7, #4]
 800648e:	429a      	cmp	r2, r3
 8006490:	d103      	bne.n	800649a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2201      	movs	r2, #1
 8006496:	771a      	strb	r2, [r3, #28]
 8006498:	e019      	b.n	80064ce <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800649e:	687a      	ldr	r2, [r7, #4]
 80064a0:	429a      	cmp	r2, r3
 80064a2:	d103      	bne.n	80064ac <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2202      	movs	r2, #2
 80064a8:	771a      	strb	r2, [r3, #28]
 80064aa:	e010      	b.n	80064ce <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d103      	bne.n	80064be <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2204      	movs	r2, #4
 80064ba:	771a      	strb	r2, [r3, #28]
 80064bc:	e007      	b.n	80064ce <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d102      	bne.n	80064ce <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2208      	movs	r2, #8
 80064cc:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80064ce:	68f8      	ldr	r0, [r7, #12]
 80064d0:	f7ff ff1b 	bl	800630a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2200      	movs	r2, #0
 80064d8:	771a      	strb	r2, [r3, #28]
}
 80064da:	bf00      	nop
 80064dc:	3710      	adds	r7, #16
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}
	...

080064e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b085      	sub	sp, #20
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
 80064ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	4a29      	ldr	r2, [pc, #164]	; (800659c <TIM_Base_SetConfig+0xb8>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d00b      	beq.n	8006514 <TIM_Base_SetConfig+0x30>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006502:	d007      	beq.n	8006514 <TIM_Base_SetConfig+0x30>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	4a26      	ldr	r2, [pc, #152]	; (80065a0 <TIM_Base_SetConfig+0xbc>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d003      	beq.n	8006514 <TIM_Base_SetConfig+0x30>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a25      	ldr	r2, [pc, #148]	; (80065a4 <TIM_Base_SetConfig+0xc0>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d108      	bne.n	8006526 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800651a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	68fa      	ldr	r2, [r7, #12]
 8006522:	4313      	orrs	r3, r2
 8006524:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	4a1c      	ldr	r2, [pc, #112]	; (800659c <TIM_Base_SetConfig+0xb8>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d00b      	beq.n	8006546 <TIM_Base_SetConfig+0x62>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006534:	d007      	beq.n	8006546 <TIM_Base_SetConfig+0x62>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	4a19      	ldr	r2, [pc, #100]	; (80065a0 <TIM_Base_SetConfig+0xbc>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d003      	beq.n	8006546 <TIM_Base_SetConfig+0x62>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	4a18      	ldr	r2, [pc, #96]	; (80065a4 <TIM_Base_SetConfig+0xc0>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d108      	bne.n	8006558 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800654c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	68db      	ldr	r3, [r3, #12]
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	4313      	orrs	r3, r2
 8006556:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	695b      	ldr	r3, [r3, #20]
 8006562:	4313      	orrs	r3, r2
 8006564:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	68fa      	ldr	r2, [r7, #12]
 800656a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	689a      	ldr	r2, [r3, #8]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4a07      	ldr	r2, [pc, #28]	; (800659c <TIM_Base_SetConfig+0xb8>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d103      	bne.n	800658c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	691a      	ldr	r2, [r3, #16]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2201      	movs	r2, #1
 8006590:	615a      	str	r2, [r3, #20]
}
 8006592:	bf00      	nop
 8006594:	3714      	adds	r7, #20
 8006596:	46bd      	mov	sp, r7
 8006598:	bc80      	pop	{r7}
 800659a:	4770      	bx	lr
 800659c:	40012c00 	.word	0x40012c00
 80065a0:	40000400 	.word	0x40000400
 80065a4:	40000800 	.word	0x40000800

080065a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b087      	sub	sp, #28
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
 80065b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6a1b      	ldr	r3, [r3, #32]
 80065b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6a1b      	ldr	r3, [r3, #32]
 80065bc:	f023 0201 	bic.w	r2, r3, #1
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	699b      	ldr	r3, [r3, #24]
 80065ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f023 0303 	bic.w	r3, r3, #3
 80065de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68fa      	ldr	r2, [r7, #12]
 80065e6:	4313      	orrs	r3, r2
 80065e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	f023 0302 	bic.w	r3, r3, #2
 80065f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	697a      	ldr	r2, [r7, #20]
 80065f8:	4313      	orrs	r3, r2
 80065fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	4a1c      	ldr	r2, [pc, #112]	; (8006670 <TIM_OC1_SetConfig+0xc8>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d10c      	bne.n	800661e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	f023 0308 	bic.w	r3, r3, #8
 800660a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	697a      	ldr	r2, [r7, #20]
 8006612:	4313      	orrs	r3, r2
 8006614:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	f023 0304 	bic.w	r3, r3, #4
 800661c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	4a13      	ldr	r2, [pc, #76]	; (8006670 <TIM_OC1_SetConfig+0xc8>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d111      	bne.n	800664a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800662c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006634:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	695b      	ldr	r3, [r3, #20]
 800663a:	693a      	ldr	r2, [r7, #16]
 800663c:	4313      	orrs	r3, r2
 800663e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	699b      	ldr	r3, [r3, #24]
 8006644:	693a      	ldr	r2, [r7, #16]
 8006646:	4313      	orrs	r3, r2
 8006648:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	693a      	ldr	r2, [r7, #16]
 800664e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	68fa      	ldr	r2, [r7, #12]
 8006654:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	685a      	ldr	r2, [r3, #4]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	697a      	ldr	r2, [r7, #20]
 8006662:	621a      	str	r2, [r3, #32]
}
 8006664:	bf00      	nop
 8006666:	371c      	adds	r7, #28
 8006668:	46bd      	mov	sp, r7
 800666a:	bc80      	pop	{r7}
 800666c:	4770      	bx	lr
 800666e:	bf00      	nop
 8006670:	40012c00 	.word	0x40012c00

08006674 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006674:	b480      	push	{r7}
 8006676:	b087      	sub	sp, #28
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6a1b      	ldr	r3, [r3, #32]
 8006682:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a1b      	ldr	r3, [r3, #32]
 8006688:	f023 0210 	bic.w	r2, r3, #16
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	699b      	ldr	r3, [r3, #24]
 800669a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	021b      	lsls	r3, r3, #8
 80066b2:	68fa      	ldr	r2, [r7, #12]
 80066b4:	4313      	orrs	r3, r2
 80066b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	f023 0320 	bic.w	r3, r3, #32
 80066be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	011b      	lsls	r3, r3, #4
 80066c6:	697a      	ldr	r2, [r7, #20]
 80066c8:	4313      	orrs	r3, r2
 80066ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	4a1d      	ldr	r2, [pc, #116]	; (8006744 <TIM_OC2_SetConfig+0xd0>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d10d      	bne.n	80066f0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	68db      	ldr	r3, [r3, #12]
 80066e0:	011b      	lsls	r3, r3, #4
 80066e2:	697a      	ldr	r2, [r7, #20]
 80066e4:	4313      	orrs	r3, r2
 80066e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	4a14      	ldr	r2, [pc, #80]	; (8006744 <TIM_OC2_SetConfig+0xd0>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d113      	bne.n	8006720 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80066fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006706:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	695b      	ldr	r3, [r3, #20]
 800670c:	009b      	lsls	r3, r3, #2
 800670e:	693a      	ldr	r2, [r7, #16]
 8006710:	4313      	orrs	r3, r2
 8006712:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	699b      	ldr	r3, [r3, #24]
 8006718:	009b      	lsls	r3, r3, #2
 800671a:	693a      	ldr	r2, [r7, #16]
 800671c:	4313      	orrs	r3, r2
 800671e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	693a      	ldr	r2, [r7, #16]
 8006724:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	68fa      	ldr	r2, [r7, #12]
 800672a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	685a      	ldr	r2, [r3, #4]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	697a      	ldr	r2, [r7, #20]
 8006738:	621a      	str	r2, [r3, #32]
}
 800673a:	bf00      	nop
 800673c:	371c      	adds	r7, #28
 800673e:	46bd      	mov	sp, r7
 8006740:	bc80      	pop	{r7}
 8006742:	4770      	bx	lr
 8006744:	40012c00 	.word	0x40012c00

08006748 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006748:	b480      	push	{r7}
 800674a:	b087      	sub	sp, #28
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
 8006750:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a1b      	ldr	r3, [r3, #32]
 8006756:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6a1b      	ldr	r3, [r3, #32]
 800675c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	69db      	ldr	r3, [r3, #28]
 800676e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006776:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f023 0303 	bic.w	r3, r3, #3
 800677e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	68fa      	ldr	r2, [r7, #12]
 8006786:	4313      	orrs	r3, r2
 8006788:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006790:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	021b      	lsls	r3, r3, #8
 8006798:	697a      	ldr	r2, [r7, #20]
 800679a:	4313      	orrs	r3, r2
 800679c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4a1d      	ldr	r2, [pc, #116]	; (8006818 <TIM_OC3_SetConfig+0xd0>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d10d      	bne.n	80067c2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80067ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	68db      	ldr	r3, [r3, #12]
 80067b2:	021b      	lsls	r3, r3, #8
 80067b4:	697a      	ldr	r2, [r7, #20]
 80067b6:	4313      	orrs	r3, r2
 80067b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80067c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a14      	ldr	r2, [pc, #80]	; (8006818 <TIM_OC3_SetConfig+0xd0>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d113      	bne.n	80067f2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	695b      	ldr	r3, [r3, #20]
 80067de:	011b      	lsls	r3, r3, #4
 80067e0:	693a      	ldr	r2, [r7, #16]
 80067e2:	4313      	orrs	r3, r2
 80067e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	699b      	ldr	r3, [r3, #24]
 80067ea:	011b      	lsls	r3, r3, #4
 80067ec:	693a      	ldr	r2, [r7, #16]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	693a      	ldr	r2, [r7, #16]
 80067f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	68fa      	ldr	r2, [r7, #12]
 80067fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	685a      	ldr	r2, [r3, #4]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	697a      	ldr	r2, [r7, #20]
 800680a:	621a      	str	r2, [r3, #32]
}
 800680c:	bf00      	nop
 800680e:	371c      	adds	r7, #28
 8006810:	46bd      	mov	sp, r7
 8006812:	bc80      	pop	{r7}
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	40012c00 	.word	0x40012c00

0800681c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800681c:	b480      	push	{r7}
 800681e:	b087      	sub	sp, #28
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a1b      	ldr	r3, [r3, #32]
 800682a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6a1b      	ldr	r3, [r3, #32]
 8006830:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	69db      	ldr	r3, [r3, #28]
 8006842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800684a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006852:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	021b      	lsls	r3, r3, #8
 800685a:	68fa      	ldr	r2, [r7, #12]
 800685c:	4313      	orrs	r3, r2
 800685e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006866:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	031b      	lsls	r3, r3, #12
 800686e:	693a      	ldr	r2, [r7, #16]
 8006870:	4313      	orrs	r3, r2
 8006872:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	4a0f      	ldr	r2, [pc, #60]	; (80068b4 <TIM_OC4_SetConfig+0x98>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d109      	bne.n	8006890 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006882:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	695b      	ldr	r3, [r3, #20]
 8006888:	019b      	lsls	r3, r3, #6
 800688a:	697a      	ldr	r2, [r7, #20]
 800688c:	4313      	orrs	r3, r2
 800688e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	697a      	ldr	r2, [r7, #20]
 8006894:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	68fa      	ldr	r2, [r7, #12]
 800689a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	685a      	ldr	r2, [r3, #4]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	693a      	ldr	r2, [r7, #16]
 80068a8:	621a      	str	r2, [r3, #32]
}
 80068aa:	bf00      	nop
 80068ac:	371c      	adds	r7, #28
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bc80      	pop	{r7}
 80068b2:	4770      	bx	lr
 80068b4:	40012c00 	.word	0x40012c00

080068b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b087      	sub	sp, #28
 80068bc:	af00      	add	r7, sp, #0
 80068be:	60f8      	str	r0, [r7, #12]
 80068c0:	60b9      	str	r1, [r7, #8]
 80068c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	6a1b      	ldr	r3, [r3, #32]
 80068c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6a1b      	ldr	r3, [r3, #32]
 80068ce:	f023 0201 	bic.w	r2, r3, #1
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	699b      	ldr	r3, [r3, #24]
 80068da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80068e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	011b      	lsls	r3, r3, #4
 80068e8:	693a      	ldr	r2, [r7, #16]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	f023 030a 	bic.w	r3, r3, #10
 80068f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068f6:	697a      	ldr	r2, [r7, #20]
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	4313      	orrs	r3, r2
 80068fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	693a      	ldr	r2, [r7, #16]
 8006902:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	697a      	ldr	r2, [r7, #20]
 8006908:	621a      	str	r2, [r3, #32]
}
 800690a:	bf00      	nop
 800690c:	371c      	adds	r7, #28
 800690e:	46bd      	mov	sp, r7
 8006910:	bc80      	pop	{r7}
 8006912:	4770      	bx	lr

08006914 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006914:	b480      	push	{r7}
 8006916:	b087      	sub	sp, #28
 8006918:	af00      	add	r7, sp, #0
 800691a:	60f8      	str	r0, [r7, #12]
 800691c:	60b9      	str	r1, [r7, #8]
 800691e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	6a1b      	ldr	r3, [r3, #32]
 8006924:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	6a1b      	ldr	r3, [r3, #32]
 800692a:	f023 0210 	bic.w	r2, r3, #16
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	699b      	ldr	r3, [r3, #24]
 8006936:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006938:	693b      	ldr	r3, [r7, #16]
 800693a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800693e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	031b      	lsls	r3, r3, #12
 8006944:	693a      	ldr	r2, [r7, #16]
 8006946:	4313      	orrs	r3, r2
 8006948:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006950:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	011b      	lsls	r3, r3, #4
 8006956:	697a      	ldr	r2, [r7, #20]
 8006958:	4313      	orrs	r3, r2
 800695a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	693a      	ldr	r2, [r7, #16]
 8006960:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	697a      	ldr	r2, [r7, #20]
 8006966:	621a      	str	r2, [r3, #32]
}
 8006968:	bf00      	nop
 800696a:	371c      	adds	r7, #28
 800696c:	46bd      	mov	sp, r7
 800696e:	bc80      	pop	{r7}
 8006970:	4770      	bx	lr

08006972 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006972:	b480      	push	{r7}
 8006974:	b085      	sub	sp, #20
 8006976:	af00      	add	r7, sp, #0
 8006978:	6078      	str	r0, [r7, #4]
 800697a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	689b      	ldr	r3, [r3, #8]
 8006980:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006988:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800698a:	683a      	ldr	r2, [r7, #0]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	4313      	orrs	r3, r2
 8006990:	f043 0307 	orr.w	r3, r3, #7
 8006994:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	68fa      	ldr	r2, [r7, #12]
 800699a:	609a      	str	r2, [r3, #8]
}
 800699c:	bf00      	nop
 800699e:	3714      	adds	r7, #20
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bc80      	pop	{r7}
 80069a4:	4770      	bx	lr

080069a6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069a6:	b480      	push	{r7}
 80069a8:	b087      	sub	sp, #28
 80069aa:	af00      	add	r7, sp, #0
 80069ac:	60f8      	str	r0, [r7, #12]
 80069ae:	60b9      	str	r1, [r7, #8]
 80069b0:	607a      	str	r2, [r7, #4]
 80069b2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80069c0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	021a      	lsls	r2, r3, #8
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	431a      	orrs	r2, r3
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	697a      	ldr	r2, [r7, #20]
 80069d0:	4313      	orrs	r3, r2
 80069d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	697a      	ldr	r2, [r7, #20]
 80069d8:	609a      	str	r2, [r3, #8]
}
 80069da:	bf00      	nop
 80069dc:	371c      	adds	r7, #28
 80069de:	46bd      	mov	sp, r7
 80069e0:	bc80      	pop	{r7}
 80069e2:	4770      	bx	lr

080069e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b087      	sub	sp, #28
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	60f8      	str	r0, [r7, #12]
 80069ec:	60b9      	str	r1, [r7, #8]
 80069ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	f003 031f 	and.w	r3, r3, #31
 80069f6:	2201      	movs	r2, #1
 80069f8:	fa02 f303 	lsl.w	r3, r2, r3
 80069fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	6a1a      	ldr	r2, [r3, #32]
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	43db      	mvns	r3, r3
 8006a06:	401a      	ands	r2, r3
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6a1a      	ldr	r2, [r3, #32]
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	f003 031f 	and.w	r3, r3, #31
 8006a16:	6879      	ldr	r1, [r7, #4]
 8006a18:	fa01 f303 	lsl.w	r3, r1, r3
 8006a1c:	431a      	orrs	r2, r3
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	621a      	str	r2, [r3, #32]
}
 8006a22:	bf00      	nop
 8006a24:	371c      	adds	r7, #28
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bc80      	pop	{r7}
 8006a2a:	4770      	bx	lr

08006a2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b085      	sub	sp, #20
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
 8006a34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d101      	bne.n	8006a44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a40:	2302      	movs	r3, #2
 8006a42:	e046      	b.n	8006ad2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2202      	movs	r2, #2
 8006a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	68fa      	ldr	r2, [r7, #12]
 8006a7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a16      	ldr	r2, [pc, #88]	; (8006adc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d00e      	beq.n	8006aa6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a90:	d009      	beq.n	8006aa6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a12      	ldr	r2, [pc, #72]	; (8006ae0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d004      	beq.n	8006aa6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a10      	ldr	r2, [pc, #64]	; (8006ae4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d10c      	bne.n	8006ac0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006aac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	68ba      	ldr	r2, [r7, #8]
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	68ba      	ldr	r2, [r7, #8]
 8006abe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2200      	movs	r2, #0
 8006acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3714      	adds	r7, #20
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bc80      	pop	{r7}
 8006ada:	4770      	bx	lr
 8006adc:	40012c00 	.word	0x40012c00
 8006ae0:	40000400 	.word	0x40000400
 8006ae4:	40000800 	.word	0x40000800

08006ae8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b085      	sub	sp, #20
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006af2:	2300      	movs	r3, #0
 8006af4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d101      	bne.n	8006b04 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006b00:	2302      	movs	r3, #2
 8006b02:	e03d      	b.n	8006b80 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2201      	movs	r2, #1
 8006b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	68db      	ldr	r3, [r3, #12]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	4313      	orrs	r3, r2
 8006b26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	4313      	orrs	r3, r2
 8006b34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4313      	orrs	r3, r2
 8006b42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	691b      	ldr	r3, [r3, #16]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	695b      	ldr	r3, [r3, #20]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	69db      	ldr	r3, [r3, #28]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b7e:	2300      	movs	r3, #0
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3714      	adds	r7, #20
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bc80      	pop	{r7}
 8006b88:	4770      	bx	lr

08006b8a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b8a:	b480      	push	{r7}
 8006b8c:	b083      	sub	sp, #12
 8006b8e:	af00      	add	r7, sp, #0
 8006b90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b92:	bf00      	nop
 8006b94:	370c      	adds	r7, #12
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bc80      	pop	{r7}
 8006b9a:	4770      	bx	lr

08006b9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bc80      	pop	{r7}
 8006bac:	4770      	bx	lr

08006bae <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bae:	b580      	push	{r7, lr}
 8006bb0:	b082      	sub	sp, #8
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d101      	bne.n	8006bc0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e042      	b.n	8006c46 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d106      	bne.n	8006bda <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f7fa fee5 	bl	80019a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2224      	movs	r2, #36	; 0x24
 8006bde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	68da      	ldr	r2, [r3, #12]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006bf0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f000 fdc6 	bl	8007784 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	691a      	ldr	r2, [r3, #16]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c06:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	695a      	ldr	r2, [r3, #20]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006c16:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	68da      	ldr	r2, [r3, #12]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c26:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2220      	movs	r2, #32
 8006c32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2220      	movs	r2, #32
 8006c3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2200      	movs	r2, #0
 8006c42:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006c44:	2300      	movs	r3, #0
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3708      	adds	r7, #8
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}

08006c4e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c4e:	b580      	push	{r7, lr}
 8006c50:	b08a      	sub	sp, #40	; 0x28
 8006c52:	af02      	add	r7, sp, #8
 8006c54:	60f8      	str	r0, [r7, #12]
 8006c56:	60b9      	str	r1, [r7, #8]
 8006c58:	603b      	str	r3, [r7, #0]
 8006c5a:	4613      	mov	r3, r2
 8006c5c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c68:	b2db      	uxtb	r3, r3
 8006c6a:	2b20      	cmp	r3, #32
 8006c6c:	d16d      	bne.n	8006d4a <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d002      	beq.n	8006c7a <HAL_UART_Transmit+0x2c>
 8006c74:	88fb      	ldrh	r3, [r7, #6]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d101      	bne.n	8006c7e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	e066      	b.n	8006d4c <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	2200      	movs	r2, #0
 8006c82:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2221      	movs	r2, #33	; 0x21
 8006c88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c8c:	f7fb f8b8 	bl	8001e00 <HAL_GetTick>
 8006c90:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	88fa      	ldrh	r2, [r7, #6]
 8006c96:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	88fa      	ldrh	r2, [r7, #6]
 8006c9c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ca6:	d108      	bne.n	8006cba <HAL_UART_Transmit+0x6c>
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	691b      	ldr	r3, [r3, #16]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d104      	bne.n	8006cba <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	61bb      	str	r3, [r7, #24]
 8006cb8:	e003      	b.n	8006cc2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006cc2:	e02a      	b.n	8006d1a <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	9300      	str	r3, [sp, #0]
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	2180      	movs	r1, #128	; 0x80
 8006cce:	68f8      	ldr	r0, [r7, #12]
 8006cd0:	f000 fb15 	bl	80072fe <UART_WaitOnFlagUntilTimeout>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d001      	beq.n	8006cde <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8006cda:	2303      	movs	r3, #3
 8006cdc:	e036      	b.n	8006d4c <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8006cde:	69fb      	ldr	r3, [r7, #28]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d10b      	bne.n	8006cfc <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ce4:	69bb      	ldr	r3, [r7, #24]
 8006ce6:	881b      	ldrh	r3, [r3, #0]
 8006ce8:	461a      	mov	r2, r3
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006cf2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006cf4:	69bb      	ldr	r3, [r7, #24]
 8006cf6:	3302      	adds	r3, #2
 8006cf8:	61bb      	str	r3, [r7, #24]
 8006cfa:	e007      	b.n	8006d0c <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006cfc:	69fb      	ldr	r3, [r7, #28]
 8006cfe:	781a      	ldrb	r2, [r3, #0]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006d06:	69fb      	ldr	r3, [r7, #28]
 8006d08:	3301      	adds	r3, #1
 8006d0a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006d10:	b29b      	uxth	r3, r3
 8006d12:	3b01      	subs	r3, #1
 8006d14:	b29a      	uxth	r2, r3
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d1cf      	bne.n	8006cc4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	9300      	str	r3, [sp, #0]
 8006d28:	697b      	ldr	r3, [r7, #20]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	2140      	movs	r1, #64	; 0x40
 8006d2e:	68f8      	ldr	r0, [r7, #12]
 8006d30:	f000 fae5 	bl	80072fe <UART_WaitOnFlagUntilTimeout>
 8006d34:	4603      	mov	r3, r0
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d001      	beq.n	8006d3e <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8006d3a:	2303      	movs	r3, #3
 8006d3c:	e006      	b.n	8006d4c <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2220      	movs	r2, #32
 8006d42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8006d46:	2300      	movs	r3, #0
 8006d48:	e000      	b.n	8006d4c <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8006d4a:	2302      	movs	r3, #2
  }
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3720      	adds	r7, #32
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}

08006d54 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	60f8      	str	r0, [r7, #12]
 8006d5c:	60b9      	str	r1, [r7, #8]
 8006d5e:	4613      	mov	r3, r2
 8006d60:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	2b20      	cmp	r3, #32
 8006d6c:	d112      	bne.n	8006d94 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d002      	beq.n	8006d7a <HAL_UART_Receive_IT+0x26>
 8006d74:	88fb      	ldrh	r3, [r7, #6]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d101      	bne.n	8006d7e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e00b      	b.n	8006d96 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2200      	movs	r2, #0
 8006d82:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006d84:	88fb      	ldrh	r3, [r7, #6]
 8006d86:	461a      	mov	r2, r3
 8006d88:	68b9      	ldr	r1, [r7, #8]
 8006d8a:	68f8      	ldr	r0, [r7, #12]
 8006d8c:	f000 fb25 	bl	80073da <UART_Start_Receive_IT>
 8006d90:	4603      	mov	r3, r0
 8006d92:	e000      	b.n	8006d96 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006d94:	2302      	movs	r3, #2
  }
}
 8006d96:	4618      	mov	r0, r3
 8006d98:	3710      	adds	r7, #16
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}
	...

08006da0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b0ba      	sub	sp, #232	; 0xe8
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	695b      	ldr	r3, [r3, #20]
 8006dc2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006dd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dd6:	f003 030f 	and.w	r3, r3, #15
 8006dda:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006dde:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d10f      	bne.n	8006e06 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dea:	f003 0320 	and.w	r3, r3, #32
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d009      	beq.n	8006e06 <HAL_UART_IRQHandler+0x66>
 8006df2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006df6:	f003 0320 	and.w	r3, r3, #32
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d003      	beq.n	8006e06 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f000 fc01 	bl	8007606 <UART_Receive_IT>
      return;
 8006e04:	e25b      	b.n	80072be <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006e06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f000 80de 	beq.w	8006fcc <HAL_UART_IRQHandler+0x22c>
 8006e10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e14:	f003 0301 	and.w	r3, r3, #1
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d106      	bne.n	8006e2a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006e1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e20:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	f000 80d1 	beq.w	8006fcc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006e2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e2e:	f003 0301 	and.w	r3, r3, #1
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d00b      	beq.n	8006e4e <HAL_UART_IRQHandler+0xae>
 8006e36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d005      	beq.n	8006e4e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e46:	f043 0201 	orr.w	r2, r3, #1
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e52:	f003 0304 	and.w	r3, r3, #4
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d00b      	beq.n	8006e72 <HAL_UART_IRQHandler+0xd2>
 8006e5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e5e:	f003 0301 	and.w	r3, r3, #1
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d005      	beq.n	8006e72 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e6a:	f043 0202 	orr.w	r2, r3, #2
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e76:	f003 0302 	and.w	r3, r3, #2
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d00b      	beq.n	8006e96 <HAL_UART_IRQHandler+0xf6>
 8006e7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e82:	f003 0301 	and.w	r3, r3, #1
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d005      	beq.n	8006e96 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e8e:	f043 0204 	orr.w	r2, r3, #4
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e9a:	f003 0308 	and.w	r3, r3, #8
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d011      	beq.n	8006ec6 <HAL_UART_IRQHandler+0x126>
 8006ea2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ea6:	f003 0320 	and.w	r3, r3, #32
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d105      	bne.n	8006eba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006eae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006eb2:	f003 0301 	and.w	r3, r3, #1
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d005      	beq.n	8006ec6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ebe:	f043 0208 	orr.w	r2, r3, #8
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	f000 81f2 	beq.w	80072b4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ed0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ed4:	f003 0320 	and.w	r3, r3, #32
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d008      	beq.n	8006eee <HAL_UART_IRQHandler+0x14e>
 8006edc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ee0:	f003 0320 	and.w	r3, r3, #32
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d002      	beq.n	8006eee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f000 fb8c 	bl	8007606 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	695b      	ldr	r3, [r3, #20]
 8006ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	bf14      	ite	ne
 8006efc:	2301      	movne	r3, #1
 8006efe:	2300      	moveq	r3, #0
 8006f00:	b2db      	uxtb	r3, r3
 8006f02:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f0a:	f003 0308 	and.w	r3, r3, #8
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d103      	bne.n	8006f1a <HAL_UART_IRQHandler+0x17a>
 8006f12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d04f      	beq.n	8006fba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f000 fa96 	bl	800744c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	695b      	ldr	r3, [r3, #20]
 8006f26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d041      	beq.n	8006fb2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	3314      	adds	r3, #20
 8006f34:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f38:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006f3c:	e853 3f00 	ldrex	r3, [r3]
 8006f40:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006f44:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006f48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	3314      	adds	r3, #20
 8006f56:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006f5a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006f5e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f62:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006f66:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006f6a:	e841 2300 	strex	r3, r2, [r1]
 8006f6e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006f72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d1d9      	bne.n	8006f2e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d013      	beq.n	8006faa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f86:	4a7e      	ldr	r2, [pc, #504]	; (8007180 <HAL_UART_IRQHandler+0x3e0>)
 8006f88:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f8e:	4618      	mov	r0, r3
 8006f90:	f7fb fb7a 	bl	8002688 <HAL_DMA_Abort_IT>
 8006f94:	4603      	mov	r3, r0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d016      	beq.n	8006fc8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fa0:	687a      	ldr	r2, [r7, #4]
 8006fa2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006fa4:	4610      	mov	r0, r2
 8006fa6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fa8:	e00e      	b.n	8006fc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f000 f993 	bl	80072d6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fb0:	e00a      	b.n	8006fc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f000 f98f 	bl	80072d6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fb8:	e006      	b.n	8006fc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 f98b 	bl	80072d6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8006fc6:	e175      	b.n	80072b4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fc8:	bf00      	nop
    return;
 8006fca:	e173      	b.n	80072b4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	f040 814f 	bne.w	8007274 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fda:	f003 0310 	and.w	r3, r3, #16
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	f000 8148 	beq.w	8007274 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006fe4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fe8:	f003 0310 	and.w	r3, r3, #16
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	f000 8141 	beq.w	8007274 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	60bb      	str	r3, [r7, #8]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	60bb      	str	r3, [r7, #8]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	60bb      	str	r3, [r7, #8]
 8007006:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	695b      	ldr	r3, [r3, #20]
 800700e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007012:	2b00      	cmp	r3, #0
 8007014:	f000 80b6 	beq.w	8007184 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007024:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007028:	2b00      	cmp	r3, #0
 800702a:	f000 8145 	beq.w	80072b8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007032:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007036:	429a      	cmp	r2, r3
 8007038:	f080 813e 	bcs.w	80072b8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007042:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007048:	699b      	ldr	r3, [r3, #24]
 800704a:	2b20      	cmp	r3, #32
 800704c:	f000 8088 	beq.w	8007160 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	330c      	adds	r3, #12
 8007056:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800705a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800705e:	e853 3f00 	ldrex	r3, [r3]
 8007062:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007066:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800706a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800706e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	330c      	adds	r3, #12
 8007078:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800707c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007080:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007084:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007088:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800708c:	e841 2300 	strex	r3, r2, [r1]
 8007090:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007094:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007098:	2b00      	cmp	r3, #0
 800709a:	d1d9      	bne.n	8007050 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	3314      	adds	r3, #20
 80070a2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070a6:	e853 3f00 	ldrex	r3, [r3]
 80070aa:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80070ac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80070ae:	f023 0301 	bic.w	r3, r3, #1
 80070b2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	3314      	adds	r3, #20
 80070bc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80070c0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80070c4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80070c8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80070cc:	e841 2300 	strex	r3, r2, [r1]
 80070d0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80070d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d1e1      	bne.n	800709c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	3314      	adds	r3, #20
 80070de:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80070e2:	e853 3f00 	ldrex	r3, [r3]
 80070e6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80070e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80070ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	3314      	adds	r3, #20
 80070f8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80070fc:	66fa      	str	r2, [r7, #108]	; 0x6c
 80070fe:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007100:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007102:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007104:	e841 2300 	strex	r3, r2, [r1]
 8007108:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800710a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800710c:	2b00      	cmp	r3, #0
 800710e:	d1e3      	bne.n	80070d8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2220      	movs	r2, #32
 8007114:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	330c      	adds	r3, #12
 8007124:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007126:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007128:	e853 3f00 	ldrex	r3, [r3]
 800712c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800712e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007130:	f023 0310 	bic.w	r3, r3, #16
 8007134:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	330c      	adds	r3, #12
 800713e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007142:	65ba      	str	r2, [r7, #88]	; 0x58
 8007144:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007146:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007148:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800714a:	e841 2300 	strex	r3, r2, [r1]
 800714e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007150:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007152:	2b00      	cmp	r3, #0
 8007154:	d1e3      	bne.n	800711e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800715a:	4618      	mov	r0, r3
 800715c:	f7fb fa58 	bl	8002610 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2202      	movs	r2, #2
 8007164:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800716e:	b29b      	uxth	r3, r3
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	b29b      	uxth	r3, r3
 8007174:	4619      	mov	r1, r3
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 f8b6 	bl	80072e8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800717c:	e09c      	b.n	80072b8 <HAL_UART_IRQHandler+0x518>
 800717e:	bf00      	nop
 8007180:	08007511 	.word	0x08007511
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800718c:	b29b      	uxth	r3, r3
 800718e:	1ad3      	subs	r3, r2, r3
 8007190:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007198:	b29b      	uxth	r3, r3
 800719a:	2b00      	cmp	r3, #0
 800719c:	f000 808e 	beq.w	80072bc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80071a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	f000 8089 	beq.w	80072bc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	330c      	adds	r3, #12
 80071b0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071b4:	e853 3f00 	ldrex	r3, [r3]
 80071b8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80071ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80071c0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	330c      	adds	r3, #12
 80071ca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80071ce:	647a      	str	r2, [r7, #68]	; 0x44
 80071d0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80071d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80071d6:	e841 2300 	strex	r3, r2, [r1]
 80071da:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80071dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d1e3      	bne.n	80071aa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	3314      	adds	r3, #20
 80071e8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ec:	e853 3f00 	ldrex	r3, [r3]
 80071f0:	623b      	str	r3, [r7, #32]
   return(result);
 80071f2:	6a3b      	ldr	r3, [r7, #32]
 80071f4:	f023 0301 	bic.w	r3, r3, #1
 80071f8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	3314      	adds	r3, #20
 8007202:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007206:	633a      	str	r2, [r7, #48]	; 0x30
 8007208:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800720c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800720e:	e841 2300 	strex	r3, r2, [r1]
 8007212:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007216:	2b00      	cmp	r3, #0
 8007218:	d1e3      	bne.n	80071e2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2220      	movs	r2, #32
 800721e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2200      	movs	r2, #0
 8007226:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	330c      	adds	r3, #12
 800722e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	e853 3f00 	ldrex	r3, [r3]
 8007236:	60fb      	str	r3, [r7, #12]
   return(result);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	f023 0310 	bic.w	r3, r3, #16
 800723e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	330c      	adds	r3, #12
 8007248:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800724c:	61fa      	str	r2, [r7, #28]
 800724e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007250:	69b9      	ldr	r1, [r7, #24]
 8007252:	69fa      	ldr	r2, [r7, #28]
 8007254:	e841 2300 	strex	r3, r2, [r1]
 8007258:	617b      	str	r3, [r7, #20]
   return(result);
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d1e3      	bne.n	8007228 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2202      	movs	r2, #2
 8007264:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007266:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800726a:	4619      	mov	r1, r3
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f000 f83b 	bl	80072e8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007272:	e023      	b.n	80072bc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007274:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800727c:	2b00      	cmp	r3, #0
 800727e:	d009      	beq.n	8007294 <HAL_UART_IRQHandler+0x4f4>
 8007280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007284:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007288:	2b00      	cmp	r3, #0
 800728a:	d003      	beq.n	8007294 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f000 f953 	bl	8007538 <UART_Transmit_IT>
    return;
 8007292:	e014      	b.n	80072be <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007294:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800729c:	2b00      	cmp	r3, #0
 800729e:	d00e      	beq.n	80072be <HAL_UART_IRQHandler+0x51e>
 80072a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d008      	beq.n	80072be <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f000 f992 	bl	80075d6 <UART_EndTransmit_IT>
    return;
 80072b2:	e004      	b.n	80072be <HAL_UART_IRQHandler+0x51e>
    return;
 80072b4:	bf00      	nop
 80072b6:	e002      	b.n	80072be <HAL_UART_IRQHandler+0x51e>
      return;
 80072b8:	bf00      	nop
 80072ba:	e000      	b.n	80072be <HAL_UART_IRQHandler+0x51e>
      return;
 80072bc:	bf00      	nop
  }
}
 80072be:	37e8      	adds	r7, #232	; 0xe8
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}

080072c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80072cc:	bf00      	nop
 80072ce:	370c      	adds	r7, #12
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bc80      	pop	{r7}
 80072d4:	4770      	bx	lr

080072d6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80072d6:	b480      	push	{r7}
 80072d8:	b083      	sub	sp, #12
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80072de:	bf00      	nop
 80072e0:	370c      	adds	r7, #12
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bc80      	pop	{r7}
 80072e6:	4770      	bx	lr

080072e8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	460b      	mov	r3, r1
 80072f2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80072f4:	bf00      	nop
 80072f6:	370c      	adds	r7, #12
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bc80      	pop	{r7}
 80072fc:	4770      	bx	lr

080072fe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80072fe:	b580      	push	{r7, lr}
 8007300:	b090      	sub	sp, #64	; 0x40
 8007302:	af00      	add	r7, sp, #0
 8007304:	60f8      	str	r0, [r7, #12]
 8007306:	60b9      	str	r1, [r7, #8]
 8007308:	603b      	str	r3, [r7, #0]
 800730a:	4613      	mov	r3, r2
 800730c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800730e:	e050      	b.n	80073b2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007310:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007316:	d04c      	beq.n	80073b2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007318:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800731a:	2b00      	cmp	r3, #0
 800731c:	d007      	beq.n	800732e <UART_WaitOnFlagUntilTimeout+0x30>
 800731e:	f7fa fd6f 	bl	8001e00 <HAL_GetTick>
 8007322:	4602      	mov	r2, r0
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	1ad3      	subs	r3, r2, r3
 8007328:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800732a:	429a      	cmp	r2, r3
 800732c:	d241      	bcs.n	80073b2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	330c      	adds	r3, #12
 8007334:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007338:	e853 3f00 	ldrex	r3, [r3]
 800733c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800733e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007340:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007344:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	330c      	adds	r3, #12
 800734c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800734e:	637a      	str	r2, [r7, #52]	; 0x34
 8007350:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007352:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007354:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007356:	e841 2300 	strex	r3, r2, [r1]
 800735a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800735c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800735e:	2b00      	cmp	r3, #0
 8007360:	d1e5      	bne.n	800732e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	3314      	adds	r3, #20
 8007368:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	e853 3f00 	ldrex	r3, [r3]
 8007370:	613b      	str	r3, [r7, #16]
   return(result);
 8007372:	693b      	ldr	r3, [r7, #16]
 8007374:	f023 0301 	bic.w	r3, r3, #1
 8007378:	63bb      	str	r3, [r7, #56]	; 0x38
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	3314      	adds	r3, #20
 8007380:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007382:	623a      	str	r2, [r7, #32]
 8007384:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007386:	69f9      	ldr	r1, [r7, #28]
 8007388:	6a3a      	ldr	r2, [r7, #32]
 800738a:	e841 2300 	strex	r3, r2, [r1]
 800738e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007390:	69bb      	ldr	r3, [r7, #24]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d1e5      	bne.n	8007362 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	2220      	movs	r2, #32
 800739a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2220      	movs	r2, #32
 80073a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2200      	movs	r2, #0
 80073aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80073ae:	2303      	movs	r3, #3
 80073b0:	e00f      	b.n	80073d2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	4013      	ands	r3, r2
 80073bc:	68ba      	ldr	r2, [r7, #8]
 80073be:	429a      	cmp	r2, r3
 80073c0:	bf0c      	ite	eq
 80073c2:	2301      	moveq	r3, #1
 80073c4:	2300      	movne	r3, #0
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	461a      	mov	r2, r3
 80073ca:	79fb      	ldrb	r3, [r7, #7]
 80073cc:	429a      	cmp	r2, r3
 80073ce:	d09f      	beq.n	8007310 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80073d0:	2300      	movs	r3, #0
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3740      	adds	r7, #64	; 0x40
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}

080073da <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80073da:	b480      	push	{r7}
 80073dc:	b085      	sub	sp, #20
 80073de:	af00      	add	r7, sp, #0
 80073e0:	60f8      	str	r0, [r7, #12]
 80073e2:	60b9      	str	r1, [r7, #8]
 80073e4:	4613      	mov	r3, r2
 80073e6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	68ba      	ldr	r2, [r7, #8]
 80073ec:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	88fa      	ldrh	r2, [r7, #6]
 80073f2:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	88fa      	ldrh	r2, [r7, #6]
 80073f8:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	2200      	movs	r2, #0
 80073fe:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2222      	movs	r2, #34	; 0x22
 8007404:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	691b      	ldr	r3, [r3, #16]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d007      	beq.n	8007420 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	68da      	ldr	r2, [r3, #12]
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800741e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	695a      	ldr	r2, [r3, #20]
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f042 0201 	orr.w	r2, r2, #1
 800742e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	68da      	ldr	r2, [r3, #12]
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f042 0220 	orr.w	r2, r2, #32
 800743e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007440:	2300      	movs	r3, #0
}
 8007442:	4618      	mov	r0, r3
 8007444:	3714      	adds	r7, #20
 8007446:	46bd      	mov	sp, r7
 8007448:	bc80      	pop	{r7}
 800744a:	4770      	bx	lr

0800744c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800744c:	b480      	push	{r7}
 800744e:	b095      	sub	sp, #84	; 0x54
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	330c      	adds	r3, #12
 800745a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800745e:	e853 3f00 	ldrex	r3, [r3]
 8007462:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007466:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800746a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	330c      	adds	r3, #12
 8007472:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007474:	643a      	str	r2, [r7, #64]	; 0x40
 8007476:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007478:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800747a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800747c:	e841 2300 	strex	r3, r2, [r1]
 8007480:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007484:	2b00      	cmp	r3, #0
 8007486:	d1e5      	bne.n	8007454 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	3314      	adds	r3, #20
 800748e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007490:	6a3b      	ldr	r3, [r7, #32]
 8007492:	e853 3f00 	ldrex	r3, [r3]
 8007496:	61fb      	str	r3, [r7, #28]
   return(result);
 8007498:	69fb      	ldr	r3, [r7, #28]
 800749a:	f023 0301 	bic.w	r3, r3, #1
 800749e:	64bb      	str	r3, [r7, #72]	; 0x48
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	3314      	adds	r3, #20
 80074a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80074a8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80074aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80074ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80074b0:	e841 2300 	strex	r3, r2, [r1]
 80074b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80074b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d1e5      	bne.n	8007488 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d119      	bne.n	80074f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	330c      	adds	r3, #12
 80074ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	e853 3f00 	ldrex	r3, [r3]
 80074d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	f023 0310 	bic.w	r3, r3, #16
 80074da:	647b      	str	r3, [r7, #68]	; 0x44
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	330c      	adds	r3, #12
 80074e2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80074e4:	61ba      	str	r2, [r7, #24]
 80074e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e8:	6979      	ldr	r1, [r7, #20]
 80074ea:	69ba      	ldr	r2, [r7, #24]
 80074ec:	e841 2300 	strex	r3, r2, [r1]
 80074f0:	613b      	str	r3, [r7, #16]
   return(result);
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d1e5      	bne.n	80074c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2220      	movs	r2, #32
 80074fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007506:	bf00      	nop
 8007508:	3754      	adds	r7, #84	; 0x54
 800750a:	46bd      	mov	sp, r7
 800750c:	bc80      	pop	{r7}
 800750e:	4770      	bx	lr

08007510 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b084      	sub	sp, #16
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800751c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	2200      	movs	r2, #0
 8007522:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2200      	movs	r2, #0
 8007528:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800752a:	68f8      	ldr	r0, [r7, #12]
 800752c:	f7ff fed3 	bl	80072d6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007530:	bf00      	nop
 8007532:	3710      	adds	r7, #16
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}

08007538 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007538:	b480      	push	{r7}
 800753a:	b085      	sub	sp, #20
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007546:	b2db      	uxtb	r3, r3
 8007548:	2b21      	cmp	r3, #33	; 0x21
 800754a:	d13e      	bne.n	80075ca <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	689b      	ldr	r3, [r3, #8]
 8007550:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007554:	d114      	bne.n	8007580 <UART_Transmit_IT+0x48>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	691b      	ldr	r3, [r3, #16]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d110      	bne.n	8007580 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6a1b      	ldr	r3, [r3, #32]
 8007562:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	881b      	ldrh	r3, [r3, #0]
 8007568:	461a      	mov	r2, r3
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007572:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6a1b      	ldr	r3, [r3, #32]
 8007578:	1c9a      	adds	r2, r3, #2
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	621a      	str	r2, [r3, #32]
 800757e:	e008      	b.n	8007592 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6a1b      	ldr	r3, [r3, #32]
 8007584:	1c59      	adds	r1, r3, #1
 8007586:	687a      	ldr	r2, [r7, #4]
 8007588:	6211      	str	r1, [r2, #32]
 800758a:	781a      	ldrb	r2, [r3, #0]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007596:	b29b      	uxth	r3, r3
 8007598:	3b01      	subs	r3, #1
 800759a:	b29b      	uxth	r3, r3
 800759c:	687a      	ldr	r2, [r7, #4]
 800759e:	4619      	mov	r1, r3
 80075a0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d10f      	bne.n	80075c6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	68da      	ldr	r2, [r3, #12]
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80075b4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	68da      	ldr	r2, [r3, #12]
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80075c4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80075c6:	2300      	movs	r3, #0
 80075c8:	e000      	b.n	80075cc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80075ca:	2302      	movs	r3, #2
  }
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3714      	adds	r7, #20
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bc80      	pop	{r7}
 80075d4:	4770      	bx	lr

080075d6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80075d6:	b580      	push	{r7, lr}
 80075d8:	b082      	sub	sp, #8
 80075da:	af00      	add	r7, sp, #0
 80075dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	68da      	ldr	r2, [r3, #12]
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80075ec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2220      	movs	r2, #32
 80075f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f7ff fe64 	bl	80072c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80075fc:	2300      	movs	r3, #0
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3708      	adds	r7, #8
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}

08007606 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007606:	b580      	push	{r7, lr}
 8007608:	b08c      	sub	sp, #48	; 0x30
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007614:	b2db      	uxtb	r3, r3
 8007616:	2b22      	cmp	r3, #34	; 0x22
 8007618:	f040 80ae 	bne.w	8007778 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007624:	d117      	bne.n	8007656 <UART_Receive_IT+0x50>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	691b      	ldr	r3, [r3, #16]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d113      	bne.n	8007656 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800762e:	2300      	movs	r3, #0
 8007630:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007636:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	b29b      	uxth	r3, r3
 8007640:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007644:	b29a      	uxth	r2, r3
 8007646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007648:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800764e:	1c9a      	adds	r2, r3, #2
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	629a      	str	r2, [r3, #40]	; 0x28
 8007654:	e026      	b.n	80076a4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800765a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800765c:	2300      	movs	r3, #0
 800765e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	689b      	ldr	r3, [r3, #8]
 8007664:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007668:	d007      	beq.n	800767a <UART_Receive_IT+0x74>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	689b      	ldr	r3, [r3, #8]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d10a      	bne.n	8007688 <UART_Receive_IT+0x82>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	691b      	ldr	r3, [r3, #16]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d106      	bne.n	8007688 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	b2da      	uxtb	r2, r3
 8007682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007684:	701a      	strb	r2, [r3, #0]
 8007686:	e008      	b.n	800769a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	b2db      	uxtb	r3, r3
 8007690:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007694:	b2da      	uxtb	r2, r3
 8007696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007698:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800769e:	1c5a      	adds	r2, r3, #1
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076a8:	b29b      	uxth	r3, r3
 80076aa:	3b01      	subs	r3, #1
 80076ac:	b29b      	uxth	r3, r3
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	4619      	mov	r1, r3
 80076b2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d15d      	bne.n	8007774 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	68da      	ldr	r2, [r3, #12]
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f022 0220 	bic.w	r2, r2, #32
 80076c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	68da      	ldr	r2, [r3, #12]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80076d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	695a      	ldr	r2, [r3, #20]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f022 0201 	bic.w	r2, r2, #1
 80076e6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2220      	movs	r2, #32
 80076ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2200      	movs	r2, #0
 80076f4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076fa:	2b01      	cmp	r3, #1
 80076fc:	d135      	bne.n	800776a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2200      	movs	r2, #0
 8007702:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	330c      	adds	r3, #12
 800770a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	e853 3f00 	ldrex	r3, [r3]
 8007712:	613b      	str	r3, [r7, #16]
   return(result);
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	f023 0310 	bic.w	r3, r3, #16
 800771a:	627b      	str	r3, [r7, #36]	; 0x24
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	330c      	adds	r3, #12
 8007722:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007724:	623a      	str	r2, [r7, #32]
 8007726:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007728:	69f9      	ldr	r1, [r7, #28]
 800772a:	6a3a      	ldr	r2, [r7, #32]
 800772c:	e841 2300 	strex	r3, r2, [r1]
 8007730:	61bb      	str	r3, [r7, #24]
   return(result);
 8007732:	69bb      	ldr	r3, [r7, #24]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d1e5      	bne.n	8007704 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f003 0310 	and.w	r3, r3, #16
 8007742:	2b10      	cmp	r3, #16
 8007744:	d10a      	bne.n	800775c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007746:	2300      	movs	r3, #0
 8007748:	60fb      	str	r3, [r7, #12]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	60fb      	str	r3, [r7, #12]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	60fb      	str	r3, [r7, #12]
 800775a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007760:	4619      	mov	r1, r3
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f7ff fdc0 	bl	80072e8 <HAL_UARTEx_RxEventCallback>
 8007768:	e002      	b.n	8007770 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f7f9 fbe6 	bl	8000f3c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007770:	2300      	movs	r3, #0
 8007772:	e002      	b.n	800777a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007774:	2300      	movs	r3, #0
 8007776:	e000      	b.n	800777a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007778:	2302      	movs	r3, #2
  }
}
 800777a:	4618      	mov	r0, r3
 800777c:	3730      	adds	r7, #48	; 0x30
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}
	...

08007784 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b084      	sub	sp, #16
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	691b      	ldr	r3, [r3, #16]
 8007792:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	68da      	ldr	r2, [r3, #12]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	430a      	orrs	r2, r1
 80077a0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	689a      	ldr	r2, [r3, #8]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	691b      	ldr	r3, [r3, #16]
 80077aa:	431a      	orrs	r2, r3
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	695b      	ldr	r3, [r3, #20]
 80077b0:	4313      	orrs	r3, r2
 80077b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	68db      	ldr	r3, [r3, #12]
 80077ba:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80077be:	f023 030c 	bic.w	r3, r3, #12
 80077c2:	687a      	ldr	r2, [r7, #4]
 80077c4:	6812      	ldr	r2, [r2, #0]
 80077c6:	68b9      	ldr	r1, [r7, #8]
 80077c8:	430b      	orrs	r3, r1
 80077ca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	695b      	ldr	r3, [r3, #20]
 80077d2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	699a      	ldr	r2, [r3, #24]
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	430a      	orrs	r2, r1
 80077e0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4a2c      	ldr	r2, [pc, #176]	; (8007898 <UART_SetConfig+0x114>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d103      	bne.n	80077f4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80077ec:	f7fd fd0e 	bl	800520c <HAL_RCC_GetPCLK2Freq>
 80077f0:	60f8      	str	r0, [r7, #12]
 80077f2:	e002      	b.n	80077fa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80077f4:	f7fd fcf6 	bl	80051e4 <HAL_RCC_GetPCLK1Freq>
 80077f8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80077fa:	68fa      	ldr	r2, [r7, #12]
 80077fc:	4613      	mov	r3, r2
 80077fe:	009b      	lsls	r3, r3, #2
 8007800:	4413      	add	r3, r2
 8007802:	009a      	lsls	r2, r3, #2
 8007804:	441a      	add	r2, r3
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	009b      	lsls	r3, r3, #2
 800780c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007810:	4a22      	ldr	r2, [pc, #136]	; (800789c <UART_SetConfig+0x118>)
 8007812:	fba2 2303 	umull	r2, r3, r2, r3
 8007816:	095b      	lsrs	r3, r3, #5
 8007818:	0119      	lsls	r1, r3, #4
 800781a:	68fa      	ldr	r2, [r7, #12]
 800781c:	4613      	mov	r3, r2
 800781e:	009b      	lsls	r3, r3, #2
 8007820:	4413      	add	r3, r2
 8007822:	009a      	lsls	r2, r3, #2
 8007824:	441a      	add	r2, r3
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	009b      	lsls	r3, r3, #2
 800782c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007830:	4b1a      	ldr	r3, [pc, #104]	; (800789c <UART_SetConfig+0x118>)
 8007832:	fba3 0302 	umull	r0, r3, r3, r2
 8007836:	095b      	lsrs	r3, r3, #5
 8007838:	2064      	movs	r0, #100	; 0x64
 800783a:	fb00 f303 	mul.w	r3, r0, r3
 800783e:	1ad3      	subs	r3, r2, r3
 8007840:	011b      	lsls	r3, r3, #4
 8007842:	3332      	adds	r3, #50	; 0x32
 8007844:	4a15      	ldr	r2, [pc, #84]	; (800789c <UART_SetConfig+0x118>)
 8007846:	fba2 2303 	umull	r2, r3, r2, r3
 800784a:	095b      	lsrs	r3, r3, #5
 800784c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007850:	4419      	add	r1, r3
 8007852:	68fa      	ldr	r2, [r7, #12]
 8007854:	4613      	mov	r3, r2
 8007856:	009b      	lsls	r3, r3, #2
 8007858:	4413      	add	r3, r2
 800785a:	009a      	lsls	r2, r3, #2
 800785c:	441a      	add	r2, r3
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	685b      	ldr	r3, [r3, #4]
 8007862:	009b      	lsls	r3, r3, #2
 8007864:	fbb2 f2f3 	udiv	r2, r2, r3
 8007868:	4b0c      	ldr	r3, [pc, #48]	; (800789c <UART_SetConfig+0x118>)
 800786a:	fba3 0302 	umull	r0, r3, r3, r2
 800786e:	095b      	lsrs	r3, r3, #5
 8007870:	2064      	movs	r0, #100	; 0x64
 8007872:	fb00 f303 	mul.w	r3, r0, r3
 8007876:	1ad3      	subs	r3, r2, r3
 8007878:	011b      	lsls	r3, r3, #4
 800787a:	3332      	adds	r3, #50	; 0x32
 800787c:	4a07      	ldr	r2, [pc, #28]	; (800789c <UART_SetConfig+0x118>)
 800787e:	fba2 2303 	umull	r2, r3, r2, r3
 8007882:	095b      	lsrs	r3, r3, #5
 8007884:	f003 020f 	and.w	r2, r3, #15
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	440a      	add	r2, r1
 800788e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007890:	bf00      	nop
 8007892:	3710      	adds	r7, #16
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}
 8007898:	40013800 	.word	0x40013800
 800789c:	51eb851f 	.word	0x51eb851f

080078a0 <__errno>:
 80078a0:	4b01      	ldr	r3, [pc, #4]	; (80078a8 <__errno+0x8>)
 80078a2:	6818      	ldr	r0, [r3, #0]
 80078a4:	4770      	bx	lr
 80078a6:	bf00      	nop
 80078a8:	20000028 	.word	0x20000028

080078ac <__libc_init_array>:
 80078ac:	b570      	push	{r4, r5, r6, lr}
 80078ae:	2600      	movs	r6, #0
 80078b0:	4d0c      	ldr	r5, [pc, #48]	; (80078e4 <__libc_init_array+0x38>)
 80078b2:	4c0d      	ldr	r4, [pc, #52]	; (80078e8 <__libc_init_array+0x3c>)
 80078b4:	1b64      	subs	r4, r4, r5
 80078b6:	10a4      	asrs	r4, r4, #2
 80078b8:	42a6      	cmp	r6, r4
 80078ba:	d109      	bne.n	80078d0 <__libc_init_array+0x24>
 80078bc:	f002 fefc 	bl	800a6b8 <_init>
 80078c0:	2600      	movs	r6, #0
 80078c2:	4d0a      	ldr	r5, [pc, #40]	; (80078ec <__libc_init_array+0x40>)
 80078c4:	4c0a      	ldr	r4, [pc, #40]	; (80078f0 <__libc_init_array+0x44>)
 80078c6:	1b64      	subs	r4, r4, r5
 80078c8:	10a4      	asrs	r4, r4, #2
 80078ca:	42a6      	cmp	r6, r4
 80078cc:	d105      	bne.n	80078da <__libc_init_array+0x2e>
 80078ce:	bd70      	pop	{r4, r5, r6, pc}
 80078d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80078d4:	4798      	blx	r3
 80078d6:	3601      	adds	r6, #1
 80078d8:	e7ee      	b.n	80078b8 <__libc_init_array+0xc>
 80078da:	f855 3b04 	ldr.w	r3, [r5], #4
 80078de:	4798      	blx	r3
 80078e0:	3601      	adds	r6, #1
 80078e2:	e7f2      	b.n	80078ca <__libc_init_array+0x1e>
 80078e4:	0800aae4 	.word	0x0800aae4
 80078e8:	0800aae4 	.word	0x0800aae4
 80078ec:	0800aae4 	.word	0x0800aae4
 80078f0:	0800aae8 	.word	0x0800aae8

080078f4 <memset>:
 80078f4:	4603      	mov	r3, r0
 80078f6:	4402      	add	r2, r0
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d100      	bne.n	80078fe <memset+0xa>
 80078fc:	4770      	bx	lr
 80078fe:	f803 1b01 	strb.w	r1, [r3], #1
 8007902:	e7f9      	b.n	80078f8 <memset+0x4>

08007904 <__cvt>:
 8007904:	2b00      	cmp	r3, #0
 8007906:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800790a:	461f      	mov	r7, r3
 800790c:	bfbb      	ittet	lt
 800790e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8007912:	461f      	movlt	r7, r3
 8007914:	2300      	movge	r3, #0
 8007916:	232d      	movlt	r3, #45	; 0x2d
 8007918:	b088      	sub	sp, #32
 800791a:	4614      	mov	r4, r2
 800791c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800791e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007920:	7013      	strb	r3, [r2, #0]
 8007922:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007924:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8007928:	f023 0820 	bic.w	r8, r3, #32
 800792c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007930:	d005      	beq.n	800793e <__cvt+0x3a>
 8007932:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007936:	d100      	bne.n	800793a <__cvt+0x36>
 8007938:	3501      	adds	r5, #1
 800793a:	2302      	movs	r3, #2
 800793c:	e000      	b.n	8007940 <__cvt+0x3c>
 800793e:	2303      	movs	r3, #3
 8007940:	aa07      	add	r2, sp, #28
 8007942:	9204      	str	r2, [sp, #16]
 8007944:	aa06      	add	r2, sp, #24
 8007946:	e9cd a202 	strd	sl, r2, [sp, #8]
 800794a:	e9cd 3500 	strd	r3, r5, [sp]
 800794e:	4622      	mov	r2, r4
 8007950:	463b      	mov	r3, r7
 8007952:	f000 fce5 	bl	8008320 <_dtoa_r>
 8007956:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800795a:	4606      	mov	r6, r0
 800795c:	d102      	bne.n	8007964 <__cvt+0x60>
 800795e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007960:	07db      	lsls	r3, r3, #31
 8007962:	d522      	bpl.n	80079aa <__cvt+0xa6>
 8007964:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007968:	eb06 0905 	add.w	r9, r6, r5
 800796c:	d110      	bne.n	8007990 <__cvt+0x8c>
 800796e:	7833      	ldrb	r3, [r6, #0]
 8007970:	2b30      	cmp	r3, #48	; 0x30
 8007972:	d10a      	bne.n	800798a <__cvt+0x86>
 8007974:	2200      	movs	r2, #0
 8007976:	2300      	movs	r3, #0
 8007978:	4620      	mov	r0, r4
 800797a:	4639      	mov	r1, r7
 800797c:	f7f9 f814 	bl	80009a8 <__aeabi_dcmpeq>
 8007980:	b918      	cbnz	r0, 800798a <__cvt+0x86>
 8007982:	f1c5 0501 	rsb	r5, r5, #1
 8007986:	f8ca 5000 	str.w	r5, [sl]
 800798a:	f8da 3000 	ldr.w	r3, [sl]
 800798e:	4499      	add	r9, r3
 8007990:	2200      	movs	r2, #0
 8007992:	2300      	movs	r3, #0
 8007994:	4620      	mov	r0, r4
 8007996:	4639      	mov	r1, r7
 8007998:	f7f9 f806 	bl	80009a8 <__aeabi_dcmpeq>
 800799c:	b108      	cbz	r0, 80079a2 <__cvt+0x9e>
 800799e:	f8cd 901c 	str.w	r9, [sp, #28]
 80079a2:	2230      	movs	r2, #48	; 0x30
 80079a4:	9b07      	ldr	r3, [sp, #28]
 80079a6:	454b      	cmp	r3, r9
 80079a8:	d307      	bcc.n	80079ba <__cvt+0xb6>
 80079aa:	4630      	mov	r0, r6
 80079ac:	9b07      	ldr	r3, [sp, #28]
 80079ae:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80079b0:	1b9b      	subs	r3, r3, r6
 80079b2:	6013      	str	r3, [r2, #0]
 80079b4:	b008      	add	sp, #32
 80079b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079ba:	1c59      	adds	r1, r3, #1
 80079bc:	9107      	str	r1, [sp, #28]
 80079be:	701a      	strb	r2, [r3, #0]
 80079c0:	e7f0      	b.n	80079a4 <__cvt+0xa0>

080079c2 <__exponent>:
 80079c2:	4603      	mov	r3, r0
 80079c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80079c6:	2900      	cmp	r1, #0
 80079c8:	f803 2b02 	strb.w	r2, [r3], #2
 80079cc:	bfb6      	itet	lt
 80079ce:	222d      	movlt	r2, #45	; 0x2d
 80079d0:	222b      	movge	r2, #43	; 0x2b
 80079d2:	4249      	neglt	r1, r1
 80079d4:	2909      	cmp	r1, #9
 80079d6:	7042      	strb	r2, [r0, #1]
 80079d8:	dd2b      	ble.n	8007a32 <__exponent+0x70>
 80079da:	f10d 0407 	add.w	r4, sp, #7
 80079de:	46a4      	mov	ip, r4
 80079e0:	270a      	movs	r7, #10
 80079e2:	fb91 f6f7 	sdiv	r6, r1, r7
 80079e6:	460a      	mov	r2, r1
 80079e8:	46a6      	mov	lr, r4
 80079ea:	fb07 1516 	mls	r5, r7, r6, r1
 80079ee:	2a63      	cmp	r2, #99	; 0x63
 80079f0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80079f4:	4631      	mov	r1, r6
 80079f6:	f104 34ff 	add.w	r4, r4, #4294967295
 80079fa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80079fe:	dcf0      	bgt.n	80079e2 <__exponent+0x20>
 8007a00:	3130      	adds	r1, #48	; 0x30
 8007a02:	f1ae 0502 	sub.w	r5, lr, #2
 8007a06:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007a0a:	4629      	mov	r1, r5
 8007a0c:	1c44      	adds	r4, r0, #1
 8007a0e:	4561      	cmp	r1, ip
 8007a10:	d30a      	bcc.n	8007a28 <__exponent+0x66>
 8007a12:	f10d 0209 	add.w	r2, sp, #9
 8007a16:	eba2 020e 	sub.w	r2, r2, lr
 8007a1a:	4565      	cmp	r5, ip
 8007a1c:	bf88      	it	hi
 8007a1e:	2200      	movhi	r2, #0
 8007a20:	4413      	add	r3, r2
 8007a22:	1a18      	subs	r0, r3, r0
 8007a24:	b003      	add	sp, #12
 8007a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a28:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a2c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007a30:	e7ed      	b.n	8007a0e <__exponent+0x4c>
 8007a32:	2330      	movs	r3, #48	; 0x30
 8007a34:	3130      	adds	r1, #48	; 0x30
 8007a36:	7083      	strb	r3, [r0, #2]
 8007a38:	70c1      	strb	r1, [r0, #3]
 8007a3a:	1d03      	adds	r3, r0, #4
 8007a3c:	e7f1      	b.n	8007a22 <__exponent+0x60>
	...

08007a40 <_printf_float>:
 8007a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a44:	b091      	sub	sp, #68	; 0x44
 8007a46:	460c      	mov	r4, r1
 8007a48:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8007a4c:	4616      	mov	r6, r2
 8007a4e:	461f      	mov	r7, r3
 8007a50:	4605      	mov	r5, r0
 8007a52:	f001 fa53 	bl	8008efc <_localeconv_r>
 8007a56:	6803      	ldr	r3, [r0, #0]
 8007a58:	4618      	mov	r0, r3
 8007a5a:	9309      	str	r3, [sp, #36]	; 0x24
 8007a5c:	f7f8 fb78 	bl	8000150 <strlen>
 8007a60:	2300      	movs	r3, #0
 8007a62:	930e      	str	r3, [sp, #56]	; 0x38
 8007a64:	f8d8 3000 	ldr.w	r3, [r8]
 8007a68:	900a      	str	r0, [sp, #40]	; 0x28
 8007a6a:	3307      	adds	r3, #7
 8007a6c:	f023 0307 	bic.w	r3, r3, #7
 8007a70:	f103 0208 	add.w	r2, r3, #8
 8007a74:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007a78:	f8d4 b000 	ldr.w	fp, [r4]
 8007a7c:	f8c8 2000 	str.w	r2, [r8]
 8007a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a84:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007a88:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8007a8c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8007a90:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a92:	f04f 32ff 	mov.w	r2, #4294967295
 8007a96:	4640      	mov	r0, r8
 8007a98:	4b9c      	ldr	r3, [pc, #624]	; (8007d0c <_printf_float+0x2cc>)
 8007a9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007a9c:	f7f8 ffb6 	bl	8000a0c <__aeabi_dcmpun>
 8007aa0:	bb70      	cbnz	r0, 8007b00 <_printf_float+0xc0>
 8007aa2:	f04f 32ff 	mov.w	r2, #4294967295
 8007aa6:	4640      	mov	r0, r8
 8007aa8:	4b98      	ldr	r3, [pc, #608]	; (8007d0c <_printf_float+0x2cc>)
 8007aaa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007aac:	f7f8 ff90 	bl	80009d0 <__aeabi_dcmple>
 8007ab0:	bb30      	cbnz	r0, 8007b00 <_printf_float+0xc0>
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	4640      	mov	r0, r8
 8007ab8:	4651      	mov	r1, sl
 8007aba:	f7f8 ff7f 	bl	80009bc <__aeabi_dcmplt>
 8007abe:	b110      	cbz	r0, 8007ac6 <_printf_float+0x86>
 8007ac0:	232d      	movs	r3, #45	; 0x2d
 8007ac2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ac6:	4b92      	ldr	r3, [pc, #584]	; (8007d10 <_printf_float+0x2d0>)
 8007ac8:	4892      	ldr	r0, [pc, #584]	; (8007d14 <_printf_float+0x2d4>)
 8007aca:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8007ace:	bf94      	ite	ls
 8007ad0:	4698      	movls	r8, r3
 8007ad2:	4680      	movhi	r8, r0
 8007ad4:	2303      	movs	r3, #3
 8007ad6:	f04f 0a00 	mov.w	sl, #0
 8007ada:	6123      	str	r3, [r4, #16]
 8007adc:	f02b 0304 	bic.w	r3, fp, #4
 8007ae0:	6023      	str	r3, [r4, #0]
 8007ae2:	4633      	mov	r3, r6
 8007ae4:	4621      	mov	r1, r4
 8007ae6:	4628      	mov	r0, r5
 8007ae8:	9700      	str	r7, [sp, #0]
 8007aea:	aa0f      	add	r2, sp, #60	; 0x3c
 8007aec:	f000 f9d4 	bl	8007e98 <_printf_common>
 8007af0:	3001      	adds	r0, #1
 8007af2:	f040 8090 	bne.w	8007c16 <_printf_float+0x1d6>
 8007af6:	f04f 30ff 	mov.w	r0, #4294967295
 8007afa:	b011      	add	sp, #68	; 0x44
 8007afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b00:	4642      	mov	r2, r8
 8007b02:	4653      	mov	r3, sl
 8007b04:	4640      	mov	r0, r8
 8007b06:	4651      	mov	r1, sl
 8007b08:	f7f8 ff80 	bl	8000a0c <__aeabi_dcmpun>
 8007b0c:	b148      	cbz	r0, 8007b22 <_printf_float+0xe2>
 8007b0e:	f1ba 0f00 	cmp.w	sl, #0
 8007b12:	bfb8      	it	lt
 8007b14:	232d      	movlt	r3, #45	; 0x2d
 8007b16:	4880      	ldr	r0, [pc, #512]	; (8007d18 <_printf_float+0x2d8>)
 8007b18:	bfb8      	it	lt
 8007b1a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007b1e:	4b7f      	ldr	r3, [pc, #508]	; (8007d1c <_printf_float+0x2dc>)
 8007b20:	e7d3      	b.n	8007aca <_printf_float+0x8a>
 8007b22:	6863      	ldr	r3, [r4, #4]
 8007b24:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007b28:	1c5a      	adds	r2, r3, #1
 8007b2a:	d142      	bne.n	8007bb2 <_printf_float+0x172>
 8007b2c:	2306      	movs	r3, #6
 8007b2e:	6063      	str	r3, [r4, #4]
 8007b30:	2200      	movs	r2, #0
 8007b32:	9206      	str	r2, [sp, #24]
 8007b34:	aa0e      	add	r2, sp, #56	; 0x38
 8007b36:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8007b3a:	aa0d      	add	r2, sp, #52	; 0x34
 8007b3c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8007b40:	9203      	str	r2, [sp, #12]
 8007b42:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8007b46:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007b4a:	6023      	str	r3, [r4, #0]
 8007b4c:	6863      	ldr	r3, [r4, #4]
 8007b4e:	4642      	mov	r2, r8
 8007b50:	9300      	str	r3, [sp, #0]
 8007b52:	4628      	mov	r0, r5
 8007b54:	4653      	mov	r3, sl
 8007b56:	910b      	str	r1, [sp, #44]	; 0x2c
 8007b58:	f7ff fed4 	bl	8007904 <__cvt>
 8007b5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007b5e:	4680      	mov	r8, r0
 8007b60:	2947      	cmp	r1, #71	; 0x47
 8007b62:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007b64:	d108      	bne.n	8007b78 <_printf_float+0x138>
 8007b66:	1cc8      	adds	r0, r1, #3
 8007b68:	db02      	blt.n	8007b70 <_printf_float+0x130>
 8007b6a:	6863      	ldr	r3, [r4, #4]
 8007b6c:	4299      	cmp	r1, r3
 8007b6e:	dd40      	ble.n	8007bf2 <_printf_float+0x1b2>
 8007b70:	f1a9 0902 	sub.w	r9, r9, #2
 8007b74:	fa5f f989 	uxtb.w	r9, r9
 8007b78:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007b7c:	d81f      	bhi.n	8007bbe <_printf_float+0x17e>
 8007b7e:	464a      	mov	r2, r9
 8007b80:	3901      	subs	r1, #1
 8007b82:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007b86:	910d      	str	r1, [sp, #52]	; 0x34
 8007b88:	f7ff ff1b 	bl	80079c2 <__exponent>
 8007b8c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007b8e:	4682      	mov	sl, r0
 8007b90:	1813      	adds	r3, r2, r0
 8007b92:	2a01      	cmp	r2, #1
 8007b94:	6123      	str	r3, [r4, #16]
 8007b96:	dc02      	bgt.n	8007b9e <_printf_float+0x15e>
 8007b98:	6822      	ldr	r2, [r4, #0]
 8007b9a:	07d2      	lsls	r2, r2, #31
 8007b9c:	d501      	bpl.n	8007ba2 <_printf_float+0x162>
 8007b9e:	3301      	adds	r3, #1
 8007ba0:	6123      	str	r3, [r4, #16]
 8007ba2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d09b      	beq.n	8007ae2 <_printf_float+0xa2>
 8007baa:	232d      	movs	r3, #45	; 0x2d
 8007bac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007bb0:	e797      	b.n	8007ae2 <_printf_float+0xa2>
 8007bb2:	2947      	cmp	r1, #71	; 0x47
 8007bb4:	d1bc      	bne.n	8007b30 <_printf_float+0xf0>
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d1ba      	bne.n	8007b30 <_printf_float+0xf0>
 8007bba:	2301      	movs	r3, #1
 8007bbc:	e7b7      	b.n	8007b2e <_printf_float+0xee>
 8007bbe:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007bc2:	d118      	bne.n	8007bf6 <_printf_float+0x1b6>
 8007bc4:	2900      	cmp	r1, #0
 8007bc6:	6863      	ldr	r3, [r4, #4]
 8007bc8:	dd0b      	ble.n	8007be2 <_printf_float+0x1a2>
 8007bca:	6121      	str	r1, [r4, #16]
 8007bcc:	b913      	cbnz	r3, 8007bd4 <_printf_float+0x194>
 8007bce:	6822      	ldr	r2, [r4, #0]
 8007bd0:	07d0      	lsls	r0, r2, #31
 8007bd2:	d502      	bpl.n	8007bda <_printf_float+0x19a>
 8007bd4:	3301      	adds	r3, #1
 8007bd6:	440b      	add	r3, r1
 8007bd8:	6123      	str	r3, [r4, #16]
 8007bda:	f04f 0a00 	mov.w	sl, #0
 8007bde:	65a1      	str	r1, [r4, #88]	; 0x58
 8007be0:	e7df      	b.n	8007ba2 <_printf_float+0x162>
 8007be2:	b913      	cbnz	r3, 8007bea <_printf_float+0x1aa>
 8007be4:	6822      	ldr	r2, [r4, #0]
 8007be6:	07d2      	lsls	r2, r2, #31
 8007be8:	d501      	bpl.n	8007bee <_printf_float+0x1ae>
 8007bea:	3302      	adds	r3, #2
 8007bec:	e7f4      	b.n	8007bd8 <_printf_float+0x198>
 8007bee:	2301      	movs	r3, #1
 8007bf0:	e7f2      	b.n	8007bd8 <_printf_float+0x198>
 8007bf2:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007bf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007bf8:	4299      	cmp	r1, r3
 8007bfa:	db05      	blt.n	8007c08 <_printf_float+0x1c8>
 8007bfc:	6823      	ldr	r3, [r4, #0]
 8007bfe:	6121      	str	r1, [r4, #16]
 8007c00:	07d8      	lsls	r0, r3, #31
 8007c02:	d5ea      	bpl.n	8007bda <_printf_float+0x19a>
 8007c04:	1c4b      	adds	r3, r1, #1
 8007c06:	e7e7      	b.n	8007bd8 <_printf_float+0x198>
 8007c08:	2900      	cmp	r1, #0
 8007c0a:	bfcc      	ite	gt
 8007c0c:	2201      	movgt	r2, #1
 8007c0e:	f1c1 0202 	rsble	r2, r1, #2
 8007c12:	4413      	add	r3, r2
 8007c14:	e7e0      	b.n	8007bd8 <_printf_float+0x198>
 8007c16:	6823      	ldr	r3, [r4, #0]
 8007c18:	055a      	lsls	r2, r3, #21
 8007c1a:	d407      	bmi.n	8007c2c <_printf_float+0x1ec>
 8007c1c:	6923      	ldr	r3, [r4, #16]
 8007c1e:	4642      	mov	r2, r8
 8007c20:	4631      	mov	r1, r6
 8007c22:	4628      	mov	r0, r5
 8007c24:	47b8      	blx	r7
 8007c26:	3001      	adds	r0, #1
 8007c28:	d12b      	bne.n	8007c82 <_printf_float+0x242>
 8007c2a:	e764      	b.n	8007af6 <_printf_float+0xb6>
 8007c2c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007c30:	f240 80dd 	bls.w	8007dee <_printf_float+0x3ae>
 8007c34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007c38:	2200      	movs	r2, #0
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	f7f8 feb4 	bl	80009a8 <__aeabi_dcmpeq>
 8007c40:	2800      	cmp	r0, #0
 8007c42:	d033      	beq.n	8007cac <_printf_float+0x26c>
 8007c44:	2301      	movs	r3, #1
 8007c46:	4631      	mov	r1, r6
 8007c48:	4628      	mov	r0, r5
 8007c4a:	4a35      	ldr	r2, [pc, #212]	; (8007d20 <_printf_float+0x2e0>)
 8007c4c:	47b8      	blx	r7
 8007c4e:	3001      	adds	r0, #1
 8007c50:	f43f af51 	beq.w	8007af6 <_printf_float+0xb6>
 8007c54:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007c58:	429a      	cmp	r2, r3
 8007c5a:	db02      	blt.n	8007c62 <_printf_float+0x222>
 8007c5c:	6823      	ldr	r3, [r4, #0]
 8007c5e:	07d8      	lsls	r0, r3, #31
 8007c60:	d50f      	bpl.n	8007c82 <_printf_float+0x242>
 8007c62:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c66:	4631      	mov	r1, r6
 8007c68:	4628      	mov	r0, r5
 8007c6a:	47b8      	blx	r7
 8007c6c:	3001      	adds	r0, #1
 8007c6e:	f43f af42 	beq.w	8007af6 <_printf_float+0xb6>
 8007c72:	f04f 0800 	mov.w	r8, #0
 8007c76:	f104 091a 	add.w	r9, r4, #26
 8007c7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c7c:	3b01      	subs	r3, #1
 8007c7e:	4543      	cmp	r3, r8
 8007c80:	dc09      	bgt.n	8007c96 <_printf_float+0x256>
 8007c82:	6823      	ldr	r3, [r4, #0]
 8007c84:	079b      	lsls	r3, r3, #30
 8007c86:	f100 8102 	bmi.w	8007e8e <_printf_float+0x44e>
 8007c8a:	68e0      	ldr	r0, [r4, #12]
 8007c8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c8e:	4298      	cmp	r0, r3
 8007c90:	bfb8      	it	lt
 8007c92:	4618      	movlt	r0, r3
 8007c94:	e731      	b.n	8007afa <_printf_float+0xba>
 8007c96:	2301      	movs	r3, #1
 8007c98:	464a      	mov	r2, r9
 8007c9a:	4631      	mov	r1, r6
 8007c9c:	4628      	mov	r0, r5
 8007c9e:	47b8      	blx	r7
 8007ca0:	3001      	adds	r0, #1
 8007ca2:	f43f af28 	beq.w	8007af6 <_printf_float+0xb6>
 8007ca6:	f108 0801 	add.w	r8, r8, #1
 8007caa:	e7e6      	b.n	8007c7a <_printf_float+0x23a>
 8007cac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	dc38      	bgt.n	8007d24 <_printf_float+0x2e4>
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	4631      	mov	r1, r6
 8007cb6:	4628      	mov	r0, r5
 8007cb8:	4a19      	ldr	r2, [pc, #100]	; (8007d20 <_printf_float+0x2e0>)
 8007cba:	47b8      	blx	r7
 8007cbc:	3001      	adds	r0, #1
 8007cbe:	f43f af1a 	beq.w	8007af6 <_printf_float+0xb6>
 8007cc2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	d102      	bne.n	8007cd0 <_printf_float+0x290>
 8007cca:	6823      	ldr	r3, [r4, #0]
 8007ccc:	07d9      	lsls	r1, r3, #31
 8007cce:	d5d8      	bpl.n	8007c82 <_printf_float+0x242>
 8007cd0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007cd4:	4631      	mov	r1, r6
 8007cd6:	4628      	mov	r0, r5
 8007cd8:	47b8      	blx	r7
 8007cda:	3001      	adds	r0, #1
 8007cdc:	f43f af0b 	beq.w	8007af6 <_printf_float+0xb6>
 8007ce0:	f04f 0900 	mov.w	r9, #0
 8007ce4:	f104 0a1a 	add.w	sl, r4, #26
 8007ce8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cea:	425b      	negs	r3, r3
 8007cec:	454b      	cmp	r3, r9
 8007cee:	dc01      	bgt.n	8007cf4 <_printf_float+0x2b4>
 8007cf0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007cf2:	e794      	b.n	8007c1e <_printf_float+0x1de>
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	4652      	mov	r2, sl
 8007cf8:	4631      	mov	r1, r6
 8007cfa:	4628      	mov	r0, r5
 8007cfc:	47b8      	blx	r7
 8007cfe:	3001      	adds	r0, #1
 8007d00:	f43f aef9 	beq.w	8007af6 <_printf_float+0xb6>
 8007d04:	f109 0901 	add.w	r9, r9, #1
 8007d08:	e7ee      	b.n	8007ce8 <_printf_float+0x2a8>
 8007d0a:	bf00      	nop
 8007d0c:	7fefffff 	.word	0x7fefffff
 8007d10:	0800a710 	.word	0x0800a710
 8007d14:	0800a714 	.word	0x0800a714
 8007d18:	0800a71c 	.word	0x0800a71c
 8007d1c:	0800a718 	.word	0x0800a718
 8007d20:	0800a720 	.word	0x0800a720
 8007d24:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007d26:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	bfa8      	it	ge
 8007d2c:	461a      	movge	r2, r3
 8007d2e:	2a00      	cmp	r2, #0
 8007d30:	4691      	mov	r9, r2
 8007d32:	dc37      	bgt.n	8007da4 <_printf_float+0x364>
 8007d34:	f04f 0b00 	mov.w	fp, #0
 8007d38:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d3c:	f104 021a 	add.w	r2, r4, #26
 8007d40:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007d44:	ebaa 0309 	sub.w	r3, sl, r9
 8007d48:	455b      	cmp	r3, fp
 8007d4a:	dc33      	bgt.n	8007db4 <_printf_float+0x374>
 8007d4c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007d50:	429a      	cmp	r2, r3
 8007d52:	db3b      	blt.n	8007dcc <_printf_float+0x38c>
 8007d54:	6823      	ldr	r3, [r4, #0]
 8007d56:	07da      	lsls	r2, r3, #31
 8007d58:	d438      	bmi.n	8007dcc <_printf_float+0x38c>
 8007d5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d5c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007d5e:	eba3 020a 	sub.w	r2, r3, sl
 8007d62:	eba3 0901 	sub.w	r9, r3, r1
 8007d66:	4591      	cmp	r9, r2
 8007d68:	bfa8      	it	ge
 8007d6a:	4691      	movge	r9, r2
 8007d6c:	f1b9 0f00 	cmp.w	r9, #0
 8007d70:	dc34      	bgt.n	8007ddc <_printf_float+0x39c>
 8007d72:	f04f 0800 	mov.w	r8, #0
 8007d76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d7a:	f104 0a1a 	add.w	sl, r4, #26
 8007d7e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007d82:	1a9b      	subs	r3, r3, r2
 8007d84:	eba3 0309 	sub.w	r3, r3, r9
 8007d88:	4543      	cmp	r3, r8
 8007d8a:	f77f af7a 	ble.w	8007c82 <_printf_float+0x242>
 8007d8e:	2301      	movs	r3, #1
 8007d90:	4652      	mov	r2, sl
 8007d92:	4631      	mov	r1, r6
 8007d94:	4628      	mov	r0, r5
 8007d96:	47b8      	blx	r7
 8007d98:	3001      	adds	r0, #1
 8007d9a:	f43f aeac 	beq.w	8007af6 <_printf_float+0xb6>
 8007d9e:	f108 0801 	add.w	r8, r8, #1
 8007da2:	e7ec      	b.n	8007d7e <_printf_float+0x33e>
 8007da4:	4613      	mov	r3, r2
 8007da6:	4631      	mov	r1, r6
 8007da8:	4642      	mov	r2, r8
 8007daa:	4628      	mov	r0, r5
 8007dac:	47b8      	blx	r7
 8007dae:	3001      	adds	r0, #1
 8007db0:	d1c0      	bne.n	8007d34 <_printf_float+0x2f4>
 8007db2:	e6a0      	b.n	8007af6 <_printf_float+0xb6>
 8007db4:	2301      	movs	r3, #1
 8007db6:	4631      	mov	r1, r6
 8007db8:	4628      	mov	r0, r5
 8007dba:	920b      	str	r2, [sp, #44]	; 0x2c
 8007dbc:	47b8      	blx	r7
 8007dbe:	3001      	adds	r0, #1
 8007dc0:	f43f ae99 	beq.w	8007af6 <_printf_float+0xb6>
 8007dc4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007dc6:	f10b 0b01 	add.w	fp, fp, #1
 8007dca:	e7b9      	b.n	8007d40 <_printf_float+0x300>
 8007dcc:	4631      	mov	r1, r6
 8007dce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007dd2:	4628      	mov	r0, r5
 8007dd4:	47b8      	blx	r7
 8007dd6:	3001      	adds	r0, #1
 8007dd8:	d1bf      	bne.n	8007d5a <_printf_float+0x31a>
 8007dda:	e68c      	b.n	8007af6 <_printf_float+0xb6>
 8007ddc:	464b      	mov	r3, r9
 8007dde:	4631      	mov	r1, r6
 8007de0:	4628      	mov	r0, r5
 8007de2:	eb08 020a 	add.w	r2, r8, sl
 8007de6:	47b8      	blx	r7
 8007de8:	3001      	adds	r0, #1
 8007dea:	d1c2      	bne.n	8007d72 <_printf_float+0x332>
 8007dec:	e683      	b.n	8007af6 <_printf_float+0xb6>
 8007dee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007df0:	2a01      	cmp	r2, #1
 8007df2:	dc01      	bgt.n	8007df8 <_printf_float+0x3b8>
 8007df4:	07db      	lsls	r3, r3, #31
 8007df6:	d537      	bpl.n	8007e68 <_printf_float+0x428>
 8007df8:	2301      	movs	r3, #1
 8007dfa:	4642      	mov	r2, r8
 8007dfc:	4631      	mov	r1, r6
 8007dfe:	4628      	mov	r0, r5
 8007e00:	47b8      	blx	r7
 8007e02:	3001      	adds	r0, #1
 8007e04:	f43f ae77 	beq.w	8007af6 <_printf_float+0xb6>
 8007e08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007e0c:	4631      	mov	r1, r6
 8007e0e:	4628      	mov	r0, r5
 8007e10:	47b8      	blx	r7
 8007e12:	3001      	adds	r0, #1
 8007e14:	f43f ae6f 	beq.w	8007af6 <_printf_float+0xb6>
 8007e18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	2300      	movs	r3, #0
 8007e20:	f7f8 fdc2 	bl	80009a8 <__aeabi_dcmpeq>
 8007e24:	b9d8      	cbnz	r0, 8007e5e <_printf_float+0x41e>
 8007e26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e28:	f108 0201 	add.w	r2, r8, #1
 8007e2c:	3b01      	subs	r3, #1
 8007e2e:	4631      	mov	r1, r6
 8007e30:	4628      	mov	r0, r5
 8007e32:	47b8      	blx	r7
 8007e34:	3001      	adds	r0, #1
 8007e36:	d10e      	bne.n	8007e56 <_printf_float+0x416>
 8007e38:	e65d      	b.n	8007af6 <_printf_float+0xb6>
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	464a      	mov	r2, r9
 8007e3e:	4631      	mov	r1, r6
 8007e40:	4628      	mov	r0, r5
 8007e42:	47b8      	blx	r7
 8007e44:	3001      	adds	r0, #1
 8007e46:	f43f ae56 	beq.w	8007af6 <_printf_float+0xb6>
 8007e4a:	f108 0801 	add.w	r8, r8, #1
 8007e4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e50:	3b01      	subs	r3, #1
 8007e52:	4543      	cmp	r3, r8
 8007e54:	dcf1      	bgt.n	8007e3a <_printf_float+0x3fa>
 8007e56:	4653      	mov	r3, sl
 8007e58:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007e5c:	e6e0      	b.n	8007c20 <_printf_float+0x1e0>
 8007e5e:	f04f 0800 	mov.w	r8, #0
 8007e62:	f104 091a 	add.w	r9, r4, #26
 8007e66:	e7f2      	b.n	8007e4e <_printf_float+0x40e>
 8007e68:	2301      	movs	r3, #1
 8007e6a:	4642      	mov	r2, r8
 8007e6c:	e7df      	b.n	8007e2e <_printf_float+0x3ee>
 8007e6e:	2301      	movs	r3, #1
 8007e70:	464a      	mov	r2, r9
 8007e72:	4631      	mov	r1, r6
 8007e74:	4628      	mov	r0, r5
 8007e76:	47b8      	blx	r7
 8007e78:	3001      	adds	r0, #1
 8007e7a:	f43f ae3c 	beq.w	8007af6 <_printf_float+0xb6>
 8007e7e:	f108 0801 	add.w	r8, r8, #1
 8007e82:	68e3      	ldr	r3, [r4, #12]
 8007e84:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007e86:	1a5b      	subs	r3, r3, r1
 8007e88:	4543      	cmp	r3, r8
 8007e8a:	dcf0      	bgt.n	8007e6e <_printf_float+0x42e>
 8007e8c:	e6fd      	b.n	8007c8a <_printf_float+0x24a>
 8007e8e:	f04f 0800 	mov.w	r8, #0
 8007e92:	f104 0919 	add.w	r9, r4, #25
 8007e96:	e7f4      	b.n	8007e82 <_printf_float+0x442>

08007e98 <_printf_common>:
 8007e98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e9c:	4616      	mov	r6, r2
 8007e9e:	4699      	mov	r9, r3
 8007ea0:	688a      	ldr	r2, [r1, #8]
 8007ea2:	690b      	ldr	r3, [r1, #16]
 8007ea4:	4607      	mov	r7, r0
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	bfb8      	it	lt
 8007eaa:	4613      	movlt	r3, r2
 8007eac:	6033      	str	r3, [r6, #0]
 8007eae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007eb2:	460c      	mov	r4, r1
 8007eb4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007eb8:	b10a      	cbz	r2, 8007ebe <_printf_common+0x26>
 8007eba:	3301      	adds	r3, #1
 8007ebc:	6033      	str	r3, [r6, #0]
 8007ebe:	6823      	ldr	r3, [r4, #0]
 8007ec0:	0699      	lsls	r1, r3, #26
 8007ec2:	bf42      	ittt	mi
 8007ec4:	6833      	ldrmi	r3, [r6, #0]
 8007ec6:	3302      	addmi	r3, #2
 8007ec8:	6033      	strmi	r3, [r6, #0]
 8007eca:	6825      	ldr	r5, [r4, #0]
 8007ecc:	f015 0506 	ands.w	r5, r5, #6
 8007ed0:	d106      	bne.n	8007ee0 <_printf_common+0x48>
 8007ed2:	f104 0a19 	add.w	sl, r4, #25
 8007ed6:	68e3      	ldr	r3, [r4, #12]
 8007ed8:	6832      	ldr	r2, [r6, #0]
 8007eda:	1a9b      	subs	r3, r3, r2
 8007edc:	42ab      	cmp	r3, r5
 8007ede:	dc28      	bgt.n	8007f32 <_printf_common+0x9a>
 8007ee0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007ee4:	1e13      	subs	r3, r2, #0
 8007ee6:	6822      	ldr	r2, [r4, #0]
 8007ee8:	bf18      	it	ne
 8007eea:	2301      	movne	r3, #1
 8007eec:	0692      	lsls	r2, r2, #26
 8007eee:	d42d      	bmi.n	8007f4c <_printf_common+0xb4>
 8007ef0:	4649      	mov	r1, r9
 8007ef2:	4638      	mov	r0, r7
 8007ef4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007ef8:	47c0      	blx	r8
 8007efa:	3001      	adds	r0, #1
 8007efc:	d020      	beq.n	8007f40 <_printf_common+0xa8>
 8007efe:	6823      	ldr	r3, [r4, #0]
 8007f00:	68e5      	ldr	r5, [r4, #12]
 8007f02:	f003 0306 	and.w	r3, r3, #6
 8007f06:	2b04      	cmp	r3, #4
 8007f08:	bf18      	it	ne
 8007f0a:	2500      	movne	r5, #0
 8007f0c:	6832      	ldr	r2, [r6, #0]
 8007f0e:	f04f 0600 	mov.w	r6, #0
 8007f12:	68a3      	ldr	r3, [r4, #8]
 8007f14:	bf08      	it	eq
 8007f16:	1aad      	subeq	r5, r5, r2
 8007f18:	6922      	ldr	r2, [r4, #16]
 8007f1a:	bf08      	it	eq
 8007f1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f20:	4293      	cmp	r3, r2
 8007f22:	bfc4      	itt	gt
 8007f24:	1a9b      	subgt	r3, r3, r2
 8007f26:	18ed      	addgt	r5, r5, r3
 8007f28:	341a      	adds	r4, #26
 8007f2a:	42b5      	cmp	r5, r6
 8007f2c:	d11a      	bne.n	8007f64 <_printf_common+0xcc>
 8007f2e:	2000      	movs	r0, #0
 8007f30:	e008      	b.n	8007f44 <_printf_common+0xac>
 8007f32:	2301      	movs	r3, #1
 8007f34:	4652      	mov	r2, sl
 8007f36:	4649      	mov	r1, r9
 8007f38:	4638      	mov	r0, r7
 8007f3a:	47c0      	blx	r8
 8007f3c:	3001      	adds	r0, #1
 8007f3e:	d103      	bne.n	8007f48 <_printf_common+0xb0>
 8007f40:	f04f 30ff 	mov.w	r0, #4294967295
 8007f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f48:	3501      	adds	r5, #1
 8007f4a:	e7c4      	b.n	8007ed6 <_printf_common+0x3e>
 8007f4c:	2030      	movs	r0, #48	; 0x30
 8007f4e:	18e1      	adds	r1, r4, r3
 8007f50:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007f54:	1c5a      	adds	r2, r3, #1
 8007f56:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007f5a:	4422      	add	r2, r4
 8007f5c:	3302      	adds	r3, #2
 8007f5e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007f62:	e7c5      	b.n	8007ef0 <_printf_common+0x58>
 8007f64:	2301      	movs	r3, #1
 8007f66:	4622      	mov	r2, r4
 8007f68:	4649      	mov	r1, r9
 8007f6a:	4638      	mov	r0, r7
 8007f6c:	47c0      	blx	r8
 8007f6e:	3001      	adds	r0, #1
 8007f70:	d0e6      	beq.n	8007f40 <_printf_common+0xa8>
 8007f72:	3601      	adds	r6, #1
 8007f74:	e7d9      	b.n	8007f2a <_printf_common+0x92>
	...

08007f78 <_printf_i>:
 8007f78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f7c:	7e0f      	ldrb	r7, [r1, #24]
 8007f7e:	4691      	mov	r9, r2
 8007f80:	2f78      	cmp	r7, #120	; 0x78
 8007f82:	4680      	mov	r8, r0
 8007f84:	460c      	mov	r4, r1
 8007f86:	469a      	mov	sl, r3
 8007f88:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007f8a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007f8e:	d807      	bhi.n	8007fa0 <_printf_i+0x28>
 8007f90:	2f62      	cmp	r7, #98	; 0x62
 8007f92:	d80a      	bhi.n	8007faa <_printf_i+0x32>
 8007f94:	2f00      	cmp	r7, #0
 8007f96:	f000 80d9 	beq.w	800814c <_printf_i+0x1d4>
 8007f9a:	2f58      	cmp	r7, #88	; 0x58
 8007f9c:	f000 80a4 	beq.w	80080e8 <_printf_i+0x170>
 8007fa0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007fa4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007fa8:	e03a      	b.n	8008020 <_printf_i+0xa8>
 8007faa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007fae:	2b15      	cmp	r3, #21
 8007fb0:	d8f6      	bhi.n	8007fa0 <_printf_i+0x28>
 8007fb2:	a101      	add	r1, pc, #4	; (adr r1, 8007fb8 <_printf_i+0x40>)
 8007fb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007fb8:	08008011 	.word	0x08008011
 8007fbc:	08008025 	.word	0x08008025
 8007fc0:	08007fa1 	.word	0x08007fa1
 8007fc4:	08007fa1 	.word	0x08007fa1
 8007fc8:	08007fa1 	.word	0x08007fa1
 8007fcc:	08007fa1 	.word	0x08007fa1
 8007fd0:	08008025 	.word	0x08008025
 8007fd4:	08007fa1 	.word	0x08007fa1
 8007fd8:	08007fa1 	.word	0x08007fa1
 8007fdc:	08007fa1 	.word	0x08007fa1
 8007fe0:	08007fa1 	.word	0x08007fa1
 8007fe4:	08008133 	.word	0x08008133
 8007fe8:	08008055 	.word	0x08008055
 8007fec:	08008115 	.word	0x08008115
 8007ff0:	08007fa1 	.word	0x08007fa1
 8007ff4:	08007fa1 	.word	0x08007fa1
 8007ff8:	08008155 	.word	0x08008155
 8007ffc:	08007fa1 	.word	0x08007fa1
 8008000:	08008055 	.word	0x08008055
 8008004:	08007fa1 	.word	0x08007fa1
 8008008:	08007fa1 	.word	0x08007fa1
 800800c:	0800811d 	.word	0x0800811d
 8008010:	682b      	ldr	r3, [r5, #0]
 8008012:	1d1a      	adds	r2, r3, #4
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	602a      	str	r2, [r5, #0]
 8008018:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800801c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008020:	2301      	movs	r3, #1
 8008022:	e0a4      	b.n	800816e <_printf_i+0x1f6>
 8008024:	6820      	ldr	r0, [r4, #0]
 8008026:	6829      	ldr	r1, [r5, #0]
 8008028:	0606      	lsls	r6, r0, #24
 800802a:	f101 0304 	add.w	r3, r1, #4
 800802e:	d50a      	bpl.n	8008046 <_printf_i+0xce>
 8008030:	680e      	ldr	r6, [r1, #0]
 8008032:	602b      	str	r3, [r5, #0]
 8008034:	2e00      	cmp	r6, #0
 8008036:	da03      	bge.n	8008040 <_printf_i+0xc8>
 8008038:	232d      	movs	r3, #45	; 0x2d
 800803a:	4276      	negs	r6, r6
 800803c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008040:	230a      	movs	r3, #10
 8008042:	485e      	ldr	r0, [pc, #376]	; (80081bc <_printf_i+0x244>)
 8008044:	e019      	b.n	800807a <_printf_i+0x102>
 8008046:	680e      	ldr	r6, [r1, #0]
 8008048:	f010 0f40 	tst.w	r0, #64	; 0x40
 800804c:	602b      	str	r3, [r5, #0]
 800804e:	bf18      	it	ne
 8008050:	b236      	sxthne	r6, r6
 8008052:	e7ef      	b.n	8008034 <_printf_i+0xbc>
 8008054:	682b      	ldr	r3, [r5, #0]
 8008056:	6820      	ldr	r0, [r4, #0]
 8008058:	1d19      	adds	r1, r3, #4
 800805a:	6029      	str	r1, [r5, #0]
 800805c:	0601      	lsls	r1, r0, #24
 800805e:	d501      	bpl.n	8008064 <_printf_i+0xec>
 8008060:	681e      	ldr	r6, [r3, #0]
 8008062:	e002      	b.n	800806a <_printf_i+0xf2>
 8008064:	0646      	lsls	r6, r0, #25
 8008066:	d5fb      	bpl.n	8008060 <_printf_i+0xe8>
 8008068:	881e      	ldrh	r6, [r3, #0]
 800806a:	2f6f      	cmp	r7, #111	; 0x6f
 800806c:	bf0c      	ite	eq
 800806e:	2308      	moveq	r3, #8
 8008070:	230a      	movne	r3, #10
 8008072:	4852      	ldr	r0, [pc, #328]	; (80081bc <_printf_i+0x244>)
 8008074:	2100      	movs	r1, #0
 8008076:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800807a:	6865      	ldr	r5, [r4, #4]
 800807c:	2d00      	cmp	r5, #0
 800807e:	bfa8      	it	ge
 8008080:	6821      	ldrge	r1, [r4, #0]
 8008082:	60a5      	str	r5, [r4, #8]
 8008084:	bfa4      	itt	ge
 8008086:	f021 0104 	bicge.w	r1, r1, #4
 800808a:	6021      	strge	r1, [r4, #0]
 800808c:	b90e      	cbnz	r6, 8008092 <_printf_i+0x11a>
 800808e:	2d00      	cmp	r5, #0
 8008090:	d04d      	beq.n	800812e <_printf_i+0x1b6>
 8008092:	4615      	mov	r5, r2
 8008094:	fbb6 f1f3 	udiv	r1, r6, r3
 8008098:	fb03 6711 	mls	r7, r3, r1, r6
 800809c:	5dc7      	ldrb	r7, [r0, r7]
 800809e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80080a2:	4637      	mov	r7, r6
 80080a4:	42bb      	cmp	r3, r7
 80080a6:	460e      	mov	r6, r1
 80080a8:	d9f4      	bls.n	8008094 <_printf_i+0x11c>
 80080aa:	2b08      	cmp	r3, #8
 80080ac:	d10b      	bne.n	80080c6 <_printf_i+0x14e>
 80080ae:	6823      	ldr	r3, [r4, #0]
 80080b0:	07de      	lsls	r6, r3, #31
 80080b2:	d508      	bpl.n	80080c6 <_printf_i+0x14e>
 80080b4:	6923      	ldr	r3, [r4, #16]
 80080b6:	6861      	ldr	r1, [r4, #4]
 80080b8:	4299      	cmp	r1, r3
 80080ba:	bfde      	ittt	le
 80080bc:	2330      	movle	r3, #48	; 0x30
 80080be:	f805 3c01 	strble.w	r3, [r5, #-1]
 80080c2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80080c6:	1b52      	subs	r2, r2, r5
 80080c8:	6122      	str	r2, [r4, #16]
 80080ca:	464b      	mov	r3, r9
 80080cc:	4621      	mov	r1, r4
 80080ce:	4640      	mov	r0, r8
 80080d0:	f8cd a000 	str.w	sl, [sp]
 80080d4:	aa03      	add	r2, sp, #12
 80080d6:	f7ff fedf 	bl	8007e98 <_printf_common>
 80080da:	3001      	adds	r0, #1
 80080dc:	d14c      	bne.n	8008178 <_printf_i+0x200>
 80080de:	f04f 30ff 	mov.w	r0, #4294967295
 80080e2:	b004      	add	sp, #16
 80080e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080e8:	4834      	ldr	r0, [pc, #208]	; (80081bc <_printf_i+0x244>)
 80080ea:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80080ee:	6829      	ldr	r1, [r5, #0]
 80080f0:	6823      	ldr	r3, [r4, #0]
 80080f2:	f851 6b04 	ldr.w	r6, [r1], #4
 80080f6:	6029      	str	r1, [r5, #0]
 80080f8:	061d      	lsls	r5, r3, #24
 80080fa:	d514      	bpl.n	8008126 <_printf_i+0x1ae>
 80080fc:	07df      	lsls	r7, r3, #31
 80080fe:	bf44      	itt	mi
 8008100:	f043 0320 	orrmi.w	r3, r3, #32
 8008104:	6023      	strmi	r3, [r4, #0]
 8008106:	b91e      	cbnz	r6, 8008110 <_printf_i+0x198>
 8008108:	6823      	ldr	r3, [r4, #0]
 800810a:	f023 0320 	bic.w	r3, r3, #32
 800810e:	6023      	str	r3, [r4, #0]
 8008110:	2310      	movs	r3, #16
 8008112:	e7af      	b.n	8008074 <_printf_i+0xfc>
 8008114:	6823      	ldr	r3, [r4, #0]
 8008116:	f043 0320 	orr.w	r3, r3, #32
 800811a:	6023      	str	r3, [r4, #0]
 800811c:	2378      	movs	r3, #120	; 0x78
 800811e:	4828      	ldr	r0, [pc, #160]	; (80081c0 <_printf_i+0x248>)
 8008120:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008124:	e7e3      	b.n	80080ee <_printf_i+0x176>
 8008126:	0659      	lsls	r1, r3, #25
 8008128:	bf48      	it	mi
 800812a:	b2b6      	uxthmi	r6, r6
 800812c:	e7e6      	b.n	80080fc <_printf_i+0x184>
 800812e:	4615      	mov	r5, r2
 8008130:	e7bb      	b.n	80080aa <_printf_i+0x132>
 8008132:	682b      	ldr	r3, [r5, #0]
 8008134:	6826      	ldr	r6, [r4, #0]
 8008136:	1d18      	adds	r0, r3, #4
 8008138:	6961      	ldr	r1, [r4, #20]
 800813a:	6028      	str	r0, [r5, #0]
 800813c:	0635      	lsls	r5, r6, #24
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	d501      	bpl.n	8008146 <_printf_i+0x1ce>
 8008142:	6019      	str	r1, [r3, #0]
 8008144:	e002      	b.n	800814c <_printf_i+0x1d4>
 8008146:	0670      	lsls	r0, r6, #25
 8008148:	d5fb      	bpl.n	8008142 <_printf_i+0x1ca>
 800814a:	8019      	strh	r1, [r3, #0]
 800814c:	2300      	movs	r3, #0
 800814e:	4615      	mov	r5, r2
 8008150:	6123      	str	r3, [r4, #16]
 8008152:	e7ba      	b.n	80080ca <_printf_i+0x152>
 8008154:	682b      	ldr	r3, [r5, #0]
 8008156:	2100      	movs	r1, #0
 8008158:	1d1a      	adds	r2, r3, #4
 800815a:	602a      	str	r2, [r5, #0]
 800815c:	681d      	ldr	r5, [r3, #0]
 800815e:	6862      	ldr	r2, [r4, #4]
 8008160:	4628      	mov	r0, r5
 8008162:	f000 fed7 	bl	8008f14 <memchr>
 8008166:	b108      	cbz	r0, 800816c <_printf_i+0x1f4>
 8008168:	1b40      	subs	r0, r0, r5
 800816a:	6060      	str	r0, [r4, #4]
 800816c:	6863      	ldr	r3, [r4, #4]
 800816e:	6123      	str	r3, [r4, #16]
 8008170:	2300      	movs	r3, #0
 8008172:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008176:	e7a8      	b.n	80080ca <_printf_i+0x152>
 8008178:	462a      	mov	r2, r5
 800817a:	4649      	mov	r1, r9
 800817c:	4640      	mov	r0, r8
 800817e:	6923      	ldr	r3, [r4, #16]
 8008180:	47d0      	blx	sl
 8008182:	3001      	adds	r0, #1
 8008184:	d0ab      	beq.n	80080de <_printf_i+0x166>
 8008186:	6823      	ldr	r3, [r4, #0]
 8008188:	079b      	lsls	r3, r3, #30
 800818a:	d413      	bmi.n	80081b4 <_printf_i+0x23c>
 800818c:	68e0      	ldr	r0, [r4, #12]
 800818e:	9b03      	ldr	r3, [sp, #12]
 8008190:	4298      	cmp	r0, r3
 8008192:	bfb8      	it	lt
 8008194:	4618      	movlt	r0, r3
 8008196:	e7a4      	b.n	80080e2 <_printf_i+0x16a>
 8008198:	2301      	movs	r3, #1
 800819a:	4632      	mov	r2, r6
 800819c:	4649      	mov	r1, r9
 800819e:	4640      	mov	r0, r8
 80081a0:	47d0      	blx	sl
 80081a2:	3001      	adds	r0, #1
 80081a4:	d09b      	beq.n	80080de <_printf_i+0x166>
 80081a6:	3501      	adds	r5, #1
 80081a8:	68e3      	ldr	r3, [r4, #12]
 80081aa:	9903      	ldr	r1, [sp, #12]
 80081ac:	1a5b      	subs	r3, r3, r1
 80081ae:	42ab      	cmp	r3, r5
 80081b0:	dcf2      	bgt.n	8008198 <_printf_i+0x220>
 80081b2:	e7eb      	b.n	800818c <_printf_i+0x214>
 80081b4:	2500      	movs	r5, #0
 80081b6:	f104 0619 	add.w	r6, r4, #25
 80081ba:	e7f5      	b.n	80081a8 <_printf_i+0x230>
 80081bc:	0800a722 	.word	0x0800a722
 80081c0:	0800a733 	.word	0x0800a733

080081c4 <siprintf>:
 80081c4:	b40e      	push	{r1, r2, r3}
 80081c6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80081ca:	b500      	push	{lr}
 80081cc:	b09c      	sub	sp, #112	; 0x70
 80081ce:	ab1d      	add	r3, sp, #116	; 0x74
 80081d0:	9002      	str	r0, [sp, #8]
 80081d2:	9006      	str	r0, [sp, #24]
 80081d4:	9107      	str	r1, [sp, #28]
 80081d6:	9104      	str	r1, [sp, #16]
 80081d8:	4808      	ldr	r0, [pc, #32]	; (80081fc <siprintf+0x38>)
 80081da:	4909      	ldr	r1, [pc, #36]	; (8008200 <siprintf+0x3c>)
 80081dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80081e0:	9105      	str	r1, [sp, #20]
 80081e2:	6800      	ldr	r0, [r0, #0]
 80081e4:	a902      	add	r1, sp, #8
 80081e6:	9301      	str	r3, [sp, #4]
 80081e8:	f001 fb7e 	bl	80098e8 <_svfiprintf_r>
 80081ec:	2200      	movs	r2, #0
 80081ee:	9b02      	ldr	r3, [sp, #8]
 80081f0:	701a      	strb	r2, [r3, #0]
 80081f2:	b01c      	add	sp, #112	; 0x70
 80081f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80081f8:	b003      	add	sp, #12
 80081fa:	4770      	bx	lr
 80081fc:	20000028 	.word	0x20000028
 8008200:	ffff0208 	.word	0xffff0208

08008204 <quorem>:
 8008204:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008208:	6903      	ldr	r3, [r0, #16]
 800820a:	690c      	ldr	r4, [r1, #16]
 800820c:	4607      	mov	r7, r0
 800820e:	42a3      	cmp	r3, r4
 8008210:	f2c0 8082 	blt.w	8008318 <quorem+0x114>
 8008214:	3c01      	subs	r4, #1
 8008216:	f100 0514 	add.w	r5, r0, #20
 800821a:	f101 0814 	add.w	r8, r1, #20
 800821e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008222:	9301      	str	r3, [sp, #4]
 8008224:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008228:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800822c:	3301      	adds	r3, #1
 800822e:	429a      	cmp	r2, r3
 8008230:	fbb2 f6f3 	udiv	r6, r2, r3
 8008234:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008238:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800823c:	d331      	bcc.n	80082a2 <quorem+0x9e>
 800823e:	f04f 0e00 	mov.w	lr, #0
 8008242:	4640      	mov	r0, r8
 8008244:	46ac      	mov	ip, r5
 8008246:	46f2      	mov	sl, lr
 8008248:	f850 2b04 	ldr.w	r2, [r0], #4
 800824c:	b293      	uxth	r3, r2
 800824e:	fb06 e303 	mla	r3, r6, r3, lr
 8008252:	0c12      	lsrs	r2, r2, #16
 8008254:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008258:	b29b      	uxth	r3, r3
 800825a:	fb06 e202 	mla	r2, r6, r2, lr
 800825e:	ebaa 0303 	sub.w	r3, sl, r3
 8008262:	f8dc a000 	ldr.w	sl, [ip]
 8008266:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800826a:	fa1f fa8a 	uxth.w	sl, sl
 800826e:	4453      	add	r3, sl
 8008270:	f8dc a000 	ldr.w	sl, [ip]
 8008274:	b292      	uxth	r2, r2
 8008276:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800827a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800827e:	b29b      	uxth	r3, r3
 8008280:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008284:	4581      	cmp	r9, r0
 8008286:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800828a:	f84c 3b04 	str.w	r3, [ip], #4
 800828e:	d2db      	bcs.n	8008248 <quorem+0x44>
 8008290:	f855 300b 	ldr.w	r3, [r5, fp]
 8008294:	b92b      	cbnz	r3, 80082a2 <quorem+0x9e>
 8008296:	9b01      	ldr	r3, [sp, #4]
 8008298:	3b04      	subs	r3, #4
 800829a:	429d      	cmp	r5, r3
 800829c:	461a      	mov	r2, r3
 800829e:	d32f      	bcc.n	8008300 <quorem+0xfc>
 80082a0:	613c      	str	r4, [r7, #16]
 80082a2:	4638      	mov	r0, r7
 80082a4:	f001 f8d0 	bl	8009448 <__mcmp>
 80082a8:	2800      	cmp	r0, #0
 80082aa:	db25      	blt.n	80082f8 <quorem+0xf4>
 80082ac:	4628      	mov	r0, r5
 80082ae:	f04f 0c00 	mov.w	ip, #0
 80082b2:	3601      	adds	r6, #1
 80082b4:	f858 1b04 	ldr.w	r1, [r8], #4
 80082b8:	f8d0 e000 	ldr.w	lr, [r0]
 80082bc:	b28b      	uxth	r3, r1
 80082be:	ebac 0303 	sub.w	r3, ip, r3
 80082c2:	fa1f f28e 	uxth.w	r2, lr
 80082c6:	4413      	add	r3, r2
 80082c8:	0c0a      	lsrs	r2, r1, #16
 80082ca:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80082ce:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80082d2:	b29b      	uxth	r3, r3
 80082d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082d8:	45c1      	cmp	r9, r8
 80082da:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80082de:	f840 3b04 	str.w	r3, [r0], #4
 80082e2:	d2e7      	bcs.n	80082b4 <quorem+0xb0>
 80082e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80082e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082ec:	b922      	cbnz	r2, 80082f8 <quorem+0xf4>
 80082ee:	3b04      	subs	r3, #4
 80082f0:	429d      	cmp	r5, r3
 80082f2:	461a      	mov	r2, r3
 80082f4:	d30a      	bcc.n	800830c <quorem+0x108>
 80082f6:	613c      	str	r4, [r7, #16]
 80082f8:	4630      	mov	r0, r6
 80082fa:	b003      	add	sp, #12
 80082fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008300:	6812      	ldr	r2, [r2, #0]
 8008302:	3b04      	subs	r3, #4
 8008304:	2a00      	cmp	r2, #0
 8008306:	d1cb      	bne.n	80082a0 <quorem+0x9c>
 8008308:	3c01      	subs	r4, #1
 800830a:	e7c6      	b.n	800829a <quorem+0x96>
 800830c:	6812      	ldr	r2, [r2, #0]
 800830e:	3b04      	subs	r3, #4
 8008310:	2a00      	cmp	r2, #0
 8008312:	d1f0      	bne.n	80082f6 <quorem+0xf2>
 8008314:	3c01      	subs	r4, #1
 8008316:	e7eb      	b.n	80082f0 <quorem+0xec>
 8008318:	2000      	movs	r0, #0
 800831a:	e7ee      	b.n	80082fa <quorem+0xf6>
 800831c:	0000      	movs	r0, r0
	...

08008320 <_dtoa_r>:
 8008320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008324:	4616      	mov	r6, r2
 8008326:	461f      	mov	r7, r3
 8008328:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800832a:	b099      	sub	sp, #100	; 0x64
 800832c:	4605      	mov	r5, r0
 800832e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008332:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8008336:	b974      	cbnz	r4, 8008356 <_dtoa_r+0x36>
 8008338:	2010      	movs	r0, #16
 800833a:	f000 fde3 	bl	8008f04 <malloc>
 800833e:	4602      	mov	r2, r0
 8008340:	6268      	str	r0, [r5, #36]	; 0x24
 8008342:	b920      	cbnz	r0, 800834e <_dtoa_r+0x2e>
 8008344:	21ea      	movs	r1, #234	; 0xea
 8008346:	4ba8      	ldr	r3, [pc, #672]	; (80085e8 <_dtoa_r+0x2c8>)
 8008348:	48a8      	ldr	r0, [pc, #672]	; (80085ec <_dtoa_r+0x2cc>)
 800834a:	f001 fbdd 	bl	8009b08 <__assert_func>
 800834e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008352:	6004      	str	r4, [r0, #0]
 8008354:	60c4      	str	r4, [r0, #12]
 8008356:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008358:	6819      	ldr	r1, [r3, #0]
 800835a:	b151      	cbz	r1, 8008372 <_dtoa_r+0x52>
 800835c:	685a      	ldr	r2, [r3, #4]
 800835e:	2301      	movs	r3, #1
 8008360:	4093      	lsls	r3, r2
 8008362:	604a      	str	r2, [r1, #4]
 8008364:	608b      	str	r3, [r1, #8]
 8008366:	4628      	mov	r0, r5
 8008368:	f000 fe30 	bl	8008fcc <_Bfree>
 800836c:	2200      	movs	r2, #0
 800836e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008370:	601a      	str	r2, [r3, #0]
 8008372:	1e3b      	subs	r3, r7, #0
 8008374:	bfaf      	iteee	ge
 8008376:	2300      	movge	r3, #0
 8008378:	2201      	movlt	r2, #1
 800837a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800837e:	9305      	strlt	r3, [sp, #20]
 8008380:	bfa8      	it	ge
 8008382:	f8c8 3000 	strge.w	r3, [r8]
 8008386:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800838a:	4b99      	ldr	r3, [pc, #612]	; (80085f0 <_dtoa_r+0x2d0>)
 800838c:	bfb8      	it	lt
 800838e:	f8c8 2000 	strlt.w	r2, [r8]
 8008392:	ea33 0309 	bics.w	r3, r3, r9
 8008396:	d119      	bne.n	80083cc <_dtoa_r+0xac>
 8008398:	f242 730f 	movw	r3, #9999	; 0x270f
 800839c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800839e:	6013      	str	r3, [r2, #0]
 80083a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80083a4:	4333      	orrs	r3, r6
 80083a6:	f000 857f 	beq.w	8008ea8 <_dtoa_r+0xb88>
 80083aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80083ac:	b953      	cbnz	r3, 80083c4 <_dtoa_r+0xa4>
 80083ae:	4b91      	ldr	r3, [pc, #580]	; (80085f4 <_dtoa_r+0x2d4>)
 80083b0:	e022      	b.n	80083f8 <_dtoa_r+0xd8>
 80083b2:	4b91      	ldr	r3, [pc, #580]	; (80085f8 <_dtoa_r+0x2d8>)
 80083b4:	9303      	str	r3, [sp, #12]
 80083b6:	3308      	adds	r3, #8
 80083b8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80083ba:	6013      	str	r3, [r2, #0]
 80083bc:	9803      	ldr	r0, [sp, #12]
 80083be:	b019      	add	sp, #100	; 0x64
 80083c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083c4:	4b8b      	ldr	r3, [pc, #556]	; (80085f4 <_dtoa_r+0x2d4>)
 80083c6:	9303      	str	r3, [sp, #12]
 80083c8:	3303      	adds	r3, #3
 80083ca:	e7f5      	b.n	80083b8 <_dtoa_r+0x98>
 80083cc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80083d0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80083d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80083d8:	2200      	movs	r2, #0
 80083da:	2300      	movs	r3, #0
 80083dc:	f7f8 fae4 	bl	80009a8 <__aeabi_dcmpeq>
 80083e0:	4680      	mov	r8, r0
 80083e2:	b158      	cbz	r0, 80083fc <_dtoa_r+0xdc>
 80083e4:	2301      	movs	r3, #1
 80083e6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80083e8:	6013      	str	r3, [r2, #0]
 80083ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	f000 8558 	beq.w	8008ea2 <_dtoa_r+0xb82>
 80083f2:	4882      	ldr	r0, [pc, #520]	; (80085fc <_dtoa_r+0x2dc>)
 80083f4:	6018      	str	r0, [r3, #0]
 80083f6:	1e43      	subs	r3, r0, #1
 80083f8:	9303      	str	r3, [sp, #12]
 80083fa:	e7df      	b.n	80083bc <_dtoa_r+0x9c>
 80083fc:	ab16      	add	r3, sp, #88	; 0x58
 80083fe:	9301      	str	r3, [sp, #4]
 8008400:	ab17      	add	r3, sp, #92	; 0x5c
 8008402:	9300      	str	r3, [sp, #0]
 8008404:	4628      	mov	r0, r5
 8008406:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800840a:	f001 f8c5 	bl	8009598 <__d2b>
 800840e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008412:	4683      	mov	fp, r0
 8008414:	2c00      	cmp	r4, #0
 8008416:	d07f      	beq.n	8008518 <_dtoa_r+0x1f8>
 8008418:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800841c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800841e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8008422:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008426:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800842a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800842e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8008432:	2200      	movs	r2, #0
 8008434:	4b72      	ldr	r3, [pc, #456]	; (8008600 <_dtoa_r+0x2e0>)
 8008436:	f7f7 fe97 	bl	8000168 <__aeabi_dsub>
 800843a:	a365      	add	r3, pc, #404	; (adr r3, 80085d0 <_dtoa_r+0x2b0>)
 800843c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008440:	f7f8 f84a 	bl	80004d8 <__aeabi_dmul>
 8008444:	a364      	add	r3, pc, #400	; (adr r3, 80085d8 <_dtoa_r+0x2b8>)
 8008446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800844a:	f7f7 fe8f 	bl	800016c <__adddf3>
 800844e:	4606      	mov	r6, r0
 8008450:	4620      	mov	r0, r4
 8008452:	460f      	mov	r7, r1
 8008454:	f7f7 ffd6 	bl	8000404 <__aeabi_i2d>
 8008458:	a361      	add	r3, pc, #388	; (adr r3, 80085e0 <_dtoa_r+0x2c0>)
 800845a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800845e:	f7f8 f83b 	bl	80004d8 <__aeabi_dmul>
 8008462:	4602      	mov	r2, r0
 8008464:	460b      	mov	r3, r1
 8008466:	4630      	mov	r0, r6
 8008468:	4639      	mov	r1, r7
 800846a:	f7f7 fe7f 	bl	800016c <__adddf3>
 800846e:	4606      	mov	r6, r0
 8008470:	460f      	mov	r7, r1
 8008472:	f7f8 fae1 	bl	8000a38 <__aeabi_d2iz>
 8008476:	2200      	movs	r2, #0
 8008478:	4682      	mov	sl, r0
 800847a:	2300      	movs	r3, #0
 800847c:	4630      	mov	r0, r6
 800847e:	4639      	mov	r1, r7
 8008480:	f7f8 fa9c 	bl	80009bc <__aeabi_dcmplt>
 8008484:	b148      	cbz	r0, 800849a <_dtoa_r+0x17a>
 8008486:	4650      	mov	r0, sl
 8008488:	f7f7 ffbc 	bl	8000404 <__aeabi_i2d>
 800848c:	4632      	mov	r2, r6
 800848e:	463b      	mov	r3, r7
 8008490:	f7f8 fa8a 	bl	80009a8 <__aeabi_dcmpeq>
 8008494:	b908      	cbnz	r0, 800849a <_dtoa_r+0x17a>
 8008496:	f10a 3aff 	add.w	sl, sl, #4294967295
 800849a:	f1ba 0f16 	cmp.w	sl, #22
 800849e:	d858      	bhi.n	8008552 <_dtoa_r+0x232>
 80084a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80084a4:	4b57      	ldr	r3, [pc, #348]	; (8008604 <_dtoa_r+0x2e4>)
 80084a6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80084aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ae:	f7f8 fa85 	bl	80009bc <__aeabi_dcmplt>
 80084b2:	2800      	cmp	r0, #0
 80084b4:	d04f      	beq.n	8008556 <_dtoa_r+0x236>
 80084b6:	2300      	movs	r3, #0
 80084b8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084bc:	930f      	str	r3, [sp, #60]	; 0x3c
 80084be:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80084c0:	1b1c      	subs	r4, r3, r4
 80084c2:	1e63      	subs	r3, r4, #1
 80084c4:	9309      	str	r3, [sp, #36]	; 0x24
 80084c6:	bf49      	itett	mi
 80084c8:	f1c4 0301 	rsbmi	r3, r4, #1
 80084cc:	2300      	movpl	r3, #0
 80084ce:	9306      	strmi	r3, [sp, #24]
 80084d0:	2300      	movmi	r3, #0
 80084d2:	bf54      	ite	pl
 80084d4:	9306      	strpl	r3, [sp, #24]
 80084d6:	9309      	strmi	r3, [sp, #36]	; 0x24
 80084d8:	f1ba 0f00 	cmp.w	sl, #0
 80084dc:	db3d      	blt.n	800855a <_dtoa_r+0x23a>
 80084de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084e0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80084e4:	4453      	add	r3, sl
 80084e6:	9309      	str	r3, [sp, #36]	; 0x24
 80084e8:	2300      	movs	r3, #0
 80084ea:	930a      	str	r3, [sp, #40]	; 0x28
 80084ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80084ee:	2b09      	cmp	r3, #9
 80084f0:	f200 808c 	bhi.w	800860c <_dtoa_r+0x2ec>
 80084f4:	2b05      	cmp	r3, #5
 80084f6:	bfc4      	itt	gt
 80084f8:	3b04      	subgt	r3, #4
 80084fa:	9322      	strgt	r3, [sp, #136]	; 0x88
 80084fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80084fe:	bfc8      	it	gt
 8008500:	2400      	movgt	r4, #0
 8008502:	f1a3 0302 	sub.w	r3, r3, #2
 8008506:	bfd8      	it	le
 8008508:	2401      	movle	r4, #1
 800850a:	2b03      	cmp	r3, #3
 800850c:	f200 808a 	bhi.w	8008624 <_dtoa_r+0x304>
 8008510:	e8df f003 	tbb	[pc, r3]
 8008514:	5b4d4f2d 	.word	0x5b4d4f2d
 8008518:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800851c:	441c      	add	r4, r3
 800851e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8008522:	2b20      	cmp	r3, #32
 8008524:	bfc3      	ittte	gt
 8008526:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800852a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800852e:	fa09 f303 	lslgt.w	r3, r9, r3
 8008532:	f1c3 0320 	rsble	r3, r3, #32
 8008536:	bfc6      	itte	gt
 8008538:	fa26 f000 	lsrgt.w	r0, r6, r0
 800853c:	4318      	orrgt	r0, r3
 800853e:	fa06 f003 	lslle.w	r0, r6, r3
 8008542:	f7f7 ff4f 	bl	80003e4 <__aeabi_ui2d>
 8008546:	2301      	movs	r3, #1
 8008548:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800854c:	3c01      	subs	r4, #1
 800854e:	9313      	str	r3, [sp, #76]	; 0x4c
 8008550:	e76f      	b.n	8008432 <_dtoa_r+0x112>
 8008552:	2301      	movs	r3, #1
 8008554:	e7b2      	b.n	80084bc <_dtoa_r+0x19c>
 8008556:	900f      	str	r0, [sp, #60]	; 0x3c
 8008558:	e7b1      	b.n	80084be <_dtoa_r+0x19e>
 800855a:	9b06      	ldr	r3, [sp, #24]
 800855c:	eba3 030a 	sub.w	r3, r3, sl
 8008560:	9306      	str	r3, [sp, #24]
 8008562:	f1ca 0300 	rsb	r3, sl, #0
 8008566:	930a      	str	r3, [sp, #40]	; 0x28
 8008568:	2300      	movs	r3, #0
 800856a:	930e      	str	r3, [sp, #56]	; 0x38
 800856c:	e7be      	b.n	80084ec <_dtoa_r+0x1cc>
 800856e:	2300      	movs	r3, #0
 8008570:	930b      	str	r3, [sp, #44]	; 0x2c
 8008572:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008574:	2b00      	cmp	r3, #0
 8008576:	dc58      	bgt.n	800862a <_dtoa_r+0x30a>
 8008578:	f04f 0901 	mov.w	r9, #1
 800857c:	464b      	mov	r3, r9
 800857e:	f8cd 9020 	str.w	r9, [sp, #32]
 8008582:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8008586:	2200      	movs	r2, #0
 8008588:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800858a:	6042      	str	r2, [r0, #4]
 800858c:	2204      	movs	r2, #4
 800858e:	f102 0614 	add.w	r6, r2, #20
 8008592:	429e      	cmp	r6, r3
 8008594:	6841      	ldr	r1, [r0, #4]
 8008596:	d94e      	bls.n	8008636 <_dtoa_r+0x316>
 8008598:	4628      	mov	r0, r5
 800859a:	f000 fcd7 	bl	8008f4c <_Balloc>
 800859e:	9003      	str	r0, [sp, #12]
 80085a0:	2800      	cmp	r0, #0
 80085a2:	d14c      	bne.n	800863e <_dtoa_r+0x31e>
 80085a4:	4602      	mov	r2, r0
 80085a6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80085aa:	4b17      	ldr	r3, [pc, #92]	; (8008608 <_dtoa_r+0x2e8>)
 80085ac:	e6cc      	b.n	8008348 <_dtoa_r+0x28>
 80085ae:	2301      	movs	r3, #1
 80085b0:	e7de      	b.n	8008570 <_dtoa_r+0x250>
 80085b2:	2300      	movs	r3, #0
 80085b4:	930b      	str	r3, [sp, #44]	; 0x2c
 80085b6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80085b8:	eb0a 0903 	add.w	r9, sl, r3
 80085bc:	f109 0301 	add.w	r3, r9, #1
 80085c0:	2b01      	cmp	r3, #1
 80085c2:	9308      	str	r3, [sp, #32]
 80085c4:	bfb8      	it	lt
 80085c6:	2301      	movlt	r3, #1
 80085c8:	e7dd      	b.n	8008586 <_dtoa_r+0x266>
 80085ca:	2301      	movs	r3, #1
 80085cc:	e7f2      	b.n	80085b4 <_dtoa_r+0x294>
 80085ce:	bf00      	nop
 80085d0:	636f4361 	.word	0x636f4361
 80085d4:	3fd287a7 	.word	0x3fd287a7
 80085d8:	8b60c8b3 	.word	0x8b60c8b3
 80085dc:	3fc68a28 	.word	0x3fc68a28
 80085e0:	509f79fb 	.word	0x509f79fb
 80085e4:	3fd34413 	.word	0x3fd34413
 80085e8:	0800a751 	.word	0x0800a751
 80085ec:	0800a768 	.word	0x0800a768
 80085f0:	7ff00000 	.word	0x7ff00000
 80085f4:	0800a74d 	.word	0x0800a74d
 80085f8:	0800a744 	.word	0x0800a744
 80085fc:	0800a721 	.word	0x0800a721
 8008600:	3ff80000 	.word	0x3ff80000
 8008604:	0800a858 	.word	0x0800a858
 8008608:	0800a7c3 	.word	0x0800a7c3
 800860c:	2401      	movs	r4, #1
 800860e:	2300      	movs	r3, #0
 8008610:	940b      	str	r4, [sp, #44]	; 0x2c
 8008612:	9322      	str	r3, [sp, #136]	; 0x88
 8008614:	f04f 39ff 	mov.w	r9, #4294967295
 8008618:	2200      	movs	r2, #0
 800861a:	2312      	movs	r3, #18
 800861c:	f8cd 9020 	str.w	r9, [sp, #32]
 8008620:	9223      	str	r2, [sp, #140]	; 0x8c
 8008622:	e7b0      	b.n	8008586 <_dtoa_r+0x266>
 8008624:	2301      	movs	r3, #1
 8008626:	930b      	str	r3, [sp, #44]	; 0x2c
 8008628:	e7f4      	b.n	8008614 <_dtoa_r+0x2f4>
 800862a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800862e:	464b      	mov	r3, r9
 8008630:	f8cd 9020 	str.w	r9, [sp, #32]
 8008634:	e7a7      	b.n	8008586 <_dtoa_r+0x266>
 8008636:	3101      	adds	r1, #1
 8008638:	6041      	str	r1, [r0, #4]
 800863a:	0052      	lsls	r2, r2, #1
 800863c:	e7a7      	b.n	800858e <_dtoa_r+0x26e>
 800863e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008640:	9a03      	ldr	r2, [sp, #12]
 8008642:	601a      	str	r2, [r3, #0]
 8008644:	9b08      	ldr	r3, [sp, #32]
 8008646:	2b0e      	cmp	r3, #14
 8008648:	f200 80a8 	bhi.w	800879c <_dtoa_r+0x47c>
 800864c:	2c00      	cmp	r4, #0
 800864e:	f000 80a5 	beq.w	800879c <_dtoa_r+0x47c>
 8008652:	f1ba 0f00 	cmp.w	sl, #0
 8008656:	dd34      	ble.n	80086c2 <_dtoa_r+0x3a2>
 8008658:	4a9a      	ldr	r2, [pc, #616]	; (80088c4 <_dtoa_r+0x5a4>)
 800865a:	f00a 030f 	and.w	r3, sl, #15
 800865e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008662:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008666:	e9d3 3400 	ldrd	r3, r4, [r3]
 800866a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800866e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8008672:	d016      	beq.n	80086a2 <_dtoa_r+0x382>
 8008674:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008678:	4b93      	ldr	r3, [pc, #588]	; (80088c8 <_dtoa_r+0x5a8>)
 800867a:	2703      	movs	r7, #3
 800867c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008680:	f7f8 f854 	bl	800072c <__aeabi_ddiv>
 8008684:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008688:	f004 040f 	and.w	r4, r4, #15
 800868c:	4e8e      	ldr	r6, [pc, #568]	; (80088c8 <_dtoa_r+0x5a8>)
 800868e:	b954      	cbnz	r4, 80086a6 <_dtoa_r+0x386>
 8008690:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008694:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008698:	f7f8 f848 	bl	800072c <__aeabi_ddiv>
 800869c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086a0:	e029      	b.n	80086f6 <_dtoa_r+0x3d6>
 80086a2:	2702      	movs	r7, #2
 80086a4:	e7f2      	b.n	800868c <_dtoa_r+0x36c>
 80086a6:	07e1      	lsls	r1, r4, #31
 80086a8:	d508      	bpl.n	80086bc <_dtoa_r+0x39c>
 80086aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80086ae:	e9d6 2300 	ldrd	r2, r3, [r6]
 80086b2:	f7f7 ff11 	bl	80004d8 <__aeabi_dmul>
 80086b6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80086ba:	3701      	adds	r7, #1
 80086bc:	1064      	asrs	r4, r4, #1
 80086be:	3608      	adds	r6, #8
 80086c0:	e7e5      	b.n	800868e <_dtoa_r+0x36e>
 80086c2:	f000 80a5 	beq.w	8008810 <_dtoa_r+0x4f0>
 80086c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80086ca:	f1ca 0400 	rsb	r4, sl, #0
 80086ce:	4b7d      	ldr	r3, [pc, #500]	; (80088c4 <_dtoa_r+0x5a4>)
 80086d0:	f004 020f 	and.w	r2, r4, #15
 80086d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086dc:	f7f7 fefc 	bl	80004d8 <__aeabi_dmul>
 80086e0:	2702      	movs	r7, #2
 80086e2:	2300      	movs	r3, #0
 80086e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086e8:	4e77      	ldr	r6, [pc, #476]	; (80088c8 <_dtoa_r+0x5a8>)
 80086ea:	1124      	asrs	r4, r4, #4
 80086ec:	2c00      	cmp	r4, #0
 80086ee:	f040 8084 	bne.w	80087fa <_dtoa_r+0x4da>
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d1d2      	bne.n	800869c <_dtoa_r+0x37c>
 80086f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	f000 808b 	beq.w	8008814 <_dtoa_r+0x4f4>
 80086fe:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008702:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008706:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800870a:	2200      	movs	r2, #0
 800870c:	4b6f      	ldr	r3, [pc, #444]	; (80088cc <_dtoa_r+0x5ac>)
 800870e:	f7f8 f955 	bl	80009bc <__aeabi_dcmplt>
 8008712:	2800      	cmp	r0, #0
 8008714:	d07e      	beq.n	8008814 <_dtoa_r+0x4f4>
 8008716:	9b08      	ldr	r3, [sp, #32]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d07b      	beq.n	8008814 <_dtoa_r+0x4f4>
 800871c:	f1b9 0f00 	cmp.w	r9, #0
 8008720:	dd38      	ble.n	8008794 <_dtoa_r+0x474>
 8008722:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008726:	2200      	movs	r2, #0
 8008728:	4b69      	ldr	r3, [pc, #420]	; (80088d0 <_dtoa_r+0x5b0>)
 800872a:	f7f7 fed5 	bl	80004d8 <__aeabi_dmul>
 800872e:	464c      	mov	r4, r9
 8008730:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008734:	f10a 38ff 	add.w	r8, sl, #4294967295
 8008738:	3701      	adds	r7, #1
 800873a:	4638      	mov	r0, r7
 800873c:	f7f7 fe62 	bl	8000404 <__aeabi_i2d>
 8008740:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008744:	f7f7 fec8 	bl	80004d8 <__aeabi_dmul>
 8008748:	2200      	movs	r2, #0
 800874a:	4b62      	ldr	r3, [pc, #392]	; (80088d4 <_dtoa_r+0x5b4>)
 800874c:	f7f7 fd0e 	bl	800016c <__adddf3>
 8008750:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008754:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008758:	9611      	str	r6, [sp, #68]	; 0x44
 800875a:	2c00      	cmp	r4, #0
 800875c:	d15d      	bne.n	800881a <_dtoa_r+0x4fa>
 800875e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008762:	2200      	movs	r2, #0
 8008764:	4b5c      	ldr	r3, [pc, #368]	; (80088d8 <_dtoa_r+0x5b8>)
 8008766:	f7f7 fcff 	bl	8000168 <__aeabi_dsub>
 800876a:	4602      	mov	r2, r0
 800876c:	460b      	mov	r3, r1
 800876e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008772:	4633      	mov	r3, r6
 8008774:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008776:	f7f8 f93f 	bl	80009f8 <__aeabi_dcmpgt>
 800877a:	2800      	cmp	r0, #0
 800877c:	f040 829c 	bne.w	8008cb8 <_dtoa_r+0x998>
 8008780:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008784:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008786:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800878a:	f7f8 f917 	bl	80009bc <__aeabi_dcmplt>
 800878e:	2800      	cmp	r0, #0
 8008790:	f040 8290 	bne.w	8008cb4 <_dtoa_r+0x994>
 8008794:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008798:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800879c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800879e:	2b00      	cmp	r3, #0
 80087a0:	f2c0 8152 	blt.w	8008a48 <_dtoa_r+0x728>
 80087a4:	f1ba 0f0e 	cmp.w	sl, #14
 80087a8:	f300 814e 	bgt.w	8008a48 <_dtoa_r+0x728>
 80087ac:	4b45      	ldr	r3, [pc, #276]	; (80088c4 <_dtoa_r+0x5a4>)
 80087ae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80087b2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80087b6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80087ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80087bc:	2b00      	cmp	r3, #0
 80087be:	f280 80db 	bge.w	8008978 <_dtoa_r+0x658>
 80087c2:	9b08      	ldr	r3, [sp, #32]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	f300 80d7 	bgt.w	8008978 <_dtoa_r+0x658>
 80087ca:	f040 8272 	bne.w	8008cb2 <_dtoa_r+0x992>
 80087ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087d2:	2200      	movs	r2, #0
 80087d4:	4b40      	ldr	r3, [pc, #256]	; (80088d8 <_dtoa_r+0x5b8>)
 80087d6:	f7f7 fe7f 	bl	80004d8 <__aeabi_dmul>
 80087da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087de:	f7f8 f901 	bl	80009e4 <__aeabi_dcmpge>
 80087e2:	9c08      	ldr	r4, [sp, #32]
 80087e4:	4626      	mov	r6, r4
 80087e6:	2800      	cmp	r0, #0
 80087e8:	f040 8248 	bne.w	8008c7c <_dtoa_r+0x95c>
 80087ec:	2331      	movs	r3, #49	; 0x31
 80087ee:	9f03      	ldr	r7, [sp, #12]
 80087f0:	f10a 0a01 	add.w	sl, sl, #1
 80087f4:	f807 3b01 	strb.w	r3, [r7], #1
 80087f8:	e244      	b.n	8008c84 <_dtoa_r+0x964>
 80087fa:	07e2      	lsls	r2, r4, #31
 80087fc:	d505      	bpl.n	800880a <_dtoa_r+0x4ea>
 80087fe:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008802:	f7f7 fe69 	bl	80004d8 <__aeabi_dmul>
 8008806:	2301      	movs	r3, #1
 8008808:	3701      	adds	r7, #1
 800880a:	1064      	asrs	r4, r4, #1
 800880c:	3608      	adds	r6, #8
 800880e:	e76d      	b.n	80086ec <_dtoa_r+0x3cc>
 8008810:	2702      	movs	r7, #2
 8008812:	e770      	b.n	80086f6 <_dtoa_r+0x3d6>
 8008814:	46d0      	mov	r8, sl
 8008816:	9c08      	ldr	r4, [sp, #32]
 8008818:	e78f      	b.n	800873a <_dtoa_r+0x41a>
 800881a:	9903      	ldr	r1, [sp, #12]
 800881c:	4b29      	ldr	r3, [pc, #164]	; (80088c4 <_dtoa_r+0x5a4>)
 800881e:	4421      	add	r1, r4
 8008820:	9112      	str	r1, [sp, #72]	; 0x48
 8008822:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008824:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008828:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800882c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008830:	2900      	cmp	r1, #0
 8008832:	d055      	beq.n	80088e0 <_dtoa_r+0x5c0>
 8008834:	2000      	movs	r0, #0
 8008836:	4929      	ldr	r1, [pc, #164]	; (80088dc <_dtoa_r+0x5bc>)
 8008838:	f7f7 ff78 	bl	800072c <__aeabi_ddiv>
 800883c:	463b      	mov	r3, r7
 800883e:	4632      	mov	r2, r6
 8008840:	f7f7 fc92 	bl	8000168 <__aeabi_dsub>
 8008844:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008848:	9f03      	ldr	r7, [sp, #12]
 800884a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800884e:	f7f8 f8f3 	bl	8000a38 <__aeabi_d2iz>
 8008852:	4604      	mov	r4, r0
 8008854:	f7f7 fdd6 	bl	8000404 <__aeabi_i2d>
 8008858:	4602      	mov	r2, r0
 800885a:	460b      	mov	r3, r1
 800885c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008860:	f7f7 fc82 	bl	8000168 <__aeabi_dsub>
 8008864:	4602      	mov	r2, r0
 8008866:	460b      	mov	r3, r1
 8008868:	3430      	adds	r4, #48	; 0x30
 800886a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800886e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008872:	f807 4b01 	strb.w	r4, [r7], #1
 8008876:	f7f8 f8a1 	bl	80009bc <__aeabi_dcmplt>
 800887a:	2800      	cmp	r0, #0
 800887c:	d174      	bne.n	8008968 <_dtoa_r+0x648>
 800887e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008882:	2000      	movs	r0, #0
 8008884:	4911      	ldr	r1, [pc, #68]	; (80088cc <_dtoa_r+0x5ac>)
 8008886:	f7f7 fc6f 	bl	8000168 <__aeabi_dsub>
 800888a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800888e:	f7f8 f895 	bl	80009bc <__aeabi_dcmplt>
 8008892:	2800      	cmp	r0, #0
 8008894:	f040 80b7 	bne.w	8008a06 <_dtoa_r+0x6e6>
 8008898:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800889a:	429f      	cmp	r7, r3
 800889c:	f43f af7a 	beq.w	8008794 <_dtoa_r+0x474>
 80088a0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80088a4:	2200      	movs	r2, #0
 80088a6:	4b0a      	ldr	r3, [pc, #40]	; (80088d0 <_dtoa_r+0x5b0>)
 80088a8:	f7f7 fe16 	bl	80004d8 <__aeabi_dmul>
 80088ac:	2200      	movs	r2, #0
 80088ae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80088b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088b6:	4b06      	ldr	r3, [pc, #24]	; (80088d0 <_dtoa_r+0x5b0>)
 80088b8:	f7f7 fe0e 	bl	80004d8 <__aeabi_dmul>
 80088bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80088c0:	e7c3      	b.n	800884a <_dtoa_r+0x52a>
 80088c2:	bf00      	nop
 80088c4:	0800a858 	.word	0x0800a858
 80088c8:	0800a830 	.word	0x0800a830
 80088cc:	3ff00000 	.word	0x3ff00000
 80088d0:	40240000 	.word	0x40240000
 80088d4:	401c0000 	.word	0x401c0000
 80088d8:	40140000 	.word	0x40140000
 80088dc:	3fe00000 	.word	0x3fe00000
 80088e0:	4630      	mov	r0, r6
 80088e2:	4639      	mov	r1, r7
 80088e4:	f7f7 fdf8 	bl	80004d8 <__aeabi_dmul>
 80088e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80088ea:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80088ee:	9c03      	ldr	r4, [sp, #12]
 80088f0:	9314      	str	r3, [sp, #80]	; 0x50
 80088f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088f6:	f7f8 f89f 	bl	8000a38 <__aeabi_d2iz>
 80088fa:	9015      	str	r0, [sp, #84]	; 0x54
 80088fc:	f7f7 fd82 	bl	8000404 <__aeabi_i2d>
 8008900:	4602      	mov	r2, r0
 8008902:	460b      	mov	r3, r1
 8008904:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008908:	f7f7 fc2e 	bl	8000168 <__aeabi_dsub>
 800890c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800890e:	4606      	mov	r6, r0
 8008910:	3330      	adds	r3, #48	; 0x30
 8008912:	f804 3b01 	strb.w	r3, [r4], #1
 8008916:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008918:	460f      	mov	r7, r1
 800891a:	429c      	cmp	r4, r3
 800891c:	f04f 0200 	mov.w	r2, #0
 8008920:	d124      	bne.n	800896c <_dtoa_r+0x64c>
 8008922:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008926:	4bb0      	ldr	r3, [pc, #704]	; (8008be8 <_dtoa_r+0x8c8>)
 8008928:	f7f7 fc20 	bl	800016c <__adddf3>
 800892c:	4602      	mov	r2, r0
 800892e:	460b      	mov	r3, r1
 8008930:	4630      	mov	r0, r6
 8008932:	4639      	mov	r1, r7
 8008934:	f7f8 f860 	bl	80009f8 <__aeabi_dcmpgt>
 8008938:	2800      	cmp	r0, #0
 800893a:	d163      	bne.n	8008a04 <_dtoa_r+0x6e4>
 800893c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008940:	2000      	movs	r0, #0
 8008942:	49a9      	ldr	r1, [pc, #676]	; (8008be8 <_dtoa_r+0x8c8>)
 8008944:	f7f7 fc10 	bl	8000168 <__aeabi_dsub>
 8008948:	4602      	mov	r2, r0
 800894a:	460b      	mov	r3, r1
 800894c:	4630      	mov	r0, r6
 800894e:	4639      	mov	r1, r7
 8008950:	f7f8 f834 	bl	80009bc <__aeabi_dcmplt>
 8008954:	2800      	cmp	r0, #0
 8008956:	f43f af1d 	beq.w	8008794 <_dtoa_r+0x474>
 800895a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800895c:	1e7b      	subs	r3, r7, #1
 800895e:	9314      	str	r3, [sp, #80]	; 0x50
 8008960:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8008964:	2b30      	cmp	r3, #48	; 0x30
 8008966:	d0f8      	beq.n	800895a <_dtoa_r+0x63a>
 8008968:	46c2      	mov	sl, r8
 800896a:	e03b      	b.n	80089e4 <_dtoa_r+0x6c4>
 800896c:	4b9f      	ldr	r3, [pc, #636]	; (8008bec <_dtoa_r+0x8cc>)
 800896e:	f7f7 fdb3 	bl	80004d8 <__aeabi_dmul>
 8008972:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008976:	e7bc      	b.n	80088f2 <_dtoa_r+0x5d2>
 8008978:	9f03      	ldr	r7, [sp, #12]
 800897a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800897e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008982:	4640      	mov	r0, r8
 8008984:	4649      	mov	r1, r9
 8008986:	f7f7 fed1 	bl	800072c <__aeabi_ddiv>
 800898a:	f7f8 f855 	bl	8000a38 <__aeabi_d2iz>
 800898e:	4604      	mov	r4, r0
 8008990:	f7f7 fd38 	bl	8000404 <__aeabi_i2d>
 8008994:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008998:	f7f7 fd9e 	bl	80004d8 <__aeabi_dmul>
 800899c:	4602      	mov	r2, r0
 800899e:	460b      	mov	r3, r1
 80089a0:	4640      	mov	r0, r8
 80089a2:	4649      	mov	r1, r9
 80089a4:	f7f7 fbe0 	bl	8000168 <__aeabi_dsub>
 80089a8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80089ac:	f807 6b01 	strb.w	r6, [r7], #1
 80089b0:	9e03      	ldr	r6, [sp, #12]
 80089b2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80089b6:	1bbe      	subs	r6, r7, r6
 80089b8:	45b4      	cmp	ip, r6
 80089ba:	4602      	mov	r2, r0
 80089bc:	460b      	mov	r3, r1
 80089be:	d136      	bne.n	8008a2e <_dtoa_r+0x70e>
 80089c0:	f7f7 fbd4 	bl	800016c <__adddf3>
 80089c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80089c8:	4680      	mov	r8, r0
 80089ca:	4689      	mov	r9, r1
 80089cc:	f7f8 f814 	bl	80009f8 <__aeabi_dcmpgt>
 80089d0:	bb58      	cbnz	r0, 8008a2a <_dtoa_r+0x70a>
 80089d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80089d6:	4640      	mov	r0, r8
 80089d8:	4649      	mov	r1, r9
 80089da:	f7f7 ffe5 	bl	80009a8 <__aeabi_dcmpeq>
 80089de:	b108      	cbz	r0, 80089e4 <_dtoa_r+0x6c4>
 80089e0:	07e1      	lsls	r1, r4, #31
 80089e2:	d422      	bmi.n	8008a2a <_dtoa_r+0x70a>
 80089e4:	4628      	mov	r0, r5
 80089e6:	4659      	mov	r1, fp
 80089e8:	f000 faf0 	bl	8008fcc <_Bfree>
 80089ec:	2300      	movs	r3, #0
 80089ee:	703b      	strb	r3, [r7, #0]
 80089f0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80089f2:	f10a 0001 	add.w	r0, sl, #1
 80089f6:	6018      	str	r0, [r3, #0]
 80089f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	f43f acde 	beq.w	80083bc <_dtoa_r+0x9c>
 8008a00:	601f      	str	r7, [r3, #0]
 8008a02:	e4db      	b.n	80083bc <_dtoa_r+0x9c>
 8008a04:	4627      	mov	r7, r4
 8008a06:	463b      	mov	r3, r7
 8008a08:	461f      	mov	r7, r3
 8008a0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a0e:	2a39      	cmp	r2, #57	; 0x39
 8008a10:	d107      	bne.n	8008a22 <_dtoa_r+0x702>
 8008a12:	9a03      	ldr	r2, [sp, #12]
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d1f7      	bne.n	8008a08 <_dtoa_r+0x6e8>
 8008a18:	2230      	movs	r2, #48	; 0x30
 8008a1a:	9903      	ldr	r1, [sp, #12]
 8008a1c:	f108 0801 	add.w	r8, r8, #1
 8008a20:	700a      	strb	r2, [r1, #0]
 8008a22:	781a      	ldrb	r2, [r3, #0]
 8008a24:	3201      	adds	r2, #1
 8008a26:	701a      	strb	r2, [r3, #0]
 8008a28:	e79e      	b.n	8008968 <_dtoa_r+0x648>
 8008a2a:	46d0      	mov	r8, sl
 8008a2c:	e7eb      	b.n	8008a06 <_dtoa_r+0x6e6>
 8008a2e:	2200      	movs	r2, #0
 8008a30:	4b6e      	ldr	r3, [pc, #440]	; (8008bec <_dtoa_r+0x8cc>)
 8008a32:	f7f7 fd51 	bl	80004d8 <__aeabi_dmul>
 8008a36:	2200      	movs	r2, #0
 8008a38:	2300      	movs	r3, #0
 8008a3a:	4680      	mov	r8, r0
 8008a3c:	4689      	mov	r9, r1
 8008a3e:	f7f7 ffb3 	bl	80009a8 <__aeabi_dcmpeq>
 8008a42:	2800      	cmp	r0, #0
 8008a44:	d09b      	beq.n	800897e <_dtoa_r+0x65e>
 8008a46:	e7cd      	b.n	80089e4 <_dtoa_r+0x6c4>
 8008a48:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008a4a:	2a00      	cmp	r2, #0
 8008a4c:	f000 80d0 	beq.w	8008bf0 <_dtoa_r+0x8d0>
 8008a50:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008a52:	2a01      	cmp	r2, #1
 8008a54:	f300 80ae 	bgt.w	8008bb4 <_dtoa_r+0x894>
 8008a58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008a5a:	2a00      	cmp	r2, #0
 8008a5c:	f000 80a6 	beq.w	8008bac <_dtoa_r+0x88c>
 8008a60:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008a64:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008a66:	9f06      	ldr	r7, [sp, #24]
 8008a68:	9a06      	ldr	r2, [sp, #24]
 8008a6a:	2101      	movs	r1, #1
 8008a6c:	441a      	add	r2, r3
 8008a6e:	9206      	str	r2, [sp, #24]
 8008a70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a72:	4628      	mov	r0, r5
 8008a74:	441a      	add	r2, r3
 8008a76:	9209      	str	r2, [sp, #36]	; 0x24
 8008a78:	f000 fb5e 	bl	8009138 <__i2b>
 8008a7c:	4606      	mov	r6, r0
 8008a7e:	2f00      	cmp	r7, #0
 8008a80:	dd0c      	ble.n	8008a9c <_dtoa_r+0x77c>
 8008a82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	dd09      	ble.n	8008a9c <_dtoa_r+0x77c>
 8008a88:	42bb      	cmp	r3, r7
 8008a8a:	bfa8      	it	ge
 8008a8c:	463b      	movge	r3, r7
 8008a8e:	9a06      	ldr	r2, [sp, #24]
 8008a90:	1aff      	subs	r7, r7, r3
 8008a92:	1ad2      	subs	r2, r2, r3
 8008a94:	9206      	str	r2, [sp, #24]
 8008a96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a98:	1ad3      	subs	r3, r2, r3
 8008a9a:	9309      	str	r3, [sp, #36]	; 0x24
 8008a9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a9e:	b1f3      	cbz	r3, 8008ade <_dtoa_r+0x7be>
 8008aa0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	f000 80a8 	beq.w	8008bf8 <_dtoa_r+0x8d8>
 8008aa8:	2c00      	cmp	r4, #0
 8008aaa:	dd10      	ble.n	8008ace <_dtoa_r+0x7ae>
 8008aac:	4631      	mov	r1, r6
 8008aae:	4622      	mov	r2, r4
 8008ab0:	4628      	mov	r0, r5
 8008ab2:	f000 fbff 	bl	80092b4 <__pow5mult>
 8008ab6:	465a      	mov	r2, fp
 8008ab8:	4601      	mov	r1, r0
 8008aba:	4606      	mov	r6, r0
 8008abc:	4628      	mov	r0, r5
 8008abe:	f000 fb51 	bl	8009164 <__multiply>
 8008ac2:	4680      	mov	r8, r0
 8008ac4:	4659      	mov	r1, fp
 8008ac6:	4628      	mov	r0, r5
 8008ac8:	f000 fa80 	bl	8008fcc <_Bfree>
 8008acc:	46c3      	mov	fp, r8
 8008ace:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ad0:	1b1a      	subs	r2, r3, r4
 8008ad2:	d004      	beq.n	8008ade <_dtoa_r+0x7be>
 8008ad4:	4659      	mov	r1, fp
 8008ad6:	4628      	mov	r0, r5
 8008ad8:	f000 fbec 	bl	80092b4 <__pow5mult>
 8008adc:	4683      	mov	fp, r0
 8008ade:	2101      	movs	r1, #1
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	f000 fb29 	bl	8009138 <__i2b>
 8008ae6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ae8:	4604      	mov	r4, r0
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	f340 8086 	ble.w	8008bfc <_dtoa_r+0x8dc>
 8008af0:	461a      	mov	r2, r3
 8008af2:	4601      	mov	r1, r0
 8008af4:	4628      	mov	r0, r5
 8008af6:	f000 fbdd 	bl	80092b4 <__pow5mult>
 8008afa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008afc:	4604      	mov	r4, r0
 8008afe:	2b01      	cmp	r3, #1
 8008b00:	dd7f      	ble.n	8008c02 <_dtoa_r+0x8e2>
 8008b02:	f04f 0800 	mov.w	r8, #0
 8008b06:	6923      	ldr	r3, [r4, #16]
 8008b08:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008b0c:	6918      	ldr	r0, [r3, #16]
 8008b0e:	f000 fac5 	bl	800909c <__hi0bits>
 8008b12:	f1c0 0020 	rsb	r0, r0, #32
 8008b16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b18:	4418      	add	r0, r3
 8008b1a:	f010 001f 	ands.w	r0, r0, #31
 8008b1e:	f000 8092 	beq.w	8008c46 <_dtoa_r+0x926>
 8008b22:	f1c0 0320 	rsb	r3, r0, #32
 8008b26:	2b04      	cmp	r3, #4
 8008b28:	f340 808a 	ble.w	8008c40 <_dtoa_r+0x920>
 8008b2c:	f1c0 001c 	rsb	r0, r0, #28
 8008b30:	9b06      	ldr	r3, [sp, #24]
 8008b32:	4407      	add	r7, r0
 8008b34:	4403      	add	r3, r0
 8008b36:	9306      	str	r3, [sp, #24]
 8008b38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b3a:	4403      	add	r3, r0
 8008b3c:	9309      	str	r3, [sp, #36]	; 0x24
 8008b3e:	9b06      	ldr	r3, [sp, #24]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	dd05      	ble.n	8008b50 <_dtoa_r+0x830>
 8008b44:	4659      	mov	r1, fp
 8008b46:	461a      	mov	r2, r3
 8008b48:	4628      	mov	r0, r5
 8008b4a:	f000 fc0d 	bl	8009368 <__lshift>
 8008b4e:	4683      	mov	fp, r0
 8008b50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	dd05      	ble.n	8008b62 <_dtoa_r+0x842>
 8008b56:	4621      	mov	r1, r4
 8008b58:	461a      	mov	r2, r3
 8008b5a:	4628      	mov	r0, r5
 8008b5c:	f000 fc04 	bl	8009368 <__lshift>
 8008b60:	4604      	mov	r4, r0
 8008b62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d070      	beq.n	8008c4a <_dtoa_r+0x92a>
 8008b68:	4621      	mov	r1, r4
 8008b6a:	4658      	mov	r0, fp
 8008b6c:	f000 fc6c 	bl	8009448 <__mcmp>
 8008b70:	2800      	cmp	r0, #0
 8008b72:	da6a      	bge.n	8008c4a <_dtoa_r+0x92a>
 8008b74:	2300      	movs	r3, #0
 8008b76:	4659      	mov	r1, fp
 8008b78:	220a      	movs	r2, #10
 8008b7a:	4628      	mov	r0, r5
 8008b7c:	f000 fa48 	bl	8009010 <__multadd>
 8008b80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b82:	4683      	mov	fp, r0
 8008b84:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	f000 8194 	beq.w	8008eb6 <_dtoa_r+0xb96>
 8008b8e:	4631      	mov	r1, r6
 8008b90:	2300      	movs	r3, #0
 8008b92:	220a      	movs	r2, #10
 8008b94:	4628      	mov	r0, r5
 8008b96:	f000 fa3b 	bl	8009010 <__multadd>
 8008b9a:	f1b9 0f00 	cmp.w	r9, #0
 8008b9e:	4606      	mov	r6, r0
 8008ba0:	f300 8093 	bgt.w	8008cca <_dtoa_r+0x9aa>
 8008ba4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008ba6:	2b02      	cmp	r3, #2
 8008ba8:	dc57      	bgt.n	8008c5a <_dtoa_r+0x93a>
 8008baa:	e08e      	b.n	8008cca <_dtoa_r+0x9aa>
 8008bac:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008bae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008bb2:	e757      	b.n	8008a64 <_dtoa_r+0x744>
 8008bb4:	9b08      	ldr	r3, [sp, #32]
 8008bb6:	1e5c      	subs	r4, r3, #1
 8008bb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bba:	42a3      	cmp	r3, r4
 8008bbc:	bfb7      	itett	lt
 8008bbe:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008bc0:	1b1c      	subge	r4, r3, r4
 8008bc2:	1ae2      	sublt	r2, r4, r3
 8008bc4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008bc6:	bfbe      	ittt	lt
 8008bc8:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008bca:	189b      	addlt	r3, r3, r2
 8008bcc:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008bce:	9b08      	ldr	r3, [sp, #32]
 8008bd0:	bfb8      	it	lt
 8008bd2:	2400      	movlt	r4, #0
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	bfbb      	ittet	lt
 8008bd8:	9b06      	ldrlt	r3, [sp, #24]
 8008bda:	9a08      	ldrlt	r2, [sp, #32]
 8008bdc:	9f06      	ldrge	r7, [sp, #24]
 8008bde:	1a9f      	sublt	r7, r3, r2
 8008be0:	bfac      	ite	ge
 8008be2:	9b08      	ldrge	r3, [sp, #32]
 8008be4:	2300      	movlt	r3, #0
 8008be6:	e73f      	b.n	8008a68 <_dtoa_r+0x748>
 8008be8:	3fe00000 	.word	0x3fe00000
 8008bec:	40240000 	.word	0x40240000
 8008bf0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008bf2:	9f06      	ldr	r7, [sp, #24]
 8008bf4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008bf6:	e742      	b.n	8008a7e <_dtoa_r+0x75e>
 8008bf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008bfa:	e76b      	b.n	8008ad4 <_dtoa_r+0x7b4>
 8008bfc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008bfe:	2b01      	cmp	r3, #1
 8008c00:	dc19      	bgt.n	8008c36 <_dtoa_r+0x916>
 8008c02:	9b04      	ldr	r3, [sp, #16]
 8008c04:	b9bb      	cbnz	r3, 8008c36 <_dtoa_r+0x916>
 8008c06:	9b05      	ldr	r3, [sp, #20]
 8008c08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008c0c:	b99b      	cbnz	r3, 8008c36 <_dtoa_r+0x916>
 8008c0e:	9b05      	ldr	r3, [sp, #20]
 8008c10:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008c14:	0d1b      	lsrs	r3, r3, #20
 8008c16:	051b      	lsls	r3, r3, #20
 8008c18:	b183      	cbz	r3, 8008c3c <_dtoa_r+0x91c>
 8008c1a:	f04f 0801 	mov.w	r8, #1
 8008c1e:	9b06      	ldr	r3, [sp, #24]
 8008c20:	3301      	adds	r3, #1
 8008c22:	9306      	str	r3, [sp, #24]
 8008c24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c26:	3301      	adds	r3, #1
 8008c28:	9309      	str	r3, [sp, #36]	; 0x24
 8008c2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	f47f af6a 	bne.w	8008b06 <_dtoa_r+0x7e6>
 8008c32:	2001      	movs	r0, #1
 8008c34:	e76f      	b.n	8008b16 <_dtoa_r+0x7f6>
 8008c36:	f04f 0800 	mov.w	r8, #0
 8008c3a:	e7f6      	b.n	8008c2a <_dtoa_r+0x90a>
 8008c3c:	4698      	mov	r8, r3
 8008c3e:	e7f4      	b.n	8008c2a <_dtoa_r+0x90a>
 8008c40:	f43f af7d 	beq.w	8008b3e <_dtoa_r+0x81e>
 8008c44:	4618      	mov	r0, r3
 8008c46:	301c      	adds	r0, #28
 8008c48:	e772      	b.n	8008b30 <_dtoa_r+0x810>
 8008c4a:	9b08      	ldr	r3, [sp, #32]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	dc36      	bgt.n	8008cbe <_dtoa_r+0x99e>
 8008c50:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c52:	2b02      	cmp	r3, #2
 8008c54:	dd33      	ble.n	8008cbe <_dtoa_r+0x99e>
 8008c56:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008c5a:	f1b9 0f00 	cmp.w	r9, #0
 8008c5e:	d10d      	bne.n	8008c7c <_dtoa_r+0x95c>
 8008c60:	4621      	mov	r1, r4
 8008c62:	464b      	mov	r3, r9
 8008c64:	2205      	movs	r2, #5
 8008c66:	4628      	mov	r0, r5
 8008c68:	f000 f9d2 	bl	8009010 <__multadd>
 8008c6c:	4601      	mov	r1, r0
 8008c6e:	4604      	mov	r4, r0
 8008c70:	4658      	mov	r0, fp
 8008c72:	f000 fbe9 	bl	8009448 <__mcmp>
 8008c76:	2800      	cmp	r0, #0
 8008c78:	f73f adb8 	bgt.w	80087ec <_dtoa_r+0x4cc>
 8008c7c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008c7e:	9f03      	ldr	r7, [sp, #12]
 8008c80:	ea6f 0a03 	mvn.w	sl, r3
 8008c84:	f04f 0800 	mov.w	r8, #0
 8008c88:	4621      	mov	r1, r4
 8008c8a:	4628      	mov	r0, r5
 8008c8c:	f000 f99e 	bl	8008fcc <_Bfree>
 8008c90:	2e00      	cmp	r6, #0
 8008c92:	f43f aea7 	beq.w	80089e4 <_dtoa_r+0x6c4>
 8008c96:	f1b8 0f00 	cmp.w	r8, #0
 8008c9a:	d005      	beq.n	8008ca8 <_dtoa_r+0x988>
 8008c9c:	45b0      	cmp	r8, r6
 8008c9e:	d003      	beq.n	8008ca8 <_dtoa_r+0x988>
 8008ca0:	4641      	mov	r1, r8
 8008ca2:	4628      	mov	r0, r5
 8008ca4:	f000 f992 	bl	8008fcc <_Bfree>
 8008ca8:	4631      	mov	r1, r6
 8008caa:	4628      	mov	r0, r5
 8008cac:	f000 f98e 	bl	8008fcc <_Bfree>
 8008cb0:	e698      	b.n	80089e4 <_dtoa_r+0x6c4>
 8008cb2:	2400      	movs	r4, #0
 8008cb4:	4626      	mov	r6, r4
 8008cb6:	e7e1      	b.n	8008c7c <_dtoa_r+0x95c>
 8008cb8:	46c2      	mov	sl, r8
 8008cba:	4626      	mov	r6, r4
 8008cbc:	e596      	b.n	80087ec <_dtoa_r+0x4cc>
 8008cbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cc0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	f000 80fd 	beq.w	8008ec4 <_dtoa_r+0xba4>
 8008cca:	2f00      	cmp	r7, #0
 8008ccc:	dd05      	ble.n	8008cda <_dtoa_r+0x9ba>
 8008cce:	4631      	mov	r1, r6
 8008cd0:	463a      	mov	r2, r7
 8008cd2:	4628      	mov	r0, r5
 8008cd4:	f000 fb48 	bl	8009368 <__lshift>
 8008cd8:	4606      	mov	r6, r0
 8008cda:	f1b8 0f00 	cmp.w	r8, #0
 8008cde:	d05c      	beq.n	8008d9a <_dtoa_r+0xa7a>
 8008ce0:	4628      	mov	r0, r5
 8008ce2:	6871      	ldr	r1, [r6, #4]
 8008ce4:	f000 f932 	bl	8008f4c <_Balloc>
 8008ce8:	4607      	mov	r7, r0
 8008cea:	b928      	cbnz	r0, 8008cf8 <_dtoa_r+0x9d8>
 8008cec:	4602      	mov	r2, r0
 8008cee:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008cf2:	4b7f      	ldr	r3, [pc, #508]	; (8008ef0 <_dtoa_r+0xbd0>)
 8008cf4:	f7ff bb28 	b.w	8008348 <_dtoa_r+0x28>
 8008cf8:	6932      	ldr	r2, [r6, #16]
 8008cfa:	f106 010c 	add.w	r1, r6, #12
 8008cfe:	3202      	adds	r2, #2
 8008d00:	0092      	lsls	r2, r2, #2
 8008d02:	300c      	adds	r0, #12
 8008d04:	f000 f914 	bl	8008f30 <memcpy>
 8008d08:	2201      	movs	r2, #1
 8008d0a:	4639      	mov	r1, r7
 8008d0c:	4628      	mov	r0, r5
 8008d0e:	f000 fb2b 	bl	8009368 <__lshift>
 8008d12:	46b0      	mov	r8, r6
 8008d14:	4606      	mov	r6, r0
 8008d16:	9b03      	ldr	r3, [sp, #12]
 8008d18:	3301      	adds	r3, #1
 8008d1a:	9308      	str	r3, [sp, #32]
 8008d1c:	9b03      	ldr	r3, [sp, #12]
 8008d1e:	444b      	add	r3, r9
 8008d20:	930a      	str	r3, [sp, #40]	; 0x28
 8008d22:	9b04      	ldr	r3, [sp, #16]
 8008d24:	f003 0301 	and.w	r3, r3, #1
 8008d28:	9309      	str	r3, [sp, #36]	; 0x24
 8008d2a:	9b08      	ldr	r3, [sp, #32]
 8008d2c:	4621      	mov	r1, r4
 8008d2e:	3b01      	subs	r3, #1
 8008d30:	4658      	mov	r0, fp
 8008d32:	9304      	str	r3, [sp, #16]
 8008d34:	f7ff fa66 	bl	8008204 <quorem>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	4641      	mov	r1, r8
 8008d3c:	3330      	adds	r3, #48	; 0x30
 8008d3e:	9006      	str	r0, [sp, #24]
 8008d40:	4658      	mov	r0, fp
 8008d42:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d44:	f000 fb80 	bl	8009448 <__mcmp>
 8008d48:	4632      	mov	r2, r6
 8008d4a:	4681      	mov	r9, r0
 8008d4c:	4621      	mov	r1, r4
 8008d4e:	4628      	mov	r0, r5
 8008d50:	f000 fb96 	bl	8009480 <__mdiff>
 8008d54:	68c2      	ldr	r2, [r0, #12]
 8008d56:	4607      	mov	r7, r0
 8008d58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d5a:	bb02      	cbnz	r2, 8008d9e <_dtoa_r+0xa7e>
 8008d5c:	4601      	mov	r1, r0
 8008d5e:	4658      	mov	r0, fp
 8008d60:	f000 fb72 	bl	8009448 <__mcmp>
 8008d64:	4602      	mov	r2, r0
 8008d66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d68:	4639      	mov	r1, r7
 8008d6a:	4628      	mov	r0, r5
 8008d6c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008d70:	f000 f92c 	bl	8008fcc <_Bfree>
 8008d74:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008d76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d78:	9f08      	ldr	r7, [sp, #32]
 8008d7a:	ea43 0102 	orr.w	r1, r3, r2
 8008d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d80:	430b      	orrs	r3, r1
 8008d82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d84:	d10d      	bne.n	8008da2 <_dtoa_r+0xa82>
 8008d86:	2b39      	cmp	r3, #57	; 0x39
 8008d88:	d029      	beq.n	8008dde <_dtoa_r+0xabe>
 8008d8a:	f1b9 0f00 	cmp.w	r9, #0
 8008d8e:	dd01      	ble.n	8008d94 <_dtoa_r+0xa74>
 8008d90:	9b06      	ldr	r3, [sp, #24]
 8008d92:	3331      	adds	r3, #49	; 0x31
 8008d94:	9a04      	ldr	r2, [sp, #16]
 8008d96:	7013      	strb	r3, [r2, #0]
 8008d98:	e776      	b.n	8008c88 <_dtoa_r+0x968>
 8008d9a:	4630      	mov	r0, r6
 8008d9c:	e7b9      	b.n	8008d12 <_dtoa_r+0x9f2>
 8008d9e:	2201      	movs	r2, #1
 8008da0:	e7e2      	b.n	8008d68 <_dtoa_r+0xa48>
 8008da2:	f1b9 0f00 	cmp.w	r9, #0
 8008da6:	db06      	blt.n	8008db6 <_dtoa_r+0xa96>
 8008da8:	9922      	ldr	r1, [sp, #136]	; 0x88
 8008daa:	ea41 0909 	orr.w	r9, r1, r9
 8008dae:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008db0:	ea59 0101 	orrs.w	r1, r9, r1
 8008db4:	d120      	bne.n	8008df8 <_dtoa_r+0xad8>
 8008db6:	2a00      	cmp	r2, #0
 8008db8:	ddec      	ble.n	8008d94 <_dtoa_r+0xa74>
 8008dba:	4659      	mov	r1, fp
 8008dbc:	2201      	movs	r2, #1
 8008dbe:	4628      	mov	r0, r5
 8008dc0:	9308      	str	r3, [sp, #32]
 8008dc2:	f000 fad1 	bl	8009368 <__lshift>
 8008dc6:	4621      	mov	r1, r4
 8008dc8:	4683      	mov	fp, r0
 8008dca:	f000 fb3d 	bl	8009448 <__mcmp>
 8008dce:	2800      	cmp	r0, #0
 8008dd0:	9b08      	ldr	r3, [sp, #32]
 8008dd2:	dc02      	bgt.n	8008dda <_dtoa_r+0xaba>
 8008dd4:	d1de      	bne.n	8008d94 <_dtoa_r+0xa74>
 8008dd6:	07da      	lsls	r2, r3, #31
 8008dd8:	d5dc      	bpl.n	8008d94 <_dtoa_r+0xa74>
 8008dda:	2b39      	cmp	r3, #57	; 0x39
 8008ddc:	d1d8      	bne.n	8008d90 <_dtoa_r+0xa70>
 8008dde:	2339      	movs	r3, #57	; 0x39
 8008de0:	9a04      	ldr	r2, [sp, #16]
 8008de2:	7013      	strb	r3, [r2, #0]
 8008de4:	463b      	mov	r3, r7
 8008de6:	461f      	mov	r7, r3
 8008de8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008dec:	3b01      	subs	r3, #1
 8008dee:	2a39      	cmp	r2, #57	; 0x39
 8008df0:	d050      	beq.n	8008e94 <_dtoa_r+0xb74>
 8008df2:	3201      	adds	r2, #1
 8008df4:	701a      	strb	r2, [r3, #0]
 8008df6:	e747      	b.n	8008c88 <_dtoa_r+0x968>
 8008df8:	2a00      	cmp	r2, #0
 8008dfa:	dd03      	ble.n	8008e04 <_dtoa_r+0xae4>
 8008dfc:	2b39      	cmp	r3, #57	; 0x39
 8008dfe:	d0ee      	beq.n	8008dde <_dtoa_r+0xabe>
 8008e00:	3301      	adds	r3, #1
 8008e02:	e7c7      	b.n	8008d94 <_dtoa_r+0xa74>
 8008e04:	9a08      	ldr	r2, [sp, #32]
 8008e06:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008e08:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008e0c:	428a      	cmp	r2, r1
 8008e0e:	d02a      	beq.n	8008e66 <_dtoa_r+0xb46>
 8008e10:	4659      	mov	r1, fp
 8008e12:	2300      	movs	r3, #0
 8008e14:	220a      	movs	r2, #10
 8008e16:	4628      	mov	r0, r5
 8008e18:	f000 f8fa 	bl	8009010 <__multadd>
 8008e1c:	45b0      	cmp	r8, r6
 8008e1e:	4683      	mov	fp, r0
 8008e20:	f04f 0300 	mov.w	r3, #0
 8008e24:	f04f 020a 	mov.w	r2, #10
 8008e28:	4641      	mov	r1, r8
 8008e2a:	4628      	mov	r0, r5
 8008e2c:	d107      	bne.n	8008e3e <_dtoa_r+0xb1e>
 8008e2e:	f000 f8ef 	bl	8009010 <__multadd>
 8008e32:	4680      	mov	r8, r0
 8008e34:	4606      	mov	r6, r0
 8008e36:	9b08      	ldr	r3, [sp, #32]
 8008e38:	3301      	adds	r3, #1
 8008e3a:	9308      	str	r3, [sp, #32]
 8008e3c:	e775      	b.n	8008d2a <_dtoa_r+0xa0a>
 8008e3e:	f000 f8e7 	bl	8009010 <__multadd>
 8008e42:	4631      	mov	r1, r6
 8008e44:	4680      	mov	r8, r0
 8008e46:	2300      	movs	r3, #0
 8008e48:	220a      	movs	r2, #10
 8008e4a:	4628      	mov	r0, r5
 8008e4c:	f000 f8e0 	bl	8009010 <__multadd>
 8008e50:	4606      	mov	r6, r0
 8008e52:	e7f0      	b.n	8008e36 <_dtoa_r+0xb16>
 8008e54:	f1b9 0f00 	cmp.w	r9, #0
 8008e58:	bfcc      	ite	gt
 8008e5a:	464f      	movgt	r7, r9
 8008e5c:	2701      	movle	r7, #1
 8008e5e:	f04f 0800 	mov.w	r8, #0
 8008e62:	9a03      	ldr	r2, [sp, #12]
 8008e64:	4417      	add	r7, r2
 8008e66:	4659      	mov	r1, fp
 8008e68:	2201      	movs	r2, #1
 8008e6a:	4628      	mov	r0, r5
 8008e6c:	9308      	str	r3, [sp, #32]
 8008e6e:	f000 fa7b 	bl	8009368 <__lshift>
 8008e72:	4621      	mov	r1, r4
 8008e74:	4683      	mov	fp, r0
 8008e76:	f000 fae7 	bl	8009448 <__mcmp>
 8008e7a:	2800      	cmp	r0, #0
 8008e7c:	dcb2      	bgt.n	8008de4 <_dtoa_r+0xac4>
 8008e7e:	d102      	bne.n	8008e86 <_dtoa_r+0xb66>
 8008e80:	9b08      	ldr	r3, [sp, #32]
 8008e82:	07db      	lsls	r3, r3, #31
 8008e84:	d4ae      	bmi.n	8008de4 <_dtoa_r+0xac4>
 8008e86:	463b      	mov	r3, r7
 8008e88:	461f      	mov	r7, r3
 8008e8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e8e:	2a30      	cmp	r2, #48	; 0x30
 8008e90:	d0fa      	beq.n	8008e88 <_dtoa_r+0xb68>
 8008e92:	e6f9      	b.n	8008c88 <_dtoa_r+0x968>
 8008e94:	9a03      	ldr	r2, [sp, #12]
 8008e96:	429a      	cmp	r2, r3
 8008e98:	d1a5      	bne.n	8008de6 <_dtoa_r+0xac6>
 8008e9a:	2331      	movs	r3, #49	; 0x31
 8008e9c:	f10a 0a01 	add.w	sl, sl, #1
 8008ea0:	e779      	b.n	8008d96 <_dtoa_r+0xa76>
 8008ea2:	4b14      	ldr	r3, [pc, #80]	; (8008ef4 <_dtoa_r+0xbd4>)
 8008ea4:	f7ff baa8 	b.w	80083f8 <_dtoa_r+0xd8>
 8008ea8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	f47f aa81 	bne.w	80083b2 <_dtoa_r+0x92>
 8008eb0:	4b11      	ldr	r3, [pc, #68]	; (8008ef8 <_dtoa_r+0xbd8>)
 8008eb2:	f7ff baa1 	b.w	80083f8 <_dtoa_r+0xd8>
 8008eb6:	f1b9 0f00 	cmp.w	r9, #0
 8008eba:	dc03      	bgt.n	8008ec4 <_dtoa_r+0xba4>
 8008ebc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008ebe:	2b02      	cmp	r3, #2
 8008ec0:	f73f aecb 	bgt.w	8008c5a <_dtoa_r+0x93a>
 8008ec4:	9f03      	ldr	r7, [sp, #12]
 8008ec6:	4621      	mov	r1, r4
 8008ec8:	4658      	mov	r0, fp
 8008eca:	f7ff f99b 	bl	8008204 <quorem>
 8008ece:	9a03      	ldr	r2, [sp, #12]
 8008ed0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008ed4:	f807 3b01 	strb.w	r3, [r7], #1
 8008ed8:	1aba      	subs	r2, r7, r2
 8008eda:	4591      	cmp	r9, r2
 8008edc:	ddba      	ble.n	8008e54 <_dtoa_r+0xb34>
 8008ede:	4659      	mov	r1, fp
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	220a      	movs	r2, #10
 8008ee4:	4628      	mov	r0, r5
 8008ee6:	f000 f893 	bl	8009010 <__multadd>
 8008eea:	4683      	mov	fp, r0
 8008eec:	e7eb      	b.n	8008ec6 <_dtoa_r+0xba6>
 8008eee:	bf00      	nop
 8008ef0:	0800a7c3 	.word	0x0800a7c3
 8008ef4:	0800a720 	.word	0x0800a720
 8008ef8:	0800a744 	.word	0x0800a744

08008efc <_localeconv_r>:
 8008efc:	4800      	ldr	r0, [pc, #0]	; (8008f00 <_localeconv_r+0x4>)
 8008efe:	4770      	bx	lr
 8008f00:	2000017c 	.word	0x2000017c

08008f04 <malloc>:
 8008f04:	4b02      	ldr	r3, [pc, #8]	; (8008f10 <malloc+0xc>)
 8008f06:	4601      	mov	r1, r0
 8008f08:	6818      	ldr	r0, [r3, #0]
 8008f0a:	f000 bc1d 	b.w	8009748 <_malloc_r>
 8008f0e:	bf00      	nop
 8008f10:	20000028 	.word	0x20000028

08008f14 <memchr>:
 8008f14:	4603      	mov	r3, r0
 8008f16:	b510      	push	{r4, lr}
 8008f18:	b2c9      	uxtb	r1, r1
 8008f1a:	4402      	add	r2, r0
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	4618      	mov	r0, r3
 8008f20:	d101      	bne.n	8008f26 <memchr+0x12>
 8008f22:	2000      	movs	r0, #0
 8008f24:	e003      	b.n	8008f2e <memchr+0x1a>
 8008f26:	7804      	ldrb	r4, [r0, #0]
 8008f28:	3301      	adds	r3, #1
 8008f2a:	428c      	cmp	r4, r1
 8008f2c:	d1f6      	bne.n	8008f1c <memchr+0x8>
 8008f2e:	bd10      	pop	{r4, pc}

08008f30 <memcpy>:
 8008f30:	440a      	add	r2, r1
 8008f32:	4291      	cmp	r1, r2
 8008f34:	f100 33ff 	add.w	r3, r0, #4294967295
 8008f38:	d100      	bne.n	8008f3c <memcpy+0xc>
 8008f3a:	4770      	bx	lr
 8008f3c:	b510      	push	{r4, lr}
 8008f3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f42:	4291      	cmp	r1, r2
 8008f44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f48:	d1f9      	bne.n	8008f3e <memcpy+0xe>
 8008f4a:	bd10      	pop	{r4, pc}

08008f4c <_Balloc>:
 8008f4c:	b570      	push	{r4, r5, r6, lr}
 8008f4e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008f50:	4604      	mov	r4, r0
 8008f52:	460d      	mov	r5, r1
 8008f54:	b976      	cbnz	r6, 8008f74 <_Balloc+0x28>
 8008f56:	2010      	movs	r0, #16
 8008f58:	f7ff ffd4 	bl	8008f04 <malloc>
 8008f5c:	4602      	mov	r2, r0
 8008f5e:	6260      	str	r0, [r4, #36]	; 0x24
 8008f60:	b920      	cbnz	r0, 8008f6c <_Balloc+0x20>
 8008f62:	2166      	movs	r1, #102	; 0x66
 8008f64:	4b17      	ldr	r3, [pc, #92]	; (8008fc4 <_Balloc+0x78>)
 8008f66:	4818      	ldr	r0, [pc, #96]	; (8008fc8 <_Balloc+0x7c>)
 8008f68:	f000 fdce 	bl	8009b08 <__assert_func>
 8008f6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f70:	6006      	str	r6, [r0, #0]
 8008f72:	60c6      	str	r6, [r0, #12]
 8008f74:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008f76:	68f3      	ldr	r3, [r6, #12]
 8008f78:	b183      	cbz	r3, 8008f9c <_Balloc+0x50>
 8008f7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f7c:	68db      	ldr	r3, [r3, #12]
 8008f7e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f82:	b9b8      	cbnz	r0, 8008fb4 <_Balloc+0x68>
 8008f84:	2101      	movs	r1, #1
 8008f86:	fa01 f605 	lsl.w	r6, r1, r5
 8008f8a:	1d72      	adds	r2, r6, #5
 8008f8c:	4620      	mov	r0, r4
 8008f8e:	0092      	lsls	r2, r2, #2
 8008f90:	f000 fb5e 	bl	8009650 <_calloc_r>
 8008f94:	b160      	cbz	r0, 8008fb0 <_Balloc+0x64>
 8008f96:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f9a:	e00e      	b.n	8008fba <_Balloc+0x6e>
 8008f9c:	2221      	movs	r2, #33	; 0x21
 8008f9e:	2104      	movs	r1, #4
 8008fa0:	4620      	mov	r0, r4
 8008fa2:	f000 fb55 	bl	8009650 <_calloc_r>
 8008fa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fa8:	60f0      	str	r0, [r6, #12]
 8008faa:	68db      	ldr	r3, [r3, #12]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d1e4      	bne.n	8008f7a <_Balloc+0x2e>
 8008fb0:	2000      	movs	r0, #0
 8008fb2:	bd70      	pop	{r4, r5, r6, pc}
 8008fb4:	6802      	ldr	r2, [r0, #0]
 8008fb6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008fba:	2300      	movs	r3, #0
 8008fbc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008fc0:	e7f7      	b.n	8008fb2 <_Balloc+0x66>
 8008fc2:	bf00      	nop
 8008fc4:	0800a751 	.word	0x0800a751
 8008fc8:	0800a7d4 	.word	0x0800a7d4

08008fcc <_Bfree>:
 8008fcc:	b570      	push	{r4, r5, r6, lr}
 8008fce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008fd0:	4605      	mov	r5, r0
 8008fd2:	460c      	mov	r4, r1
 8008fd4:	b976      	cbnz	r6, 8008ff4 <_Bfree+0x28>
 8008fd6:	2010      	movs	r0, #16
 8008fd8:	f7ff ff94 	bl	8008f04 <malloc>
 8008fdc:	4602      	mov	r2, r0
 8008fde:	6268      	str	r0, [r5, #36]	; 0x24
 8008fe0:	b920      	cbnz	r0, 8008fec <_Bfree+0x20>
 8008fe2:	218a      	movs	r1, #138	; 0x8a
 8008fe4:	4b08      	ldr	r3, [pc, #32]	; (8009008 <_Bfree+0x3c>)
 8008fe6:	4809      	ldr	r0, [pc, #36]	; (800900c <_Bfree+0x40>)
 8008fe8:	f000 fd8e 	bl	8009b08 <__assert_func>
 8008fec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ff0:	6006      	str	r6, [r0, #0]
 8008ff2:	60c6      	str	r6, [r0, #12]
 8008ff4:	b13c      	cbz	r4, 8009006 <_Bfree+0x3a>
 8008ff6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008ff8:	6862      	ldr	r2, [r4, #4]
 8008ffa:	68db      	ldr	r3, [r3, #12]
 8008ffc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009000:	6021      	str	r1, [r4, #0]
 8009002:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009006:	bd70      	pop	{r4, r5, r6, pc}
 8009008:	0800a751 	.word	0x0800a751
 800900c:	0800a7d4 	.word	0x0800a7d4

08009010 <__multadd>:
 8009010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009014:	4607      	mov	r7, r0
 8009016:	460c      	mov	r4, r1
 8009018:	461e      	mov	r6, r3
 800901a:	2000      	movs	r0, #0
 800901c:	690d      	ldr	r5, [r1, #16]
 800901e:	f101 0c14 	add.w	ip, r1, #20
 8009022:	f8dc 3000 	ldr.w	r3, [ip]
 8009026:	3001      	adds	r0, #1
 8009028:	b299      	uxth	r1, r3
 800902a:	fb02 6101 	mla	r1, r2, r1, r6
 800902e:	0c1e      	lsrs	r6, r3, #16
 8009030:	0c0b      	lsrs	r3, r1, #16
 8009032:	fb02 3306 	mla	r3, r2, r6, r3
 8009036:	b289      	uxth	r1, r1
 8009038:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800903c:	4285      	cmp	r5, r0
 800903e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009042:	f84c 1b04 	str.w	r1, [ip], #4
 8009046:	dcec      	bgt.n	8009022 <__multadd+0x12>
 8009048:	b30e      	cbz	r6, 800908e <__multadd+0x7e>
 800904a:	68a3      	ldr	r3, [r4, #8]
 800904c:	42ab      	cmp	r3, r5
 800904e:	dc19      	bgt.n	8009084 <__multadd+0x74>
 8009050:	6861      	ldr	r1, [r4, #4]
 8009052:	4638      	mov	r0, r7
 8009054:	3101      	adds	r1, #1
 8009056:	f7ff ff79 	bl	8008f4c <_Balloc>
 800905a:	4680      	mov	r8, r0
 800905c:	b928      	cbnz	r0, 800906a <__multadd+0x5a>
 800905e:	4602      	mov	r2, r0
 8009060:	21b5      	movs	r1, #181	; 0xb5
 8009062:	4b0c      	ldr	r3, [pc, #48]	; (8009094 <__multadd+0x84>)
 8009064:	480c      	ldr	r0, [pc, #48]	; (8009098 <__multadd+0x88>)
 8009066:	f000 fd4f 	bl	8009b08 <__assert_func>
 800906a:	6922      	ldr	r2, [r4, #16]
 800906c:	f104 010c 	add.w	r1, r4, #12
 8009070:	3202      	adds	r2, #2
 8009072:	0092      	lsls	r2, r2, #2
 8009074:	300c      	adds	r0, #12
 8009076:	f7ff ff5b 	bl	8008f30 <memcpy>
 800907a:	4621      	mov	r1, r4
 800907c:	4638      	mov	r0, r7
 800907e:	f7ff ffa5 	bl	8008fcc <_Bfree>
 8009082:	4644      	mov	r4, r8
 8009084:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009088:	3501      	adds	r5, #1
 800908a:	615e      	str	r6, [r3, #20]
 800908c:	6125      	str	r5, [r4, #16]
 800908e:	4620      	mov	r0, r4
 8009090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009094:	0800a7c3 	.word	0x0800a7c3
 8009098:	0800a7d4 	.word	0x0800a7d4

0800909c <__hi0bits>:
 800909c:	0c02      	lsrs	r2, r0, #16
 800909e:	0412      	lsls	r2, r2, #16
 80090a0:	4603      	mov	r3, r0
 80090a2:	b9ca      	cbnz	r2, 80090d8 <__hi0bits+0x3c>
 80090a4:	0403      	lsls	r3, r0, #16
 80090a6:	2010      	movs	r0, #16
 80090a8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80090ac:	bf04      	itt	eq
 80090ae:	021b      	lsleq	r3, r3, #8
 80090b0:	3008      	addeq	r0, #8
 80090b2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80090b6:	bf04      	itt	eq
 80090b8:	011b      	lsleq	r3, r3, #4
 80090ba:	3004      	addeq	r0, #4
 80090bc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80090c0:	bf04      	itt	eq
 80090c2:	009b      	lsleq	r3, r3, #2
 80090c4:	3002      	addeq	r0, #2
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	db05      	blt.n	80090d6 <__hi0bits+0x3a>
 80090ca:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80090ce:	f100 0001 	add.w	r0, r0, #1
 80090d2:	bf08      	it	eq
 80090d4:	2020      	moveq	r0, #32
 80090d6:	4770      	bx	lr
 80090d8:	2000      	movs	r0, #0
 80090da:	e7e5      	b.n	80090a8 <__hi0bits+0xc>

080090dc <__lo0bits>:
 80090dc:	6803      	ldr	r3, [r0, #0]
 80090de:	4602      	mov	r2, r0
 80090e0:	f013 0007 	ands.w	r0, r3, #7
 80090e4:	d00b      	beq.n	80090fe <__lo0bits+0x22>
 80090e6:	07d9      	lsls	r1, r3, #31
 80090e8:	d421      	bmi.n	800912e <__lo0bits+0x52>
 80090ea:	0798      	lsls	r0, r3, #30
 80090ec:	bf49      	itett	mi
 80090ee:	085b      	lsrmi	r3, r3, #1
 80090f0:	089b      	lsrpl	r3, r3, #2
 80090f2:	2001      	movmi	r0, #1
 80090f4:	6013      	strmi	r3, [r2, #0]
 80090f6:	bf5c      	itt	pl
 80090f8:	2002      	movpl	r0, #2
 80090fa:	6013      	strpl	r3, [r2, #0]
 80090fc:	4770      	bx	lr
 80090fe:	b299      	uxth	r1, r3
 8009100:	b909      	cbnz	r1, 8009106 <__lo0bits+0x2a>
 8009102:	2010      	movs	r0, #16
 8009104:	0c1b      	lsrs	r3, r3, #16
 8009106:	b2d9      	uxtb	r1, r3
 8009108:	b909      	cbnz	r1, 800910e <__lo0bits+0x32>
 800910a:	3008      	adds	r0, #8
 800910c:	0a1b      	lsrs	r3, r3, #8
 800910e:	0719      	lsls	r1, r3, #28
 8009110:	bf04      	itt	eq
 8009112:	091b      	lsreq	r3, r3, #4
 8009114:	3004      	addeq	r0, #4
 8009116:	0799      	lsls	r1, r3, #30
 8009118:	bf04      	itt	eq
 800911a:	089b      	lsreq	r3, r3, #2
 800911c:	3002      	addeq	r0, #2
 800911e:	07d9      	lsls	r1, r3, #31
 8009120:	d403      	bmi.n	800912a <__lo0bits+0x4e>
 8009122:	085b      	lsrs	r3, r3, #1
 8009124:	f100 0001 	add.w	r0, r0, #1
 8009128:	d003      	beq.n	8009132 <__lo0bits+0x56>
 800912a:	6013      	str	r3, [r2, #0]
 800912c:	4770      	bx	lr
 800912e:	2000      	movs	r0, #0
 8009130:	4770      	bx	lr
 8009132:	2020      	movs	r0, #32
 8009134:	4770      	bx	lr
	...

08009138 <__i2b>:
 8009138:	b510      	push	{r4, lr}
 800913a:	460c      	mov	r4, r1
 800913c:	2101      	movs	r1, #1
 800913e:	f7ff ff05 	bl	8008f4c <_Balloc>
 8009142:	4602      	mov	r2, r0
 8009144:	b928      	cbnz	r0, 8009152 <__i2b+0x1a>
 8009146:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800914a:	4b04      	ldr	r3, [pc, #16]	; (800915c <__i2b+0x24>)
 800914c:	4804      	ldr	r0, [pc, #16]	; (8009160 <__i2b+0x28>)
 800914e:	f000 fcdb 	bl	8009b08 <__assert_func>
 8009152:	2301      	movs	r3, #1
 8009154:	6144      	str	r4, [r0, #20]
 8009156:	6103      	str	r3, [r0, #16]
 8009158:	bd10      	pop	{r4, pc}
 800915a:	bf00      	nop
 800915c:	0800a7c3 	.word	0x0800a7c3
 8009160:	0800a7d4 	.word	0x0800a7d4

08009164 <__multiply>:
 8009164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009168:	4691      	mov	r9, r2
 800916a:	690a      	ldr	r2, [r1, #16]
 800916c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009170:	460c      	mov	r4, r1
 8009172:	429a      	cmp	r2, r3
 8009174:	bfbe      	ittt	lt
 8009176:	460b      	movlt	r3, r1
 8009178:	464c      	movlt	r4, r9
 800917a:	4699      	movlt	r9, r3
 800917c:	6927      	ldr	r7, [r4, #16]
 800917e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009182:	68a3      	ldr	r3, [r4, #8]
 8009184:	6861      	ldr	r1, [r4, #4]
 8009186:	eb07 060a 	add.w	r6, r7, sl
 800918a:	42b3      	cmp	r3, r6
 800918c:	b085      	sub	sp, #20
 800918e:	bfb8      	it	lt
 8009190:	3101      	addlt	r1, #1
 8009192:	f7ff fedb 	bl	8008f4c <_Balloc>
 8009196:	b930      	cbnz	r0, 80091a6 <__multiply+0x42>
 8009198:	4602      	mov	r2, r0
 800919a:	f240 115d 	movw	r1, #349	; 0x15d
 800919e:	4b43      	ldr	r3, [pc, #268]	; (80092ac <__multiply+0x148>)
 80091a0:	4843      	ldr	r0, [pc, #268]	; (80092b0 <__multiply+0x14c>)
 80091a2:	f000 fcb1 	bl	8009b08 <__assert_func>
 80091a6:	f100 0514 	add.w	r5, r0, #20
 80091aa:	462b      	mov	r3, r5
 80091ac:	2200      	movs	r2, #0
 80091ae:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80091b2:	4543      	cmp	r3, r8
 80091b4:	d321      	bcc.n	80091fa <__multiply+0x96>
 80091b6:	f104 0314 	add.w	r3, r4, #20
 80091ba:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80091be:	f109 0314 	add.w	r3, r9, #20
 80091c2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80091c6:	9202      	str	r2, [sp, #8]
 80091c8:	1b3a      	subs	r2, r7, r4
 80091ca:	3a15      	subs	r2, #21
 80091cc:	f022 0203 	bic.w	r2, r2, #3
 80091d0:	3204      	adds	r2, #4
 80091d2:	f104 0115 	add.w	r1, r4, #21
 80091d6:	428f      	cmp	r7, r1
 80091d8:	bf38      	it	cc
 80091da:	2204      	movcc	r2, #4
 80091dc:	9201      	str	r2, [sp, #4]
 80091de:	9a02      	ldr	r2, [sp, #8]
 80091e0:	9303      	str	r3, [sp, #12]
 80091e2:	429a      	cmp	r2, r3
 80091e4:	d80c      	bhi.n	8009200 <__multiply+0x9c>
 80091e6:	2e00      	cmp	r6, #0
 80091e8:	dd03      	ble.n	80091f2 <__multiply+0x8e>
 80091ea:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d059      	beq.n	80092a6 <__multiply+0x142>
 80091f2:	6106      	str	r6, [r0, #16]
 80091f4:	b005      	add	sp, #20
 80091f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091fa:	f843 2b04 	str.w	r2, [r3], #4
 80091fe:	e7d8      	b.n	80091b2 <__multiply+0x4e>
 8009200:	f8b3 a000 	ldrh.w	sl, [r3]
 8009204:	f1ba 0f00 	cmp.w	sl, #0
 8009208:	d023      	beq.n	8009252 <__multiply+0xee>
 800920a:	46a9      	mov	r9, r5
 800920c:	f04f 0c00 	mov.w	ip, #0
 8009210:	f104 0e14 	add.w	lr, r4, #20
 8009214:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009218:	f8d9 1000 	ldr.w	r1, [r9]
 800921c:	fa1f fb82 	uxth.w	fp, r2
 8009220:	b289      	uxth	r1, r1
 8009222:	fb0a 110b 	mla	r1, sl, fp, r1
 8009226:	4461      	add	r1, ip
 8009228:	f8d9 c000 	ldr.w	ip, [r9]
 800922c:	0c12      	lsrs	r2, r2, #16
 800922e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8009232:	fb0a c202 	mla	r2, sl, r2, ip
 8009236:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800923a:	b289      	uxth	r1, r1
 800923c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009240:	4577      	cmp	r7, lr
 8009242:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009246:	f849 1b04 	str.w	r1, [r9], #4
 800924a:	d8e3      	bhi.n	8009214 <__multiply+0xb0>
 800924c:	9a01      	ldr	r2, [sp, #4]
 800924e:	f845 c002 	str.w	ip, [r5, r2]
 8009252:	9a03      	ldr	r2, [sp, #12]
 8009254:	3304      	adds	r3, #4
 8009256:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800925a:	f1b9 0f00 	cmp.w	r9, #0
 800925e:	d020      	beq.n	80092a2 <__multiply+0x13e>
 8009260:	46ae      	mov	lr, r5
 8009262:	f04f 0a00 	mov.w	sl, #0
 8009266:	6829      	ldr	r1, [r5, #0]
 8009268:	f104 0c14 	add.w	ip, r4, #20
 800926c:	f8bc b000 	ldrh.w	fp, [ip]
 8009270:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009274:	b289      	uxth	r1, r1
 8009276:	fb09 220b 	mla	r2, r9, fp, r2
 800927a:	4492      	add	sl, r2
 800927c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009280:	f84e 1b04 	str.w	r1, [lr], #4
 8009284:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009288:	f8be 1000 	ldrh.w	r1, [lr]
 800928c:	0c12      	lsrs	r2, r2, #16
 800928e:	fb09 1102 	mla	r1, r9, r2, r1
 8009292:	4567      	cmp	r7, ip
 8009294:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009298:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800929c:	d8e6      	bhi.n	800926c <__multiply+0x108>
 800929e:	9a01      	ldr	r2, [sp, #4]
 80092a0:	50a9      	str	r1, [r5, r2]
 80092a2:	3504      	adds	r5, #4
 80092a4:	e79b      	b.n	80091de <__multiply+0x7a>
 80092a6:	3e01      	subs	r6, #1
 80092a8:	e79d      	b.n	80091e6 <__multiply+0x82>
 80092aa:	bf00      	nop
 80092ac:	0800a7c3 	.word	0x0800a7c3
 80092b0:	0800a7d4 	.word	0x0800a7d4

080092b4 <__pow5mult>:
 80092b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092b8:	4615      	mov	r5, r2
 80092ba:	f012 0203 	ands.w	r2, r2, #3
 80092be:	4606      	mov	r6, r0
 80092c0:	460f      	mov	r7, r1
 80092c2:	d007      	beq.n	80092d4 <__pow5mult+0x20>
 80092c4:	4c25      	ldr	r4, [pc, #148]	; (800935c <__pow5mult+0xa8>)
 80092c6:	3a01      	subs	r2, #1
 80092c8:	2300      	movs	r3, #0
 80092ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80092ce:	f7ff fe9f 	bl	8009010 <__multadd>
 80092d2:	4607      	mov	r7, r0
 80092d4:	10ad      	asrs	r5, r5, #2
 80092d6:	d03d      	beq.n	8009354 <__pow5mult+0xa0>
 80092d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80092da:	b97c      	cbnz	r4, 80092fc <__pow5mult+0x48>
 80092dc:	2010      	movs	r0, #16
 80092de:	f7ff fe11 	bl	8008f04 <malloc>
 80092e2:	4602      	mov	r2, r0
 80092e4:	6270      	str	r0, [r6, #36]	; 0x24
 80092e6:	b928      	cbnz	r0, 80092f4 <__pow5mult+0x40>
 80092e8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80092ec:	4b1c      	ldr	r3, [pc, #112]	; (8009360 <__pow5mult+0xac>)
 80092ee:	481d      	ldr	r0, [pc, #116]	; (8009364 <__pow5mult+0xb0>)
 80092f0:	f000 fc0a 	bl	8009b08 <__assert_func>
 80092f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80092f8:	6004      	str	r4, [r0, #0]
 80092fa:	60c4      	str	r4, [r0, #12]
 80092fc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009300:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009304:	b94c      	cbnz	r4, 800931a <__pow5mult+0x66>
 8009306:	f240 2171 	movw	r1, #625	; 0x271
 800930a:	4630      	mov	r0, r6
 800930c:	f7ff ff14 	bl	8009138 <__i2b>
 8009310:	2300      	movs	r3, #0
 8009312:	4604      	mov	r4, r0
 8009314:	f8c8 0008 	str.w	r0, [r8, #8]
 8009318:	6003      	str	r3, [r0, #0]
 800931a:	f04f 0900 	mov.w	r9, #0
 800931e:	07eb      	lsls	r3, r5, #31
 8009320:	d50a      	bpl.n	8009338 <__pow5mult+0x84>
 8009322:	4639      	mov	r1, r7
 8009324:	4622      	mov	r2, r4
 8009326:	4630      	mov	r0, r6
 8009328:	f7ff ff1c 	bl	8009164 <__multiply>
 800932c:	4680      	mov	r8, r0
 800932e:	4639      	mov	r1, r7
 8009330:	4630      	mov	r0, r6
 8009332:	f7ff fe4b 	bl	8008fcc <_Bfree>
 8009336:	4647      	mov	r7, r8
 8009338:	106d      	asrs	r5, r5, #1
 800933a:	d00b      	beq.n	8009354 <__pow5mult+0xa0>
 800933c:	6820      	ldr	r0, [r4, #0]
 800933e:	b938      	cbnz	r0, 8009350 <__pow5mult+0x9c>
 8009340:	4622      	mov	r2, r4
 8009342:	4621      	mov	r1, r4
 8009344:	4630      	mov	r0, r6
 8009346:	f7ff ff0d 	bl	8009164 <__multiply>
 800934a:	6020      	str	r0, [r4, #0]
 800934c:	f8c0 9000 	str.w	r9, [r0]
 8009350:	4604      	mov	r4, r0
 8009352:	e7e4      	b.n	800931e <__pow5mult+0x6a>
 8009354:	4638      	mov	r0, r7
 8009356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800935a:	bf00      	nop
 800935c:	0800a920 	.word	0x0800a920
 8009360:	0800a751 	.word	0x0800a751
 8009364:	0800a7d4 	.word	0x0800a7d4

08009368 <__lshift>:
 8009368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800936c:	460c      	mov	r4, r1
 800936e:	4607      	mov	r7, r0
 8009370:	4691      	mov	r9, r2
 8009372:	6923      	ldr	r3, [r4, #16]
 8009374:	6849      	ldr	r1, [r1, #4]
 8009376:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800937a:	68a3      	ldr	r3, [r4, #8]
 800937c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009380:	f108 0601 	add.w	r6, r8, #1
 8009384:	42b3      	cmp	r3, r6
 8009386:	db0b      	blt.n	80093a0 <__lshift+0x38>
 8009388:	4638      	mov	r0, r7
 800938a:	f7ff fddf 	bl	8008f4c <_Balloc>
 800938e:	4605      	mov	r5, r0
 8009390:	b948      	cbnz	r0, 80093a6 <__lshift+0x3e>
 8009392:	4602      	mov	r2, r0
 8009394:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009398:	4b29      	ldr	r3, [pc, #164]	; (8009440 <__lshift+0xd8>)
 800939a:	482a      	ldr	r0, [pc, #168]	; (8009444 <__lshift+0xdc>)
 800939c:	f000 fbb4 	bl	8009b08 <__assert_func>
 80093a0:	3101      	adds	r1, #1
 80093a2:	005b      	lsls	r3, r3, #1
 80093a4:	e7ee      	b.n	8009384 <__lshift+0x1c>
 80093a6:	2300      	movs	r3, #0
 80093a8:	f100 0114 	add.w	r1, r0, #20
 80093ac:	f100 0210 	add.w	r2, r0, #16
 80093b0:	4618      	mov	r0, r3
 80093b2:	4553      	cmp	r3, sl
 80093b4:	db37      	blt.n	8009426 <__lshift+0xbe>
 80093b6:	6920      	ldr	r0, [r4, #16]
 80093b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80093bc:	f104 0314 	add.w	r3, r4, #20
 80093c0:	f019 091f 	ands.w	r9, r9, #31
 80093c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80093c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80093cc:	d02f      	beq.n	800942e <__lshift+0xc6>
 80093ce:	468a      	mov	sl, r1
 80093d0:	f04f 0c00 	mov.w	ip, #0
 80093d4:	f1c9 0e20 	rsb	lr, r9, #32
 80093d8:	681a      	ldr	r2, [r3, #0]
 80093da:	fa02 f209 	lsl.w	r2, r2, r9
 80093de:	ea42 020c 	orr.w	r2, r2, ip
 80093e2:	f84a 2b04 	str.w	r2, [sl], #4
 80093e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80093ea:	4298      	cmp	r0, r3
 80093ec:	fa22 fc0e 	lsr.w	ip, r2, lr
 80093f0:	d8f2      	bhi.n	80093d8 <__lshift+0x70>
 80093f2:	1b03      	subs	r3, r0, r4
 80093f4:	3b15      	subs	r3, #21
 80093f6:	f023 0303 	bic.w	r3, r3, #3
 80093fa:	3304      	adds	r3, #4
 80093fc:	f104 0215 	add.w	r2, r4, #21
 8009400:	4290      	cmp	r0, r2
 8009402:	bf38      	it	cc
 8009404:	2304      	movcc	r3, #4
 8009406:	f841 c003 	str.w	ip, [r1, r3]
 800940a:	f1bc 0f00 	cmp.w	ip, #0
 800940e:	d001      	beq.n	8009414 <__lshift+0xac>
 8009410:	f108 0602 	add.w	r6, r8, #2
 8009414:	3e01      	subs	r6, #1
 8009416:	4638      	mov	r0, r7
 8009418:	4621      	mov	r1, r4
 800941a:	612e      	str	r6, [r5, #16]
 800941c:	f7ff fdd6 	bl	8008fcc <_Bfree>
 8009420:	4628      	mov	r0, r5
 8009422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009426:	f842 0f04 	str.w	r0, [r2, #4]!
 800942a:	3301      	adds	r3, #1
 800942c:	e7c1      	b.n	80093b2 <__lshift+0x4a>
 800942e:	3904      	subs	r1, #4
 8009430:	f853 2b04 	ldr.w	r2, [r3], #4
 8009434:	4298      	cmp	r0, r3
 8009436:	f841 2f04 	str.w	r2, [r1, #4]!
 800943a:	d8f9      	bhi.n	8009430 <__lshift+0xc8>
 800943c:	e7ea      	b.n	8009414 <__lshift+0xac>
 800943e:	bf00      	nop
 8009440:	0800a7c3 	.word	0x0800a7c3
 8009444:	0800a7d4 	.word	0x0800a7d4

08009448 <__mcmp>:
 8009448:	4603      	mov	r3, r0
 800944a:	690a      	ldr	r2, [r1, #16]
 800944c:	6900      	ldr	r0, [r0, #16]
 800944e:	b530      	push	{r4, r5, lr}
 8009450:	1a80      	subs	r0, r0, r2
 8009452:	d10d      	bne.n	8009470 <__mcmp+0x28>
 8009454:	3314      	adds	r3, #20
 8009456:	3114      	adds	r1, #20
 8009458:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800945c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009460:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009464:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009468:	4295      	cmp	r5, r2
 800946a:	d002      	beq.n	8009472 <__mcmp+0x2a>
 800946c:	d304      	bcc.n	8009478 <__mcmp+0x30>
 800946e:	2001      	movs	r0, #1
 8009470:	bd30      	pop	{r4, r5, pc}
 8009472:	42a3      	cmp	r3, r4
 8009474:	d3f4      	bcc.n	8009460 <__mcmp+0x18>
 8009476:	e7fb      	b.n	8009470 <__mcmp+0x28>
 8009478:	f04f 30ff 	mov.w	r0, #4294967295
 800947c:	e7f8      	b.n	8009470 <__mcmp+0x28>
	...

08009480 <__mdiff>:
 8009480:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009484:	460d      	mov	r5, r1
 8009486:	4607      	mov	r7, r0
 8009488:	4611      	mov	r1, r2
 800948a:	4628      	mov	r0, r5
 800948c:	4614      	mov	r4, r2
 800948e:	f7ff ffdb 	bl	8009448 <__mcmp>
 8009492:	1e06      	subs	r6, r0, #0
 8009494:	d111      	bne.n	80094ba <__mdiff+0x3a>
 8009496:	4631      	mov	r1, r6
 8009498:	4638      	mov	r0, r7
 800949a:	f7ff fd57 	bl	8008f4c <_Balloc>
 800949e:	4602      	mov	r2, r0
 80094a0:	b928      	cbnz	r0, 80094ae <__mdiff+0x2e>
 80094a2:	f240 2132 	movw	r1, #562	; 0x232
 80094a6:	4b3a      	ldr	r3, [pc, #232]	; (8009590 <__mdiff+0x110>)
 80094a8:	483a      	ldr	r0, [pc, #232]	; (8009594 <__mdiff+0x114>)
 80094aa:	f000 fb2d 	bl	8009b08 <__assert_func>
 80094ae:	2301      	movs	r3, #1
 80094b0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80094b4:	4610      	mov	r0, r2
 80094b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094ba:	bfa4      	itt	ge
 80094bc:	4623      	movge	r3, r4
 80094be:	462c      	movge	r4, r5
 80094c0:	4638      	mov	r0, r7
 80094c2:	6861      	ldr	r1, [r4, #4]
 80094c4:	bfa6      	itte	ge
 80094c6:	461d      	movge	r5, r3
 80094c8:	2600      	movge	r6, #0
 80094ca:	2601      	movlt	r6, #1
 80094cc:	f7ff fd3e 	bl	8008f4c <_Balloc>
 80094d0:	4602      	mov	r2, r0
 80094d2:	b918      	cbnz	r0, 80094dc <__mdiff+0x5c>
 80094d4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80094d8:	4b2d      	ldr	r3, [pc, #180]	; (8009590 <__mdiff+0x110>)
 80094da:	e7e5      	b.n	80094a8 <__mdiff+0x28>
 80094dc:	f102 0814 	add.w	r8, r2, #20
 80094e0:	46c2      	mov	sl, r8
 80094e2:	f04f 0c00 	mov.w	ip, #0
 80094e6:	6927      	ldr	r7, [r4, #16]
 80094e8:	60c6      	str	r6, [r0, #12]
 80094ea:	692e      	ldr	r6, [r5, #16]
 80094ec:	f104 0014 	add.w	r0, r4, #20
 80094f0:	f105 0914 	add.w	r9, r5, #20
 80094f4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80094f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80094fc:	3410      	adds	r4, #16
 80094fe:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8009502:	f859 3b04 	ldr.w	r3, [r9], #4
 8009506:	fa1f f18b 	uxth.w	r1, fp
 800950a:	448c      	add	ip, r1
 800950c:	b299      	uxth	r1, r3
 800950e:	0c1b      	lsrs	r3, r3, #16
 8009510:	ebac 0101 	sub.w	r1, ip, r1
 8009514:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009518:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800951c:	b289      	uxth	r1, r1
 800951e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009522:	454e      	cmp	r6, r9
 8009524:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009528:	f84a 3b04 	str.w	r3, [sl], #4
 800952c:	d8e7      	bhi.n	80094fe <__mdiff+0x7e>
 800952e:	1b73      	subs	r3, r6, r5
 8009530:	3b15      	subs	r3, #21
 8009532:	f023 0303 	bic.w	r3, r3, #3
 8009536:	3515      	adds	r5, #21
 8009538:	3304      	adds	r3, #4
 800953a:	42ae      	cmp	r6, r5
 800953c:	bf38      	it	cc
 800953e:	2304      	movcc	r3, #4
 8009540:	4418      	add	r0, r3
 8009542:	4443      	add	r3, r8
 8009544:	461e      	mov	r6, r3
 8009546:	4605      	mov	r5, r0
 8009548:	4575      	cmp	r5, lr
 800954a:	d30e      	bcc.n	800956a <__mdiff+0xea>
 800954c:	f10e 0103 	add.w	r1, lr, #3
 8009550:	1a09      	subs	r1, r1, r0
 8009552:	f021 0103 	bic.w	r1, r1, #3
 8009556:	3803      	subs	r0, #3
 8009558:	4586      	cmp	lr, r0
 800955a:	bf38      	it	cc
 800955c:	2100      	movcc	r1, #0
 800955e:	4419      	add	r1, r3
 8009560:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009564:	b18b      	cbz	r3, 800958a <__mdiff+0x10a>
 8009566:	6117      	str	r7, [r2, #16]
 8009568:	e7a4      	b.n	80094b4 <__mdiff+0x34>
 800956a:	f855 8b04 	ldr.w	r8, [r5], #4
 800956e:	fa1f f188 	uxth.w	r1, r8
 8009572:	4461      	add	r1, ip
 8009574:	140c      	asrs	r4, r1, #16
 8009576:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800957a:	b289      	uxth	r1, r1
 800957c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009580:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8009584:	f846 1b04 	str.w	r1, [r6], #4
 8009588:	e7de      	b.n	8009548 <__mdiff+0xc8>
 800958a:	3f01      	subs	r7, #1
 800958c:	e7e8      	b.n	8009560 <__mdiff+0xe0>
 800958e:	bf00      	nop
 8009590:	0800a7c3 	.word	0x0800a7c3
 8009594:	0800a7d4 	.word	0x0800a7d4

08009598 <__d2b>:
 8009598:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800959c:	2101      	movs	r1, #1
 800959e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80095a2:	4690      	mov	r8, r2
 80095a4:	461d      	mov	r5, r3
 80095a6:	f7ff fcd1 	bl	8008f4c <_Balloc>
 80095aa:	4604      	mov	r4, r0
 80095ac:	b930      	cbnz	r0, 80095bc <__d2b+0x24>
 80095ae:	4602      	mov	r2, r0
 80095b0:	f240 310a 	movw	r1, #778	; 0x30a
 80095b4:	4b24      	ldr	r3, [pc, #144]	; (8009648 <__d2b+0xb0>)
 80095b6:	4825      	ldr	r0, [pc, #148]	; (800964c <__d2b+0xb4>)
 80095b8:	f000 faa6 	bl	8009b08 <__assert_func>
 80095bc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80095c0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80095c4:	bb2d      	cbnz	r5, 8009612 <__d2b+0x7a>
 80095c6:	9301      	str	r3, [sp, #4]
 80095c8:	f1b8 0300 	subs.w	r3, r8, #0
 80095cc:	d026      	beq.n	800961c <__d2b+0x84>
 80095ce:	4668      	mov	r0, sp
 80095d0:	9300      	str	r3, [sp, #0]
 80095d2:	f7ff fd83 	bl	80090dc <__lo0bits>
 80095d6:	9900      	ldr	r1, [sp, #0]
 80095d8:	b1f0      	cbz	r0, 8009618 <__d2b+0x80>
 80095da:	9a01      	ldr	r2, [sp, #4]
 80095dc:	f1c0 0320 	rsb	r3, r0, #32
 80095e0:	fa02 f303 	lsl.w	r3, r2, r3
 80095e4:	430b      	orrs	r3, r1
 80095e6:	40c2      	lsrs	r2, r0
 80095e8:	6163      	str	r3, [r4, #20]
 80095ea:	9201      	str	r2, [sp, #4]
 80095ec:	9b01      	ldr	r3, [sp, #4]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	bf14      	ite	ne
 80095f2:	2102      	movne	r1, #2
 80095f4:	2101      	moveq	r1, #1
 80095f6:	61a3      	str	r3, [r4, #24]
 80095f8:	6121      	str	r1, [r4, #16]
 80095fa:	b1c5      	cbz	r5, 800962e <__d2b+0x96>
 80095fc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009600:	4405      	add	r5, r0
 8009602:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009606:	603d      	str	r5, [r7, #0]
 8009608:	6030      	str	r0, [r6, #0]
 800960a:	4620      	mov	r0, r4
 800960c:	b002      	add	sp, #8
 800960e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009612:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009616:	e7d6      	b.n	80095c6 <__d2b+0x2e>
 8009618:	6161      	str	r1, [r4, #20]
 800961a:	e7e7      	b.n	80095ec <__d2b+0x54>
 800961c:	a801      	add	r0, sp, #4
 800961e:	f7ff fd5d 	bl	80090dc <__lo0bits>
 8009622:	2101      	movs	r1, #1
 8009624:	9b01      	ldr	r3, [sp, #4]
 8009626:	6121      	str	r1, [r4, #16]
 8009628:	6163      	str	r3, [r4, #20]
 800962a:	3020      	adds	r0, #32
 800962c:	e7e5      	b.n	80095fa <__d2b+0x62>
 800962e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8009632:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009636:	6038      	str	r0, [r7, #0]
 8009638:	6918      	ldr	r0, [r3, #16]
 800963a:	f7ff fd2f 	bl	800909c <__hi0bits>
 800963e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8009642:	6031      	str	r1, [r6, #0]
 8009644:	e7e1      	b.n	800960a <__d2b+0x72>
 8009646:	bf00      	nop
 8009648:	0800a7c3 	.word	0x0800a7c3
 800964c:	0800a7d4 	.word	0x0800a7d4

08009650 <_calloc_r>:
 8009650:	b570      	push	{r4, r5, r6, lr}
 8009652:	fba1 5402 	umull	r5, r4, r1, r2
 8009656:	b934      	cbnz	r4, 8009666 <_calloc_r+0x16>
 8009658:	4629      	mov	r1, r5
 800965a:	f000 f875 	bl	8009748 <_malloc_r>
 800965e:	4606      	mov	r6, r0
 8009660:	b928      	cbnz	r0, 800966e <_calloc_r+0x1e>
 8009662:	4630      	mov	r0, r6
 8009664:	bd70      	pop	{r4, r5, r6, pc}
 8009666:	220c      	movs	r2, #12
 8009668:	2600      	movs	r6, #0
 800966a:	6002      	str	r2, [r0, #0]
 800966c:	e7f9      	b.n	8009662 <_calloc_r+0x12>
 800966e:	462a      	mov	r2, r5
 8009670:	4621      	mov	r1, r4
 8009672:	f7fe f93f 	bl	80078f4 <memset>
 8009676:	e7f4      	b.n	8009662 <_calloc_r+0x12>

08009678 <_free_r>:
 8009678:	b538      	push	{r3, r4, r5, lr}
 800967a:	4605      	mov	r5, r0
 800967c:	2900      	cmp	r1, #0
 800967e:	d040      	beq.n	8009702 <_free_r+0x8a>
 8009680:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009684:	1f0c      	subs	r4, r1, #4
 8009686:	2b00      	cmp	r3, #0
 8009688:	bfb8      	it	lt
 800968a:	18e4      	addlt	r4, r4, r3
 800968c:	f000 fa98 	bl	8009bc0 <__malloc_lock>
 8009690:	4a1c      	ldr	r2, [pc, #112]	; (8009704 <_free_r+0x8c>)
 8009692:	6813      	ldr	r3, [r2, #0]
 8009694:	b933      	cbnz	r3, 80096a4 <_free_r+0x2c>
 8009696:	6063      	str	r3, [r4, #4]
 8009698:	6014      	str	r4, [r2, #0]
 800969a:	4628      	mov	r0, r5
 800969c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096a0:	f000 ba94 	b.w	8009bcc <__malloc_unlock>
 80096a4:	42a3      	cmp	r3, r4
 80096a6:	d908      	bls.n	80096ba <_free_r+0x42>
 80096a8:	6820      	ldr	r0, [r4, #0]
 80096aa:	1821      	adds	r1, r4, r0
 80096ac:	428b      	cmp	r3, r1
 80096ae:	bf01      	itttt	eq
 80096b0:	6819      	ldreq	r1, [r3, #0]
 80096b2:	685b      	ldreq	r3, [r3, #4]
 80096b4:	1809      	addeq	r1, r1, r0
 80096b6:	6021      	streq	r1, [r4, #0]
 80096b8:	e7ed      	b.n	8009696 <_free_r+0x1e>
 80096ba:	461a      	mov	r2, r3
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	b10b      	cbz	r3, 80096c4 <_free_r+0x4c>
 80096c0:	42a3      	cmp	r3, r4
 80096c2:	d9fa      	bls.n	80096ba <_free_r+0x42>
 80096c4:	6811      	ldr	r1, [r2, #0]
 80096c6:	1850      	adds	r0, r2, r1
 80096c8:	42a0      	cmp	r0, r4
 80096ca:	d10b      	bne.n	80096e4 <_free_r+0x6c>
 80096cc:	6820      	ldr	r0, [r4, #0]
 80096ce:	4401      	add	r1, r0
 80096d0:	1850      	adds	r0, r2, r1
 80096d2:	4283      	cmp	r3, r0
 80096d4:	6011      	str	r1, [r2, #0]
 80096d6:	d1e0      	bne.n	800969a <_free_r+0x22>
 80096d8:	6818      	ldr	r0, [r3, #0]
 80096da:	685b      	ldr	r3, [r3, #4]
 80096dc:	4401      	add	r1, r0
 80096de:	6011      	str	r1, [r2, #0]
 80096e0:	6053      	str	r3, [r2, #4]
 80096e2:	e7da      	b.n	800969a <_free_r+0x22>
 80096e4:	d902      	bls.n	80096ec <_free_r+0x74>
 80096e6:	230c      	movs	r3, #12
 80096e8:	602b      	str	r3, [r5, #0]
 80096ea:	e7d6      	b.n	800969a <_free_r+0x22>
 80096ec:	6820      	ldr	r0, [r4, #0]
 80096ee:	1821      	adds	r1, r4, r0
 80096f0:	428b      	cmp	r3, r1
 80096f2:	bf01      	itttt	eq
 80096f4:	6819      	ldreq	r1, [r3, #0]
 80096f6:	685b      	ldreq	r3, [r3, #4]
 80096f8:	1809      	addeq	r1, r1, r0
 80096fa:	6021      	streq	r1, [r4, #0]
 80096fc:	6063      	str	r3, [r4, #4]
 80096fe:	6054      	str	r4, [r2, #4]
 8009700:	e7cb      	b.n	800969a <_free_r+0x22>
 8009702:	bd38      	pop	{r3, r4, r5, pc}
 8009704:	2000055c 	.word	0x2000055c

08009708 <sbrk_aligned>:
 8009708:	b570      	push	{r4, r5, r6, lr}
 800970a:	4e0e      	ldr	r6, [pc, #56]	; (8009744 <sbrk_aligned+0x3c>)
 800970c:	460c      	mov	r4, r1
 800970e:	6831      	ldr	r1, [r6, #0]
 8009710:	4605      	mov	r5, r0
 8009712:	b911      	cbnz	r1, 800971a <sbrk_aligned+0x12>
 8009714:	f000 f9e8 	bl	8009ae8 <_sbrk_r>
 8009718:	6030      	str	r0, [r6, #0]
 800971a:	4621      	mov	r1, r4
 800971c:	4628      	mov	r0, r5
 800971e:	f000 f9e3 	bl	8009ae8 <_sbrk_r>
 8009722:	1c43      	adds	r3, r0, #1
 8009724:	d00a      	beq.n	800973c <sbrk_aligned+0x34>
 8009726:	1cc4      	adds	r4, r0, #3
 8009728:	f024 0403 	bic.w	r4, r4, #3
 800972c:	42a0      	cmp	r0, r4
 800972e:	d007      	beq.n	8009740 <sbrk_aligned+0x38>
 8009730:	1a21      	subs	r1, r4, r0
 8009732:	4628      	mov	r0, r5
 8009734:	f000 f9d8 	bl	8009ae8 <_sbrk_r>
 8009738:	3001      	adds	r0, #1
 800973a:	d101      	bne.n	8009740 <sbrk_aligned+0x38>
 800973c:	f04f 34ff 	mov.w	r4, #4294967295
 8009740:	4620      	mov	r0, r4
 8009742:	bd70      	pop	{r4, r5, r6, pc}
 8009744:	20000560 	.word	0x20000560

08009748 <_malloc_r>:
 8009748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800974c:	1ccd      	adds	r5, r1, #3
 800974e:	f025 0503 	bic.w	r5, r5, #3
 8009752:	3508      	adds	r5, #8
 8009754:	2d0c      	cmp	r5, #12
 8009756:	bf38      	it	cc
 8009758:	250c      	movcc	r5, #12
 800975a:	2d00      	cmp	r5, #0
 800975c:	4607      	mov	r7, r0
 800975e:	db01      	blt.n	8009764 <_malloc_r+0x1c>
 8009760:	42a9      	cmp	r1, r5
 8009762:	d905      	bls.n	8009770 <_malloc_r+0x28>
 8009764:	230c      	movs	r3, #12
 8009766:	2600      	movs	r6, #0
 8009768:	603b      	str	r3, [r7, #0]
 800976a:	4630      	mov	r0, r6
 800976c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009770:	4e2e      	ldr	r6, [pc, #184]	; (800982c <_malloc_r+0xe4>)
 8009772:	f000 fa25 	bl	8009bc0 <__malloc_lock>
 8009776:	6833      	ldr	r3, [r6, #0]
 8009778:	461c      	mov	r4, r3
 800977a:	bb34      	cbnz	r4, 80097ca <_malloc_r+0x82>
 800977c:	4629      	mov	r1, r5
 800977e:	4638      	mov	r0, r7
 8009780:	f7ff ffc2 	bl	8009708 <sbrk_aligned>
 8009784:	1c43      	adds	r3, r0, #1
 8009786:	4604      	mov	r4, r0
 8009788:	d14d      	bne.n	8009826 <_malloc_r+0xde>
 800978a:	6834      	ldr	r4, [r6, #0]
 800978c:	4626      	mov	r6, r4
 800978e:	2e00      	cmp	r6, #0
 8009790:	d140      	bne.n	8009814 <_malloc_r+0xcc>
 8009792:	6823      	ldr	r3, [r4, #0]
 8009794:	4631      	mov	r1, r6
 8009796:	4638      	mov	r0, r7
 8009798:	eb04 0803 	add.w	r8, r4, r3
 800979c:	f000 f9a4 	bl	8009ae8 <_sbrk_r>
 80097a0:	4580      	cmp	r8, r0
 80097a2:	d13a      	bne.n	800981a <_malloc_r+0xd2>
 80097a4:	6821      	ldr	r1, [r4, #0]
 80097a6:	3503      	adds	r5, #3
 80097a8:	1a6d      	subs	r5, r5, r1
 80097aa:	f025 0503 	bic.w	r5, r5, #3
 80097ae:	3508      	adds	r5, #8
 80097b0:	2d0c      	cmp	r5, #12
 80097b2:	bf38      	it	cc
 80097b4:	250c      	movcc	r5, #12
 80097b6:	4638      	mov	r0, r7
 80097b8:	4629      	mov	r1, r5
 80097ba:	f7ff ffa5 	bl	8009708 <sbrk_aligned>
 80097be:	3001      	adds	r0, #1
 80097c0:	d02b      	beq.n	800981a <_malloc_r+0xd2>
 80097c2:	6823      	ldr	r3, [r4, #0]
 80097c4:	442b      	add	r3, r5
 80097c6:	6023      	str	r3, [r4, #0]
 80097c8:	e00e      	b.n	80097e8 <_malloc_r+0xa0>
 80097ca:	6822      	ldr	r2, [r4, #0]
 80097cc:	1b52      	subs	r2, r2, r5
 80097ce:	d41e      	bmi.n	800980e <_malloc_r+0xc6>
 80097d0:	2a0b      	cmp	r2, #11
 80097d2:	d916      	bls.n	8009802 <_malloc_r+0xba>
 80097d4:	1961      	adds	r1, r4, r5
 80097d6:	42a3      	cmp	r3, r4
 80097d8:	6025      	str	r5, [r4, #0]
 80097da:	bf18      	it	ne
 80097dc:	6059      	strne	r1, [r3, #4]
 80097de:	6863      	ldr	r3, [r4, #4]
 80097e0:	bf08      	it	eq
 80097e2:	6031      	streq	r1, [r6, #0]
 80097e4:	5162      	str	r2, [r4, r5]
 80097e6:	604b      	str	r3, [r1, #4]
 80097e8:	4638      	mov	r0, r7
 80097ea:	f104 060b 	add.w	r6, r4, #11
 80097ee:	f000 f9ed 	bl	8009bcc <__malloc_unlock>
 80097f2:	f026 0607 	bic.w	r6, r6, #7
 80097f6:	1d23      	adds	r3, r4, #4
 80097f8:	1af2      	subs	r2, r6, r3
 80097fa:	d0b6      	beq.n	800976a <_malloc_r+0x22>
 80097fc:	1b9b      	subs	r3, r3, r6
 80097fe:	50a3      	str	r3, [r4, r2]
 8009800:	e7b3      	b.n	800976a <_malloc_r+0x22>
 8009802:	6862      	ldr	r2, [r4, #4]
 8009804:	42a3      	cmp	r3, r4
 8009806:	bf0c      	ite	eq
 8009808:	6032      	streq	r2, [r6, #0]
 800980a:	605a      	strne	r2, [r3, #4]
 800980c:	e7ec      	b.n	80097e8 <_malloc_r+0xa0>
 800980e:	4623      	mov	r3, r4
 8009810:	6864      	ldr	r4, [r4, #4]
 8009812:	e7b2      	b.n	800977a <_malloc_r+0x32>
 8009814:	4634      	mov	r4, r6
 8009816:	6876      	ldr	r6, [r6, #4]
 8009818:	e7b9      	b.n	800978e <_malloc_r+0x46>
 800981a:	230c      	movs	r3, #12
 800981c:	4638      	mov	r0, r7
 800981e:	603b      	str	r3, [r7, #0]
 8009820:	f000 f9d4 	bl	8009bcc <__malloc_unlock>
 8009824:	e7a1      	b.n	800976a <_malloc_r+0x22>
 8009826:	6025      	str	r5, [r4, #0]
 8009828:	e7de      	b.n	80097e8 <_malloc_r+0xa0>
 800982a:	bf00      	nop
 800982c:	2000055c 	.word	0x2000055c

08009830 <__ssputs_r>:
 8009830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009834:	688e      	ldr	r6, [r1, #8]
 8009836:	4682      	mov	sl, r0
 8009838:	429e      	cmp	r6, r3
 800983a:	460c      	mov	r4, r1
 800983c:	4690      	mov	r8, r2
 800983e:	461f      	mov	r7, r3
 8009840:	d838      	bhi.n	80098b4 <__ssputs_r+0x84>
 8009842:	898a      	ldrh	r2, [r1, #12]
 8009844:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009848:	d032      	beq.n	80098b0 <__ssputs_r+0x80>
 800984a:	6825      	ldr	r5, [r4, #0]
 800984c:	6909      	ldr	r1, [r1, #16]
 800984e:	3301      	adds	r3, #1
 8009850:	eba5 0901 	sub.w	r9, r5, r1
 8009854:	6965      	ldr	r5, [r4, #20]
 8009856:	444b      	add	r3, r9
 8009858:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800985c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009860:	106d      	asrs	r5, r5, #1
 8009862:	429d      	cmp	r5, r3
 8009864:	bf38      	it	cc
 8009866:	461d      	movcc	r5, r3
 8009868:	0553      	lsls	r3, r2, #21
 800986a:	d531      	bpl.n	80098d0 <__ssputs_r+0xa0>
 800986c:	4629      	mov	r1, r5
 800986e:	f7ff ff6b 	bl	8009748 <_malloc_r>
 8009872:	4606      	mov	r6, r0
 8009874:	b950      	cbnz	r0, 800988c <__ssputs_r+0x5c>
 8009876:	230c      	movs	r3, #12
 8009878:	f04f 30ff 	mov.w	r0, #4294967295
 800987c:	f8ca 3000 	str.w	r3, [sl]
 8009880:	89a3      	ldrh	r3, [r4, #12]
 8009882:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009886:	81a3      	strh	r3, [r4, #12]
 8009888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800988c:	464a      	mov	r2, r9
 800988e:	6921      	ldr	r1, [r4, #16]
 8009890:	f7ff fb4e 	bl	8008f30 <memcpy>
 8009894:	89a3      	ldrh	r3, [r4, #12]
 8009896:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800989a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800989e:	81a3      	strh	r3, [r4, #12]
 80098a0:	6126      	str	r6, [r4, #16]
 80098a2:	444e      	add	r6, r9
 80098a4:	6026      	str	r6, [r4, #0]
 80098a6:	463e      	mov	r6, r7
 80098a8:	6165      	str	r5, [r4, #20]
 80098aa:	eba5 0509 	sub.w	r5, r5, r9
 80098ae:	60a5      	str	r5, [r4, #8]
 80098b0:	42be      	cmp	r6, r7
 80098b2:	d900      	bls.n	80098b6 <__ssputs_r+0x86>
 80098b4:	463e      	mov	r6, r7
 80098b6:	4632      	mov	r2, r6
 80098b8:	4641      	mov	r1, r8
 80098ba:	6820      	ldr	r0, [r4, #0]
 80098bc:	f000 f966 	bl	8009b8c <memmove>
 80098c0:	68a3      	ldr	r3, [r4, #8]
 80098c2:	2000      	movs	r0, #0
 80098c4:	1b9b      	subs	r3, r3, r6
 80098c6:	60a3      	str	r3, [r4, #8]
 80098c8:	6823      	ldr	r3, [r4, #0]
 80098ca:	4433      	add	r3, r6
 80098cc:	6023      	str	r3, [r4, #0]
 80098ce:	e7db      	b.n	8009888 <__ssputs_r+0x58>
 80098d0:	462a      	mov	r2, r5
 80098d2:	f000 f981 	bl	8009bd8 <_realloc_r>
 80098d6:	4606      	mov	r6, r0
 80098d8:	2800      	cmp	r0, #0
 80098da:	d1e1      	bne.n	80098a0 <__ssputs_r+0x70>
 80098dc:	4650      	mov	r0, sl
 80098de:	6921      	ldr	r1, [r4, #16]
 80098e0:	f7ff feca 	bl	8009678 <_free_r>
 80098e4:	e7c7      	b.n	8009876 <__ssputs_r+0x46>
	...

080098e8 <_svfiprintf_r>:
 80098e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098ec:	4698      	mov	r8, r3
 80098ee:	898b      	ldrh	r3, [r1, #12]
 80098f0:	4607      	mov	r7, r0
 80098f2:	061b      	lsls	r3, r3, #24
 80098f4:	460d      	mov	r5, r1
 80098f6:	4614      	mov	r4, r2
 80098f8:	b09d      	sub	sp, #116	; 0x74
 80098fa:	d50e      	bpl.n	800991a <_svfiprintf_r+0x32>
 80098fc:	690b      	ldr	r3, [r1, #16]
 80098fe:	b963      	cbnz	r3, 800991a <_svfiprintf_r+0x32>
 8009900:	2140      	movs	r1, #64	; 0x40
 8009902:	f7ff ff21 	bl	8009748 <_malloc_r>
 8009906:	6028      	str	r0, [r5, #0]
 8009908:	6128      	str	r0, [r5, #16]
 800990a:	b920      	cbnz	r0, 8009916 <_svfiprintf_r+0x2e>
 800990c:	230c      	movs	r3, #12
 800990e:	603b      	str	r3, [r7, #0]
 8009910:	f04f 30ff 	mov.w	r0, #4294967295
 8009914:	e0d1      	b.n	8009aba <_svfiprintf_r+0x1d2>
 8009916:	2340      	movs	r3, #64	; 0x40
 8009918:	616b      	str	r3, [r5, #20]
 800991a:	2300      	movs	r3, #0
 800991c:	9309      	str	r3, [sp, #36]	; 0x24
 800991e:	2320      	movs	r3, #32
 8009920:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009924:	2330      	movs	r3, #48	; 0x30
 8009926:	f04f 0901 	mov.w	r9, #1
 800992a:	f8cd 800c 	str.w	r8, [sp, #12]
 800992e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009ad4 <_svfiprintf_r+0x1ec>
 8009932:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009936:	4623      	mov	r3, r4
 8009938:	469a      	mov	sl, r3
 800993a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800993e:	b10a      	cbz	r2, 8009944 <_svfiprintf_r+0x5c>
 8009940:	2a25      	cmp	r2, #37	; 0x25
 8009942:	d1f9      	bne.n	8009938 <_svfiprintf_r+0x50>
 8009944:	ebba 0b04 	subs.w	fp, sl, r4
 8009948:	d00b      	beq.n	8009962 <_svfiprintf_r+0x7a>
 800994a:	465b      	mov	r3, fp
 800994c:	4622      	mov	r2, r4
 800994e:	4629      	mov	r1, r5
 8009950:	4638      	mov	r0, r7
 8009952:	f7ff ff6d 	bl	8009830 <__ssputs_r>
 8009956:	3001      	adds	r0, #1
 8009958:	f000 80aa 	beq.w	8009ab0 <_svfiprintf_r+0x1c8>
 800995c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800995e:	445a      	add	r2, fp
 8009960:	9209      	str	r2, [sp, #36]	; 0x24
 8009962:	f89a 3000 	ldrb.w	r3, [sl]
 8009966:	2b00      	cmp	r3, #0
 8009968:	f000 80a2 	beq.w	8009ab0 <_svfiprintf_r+0x1c8>
 800996c:	2300      	movs	r3, #0
 800996e:	f04f 32ff 	mov.w	r2, #4294967295
 8009972:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009976:	f10a 0a01 	add.w	sl, sl, #1
 800997a:	9304      	str	r3, [sp, #16]
 800997c:	9307      	str	r3, [sp, #28]
 800997e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009982:	931a      	str	r3, [sp, #104]	; 0x68
 8009984:	4654      	mov	r4, sl
 8009986:	2205      	movs	r2, #5
 8009988:	f814 1b01 	ldrb.w	r1, [r4], #1
 800998c:	4851      	ldr	r0, [pc, #324]	; (8009ad4 <_svfiprintf_r+0x1ec>)
 800998e:	f7ff fac1 	bl	8008f14 <memchr>
 8009992:	9a04      	ldr	r2, [sp, #16]
 8009994:	b9d8      	cbnz	r0, 80099ce <_svfiprintf_r+0xe6>
 8009996:	06d0      	lsls	r0, r2, #27
 8009998:	bf44      	itt	mi
 800999a:	2320      	movmi	r3, #32
 800999c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80099a0:	0711      	lsls	r1, r2, #28
 80099a2:	bf44      	itt	mi
 80099a4:	232b      	movmi	r3, #43	; 0x2b
 80099a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80099aa:	f89a 3000 	ldrb.w	r3, [sl]
 80099ae:	2b2a      	cmp	r3, #42	; 0x2a
 80099b0:	d015      	beq.n	80099de <_svfiprintf_r+0xf6>
 80099b2:	4654      	mov	r4, sl
 80099b4:	2000      	movs	r0, #0
 80099b6:	f04f 0c0a 	mov.w	ip, #10
 80099ba:	9a07      	ldr	r2, [sp, #28]
 80099bc:	4621      	mov	r1, r4
 80099be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099c2:	3b30      	subs	r3, #48	; 0x30
 80099c4:	2b09      	cmp	r3, #9
 80099c6:	d94e      	bls.n	8009a66 <_svfiprintf_r+0x17e>
 80099c8:	b1b0      	cbz	r0, 80099f8 <_svfiprintf_r+0x110>
 80099ca:	9207      	str	r2, [sp, #28]
 80099cc:	e014      	b.n	80099f8 <_svfiprintf_r+0x110>
 80099ce:	eba0 0308 	sub.w	r3, r0, r8
 80099d2:	fa09 f303 	lsl.w	r3, r9, r3
 80099d6:	4313      	orrs	r3, r2
 80099d8:	46a2      	mov	sl, r4
 80099da:	9304      	str	r3, [sp, #16]
 80099dc:	e7d2      	b.n	8009984 <_svfiprintf_r+0x9c>
 80099de:	9b03      	ldr	r3, [sp, #12]
 80099e0:	1d19      	adds	r1, r3, #4
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	9103      	str	r1, [sp, #12]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	bfbb      	ittet	lt
 80099ea:	425b      	neglt	r3, r3
 80099ec:	f042 0202 	orrlt.w	r2, r2, #2
 80099f0:	9307      	strge	r3, [sp, #28]
 80099f2:	9307      	strlt	r3, [sp, #28]
 80099f4:	bfb8      	it	lt
 80099f6:	9204      	strlt	r2, [sp, #16]
 80099f8:	7823      	ldrb	r3, [r4, #0]
 80099fa:	2b2e      	cmp	r3, #46	; 0x2e
 80099fc:	d10c      	bne.n	8009a18 <_svfiprintf_r+0x130>
 80099fe:	7863      	ldrb	r3, [r4, #1]
 8009a00:	2b2a      	cmp	r3, #42	; 0x2a
 8009a02:	d135      	bne.n	8009a70 <_svfiprintf_r+0x188>
 8009a04:	9b03      	ldr	r3, [sp, #12]
 8009a06:	3402      	adds	r4, #2
 8009a08:	1d1a      	adds	r2, r3, #4
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	9203      	str	r2, [sp, #12]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	bfb8      	it	lt
 8009a12:	f04f 33ff 	movlt.w	r3, #4294967295
 8009a16:	9305      	str	r3, [sp, #20]
 8009a18:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8009ad8 <_svfiprintf_r+0x1f0>
 8009a1c:	2203      	movs	r2, #3
 8009a1e:	4650      	mov	r0, sl
 8009a20:	7821      	ldrb	r1, [r4, #0]
 8009a22:	f7ff fa77 	bl	8008f14 <memchr>
 8009a26:	b140      	cbz	r0, 8009a3a <_svfiprintf_r+0x152>
 8009a28:	2340      	movs	r3, #64	; 0x40
 8009a2a:	eba0 000a 	sub.w	r0, r0, sl
 8009a2e:	fa03 f000 	lsl.w	r0, r3, r0
 8009a32:	9b04      	ldr	r3, [sp, #16]
 8009a34:	3401      	adds	r4, #1
 8009a36:	4303      	orrs	r3, r0
 8009a38:	9304      	str	r3, [sp, #16]
 8009a3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a3e:	2206      	movs	r2, #6
 8009a40:	4826      	ldr	r0, [pc, #152]	; (8009adc <_svfiprintf_r+0x1f4>)
 8009a42:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a46:	f7ff fa65 	bl	8008f14 <memchr>
 8009a4a:	2800      	cmp	r0, #0
 8009a4c:	d038      	beq.n	8009ac0 <_svfiprintf_r+0x1d8>
 8009a4e:	4b24      	ldr	r3, [pc, #144]	; (8009ae0 <_svfiprintf_r+0x1f8>)
 8009a50:	bb1b      	cbnz	r3, 8009a9a <_svfiprintf_r+0x1b2>
 8009a52:	9b03      	ldr	r3, [sp, #12]
 8009a54:	3307      	adds	r3, #7
 8009a56:	f023 0307 	bic.w	r3, r3, #7
 8009a5a:	3308      	adds	r3, #8
 8009a5c:	9303      	str	r3, [sp, #12]
 8009a5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a60:	4433      	add	r3, r6
 8009a62:	9309      	str	r3, [sp, #36]	; 0x24
 8009a64:	e767      	b.n	8009936 <_svfiprintf_r+0x4e>
 8009a66:	460c      	mov	r4, r1
 8009a68:	2001      	movs	r0, #1
 8009a6a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a6e:	e7a5      	b.n	80099bc <_svfiprintf_r+0xd4>
 8009a70:	2300      	movs	r3, #0
 8009a72:	f04f 0c0a 	mov.w	ip, #10
 8009a76:	4619      	mov	r1, r3
 8009a78:	3401      	adds	r4, #1
 8009a7a:	9305      	str	r3, [sp, #20]
 8009a7c:	4620      	mov	r0, r4
 8009a7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a82:	3a30      	subs	r2, #48	; 0x30
 8009a84:	2a09      	cmp	r2, #9
 8009a86:	d903      	bls.n	8009a90 <_svfiprintf_r+0x1a8>
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d0c5      	beq.n	8009a18 <_svfiprintf_r+0x130>
 8009a8c:	9105      	str	r1, [sp, #20]
 8009a8e:	e7c3      	b.n	8009a18 <_svfiprintf_r+0x130>
 8009a90:	4604      	mov	r4, r0
 8009a92:	2301      	movs	r3, #1
 8009a94:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a98:	e7f0      	b.n	8009a7c <_svfiprintf_r+0x194>
 8009a9a:	ab03      	add	r3, sp, #12
 8009a9c:	9300      	str	r3, [sp, #0]
 8009a9e:	462a      	mov	r2, r5
 8009aa0:	4638      	mov	r0, r7
 8009aa2:	4b10      	ldr	r3, [pc, #64]	; (8009ae4 <_svfiprintf_r+0x1fc>)
 8009aa4:	a904      	add	r1, sp, #16
 8009aa6:	f7fd ffcb 	bl	8007a40 <_printf_float>
 8009aaa:	1c42      	adds	r2, r0, #1
 8009aac:	4606      	mov	r6, r0
 8009aae:	d1d6      	bne.n	8009a5e <_svfiprintf_r+0x176>
 8009ab0:	89ab      	ldrh	r3, [r5, #12]
 8009ab2:	065b      	lsls	r3, r3, #25
 8009ab4:	f53f af2c 	bmi.w	8009910 <_svfiprintf_r+0x28>
 8009ab8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009aba:	b01d      	add	sp, #116	; 0x74
 8009abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ac0:	ab03      	add	r3, sp, #12
 8009ac2:	9300      	str	r3, [sp, #0]
 8009ac4:	462a      	mov	r2, r5
 8009ac6:	4638      	mov	r0, r7
 8009ac8:	4b06      	ldr	r3, [pc, #24]	; (8009ae4 <_svfiprintf_r+0x1fc>)
 8009aca:	a904      	add	r1, sp, #16
 8009acc:	f7fe fa54 	bl	8007f78 <_printf_i>
 8009ad0:	e7eb      	b.n	8009aaa <_svfiprintf_r+0x1c2>
 8009ad2:	bf00      	nop
 8009ad4:	0800a92c 	.word	0x0800a92c
 8009ad8:	0800a932 	.word	0x0800a932
 8009adc:	0800a936 	.word	0x0800a936
 8009ae0:	08007a41 	.word	0x08007a41
 8009ae4:	08009831 	.word	0x08009831

08009ae8 <_sbrk_r>:
 8009ae8:	b538      	push	{r3, r4, r5, lr}
 8009aea:	2300      	movs	r3, #0
 8009aec:	4d05      	ldr	r5, [pc, #20]	; (8009b04 <_sbrk_r+0x1c>)
 8009aee:	4604      	mov	r4, r0
 8009af0:	4608      	mov	r0, r1
 8009af2:	602b      	str	r3, [r5, #0]
 8009af4:	f7f8 f888 	bl	8001c08 <_sbrk>
 8009af8:	1c43      	adds	r3, r0, #1
 8009afa:	d102      	bne.n	8009b02 <_sbrk_r+0x1a>
 8009afc:	682b      	ldr	r3, [r5, #0]
 8009afe:	b103      	cbz	r3, 8009b02 <_sbrk_r+0x1a>
 8009b00:	6023      	str	r3, [r4, #0]
 8009b02:	bd38      	pop	{r3, r4, r5, pc}
 8009b04:	20000564 	.word	0x20000564

08009b08 <__assert_func>:
 8009b08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b0a:	4614      	mov	r4, r2
 8009b0c:	461a      	mov	r2, r3
 8009b0e:	4b09      	ldr	r3, [pc, #36]	; (8009b34 <__assert_func+0x2c>)
 8009b10:	4605      	mov	r5, r0
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	68d8      	ldr	r0, [r3, #12]
 8009b16:	b14c      	cbz	r4, 8009b2c <__assert_func+0x24>
 8009b18:	4b07      	ldr	r3, [pc, #28]	; (8009b38 <__assert_func+0x30>)
 8009b1a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b1e:	9100      	str	r1, [sp, #0]
 8009b20:	462b      	mov	r3, r5
 8009b22:	4906      	ldr	r1, [pc, #24]	; (8009b3c <__assert_func+0x34>)
 8009b24:	f000 f80e 	bl	8009b44 <fiprintf>
 8009b28:	f000 faaa 	bl	800a080 <abort>
 8009b2c:	4b04      	ldr	r3, [pc, #16]	; (8009b40 <__assert_func+0x38>)
 8009b2e:	461c      	mov	r4, r3
 8009b30:	e7f3      	b.n	8009b1a <__assert_func+0x12>
 8009b32:	bf00      	nop
 8009b34:	20000028 	.word	0x20000028
 8009b38:	0800a93d 	.word	0x0800a93d
 8009b3c:	0800a94a 	.word	0x0800a94a
 8009b40:	0800a978 	.word	0x0800a978

08009b44 <fiprintf>:
 8009b44:	b40e      	push	{r1, r2, r3}
 8009b46:	b503      	push	{r0, r1, lr}
 8009b48:	4601      	mov	r1, r0
 8009b4a:	ab03      	add	r3, sp, #12
 8009b4c:	4805      	ldr	r0, [pc, #20]	; (8009b64 <fiprintf+0x20>)
 8009b4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b52:	6800      	ldr	r0, [r0, #0]
 8009b54:	9301      	str	r3, [sp, #4]
 8009b56:	f000 f895 	bl	8009c84 <_vfiprintf_r>
 8009b5a:	b002      	add	sp, #8
 8009b5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b60:	b003      	add	sp, #12
 8009b62:	4770      	bx	lr
 8009b64:	20000028 	.word	0x20000028

08009b68 <__ascii_mbtowc>:
 8009b68:	b082      	sub	sp, #8
 8009b6a:	b901      	cbnz	r1, 8009b6e <__ascii_mbtowc+0x6>
 8009b6c:	a901      	add	r1, sp, #4
 8009b6e:	b142      	cbz	r2, 8009b82 <__ascii_mbtowc+0x1a>
 8009b70:	b14b      	cbz	r3, 8009b86 <__ascii_mbtowc+0x1e>
 8009b72:	7813      	ldrb	r3, [r2, #0]
 8009b74:	600b      	str	r3, [r1, #0]
 8009b76:	7812      	ldrb	r2, [r2, #0]
 8009b78:	1e10      	subs	r0, r2, #0
 8009b7a:	bf18      	it	ne
 8009b7c:	2001      	movne	r0, #1
 8009b7e:	b002      	add	sp, #8
 8009b80:	4770      	bx	lr
 8009b82:	4610      	mov	r0, r2
 8009b84:	e7fb      	b.n	8009b7e <__ascii_mbtowc+0x16>
 8009b86:	f06f 0001 	mvn.w	r0, #1
 8009b8a:	e7f8      	b.n	8009b7e <__ascii_mbtowc+0x16>

08009b8c <memmove>:
 8009b8c:	4288      	cmp	r0, r1
 8009b8e:	b510      	push	{r4, lr}
 8009b90:	eb01 0402 	add.w	r4, r1, r2
 8009b94:	d902      	bls.n	8009b9c <memmove+0x10>
 8009b96:	4284      	cmp	r4, r0
 8009b98:	4623      	mov	r3, r4
 8009b9a:	d807      	bhi.n	8009bac <memmove+0x20>
 8009b9c:	1e43      	subs	r3, r0, #1
 8009b9e:	42a1      	cmp	r1, r4
 8009ba0:	d008      	beq.n	8009bb4 <memmove+0x28>
 8009ba2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ba6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009baa:	e7f8      	b.n	8009b9e <memmove+0x12>
 8009bac:	4601      	mov	r1, r0
 8009bae:	4402      	add	r2, r0
 8009bb0:	428a      	cmp	r2, r1
 8009bb2:	d100      	bne.n	8009bb6 <memmove+0x2a>
 8009bb4:	bd10      	pop	{r4, pc}
 8009bb6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009bba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009bbe:	e7f7      	b.n	8009bb0 <memmove+0x24>

08009bc0 <__malloc_lock>:
 8009bc0:	4801      	ldr	r0, [pc, #4]	; (8009bc8 <__malloc_lock+0x8>)
 8009bc2:	f000 bc19 	b.w	800a3f8 <__retarget_lock_acquire_recursive>
 8009bc6:	bf00      	nop
 8009bc8:	20000568 	.word	0x20000568

08009bcc <__malloc_unlock>:
 8009bcc:	4801      	ldr	r0, [pc, #4]	; (8009bd4 <__malloc_unlock+0x8>)
 8009bce:	f000 bc14 	b.w	800a3fa <__retarget_lock_release_recursive>
 8009bd2:	bf00      	nop
 8009bd4:	20000568 	.word	0x20000568

08009bd8 <_realloc_r>:
 8009bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bdc:	4680      	mov	r8, r0
 8009bde:	4614      	mov	r4, r2
 8009be0:	460e      	mov	r6, r1
 8009be2:	b921      	cbnz	r1, 8009bee <_realloc_r+0x16>
 8009be4:	4611      	mov	r1, r2
 8009be6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bea:	f7ff bdad 	b.w	8009748 <_malloc_r>
 8009bee:	b92a      	cbnz	r2, 8009bfc <_realloc_r+0x24>
 8009bf0:	f7ff fd42 	bl	8009678 <_free_r>
 8009bf4:	4625      	mov	r5, r4
 8009bf6:	4628      	mov	r0, r5
 8009bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bfc:	f000 fc64 	bl	800a4c8 <_malloc_usable_size_r>
 8009c00:	4284      	cmp	r4, r0
 8009c02:	4607      	mov	r7, r0
 8009c04:	d802      	bhi.n	8009c0c <_realloc_r+0x34>
 8009c06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009c0a:	d812      	bhi.n	8009c32 <_realloc_r+0x5a>
 8009c0c:	4621      	mov	r1, r4
 8009c0e:	4640      	mov	r0, r8
 8009c10:	f7ff fd9a 	bl	8009748 <_malloc_r>
 8009c14:	4605      	mov	r5, r0
 8009c16:	2800      	cmp	r0, #0
 8009c18:	d0ed      	beq.n	8009bf6 <_realloc_r+0x1e>
 8009c1a:	42bc      	cmp	r4, r7
 8009c1c:	4622      	mov	r2, r4
 8009c1e:	4631      	mov	r1, r6
 8009c20:	bf28      	it	cs
 8009c22:	463a      	movcs	r2, r7
 8009c24:	f7ff f984 	bl	8008f30 <memcpy>
 8009c28:	4631      	mov	r1, r6
 8009c2a:	4640      	mov	r0, r8
 8009c2c:	f7ff fd24 	bl	8009678 <_free_r>
 8009c30:	e7e1      	b.n	8009bf6 <_realloc_r+0x1e>
 8009c32:	4635      	mov	r5, r6
 8009c34:	e7df      	b.n	8009bf6 <_realloc_r+0x1e>

08009c36 <__sfputc_r>:
 8009c36:	6893      	ldr	r3, [r2, #8]
 8009c38:	b410      	push	{r4}
 8009c3a:	3b01      	subs	r3, #1
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	6093      	str	r3, [r2, #8]
 8009c40:	da07      	bge.n	8009c52 <__sfputc_r+0x1c>
 8009c42:	6994      	ldr	r4, [r2, #24]
 8009c44:	42a3      	cmp	r3, r4
 8009c46:	db01      	blt.n	8009c4c <__sfputc_r+0x16>
 8009c48:	290a      	cmp	r1, #10
 8009c4a:	d102      	bne.n	8009c52 <__sfputc_r+0x1c>
 8009c4c:	bc10      	pop	{r4}
 8009c4e:	f000 b949 	b.w	8009ee4 <__swbuf_r>
 8009c52:	6813      	ldr	r3, [r2, #0]
 8009c54:	1c58      	adds	r0, r3, #1
 8009c56:	6010      	str	r0, [r2, #0]
 8009c58:	7019      	strb	r1, [r3, #0]
 8009c5a:	4608      	mov	r0, r1
 8009c5c:	bc10      	pop	{r4}
 8009c5e:	4770      	bx	lr

08009c60 <__sfputs_r>:
 8009c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c62:	4606      	mov	r6, r0
 8009c64:	460f      	mov	r7, r1
 8009c66:	4614      	mov	r4, r2
 8009c68:	18d5      	adds	r5, r2, r3
 8009c6a:	42ac      	cmp	r4, r5
 8009c6c:	d101      	bne.n	8009c72 <__sfputs_r+0x12>
 8009c6e:	2000      	movs	r0, #0
 8009c70:	e007      	b.n	8009c82 <__sfputs_r+0x22>
 8009c72:	463a      	mov	r2, r7
 8009c74:	4630      	mov	r0, r6
 8009c76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c7a:	f7ff ffdc 	bl	8009c36 <__sfputc_r>
 8009c7e:	1c43      	adds	r3, r0, #1
 8009c80:	d1f3      	bne.n	8009c6a <__sfputs_r+0xa>
 8009c82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009c84 <_vfiprintf_r>:
 8009c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c88:	460d      	mov	r5, r1
 8009c8a:	4614      	mov	r4, r2
 8009c8c:	4698      	mov	r8, r3
 8009c8e:	4606      	mov	r6, r0
 8009c90:	b09d      	sub	sp, #116	; 0x74
 8009c92:	b118      	cbz	r0, 8009c9c <_vfiprintf_r+0x18>
 8009c94:	6983      	ldr	r3, [r0, #24]
 8009c96:	b90b      	cbnz	r3, 8009c9c <_vfiprintf_r+0x18>
 8009c98:	f000 fb10 	bl	800a2bc <__sinit>
 8009c9c:	4b89      	ldr	r3, [pc, #548]	; (8009ec4 <_vfiprintf_r+0x240>)
 8009c9e:	429d      	cmp	r5, r3
 8009ca0:	d11b      	bne.n	8009cda <_vfiprintf_r+0x56>
 8009ca2:	6875      	ldr	r5, [r6, #4]
 8009ca4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ca6:	07d9      	lsls	r1, r3, #31
 8009ca8:	d405      	bmi.n	8009cb6 <_vfiprintf_r+0x32>
 8009caa:	89ab      	ldrh	r3, [r5, #12]
 8009cac:	059a      	lsls	r2, r3, #22
 8009cae:	d402      	bmi.n	8009cb6 <_vfiprintf_r+0x32>
 8009cb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009cb2:	f000 fba1 	bl	800a3f8 <__retarget_lock_acquire_recursive>
 8009cb6:	89ab      	ldrh	r3, [r5, #12]
 8009cb8:	071b      	lsls	r3, r3, #28
 8009cba:	d501      	bpl.n	8009cc0 <_vfiprintf_r+0x3c>
 8009cbc:	692b      	ldr	r3, [r5, #16]
 8009cbe:	b9eb      	cbnz	r3, 8009cfc <_vfiprintf_r+0x78>
 8009cc0:	4629      	mov	r1, r5
 8009cc2:	4630      	mov	r0, r6
 8009cc4:	f000 f96e 	bl	8009fa4 <__swsetup_r>
 8009cc8:	b1c0      	cbz	r0, 8009cfc <_vfiprintf_r+0x78>
 8009cca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ccc:	07dc      	lsls	r4, r3, #31
 8009cce:	d50e      	bpl.n	8009cee <_vfiprintf_r+0x6a>
 8009cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8009cd4:	b01d      	add	sp, #116	; 0x74
 8009cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cda:	4b7b      	ldr	r3, [pc, #492]	; (8009ec8 <_vfiprintf_r+0x244>)
 8009cdc:	429d      	cmp	r5, r3
 8009cde:	d101      	bne.n	8009ce4 <_vfiprintf_r+0x60>
 8009ce0:	68b5      	ldr	r5, [r6, #8]
 8009ce2:	e7df      	b.n	8009ca4 <_vfiprintf_r+0x20>
 8009ce4:	4b79      	ldr	r3, [pc, #484]	; (8009ecc <_vfiprintf_r+0x248>)
 8009ce6:	429d      	cmp	r5, r3
 8009ce8:	bf08      	it	eq
 8009cea:	68f5      	ldreq	r5, [r6, #12]
 8009cec:	e7da      	b.n	8009ca4 <_vfiprintf_r+0x20>
 8009cee:	89ab      	ldrh	r3, [r5, #12]
 8009cf0:	0598      	lsls	r0, r3, #22
 8009cf2:	d4ed      	bmi.n	8009cd0 <_vfiprintf_r+0x4c>
 8009cf4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009cf6:	f000 fb80 	bl	800a3fa <__retarget_lock_release_recursive>
 8009cfa:	e7e9      	b.n	8009cd0 <_vfiprintf_r+0x4c>
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	9309      	str	r3, [sp, #36]	; 0x24
 8009d00:	2320      	movs	r3, #32
 8009d02:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d06:	2330      	movs	r3, #48	; 0x30
 8009d08:	f04f 0901 	mov.w	r9, #1
 8009d0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d10:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009ed0 <_vfiprintf_r+0x24c>
 8009d14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d18:	4623      	mov	r3, r4
 8009d1a:	469a      	mov	sl, r3
 8009d1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d20:	b10a      	cbz	r2, 8009d26 <_vfiprintf_r+0xa2>
 8009d22:	2a25      	cmp	r2, #37	; 0x25
 8009d24:	d1f9      	bne.n	8009d1a <_vfiprintf_r+0x96>
 8009d26:	ebba 0b04 	subs.w	fp, sl, r4
 8009d2a:	d00b      	beq.n	8009d44 <_vfiprintf_r+0xc0>
 8009d2c:	465b      	mov	r3, fp
 8009d2e:	4622      	mov	r2, r4
 8009d30:	4629      	mov	r1, r5
 8009d32:	4630      	mov	r0, r6
 8009d34:	f7ff ff94 	bl	8009c60 <__sfputs_r>
 8009d38:	3001      	adds	r0, #1
 8009d3a:	f000 80aa 	beq.w	8009e92 <_vfiprintf_r+0x20e>
 8009d3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d40:	445a      	add	r2, fp
 8009d42:	9209      	str	r2, [sp, #36]	; 0x24
 8009d44:	f89a 3000 	ldrb.w	r3, [sl]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	f000 80a2 	beq.w	8009e92 <_vfiprintf_r+0x20e>
 8009d4e:	2300      	movs	r3, #0
 8009d50:	f04f 32ff 	mov.w	r2, #4294967295
 8009d54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d58:	f10a 0a01 	add.w	sl, sl, #1
 8009d5c:	9304      	str	r3, [sp, #16]
 8009d5e:	9307      	str	r3, [sp, #28]
 8009d60:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d64:	931a      	str	r3, [sp, #104]	; 0x68
 8009d66:	4654      	mov	r4, sl
 8009d68:	2205      	movs	r2, #5
 8009d6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d6e:	4858      	ldr	r0, [pc, #352]	; (8009ed0 <_vfiprintf_r+0x24c>)
 8009d70:	f7ff f8d0 	bl	8008f14 <memchr>
 8009d74:	9a04      	ldr	r2, [sp, #16]
 8009d76:	b9d8      	cbnz	r0, 8009db0 <_vfiprintf_r+0x12c>
 8009d78:	06d1      	lsls	r1, r2, #27
 8009d7a:	bf44      	itt	mi
 8009d7c:	2320      	movmi	r3, #32
 8009d7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d82:	0713      	lsls	r3, r2, #28
 8009d84:	bf44      	itt	mi
 8009d86:	232b      	movmi	r3, #43	; 0x2b
 8009d88:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d8c:	f89a 3000 	ldrb.w	r3, [sl]
 8009d90:	2b2a      	cmp	r3, #42	; 0x2a
 8009d92:	d015      	beq.n	8009dc0 <_vfiprintf_r+0x13c>
 8009d94:	4654      	mov	r4, sl
 8009d96:	2000      	movs	r0, #0
 8009d98:	f04f 0c0a 	mov.w	ip, #10
 8009d9c:	9a07      	ldr	r2, [sp, #28]
 8009d9e:	4621      	mov	r1, r4
 8009da0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009da4:	3b30      	subs	r3, #48	; 0x30
 8009da6:	2b09      	cmp	r3, #9
 8009da8:	d94e      	bls.n	8009e48 <_vfiprintf_r+0x1c4>
 8009daa:	b1b0      	cbz	r0, 8009dda <_vfiprintf_r+0x156>
 8009dac:	9207      	str	r2, [sp, #28]
 8009dae:	e014      	b.n	8009dda <_vfiprintf_r+0x156>
 8009db0:	eba0 0308 	sub.w	r3, r0, r8
 8009db4:	fa09 f303 	lsl.w	r3, r9, r3
 8009db8:	4313      	orrs	r3, r2
 8009dba:	46a2      	mov	sl, r4
 8009dbc:	9304      	str	r3, [sp, #16]
 8009dbe:	e7d2      	b.n	8009d66 <_vfiprintf_r+0xe2>
 8009dc0:	9b03      	ldr	r3, [sp, #12]
 8009dc2:	1d19      	adds	r1, r3, #4
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	9103      	str	r1, [sp, #12]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	bfbb      	ittet	lt
 8009dcc:	425b      	neglt	r3, r3
 8009dce:	f042 0202 	orrlt.w	r2, r2, #2
 8009dd2:	9307      	strge	r3, [sp, #28]
 8009dd4:	9307      	strlt	r3, [sp, #28]
 8009dd6:	bfb8      	it	lt
 8009dd8:	9204      	strlt	r2, [sp, #16]
 8009dda:	7823      	ldrb	r3, [r4, #0]
 8009ddc:	2b2e      	cmp	r3, #46	; 0x2e
 8009dde:	d10c      	bne.n	8009dfa <_vfiprintf_r+0x176>
 8009de0:	7863      	ldrb	r3, [r4, #1]
 8009de2:	2b2a      	cmp	r3, #42	; 0x2a
 8009de4:	d135      	bne.n	8009e52 <_vfiprintf_r+0x1ce>
 8009de6:	9b03      	ldr	r3, [sp, #12]
 8009de8:	3402      	adds	r4, #2
 8009dea:	1d1a      	adds	r2, r3, #4
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	9203      	str	r2, [sp, #12]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	bfb8      	it	lt
 8009df4:	f04f 33ff 	movlt.w	r3, #4294967295
 8009df8:	9305      	str	r3, [sp, #20]
 8009dfa:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8009ed4 <_vfiprintf_r+0x250>
 8009dfe:	2203      	movs	r2, #3
 8009e00:	4650      	mov	r0, sl
 8009e02:	7821      	ldrb	r1, [r4, #0]
 8009e04:	f7ff f886 	bl	8008f14 <memchr>
 8009e08:	b140      	cbz	r0, 8009e1c <_vfiprintf_r+0x198>
 8009e0a:	2340      	movs	r3, #64	; 0x40
 8009e0c:	eba0 000a 	sub.w	r0, r0, sl
 8009e10:	fa03 f000 	lsl.w	r0, r3, r0
 8009e14:	9b04      	ldr	r3, [sp, #16]
 8009e16:	3401      	adds	r4, #1
 8009e18:	4303      	orrs	r3, r0
 8009e1a:	9304      	str	r3, [sp, #16]
 8009e1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e20:	2206      	movs	r2, #6
 8009e22:	482d      	ldr	r0, [pc, #180]	; (8009ed8 <_vfiprintf_r+0x254>)
 8009e24:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e28:	f7ff f874 	bl	8008f14 <memchr>
 8009e2c:	2800      	cmp	r0, #0
 8009e2e:	d03f      	beq.n	8009eb0 <_vfiprintf_r+0x22c>
 8009e30:	4b2a      	ldr	r3, [pc, #168]	; (8009edc <_vfiprintf_r+0x258>)
 8009e32:	bb1b      	cbnz	r3, 8009e7c <_vfiprintf_r+0x1f8>
 8009e34:	9b03      	ldr	r3, [sp, #12]
 8009e36:	3307      	adds	r3, #7
 8009e38:	f023 0307 	bic.w	r3, r3, #7
 8009e3c:	3308      	adds	r3, #8
 8009e3e:	9303      	str	r3, [sp, #12]
 8009e40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e42:	443b      	add	r3, r7
 8009e44:	9309      	str	r3, [sp, #36]	; 0x24
 8009e46:	e767      	b.n	8009d18 <_vfiprintf_r+0x94>
 8009e48:	460c      	mov	r4, r1
 8009e4a:	2001      	movs	r0, #1
 8009e4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e50:	e7a5      	b.n	8009d9e <_vfiprintf_r+0x11a>
 8009e52:	2300      	movs	r3, #0
 8009e54:	f04f 0c0a 	mov.w	ip, #10
 8009e58:	4619      	mov	r1, r3
 8009e5a:	3401      	adds	r4, #1
 8009e5c:	9305      	str	r3, [sp, #20]
 8009e5e:	4620      	mov	r0, r4
 8009e60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e64:	3a30      	subs	r2, #48	; 0x30
 8009e66:	2a09      	cmp	r2, #9
 8009e68:	d903      	bls.n	8009e72 <_vfiprintf_r+0x1ee>
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d0c5      	beq.n	8009dfa <_vfiprintf_r+0x176>
 8009e6e:	9105      	str	r1, [sp, #20]
 8009e70:	e7c3      	b.n	8009dfa <_vfiprintf_r+0x176>
 8009e72:	4604      	mov	r4, r0
 8009e74:	2301      	movs	r3, #1
 8009e76:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e7a:	e7f0      	b.n	8009e5e <_vfiprintf_r+0x1da>
 8009e7c:	ab03      	add	r3, sp, #12
 8009e7e:	9300      	str	r3, [sp, #0]
 8009e80:	462a      	mov	r2, r5
 8009e82:	4630      	mov	r0, r6
 8009e84:	4b16      	ldr	r3, [pc, #88]	; (8009ee0 <_vfiprintf_r+0x25c>)
 8009e86:	a904      	add	r1, sp, #16
 8009e88:	f7fd fdda 	bl	8007a40 <_printf_float>
 8009e8c:	4607      	mov	r7, r0
 8009e8e:	1c78      	adds	r0, r7, #1
 8009e90:	d1d6      	bne.n	8009e40 <_vfiprintf_r+0x1bc>
 8009e92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e94:	07d9      	lsls	r1, r3, #31
 8009e96:	d405      	bmi.n	8009ea4 <_vfiprintf_r+0x220>
 8009e98:	89ab      	ldrh	r3, [r5, #12]
 8009e9a:	059a      	lsls	r2, r3, #22
 8009e9c:	d402      	bmi.n	8009ea4 <_vfiprintf_r+0x220>
 8009e9e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ea0:	f000 faab 	bl	800a3fa <__retarget_lock_release_recursive>
 8009ea4:	89ab      	ldrh	r3, [r5, #12]
 8009ea6:	065b      	lsls	r3, r3, #25
 8009ea8:	f53f af12 	bmi.w	8009cd0 <_vfiprintf_r+0x4c>
 8009eac:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009eae:	e711      	b.n	8009cd4 <_vfiprintf_r+0x50>
 8009eb0:	ab03      	add	r3, sp, #12
 8009eb2:	9300      	str	r3, [sp, #0]
 8009eb4:	462a      	mov	r2, r5
 8009eb6:	4630      	mov	r0, r6
 8009eb8:	4b09      	ldr	r3, [pc, #36]	; (8009ee0 <_vfiprintf_r+0x25c>)
 8009eba:	a904      	add	r1, sp, #16
 8009ebc:	f7fe f85c 	bl	8007f78 <_printf_i>
 8009ec0:	e7e4      	b.n	8009e8c <_vfiprintf_r+0x208>
 8009ec2:	bf00      	nop
 8009ec4:	0800aaa4 	.word	0x0800aaa4
 8009ec8:	0800aac4 	.word	0x0800aac4
 8009ecc:	0800aa84 	.word	0x0800aa84
 8009ed0:	0800a92c 	.word	0x0800a92c
 8009ed4:	0800a932 	.word	0x0800a932
 8009ed8:	0800a936 	.word	0x0800a936
 8009edc:	08007a41 	.word	0x08007a41
 8009ee0:	08009c61 	.word	0x08009c61

08009ee4 <__swbuf_r>:
 8009ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ee6:	460e      	mov	r6, r1
 8009ee8:	4614      	mov	r4, r2
 8009eea:	4605      	mov	r5, r0
 8009eec:	b118      	cbz	r0, 8009ef6 <__swbuf_r+0x12>
 8009eee:	6983      	ldr	r3, [r0, #24]
 8009ef0:	b90b      	cbnz	r3, 8009ef6 <__swbuf_r+0x12>
 8009ef2:	f000 f9e3 	bl	800a2bc <__sinit>
 8009ef6:	4b21      	ldr	r3, [pc, #132]	; (8009f7c <__swbuf_r+0x98>)
 8009ef8:	429c      	cmp	r4, r3
 8009efa:	d12b      	bne.n	8009f54 <__swbuf_r+0x70>
 8009efc:	686c      	ldr	r4, [r5, #4]
 8009efe:	69a3      	ldr	r3, [r4, #24]
 8009f00:	60a3      	str	r3, [r4, #8]
 8009f02:	89a3      	ldrh	r3, [r4, #12]
 8009f04:	071a      	lsls	r2, r3, #28
 8009f06:	d52f      	bpl.n	8009f68 <__swbuf_r+0x84>
 8009f08:	6923      	ldr	r3, [r4, #16]
 8009f0a:	b36b      	cbz	r3, 8009f68 <__swbuf_r+0x84>
 8009f0c:	6923      	ldr	r3, [r4, #16]
 8009f0e:	6820      	ldr	r0, [r4, #0]
 8009f10:	b2f6      	uxtb	r6, r6
 8009f12:	1ac0      	subs	r0, r0, r3
 8009f14:	6963      	ldr	r3, [r4, #20]
 8009f16:	4637      	mov	r7, r6
 8009f18:	4283      	cmp	r3, r0
 8009f1a:	dc04      	bgt.n	8009f26 <__swbuf_r+0x42>
 8009f1c:	4621      	mov	r1, r4
 8009f1e:	4628      	mov	r0, r5
 8009f20:	f000 f938 	bl	800a194 <_fflush_r>
 8009f24:	bb30      	cbnz	r0, 8009f74 <__swbuf_r+0x90>
 8009f26:	68a3      	ldr	r3, [r4, #8]
 8009f28:	3001      	adds	r0, #1
 8009f2a:	3b01      	subs	r3, #1
 8009f2c:	60a3      	str	r3, [r4, #8]
 8009f2e:	6823      	ldr	r3, [r4, #0]
 8009f30:	1c5a      	adds	r2, r3, #1
 8009f32:	6022      	str	r2, [r4, #0]
 8009f34:	701e      	strb	r6, [r3, #0]
 8009f36:	6963      	ldr	r3, [r4, #20]
 8009f38:	4283      	cmp	r3, r0
 8009f3a:	d004      	beq.n	8009f46 <__swbuf_r+0x62>
 8009f3c:	89a3      	ldrh	r3, [r4, #12]
 8009f3e:	07db      	lsls	r3, r3, #31
 8009f40:	d506      	bpl.n	8009f50 <__swbuf_r+0x6c>
 8009f42:	2e0a      	cmp	r6, #10
 8009f44:	d104      	bne.n	8009f50 <__swbuf_r+0x6c>
 8009f46:	4621      	mov	r1, r4
 8009f48:	4628      	mov	r0, r5
 8009f4a:	f000 f923 	bl	800a194 <_fflush_r>
 8009f4e:	b988      	cbnz	r0, 8009f74 <__swbuf_r+0x90>
 8009f50:	4638      	mov	r0, r7
 8009f52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f54:	4b0a      	ldr	r3, [pc, #40]	; (8009f80 <__swbuf_r+0x9c>)
 8009f56:	429c      	cmp	r4, r3
 8009f58:	d101      	bne.n	8009f5e <__swbuf_r+0x7a>
 8009f5a:	68ac      	ldr	r4, [r5, #8]
 8009f5c:	e7cf      	b.n	8009efe <__swbuf_r+0x1a>
 8009f5e:	4b09      	ldr	r3, [pc, #36]	; (8009f84 <__swbuf_r+0xa0>)
 8009f60:	429c      	cmp	r4, r3
 8009f62:	bf08      	it	eq
 8009f64:	68ec      	ldreq	r4, [r5, #12]
 8009f66:	e7ca      	b.n	8009efe <__swbuf_r+0x1a>
 8009f68:	4621      	mov	r1, r4
 8009f6a:	4628      	mov	r0, r5
 8009f6c:	f000 f81a 	bl	8009fa4 <__swsetup_r>
 8009f70:	2800      	cmp	r0, #0
 8009f72:	d0cb      	beq.n	8009f0c <__swbuf_r+0x28>
 8009f74:	f04f 37ff 	mov.w	r7, #4294967295
 8009f78:	e7ea      	b.n	8009f50 <__swbuf_r+0x6c>
 8009f7a:	bf00      	nop
 8009f7c:	0800aaa4 	.word	0x0800aaa4
 8009f80:	0800aac4 	.word	0x0800aac4
 8009f84:	0800aa84 	.word	0x0800aa84

08009f88 <__ascii_wctomb>:
 8009f88:	4603      	mov	r3, r0
 8009f8a:	4608      	mov	r0, r1
 8009f8c:	b141      	cbz	r1, 8009fa0 <__ascii_wctomb+0x18>
 8009f8e:	2aff      	cmp	r2, #255	; 0xff
 8009f90:	d904      	bls.n	8009f9c <__ascii_wctomb+0x14>
 8009f92:	228a      	movs	r2, #138	; 0x8a
 8009f94:	f04f 30ff 	mov.w	r0, #4294967295
 8009f98:	601a      	str	r2, [r3, #0]
 8009f9a:	4770      	bx	lr
 8009f9c:	2001      	movs	r0, #1
 8009f9e:	700a      	strb	r2, [r1, #0]
 8009fa0:	4770      	bx	lr
	...

08009fa4 <__swsetup_r>:
 8009fa4:	4b32      	ldr	r3, [pc, #200]	; (800a070 <__swsetup_r+0xcc>)
 8009fa6:	b570      	push	{r4, r5, r6, lr}
 8009fa8:	681d      	ldr	r5, [r3, #0]
 8009faa:	4606      	mov	r6, r0
 8009fac:	460c      	mov	r4, r1
 8009fae:	b125      	cbz	r5, 8009fba <__swsetup_r+0x16>
 8009fb0:	69ab      	ldr	r3, [r5, #24]
 8009fb2:	b913      	cbnz	r3, 8009fba <__swsetup_r+0x16>
 8009fb4:	4628      	mov	r0, r5
 8009fb6:	f000 f981 	bl	800a2bc <__sinit>
 8009fba:	4b2e      	ldr	r3, [pc, #184]	; (800a074 <__swsetup_r+0xd0>)
 8009fbc:	429c      	cmp	r4, r3
 8009fbe:	d10f      	bne.n	8009fe0 <__swsetup_r+0x3c>
 8009fc0:	686c      	ldr	r4, [r5, #4]
 8009fc2:	89a3      	ldrh	r3, [r4, #12]
 8009fc4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009fc8:	0719      	lsls	r1, r3, #28
 8009fca:	d42c      	bmi.n	800a026 <__swsetup_r+0x82>
 8009fcc:	06dd      	lsls	r5, r3, #27
 8009fce:	d411      	bmi.n	8009ff4 <__swsetup_r+0x50>
 8009fd0:	2309      	movs	r3, #9
 8009fd2:	6033      	str	r3, [r6, #0]
 8009fd4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8009fdc:	81a3      	strh	r3, [r4, #12]
 8009fde:	e03e      	b.n	800a05e <__swsetup_r+0xba>
 8009fe0:	4b25      	ldr	r3, [pc, #148]	; (800a078 <__swsetup_r+0xd4>)
 8009fe2:	429c      	cmp	r4, r3
 8009fe4:	d101      	bne.n	8009fea <__swsetup_r+0x46>
 8009fe6:	68ac      	ldr	r4, [r5, #8]
 8009fe8:	e7eb      	b.n	8009fc2 <__swsetup_r+0x1e>
 8009fea:	4b24      	ldr	r3, [pc, #144]	; (800a07c <__swsetup_r+0xd8>)
 8009fec:	429c      	cmp	r4, r3
 8009fee:	bf08      	it	eq
 8009ff0:	68ec      	ldreq	r4, [r5, #12]
 8009ff2:	e7e6      	b.n	8009fc2 <__swsetup_r+0x1e>
 8009ff4:	0758      	lsls	r0, r3, #29
 8009ff6:	d512      	bpl.n	800a01e <__swsetup_r+0x7a>
 8009ff8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009ffa:	b141      	cbz	r1, 800a00e <__swsetup_r+0x6a>
 8009ffc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a000:	4299      	cmp	r1, r3
 800a002:	d002      	beq.n	800a00a <__swsetup_r+0x66>
 800a004:	4630      	mov	r0, r6
 800a006:	f7ff fb37 	bl	8009678 <_free_r>
 800a00a:	2300      	movs	r3, #0
 800a00c:	6363      	str	r3, [r4, #52]	; 0x34
 800a00e:	89a3      	ldrh	r3, [r4, #12]
 800a010:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a014:	81a3      	strh	r3, [r4, #12]
 800a016:	2300      	movs	r3, #0
 800a018:	6063      	str	r3, [r4, #4]
 800a01a:	6923      	ldr	r3, [r4, #16]
 800a01c:	6023      	str	r3, [r4, #0]
 800a01e:	89a3      	ldrh	r3, [r4, #12]
 800a020:	f043 0308 	orr.w	r3, r3, #8
 800a024:	81a3      	strh	r3, [r4, #12]
 800a026:	6923      	ldr	r3, [r4, #16]
 800a028:	b94b      	cbnz	r3, 800a03e <__swsetup_r+0x9a>
 800a02a:	89a3      	ldrh	r3, [r4, #12]
 800a02c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a030:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a034:	d003      	beq.n	800a03e <__swsetup_r+0x9a>
 800a036:	4621      	mov	r1, r4
 800a038:	4630      	mov	r0, r6
 800a03a:	f000 fa05 	bl	800a448 <__smakebuf_r>
 800a03e:	89a0      	ldrh	r0, [r4, #12]
 800a040:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a044:	f010 0301 	ands.w	r3, r0, #1
 800a048:	d00a      	beq.n	800a060 <__swsetup_r+0xbc>
 800a04a:	2300      	movs	r3, #0
 800a04c:	60a3      	str	r3, [r4, #8]
 800a04e:	6963      	ldr	r3, [r4, #20]
 800a050:	425b      	negs	r3, r3
 800a052:	61a3      	str	r3, [r4, #24]
 800a054:	6923      	ldr	r3, [r4, #16]
 800a056:	b943      	cbnz	r3, 800a06a <__swsetup_r+0xc6>
 800a058:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a05c:	d1ba      	bne.n	8009fd4 <__swsetup_r+0x30>
 800a05e:	bd70      	pop	{r4, r5, r6, pc}
 800a060:	0781      	lsls	r1, r0, #30
 800a062:	bf58      	it	pl
 800a064:	6963      	ldrpl	r3, [r4, #20]
 800a066:	60a3      	str	r3, [r4, #8]
 800a068:	e7f4      	b.n	800a054 <__swsetup_r+0xb0>
 800a06a:	2000      	movs	r0, #0
 800a06c:	e7f7      	b.n	800a05e <__swsetup_r+0xba>
 800a06e:	bf00      	nop
 800a070:	20000028 	.word	0x20000028
 800a074:	0800aaa4 	.word	0x0800aaa4
 800a078:	0800aac4 	.word	0x0800aac4
 800a07c:	0800aa84 	.word	0x0800aa84

0800a080 <abort>:
 800a080:	2006      	movs	r0, #6
 800a082:	b508      	push	{r3, lr}
 800a084:	f000 fa50 	bl	800a528 <raise>
 800a088:	2001      	movs	r0, #1
 800a08a:	f7f7 fd4a 	bl	8001b22 <_exit>
	...

0800a090 <__sflush_r>:
 800a090:	898a      	ldrh	r2, [r1, #12]
 800a092:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a094:	4605      	mov	r5, r0
 800a096:	0710      	lsls	r0, r2, #28
 800a098:	460c      	mov	r4, r1
 800a09a:	d457      	bmi.n	800a14c <__sflush_r+0xbc>
 800a09c:	684b      	ldr	r3, [r1, #4]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	dc04      	bgt.n	800a0ac <__sflush_r+0x1c>
 800a0a2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	dc01      	bgt.n	800a0ac <__sflush_r+0x1c>
 800a0a8:	2000      	movs	r0, #0
 800a0aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a0ae:	2e00      	cmp	r6, #0
 800a0b0:	d0fa      	beq.n	800a0a8 <__sflush_r+0x18>
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a0b8:	682f      	ldr	r7, [r5, #0]
 800a0ba:	602b      	str	r3, [r5, #0]
 800a0bc:	d032      	beq.n	800a124 <__sflush_r+0x94>
 800a0be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a0c0:	89a3      	ldrh	r3, [r4, #12]
 800a0c2:	075a      	lsls	r2, r3, #29
 800a0c4:	d505      	bpl.n	800a0d2 <__sflush_r+0x42>
 800a0c6:	6863      	ldr	r3, [r4, #4]
 800a0c8:	1ac0      	subs	r0, r0, r3
 800a0ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a0cc:	b10b      	cbz	r3, 800a0d2 <__sflush_r+0x42>
 800a0ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a0d0:	1ac0      	subs	r0, r0, r3
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	4602      	mov	r2, r0
 800a0d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a0d8:	4628      	mov	r0, r5
 800a0da:	6a21      	ldr	r1, [r4, #32]
 800a0dc:	47b0      	blx	r6
 800a0de:	1c43      	adds	r3, r0, #1
 800a0e0:	89a3      	ldrh	r3, [r4, #12]
 800a0e2:	d106      	bne.n	800a0f2 <__sflush_r+0x62>
 800a0e4:	6829      	ldr	r1, [r5, #0]
 800a0e6:	291d      	cmp	r1, #29
 800a0e8:	d82c      	bhi.n	800a144 <__sflush_r+0xb4>
 800a0ea:	4a29      	ldr	r2, [pc, #164]	; (800a190 <__sflush_r+0x100>)
 800a0ec:	40ca      	lsrs	r2, r1
 800a0ee:	07d6      	lsls	r6, r2, #31
 800a0f0:	d528      	bpl.n	800a144 <__sflush_r+0xb4>
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	6062      	str	r2, [r4, #4]
 800a0f6:	6922      	ldr	r2, [r4, #16]
 800a0f8:	04d9      	lsls	r1, r3, #19
 800a0fa:	6022      	str	r2, [r4, #0]
 800a0fc:	d504      	bpl.n	800a108 <__sflush_r+0x78>
 800a0fe:	1c42      	adds	r2, r0, #1
 800a100:	d101      	bne.n	800a106 <__sflush_r+0x76>
 800a102:	682b      	ldr	r3, [r5, #0]
 800a104:	b903      	cbnz	r3, 800a108 <__sflush_r+0x78>
 800a106:	6560      	str	r0, [r4, #84]	; 0x54
 800a108:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a10a:	602f      	str	r7, [r5, #0]
 800a10c:	2900      	cmp	r1, #0
 800a10e:	d0cb      	beq.n	800a0a8 <__sflush_r+0x18>
 800a110:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a114:	4299      	cmp	r1, r3
 800a116:	d002      	beq.n	800a11e <__sflush_r+0x8e>
 800a118:	4628      	mov	r0, r5
 800a11a:	f7ff faad 	bl	8009678 <_free_r>
 800a11e:	2000      	movs	r0, #0
 800a120:	6360      	str	r0, [r4, #52]	; 0x34
 800a122:	e7c2      	b.n	800a0aa <__sflush_r+0x1a>
 800a124:	6a21      	ldr	r1, [r4, #32]
 800a126:	2301      	movs	r3, #1
 800a128:	4628      	mov	r0, r5
 800a12a:	47b0      	blx	r6
 800a12c:	1c41      	adds	r1, r0, #1
 800a12e:	d1c7      	bne.n	800a0c0 <__sflush_r+0x30>
 800a130:	682b      	ldr	r3, [r5, #0]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d0c4      	beq.n	800a0c0 <__sflush_r+0x30>
 800a136:	2b1d      	cmp	r3, #29
 800a138:	d001      	beq.n	800a13e <__sflush_r+0xae>
 800a13a:	2b16      	cmp	r3, #22
 800a13c:	d101      	bne.n	800a142 <__sflush_r+0xb2>
 800a13e:	602f      	str	r7, [r5, #0]
 800a140:	e7b2      	b.n	800a0a8 <__sflush_r+0x18>
 800a142:	89a3      	ldrh	r3, [r4, #12]
 800a144:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a148:	81a3      	strh	r3, [r4, #12]
 800a14a:	e7ae      	b.n	800a0aa <__sflush_r+0x1a>
 800a14c:	690f      	ldr	r7, [r1, #16]
 800a14e:	2f00      	cmp	r7, #0
 800a150:	d0aa      	beq.n	800a0a8 <__sflush_r+0x18>
 800a152:	0793      	lsls	r3, r2, #30
 800a154:	bf18      	it	ne
 800a156:	2300      	movne	r3, #0
 800a158:	680e      	ldr	r6, [r1, #0]
 800a15a:	bf08      	it	eq
 800a15c:	694b      	ldreq	r3, [r1, #20]
 800a15e:	1bf6      	subs	r6, r6, r7
 800a160:	600f      	str	r7, [r1, #0]
 800a162:	608b      	str	r3, [r1, #8]
 800a164:	2e00      	cmp	r6, #0
 800a166:	dd9f      	ble.n	800a0a8 <__sflush_r+0x18>
 800a168:	4633      	mov	r3, r6
 800a16a:	463a      	mov	r2, r7
 800a16c:	4628      	mov	r0, r5
 800a16e:	6a21      	ldr	r1, [r4, #32]
 800a170:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800a174:	47e0      	blx	ip
 800a176:	2800      	cmp	r0, #0
 800a178:	dc06      	bgt.n	800a188 <__sflush_r+0xf8>
 800a17a:	89a3      	ldrh	r3, [r4, #12]
 800a17c:	f04f 30ff 	mov.w	r0, #4294967295
 800a180:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a184:	81a3      	strh	r3, [r4, #12]
 800a186:	e790      	b.n	800a0aa <__sflush_r+0x1a>
 800a188:	4407      	add	r7, r0
 800a18a:	1a36      	subs	r6, r6, r0
 800a18c:	e7ea      	b.n	800a164 <__sflush_r+0xd4>
 800a18e:	bf00      	nop
 800a190:	20400001 	.word	0x20400001

0800a194 <_fflush_r>:
 800a194:	b538      	push	{r3, r4, r5, lr}
 800a196:	690b      	ldr	r3, [r1, #16]
 800a198:	4605      	mov	r5, r0
 800a19a:	460c      	mov	r4, r1
 800a19c:	b913      	cbnz	r3, 800a1a4 <_fflush_r+0x10>
 800a19e:	2500      	movs	r5, #0
 800a1a0:	4628      	mov	r0, r5
 800a1a2:	bd38      	pop	{r3, r4, r5, pc}
 800a1a4:	b118      	cbz	r0, 800a1ae <_fflush_r+0x1a>
 800a1a6:	6983      	ldr	r3, [r0, #24]
 800a1a8:	b90b      	cbnz	r3, 800a1ae <_fflush_r+0x1a>
 800a1aa:	f000 f887 	bl	800a2bc <__sinit>
 800a1ae:	4b14      	ldr	r3, [pc, #80]	; (800a200 <_fflush_r+0x6c>)
 800a1b0:	429c      	cmp	r4, r3
 800a1b2:	d11b      	bne.n	800a1ec <_fflush_r+0x58>
 800a1b4:	686c      	ldr	r4, [r5, #4]
 800a1b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d0ef      	beq.n	800a19e <_fflush_r+0xa>
 800a1be:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a1c0:	07d0      	lsls	r0, r2, #31
 800a1c2:	d404      	bmi.n	800a1ce <_fflush_r+0x3a>
 800a1c4:	0599      	lsls	r1, r3, #22
 800a1c6:	d402      	bmi.n	800a1ce <_fflush_r+0x3a>
 800a1c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1ca:	f000 f915 	bl	800a3f8 <__retarget_lock_acquire_recursive>
 800a1ce:	4628      	mov	r0, r5
 800a1d0:	4621      	mov	r1, r4
 800a1d2:	f7ff ff5d 	bl	800a090 <__sflush_r>
 800a1d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a1d8:	4605      	mov	r5, r0
 800a1da:	07da      	lsls	r2, r3, #31
 800a1dc:	d4e0      	bmi.n	800a1a0 <_fflush_r+0xc>
 800a1de:	89a3      	ldrh	r3, [r4, #12]
 800a1e0:	059b      	lsls	r3, r3, #22
 800a1e2:	d4dd      	bmi.n	800a1a0 <_fflush_r+0xc>
 800a1e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1e6:	f000 f908 	bl	800a3fa <__retarget_lock_release_recursive>
 800a1ea:	e7d9      	b.n	800a1a0 <_fflush_r+0xc>
 800a1ec:	4b05      	ldr	r3, [pc, #20]	; (800a204 <_fflush_r+0x70>)
 800a1ee:	429c      	cmp	r4, r3
 800a1f0:	d101      	bne.n	800a1f6 <_fflush_r+0x62>
 800a1f2:	68ac      	ldr	r4, [r5, #8]
 800a1f4:	e7df      	b.n	800a1b6 <_fflush_r+0x22>
 800a1f6:	4b04      	ldr	r3, [pc, #16]	; (800a208 <_fflush_r+0x74>)
 800a1f8:	429c      	cmp	r4, r3
 800a1fa:	bf08      	it	eq
 800a1fc:	68ec      	ldreq	r4, [r5, #12]
 800a1fe:	e7da      	b.n	800a1b6 <_fflush_r+0x22>
 800a200:	0800aaa4 	.word	0x0800aaa4
 800a204:	0800aac4 	.word	0x0800aac4
 800a208:	0800aa84 	.word	0x0800aa84

0800a20c <std>:
 800a20c:	2300      	movs	r3, #0
 800a20e:	b510      	push	{r4, lr}
 800a210:	4604      	mov	r4, r0
 800a212:	e9c0 3300 	strd	r3, r3, [r0]
 800a216:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a21a:	6083      	str	r3, [r0, #8]
 800a21c:	8181      	strh	r1, [r0, #12]
 800a21e:	6643      	str	r3, [r0, #100]	; 0x64
 800a220:	81c2      	strh	r2, [r0, #14]
 800a222:	6183      	str	r3, [r0, #24]
 800a224:	4619      	mov	r1, r3
 800a226:	2208      	movs	r2, #8
 800a228:	305c      	adds	r0, #92	; 0x5c
 800a22a:	f7fd fb63 	bl	80078f4 <memset>
 800a22e:	4b05      	ldr	r3, [pc, #20]	; (800a244 <std+0x38>)
 800a230:	6224      	str	r4, [r4, #32]
 800a232:	6263      	str	r3, [r4, #36]	; 0x24
 800a234:	4b04      	ldr	r3, [pc, #16]	; (800a248 <std+0x3c>)
 800a236:	62a3      	str	r3, [r4, #40]	; 0x28
 800a238:	4b04      	ldr	r3, [pc, #16]	; (800a24c <std+0x40>)
 800a23a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a23c:	4b04      	ldr	r3, [pc, #16]	; (800a250 <std+0x44>)
 800a23e:	6323      	str	r3, [r4, #48]	; 0x30
 800a240:	bd10      	pop	{r4, pc}
 800a242:	bf00      	nop
 800a244:	0800a561 	.word	0x0800a561
 800a248:	0800a583 	.word	0x0800a583
 800a24c:	0800a5bb 	.word	0x0800a5bb
 800a250:	0800a5df 	.word	0x0800a5df

0800a254 <_cleanup_r>:
 800a254:	4901      	ldr	r1, [pc, #4]	; (800a25c <_cleanup_r+0x8>)
 800a256:	f000 b8af 	b.w	800a3b8 <_fwalk_reent>
 800a25a:	bf00      	nop
 800a25c:	0800a195 	.word	0x0800a195

0800a260 <__sfmoreglue>:
 800a260:	2268      	movs	r2, #104	; 0x68
 800a262:	b570      	push	{r4, r5, r6, lr}
 800a264:	1e4d      	subs	r5, r1, #1
 800a266:	4355      	muls	r5, r2
 800a268:	460e      	mov	r6, r1
 800a26a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a26e:	f7ff fa6b 	bl	8009748 <_malloc_r>
 800a272:	4604      	mov	r4, r0
 800a274:	b140      	cbz	r0, 800a288 <__sfmoreglue+0x28>
 800a276:	2100      	movs	r1, #0
 800a278:	e9c0 1600 	strd	r1, r6, [r0]
 800a27c:	300c      	adds	r0, #12
 800a27e:	60a0      	str	r0, [r4, #8]
 800a280:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a284:	f7fd fb36 	bl	80078f4 <memset>
 800a288:	4620      	mov	r0, r4
 800a28a:	bd70      	pop	{r4, r5, r6, pc}

0800a28c <__sfp_lock_acquire>:
 800a28c:	4801      	ldr	r0, [pc, #4]	; (800a294 <__sfp_lock_acquire+0x8>)
 800a28e:	f000 b8b3 	b.w	800a3f8 <__retarget_lock_acquire_recursive>
 800a292:	bf00      	nop
 800a294:	20000569 	.word	0x20000569

0800a298 <__sfp_lock_release>:
 800a298:	4801      	ldr	r0, [pc, #4]	; (800a2a0 <__sfp_lock_release+0x8>)
 800a29a:	f000 b8ae 	b.w	800a3fa <__retarget_lock_release_recursive>
 800a29e:	bf00      	nop
 800a2a0:	20000569 	.word	0x20000569

0800a2a4 <__sinit_lock_acquire>:
 800a2a4:	4801      	ldr	r0, [pc, #4]	; (800a2ac <__sinit_lock_acquire+0x8>)
 800a2a6:	f000 b8a7 	b.w	800a3f8 <__retarget_lock_acquire_recursive>
 800a2aa:	bf00      	nop
 800a2ac:	2000056a 	.word	0x2000056a

0800a2b0 <__sinit_lock_release>:
 800a2b0:	4801      	ldr	r0, [pc, #4]	; (800a2b8 <__sinit_lock_release+0x8>)
 800a2b2:	f000 b8a2 	b.w	800a3fa <__retarget_lock_release_recursive>
 800a2b6:	bf00      	nop
 800a2b8:	2000056a 	.word	0x2000056a

0800a2bc <__sinit>:
 800a2bc:	b510      	push	{r4, lr}
 800a2be:	4604      	mov	r4, r0
 800a2c0:	f7ff fff0 	bl	800a2a4 <__sinit_lock_acquire>
 800a2c4:	69a3      	ldr	r3, [r4, #24]
 800a2c6:	b11b      	cbz	r3, 800a2d0 <__sinit+0x14>
 800a2c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2cc:	f7ff bff0 	b.w	800a2b0 <__sinit_lock_release>
 800a2d0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a2d4:	6523      	str	r3, [r4, #80]	; 0x50
 800a2d6:	4b13      	ldr	r3, [pc, #76]	; (800a324 <__sinit+0x68>)
 800a2d8:	4a13      	ldr	r2, [pc, #76]	; (800a328 <__sinit+0x6c>)
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	62a2      	str	r2, [r4, #40]	; 0x28
 800a2de:	42a3      	cmp	r3, r4
 800a2e0:	bf08      	it	eq
 800a2e2:	2301      	moveq	r3, #1
 800a2e4:	4620      	mov	r0, r4
 800a2e6:	bf08      	it	eq
 800a2e8:	61a3      	streq	r3, [r4, #24]
 800a2ea:	f000 f81f 	bl	800a32c <__sfp>
 800a2ee:	6060      	str	r0, [r4, #4]
 800a2f0:	4620      	mov	r0, r4
 800a2f2:	f000 f81b 	bl	800a32c <__sfp>
 800a2f6:	60a0      	str	r0, [r4, #8]
 800a2f8:	4620      	mov	r0, r4
 800a2fa:	f000 f817 	bl	800a32c <__sfp>
 800a2fe:	2200      	movs	r2, #0
 800a300:	2104      	movs	r1, #4
 800a302:	60e0      	str	r0, [r4, #12]
 800a304:	6860      	ldr	r0, [r4, #4]
 800a306:	f7ff ff81 	bl	800a20c <std>
 800a30a:	2201      	movs	r2, #1
 800a30c:	2109      	movs	r1, #9
 800a30e:	68a0      	ldr	r0, [r4, #8]
 800a310:	f7ff ff7c 	bl	800a20c <std>
 800a314:	2202      	movs	r2, #2
 800a316:	2112      	movs	r1, #18
 800a318:	68e0      	ldr	r0, [r4, #12]
 800a31a:	f7ff ff77 	bl	800a20c <std>
 800a31e:	2301      	movs	r3, #1
 800a320:	61a3      	str	r3, [r4, #24]
 800a322:	e7d1      	b.n	800a2c8 <__sinit+0xc>
 800a324:	0800a70c 	.word	0x0800a70c
 800a328:	0800a255 	.word	0x0800a255

0800a32c <__sfp>:
 800a32c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a32e:	4607      	mov	r7, r0
 800a330:	f7ff ffac 	bl	800a28c <__sfp_lock_acquire>
 800a334:	4b1e      	ldr	r3, [pc, #120]	; (800a3b0 <__sfp+0x84>)
 800a336:	681e      	ldr	r6, [r3, #0]
 800a338:	69b3      	ldr	r3, [r6, #24]
 800a33a:	b913      	cbnz	r3, 800a342 <__sfp+0x16>
 800a33c:	4630      	mov	r0, r6
 800a33e:	f7ff ffbd 	bl	800a2bc <__sinit>
 800a342:	3648      	adds	r6, #72	; 0x48
 800a344:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a348:	3b01      	subs	r3, #1
 800a34a:	d503      	bpl.n	800a354 <__sfp+0x28>
 800a34c:	6833      	ldr	r3, [r6, #0]
 800a34e:	b30b      	cbz	r3, 800a394 <__sfp+0x68>
 800a350:	6836      	ldr	r6, [r6, #0]
 800a352:	e7f7      	b.n	800a344 <__sfp+0x18>
 800a354:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a358:	b9d5      	cbnz	r5, 800a390 <__sfp+0x64>
 800a35a:	4b16      	ldr	r3, [pc, #88]	; (800a3b4 <__sfp+0x88>)
 800a35c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a360:	60e3      	str	r3, [r4, #12]
 800a362:	6665      	str	r5, [r4, #100]	; 0x64
 800a364:	f000 f847 	bl	800a3f6 <__retarget_lock_init_recursive>
 800a368:	f7ff ff96 	bl	800a298 <__sfp_lock_release>
 800a36c:	2208      	movs	r2, #8
 800a36e:	4629      	mov	r1, r5
 800a370:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a374:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a378:	6025      	str	r5, [r4, #0]
 800a37a:	61a5      	str	r5, [r4, #24]
 800a37c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a380:	f7fd fab8 	bl	80078f4 <memset>
 800a384:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a388:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a38c:	4620      	mov	r0, r4
 800a38e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a390:	3468      	adds	r4, #104	; 0x68
 800a392:	e7d9      	b.n	800a348 <__sfp+0x1c>
 800a394:	2104      	movs	r1, #4
 800a396:	4638      	mov	r0, r7
 800a398:	f7ff ff62 	bl	800a260 <__sfmoreglue>
 800a39c:	4604      	mov	r4, r0
 800a39e:	6030      	str	r0, [r6, #0]
 800a3a0:	2800      	cmp	r0, #0
 800a3a2:	d1d5      	bne.n	800a350 <__sfp+0x24>
 800a3a4:	f7ff ff78 	bl	800a298 <__sfp_lock_release>
 800a3a8:	230c      	movs	r3, #12
 800a3aa:	603b      	str	r3, [r7, #0]
 800a3ac:	e7ee      	b.n	800a38c <__sfp+0x60>
 800a3ae:	bf00      	nop
 800a3b0:	0800a70c 	.word	0x0800a70c
 800a3b4:	ffff0001 	.word	0xffff0001

0800a3b8 <_fwalk_reent>:
 800a3b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3bc:	4606      	mov	r6, r0
 800a3be:	4688      	mov	r8, r1
 800a3c0:	2700      	movs	r7, #0
 800a3c2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a3c6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a3ca:	f1b9 0901 	subs.w	r9, r9, #1
 800a3ce:	d505      	bpl.n	800a3dc <_fwalk_reent+0x24>
 800a3d0:	6824      	ldr	r4, [r4, #0]
 800a3d2:	2c00      	cmp	r4, #0
 800a3d4:	d1f7      	bne.n	800a3c6 <_fwalk_reent+0xe>
 800a3d6:	4638      	mov	r0, r7
 800a3d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3dc:	89ab      	ldrh	r3, [r5, #12]
 800a3de:	2b01      	cmp	r3, #1
 800a3e0:	d907      	bls.n	800a3f2 <_fwalk_reent+0x3a>
 800a3e2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a3e6:	3301      	adds	r3, #1
 800a3e8:	d003      	beq.n	800a3f2 <_fwalk_reent+0x3a>
 800a3ea:	4629      	mov	r1, r5
 800a3ec:	4630      	mov	r0, r6
 800a3ee:	47c0      	blx	r8
 800a3f0:	4307      	orrs	r7, r0
 800a3f2:	3568      	adds	r5, #104	; 0x68
 800a3f4:	e7e9      	b.n	800a3ca <_fwalk_reent+0x12>

0800a3f6 <__retarget_lock_init_recursive>:
 800a3f6:	4770      	bx	lr

0800a3f8 <__retarget_lock_acquire_recursive>:
 800a3f8:	4770      	bx	lr

0800a3fa <__retarget_lock_release_recursive>:
 800a3fa:	4770      	bx	lr

0800a3fc <__swhatbuf_r>:
 800a3fc:	b570      	push	{r4, r5, r6, lr}
 800a3fe:	460e      	mov	r6, r1
 800a400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a404:	4614      	mov	r4, r2
 800a406:	2900      	cmp	r1, #0
 800a408:	461d      	mov	r5, r3
 800a40a:	b096      	sub	sp, #88	; 0x58
 800a40c:	da08      	bge.n	800a420 <__swhatbuf_r+0x24>
 800a40e:	2200      	movs	r2, #0
 800a410:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a414:	602a      	str	r2, [r5, #0]
 800a416:	061a      	lsls	r2, r3, #24
 800a418:	d410      	bmi.n	800a43c <__swhatbuf_r+0x40>
 800a41a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a41e:	e00e      	b.n	800a43e <__swhatbuf_r+0x42>
 800a420:	466a      	mov	r2, sp
 800a422:	f000 f903 	bl	800a62c <_fstat_r>
 800a426:	2800      	cmp	r0, #0
 800a428:	dbf1      	blt.n	800a40e <__swhatbuf_r+0x12>
 800a42a:	9a01      	ldr	r2, [sp, #4]
 800a42c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a430:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a434:	425a      	negs	r2, r3
 800a436:	415a      	adcs	r2, r3
 800a438:	602a      	str	r2, [r5, #0]
 800a43a:	e7ee      	b.n	800a41a <__swhatbuf_r+0x1e>
 800a43c:	2340      	movs	r3, #64	; 0x40
 800a43e:	2000      	movs	r0, #0
 800a440:	6023      	str	r3, [r4, #0]
 800a442:	b016      	add	sp, #88	; 0x58
 800a444:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a448 <__smakebuf_r>:
 800a448:	898b      	ldrh	r3, [r1, #12]
 800a44a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a44c:	079d      	lsls	r5, r3, #30
 800a44e:	4606      	mov	r6, r0
 800a450:	460c      	mov	r4, r1
 800a452:	d507      	bpl.n	800a464 <__smakebuf_r+0x1c>
 800a454:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a458:	6023      	str	r3, [r4, #0]
 800a45a:	6123      	str	r3, [r4, #16]
 800a45c:	2301      	movs	r3, #1
 800a45e:	6163      	str	r3, [r4, #20]
 800a460:	b002      	add	sp, #8
 800a462:	bd70      	pop	{r4, r5, r6, pc}
 800a464:	466a      	mov	r2, sp
 800a466:	ab01      	add	r3, sp, #4
 800a468:	f7ff ffc8 	bl	800a3fc <__swhatbuf_r>
 800a46c:	9900      	ldr	r1, [sp, #0]
 800a46e:	4605      	mov	r5, r0
 800a470:	4630      	mov	r0, r6
 800a472:	f7ff f969 	bl	8009748 <_malloc_r>
 800a476:	b948      	cbnz	r0, 800a48c <__smakebuf_r+0x44>
 800a478:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a47c:	059a      	lsls	r2, r3, #22
 800a47e:	d4ef      	bmi.n	800a460 <__smakebuf_r+0x18>
 800a480:	f023 0303 	bic.w	r3, r3, #3
 800a484:	f043 0302 	orr.w	r3, r3, #2
 800a488:	81a3      	strh	r3, [r4, #12]
 800a48a:	e7e3      	b.n	800a454 <__smakebuf_r+0xc>
 800a48c:	4b0d      	ldr	r3, [pc, #52]	; (800a4c4 <__smakebuf_r+0x7c>)
 800a48e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a490:	89a3      	ldrh	r3, [r4, #12]
 800a492:	6020      	str	r0, [r4, #0]
 800a494:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a498:	81a3      	strh	r3, [r4, #12]
 800a49a:	9b00      	ldr	r3, [sp, #0]
 800a49c:	6120      	str	r0, [r4, #16]
 800a49e:	6163      	str	r3, [r4, #20]
 800a4a0:	9b01      	ldr	r3, [sp, #4]
 800a4a2:	b15b      	cbz	r3, 800a4bc <__smakebuf_r+0x74>
 800a4a4:	4630      	mov	r0, r6
 800a4a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a4aa:	f000 f8d1 	bl	800a650 <_isatty_r>
 800a4ae:	b128      	cbz	r0, 800a4bc <__smakebuf_r+0x74>
 800a4b0:	89a3      	ldrh	r3, [r4, #12]
 800a4b2:	f023 0303 	bic.w	r3, r3, #3
 800a4b6:	f043 0301 	orr.w	r3, r3, #1
 800a4ba:	81a3      	strh	r3, [r4, #12]
 800a4bc:	89a0      	ldrh	r0, [r4, #12]
 800a4be:	4305      	orrs	r5, r0
 800a4c0:	81a5      	strh	r5, [r4, #12]
 800a4c2:	e7cd      	b.n	800a460 <__smakebuf_r+0x18>
 800a4c4:	0800a255 	.word	0x0800a255

0800a4c8 <_malloc_usable_size_r>:
 800a4c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4cc:	1f18      	subs	r0, r3, #4
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	bfbc      	itt	lt
 800a4d2:	580b      	ldrlt	r3, [r1, r0]
 800a4d4:	18c0      	addlt	r0, r0, r3
 800a4d6:	4770      	bx	lr

0800a4d8 <_raise_r>:
 800a4d8:	291f      	cmp	r1, #31
 800a4da:	b538      	push	{r3, r4, r5, lr}
 800a4dc:	4604      	mov	r4, r0
 800a4de:	460d      	mov	r5, r1
 800a4e0:	d904      	bls.n	800a4ec <_raise_r+0x14>
 800a4e2:	2316      	movs	r3, #22
 800a4e4:	6003      	str	r3, [r0, #0]
 800a4e6:	f04f 30ff 	mov.w	r0, #4294967295
 800a4ea:	bd38      	pop	{r3, r4, r5, pc}
 800a4ec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a4ee:	b112      	cbz	r2, 800a4f6 <_raise_r+0x1e>
 800a4f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a4f4:	b94b      	cbnz	r3, 800a50a <_raise_r+0x32>
 800a4f6:	4620      	mov	r0, r4
 800a4f8:	f000 f830 	bl	800a55c <_getpid_r>
 800a4fc:	462a      	mov	r2, r5
 800a4fe:	4601      	mov	r1, r0
 800a500:	4620      	mov	r0, r4
 800a502:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a506:	f000 b817 	b.w	800a538 <_kill_r>
 800a50a:	2b01      	cmp	r3, #1
 800a50c:	d00a      	beq.n	800a524 <_raise_r+0x4c>
 800a50e:	1c59      	adds	r1, r3, #1
 800a510:	d103      	bne.n	800a51a <_raise_r+0x42>
 800a512:	2316      	movs	r3, #22
 800a514:	6003      	str	r3, [r0, #0]
 800a516:	2001      	movs	r0, #1
 800a518:	e7e7      	b.n	800a4ea <_raise_r+0x12>
 800a51a:	2400      	movs	r4, #0
 800a51c:	4628      	mov	r0, r5
 800a51e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a522:	4798      	blx	r3
 800a524:	2000      	movs	r0, #0
 800a526:	e7e0      	b.n	800a4ea <_raise_r+0x12>

0800a528 <raise>:
 800a528:	4b02      	ldr	r3, [pc, #8]	; (800a534 <raise+0xc>)
 800a52a:	4601      	mov	r1, r0
 800a52c:	6818      	ldr	r0, [r3, #0]
 800a52e:	f7ff bfd3 	b.w	800a4d8 <_raise_r>
 800a532:	bf00      	nop
 800a534:	20000028 	.word	0x20000028

0800a538 <_kill_r>:
 800a538:	b538      	push	{r3, r4, r5, lr}
 800a53a:	2300      	movs	r3, #0
 800a53c:	4d06      	ldr	r5, [pc, #24]	; (800a558 <_kill_r+0x20>)
 800a53e:	4604      	mov	r4, r0
 800a540:	4608      	mov	r0, r1
 800a542:	4611      	mov	r1, r2
 800a544:	602b      	str	r3, [r5, #0]
 800a546:	f7f7 fadc 	bl	8001b02 <_kill>
 800a54a:	1c43      	adds	r3, r0, #1
 800a54c:	d102      	bne.n	800a554 <_kill_r+0x1c>
 800a54e:	682b      	ldr	r3, [r5, #0]
 800a550:	b103      	cbz	r3, 800a554 <_kill_r+0x1c>
 800a552:	6023      	str	r3, [r4, #0]
 800a554:	bd38      	pop	{r3, r4, r5, pc}
 800a556:	bf00      	nop
 800a558:	20000564 	.word	0x20000564

0800a55c <_getpid_r>:
 800a55c:	f7f7 baca 	b.w	8001af4 <_getpid>

0800a560 <__sread>:
 800a560:	b510      	push	{r4, lr}
 800a562:	460c      	mov	r4, r1
 800a564:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a568:	f000 f894 	bl	800a694 <_read_r>
 800a56c:	2800      	cmp	r0, #0
 800a56e:	bfab      	itete	ge
 800a570:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a572:	89a3      	ldrhlt	r3, [r4, #12]
 800a574:	181b      	addge	r3, r3, r0
 800a576:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a57a:	bfac      	ite	ge
 800a57c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a57e:	81a3      	strhlt	r3, [r4, #12]
 800a580:	bd10      	pop	{r4, pc}

0800a582 <__swrite>:
 800a582:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a586:	461f      	mov	r7, r3
 800a588:	898b      	ldrh	r3, [r1, #12]
 800a58a:	4605      	mov	r5, r0
 800a58c:	05db      	lsls	r3, r3, #23
 800a58e:	460c      	mov	r4, r1
 800a590:	4616      	mov	r6, r2
 800a592:	d505      	bpl.n	800a5a0 <__swrite+0x1e>
 800a594:	2302      	movs	r3, #2
 800a596:	2200      	movs	r2, #0
 800a598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a59c:	f000 f868 	bl	800a670 <_lseek_r>
 800a5a0:	89a3      	ldrh	r3, [r4, #12]
 800a5a2:	4632      	mov	r2, r6
 800a5a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a5a8:	81a3      	strh	r3, [r4, #12]
 800a5aa:	4628      	mov	r0, r5
 800a5ac:	463b      	mov	r3, r7
 800a5ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5b6:	f000 b817 	b.w	800a5e8 <_write_r>

0800a5ba <__sseek>:
 800a5ba:	b510      	push	{r4, lr}
 800a5bc:	460c      	mov	r4, r1
 800a5be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5c2:	f000 f855 	bl	800a670 <_lseek_r>
 800a5c6:	1c43      	adds	r3, r0, #1
 800a5c8:	89a3      	ldrh	r3, [r4, #12]
 800a5ca:	bf15      	itete	ne
 800a5cc:	6560      	strne	r0, [r4, #84]	; 0x54
 800a5ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a5d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a5d6:	81a3      	strheq	r3, [r4, #12]
 800a5d8:	bf18      	it	ne
 800a5da:	81a3      	strhne	r3, [r4, #12]
 800a5dc:	bd10      	pop	{r4, pc}

0800a5de <__sclose>:
 800a5de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5e2:	f000 b813 	b.w	800a60c <_close_r>
	...

0800a5e8 <_write_r>:
 800a5e8:	b538      	push	{r3, r4, r5, lr}
 800a5ea:	4604      	mov	r4, r0
 800a5ec:	4608      	mov	r0, r1
 800a5ee:	4611      	mov	r1, r2
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	4d05      	ldr	r5, [pc, #20]	; (800a608 <_write_r+0x20>)
 800a5f4:	602a      	str	r2, [r5, #0]
 800a5f6:	461a      	mov	r2, r3
 800a5f8:	f7f7 faba 	bl	8001b70 <_write>
 800a5fc:	1c43      	adds	r3, r0, #1
 800a5fe:	d102      	bne.n	800a606 <_write_r+0x1e>
 800a600:	682b      	ldr	r3, [r5, #0]
 800a602:	b103      	cbz	r3, 800a606 <_write_r+0x1e>
 800a604:	6023      	str	r3, [r4, #0]
 800a606:	bd38      	pop	{r3, r4, r5, pc}
 800a608:	20000564 	.word	0x20000564

0800a60c <_close_r>:
 800a60c:	b538      	push	{r3, r4, r5, lr}
 800a60e:	2300      	movs	r3, #0
 800a610:	4d05      	ldr	r5, [pc, #20]	; (800a628 <_close_r+0x1c>)
 800a612:	4604      	mov	r4, r0
 800a614:	4608      	mov	r0, r1
 800a616:	602b      	str	r3, [r5, #0]
 800a618:	f7f7 fac6 	bl	8001ba8 <_close>
 800a61c:	1c43      	adds	r3, r0, #1
 800a61e:	d102      	bne.n	800a626 <_close_r+0x1a>
 800a620:	682b      	ldr	r3, [r5, #0]
 800a622:	b103      	cbz	r3, 800a626 <_close_r+0x1a>
 800a624:	6023      	str	r3, [r4, #0]
 800a626:	bd38      	pop	{r3, r4, r5, pc}
 800a628:	20000564 	.word	0x20000564

0800a62c <_fstat_r>:
 800a62c:	b538      	push	{r3, r4, r5, lr}
 800a62e:	2300      	movs	r3, #0
 800a630:	4d06      	ldr	r5, [pc, #24]	; (800a64c <_fstat_r+0x20>)
 800a632:	4604      	mov	r4, r0
 800a634:	4608      	mov	r0, r1
 800a636:	4611      	mov	r1, r2
 800a638:	602b      	str	r3, [r5, #0]
 800a63a:	f7f7 fac0 	bl	8001bbe <_fstat>
 800a63e:	1c43      	adds	r3, r0, #1
 800a640:	d102      	bne.n	800a648 <_fstat_r+0x1c>
 800a642:	682b      	ldr	r3, [r5, #0]
 800a644:	b103      	cbz	r3, 800a648 <_fstat_r+0x1c>
 800a646:	6023      	str	r3, [r4, #0]
 800a648:	bd38      	pop	{r3, r4, r5, pc}
 800a64a:	bf00      	nop
 800a64c:	20000564 	.word	0x20000564

0800a650 <_isatty_r>:
 800a650:	b538      	push	{r3, r4, r5, lr}
 800a652:	2300      	movs	r3, #0
 800a654:	4d05      	ldr	r5, [pc, #20]	; (800a66c <_isatty_r+0x1c>)
 800a656:	4604      	mov	r4, r0
 800a658:	4608      	mov	r0, r1
 800a65a:	602b      	str	r3, [r5, #0]
 800a65c:	f7f7 fabe 	bl	8001bdc <_isatty>
 800a660:	1c43      	adds	r3, r0, #1
 800a662:	d102      	bne.n	800a66a <_isatty_r+0x1a>
 800a664:	682b      	ldr	r3, [r5, #0]
 800a666:	b103      	cbz	r3, 800a66a <_isatty_r+0x1a>
 800a668:	6023      	str	r3, [r4, #0]
 800a66a:	bd38      	pop	{r3, r4, r5, pc}
 800a66c:	20000564 	.word	0x20000564

0800a670 <_lseek_r>:
 800a670:	b538      	push	{r3, r4, r5, lr}
 800a672:	4604      	mov	r4, r0
 800a674:	4608      	mov	r0, r1
 800a676:	4611      	mov	r1, r2
 800a678:	2200      	movs	r2, #0
 800a67a:	4d05      	ldr	r5, [pc, #20]	; (800a690 <_lseek_r+0x20>)
 800a67c:	602a      	str	r2, [r5, #0]
 800a67e:	461a      	mov	r2, r3
 800a680:	f7f7 fab6 	bl	8001bf0 <_lseek>
 800a684:	1c43      	adds	r3, r0, #1
 800a686:	d102      	bne.n	800a68e <_lseek_r+0x1e>
 800a688:	682b      	ldr	r3, [r5, #0]
 800a68a:	b103      	cbz	r3, 800a68e <_lseek_r+0x1e>
 800a68c:	6023      	str	r3, [r4, #0]
 800a68e:	bd38      	pop	{r3, r4, r5, pc}
 800a690:	20000564 	.word	0x20000564

0800a694 <_read_r>:
 800a694:	b538      	push	{r3, r4, r5, lr}
 800a696:	4604      	mov	r4, r0
 800a698:	4608      	mov	r0, r1
 800a69a:	4611      	mov	r1, r2
 800a69c:	2200      	movs	r2, #0
 800a69e:	4d05      	ldr	r5, [pc, #20]	; (800a6b4 <_read_r+0x20>)
 800a6a0:	602a      	str	r2, [r5, #0]
 800a6a2:	461a      	mov	r2, r3
 800a6a4:	f7f7 fa47 	bl	8001b36 <_read>
 800a6a8:	1c43      	adds	r3, r0, #1
 800a6aa:	d102      	bne.n	800a6b2 <_read_r+0x1e>
 800a6ac:	682b      	ldr	r3, [r5, #0]
 800a6ae:	b103      	cbz	r3, 800a6b2 <_read_r+0x1e>
 800a6b0:	6023      	str	r3, [r4, #0]
 800a6b2:	bd38      	pop	{r3, r4, r5, pc}
 800a6b4:	20000564 	.word	0x20000564

0800a6b8 <_init>:
 800a6b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ba:	bf00      	nop
 800a6bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6be:	bc08      	pop	{r3}
 800a6c0:	469e      	mov	lr, r3
 800a6c2:	4770      	bx	lr

0800a6c4 <_fini>:
 800a6c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6c6:	bf00      	nop
 800a6c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6ca:	bc08      	pop	{r3}
 800a6cc:	469e      	mov	lr, r3
 800a6ce:	4770      	bx	lr
