{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509136152931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509136152998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 22:29:12 2017 " "Processing started: Fri Oct 27 22:29:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509136152998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136152998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c neo430_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c neo430_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136152998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509136154315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509136154315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_wdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_wdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_wdt-neo430_wdt_rtl " "Found design unit 1: neo430_wdt-neo430_wdt_rtl" {  } { { "../rtl/core/neo430_wdt.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_wdt.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176096 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_wdt " "Found entity 1: neo430_wdt" {  } { { "../rtl/core/neo430_wdt.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_wdt.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_wb_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_wb_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_wb_interface-neo430_wb_interface_rtl " "Found design unit 1: neo430_wb_interface-neo430_wb_interface_rtl" {  } { { "../rtl/core/neo430_wb_interface.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_wb_interface.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176098 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_wb_interface " "Found entity 1: neo430_wb_interface" {  } { { "../rtl/core/neo430_wb_interface.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_wb_interface.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_usart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_usart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_usart-neo430_usart_rtl " "Found design unit 1: neo430_usart-neo430_usart_rtl" {  } { { "../rtl/core/neo430_usart.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_usart.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176099 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_usart " "Found entity 1: neo430_usart" {  } { { "../rtl/core/neo430_usart.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_usart.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_top-neo430_top_rtl " "Found design unit 1: neo430_top-neo430_top_rtl" {  } { { "../rtl/core/neo430_top.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176101 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_top " "Found entity 1: neo430_top" {  } { { "../rtl/core/neo430_top.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_timer-neo430_timer_rtl " "Found design unit 1: neo430_timer-neo430_timer_rtl" {  } { { "../rtl/core/neo430_timer.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_timer.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176102 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_timer " "Found entity 1: neo430_timer" {  } { { "../rtl/core/neo430_timer.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_timer.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_sysconfig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_sysconfig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_sysconfig-neo430_sysconfig_rtl " "Found design unit 1: neo430_sysconfig-neo430_sysconfig_rtl" {  } { { "../rtl/core/neo430_sysconfig.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_sysconfig.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176103 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_sysconfig " "Found entity 1: neo430_sysconfig" {  } { { "../rtl/core/neo430_sysconfig.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_sysconfig.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_reg_file-neo430_reg_file_rtl " "Found design unit 1: neo430_reg_file-neo430_reg_file_rtl" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176105 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_reg_file " "Found entity 1: neo430_reg_file" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_package " "Found design unit 1: neo430_package" {  } { { "../rtl/core/neo430_package.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_package.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neo430_package-body " "Found design unit 2: neo430_package-body" {  } { { "../rtl/core/neo430_package.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_package.vhd" 585 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_imem-neo430_imem_rtl " "Found design unit 1: neo430_imem-neo430_imem_rtl" {  } { { "../rtl/core/neo430_imem.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_imem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176109 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_imem " "Found entity 1: neo430_imem" {  } { { "../rtl/core/neo430_imem.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_imem.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_gpio-neo430_gpio_rtl " "Found design unit 1: neo430_gpio-neo430_gpio_rtl" {  } { { "../rtl/core/neo430_gpio.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_gpio.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176110 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_gpio " "Found entity 1: neo430_gpio" {  } { { "../rtl/core/neo430_gpio.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_gpio.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_dmem-neo430_dmem_rtl " "Found design unit 1: neo430_dmem-neo430_dmem_rtl" {  } { { "../rtl/core/neo430_dmem.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_dmem.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176111 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_dmem " "Found entity 1: neo430_dmem" {  } { { "../rtl/core/neo430_dmem.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_dmem.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_cpu-neo430_cpu_rtl " "Found design unit 1: neo430_cpu-neo430_cpu_rtl" {  } { { "../rtl/core/neo430_cpu.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176112 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_cpu " "Found entity 1: neo430_cpu" {  } { { "../rtl/core/neo430_cpu.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_control-neo430_control_rtl " "Found design unit 1: neo430_control-neo430_control_rtl" {  } { { "../rtl/core/neo430_control.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_control.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176114 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_control " "Found entity 1: neo430_control" {  } { { "../rtl/core/neo430_control.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_control.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cfu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_cfu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_cfu-neo430_cfu_rtl " "Found design unit 1: neo430_cfu-neo430_cfu_rtl" {  } { { "../rtl/core/neo430_cfu.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cfu.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176115 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_cfu " "Found entity 1: neo430_cfu" {  } { { "../rtl/core/neo430_cfu.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cfu.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_bootloader_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_bootloader_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_bootloader_image " "Found design unit 1: neo430_bootloader_image" {  } { { "../rtl/core/neo430_bootloader_image.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_bootloader_image.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_boot_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_boot_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_boot_rom-neo430_boot_rom_rtl " "Found design unit 1: neo430_boot_rom-neo430_boot_rom_rtl" {  } { { "../rtl/core/neo430_boot_rom.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_boot_rom.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176119 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_boot_rom " "Found entity 1: neo430_boot_rom" {  } { { "../rtl/core/neo430_boot_rom.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_boot_rom.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_application_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_application_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_application_image " "Found design unit 1: neo430_application_image" {  } { { "../rtl/core/neo430_application_image.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_application_image.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_alu-neo430_alu_rtl " "Found design unit 1: neo430_alu-neo430_alu_rtl" {  } { { "../rtl/core/neo430_alu.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_alu.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176121 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_alu " "Found entity 1: neo430_alu" {  } { { "../rtl/core/neo430_alu.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_alu.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/core/neo430_addr_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_addr_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_addr_gen-neo430_addr_gen_rtl " "Found design unit 1: neo430_addr_gen-neo430_addr_gen_rtl" {  } { { "../rtl/core/neo430_addr_gen.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_addr_gen.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176122 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_addr_gen " "Found entity 1: neo430_addr_gen" {  } { { "../rtl/core/neo430_addr_gen.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_addr_gen.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/greblus/fpga_fun/neo430/rtl/top_templates/neo430_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/top_templates/neo430_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neo430_test-neo430_test_rtl " "Found design unit 1: neo430_test-neo430_test_rtl" {  } { { "../rtl/top_templates/neo430_test.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/top_templates/neo430_test.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176123 ""} { "Info" "ISGN_ENTITY_NAME" "1 neo430_test " "Found entity 1: neo430_test" {  } { { "../rtl/top_templates/neo430_test.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/top_templates/neo430_test.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136176123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neo430_test " "Elaborating entity \"neo430_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509136176304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_top neo430_top:neo430_top_test_inst " "Elaborating entity \"neo430_top\" for hierarchy \"neo430_top:neo430_top_test_inst\"" {  } { { "../rtl/top_templates/neo430_test.vhd" "neo430_top_test_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/top_templates/neo430_test.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136176340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_cpu neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst " "Elaborating entity \"neo430_cpu\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "neo430_cpu_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136176346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_control neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_control:neo430_control_inst " "Elaborating entity \"neo430_control\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_control:neo430_control_inst\"" {  } { { "../rtl/core/neo430_cpu.vhd" "neo430_control_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136176349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_reg_file neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst " "Elaborating entity \"neo430_reg_file\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\"" {  } { { "../rtl/core/neo430_cpu.vhd" "neo430_reg_file_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136176368 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sreg neo430_reg_file.vhd(91) " "VHDL Process Statement warning at neo430_reg_file.vhd(91): inferring latch(es) for signal or variable \"sreg\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509136176371 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sreg\[5\] neo430_reg_file.vhd(91) " "Inferred latch for \"sreg\[5\]\" at neo430_reg_file.vhd(91)" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176371 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sreg\[6\] neo430_reg_file.vhd(91) " "Inferred latch for \"sreg\[6\]\" at neo430_reg_file.vhd(91)" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176371 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sreg\[7\] neo430_reg_file.vhd(91) " "Inferred latch for \"sreg\[7\]\" at neo430_reg_file.vhd(91)" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176371 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sreg\[9\] neo430_reg_file.vhd(91) " "Inferred latch for \"sreg\[9\]\" at neo430_reg_file.vhd(91)" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176371 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sreg\[10\] neo430_reg_file.vhd(91) " "Inferred latch for \"sreg\[10\]\" at neo430_reg_file.vhd(91)" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176371 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sreg\[11\] neo430_reg_file.vhd(91) " "Inferred latch for \"sreg\[11\]\" at neo430_reg_file.vhd(91)" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176371 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sreg\[12\] neo430_reg_file.vhd(91) " "Inferred latch for \"sreg\[12\]\" at neo430_reg_file.vhd(91)" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176371 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sreg\[13\] neo430_reg_file.vhd(91) " "Inferred latch for \"sreg\[13\]\" at neo430_reg_file.vhd(91)" {  } { { "../rtl/core/neo430_reg_file.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136176371 "|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_alu neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_alu:neo430_alu_inst " "Elaborating entity \"neo430_alu\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_alu:neo430_alu_inst\"" {  } { { "../rtl/core/neo430_cpu.vhd" "neo430_alu_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136176372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_addr_gen neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_addr_gen:neo430_addr_gen_inst " "Elaborating entity \"neo430_addr_gen\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_addr_gen:neo430_addr_gen_inst\"" {  } { { "../rtl/core/neo430_cpu.vhd" "neo430_addr_gen_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136176377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_imem neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst " "Elaborating entity \"neo430_imem\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "neo430_imem_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136176383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_dmem neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst " "Elaborating entity \"neo430_dmem\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "neo430_dmem_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136176390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\|altsyncram:dmem_file\[0\]\[15\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\|altsyncram:dmem_file\[0\]\[15\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136177043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\|altsyncram:dmem_file\[0\]\[15\]__1 " "Elaborated megafunction instantiation \"neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\|altsyncram:dmem_file\[0\]\[15\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136177045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\|altsyncram:dmem_file\[0\]\[15\]__1 " "Instantiated megafunction \"neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\|altsyncram:dmem_file\[0\]\[15\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136177046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136177046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136177046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136177046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136177046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136177046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136177046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136177046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136177046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136177046 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509136177046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1f81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1f81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1f81 " "Found entity 1: altsyncram_1f81" {  } { { "db/altsyncram_1f81.tdf" "" { Text "/home/greblus/fpga_fun/neo430/neo/db/altsyncram_1f81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136177109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136177109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1f81 neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\|altsyncram:dmem_file\[0\]\[15\]__1\|altsyncram_1f81:auto_generated " "Elaborating entity \"altsyncram_1f81\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_dmem:neo430_dmem_inst\|altsyncram:dmem_file\[0\]\[15\]__1\|altsyncram_1f81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136177110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_boot_rom neo430_top:neo430_top_test_inst\|neo430_boot_rom:\\neo430_boot_rom_inst_true:neo430_boot_rom_inst " "Elaborating entity \"neo430_boot_rom\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_boot_rom:\\neo430_boot_rom_inst_true:neo430_boot_rom_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "\\neo430_boot_rom_inst_true:neo430_boot_rom_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136177138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_wb_interface neo430_top:neo430_top_test_inst\|neo430_wb_interface:\\neo430_wb32_if_inst_true:neo430_wb32_inst " "Elaborating entity \"neo430_wb_interface\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_wb_interface:\\neo430_wb32_if_inst_true:neo430_wb32_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "\\neo430_wb32_if_inst_true:neo430_wb32_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136177156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_usart neo430_top:neo430_top_test_inst\|neo430_usart:\\neo430_usart_inst_true:neo430_usart_inst " "Elaborating entity \"neo430_usart\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_usart:\\neo430_usart_inst_true:neo430_usart_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "\\neo430_usart_inst_true:neo430_usart_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136177160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_gpio neo430_top:neo430_top_test_inst\|neo430_gpio:\\neo430_gpio_inst_true:neo430_gpio_inst " "Elaborating entity \"neo430_gpio\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_gpio:\\neo430_gpio_inst_true:neo430_gpio_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "\\neo430_gpio_inst_true:neo430_gpio_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136177165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_timer neo430_top:neo430_top_test_inst\|neo430_timer:\\neo430_timer_inst_true:neo430_timer_inst " "Elaborating entity \"neo430_timer\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_timer:\\neo430_timer_inst_true:neo430_timer_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "\\neo430_timer_inst_true:neo430_timer_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136177177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_wdt neo430_top:neo430_top_test_inst\|neo430_wdt:\\neo430_wdt_inst_true:neo430_wdt_inst " "Elaborating entity \"neo430_wdt\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_wdt:\\neo430_wdt_inst_true:neo430_wdt_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "\\neo430_wdt_inst_true:neo430_wdt_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136177180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neo430_sysconfig neo430_top:neo430_top_test_inst\|neo430_sysconfig:neo430_sysconfig_inst " "Elaborating entity \"neo430_sysconfig\" for hierarchy \"neo430_top:neo430_top_test_inst\|neo430_sysconfig:neo430_sysconfig_inst\"" {  } { { "../rtl/core/neo430_top.vhd" "neo430_sysconfig_inst" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136177200 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\|reg_file_rtl_0 " "Inferred RAM node \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\|reg_file_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1509136180166 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "neo430_top:neo430_top_test_inst\|neo430_sysconfig:neo430_sysconfig_inst\|irqvec_mem " "RAM logic \"neo430_top:neo430_top_test_inst\|neo430_sysconfig:neo430_sysconfig_inst\|irqvec_mem\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/core/neo430_sysconfig.vhd" "irqvec_mem" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_sysconfig.vhd" 90 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1509136180172 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1509136180172 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\|reg_file_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\|reg_file_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|imem_file_h_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|imem_file_h_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/neo430_test.ram1_neo430_imem_ca1e2f00.hdl.mif " "Parameter INIT_FILE set to db/neo430_test.ram1_neo430_imem_ca1e2f00.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|imem_file_l_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|imem_file_l_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/neo430_test.ram0_neo430_imem_ca1e2f00.hdl.mif " "Parameter INIT_FILE set to db/neo430_test.ram0_neo430_imem_ca1e2f00.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "neo430_top:neo430_top_test_inst\|neo430_boot_rom:\\neo430_boot_rom_inst_true:neo430_boot_rom_inst\|Mux15_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neo430_top:neo430_top_test_inst\|neo430_boot_rom:\\neo430_boot_rom_inst_true:neo430_boot_rom_inst\|Mux15_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE test.neo430_test0.rtl.mif " "Parameter INIT_FILE set to test.neo430_test0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1509136181048 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509136181048 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1509136181048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\|altsyncram:reg_file_rtl_0 " "Elaborated megafunction instantiation \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\|altsyncram:reg_file_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136181102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\|altsyncram:reg_file_rtl_0 " "Instantiated megafunction \"neo430_top:neo430_top_test_inst\|neo430_cpu:neo430_cpu_inst\|neo430_reg_file:neo430_reg_file_inst\|altsyncram:reg_file_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181102 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509136181102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_scc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_scc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_scc1 " "Found entity 1: altsyncram_scc1" {  } { { "db/altsyncram_scc1.tdf" "" { Text "/home/greblus/fpga_fun/neo430/neo/db/altsyncram_scc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136181168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136181168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|altsyncram:imem_file_h_rtl_0 " "Elaborated megafunction instantiation \"neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|altsyncram:imem_file_h_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136181184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|altsyncram:imem_file_h_rtl_0 " "Instantiated megafunction \"neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|altsyncram:imem_file_h_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/neo430_test.ram1_neo430_imem_ca1e2f00.hdl.mif " "Parameter \"INIT_FILE\" = \"db/neo430_test.ram1_neo430_imem_ca1e2f00.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181184 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509136181184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ql91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ql91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ql91 " "Found entity 1: altsyncram_ql91" {  } { { "db/altsyncram_ql91.tdf" "" { Text "/home/greblus/fpga_fun/neo430/neo/db/altsyncram_ql91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136181247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136181247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|altsyncram:imem_file_l_rtl_0 " "Elaborated megafunction instantiation \"neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|altsyncram:imem_file_l_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136181259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|altsyncram:imem_file_l_rtl_0 " "Instantiated megafunction \"neo430_top:neo430_top_test_inst\|neo430_imem:neo430_imem_inst\|altsyncram:imem_file_l_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/neo430_test.ram0_neo430_imem_ca1e2f00.hdl.mif " "Parameter \"INIT_FILE\" = \"db/neo430_test.ram0_neo430_imem_ca1e2f00.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181259 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509136181259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pl91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pl91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pl91 " "Found entity 1: altsyncram_pl91" {  } { { "db/altsyncram_pl91.tdf" "" { Text "/home/greblus/fpga_fun/neo430/neo/db/altsyncram_pl91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136181319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136181319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neo430_top:neo430_top_test_inst\|neo430_boot_rom:\\neo430_boot_rom_inst_true:neo430_boot_rom_inst\|altsyncram:Mux15_rtl_0 " "Elaborated megafunction instantiation \"neo430_top:neo430_top_test_inst\|neo430_boot_rom:\\neo430_boot_rom_inst_true:neo430_boot_rom_inst\|altsyncram:Mux15_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136181331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neo430_top:neo430_top_test_inst\|neo430_boot_rom:\\neo430_boot_rom_inst_true:neo430_boot_rom_inst\|altsyncram:Mux15_rtl_0 " "Instantiated megafunction \"neo430_top:neo430_top_test_inst\|neo430_boot_rom:\\neo430_boot_rom_inst_true:neo430_boot_rom_inst\|altsyncram:Mux15_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE test.neo430_test0.rtl.mif " "Parameter \"INIT_FILE\" = \"test.neo430_test0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509136181331 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509136181331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gmv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gmv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gmv " "Found entity 1: altsyncram_gmv" {  } { { "db/altsyncram_gmv.tdf" "" { Text "/home/greblus/fpga_fun/neo430/neo/db/altsyncram_gmv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509136181397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136181397 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/core/neo430_wdt.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/core/neo430_wdt.vhd" 105 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1509136181992 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1509136181992 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509136183103 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509136187680 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509136187680 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1428 " "Implemented 1428 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509136188220 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509136188220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1344 " "Implemented 1344 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509136188220 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1509136188220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509136188220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1041 " "Peak virtual memory: 1041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509136188244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 22:29:48 2017 " "Processing ended: Fri Oct 27 22:29:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509136188244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509136188244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509136188244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509136188244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1509136191296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509136191345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 22:29:49 2017 " "Processing started: Fri Oct 27 22:29:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509136191345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1509136191345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c neo430_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c neo430_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1509136191345 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1509136191875 ""}
{ "Info" "0" "" "Project  = test" {  } {  } 0 0 "Project  = test" 0 0 "Fitter" 0 0 1509136191876 ""}
{ "Info" "0" "" "Revision = neo430_test" {  } {  } 0 0 "Revision = neo430_test" 0 0 "Fitter" 0 0 1509136191876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1509136192045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1509136192045 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "neo430_test EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"neo430_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1509136192061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509136192179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509136192179 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1509136192465 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1509136192483 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509136192812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509136192812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509136192812 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1509136192812 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/greblus/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/greblus/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/neo430/neo/" { { 0 { 0 ""} 0 3283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509136192823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/greblus/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/greblus/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/neo430/neo/" { { 0 { 0 ""} 0 3285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509136192823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/greblus/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/greblus/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/neo430/neo/" { { 0 { 0 ""} 0 3287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509136192823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/greblus/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/greblus/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/neo430/neo/" { { 0 { 0 ""} 0 3289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509136192823 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1509136192823 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1509136192840 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1509136192903 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "neo430_test.sdc " "Synopsys Design Constraints File file not found: 'neo430_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1509136194418 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1509136194419 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1509136194458 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1509136194458 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1509136194459 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_i~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509136194842 ""}  } { { "../rtl/top_templates/neo430_test.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/top_templates/neo430_test.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/neo430/neo/" { { 0 { 0 ""} 0 3276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509136194842 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_i~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node rst_i~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509136194842 ""}  } { { "../rtl/top_templates/neo430_test.vhd" "" { Text "/home/greblus/fpga_fun/neo430/rtl/top_templates/neo430_test.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/greblus/fpga_fun/neo430/neo/" { { 0 { 0 ""} 0 3277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509136194842 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1509136195499 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509136195504 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509136195504 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509136195511 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509136195518 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1509136195528 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1509136195528 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1509136195533 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1509136195664 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1509136195669 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1509136195669 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509136195789 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1509136195940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1509136197219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509136197863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1509136197935 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1509136201617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509136201617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1509136202235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/home/greblus/fpga_fun/neo430/neo/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1509136204432 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1509136204432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1509136208043 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1509136208043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509136208046 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.78 " "Total time spent on timing analysis during the Fitter is 1.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1509136208322 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509136208355 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509136209019 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509136209020 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509136209759 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509136210655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1164 " "Peak virtual memory: 1164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509136212292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 22:30:12 2017 " "Processing ended: Fri Oct 27 22:30:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509136212292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509136212292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509136212292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1509136212292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1509136215280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509136215291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 22:30:14 2017 " "Processing started: Fri Oct 27 22:30:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509136215291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1509136215291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c neo430_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c neo430_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1509136215291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1509136215644 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1509136216352 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1509136216390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "827 " "Peak virtual memory: 827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509136217033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 22:30:17 2017 " "Processing ended: Fri Oct 27 22:30:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509136217033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509136217033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509136217033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1509136217033 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1509136217559 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1509136219094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509136219102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 22:30:18 2017 " "Processing started: Fri Oct 27 22:30:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509136219102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136219102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test -c neo430_test " "Command: quartus_sta test -c neo430_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136219102 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1509136219206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136219375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136219376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136219469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136219469 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "neo430_test.sdc " "Synopsys Design Constraints File file not found: 'neo430_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136219842 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136219843 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_i clk_i " "create_clock -period 1.000 -name clk_i clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1509136219854 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136219854 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136219865 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136219866 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1509136219867 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509136219878 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1509136220004 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136220004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.309 " "Worst-case setup slack is -12.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136220005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136220005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.309           -4708.659 clk_i  " "  -12.309           -4708.659 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136220005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136220005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.432 " "Worst-case hold slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136220014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136220014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 clk_i  " "    0.432               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136220014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136220014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.435 " "Worst-case recovery slack is -2.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136220017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136220017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.435            -100.024 clk_i  " "   -2.435            -100.024 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136220017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136220017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.065 " "Worst-case removal slack is 1.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136220020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136220020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.065               0.000 clk_i  " "    1.065               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136220020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136220020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136220021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136220021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -921.693 clk_i  " "   -3.201            -921.693 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136220021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136220021 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509136220145 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136220145 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509136220150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136220194 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136221159 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136221426 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1509136221475 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136221475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.478 " "Worst-case setup slack is -11.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136221478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136221478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.478           -4370.831 clk_i  " "  -11.478           -4370.831 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136221478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136221478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136221497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136221497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 clk_i  " "    0.382               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136221497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136221497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.182 " "Worst-case recovery slack is -2.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136221504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136221504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.182             -86.200 clk_i  " "   -2.182             -86.200 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136221504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136221504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.964 " "Worst-case removal slack is 0.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136221512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136221512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.964               0.000 clk_i  " "    0.964               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136221512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136221512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136221516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136221516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -921.693 clk_i  " "   -3.201            -921.693 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136221516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136221516 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509136221801 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136221801 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509136221816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136222162 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1509136222181 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136222181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.658 " "Worst-case setup slack is -4.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136222186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136222186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.658           -1657.678 clk_i  " "   -4.658           -1657.678 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136222186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136222186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136222218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136222218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 clk_i  " "    0.171               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136222218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136222218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.491 " "Worst-case recovery slack is -0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136222228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136222228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.491              -9.816 clk_i  " "   -0.491              -9.816 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136222228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136222228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.474 " "Worst-case removal slack is 0.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136222241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136222241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 clk_i  " "    0.474               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136222241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136222241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136222247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136222247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -637.096 clk_i  " "   -3.000            -637.096 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509136222247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136222247 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509136222478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509136222478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509136222478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509136222478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.224 ns " "Worst Case Available Settling Time: 1.224 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509136222478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509136222478 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136222478 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136223428 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136223429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "832 " "Peak virtual memory: 832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509136223524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 22:30:23 2017 " "Processing ended: Fri Oct 27 22:30:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509136223524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509136223524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509136223524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136223524 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus Prime Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509136223852 ""}
