# Non-contiguous Aligned Load (LoadAlign)<a name="ZH-CN_TOPIC_0000001928912110"></a>

<!-- md-trans-meta sourceCommit=754fb95859dead826727a591e674261c6a829a08 translatedAt=2026-09-23T16:41:35.075Z pushedAt=2026-10-26T07:41:44.570Z nl=2 -->

## Applicable Products<a name="section1550532418810"></a>

<!-- npu="950" id1 -->
- Ascend 950PR&950DT products: supported
<!-- end id1 -->
<!-- npu="A3" id2 -->
- Atlas A3 products: not supported
<!-- end id2 -->
<!-- npu="910b" id3 -->
- Atlas A2 products: not supported
<!-- end id3 -->
<!-- npu="310b" id4 -->
- Atlas 200I/500 A2 inference products: not supported
<!-- end id4 -->
<!-- npu="310p" id5 -->
- Atlas inference products AI Core: not supported
<!-- end id5 -->
<!-- npu="310p" id6 -->
- Atlas inference products Vector Core: not supported
<!-- end id6 -->
<!-- npu="910" id7 -->
- Atlas training products: not supported
<!-- end id7 -->
<!-- @ref: asc-devkit/res/docs/zh/api/SIMD-API/basic_api/reg_vector_compute/reg_data_load/LoadAlign_noncontinuous_res.md#id1 -->

## Description<a name="section618mcpsimp"></a>

The header file path is `"basic_api/reg_compute/kernel_reg_compute_datacopy_intf.h"`.

LoadAlign copies data non-contiguously from the Unified Buffer (UB) to [RegTensor](../register_data_types/RegTensor.md). There are two types of APIs:

- Normal movement API: After one copy is completed, the UB address is not automatically updated, so the address must be updated manually in each iteration.
- PostUpdate extended movement API: After one copy is completed, the UB address is automatically updated, so the address does not need to be updated manually in each iteration.

## Prototype<a name="section620mcpsimp"></a>

- Normal movement API

    ```cpp
    template <typename T = DefaultType, DataCopyMode dataMode, typename U>
    __simd_callee__ inline void LoadAlign(U& dstReg, __ubuf__ T* srcAddr, uint32_t dataBlockStride, MaskReg& mask)
    ```

- **PostUpdate** extended movement API

    ```cpp
    template <typename T = DefaultType, DataCopyMode dataMode, PostLiteral postMode, typename U>
    __simd_callee__ inline void LoadAlign(U& dstReg, __ubuf__ T*& srcAddr, uint32_t dataBlockStride, uint32_t repeatStride, MaskReg& mask)
    ```

## Parameters<a name="section622mcpsimp"></a>

**Table 1** Template parameter description

| Parameter | Description |
|-----|-----|
| T | Data type of the source operand. For supported data types, see [data type](#data-type). |
| dataMode | Copy mode in the non-contiguous alignment scenario, DataCopyMode type. [Table 3 DataCopyMode parameter description](#table-3-datacopymode-parameter-description). |
| postMode | Controls whether to enable the automatic UB address update function (post update), PostLiteral type. For details, see [PostLiteral](../aux_data_types/PostLiteral.md). |
| U | RegTensor type of the destination operand. For example, RegTensor\<half>, which is automatically deduced by the compiler and does not need to be manually specified by the user. |

**Table 2** Parameter description

| Parameter | Input/Output | Description |
|-----|-----|-----|
| dstReg | Output | Destination operand, of the [RegTensor](../register_data_types/RegTensor.md) type. |
| srcAddr | Input/Output | Source operand, the UB start address, which must be 32-byte aligned. |
| dataBlockStride | Input | A single instruction copies eight DataBlocks at a time. This parameter indicates the interval between adjacent DataBlocks (the interval between the head of the preceding DataBlock and the head of the following DataBlock), in DataBlock (32B).<br>Note: When dataBlockStride=0, the first DataBlock is copied repeatedly. |
| repeatStride | Input | Address update step, in DataBlock (32B). repeatStride * sizeof(T) must be 32-byte aligned. Depending on the value of postMode, there are two cases:<br>&bull; POST_MODE_NORMAL: The actual UB start address for copying is srcAddr + repeatStride * 32B / sizeof(T), and the address is not updated after copying.<br>&bull; POST_MODE_UPDATE: The actual UB start address for copying is srcAddr, and after copying, the address is updated as srcAddr += repeatStride * 32B / sizeof(T). |
| mask | Input | Valid indication of the operation on source operand elements. For details, see [MaskReg](../register_data_types/MaskReg.md).<br>&bull; Because this API uses DataBlock as the data copy unit, when any element in a DataBlock is filtered as a valid element by mask, all data in that DataBlock is copied into RegTensor.<br>&bull; When all elements in a DataBlock are filtered as invalid elements by mask, the data in that DataBlock is not copied into RegTensor, and the elements at the corresponding positions are set to 0. No error is reported even if the UB is out of bounds. |

<a id="table-3-datacopymode-parameter-description"></a>
**Table 3** DataCopyMode parameter description

| Parameter | Description |
|-----|-----|
| DATA_BLOCK_COPY | DataBlock copy mode, that is, copying in units of DataBlock (32B). |

## Data Type

The data type of the destination operand must be consistent with that of the source operand. Supported data types are **b8**, **b16**, and **b32**.

## Return Value Description<a name="section1575141714439"></a>

None

## Constraints<a name="section11585101304320"></a>

- The address in the UB must be 32-byte aligned.
- The **RegTensor** template parameter **regTrait** supports only **RegTraitNumOne**.
- **repeatStride** * 32B / sizeof(T) must be 32-byte aligned.

## Example<a name="section642mcpsimp"></a>

```cpp
template <typename T>
__simd_vf__ inline void Compute(__ubuf__ T* dstAddr, __ubuf__ T* srcAddr, uint16_t repeatTimes)
{
    AscendC::Reg::RegTensor<T> srcReg;
    AscendC::Reg::MaskReg mask = AscendC::Reg::CreateMask<T>();
    for (uint16_t i = 0; i < repeatTimes; ++i) {
        AscendC::Reg::LoadAlign<T, AscendC::Reg::DataCopyMode::DATA_BLOCK_COPY, AscendC::Reg::PostLiteral::POST_MODE_UPDATE>(srcReg, srcAddr, 1, i * 8, mask);
        AscendC::Reg::StoreAlign<T, AscendC::Reg::DataCopyMode::DATA_BLOCK_COPY, AscendC::Reg::PostLiteral::POST_MODE_UPDATE>(dstAddr, srcReg, 1, i * 8, mask);
    }
}
```
