Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Sep 17 15:59:41 2022
| Host         : LAPTOP-DDI9TB7U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file phaser_datapath_control_sets_placed.rpt
| Design       : phaser_datapath
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             193 |           46 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+---------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                           | state_reg[2]_i_2_n_0   |                1 |              3 |
|  clk_IBUF_BUFG | PrevOutVal_next           | state_reg[2]_i_2_n_0   |                3 |             16 |
|  clk_IBUF_BUFG | input_reg[15]_i_1_n_0     | state_reg[2]_i_2_n_0   |                6 |             16 |
|  clk_IBUF_BUFG | PrevInVal_reg[15]_i_1_n_0 | b_reg[15]_i_2_n_0      |                4 |             16 |
|  clk_IBUF_BUFG | output_reg[31]_i_1_n_0    | state_reg[2]_i_2_n_0   |                4 |             16 |
|  clk_IBUF_BUFG | output_reg[31]_i_1_n_0    | output_reg[31]_i_3_n_0 |                4 |             16 |
|  clk_IBUF_BUFG | b_next                    | state_reg[2]_i_2_n_0   |                4 |             17 |
|  clk_IBUF_BUFG | MidVal_reg[31]_i_1_n_0    | b_reg[15]_i_2_n_0      |                8 |             32 |
|  clk_IBUF_BUFG | PrevOutVal_next           | b_reg[15]_i_2_n_0      |                7 |             32 |
|  clk_IBUF_BUFG | b_next                    | b_reg[15]_i_2_n_0      |                6 |             32 |
+----------------+---------------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 16+    |                     9 |
+--------+-----------------------+


