Time resolution is 1 ps
$finish called at time : 272 us : File "/home/kanish/System_Design_through_FPGA/Vivado/project_7segmentdisplayuart_updated/project_7segmentdisplayuart.srcs/sim_1/imports/Downloads/tb_uart_rx.sv" Line 53
