#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat May 13 00:24:29 2017
# Process ID: 1573
# Current directory: /home/arsanios
# Command line: vivado
# Log file: /home/arsanios/vivado.log
# Journal file: /home/arsanios/vivado.jou
#-----------------------------------------------------------
start_gui
open_project {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.xpr}
remove_files  -fileset Row_Counter {{/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/ip/Row_Counter/Row_Counter.xci}}
file delete -force {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/ip/Row_Counter}
file delete -force {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.ip_user_files/ip/Row_Counter} {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.ip_user_files/sim_scripts/Row_Counter}
import_files
remove_files  {{/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Row_counter_if.vhd}}
file delete -force {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Row_counter_if.vhd}
remove_files  {{/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/FSM_02.vhd} {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/MUX_2_1.vhd} {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/MUX_2_1_NOT.vhd} {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Mux_4_1.vhd} {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Serializer_8bit.vhd} {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Simple_Reg.vhd} {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/ip/Column_Counter/Column_Counter.xci}}
file delete -force {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/FSM_02.vhd} {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/MUX_2_1.vhd} {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/MUX_2_1_NOT.vhd} {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Mux_4_1.vhd} {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Serializer_8bit.vhd} {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/new/Simple_Reg.vhd} {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.srcs/sources_1/ip/Column_Counter}
file delete -force {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.ip_user_files/ip/Column_Counter} {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Final/Register_File.ip_user_files/sim_scripts/Column_Counter}
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property mark_debug false [get_nets [list Serializer_core_n_8 Serializer_core_n_3 Serializer_core_n_4 Serializer_core_n_5 Serializer_core_n_6 Serializer_core_n_7 Serializer_core_n_1 Serializer_core_n_2]]
disconnect_debug_port u_ila_0/probe10
disconnect_debug_port u_ila_0/probe11
disconnect_debug_port u_ila_0/probe12
disconnect_debug_port u_ila_0/probe13
disconnect_debug_port u_ila_0/probe14
disconnect_debug_port u_ila_0/probe15
disconnect_debug_port u_ila_0/probe16
disconnect_debug_port u_ila_0/probe17
delete_debug_port [get_debug_ports {u_ila_0/probe10 u_ila_0/probe11 u_ila_0/probe12 u_ila_0/probe13 u_ila_0/probe14 u_ila_0/probe15 u_ila_0/probe16 u_ila_0/probe17 }]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list Serializer_core/Clock_Wizard/inst/clk4x ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {SREGQ_20_OBUF[0]} {SREGQ_20_OBUF[1]} {SREGQ_20_OBUF[2]} {SREGQ_20_OBUF[3]} {SREGQ_20_OBUF[4]} {SREGQ_20_OBUF[5]} {SREGQ_20_OBUF[6]} {SREGQ_20_OBUF[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {SREGQ_00_OBUF[0]} {SREGQ_00_OBUF[1]} {SREGQ_00_OBUF[2]} {SREGQ_00_OBUF[3]} {SREGQ_00_OBUF[4]} {SREGQ_00_OBUF[5]} {SREGQ_00_OBUF[6]} {SREGQ_00_OBUF[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {SREGQ_22_OBUF[0]} {SREGQ_22_OBUF[1]} {SREGQ_22_OBUF[2]} {SREGQ_22_OBUF[3]} {SREGQ_22_OBUF[4]} {SREGQ_22_OBUF[5]} {SREGQ_22_OBUF[6]} {SREGQ_22_OBUF[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {SREGQ_02_OBUF[0]} {SREGQ_02_OBUF[1]} {SREGQ_02_OBUF[2]} {SREGQ_02_OBUF[3]} {SREGQ_02_OBUF[4]} {SREGQ_02_OBUF[5]} {SREGQ_02_OBUF[6]} {SREGQ_02_OBUF[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {SREGQ_11_OBUF[0]} {SREGQ_11_OBUF[1]} {SREGQ_11_OBUF[2]} {SREGQ_11_OBUF[3]} {SREGQ_11_OBUF[4]} {SREGQ_11_OBUF[5]} {SREGQ_11_OBUF[6]} {SREGQ_11_OBUF[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {SREGQ_12_OBUF[0]} {SREGQ_12_OBUF[1]} {SREGQ_12_OBUF[2]} {SREGQ_12_OBUF[3]} {SREGQ_12_OBUF[4]} {SREGQ_12_OBUF[5]} {SREGQ_12_OBUF[6]} {SREGQ_12_OBUF[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {SREGQ_01_OBUF[0]} {SREGQ_01_OBUF[1]} {SREGQ_01_OBUF[2]} {SREGQ_01_OBUF[3]} {SREGQ_01_OBUF[4]} {SREGQ_01_OBUF[5]} {SREGQ_01_OBUF[6]} {SREGQ_01_OBUF[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {SREGQ_10_OBUF[0]} {SREGQ_10_OBUF[1]} {SREGQ_10_OBUF[2]} {SREGQ_10_OBUF[3]} {SREGQ_10_OBUF[4]} {SREGQ_10_OBUF[5]} {SREGQ_10_OBUF[6]} {SREGQ_10_OBUF[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {SREGQ_21_OBUF[0]} {SREGQ_21_OBUF[1]} {SREGQ_21_OBUF[2]} {SREGQ_21_OBUF[3]} {SREGQ_21_OBUF[4]} {SREGQ_21_OBUF[5]} {SREGQ_21_OBUF[6]} {SREGQ_21_OBUF[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list READY_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list VALID_IBUF ]]
save_constraints
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
close_design
close_design
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
archive_project {/media/arsanios/myNtfs/Xilinx/DATA/Tesi/Projects/Register File/Register_File_Arsanios_Ayoub.xpr.zip} -force -include_config_settings
