`include "Types.sv"

module MEMStage(
    input clk,
    input reset,
    input EXMEM_t prev,
    Memory mem,
    output MEMWB_t result
);

    

endmodule