 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Mod_Add_Sub
Version: O-2018.06-SP1
Date   : Sun Nov 12 00:34:36 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: S1_reg_reg[143]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: cout_2_reg_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mod_Add_Sub        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  S1_reg_reg[143]/CK (DFFRQX1M)            0.00 #     0.00 r
  S1_reg_reg[143]/Q (DFFRQX1M)             1.13       1.13 r
  U4601/Y (NAND2X2M)                       0.81       1.94 f
  U4603/Y (OAI21X2M)                       1.00       2.95 r
  U4607/Y (AOI21X2M)                       0.63       3.58 f
  U2753/Y (OAI21X2M)                       1.00       4.58 r
  U2868/Y (AOI21X2M)                       0.49       5.07 f
  U2867/Y (OAI21X4M)                       0.37       5.44 r
  U2756/Y (AOI21X4M)                       0.40       5.84 f
  U2654/Y (OAI21X4M)                       0.40       6.25 r
  U6370/Y (AOI21X4M)                       0.22       6.47 f
  U1589/Y (OAI21X4M)                       0.56       7.03 r
  U1702/Y (AOI21X4M)                       0.39       7.42 f
  U6588/Y (OAI21X6M)                       0.47       7.90 r
  U6725/Y (AOI21X6M)                       0.28       8.18 f
  U6830/Y (OAI21X4M)                       0.54       8.72 r
  U3381/Y (AO21XLM)                        0.66       9.38 r
  cout_2_reg_reg/D (DFFRQX1M)              0.00       9.38 r
  data arrival time                                   9.38

  clock CLK (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  cout_2_reg_reg/CK (DFFRQX1M)             0.00       9.80 r
  library setup time                      -0.42       9.38
  data required time                                  9.38
  -----------------------------------------------------------
  data required time                                  9.38
  data arrival time                                  -9.38
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
