{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705681468868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705681468869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 19:24:28 2024 " "Processing started: Fri Jan 19 19:24:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705681468869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681468869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681468869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705681469140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705681469140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_block.v 1 1 " "Found 1 design units, including 1 entities, in source file register_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block " "Found entity 1: register_block" {  } { { "register_block.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/register_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_block.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_block " "Found entity 1: instruction_block" {  } { { "instruction_block.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/instruction_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/memory_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jump JUMP control_unit.v(4) " "Verilog HDL Declaration information at control_unit.v(4): object \"jump\" differs only in case from object \"JUMP\" in the same scope" {  } { { "control_unit.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/control_unit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705681476042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move MOVE control_unit.v(5) " "Verilog HDL Declaration information at control_unit.v(5): object \"move\" differs only in case from object \"MOVE\" in the same scope" {  } { { "control_unit.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/control_unit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705681476042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 2 2 " "Found 2 design units, including 2 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476043 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec13 " "Found entity 2: dec13" {  } { { "control_unit.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/control_unit.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_tb " "Found entity 1: control_tb" {  } { { "control_tb.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/control_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_2x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _2x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _2x1Mux " "Found entity 1: _2x1Mux" {  } { { "_2x1Mux.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/_2x1Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _4x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4x1Mux " "Found entity 1: _4x1Mux" {  } { { "_4x1Mux.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/_4x1Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _8x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8x1Mux " "Found entity 1: _8x1Mux" {  } { { "_8x1Mux.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/_8x1Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluand.v 1 1 " "Found 1 design units, including 1 entities, in source file aluand.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUand " "Found entity 1: ALUand" {  } { { "ALUand.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/ALUand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluless_than.v 1 1 " "Found 1 design units, including 1 entities, in source file aluless_than.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUless_than " "Found entity 1: ALUless_than" {  } { { "ALUless_than.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/ALUless_than.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunor.v 1 1 " "Found 1 design units, including 1 entities, in source file alunor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUnor " "Found entity 1: ALUnor" {  } { { "ALUnor.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/ALUnor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluor.v 1 1 " "Found 1 design units, including 1 entities, in source file aluor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUor " "Found entity 1: ALUor" {  } { { "ALUor.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/ALUor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluxor.v 1 1 " "Found 1 design units, including 1 entities, in source file aluxor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUxor " "Found entity 1: ALUxor" {  } { { "ALUxor.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/ALUxor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4bit " "Found entity 1: cla_4bit" {  } { { "cla_4bit.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/cla_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_16bit " "Found entity 1: cla_16bit" {  } { { "cla_16bit.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/cla_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/fullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.v 3 3 " "Found 3 design units, including 3 entities, in source file subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476064 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_subtractor " "Found entity 2: full_subtractor" {  } { { "subtractor.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/subtractor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476064 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtractor_adder " "Found entity 3: subtractor_adder" {  } { { "subtractor.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/subtractor.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/shift_left_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_blocktb.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_blocktb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_blocktb " "Found entity 1: memory_blocktb" {  } { { "memory_blocktb.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/memory_blocktb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_testbench " "Found entity 1: mips_testbench" {  } { { "mips_testbench.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/mips_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_block_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file register_block_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block_tb " "Found entity 1: register_block_tb" {  } { { "register_block_tb.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/register_block_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_block_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_block_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_block_tb " "Found entity 1: instruction_block_tb" {  } { { "instruction_block_tb.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/instruction_block_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705681476076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681476076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andc1 alu_control.v(6) " "Verilog HDL Implicit Net warning at alu_control.v(6): created implicit net for \"andc1\"" {  } { { "alu_control.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/alu_control.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705681476076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andc2 alu_control.v(7) " "Verilog HDL Implicit Net warning at alu_control.v(7): created implicit net for \"andc2\"" {  } { { "alu_control.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/alu_control.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705681476076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andc3 alu_control.v(8) " "Verilog HDL Implicit Net warning at alu_control.v(8): created implicit net for \"andc3\"" {  } { { "alu_control.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/alu_control.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705681476076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andc4 alu_control.v(9) " "Verilog HDL Implicit Net warning at alu_control.v(9): created implicit net for \"andc4\"" {  } { { "alu_control.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/alu_control.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705681476076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andc5 alu_control.v(12) " "Verilog HDL Implicit Net warning at alu_control.v(12): created implicit net for \"andc5\"" {  } { { "alu_control.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/alu_control.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705681476076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andc6 alu_control.v(13) " "Verilog HDL Implicit Net warning at alu_control.v(13): created implicit net for \"andc6\"" {  } { { "alu_control.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/alu_control.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705681476076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andc7 alu_control.v(14) " "Verilog HDL Implicit Net warning at alu_control.v(14): created implicit net for \"andc7\"" {  } { { "alu_control.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/alu_control.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705681476076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andc8 alu_control.v(17) " "Verilog HDL Implicit Net warning at alu_control.v(17): created implicit net for \"andc8\"" {  } { { "alu_control.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/alu_control.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705681476076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andc9 alu_control.v(18) " "Verilog HDL Implicit Net warning at alu_control.v(18): created implicit net for \"andc9\"" {  } { { "alu_control.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/alu_control.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705681476076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andc10 alu_control.v(19) " "Verilog HDL Implicit Net warning at alu_control.v(19): created implicit net for \"andc10\"" {  } { { "alu_control.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/alu_control.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705681476076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andc11 alu_control.v(20) " "Verilog HDL Implicit Net warning at alu_control.v(20): created implicit net for \"andc11\"" {  } { { "alu_control.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/alu_control.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705681476076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_block " "Elaborating entity \"register_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705681476124 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "register_block.v(14) " "Verilog HDL warning at register_block.v(14): ignoring unsupported system task" {  } { { "register_block.v" "" { Text "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/register_block.v" 14 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705681476126 "|register_block"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705681477143 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/output_files/FinalProject.map.smsg " "Generated suppressed messages file C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681477723 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705681477860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705681477860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1842 " "Implemented 1842 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705681477980 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705681477980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1729 " "Implemented 1729 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705681477980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705681477980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705681477994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 19:24:37 2024 " "Processing ended: Fri Jan 19 19:24:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705681477994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705681477994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705681477994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705681477994 ""}
