-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "01/23/2023 20:13:37"

-- 
-- Device: Altera EP2C5T144C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	UNI_Projektas IS
    PORT (
	CLK : IN std_logic;
	ADC_IN : IN std_logic_vector(7 DOWNTO 0);
	DATA_OUT : OUT std_logic_vector(5 DOWNTO 0);
	SYNC : OUT std_logic;
	UART_TX : OUT std_logic;
	UART_RX : IN std_logic;
	test_val : OUT std_logic_vector(19 DOWNTO 0);
	test_val2 : OUT std_logic_vector(19 DOWNTO 0)
	);
END UNI_Projektas;

-- Design Ports Information
-- DATA_OUT[0]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[1]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[2]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[3]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[4]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[5]	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SYNC	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_TX	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_RX	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- test_val[0]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[1]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[2]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[3]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[4]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[5]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[6]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[7]	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[8]	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[9]	=>  Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[10]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[11]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[12]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[13]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[14]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[15]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[16]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[17]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[18]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val[19]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[0]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[1]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[2]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[3]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[4]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[5]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[6]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[7]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[8]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[9]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[10]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[11]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[12]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[13]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[14]	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[15]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[16]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[17]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[18]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_val2[19]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- CLK	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[0]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[1]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[2]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[3]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[4]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[5]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[6]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[7]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF UNI_Projektas IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_ADC_IN : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_DATA_OUT : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_SYNC : std_logic;
SIGNAL ww_UART_TX : std_logic;
SIGNAL ww_UART_RX : std_logic;
SIGNAL ww_test_val : std_logic_vector(19 DOWNTO 0);
SIGNAL ww_test_val2 : std_logic_vector(19 DOWNTO 0);
SIGNAL \corr_long|Mult23|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult22|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult24|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult21|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult20|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult19|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult18|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult17|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult16|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult15|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult14|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult13|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult12|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult11|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult10|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult9|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult8|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult7|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult6|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult3|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult2|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult5|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult4|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock_divider1|clock_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ADC_Manager1|LessThan18~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~22_combout\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Add21~0_combout\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Add22~0_combout\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Add17~0_combout\ : std_logic;
SIGNAL \corr_long|Add18~0_combout\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Add13~0_combout\ : std_logic;
SIGNAL \corr_long|Add16~0_combout\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Add9~0_combout\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Add5~0_combout\ : std_logic;
SIGNAL \corr_long|Add6~0_combout\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Add1~0_combout\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|Add3~0_combout\ : std_logic;
SIGNAL \corr_long|Add4~0_combout\ : std_logic;
SIGNAL \corr_long|Add21~2_combout\ : std_logic;
SIGNAL \corr_long|Add19~2_combout\ : std_logic;
SIGNAL \corr_long|Add15~2_combout\ : std_logic;
SIGNAL \corr_long|Add14~2_combout\ : std_logic;
SIGNAL \corr_long|Add9~2_combout\ : std_logic;
SIGNAL \corr_long|Add5~2_combout\ : std_logic;
SIGNAL \corr_long|Add6~2_combout\ : std_logic;
SIGNAL \corr_long|Add8~2_combout\ : std_logic;
SIGNAL \corr_long|Add1~2_combout\ : std_logic;
SIGNAL \corr_long|Add2~2_combout\ : std_logic;
SIGNAL \corr_long|Add12~2_combout\ : std_logic;
SIGNAL \corr_long|Add20~2_combout\ : std_logic;
SIGNAL \corr_long|Add22~4_combout\ : std_logic;
SIGNAL \corr_long|Add17~4_combout\ : std_logic;
SIGNAL \corr_long|Add18~4_combout\ : std_logic;
SIGNAL \corr_long|Add15~4_combout\ : std_logic;
SIGNAL \corr_long|Add16~4_combout\ : std_logic;
SIGNAL \corr_long|Add11~4_combout\ : std_logic;
SIGNAL \corr_long|Add7~4_combout\ : std_logic;
SIGNAL \corr_long|Add6~4_combout\ : std_logic;
SIGNAL \corr_long|Add0~4_combout\ : std_logic;
SIGNAL \corr_long|Add3~4_combout\ : std_logic;
SIGNAL \corr_long|Add4~4_combout\ : std_logic;
SIGNAL \corr_long|Add19~6_combout\ : std_logic;
SIGNAL \corr_long|Add18~6_combout\ : std_logic;
SIGNAL \corr_long|Add13~6_combout\ : std_logic;
SIGNAL \corr_long|Add9~6_combout\ : std_logic;
SIGNAL \corr_long|Add10~6_combout\ : std_logic;
SIGNAL \corr_long|Add5~6_combout\ : std_logic;
SIGNAL \corr_long|Add8~6_combout\ : std_logic;
SIGNAL \corr_long|Add1~6_combout\ : std_logic;
SIGNAL \corr_long|Add3~6_combout\ : std_logic;
SIGNAL \corr_long|Add12~6_combout\ : std_logic;
SIGNAL \corr_long|Add20~6_combout\ : std_logic;
SIGNAL \corr_long|Add22~8_combout\ : std_logic;
SIGNAL \corr_long|Add19~8_combout\ : std_logic;
SIGNAL \corr_long|Add18~8_combout\ : std_logic;
SIGNAL \corr_long|Add15~8_combout\ : std_logic;
SIGNAL \corr_long|Add16~8_combout\ : std_logic;
SIGNAL \corr_long|Add9~8_combout\ : std_logic;
SIGNAL \corr_long|Add10~8_combout\ : std_logic;
SIGNAL \corr_long|Add5~8_combout\ : std_logic;
SIGNAL \corr_long|Add1~8_combout\ : std_logic;
SIGNAL \corr_long|Add3~8_combout\ : std_logic;
SIGNAL \corr_long|Add4~8_combout\ : std_logic;
SIGNAL \corr_long|Add22~10_combout\ : std_logic;
SIGNAL \corr_long|Add17~10_combout\ : std_logic;
SIGNAL \corr_long|Add18~10_combout\ : std_logic;
SIGNAL \corr_long|Add13~10_combout\ : std_logic;
SIGNAL \corr_long|Add16~10_combout\ : std_logic;
SIGNAL \corr_long|Add9~10_combout\ : std_logic;
SIGNAL \corr_long|Add10~10_combout\ : std_logic;
SIGNAL \corr_long|Add5~10_combout\ : std_logic;
SIGNAL \corr_long|Add1~10_combout\ : std_logic;
SIGNAL \corr_long|Add3~10_combout\ : std_logic;
SIGNAL \corr_long|Add4~10_combout\ : std_logic;
SIGNAL \corr_long|Add21~12_combout\ : std_logic;
SIGNAL \corr_long|Add19~12_combout\ : std_logic;
SIGNAL \corr_long|Add18~12_combout\ : std_logic;
SIGNAL \corr_long|Add15~12_combout\ : std_logic;
SIGNAL \corr_long|Add9~12_combout\ : std_logic;
SIGNAL \corr_long|Add10~12_combout\ : std_logic;
SIGNAL \corr_long|Add5~12_combout\ : std_logic;
SIGNAL \corr_long|Add8~12_combout\ : std_logic;
SIGNAL \corr_long|Add1~12_combout\ : std_logic;
SIGNAL \corr_long|Add2~12_combout\ : std_logic;
SIGNAL \corr_long|Add12~12_combout\ : std_logic;
SIGNAL \corr_long|Add20~12_combout\ : std_logic;
SIGNAL \corr_long|Add22~14_combout\ : std_logic;
SIGNAL \corr_long|Add19~14_combout\ : std_logic;
SIGNAL \corr_long|Add13~14_combout\ : std_logic;
SIGNAL \corr_long|Add14~14_combout\ : std_logic;
SIGNAL \corr_long|Add16~14_combout\ : std_logic;
SIGNAL \corr_long|Add11~14_combout\ : std_logic;
SIGNAL \corr_long|Add10~14_combout\ : std_logic;
SIGNAL \corr_long|Add7~14_combout\ : std_logic;
SIGNAL \corr_long|Add0~14_combout\ : std_logic;
SIGNAL \corr_long|Add3~14_combout\ : std_logic;
SIGNAL \corr_long|Add4~14_combout\ : std_logic;
SIGNAL \corr_long|Add22~16_combout\ : std_logic;
SIGNAL \corr_long|Add17~16_combout\ : std_logic;
SIGNAL \corr_long|Add13~16_combout\ : std_logic;
SIGNAL \corr_long|Add14~16_combout\ : std_logic;
SIGNAL \corr_long|Add16~16_combout\ : std_logic;
SIGNAL \corr_long|Add11~16_combout\ : std_logic;
SIGNAL \corr_long|Add7~16_combout\ : std_logic;
SIGNAL \corr_long|Add6~16_combout\ : std_logic;
SIGNAL \corr_long|Add0~16_combout\ : std_logic;
SIGNAL \corr_long|Add3~16_combout\ : std_logic;
SIGNAL \corr_long|Add4~16_combout\ : std_logic;
SIGNAL \corr_long|Add21~18_combout\ : std_logic;
SIGNAL \corr_long|Add22~18_combout\ : std_logic;
SIGNAL \corr_long|Add17~18_combout\ : std_logic;
SIGNAL \corr_long|Add18~18_combout\ : std_logic;
SIGNAL \corr_long|Add13~18_combout\ : std_logic;
SIGNAL \corr_long|Add16~18_combout\ : std_logic;
SIGNAL \corr_long|Add11~18_combout\ : std_logic;
SIGNAL \corr_long|Add10~18_combout\ : std_logic;
SIGNAL \corr_long|Add7~18_combout\ : std_logic;
SIGNAL \corr_long|Add1~18_combout\ : std_logic;
SIGNAL \corr_long|Add3~18_combout\ : std_logic;
SIGNAL \corr_long|Add4~18_combout\ : std_logic;
SIGNAL \corr_long|Add21~20_combout\ : std_logic;
SIGNAL \corr_long|Add17~20_combout\ : std_logic;
SIGNAL \corr_long|Add13~20_combout\ : std_logic;
SIGNAL \corr_long|Add14~20_combout\ : std_logic;
SIGNAL \corr_long|Add9~20_combout\ : std_logic;
SIGNAL \corr_long|Add5~20_combout\ : std_logic;
SIGNAL \corr_long|Add6~20_combout\ : std_logic;
SIGNAL \corr_long|Add8~20_combout\ : std_logic;
SIGNAL \corr_long|Add0~20_combout\ : std_logic;
SIGNAL \corr_long|Add2~20_combout\ : std_logic;
SIGNAL \corr_long|Add12~20_combout\ : std_logic;
SIGNAL \corr_long|Add20~20_combout\ : std_logic;
SIGNAL \corr_long|Add17~22_combout\ : std_logic;
SIGNAL \corr_long|Add13~22_combout\ : std_logic;
SIGNAL \corr_long|Add14~22_combout\ : std_logic;
SIGNAL \corr_long|Add9~22_combout\ : std_logic;
SIGNAL \corr_long|Add10~22_combout\ : std_logic;
SIGNAL \corr_long|Add7~23\ : std_logic;
SIGNAL \corr_long|Add5~22_combout\ : std_logic;
SIGNAL \corr_long|Add1~22_combout\ : std_logic;
SIGNAL \corr_long|Add2~22_combout\ : std_logic;
SIGNAL \corr_long|Add4~22_combout\ : std_logic;
SIGNAL \corr_long|Add12~22_combout\ : std_logic;
SIGNAL \corr_long|Add20~22_combout\ : std_logic;
SIGNAL \corr_long|Add21~24_combout\ : std_logic;
SIGNAL \corr_long|Add19~24_combout\ : std_logic;
SIGNAL \corr_long|Add15~24_combout\ : std_logic;
SIGNAL \corr_long|Add14~24_combout\ : std_logic;
SIGNAL \corr_long|Add11~24_combout\ : std_logic;
SIGNAL \corr_long|Add10~24_combout\ : std_logic;
SIGNAL \corr_long|Add7~24_combout\ : std_logic;
SIGNAL \corr_long|Add7~25\ : std_logic;
SIGNAL \corr_long|Add8~24_combout\ : std_logic;
SIGNAL \corr_long|Add1~24_combout\ : std_logic;
SIGNAL \corr_long|Add2~24_combout\ : std_logic;
SIGNAL \corr_long|Add3~25\ : std_logic;
SIGNAL \corr_long|Add12~24_combout\ : std_logic;
SIGNAL \corr_long|Add20~24_combout\ : std_logic;
SIGNAL \corr_long|Add22~26_combout\ : std_logic;
SIGNAL \corr_long|Add19~26_combout\ : std_logic;
SIGNAL \corr_long|Add18~26_combout\ : std_logic;
SIGNAL \corr_long|Add15~26_combout\ : std_logic;
SIGNAL \corr_long|Add16~26_combout\ : std_logic;
SIGNAL \corr_long|Add11~26_combout\ : std_logic;
SIGNAL \corr_long|Add10~26_combout\ : std_logic;
SIGNAL \corr_long|Add7~26_combout\ : std_logic;
SIGNAL \corr_long|Add7~27\ : std_logic;
SIGNAL \corr_long|Add1~26_combout\ : std_logic;
SIGNAL \corr_long|Add3~26_combout\ : std_logic;
SIGNAL \corr_long|Add3~27\ : std_logic;
SIGNAL \corr_long|Add4~26_combout\ : std_logic;
SIGNAL \corr_long|Add21~29\ : std_logic;
SIGNAL \corr_long|Add22~28_combout\ : std_logic;
SIGNAL \corr_long|Add19~28_combout\ : std_logic;
SIGNAL \corr_long|Add18~28_combout\ : std_logic;
SIGNAL \corr_long|Add15~28_combout\ : std_logic;
SIGNAL \corr_long|Add16~28_combout\ : std_logic;
SIGNAL \corr_long|Add11~28_combout\ : std_logic;
SIGNAL \corr_long|Add7~28_combout\ : std_logic;
SIGNAL \corr_long|Add7~29\ : std_logic;
SIGNAL \corr_long|Add6~28_combout\ : std_logic;
SIGNAL \corr_long|Add1~28_combout\ : std_logic;
SIGNAL \corr_long|Add3~28_combout\ : std_logic;
SIGNAL \corr_long|Add3~29\ : std_logic;
SIGNAL \corr_long|Add4~28_combout\ : std_logic;
SIGNAL \corr_long|Add21~30_combout\ : std_logic;
SIGNAL \corr_long|Add21~31\ : std_logic;
SIGNAL \corr_long|Add22~30_combout\ : std_logic;
SIGNAL \corr_long|Add19~30_combout\ : std_logic;
SIGNAL \corr_long|Add17~31\ : std_logic;
SIGNAL \corr_long|Add18~30_combout\ : std_logic;
SIGNAL \corr_long|Add15~30_combout\ : std_logic;
SIGNAL \corr_long|Add13~31\ : std_logic;
SIGNAL \corr_long|Add16~30_combout\ : std_logic;
SIGNAL \corr_long|Add11~30_combout\ : std_logic;
SIGNAL \corr_long|Add9~31\ : std_logic;
SIGNAL \corr_long|Add10~30_combout\ : std_logic;
SIGNAL \corr_long|Add7~30_combout\ : std_logic;
SIGNAL \corr_long|Add7~31\ : std_logic;
SIGNAL \corr_long|Add5~31\ : std_logic;
SIGNAL \corr_long|Add6~31\ : std_logic;
SIGNAL \corr_long|Add0~30_combout\ : std_logic;
SIGNAL \corr_long|Add1~31\ : std_logic;
SIGNAL \corr_long|Add3~30_combout\ : std_logic;
SIGNAL \corr_long|Add3~31\ : std_logic;
SIGNAL \corr_long|Add4~30_combout\ : std_logic;
SIGNAL \corr_long|Add21~32_combout\ : std_logic;
SIGNAL \corr_long|Add22~32_combout\ : std_logic;
SIGNAL \corr_long|Add17~32_combout\ : std_logic;
SIGNAL \corr_long|Add18~32_combout\ : std_logic;
SIGNAL \corr_long|Add13~32_combout\ : std_logic;
SIGNAL \corr_long|Add14~33\ : std_logic;
SIGNAL \corr_long|Add16~32_combout\ : std_logic;
SIGNAL \corr_long|Add9~32_combout\ : std_logic;
SIGNAL \corr_long|Add7~32_combout\ : std_logic;
SIGNAL \corr_long|Add5~32_combout\ : std_logic;
SIGNAL \corr_long|Add6~32_combout\ : std_logic;
SIGNAL \corr_long|Add6~33\ : std_logic;
SIGNAL \corr_long|Add1~32_combout\ : std_logic;
SIGNAL \corr_long|Add2~33\ : std_logic;
SIGNAL \corr_long|Add3~32_combout\ : std_logic;
SIGNAL \corr_long|Add4~32_combout\ : std_logic;
SIGNAL \corr_long|Add14~34_combout\ : std_logic;
SIGNAL \corr_long|Add16~35\ : std_logic;
SIGNAL \corr_long|Add6~34_combout\ : std_logic;
SIGNAL \corr_long|Add2~34_combout\ : std_logic;
SIGNAL \corr_long|Add4~34_combout\ : std_logic;
SIGNAL \corr_long|Add12~34_combout\ : std_logic;
SIGNAL \corr_long|Add20~34_combout\ : std_logic;
SIGNAL \corr_long|Add16~36_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~4_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~6_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~10_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~12_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~16_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[8]~46_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[12]~54_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[21]~72_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[22]~74_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[5]~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[12]~56_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[19]~70_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[21]~74_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[22]~76_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[30]~93\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[31]~94_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[3]~38_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[5]~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[6]~44_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[8]~48_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[10]~52_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[12]~56_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[21]~74_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[22]~76_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[24]~80_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~26_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[3]~39_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[5]~43_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[8]~49_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[19]~71_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[21]~75_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[22]~77_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan21~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan21~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan21~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~10_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector406~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~0_combout\ : std_logic;
SIGNAL \corr_long|temp_int~2_combout\ : std_logic;
SIGNAL \corr_long|temp_int~3_combout\ : std_logic;
SIGNAL \corr_long|temp_int~4_combout\ : std_logic;
SIGNAL \corr_long|temp_int~6_combout\ : std_logic;
SIGNAL \corr_long|temp_int~7_combout\ : std_logic;
SIGNAL \corr_long|temp_int~8_combout\ : std_logic;
SIGNAL \corr_long|temp_int~10_combout\ : std_logic;
SIGNAL \corr_long|temp_int~11_combout\ : std_logic;
SIGNAL \corr_long|temp_int~12_combout\ : std_logic;
SIGNAL \corr_long|temp_int~13_combout\ : std_logic;
SIGNAL \corr_long|temp_int~14_combout\ : std_logic;
SIGNAL \corr_long|temp_int~15_combout\ : std_logic;
SIGNAL \corr_long|temp_int~17_combout\ : std_logic;
SIGNAL \corr_long|temp_int~18_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector2~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector4~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~5_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.transmiting~regout\ : std_logic;
SIGNAL \UART_Controller_1|START_SEND_DATA~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector4~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[24][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[21][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[21][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[19][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[19][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[18][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[18][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[39][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[35][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[8][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[3][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[3][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[3][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[3][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[5][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[5][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector3~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector468~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector461~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector454~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector452~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector451~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector442~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector438~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector436~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector435~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector433~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector431~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector429~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector420~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector419~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector417~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Equal0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.transmiting~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[22][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector189~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector388~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[22][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector183~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector203~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[21][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector180~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector378~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[21][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector176~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector367~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector366~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[19][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector164~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector163~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[19][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector163~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector163~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[19][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector162~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector161~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[19][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector161~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector161~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[19][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector160~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector159~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[19][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector158~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[18][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector154~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector153~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[18][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector153~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector153~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector152~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[18][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector151~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector150~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[18][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector150~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector150~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector149~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector148~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[17][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector148~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector148~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[17][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector147~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector146~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[17][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector146~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector146~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[17][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector145~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[17][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector142~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[16][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector141~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector140~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[16][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector140~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector140~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector139~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[16][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector136~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector134~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector133~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[15][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector132~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[15][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector131~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[15][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector130~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector129~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector128~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[15][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector128~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector128~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector127~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[15][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector127~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector127~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[39][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector325~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector124~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector123~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector122~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector121~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector120~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector119~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector118~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector117~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector117~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector117~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector116~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector115~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector114~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector114~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector114~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector112~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector111~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector111~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector111~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector110~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector109~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector108~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector108~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector108~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector107~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector106~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector105~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector103~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector103~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector103~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector102~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector101~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector101~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector101~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector100~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector98~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector97~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector97~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector97~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector95~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector94~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector94~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector94~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector93~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector92~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector91~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector90~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector90~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector90~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector89~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector89~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector89~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector88~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector88~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector88~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[35][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector287~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector85~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector84~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector82~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector81~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector74~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector74~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector74~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector71~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector69~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector68~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector67~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector66~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector65~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector64~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector63~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector60~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector60~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector60~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector57~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector57~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector57~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector55~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector54~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector21~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector18~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector16~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector14~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector13~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector12~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector11~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector11~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector11~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector10~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector8~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector7~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector6~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector6~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector6~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector37~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector37~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector37~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector36~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector34~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector34~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector34~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector33~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector32~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector31~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector31~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector31~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector30~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector30~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector30~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector29~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector29~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector29~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector28~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector27~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector26~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector26~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector26~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector23~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector22~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector53~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector53~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector53~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector52~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector51~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector50~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector48~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector48~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector48~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector46~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector45~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector44~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector44~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector44~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector43~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector42~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector41~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector41~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector41~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector38~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector38~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector38~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector2~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.reading_fifo2~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|TX_BUSY~regout\ : std_logic;
SIGNAL \UART_Controller_1|Selector0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector3~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector3~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector6~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan4~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.reading_fifo2~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector1~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector2~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector2~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\ : std_logic;
SIGNAL \clock_divider1|clock_out~clkctrl_outclk\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_send[2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_11_value[8]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[21][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][5]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][4]~feeder_combout\ : std_logic;
SIGNAL \CLK~combout\ : std_logic;
SIGNAL \CLK~clkctrl_outclk\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[0]~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[1]~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[1]~33\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[2]~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[2]~35\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[3]~37\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[4]~38_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[4]~39\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[5]~41\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[6]~43\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[7]~44_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[7]~45\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[8]~47\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[9]~48_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[9]~49\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[10]~51\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[11]~52_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[11]~53\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[12]~55\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[13]~56_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[13]~57\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[14]~58_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[14]~59\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[15]~60_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[15]~61\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[16]~62_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[16]~63\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[17]~64_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[17]~65\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[18]~66_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[18]~67\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[19]~68_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[10]~50_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[19]~69\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[20]~70_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[20]~71\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[21]~73\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[22]~75\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[23]~76_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[23]~77\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[24]~79\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[25]~80_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[25]~81\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[26]~83\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[27]~84_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[27]~85\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[28]~87\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[29]~88_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[29]~89\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[30]~90_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[30]~91\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[31]~92_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[24]~78_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[26]~82_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[28]~86_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector2~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_en~combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[0]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[1]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[2]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[3]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[4]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[5]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[6]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[7]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[48]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[71]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[79]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[80]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[81]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[83]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[85]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[86]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[95]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[103]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[88]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[89]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[93]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[103]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[101]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[96]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[98]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[99]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[110]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[111]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[108]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[104]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[105]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[106]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[116]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[117]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[112]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[113]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[114]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[121]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[124]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[125]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[127]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[120]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[15]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[23]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[47]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[86]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[110]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[118]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[4]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[38]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[62]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[117]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[21]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[68]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[76]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[92]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[115]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[124]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[44]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[43]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[52]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[60]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[67]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[11]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[120]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[19]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[35]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[51]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[59]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[74]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[90]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[98]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[26]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[34]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[42]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[58]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[57]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[73]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[89]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[97]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[105]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[17]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[25]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[41]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[49]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[88]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[96]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[104]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[24]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2[40]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[15]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[47]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[6]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[46]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[54]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[69]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[13]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[21]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[36]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[45]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[4]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[44]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[52]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[60]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[3]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[35]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[50]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[59]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[2]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[10]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[34]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[42]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[58]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[25]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[33]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[49]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[64]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[16]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[24]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[119]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[127]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[23]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[22]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[55]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[22]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[95]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[103]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[78]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[14]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[30]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[29]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[79]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[86]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[94]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[102]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[117]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[37]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[36]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[45]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[53]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[92]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[116]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[124]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[20]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[28]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[44]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[43]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[68]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[76]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[108]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[123]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[75]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[19]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[27]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[35]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[51]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[56]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[50]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[63]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[62]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[107]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[122]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[10]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[26]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[74]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[90]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[105]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[121]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[9]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[17]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[33]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[55]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[81]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[97]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[15]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[23]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[22]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[47]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[41]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[126]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[7]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[14]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[29]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[46]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[86]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[85]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[125]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[21]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[37]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[45]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[59]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[70]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[92]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[109]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[116]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[20]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[44]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[43]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[52]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[76]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[100]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[99]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[108]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[123]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[19]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[56]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[68]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[48]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[48]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[75]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[83]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[91]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[114]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[26]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[34]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[74]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[82]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[90]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[105]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[121]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[2]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[17]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[41]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[50]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[89]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[97]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[112]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[16]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[24]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[32]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[49]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[72]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[80]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[88]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[96]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[104]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[112]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[0]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[16]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[24]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[32]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[40]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[49]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[96]~feeder_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~96_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~97_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~98_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~99_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~100_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~101_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~102_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~103_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector408~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector408~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector409~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_short_func_input_index[0]~_wirecell_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add5~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector407~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux246~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add5~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector406~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux246~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[0]~33_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[31]~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[0]~34\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[1]~35_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[1]~36\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[2]~37_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[2]~38\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[3]~40\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[4]~41_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[4]~42\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[5]~44\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[6]~46\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[7]~47_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[7]~48\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[8]~50\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[9]~51_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[9]~52\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[10]~54\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[11]~55_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[11]~56\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[12]~58\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[13]~59_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[13]~60\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[14]~61_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[14]~62\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[15]~63_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[15]~64\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[16]~65_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[16]~66\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[17]~67_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[17]~68\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[18]~69_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[18]~70\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[19]~72\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[20]~73_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[20]~74\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[21]~76\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[22]~78\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[23]~79_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[23]~80\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[24]~82\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[25]~83_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[25]~84\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[26]~86\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[27]~87_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[27]~88\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[28]~89_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[28]~90\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[29]~91_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[29]~92\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[30]~93_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[30]~94\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[31]~95_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[12]~57_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[10]~53_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[6]~45_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[26]~85_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[24]~81_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector5~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector5~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_next_state.idle~regout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.idle~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux104~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector164~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux104~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[0]~94_combout\ : std_logic;
SIGNAL \ADC_Manager1|RAM_ADDRESS_BUS[0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[6]~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[3]~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|RAM_ADDRESS_BUS[0]~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|RAM_ADDRESS_BUS[1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|RAM_ADDRESS_BUS[3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|RAM_ADDRESS_BUS[4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[5]~40_combout\ : std_logic;
SIGNAL \ADC_Manager1|RAM_ADDRESS_BUS[6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~15_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector165~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector109~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector109~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~26_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~41_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[37][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector309~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[0]~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector441~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[0]~33\ : std_logic;
SIGNAL \ADC_Manager1|counter[1]~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector440~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[1]~35\ : std_logic;
SIGNAL \ADC_Manager1|counter[2]~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector439~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[2]~37\ : std_logic;
SIGNAL \ADC_Manager1|counter[3]~39\ : std_logic;
SIGNAL \ADC_Manager1|counter[4]~40_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector437~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[4]~41\ : std_logic;
SIGNAL \ADC_Manager1|counter[5]~43\ : std_logic;
SIGNAL \ADC_Manager1|counter[6]~45\ : std_logic;
SIGNAL \ADC_Manager1|counter[7]~46_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector434~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[7]~47\ : std_logic;
SIGNAL \ADC_Manager1|counter[8]~49\ : std_logic;
SIGNAL \ADC_Manager1|counter[9]~50_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector432~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[9]~51\ : std_logic;
SIGNAL \ADC_Manager1|counter[10]~53\ : std_logic;
SIGNAL \ADC_Manager1|counter[11]~54_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector430~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[11]~55\ : std_logic;
SIGNAL \ADC_Manager1|counter[12]~57\ : std_logic;
SIGNAL \ADC_Manager1|counter[13]~58_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector428~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[13]~59\ : std_logic;
SIGNAL \ADC_Manager1|counter[14]~60_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector427~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[14]~61\ : std_logic;
SIGNAL \ADC_Manager1|counter[15]~62_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector426~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[15]~63\ : std_logic;
SIGNAL \ADC_Manager1|counter[16]~64_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector425~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[16]~65\ : std_logic;
SIGNAL \ADC_Manager1|counter[17]~66_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector424~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[17]~67\ : std_logic;
SIGNAL \ADC_Manager1|counter[18]~68_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector423~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[18]~69\ : std_logic;
SIGNAL \ADC_Manager1|counter[19]~71\ : std_logic;
SIGNAL \ADC_Manager1|counter[20]~72_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector421~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[20]~73\ : std_logic;
SIGNAL \ADC_Manager1|counter[21]~75\ : std_logic;
SIGNAL \ADC_Manager1|counter[22]~77\ : std_logic;
SIGNAL \ADC_Manager1|counter[23]~78_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector418~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[23]~79\ : std_logic;
SIGNAL \ADC_Manager1|counter[24]~81\ : std_logic;
SIGNAL \ADC_Manager1|counter[25]~82_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector416~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[25]~83\ : std_logic;
SIGNAL \ADC_Manager1|counter[26]~84_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector415~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[26]~85\ : std_logic;
SIGNAL \ADC_Manager1|counter[27]~86_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector414~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[19]~70_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector422~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[27]~87\ : std_logic;
SIGNAL \ADC_Manager1|counter[28]~89\ : std_logic;
SIGNAL \ADC_Manager1|counter[29]~90_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector412~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[29]~91\ : std_logic;
SIGNAL \ADC_Manager1|counter[30]~92_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector411~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[30]~93\ : std_logic;
SIGNAL \ADC_Manager1|counter[31]~94_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector410~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[28]~88_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector413~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector2~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector2~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector2~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_next_state.waiting_preambule~regout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.waiting_preambule~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector405~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[37][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~96_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[37][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector308~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[37][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~97_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector107~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector107~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[37][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector307~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[37][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~98_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector106~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector106~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[37][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector306~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[37][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~99_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector105~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector105~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[37][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector305~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[37][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~100_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector104~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector104~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector104~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][5]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[37][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector304~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[37][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~101_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[37][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector303~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[37][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~102_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[37][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector302~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[37][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector102~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector102~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~103_combout\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~88_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~89_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~90_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~91_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~92_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~93_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~94_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~95_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~39_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[38][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector317~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[38][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~88_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~14_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector116~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector116~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[38][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector316~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[38][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~89_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~13_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~40_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector115~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector115~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[38][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector315~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[38][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~90_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[38][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector314~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[38][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~91_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[38][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector313~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[38][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[38][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector113~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector113~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector113~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~92_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector112~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector112~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[38][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector312~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[38][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~93_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[38][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector311~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[38][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~94_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector110~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector110~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[38][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector310~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[38][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~95_combout\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult12|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult13|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add11~1\ : std_logic;
SIGNAL \corr_long|Add11~3\ : std_logic;
SIGNAL \corr_long|Add11~5\ : std_logic;
SIGNAL \corr_long|Add11~7\ : std_logic;
SIGNAL \corr_long|Add11~9\ : std_logic;
SIGNAL \corr_long|Add11~11\ : std_logic;
SIGNAL \corr_long|Add11~13\ : std_logic;
SIGNAL \corr_long|Add11~15\ : std_logic;
SIGNAL \corr_long|Add11~17\ : std_logic;
SIGNAL \corr_long|Add11~19\ : std_logic;
SIGNAL \corr_long|Add11~21\ : std_logic;
SIGNAL \corr_long|Add11~23\ : std_logic;
SIGNAL \corr_long|Add11~25\ : std_logic;
SIGNAL \corr_long|Add11~27\ : std_logic;
SIGNAL \corr_long|Add11~29\ : std_logic;
SIGNAL \corr_long|Add11~31\ : std_logic;
SIGNAL \corr_long|Add11~32_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~104_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~105_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~106_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~107_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~108_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~109_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~110_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~111_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~43_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[36][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector301~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[36][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[36][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~104_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~45_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector100~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector100~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[36][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector300~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[36][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~105_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~16_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector99~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector99~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector99~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[36][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector299~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[36][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~106_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector98~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector98~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[36][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector298~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[36][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~107_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[36][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector297~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[36][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~108_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector96~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector96~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector96~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[36][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector296~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[36][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~109_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector95~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector95~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[36][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector295~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[36][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~110_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[36][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector294~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[36][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~111_combout\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~112_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~113_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~114_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~115_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~116_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~117_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~118_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~119_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~49_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector93~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector93~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~46_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~47_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[35][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector293~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[35][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~112_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~48_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~17_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector92~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector92~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[35][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector292~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[35][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~113_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector91~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector91~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[35][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector291~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[35][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~114_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[35][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector290~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[35][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~115_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[35][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector289~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[35][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~116_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[35][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector288~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[35][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~117_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector87~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector87~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector87~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~118_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector86~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector86~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector86~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[35][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector286~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[35][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~119_combout\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult11|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult10|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add9~1\ : std_logic;
SIGNAL \corr_long|Add9~3\ : std_logic;
SIGNAL \corr_long|Add9~5\ : std_logic;
SIGNAL \corr_long|Add9~7\ : std_logic;
SIGNAL \corr_long|Add9~9\ : std_logic;
SIGNAL \corr_long|Add9~11\ : std_logic;
SIGNAL \corr_long|Add9~13\ : std_logic;
SIGNAL \corr_long|Add9~15\ : std_logic;
SIGNAL \corr_long|Add9~17\ : std_logic;
SIGNAL \corr_long|Add9~19\ : std_logic;
SIGNAL \corr_long|Add9~21\ : std_logic;
SIGNAL \corr_long|Add9~23\ : std_logic;
SIGNAL \corr_long|Add9~25\ : std_logic;
SIGNAL \corr_long|Add9~27\ : std_logic;
SIGNAL \corr_long|Add9~29\ : std_logic;
SIGNAL \corr_long|Add9~30_combout\ : std_logic;
SIGNAL \corr_long|Add9~28_combout\ : std_logic;
SIGNAL \corr_long|Add9~26_combout\ : std_logic;
SIGNAL \corr_long|Add9~24_combout\ : std_logic;
SIGNAL \corr_long|Add11~22_combout\ : std_logic;
SIGNAL \corr_long|Add11~20_combout\ : std_logic;
SIGNAL \corr_long|Add9~18_combout\ : std_logic;
SIGNAL \corr_long|Add9~16_combout\ : std_logic;
SIGNAL \corr_long|Add9~14_combout\ : std_logic;
SIGNAL \corr_long|Add11~12_combout\ : std_logic;
SIGNAL \corr_long|Add11~10_combout\ : std_logic;
SIGNAL \corr_long|Add11~8_combout\ : std_logic;
SIGNAL \corr_long|Add11~6_combout\ : std_logic;
SIGNAL \corr_long|Add9~4_combout\ : std_logic;
SIGNAL \corr_long|Add11~2_combout\ : std_logic;
SIGNAL \corr_long|Add11~0_combout\ : std_logic;
SIGNAL \corr_long|Add10~1\ : std_logic;
SIGNAL \corr_long|Add10~3\ : std_logic;
SIGNAL \corr_long|Add10~5\ : std_logic;
SIGNAL \corr_long|Add10~7\ : std_logic;
SIGNAL \corr_long|Add10~9\ : std_logic;
SIGNAL \corr_long|Add10~11\ : std_logic;
SIGNAL \corr_long|Add10~13\ : std_logic;
SIGNAL \corr_long|Add10~15\ : std_logic;
SIGNAL \corr_long|Add10~17\ : std_logic;
SIGNAL \corr_long|Add10~19\ : std_logic;
SIGNAL \corr_long|Add10~21\ : std_logic;
SIGNAL \corr_long|Add10~23\ : std_logic;
SIGNAL \corr_long|Add10~25\ : std_logic;
SIGNAL \corr_long|Add10~27\ : std_logic;
SIGNAL \corr_long|Add10~29\ : std_logic;
SIGNAL \corr_long|Add10~31\ : std_logic;
SIGNAL \corr_long|Add10~33\ : std_logic;
SIGNAL \corr_long|Add10~34_combout\ : std_logic;
SIGNAL \corr_long|Add10~32_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~136_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~137_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~138_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~139_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~140_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~141_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~142_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~143_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~56_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[32][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector269~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[32][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~57_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector69~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector69~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[7][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~136_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[32][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector268~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[32][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector68~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector68~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[7][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~137_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[32][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector267~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[32][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector67~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector67~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[7][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~138_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[32][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector266~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[32][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector66~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector66~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[7][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~139_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[32][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector265~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[32][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector65~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector65~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[7][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~140_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[32][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector264~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[32][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector64~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector64~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[7][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~141_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[32][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector263~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[32][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector63~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector63~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[7][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~142_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[32][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector262~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[32][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux40~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector62~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector62~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector62~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[7][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~143_combout\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~144_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~145_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~146_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~147_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~148_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~149_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~150_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~151_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~59_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector61~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector61~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector61~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~58_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[31][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector261~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[31][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~144_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[31][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector260~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[31][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~145_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector59~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector59~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector59~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[31][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector259~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[31][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~146_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[31][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector258~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[31][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector58~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector58~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector58~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~147_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[31][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector257~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[31][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~148_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[31][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector256~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[31][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector56~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector56~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector56~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][5]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~149_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[31][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector255~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[31][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector55~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector55~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~150_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[31][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector254~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[31][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector54~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector54~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~151_combout\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult7|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult6|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add5~1\ : std_logic;
SIGNAL \corr_long|Add5~3\ : std_logic;
SIGNAL \corr_long|Add5~5\ : std_logic;
SIGNAL \corr_long|Add5~7\ : std_logic;
SIGNAL \corr_long|Add5~9\ : std_logic;
SIGNAL \corr_long|Add5~11\ : std_logic;
SIGNAL \corr_long|Add5~13\ : std_logic;
SIGNAL \corr_long|Add5~15\ : std_logic;
SIGNAL \corr_long|Add5~17\ : std_logic;
SIGNAL \corr_long|Add5~19\ : std_logic;
SIGNAL \corr_long|Add5~21\ : std_logic;
SIGNAL \corr_long|Add5~23\ : std_logic;
SIGNAL \corr_long|Add5~25\ : std_logic;
SIGNAL \corr_long|Add5~27\ : std_logic;
SIGNAL \corr_long|Add5~29\ : std_logic;
SIGNAL \corr_long|Add5~30_combout\ : std_logic;
SIGNAL \corr_long|Add5~28_combout\ : std_logic;
SIGNAL \corr_long|Add5~26_combout\ : std_logic;
SIGNAL \corr_long|Add5~24_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~128_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~129_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~130_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~131_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~132_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~133_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~134_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~135_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector77~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~54_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector77~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector77~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[8][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~52_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~53_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[33][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector277~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[33][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~128_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector76~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector76~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector76~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[8][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[33][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector276~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[33][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~129_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector75~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector75~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector75~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[8][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[33][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector275~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[33][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~130_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[33][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector274~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[33][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~131_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector73~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector73~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector73~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[8][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[33][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector273~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[33][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~132_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector72~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector72~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector72~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[8][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[33][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector272~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[33][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~133_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector71~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector71~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[8][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[33][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector271~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[33][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~134_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector70~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector70~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector70~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[8][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[33][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector270~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[33][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~135_combout\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~120_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~121_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~122_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~123_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~124_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~125_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~126_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~127_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~44_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~51_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector85~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector85~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~50_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[34][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector285~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[34][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~120_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector84~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector84~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[34][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector284~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[34][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~121_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector83~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~24_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector83~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector83~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[34][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector283~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[34][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~122_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector82~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector82~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[34][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector282~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[34][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~123_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector81~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector81~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[34][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector281~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[34][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~124_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector80~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector80~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector80~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[34][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector280~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[34][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~125_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector79~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector79~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector79~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[34][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector279~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[34][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~126_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[34][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector278~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[34][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector78~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector78~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector78~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~127_combout\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult8|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult9|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add7~1\ : std_logic;
SIGNAL \corr_long|Add7~3\ : std_logic;
SIGNAL \corr_long|Add7~5\ : std_logic;
SIGNAL \corr_long|Add7~7\ : std_logic;
SIGNAL \corr_long|Add7~9\ : std_logic;
SIGNAL \corr_long|Add7~11\ : std_logic;
SIGNAL \corr_long|Add7~13\ : std_logic;
SIGNAL \corr_long|Add7~15\ : std_logic;
SIGNAL \corr_long|Add7~17\ : std_logic;
SIGNAL \corr_long|Add7~19\ : std_logic;
SIGNAL \corr_long|Add7~21\ : std_logic;
SIGNAL \corr_long|Add7~22_combout\ : std_logic;
SIGNAL \corr_long|Add7~20_combout\ : std_logic;
SIGNAL \corr_long|Add5~18_combout\ : std_logic;
SIGNAL \corr_long|Add5~16_combout\ : std_logic;
SIGNAL \corr_long|Add5~14_combout\ : std_logic;
SIGNAL \corr_long|Add7~12_combout\ : std_logic;
SIGNAL \corr_long|Add7~10_combout\ : std_logic;
SIGNAL \corr_long|Add7~8_combout\ : std_logic;
SIGNAL \corr_long|Add7~6_combout\ : std_logic;
SIGNAL \corr_long|Add5~4_combout\ : std_logic;
SIGNAL \corr_long|Add7~2_combout\ : std_logic;
SIGNAL \corr_long|Add7~0_combout\ : std_logic;
SIGNAL \corr_long|Add6~1\ : std_logic;
SIGNAL \corr_long|Add6~3\ : std_logic;
SIGNAL \corr_long|Add6~5\ : std_logic;
SIGNAL \corr_long|Add6~7\ : std_logic;
SIGNAL \corr_long|Add6~9\ : std_logic;
SIGNAL \corr_long|Add6~11\ : std_logic;
SIGNAL \corr_long|Add6~13\ : std_logic;
SIGNAL \corr_long|Add6~15\ : std_logic;
SIGNAL \corr_long|Add6~17\ : std_logic;
SIGNAL \corr_long|Add6~19\ : std_logic;
SIGNAL \corr_long|Add6~21\ : std_logic;
SIGNAL \corr_long|Add6~23\ : std_logic;
SIGNAL \corr_long|Add6~25\ : std_logic;
SIGNAL \corr_long|Add6~27\ : std_logic;
SIGNAL \corr_long|Add6~29\ : std_logic;
SIGNAL \corr_long|Add6~30_combout\ : std_logic;
SIGNAL \corr_long|Add10~28_combout\ : std_logic;
SIGNAL \corr_long|Add6~26_combout\ : std_logic;
SIGNAL \corr_long|Add6~24_combout\ : std_logic;
SIGNAL \corr_long|Add6~22_combout\ : std_logic;
SIGNAL \corr_long|Add10~20_combout\ : std_logic;
SIGNAL \corr_long|Add6~18_combout\ : std_logic;
SIGNAL \corr_long|Add10~16_combout\ : std_logic;
SIGNAL \corr_long|Add6~14_combout\ : std_logic;
SIGNAL \corr_long|Add6~12_combout\ : std_logic;
SIGNAL \corr_long|Add6~10_combout\ : std_logic;
SIGNAL \corr_long|Add6~8_combout\ : std_logic;
SIGNAL \corr_long|Add6~6_combout\ : std_logic;
SIGNAL \corr_long|Add10~4_combout\ : std_logic;
SIGNAL \corr_long|Add10~2_combout\ : std_logic;
SIGNAL \corr_long|Add10~0_combout\ : std_logic;
SIGNAL \corr_long|Add8~1\ : std_logic;
SIGNAL \corr_long|Add8~3\ : std_logic;
SIGNAL \corr_long|Add8~5\ : std_logic;
SIGNAL \corr_long|Add8~7\ : std_logic;
SIGNAL \corr_long|Add8~9\ : std_logic;
SIGNAL \corr_long|Add8~11\ : std_logic;
SIGNAL \corr_long|Add8~13\ : std_logic;
SIGNAL \corr_long|Add8~15\ : std_logic;
SIGNAL \corr_long|Add8~17\ : std_logic;
SIGNAL \corr_long|Add8~19\ : std_logic;
SIGNAL \corr_long|Add8~21\ : std_logic;
SIGNAL \corr_long|Add8~23\ : std_logic;
SIGNAL \corr_long|Add8~25\ : std_logic;
SIGNAL \corr_long|Add8~27\ : std_logic;
SIGNAL \corr_long|Add8~29\ : std_logic;
SIGNAL \corr_long|Add8~31\ : std_logic;
SIGNAL \corr_long|Add8~33\ : std_logic;
SIGNAL \corr_long|Add8~35\ : std_logic;
SIGNAL \corr_long|Add8~36_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~152_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~153_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~154_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~155_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~156_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~157_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~158_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~159_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~61_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~62_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector21~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector21~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~60_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[26][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector221~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[26][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~152_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector20~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector20~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector20~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[26][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector220~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[26][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~153_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector19~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector19~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector19~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[26][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector219~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[26][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~154_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector18~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector18~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[26][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector218~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[26][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~155_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector17~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector17~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector17~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[26][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector217~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[26][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~156_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector16~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector16~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[26][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector216~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[26][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~157_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector15~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector15~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector15~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[26][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector215~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[26][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~158_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector14~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector14~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[26][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector214~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[26][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~159_combout\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~160_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~161_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~162_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~163_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~164_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~165_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~166_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~167_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~55_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~64_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~65_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector13~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector13~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~63_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[25][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector213~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[25][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~160_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector12~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector12~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[25][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector212~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[25][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~161_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[25][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector211~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[25][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~162_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector10~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector10~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[25][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector210~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[25][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~163_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector9~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector9~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector9~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[25][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector209~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[25][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~164_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector8~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector8~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[25][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector208~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[25][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~165_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector7~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector7~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[25][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector207~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[25][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~166_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[25][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector206~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[25][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~167_combout\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult1|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add0~1\ : std_logic;
SIGNAL \corr_long|Add0~3\ : std_logic;
SIGNAL \corr_long|Add0~5\ : std_logic;
SIGNAL \corr_long|Add0~7\ : std_logic;
SIGNAL \corr_long|Add0~9\ : std_logic;
SIGNAL \corr_long|Add0~11\ : std_logic;
SIGNAL \corr_long|Add0~13\ : std_logic;
SIGNAL \corr_long|Add0~15\ : std_logic;
SIGNAL \corr_long|Add0~17\ : std_logic;
SIGNAL \corr_long|Add0~19\ : std_logic;
SIGNAL \corr_long|Add0~21\ : std_logic;
SIGNAL \corr_long|Add0~23\ : std_logic;
SIGNAL \corr_long|Add0~25\ : std_logic;
SIGNAL \corr_long|Add0~27\ : std_logic;
SIGNAL \corr_long|Add0~29\ : std_logic;
SIGNAL \corr_long|Add0~31\ : std_logic;
SIGNAL \corr_long|Add0~32_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~176_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~177_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~178_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~179_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~180_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~181_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~182_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~183_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~19_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~68_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[27][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector229~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[27][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~176_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~69_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector28~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector28~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[27][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector228~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[27][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~177_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector27~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector27~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[27][2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[27][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector227~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[27][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~178_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[27][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector226~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[27][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~179_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector25~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector25~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector25~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[27][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector225~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[27][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~180_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector24~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector24~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector24~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[27][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector224~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[27][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~181_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector23~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector23~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[27][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector223~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[27][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~182_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector22~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector22~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[27][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector222~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[27][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~183_combout\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~168_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~169_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~170_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~171_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~172_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~173_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~174_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~175_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~66_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[28][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector237~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[28][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~168_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector36~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector36~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[3][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[28][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector236~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[28][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~169_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~67_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector35~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector35~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector35~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[3][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[28][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector235~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[28][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~170_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[28][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector234~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[28][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~171_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector33~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector33~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[3][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[28][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector233~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[28][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~172_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector32~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector32~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[3][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[28][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector232~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[28][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~173_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[28][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector231~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[28][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~174_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[28][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector230~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[28][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~175_combout\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult3|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult2|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add1~1\ : std_logic;
SIGNAL \corr_long|Add1~3\ : std_logic;
SIGNAL \corr_long|Add1~5\ : std_logic;
SIGNAL \corr_long|Add1~7\ : std_logic;
SIGNAL \corr_long|Add1~9\ : std_logic;
SIGNAL \corr_long|Add1~11\ : std_logic;
SIGNAL \corr_long|Add1~13\ : std_logic;
SIGNAL \corr_long|Add1~15\ : std_logic;
SIGNAL \corr_long|Add1~17\ : std_logic;
SIGNAL \corr_long|Add1~19\ : std_logic;
SIGNAL \corr_long|Add1~21\ : std_logic;
SIGNAL \corr_long|Add1~23\ : std_logic;
SIGNAL \corr_long|Add1~25\ : std_logic;
SIGNAL \corr_long|Add1~27\ : std_logic;
SIGNAL \corr_long|Add1~29\ : std_logic;
SIGNAL \corr_long|Add1~30_combout\ : std_logic;
SIGNAL \corr_long|Add0~28_combout\ : std_logic;
SIGNAL \corr_long|Add0~26_combout\ : std_logic;
SIGNAL \corr_long|Add0~24_combout\ : std_logic;
SIGNAL \corr_long|Add0~22_combout\ : std_logic;
SIGNAL \corr_long|Add1~20_combout\ : std_logic;
SIGNAL \corr_long|Add0~18_combout\ : std_logic;
SIGNAL \corr_long|Add1~16_combout\ : std_logic;
SIGNAL \corr_long|Add1~14_combout\ : std_logic;
SIGNAL \corr_long|Add0~12_combout\ : std_logic;
SIGNAL \corr_long|Add0~10_combout\ : std_logic;
SIGNAL \corr_long|Add0~8_combout\ : std_logic;
SIGNAL \corr_long|Add0~6_combout\ : std_logic;
SIGNAL \corr_long|Add1~4_combout\ : std_logic;
SIGNAL \corr_long|Add0~2_combout\ : std_logic;
SIGNAL \corr_long|Add0~0_combout\ : std_logic;
SIGNAL \corr_long|Add2~1\ : std_logic;
SIGNAL \corr_long|Add2~3\ : std_logic;
SIGNAL \corr_long|Add2~5\ : std_logic;
SIGNAL \corr_long|Add2~7\ : std_logic;
SIGNAL \corr_long|Add2~9\ : std_logic;
SIGNAL \corr_long|Add2~11\ : std_logic;
SIGNAL \corr_long|Add2~13\ : std_logic;
SIGNAL \corr_long|Add2~15\ : std_logic;
SIGNAL \corr_long|Add2~17\ : std_logic;
SIGNAL \corr_long|Add2~19\ : std_logic;
SIGNAL \corr_long|Add2~21\ : std_logic;
SIGNAL \corr_long|Add2~23\ : std_logic;
SIGNAL \corr_long|Add2~25\ : std_logic;
SIGNAL \corr_long|Add2~27\ : std_logic;
SIGNAL \corr_long|Add2~29\ : std_logic;
SIGNAL \corr_long|Add2~31\ : std_logic;
SIGNAL \corr_long|Add2~32_combout\ : std_logic;
SIGNAL \corr_long|Add2~30_combout\ : std_logic;
SIGNAL \corr_long|Add2~28_combout\ : std_logic;
SIGNAL \corr_long|Add2~26_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~192_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~193_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~194_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~195_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~196_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~197_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~198_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~199_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector45~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector45~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~72_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[29][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector245~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[29][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~192_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[29][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector244~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[29][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~193_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[29][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector243~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[29][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~73_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector43~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector43~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~194_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~13_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector42~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector42~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[29][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector242~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[29][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~195_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[29][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector241~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[29][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~196_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector40~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector40~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector40~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[29][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector240~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[29][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~197_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[29][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector239~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[29][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector39~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector39~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector39~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~198_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[29][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector238~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[29][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~199_combout\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~184_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~185_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~186_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~187_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~188_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~189_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~190_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~191_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~70_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[30][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector253~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[30][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~184_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[30][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector252~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[30][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~71_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector52~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector52~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[5][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~185_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector51~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector51~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[5][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[30][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector251~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[30][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~186_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector50~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector50~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[5][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[30][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector250~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[30][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~187_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector49~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector49~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector49~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[5][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[30][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector249~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[30][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~188_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[30][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector248~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[30][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~189_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector47~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector47~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector47~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[5][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[30][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector247~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[30][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~190_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector46~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector46~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[5][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[30][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector246~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[30][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~191_combout\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult5|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult4|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add3~1\ : std_logic;
SIGNAL \corr_long|Add3~3\ : std_logic;
SIGNAL \corr_long|Add3~5\ : std_logic;
SIGNAL \corr_long|Add3~7\ : std_logic;
SIGNAL \corr_long|Add3~9\ : std_logic;
SIGNAL \corr_long|Add3~11\ : std_logic;
SIGNAL \corr_long|Add3~13\ : std_logic;
SIGNAL \corr_long|Add3~15\ : std_logic;
SIGNAL \corr_long|Add3~17\ : std_logic;
SIGNAL \corr_long|Add3~19\ : std_logic;
SIGNAL \corr_long|Add3~21\ : std_logic;
SIGNAL \corr_long|Add3~23\ : std_logic;
SIGNAL \corr_long|Add3~24_combout\ : std_logic;
SIGNAL \corr_long|Add3~22_combout\ : std_logic;
SIGNAL \corr_long|Add3~20_combout\ : std_logic;
SIGNAL \corr_long|Add2~18_combout\ : std_logic;
SIGNAL \corr_long|Add2~16_combout\ : std_logic;
SIGNAL \corr_long|Add2~14_combout\ : std_logic;
SIGNAL \corr_long|Add3~12_combout\ : std_logic;
SIGNAL \corr_long|Add2~10_combout\ : std_logic;
SIGNAL \corr_long|Add2~8_combout\ : std_logic;
SIGNAL \corr_long|Add2~6_combout\ : std_logic;
SIGNAL \corr_long|Add2~4_combout\ : std_logic;
SIGNAL \corr_long|Add3~2_combout\ : std_logic;
SIGNAL \corr_long|Add2~0_combout\ : std_logic;
SIGNAL \corr_long|Add4~1\ : std_logic;
SIGNAL \corr_long|Add4~3\ : std_logic;
SIGNAL \corr_long|Add4~5\ : std_logic;
SIGNAL \corr_long|Add4~7\ : std_logic;
SIGNAL \corr_long|Add4~9\ : std_logic;
SIGNAL \corr_long|Add4~11\ : std_logic;
SIGNAL \corr_long|Add4~13\ : std_logic;
SIGNAL \corr_long|Add4~15\ : std_logic;
SIGNAL \corr_long|Add4~17\ : std_logic;
SIGNAL \corr_long|Add4~19\ : std_logic;
SIGNAL \corr_long|Add4~21\ : std_logic;
SIGNAL \corr_long|Add4~23\ : std_logic;
SIGNAL \corr_long|Add4~25\ : std_logic;
SIGNAL \corr_long|Add4~27\ : std_logic;
SIGNAL \corr_long|Add4~29\ : std_logic;
SIGNAL \corr_long|Add4~31\ : std_logic;
SIGNAL \corr_long|Add4~33\ : std_logic;
SIGNAL \corr_long|Add4~35\ : std_logic;
SIGNAL \corr_long|Add4~36_combout\ : std_logic;
SIGNAL \corr_long|Add8~34_combout\ : std_logic;
SIGNAL \corr_long|Add8~32_combout\ : std_logic;
SIGNAL \corr_long|Add8~30_combout\ : std_logic;
SIGNAL \corr_long|Add8~28_combout\ : std_logic;
SIGNAL \corr_long|Add8~26_combout\ : std_logic;
SIGNAL \corr_long|Add4~24_combout\ : std_logic;
SIGNAL \corr_long|Add8~22_combout\ : std_logic;
SIGNAL \corr_long|Add4~20_combout\ : std_logic;
SIGNAL \corr_long|Add8~18_combout\ : std_logic;
SIGNAL \corr_long|Add8~16_combout\ : std_logic;
SIGNAL \corr_long|Add8~14_combout\ : std_logic;
SIGNAL \corr_long|Add4~12_combout\ : std_logic;
SIGNAL \corr_long|Add8~10_combout\ : std_logic;
SIGNAL \corr_long|Add8~8_combout\ : std_logic;
SIGNAL \corr_long|Add4~6_combout\ : std_logic;
SIGNAL \corr_long|Add8~4_combout\ : std_logic;
SIGNAL \corr_long|Add4~2_combout\ : std_logic;
SIGNAL \corr_long|Add8~0_combout\ : std_logic;
SIGNAL \corr_long|Add12~1\ : std_logic;
SIGNAL \corr_long|Add12~3\ : std_logic;
SIGNAL \corr_long|Add12~5\ : std_logic;
SIGNAL \corr_long|Add12~7\ : std_logic;
SIGNAL \corr_long|Add12~9\ : std_logic;
SIGNAL \corr_long|Add12~11\ : std_logic;
SIGNAL \corr_long|Add12~13\ : std_logic;
SIGNAL \corr_long|Add12~15\ : std_logic;
SIGNAL \corr_long|Add12~17\ : std_logic;
SIGNAL \corr_long|Add12~19\ : std_logic;
SIGNAL \corr_long|Add12~21\ : std_logic;
SIGNAL \corr_long|Add12~23\ : std_logic;
SIGNAL \corr_long|Add12~25\ : std_logic;
SIGNAL \corr_long|Add12~27\ : std_logic;
SIGNAL \corr_long|Add12~29\ : std_logic;
SIGNAL \corr_long|Add12~31\ : std_logic;
SIGNAL \corr_long|Add12~33\ : std_logic;
SIGNAL \corr_long|Add12~35\ : std_logic;
SIGNAL \corr_long|Add12~36_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~32_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~33_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~34_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~35_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~36_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~37_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~38_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~39_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector373~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~20_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~21_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[20][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector173~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[20][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~18_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector372~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[20][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector172~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[20][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~33_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector371~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[20][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector171~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[20][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector370~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[20][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector170~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[20][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~35_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector369~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[20][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector169~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[20][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector368~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[20][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector168~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[20][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~37_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[20][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector167~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[20][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~38_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[20][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector166~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[20][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~39_combout\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~24_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~25_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~26_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~27_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~28_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~29_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~30_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~31_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~16_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector381~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~17_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[21][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector181~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[21][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~24_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector380~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~25_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector379~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[21][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector179~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[21][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~26_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[21][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector178~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[21][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~27_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[21][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector177~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[21][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector377~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~28_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector376~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~29_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector375~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[21][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector175~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[21][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~30_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector374~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[21][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector174~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[21][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~31_combout\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult20|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult21|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add19~1\ : std_logic;
SIGNAL \corr_long|Add19~3\ : std_logic;
SIGNAL \corr_long|Add19~5\ : std_logic;
SIGNAL \corr_long|Add19~7\ : std_logic;
SIGNAL \corr_long|Add19~9\ : std_logic;
SIGNAL \corr_long|Add19~11\ : std_logic;
SIGNAL \corr_long|Add19~13\ : std_logic;
SIGNAL \corr_long|Add19~15\ : std_logic;
SIGNAL \corr_long|Add19~17\ : std_logic;
SIGNAL \corr_long|Add19~19\ : std_logic;
SIGNAL \corr_long|Add19~21\ : std_logic;
SIGNAL \corr_long|Add19~23\ : std_logic;
SIGNAL \corr_long|Add19~25\ : std_logic;
SIGNAL \corr_long|Add19~27\ : std_logic;
SIGNAL \corr_long|Add19~29\ : std_logic;
SIGNAL \corr_long|Add19~31\ : std_logic;
SIGNAL \corr_long|Add19~32_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~40_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~41_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~42_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~43_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~44_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~45_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~46_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~47_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~25_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[19][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector165~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector165~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector165~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[19][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~23_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[44][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector365~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[44][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~40_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector164~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector164~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[19][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[19][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[44][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector364~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[44][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~41_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[44][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector363~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[44][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector162~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector162~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[19][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[44][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector362~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[44][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~43_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[44][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector361~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[44][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~44_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector160~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector160~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[19][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[44][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector360~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[44][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~45_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[19][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector159~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector159~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[19][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[44][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector359~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[44][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~46_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector158~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector158~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[19][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[44][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector358~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[44][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~47_combout\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~48_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~49_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~50_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~51_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~52_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~53_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~54_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~55_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector157~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~29_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[18][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector157~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector157~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[18][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~28_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[43][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector357~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[43][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~48_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector156~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[18][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector156~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector156~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[18][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[43][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector356~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[43][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~49_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[18][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector155~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector155~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector155~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[18][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[43][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector355~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[43][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~50_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector154~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector154~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[18][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[43][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector354~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[43][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~51_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[43][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector353~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[43][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~52_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[18][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector152~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector152~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[18][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[43][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector352~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[43][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~53_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector151~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector151~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[18][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[43][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector351~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[43][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~54_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[43][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector350~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[43][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~55_combout\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult18|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult19|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add17~1\ : std_logic;
SIGNAL \corr_long|Add17~3\ : std_logic;
SIGNAL \corr_long|Add17~5\ : std_logic;
SIGNAL \corr_long|Add17~7\ : std_logic;
SIGNAL \corr_long|Add17~9\ : std_logic;
SIGNAL \corr_long|Add17~11\ : std_logic;
SIGNAL \corr_long|Add17~13\ : std_logic;
SIGNAL \corr_long|Add17~15\ : std_logic;
SIGNAL \corr_long|Add17~17\ : std_logic;
SIGNAL \corr_long|Add17~19\ : std_logic;
SIGNAL \corr_long|Add17~21\ : std_logic;
SIGNAL \corr_long|Add17~23\ : std_logic;
SIGNAL \corr_long|Add17~25\ : std_logic;
SIGNAL \corr_long|Add17~27\ : std_logic;
SIGNAL \corr_long|Add17~29\ : std_logic;
SIGNAL \corr_long|Add17~30_combout\ : std_logic;
SIGNAL \corr_long|Add17~28_combout\ : std_logic;
SIGNAL \corr_long|Add17~26_combout\ : std_logic;
SIGNAL \corr_long|Add17~24_combout\ : std_logic;
SIGNAL \corr_long|Add19~22_combout\ : std_logic;
SIGNAL \corr_long|Add19~20_combout\ : std_logic;
SIGNAL \corr_long|Add19~18_combout\ : std_logic;
SIGNAL \corr_long|Add19~16_combout\ : std_logic;
SIGNAL \corr_long|Add17~14_combout\ : std_logic;
SIGNAL \corr_long|Add17~12_combout\ : std_logic;
SIGNAL \corr_long|Add19~10_combout\ : std_logic;
SIGNAL \corr_long|Add17~8_combout\ : std_logic;
SIGNAL \corr_long|Add17~6_combout\ : std_logic;
SIGNAL \corr_long|Add19~4_combout\ : std_logic;
SIGNAL \corr_long|Add17~2_combout\ : std_logic;
SIGNAL \corr_long|Add19~0_combout\ : std_logic;
SIGNAL \corr_long|Add18~1\ : std_logic;
SIGNAL \corr_long|Add18~3\ : std_logic;
SIGNAL \corr_long|Add18~5\ : std_logic;
SIGNAL \corr_long|Add18~7\ : std_logic;
SIGNAL \corr_long|Add18~9\ : std_logic;
SIGNAL \corr_long|Add18~11\ : std_logic;
SIGNAL \corr_long|Add18~13\ : std_logic;
SIGNAL \corr_long|Add18~15\ : std_logic;
SIGNAL \corr_long|Add18~17\ : std_logic;
SIGNAL \corr_long|Add18~19\ : std_logic;
SIGNAL \corr_long|Add18~21\ : std_logic;
SIGNAL \corr_long|Add18~23\ : std_logic;
SIGNAL \corr_long|Add18~25\ : std_logic;
SIGNAL \corr_long|Add18~27\ : std_logic;
SIGNAL \corr_long|Add18~29\ : std_logic;
SIGNAL \corr_long|Add18~31\ : std_logic;
SIGNAL \corr_long|Add18~33\ : std_logic;
SIGNAL \corr_long|Add18~34_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~56_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~57_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~58_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~59_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~60_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~61_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~62_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~63_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~31_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[17][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector149~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector149~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~27_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~30_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[42][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector349~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[42][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~56_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[42][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector348~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[42][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~57_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector147~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector147~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[42][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector347~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[42][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~58_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[42][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector346~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[42][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~59_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector145~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector145~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[42][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector345~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[42][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~60_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[17][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector144~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector144~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector144~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][5]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[42][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector344~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[42][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~61_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[17][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector143~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector143~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector143~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[42][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector343~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[42][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~62_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[42][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector342~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[42][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector142~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector142~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~63_combout\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~64_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~65_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~66_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~67_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~68_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~69_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~70_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~71_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector141~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector141~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[41][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector341~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[41][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~64_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[41][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector340~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[41][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~65_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[41][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector339~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[41][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~33_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[16][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector139~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector139~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~66_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[16][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector138~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector138~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector138~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[41][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector338~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[41][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~67_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[41][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector337~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[41][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[16][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector137~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector137~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector137~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~68_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector136~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector136~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[41][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector336~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[41][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~69_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector135~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[16][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector135~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector135~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[41][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector335~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[41][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~70_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[41][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector334~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[41][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[16][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector134~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector134~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~71_combout\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult17|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult16|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add15~1\ : std_logic;
SIGNAL \corr_long|Add15~3\ : std_logic;
SIGNAL \corr_long|Add15~5\ : std_logic;
SIGNAL \corr_long|Add15~7\ : std_logic;
SIGNAL \corr_long|Add15~9\ : std_logic;
SIGNAL \corr_long|Add15~11\ : std_logic;
SIGNAL \corr_long|Add15~13\ : std_logic;
SIGNAL \corr_long|Add15~15\ : std_logic;
SIGNAL \corr_long|Add15~17\ : std_logic;
SIGNAL \corr_long|Add15~19\ : std_logic;
SIGNAL \corr_long|Add15~21\ : std_logic;
SIGNAL \corr_long|Add15~23\ : std_logic;
SIGNAL \corr_long|Add15~25\ : std_logic;
SIGNAL \corr_long|Add15~27\ : std_logic;
SIGNAL \corr_long|Add15~29\ : std_logic;
SIGNAL \corr_long|Add15~31\ : std_logic;
SIGNAL \corr_long|Add15~32_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~72_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~73_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~74_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~75_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~76_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~77_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~78_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~79_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~35_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[40][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector333~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[40][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[15][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector133~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector133~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~72_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[40][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector332~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[40][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector132~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector132~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~73_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[40][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector331~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[40][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector131~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector131~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~74_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector130~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector130~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[40][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector330~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[40][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~75_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[40][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector329~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[40][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[15][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector129~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector129~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~76_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[40][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector328~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[40][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~77_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[40][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector327~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[40][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~78_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[40][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector326~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[40][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[15][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector126~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector126~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector126~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~79_combout\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~80_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~81_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~82_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~83_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~84_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~85_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~86_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~87_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector125~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~38_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector125~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector125~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~80_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector124~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector124~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~37_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[39][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector324~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[39][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~81_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector123~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector123~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[39][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector323~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[39][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~82_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[39][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector322~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[39][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector122~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector122~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~83_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[39][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector321~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[39][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector121~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector121~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~84_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[39][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector320~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[39][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector120~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector120~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~85_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector119~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector119~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[39][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector319~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[39][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~86_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[39][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector318~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[39][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector118~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector118~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~87_combout\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult14|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult15|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add13~1\ : std_logic;
SIGNAL \corr_long|Add13~3\ : std_logic;
SIGNAL \corr_long|Add13~5\ : std_logic;
SIGNAL \corr_long|Add13~7\ : std_logic;
SIGNAL \corr_long|Add13~9\ : std_logic;
SIGNAL \corr_long|Add13~11\ : std_logic;
SIGNAL \corr_long|Add13~13\ : std_logic;
SIGNAL \corr_long|Add13~15\ : std_logic;
SIGNAL \corr_long|Add13~17\ : std_logic;
SIGNAL \corr_long|Add13~19\ : std_logic;
SIGNAL \corr_long|Add13~21\ : std_logic;
SIGNAL \corr_long|Add13~23\ : std_logic;
SIGNAL \corr_long|Add13~25\ : std_logic;
SIGNAL \corr_long|Add13~27\ : std_logic;
SIGNAL \corr_long|Add13~29\ : std_logic;
SIGNAL \corr_long|Add13~30_combout\ : std_logic;
SIGNAL \corr_long|Add13~28_combout\ : std_logic;
SIGNAL \corr_long|Add13~26_combout\ : std_logic;
SIGNAL \corr_long|Add13~24_combout\ : std_logic;
SIGNAL \corr_long|Add15~22_combout\ : std_logic;
SIGNAL \corr_long|Add15~20_combout\ : std_logic;
SIGNAL \corr_long|Add15~18_combout\ : std_logic;
SIGNAL \corr_long|Add15~16_combout\ : std_logic;
SIGNAL \corr_long|Add15~14_combout\ : std_logic;
SIGNAL \corr_long|Add13~12_combout\ : std_logic;
SIGNAL \corr_long|Add15~10_combout\ : std_logic;
SIGNAL \corr_long|Add13~8_combout\ : std_logic;
SIGNAL \corr_long|Add15~6_combout\ : std_logic;
SIGNAL \corr_long|Add13~4_combout\ : std_logic;
SIGNAL \corr_long|Add13~2_combout\ : std_logic;
SIGNAL \corr_long|Add15~0_combout\ : std_logic;
SIGNAL \corr_long|Add14~1\ : std_logic;
SIGNAL \corr_long|Add14~3\ : std_logic;
SIGNAL \corr_long|Add14~5\ : std_logic;
SIGNAL \corr_long|Add14~7\ : std_logic;
SIGNAL \corr_long|Add14~9\ : std_logic;
SIGNAL \corr_long|Add14~11\ : std_logic;
SIGNAL \corr_long|Add14~13\ : std_logic;
SIGNAL \corr_long|Add14~15\ : std_logic;
SIGNAL \corr_long|Add14~17\ : std_logic;
SIGNAL \corr_long|Add14~19\ : std_logic;
SIGNAL \corr_long|Add14~21\ : std_logic;
SIGNAL \corr_long|Add14~23\ : std_logic;
SIGNAL \corr_long|Add14~25\ : std_logic;
SIGNAL \corr_long|Add14~27\ : std_logic;
SIGNAL \corr_long|Add14~29\ : std_logic;
SIGNAL \corr_long|Add14~31\ : std_logic;
SIGNAL \corr_long|Add14~32_combout\ : std_logic;
SIGNAL \corr_long|Add14~30_combout\ : std_logic;
SIGNAL \corr_long|Add14~28_combout\ : std_logic;
SIGNAL \corr_long|Add14~26_combout\ : std_logic;
SIGNAL \corr_long|Add18~24_combout\ : std_logic;
SIGNAL \corr_long|Add18~22_combout\ : std_logic;
SIGNAL \corr_long|Add18~20_combout\ : std_logic;
SIGNAL \corr_long|Add14~18_combout\ : std_logic;
SIGNAL \corr_long|Add18~16_combout\ : std_logic;
SIGNAL \corr_long|Add18~14_combout\ : std_logic;
SIGNAL \corr_long|Add14~12_combout\ : std_logic;
SIGNAL \corr_long|Add14~10_combout\ : std_logic;
SIGNAL \corr_long|Add14~8_combout\ : std_logic;
SIGNAL \corr_long|Add14~6_combout\ : std_logic;
SIGNAL \corr_long|Add14~4_combout\ : std_logic;
SIGNAL \corr_long|Add18~2_combout\ : std_logic;
SIGNAL \corr_long|Add14~0_combout\ : std_logic;
SIGNAL \corr_long|Add16~1\ : std_logic;
SIGNAL \corr_long|Add16~3\ : std_logic;
SIGNAL \corr_long|Add16~5\ : std_logic;
SIGNAL \corr_long|Add16~7\ : std_logic;
SIGNAL \corr_long|Add16~9\ : std_logic;
SIGNAL \corr_long|Add16~11\ : std_logic;
SIGNAL \corr_long|Add16~13\ : std_logic;
SIGNAL \corr_long|Add16~15\ : std_logic;
SIGNAL \corr_long|Add16~17\ : std_logic;
SIGNAL \corr_long|Add16~19\ : std_logic;
SIGNAL \corr_long|Add16~21\ : std_logic;
SIGNAL \corr_long|Add16~23\ : std_logic;
SIGNAL \corr_long|Add16~25\ : std_logic;
SIGNAL \corr_long|Add16~27\ : std_logic;
SIGNAL \corr_long|Add16~29\ : std_logic;
SIGNAL \corr_long|Add16~31\ : std_logic;
SIGNAL \corr_long|Add16~33\ : std_logic;
SIGNAL \corr_long|Add16~34_combout\ : std_logic;
SIGNAL \corr_long|Add12~32_combout\ : std_logic;
SIGNAL \corr_long|Add12~30_combout\ : std_logic;
SIGNAL \corr_long|Add12~28_combout\ : std_logic;
SIGNAL \corr_long|Add12~26_combout\ : std_logic;
SIGNAL \corr_long|Add16~24_combout\ : std_logic;
SIGNAL \corr_long|Add16~22_combout\ : std_logic;
SIGNAL \corr_long|Add16~20_combout\ : std_logic;
SIGNAL \corr_long|Add12~18_combout\ : std_logic;
SIGNAL \corr_long|Add12~16_combout\ : std_logic;
SIGNAL \corr_long|Add12~14_combout\ : std_logic;
SIGNAL \corr_long|Add16~12_combout\ : std_logic;
SIGNAL \corr_long|Add12~10_combout\ : std_logic;
SIGNAL \corr_long|Add12~8_combout\ : std_logic;
SIGNAL \corr_long|Add16~6_combout\ : std_logic;
SIGNAL \corr_long|Add12~4_combout\ : std_logic;
SIGNAL \corr_long|Add16~2_combout\ : std_logic;
SIGNAL \corr_long|Add12~0_combout\ : std_logic;
SIGNAL \corr_long|Add20~1\ : std_logic;
SIGNAL \corr_long|Add20~3\ : std_logic;
SIGNAL \corr_long|Add20~5\ : std_logic;
SIGNAL \corr_long|Add20~7\ : std_logic;
SIGNAL \corr_long|Add20~9\ : std_logic;
SIGNAL \corr_long|Add20~11\ : std_logic;
SIGNAL \corr_long|Add20~13\ : std_logic;
SIGNAL \corr_long|Add20~15\ : std_logic;
SIGNAL \corr_long|Add20~17\ : std_logic;
SIGNAL \corr_long|Add20~19\ : std_logic;
SIGNAL \corr_long|Add20~21\ : std_logic;
SIGNAL \corr_long|Add20~23\ : std_logic;
SIGNAL \corr_long|Add20~25\ : std_logic;
SIGNAL \corr_long|Add20~27\ : std_logic;
SIGNAL \corr_long|Add20~29\ : std_logic;
SIGNAL \corr_long|Add20~31\ : std_logic;
SIGNAL \corr_long|Add20~33\ : std_logic;
SIGNAL \corr_long|Add20~35\ : std_logic;
SIGNAL \corr_long|Add20~36_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~16_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~17_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~18_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~19_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~20_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~21_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~22_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~23_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector205~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[24][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector405~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~16_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~15_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector204~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[24][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector404~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~17_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector403~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~18_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector202~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[24][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~19_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector401~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector201~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[24][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~20_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][5]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector200~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[24][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][5]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector400~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~21_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector399~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector199~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[24][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector198~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[24][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~23_combout\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~0_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~1_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~2_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~3_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~4_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~5_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~6_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[23][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector197~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[23][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector397~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[23][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector196~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[23][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector396~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector395~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[23][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector195~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[23][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector394~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[23][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector194~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[23][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector393~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[23][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector193~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[23][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[23][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector192~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[23][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector392~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[23][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector191~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[23][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[23][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector391~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[23][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector190~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[23][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector390~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~7_combout\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~8_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~9_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~10_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~11_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~12_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~13_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~14_combout\ : std_logic;
SIGNAL \corr_long|input_adc_values_reduced~15_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector389~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][0]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~14_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[22][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector188~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][1]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[22][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector187~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector387~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][2]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector386~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[22][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector186~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][3]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector385~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[22][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector185~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][4]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[22][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector184~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector384~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][5]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~13_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector383~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][6]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~14_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[22][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector182~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector382~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][7]~regout\ : std_logic;
SIGNAL \corr_long|input_function_reduced~15_combout\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|Mult22|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult23|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add21~1\ : std_logic;
SIGNAL \corr_long|Add21~3\ : std_logic;
SIGNAL \corr_long|Add21~5\ : std_logic;
SIGNAL \corr_long|Add21~7\ : std_logic;
SIGNAL \corr_long|Add21~9\ : std_logic;
SIGNAL \corr_long|Add21~11\ : std_logic;
SIGNAL \corr_long|Add21~13\ : std_logic;
SIGNAL \corr_long|Add21~15\ : std_logic;
SIGNAL \corr_long|Add21~17\ : std_logic;
SIGNAL \corr_long|Add21~19\ : std_logic;
SIGNAL \corr_long|Add21~21\ : std_logic;
SIGNAL \corr_long|Add21~23\ : std_logic;
SIGNAL \corr_long|Add21~25\ : std_logic;
SIGNAL \corr_long|Add21~27\ : std_logic;
SIGNAL \corr_long|Add21~28_combout\ : std_logic;
SIGNAL \corr_long|Add21~26_combout\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|Add21~22_combout\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|Add21~16_combout\ : std_logic;
SIGNAL \corr_long|Add21~14_combout\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|Add21~10_combout\ : std_logic;
SIGNAL \corr_long|Add21~8_combout\ : std_logic;
SIGNAL \corr_long|Add21~6_combout\ : std_logic;
SIGNAL \corr_long|Add21~4_combout\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|Mult24|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|Add22~1\ : std_logic;
SIGNAL \corr_long|Add22~3\ : std_logic;
SIGNAL \corr_long|Add22~5\ : std_logic;
SIGNAL \corr_long|Add22~7\ : std_logic;
SIGNAL \corr_long|Add22~9\ : std_logic;
SIGNAL \corr_long|Add22~11\ : std_logic;
SIGNAL \corr_long|Add22~13\ : std_logic;
SIGNAL \corr_long|Add22~15\ : std_logic;
SIGNAL \corr_long|Add22~17\ : std_logic;
SIGNAL \corr_long|Add22~19\ : std_logic;
SIGNAL \corr_long|Add22~21\ : std_logic;
SIGNAL \corr_long|Add22~23\ : std_logic;
SIGNAL \corr_long|Add22~25\ : std_logic;
SIGNAL \corr_long|Add22~27\ : std_logic;
SIGNAL \corr_long|Add22~29\ : std_logic;
SIGNAL \corr_long|Add22~31\ : std_logic;
SIGNAL \corr_long|Add22~33\ : std_logic;
SIGNAL \corr_long|Add22~34_combout\ : std_logic;
SIGNAL \corr_long|Add20~32_combout\ : std_logic;
SIGNAL \corr_long|Add20~30_combout\ : std_logic;
SIGNAL \corr_long|Add20~28_combout\ : std_logic;
SIGNAL \corr_long|Add20~26_combout\ : std_logic;
SIGNAL \corr_long|Add22~24_combout\ : std_logic;
SIGNAL \corr_long|Add22~22_combout\ : std_logic;
SIGNAL \corr_long|Add22~20_combout\ : std_logic;
SIGNAL \corr_long|Add20~18_combout\ : std_logic;
SIGNAL \corr_long|Add20~16_combout\ : std_logic;
SIGNAL \corr_long|Add20~14_combout\ : std_logic;
SIGNAL \corr_long|Add22~12_combout\ : std_logic;
SIGNAL \corr_long|Add20~10_combout\ : std_logic;
SIGNAL \corr_long|Add20~8_combout\ : std_logic;
SIGNAL \corr_long|Add22~6_combout\ : std_logic;
SIGNAL \corr_long|Add20~4_combout\ : std_logic;
SIGNAL \corr_long|Add22~2_combout\ : std_logic;
SIGNAL \corr_long|Add20~0_combout\ : std_logic;
SIGNAL \corr_long|Add23~1\ : std_logic;
SIGNAL \corr_long|Add23~3\ : std_logic;
SIGNAL \corr_long|Add23~5\ : std_logic;
SIGNAL \corr_long|Add23~7\ : std_logic;
SIGNAL \corr_long|Add23~9\ : std_logic;
SIGNAL \corr_long|Add23~11\ : std_logic;
SIGNAL \corr_long|Add23~13\ : std_logic;
SIGNAL \corr_long|Add23~15\ : std_logic;
SIGNAL \corr_long|Add23~17\ : std_logic;
SIGNAL \corr_long|Add23~19\ : std_logic;
SIGNAL \corr_long|Add23~21\ : std_logic;
SIGNAL \corr_long|Add23~23\ : std_logic;
SIGNAL \corr_long|Add23~25\ : std_logic;
SIGNAL \corr_long|Add23~27\ : std_logic;
SIGNAL \corr_long|Add23~29\ : std_logic;
SIGNAL \corr_long|Add23~31\ : std_logic;
SIGNAL \corr_long|Add23~33\ : std_logic;
SIGNAL \corr_long|Add23~35\ : std_logic;
SIGNAL \corr_long|Add23~36_combout\ : std_logic;
SIGNAL \corr_long|Add23~34_combout\ : std_logic;
SIGNAL \corr_long|Add23~32_combout\ : std_logic;
SIGNAL \corr_long|temp_int~16_combout\ : std_logic;
SIGNAL \corr_long|Add23~30_combout\ : std_logic;
SIGNAL \corr_long|Add23~28_combout\ : std_logic;
SIGNAL \corr_long|Add23~26_combout\ : std_logic;
SIGNAL \corr_long|Add23~24_combout\ : std_logic;
SIGNAL \corr_long|Add23~22_combout\ : std_logic;
SIGNAL \corr_long|Add23~20_combout\ : std_logic;
SIGNAL \corr_long|Add23~18_combout\ : std_logic;
SIGNAL \corr_long|temp_int~9_combout\ : std_logic;
SIGNAL \corr_long|Add23~16_combout\ : std_logic;
SIGNAL \corr_long|Add23~14_combout\ : std_logic;
SIGNAL \corr_long|Add23~12_combout\ : std_logic;
SIGNAL \corr_long|Add23~10_combout\ : std_logic;
SIGNAL \corr_long|temp_int~5_combout\ : std_logic;
SIGNAL \corr_long|Add23~8_combout\ : std_logic;
SIGNAL \corr_long|Add23~6_combout\ : std_logic;
SIGNAL \corr_long|Add23~4_combout\ : std_logic;
SIGNAL \corr_long|Add23~2_combout\ : std_logic;
SIGNAL \corr_long|temp_int~1_combout\ : std_logic;
SIGNAL \corr_long|Add23~0_combout\ : std_logic;
SIGNAL \corr_long|temp_int~0_combout\ : std_logic;
SIGNAL \corr_long|Add24~1\ : std_logic;
SIGNAL \corr_long|Add24~3\ : std_logic;
SIGNAL \corr_long|Add24~5\ : std_logic;
SIGNAL \corr_long|Add24~7\ : std_logic;
SIGNAL \corr_long|Add24~9\ : std_logic;
SIGNAL \corr_long|Add24~11\ : std_logic;
SIGNAL \corr_long|Add24~13\ : std_logic;
SIGNAL \corr_long|Add24~15\ : std_logic;
SIGNAL \corr_long|Add24~17\ : std_logic;
SIGNAL \corr_long|Add24~19\ : std_logic;
SIGNAL \corr_long|Add24~21\ : std_logic;
SIGNAL \corr_long|Add24~23\ : std_logic;
SIGNAL \corr_long|Add24~25\ : std_logic;
SIGNAL \corr_long|Add24~27\ : std_logic;
SIGNAL \corr_long|Add24~29\ : std_logic;
SIGNAL \corr_long|Add24~31\ : std_logic;
SIGNAL \corr_long|Add24~33\ : std_logic;
SIGNAL \corr_long|Add24~35\ : std_logic;
SIGNAL \corr_long|Add24~36_combout\ : std_logic;
SIGNAL \corr_long|output_int~18_combout\ : std_logic;
SIGNAL \corr_long|Add24~34_combout\ : std_logic;
SIGNAL \corr_long|output_int~17_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~0_combout\ : std_logic;
SIGNAL \corr_long|Add24~37\ : std_logic;
SIGNAL \corr_long|Add24~38_combout\ : std_logic;
SIGNAL \corr_long|output_int~19_combout\ : std_logic;
SIGNAL \corr_long|Add24~18_combout\ : std_logic;
SIGNAL \corr_long|output_int~9_combout\ : std_logic;
SIGNAL \corr_long|Add24~4_combout\ : std_logic;
SIGNAL \corr_long|output_int~2_combout\ : std_logic;
SIGNAL \corr_long|Add24~0_combout\ : std_logic;
SIGNAL \corr_long|output_int~0_combout\ : std_logic;
SIGNAL \corr_long|Add24~2_combout\ : std_logic;
SIGNAL \corr_long|output_int~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~2_combout\ : std_logic;
SIGNAL \corr_long|Add24~14_combout\ : std_logic;
SIGNAL \corr_long|output_int~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~3_combout\ : std_logic;
SIGNAL \corr_long|Add24~24_combout\ : std_logic;
SIGNAL \corr_long|output_int~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector3~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector3~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector3~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_next_state.waiting_bits~regout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.waiting_bits~regout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[6]~44_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector467~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[10]~52_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector463~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[8]~48_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector465~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[3]~38_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector470~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector1~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_next_state.read_init_mem~regout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.read_init_mem~regout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[0]~31_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector4~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector4~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_next_state.finding_bits~regout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.finding_bits~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector473~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[0]~33\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[1]~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector472~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[1]~35\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[2]~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector471~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[2]~37\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[3]~39\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[4]~40_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector469~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[4]~41\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[5]~43\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[6]~45\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[7]~46_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector466~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[7]~47\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[8]~49\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[9]~50_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector464~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[9]~51\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[10]~53\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[11]~54_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector462~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[11]~55\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[12]~57\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[13]~58_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector460~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[13]~59\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[14]~60_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector459~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[14]~61\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[15]~62_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector458~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[15]~63\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[16]~64_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector457~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[16]~65\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[17]~66_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector456~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[17]~67\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[18]~68_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector455~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[18]~69\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[19]~71\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[20]~72_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector453~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[20]~73\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[21]~75\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[22]~77\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[23]~78_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector450~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[23]~79\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[24]~81\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[25]~82_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector448~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[24]~80_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector449~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[25]~83\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[26]~84_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector447~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[26]~85\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[27]~86_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector446~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[27]~87\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[28]~89\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[29]~90_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector444~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[29]~91\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[30]~92_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector443~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_counter[28]~88_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector445~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_next_state.finding_preambule~regout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.finding_preambule~regout\ : std_logic;
SIGNAL \corr_long|first_part~0_combout\ : std_logic;
SIGNAL \corr_long|first_part~regout\ : std_logic;
SIGNAL \corr_long|Add24~22_combout\ : std_logic;
SIGNAL \corr_long|output_int~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_00_value[11]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_00_value[11]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_00_value[11]~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_01_value[11]~0_combout\ : std_logic;
SIGNAL \corr_long|Add24~20_combout\ : std_logic;
SIGNAL \corr_long|output_int~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_00_value[10]~feeder_combout\ : std_logic;
SIGNAL \corr_long|Add24~16_combout\ : std_logic;
SIGNAL \corr_long|output_int~8_combout\ : std_logic;
SIGNAL \corr_long|Add24~12_combout\ : std_logic;
SIGNAL \corr_long|output_int~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_00_value[6]~feeder_combout\ : std_logic;
SIGNAL \corr_long|Add24~10_combout\ : std_logic;
SIGNAL \corr_long|output_int~5_combout\ : std_logic;
SIGNAL \corr_long|Add24~8_combout\ : std_logic;
SIGNAL \corr_long|output_int~4_combout\ : std_logic;
SIGNAL \corr_long|Add24~6_combout\ : std_logic;
SIGNAL \corr_long|output_int~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_00_value[2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_01_value[0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_11_value[11]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_00_value[7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_11_value[2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_10_value[11]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_10_value[8]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_00_value[0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|process_1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_01_value[1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_11_value[1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|process_1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_10_value[0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|process_1~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux213~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan17~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan17~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan17~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[0]~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[0]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[0]~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux212~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[3]~13_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[4]~14_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[5]~15_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~1\ : std_logic;
SIGNAL \clock_divider1|Add1~2_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~3\ : std_logic;
SIGNAL \clock_divider1|Add1~5\ : std_logic;
SIGNAL \clock_divider1|Add1~7\ : std_logic;
SIGNAL \clock_divider1|Add1~8_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~9\ : std_logic;
SIGNAL \clock_divider1|Add1~11\ : std_logic;
SIGNAL \clock_divider1|Add1~13\ : std_logic;
SIGNAL \clock_divider1|Add1~14_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~15\ : std_logic;
SIGNAL \clock_divider1|Add1~17\ : std_logic;
SIGNAL \clock_divider1|Add1~18_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~19\ : std_logic;
SIGNAL \clock_divider1|Add1~21\ : std_logic;
SIGNAL \clock_divider1|Add1~22_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~23\ : std_logic;
SIGNAL \clock_divider1|Add1~25\ : std_logic;
SIGNAL \clock_divider1|Add1~26_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~27\ : std_logic;
SIGNAL \clock_divider1|Add1~28_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~24_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~0_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~29\ : std_logic;
SIGNAL \clock_divider1|Add1~30_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~3_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~20_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~1_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~4_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|half_clock[6]~feeder_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~0_combout\ : std_logic;
SIGNAL \clock_divider1|counter~5_combout\ : std_logic;
SIGNAL \clock_divider1|counter~4_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~5_combout\ : std_logic;
SIGNAL \clock_divider1|clock_out~feeder_combout\ : std_logic;
SIGNAL \clock_divider1|clock_out~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~1\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~3\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~4_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~5\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~7\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~8_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~9\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~11\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~12_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~10_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~13\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~14_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Equal0~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~15\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~16_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~17\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~18_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~19\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~21\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~22_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Equal0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~6_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Equal0~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Equal0~4_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~20_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~23\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~25\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~27\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~28_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~29\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~30_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~24_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|clock_out~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|clock_out~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_index[0]~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_index[1]~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state~12_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_index[2]~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector6~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector4~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector2~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.idle~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector4~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector4~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.start~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector3~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector3~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector3~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector5~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector5~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.data~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_send[1]~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_send[7]~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|TX~regout\ : std_logic;
SIGNAL \corr_long|Add24~26_combout\ : std_logic;
SIGNAL \corr_long|output_int~13_combout\ : std_logic;
SIGNAL \corr_long|Add24~28_combout\ : std_logic;
SIGNAL \corr_long|output_int~14_combout\ : std_logic;
SIGNAL \corr_long|Add24~30_combout\ : std_logic;
SIGNAL \corr_long|output_int~15_combout\ : std_logic;
SIGNAL \corr_long|Add24~32_combout\ : std_logic;
SIGNAL \corr_long|output_int~16_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector402~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector398~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][7]~regout\ : std_logic;
SIGNAL \ram2|altsyncram_component|auto_generated|q_b\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|q_a\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_clk_divider|half_clock\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_clk_divider|counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \adc_ram_shifter_1|data_b_2\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \adc_ram_shifter_1|data_b_1\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \adc_ram_shifter_1|data_a_2\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \adc_ram_shifter_1|data_a_1\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ADC_IN~combout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_tx_1|data_send\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_tx_1|data_index\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ADC_Manager1|ram_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ADC_Manager1|data_counts\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ADC_Manager1|data_buffer\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ADC_Manager1|counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ADC_Manager1|c_short_func_input_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ADC_Manager1|c_11_value\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ADC_Manager1|c_10_value\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ADC_Manager1|c_01_value\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ADC_Manager1|c_00_value\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ADC_Manager1|bit_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ADC_Manager1|RAM_ADDRESS_BUS\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wizard_ram_1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \clock_divider1|counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \corr_long|temp_int\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \corr_long|output_int\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|q_b\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\ : std_logic;
SIGNAL \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\ : std_logic;

BEGIN

ww_CLK <= CLK;
ww_ADC_IN <= ADC_IN;
DATA_OUT <= ww_DATA_OUT;
SYNC <= ww_SYNC;
UART_TX <= ww_UART_TX;
ww_UART_RX <= UART_RX;
test_val <= ww_test_val;
test_val2 <= ww_test_val2;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\corr_long|Mult23|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult23|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult23|auto_generated|mac_mult1~dataout\ & \corr_long|Mult23|auto_generated|mac_mult1~1\ & \corr_long|Mult23|auto_generated|mac_mult1~0\);

\corr_long|Mult23|auto_generated|mac_out2~0\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult23|auto_generated|mac_out2~1\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult23|auto_generated|mac_out2~dataout\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult23|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult23|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult23|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult23|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult23|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult23|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult23|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult23|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult23|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult23|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult23|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult23|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult23|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult23|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult23|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult22|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult22|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult22|auto_generated|mac_mult1~dataout\ & \corr_long|Mult22|auto_generated|mac_mult1~1\ & \corr_long|Mult22|auto_generated|mac_mult1~0\);

\corr_long|Mult22|auto_generated|mac_out2~0\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult22|auto_generated|mac_out2~1\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult22|auto_generated|mac_out2~dataout\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult22|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult22|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult22|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult22|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult22|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult22|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult22|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult22|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult22|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult22|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult22|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult22|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult22|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult22|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult22|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult24|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult24|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult24|auto_generated|mac_mult1~dataout\ & \corr_long|Mult24|auto_generated|mac_mult1~1\ & \corr_long|Mult24|auto_generated|mac_mult1~0\);

\corr_long|Mult24|auto_generated|mac_out2~0\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult24|auto_generated|mac_out2~1\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult24|auto_generated|mac_out2~dataout\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult24|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult24|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult24|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult24|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult24|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult24|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult24|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult24|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult24|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult24|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult24|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult24|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult24|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult24|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult24|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult21|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult21|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult21|auto_generated|mac_mult1~dataout\ & \corr_long|Mult21|auto_generated|mac_mult1~1\ & \corr_long|Mult21|auto_generated|mac_mult1~0\);

\corr_long|Mult21|auto_generated|mac_out2~0\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult21|auto_generated|mac_out2~1\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult21|auto_generated|mac_out2~dataout\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult21|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult21|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult21|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult21|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult21|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult21|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult21|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult21|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult21|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult21|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult21|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult21|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult21|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult21|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult21|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult20|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult20|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult20|auto_generated|mac_mult1~dataout\ & \corr_long|Mult20|auto_generated|mac_mult1~1\ & \corr_long|Mult20|auto_generated|mac_mult1~0\);

\corr_long|Mult20|auto_generated|mac_out2~0\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult20|auto_generated|mac_out2~1\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult20|auto_generated|mac_out2~dataout\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult20|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult20|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult20|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult20|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult20|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult20|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult20|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult20|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult20|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult20|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult20|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult20|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult20|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult20|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult20|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult19|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult19|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult19|auto_generated|mac_mult1~dataout\ & \corr_long|Mult19|auto_generated|mac_mult1~1\ & \corr_long|Mult19|auto_generated|mac_mult1~0\);

\corr_long|Mult19|auto_generated|mac_out2~0\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult19|auto_generated|mac_out2~1\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult19|auto_generated|mac_out2~dataout\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult19|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult19|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult19|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult19|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult19|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult19|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult19|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult19|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult19|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult19|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult19|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult19|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult19|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult19|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult19|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult18|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult18|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult18|auto_generated|mac_mult1~dataout\ & \corr_long|Mult18|auto_generated|mac_mult1~1\ & \corr_long|Mult18|auto_generated|mac_mult1~0\);

\corr_long|Mult18|auto_generated|mac_out2~0\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult18|auto_generated|mac_out2~1\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult18|auto_generated|mac_out2~dataout\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult18|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult18|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult18|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult18|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult18|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult18|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult18|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult18|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult18|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult18|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult18|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult18|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult18|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult18|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult18|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult17|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult17|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult17|auto_generated|mac_mult1~dataout\ & \corr_long|Mult17|auto_generated|mac_mult1~1\ & \corr_long|Mult17|auto_generated|mac_mult1~0\);

\corr_long|Mult17|auto_generated|mac_out2~0\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult17|auto_generated|mac_out2~1\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult17|auto_generated|mac_out2~dataout\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult17|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult17|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult17|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult17|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult17|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult17|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult17|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult17|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult17|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult17|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult17|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult17|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult17|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult17|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult17|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult16|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult16|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult16|auto_generated|mac_mult1~dataout\ & \corr_long|Mult16|auto_generated|mac_mult1~1\ & \corr_long|Mult16|auto_generated|mac_mult1~0\);

\corr_long|Mult16|auto_generated|mac_out2~0\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult16|auto_generated|mac_out2~1\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult16|auto_generated|mac_out2~dataout\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult16|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult16|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult16|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult16|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult16|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult16|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult16|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult16|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult16|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult16|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult16|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult16|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult16|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult16|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult16|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult15|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult15|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult15|auto_generated|mac_mult1~dataout\ & \corr_long|Mult15|auto_generated|mac_mult1~1\ & \corr_long|Mult15|auto_generated|mac_mult1~0\);

\corr_long|Mult15|auto_generated|mac_out2~0\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult15|auto_generated|mac_out2~1\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult15|auto_generated|mac_out2~dataout\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult15|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult15|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult15|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult15|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult15|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult15|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult15|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult15|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult15|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult15|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult15|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult15|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult15|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult15|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult15|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult14|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult14|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult14|auto_generated|mac_mult1~dataout\ & \corr_long|Mult14|auto_generated|mac_mult1~1\ & \corr_long|Mult14|auto_generated|mac_mult1~0\);

\corr_long|Mult14|auto_generated|mac_out2~0\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult14|auto_generated|mac_out2~1\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult14|auto_generated|mac_out2~dataout\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult14|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult13|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult13|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult13|auto_generated|mac_mult1~dataout\ & \corr_long|Mult13|auto_generated|mac_mult1~1\ & \corr_long|Mult13|auto_generated|mac_mult1~0\);

\corr_long|Mult13|auto_generated|mac_out2~0\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult13|auto_generated|mac_out2~1\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult13|auto_generated|mac_out2~dataout\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult13|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult12|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult12|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult12|auto_generated|mac_mult1~dataout\ & \corr_long|Mult12|auto_generated|mac_mult1~1\ & \corr_long|Mult12|auto_generated|mac_mult1~0\);

\corr_long|Mult12|auto_generated|mac_out2~0\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult12|auto_generated|mac_out2~1\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult12|auto_generated|mac_out2~dataout\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult12|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult11|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult11|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult11|auto_generated|mac_mult1~dataout\ & \corr_long|Mult11|auto_generated|mac_mult1~1\ & \corr_long|Mult11|auto_generated|mac_mult1~0\);

\corr_long|Mult11|auto_generated|mac_out2~0\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult11|auto_generated|mac_out2~1\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult11|auto_generated|mac_out2~dataout\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult11|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult10|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult10|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult10|auto_generated|mac_mult1~dataout\ & \corr_long|Mult10|auto_generated|mac_mult1~1\ & \corr_long|Mult10|auto_generated|mac_mult1~0\);

\corr_long|Mult10|auto_generated|mac_out2~0\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult10|auto_generated|mac_out2~1\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult10|auto_generated|mac_out2~dataout\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult10|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult9|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult9|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult9|auto_generated|mac_mult1~dataout\ & \corr_long|Mult9|auto_generated|mac_mult1~1\ & \corr_long|Mult9|auto_generated|mac_mult1~0\);

\corr_long|Mult9|auto_generated|mac_out2~0\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult9|auto_generated|mac_out2~1\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult9|auto_generated|mac_out2~dataout\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult9|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult8|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult8|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult8|auto_generated|mac_mult1~dataout\ & \corr_long|Mult8|auto_generated|mac_mult1~1\ & \corr_long|Mult8|auto_generated|mac_mult1~0\);

\corr_long|Mult8|auto_generated|mac_out2~0\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult8|auto_generated|mac_out2~1\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult8|auto_generated|mac_out2~dataout\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult8|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult7|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult7|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult7|auto_generated|mac_mult1~dataout\ & \corr_long|Mult7|auto_generated|mac_mult1~1\ & \corr_long|Mult7|auto_generated|mac_mult1~0\);

\corr_long|Mult7|auto_generated|mac_out2~0\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult7|auto_generated|mac_out2~1\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult7|auto_generated|mac_out2~dataout\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult6|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult6|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult6|auto_generated|mac_mult1~dataout\ & \corr_long|Mult6|auto_generated|mac_mult1~1\ & \corr_long|Mult6|auto_generated|mac_mult1~0\);

\corr_long|Mult6|auto_generated|mac_out2~0\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult6|auto_generated|mac_out2~1\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult6|auto_generated|mac_out2~dataout\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult6|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult1|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult1|auto_generated|mac_mult1~dataout\ & \corr_long|Mult1|auto_generated|mac_mult1~1\ & \corr_long|Mult1|auto_generated|mac_mult1~0\);

\corr_long|Mult1|auto_generated|mac_out2~0\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult1|auto_generated|mac_out2~1\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult1|auto_generated|mac_out2~dataout\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult0|auto_generated|mac_mult1~dataout\ & \corr_long|Mult0|auto_generated|mac_mult1~1\ & \corr_long|Mult0|auto_generated|mac_mult1~0\);

\corr_long|Mult0|auto_generated|mac_out2~0\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult0|auto_generated|mac_out2~1\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult0|auto_generated|mac_out2~dataout\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult3|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult3|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult3|auto_generated|mac_mult1~dataout\ & \corr_long|Mult3|auto_generated|mac_mult1~1\ & \corr_long|Mult3|auto_generated|mac_mult1~0\);

\corr_long|Mult3|auto_generated|mac_out2~0\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult3|auto_generated|mac_out2~1\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult3|auto_generated|mac_out2~dataout\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult3|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult2|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult2|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult2|auto_generated|mac_mult1~dataout\ & \corr_long|Mult2|auto_generated|mac_mult1~1\ & \corr_long|Mult2|auto_generated|mac_mult1~0\);

\corr_long|Mult2|auto_generated|mac_out2~0\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult2|auto_generated|mac_out2~1\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult2|auto_generated|mac_out2~dataout\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult5|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult5|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult5|auto_generated|mac_mult1~dataout\ & \corr_long|Mult5|auto_generated|mac_mult1~1\ & \corr_long|Mult5|auto_generated|mac_mult1~0\);

\corr_long|Mult5|auto_generated|mac_out2~0\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult5|auto_generated|mac_out2~1\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult5|auto_generated|mac_out2~dataout\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|Mult4|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|Mult4|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|Mult4|auto_generated|mac_mult1~dataout\ & \corr_long|Mult4|auto_generated|mac_mult1~1\ & \corr_long|Mult4|auto_generated|mac_mult1~0\);

\corr_long|Mult4|auto_generated|mac_out2~0\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|Mult4|auto_generated|mac_out2~1\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|Mult4|auto_generated|mac_out2~dataout\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|Mult4|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\(17);

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \ADC_Manager1|data_buffer\(5) & \ADC_Manager1|data_buffer\(4) & \ADC_Manager1|data_buffer\(3)
& \ADC_Manager1|data_buffer\(2) & \ADC_Manager1|data_buffer\(1) & \ADC_Manager1|data_buffer\(0));

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\(0) <= \~GND~combout\;

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\(0) <= \~GND~combout\;

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\corr_long|Mult23|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~7_combout\ & \corr_long|input_adc_values_reduced~6_combout\ & \corr_long|input_adc_values_reduced~5_combout\ & \corr_long|input_adc_values_reduced~4_combout\ & 
\corr_long|input_adc_values_reduced~3_combout\ & \corr_long|input_adc_values_reduced~2_combout\ & \corr_long|input_adc_values_reduced~1_combout\ & \corr_long|input_adc_values_reduced~0_combout\ & gnd);

\corr_long|Mult23|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~7_combout\ & \corr_long|input_function_reduced~6_combout\ & \corr_long|input_function_reduced~5_combout\ & \corr_long|input_function_reduced~4_combout\ & 
\corr_long|input_function_reduced~3_combout\ & \corr_long|input_function_reduced~2_combout\ & \corr_long|input_function_reduced~1_combout\ & \corr_long|input_function_reduced~0_combout\ & gnd);

\corr_long|Mult23|auto_generated|mac_mult1~0\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult23|auto_generated|mac_mult1~1\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult23|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult23|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult22|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~15_combout\ & \corr_long|input_adc_values_reduced~14_combout\ & \corr_long|input_adc_values_reduced~13_combout\ & \corr_long|input_adc_values_reduced~12_combout\
& \corr_long|input_adc_values_reduced~11_combout\ & \corr_long|input_adc_values_reduced~10_combout\ & \corr_long|input_adc_values_reduced~9_combout\ & \corr_long|input_adc_values_reduced~8_combout\ & gnd);

\corr_long|Mult22|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~15_combout\ & \corr_long|input_function_reduced~14_combout\ & \corr_long|input_function_reduced~13_combout\ & \corr_long|input_function_reduced~12_combout\ & 
\corr_long|input_function_reduced~11_combout\ & \corr_long|input_function_reduced~10_combout\ & \corr_long|input_function_reduced~9_combout\ & \corr_long|input_function_reduced~8_combout\ & gnd);

\corr_long|Mult22|auto_generated|mac_mult1~0\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult22|auto_generated|mac_mult1~1\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult22|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult22|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult24|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~23_combout\ & \corr_long|input_adc_values_reduced~22_combout\ & \corr_long|input_adc_values_reduced~21_combout\ & \corr_long|input_adc_values_reduced~20_combout\
& \corr_long|input_adc_values_reduced~19_combout\ & \corr_long|input_adc_values_reduced~18_combout\ & \corr_long|input_adc_values_reduced~17_combout\ & \corr_long|input_adc_values_reduced~16_combout\ & gnd);

\corr_long|Mult24|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~23_combout\ & \corr_long|input_function_reduced~22_combout\ & \corr_long|input_function_reduced~21_combout\ & \corr_long|input_function_reduced~20_combout\ & 
\corr_long|input_function_reduced~19_combout\ & \corr_long|input_function_reduced~18_combout\ & \corr_long|input_function_reduced~17_combout\ & \corr_long|input_function_reduced~16_combout\ & gnd);

\corr_long|Mult24|auto_generated|mac_mult1~0\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult24|auto_generated|mac_mult1~1\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult24|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult24|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult21|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~31_combout\ & \corr_long|input_adc_values_reduced~30_combout\ & \corr_long|input_adc_values_reduced~29_combout\ & \corr_long|input_adc_values_reduced~28_combout\
& \corr_long|input_adc_values_reduced~27_combout\ & \corr_long|input_adc_values_reduced~26_combout\ & \corr_long|input_adc_values_reduced~25_combout\ & \corr_long|input_adc_values_reduced~24_combout\ & gnd);

\corr_long|Mult21|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~31_combout\ & \corr_long|input_function_reduced~30_combout\ & \corr_long|input_function_reduced~29_combout\ & \corr_long|input_function_reduced~28_combout\ & 
\corr_long|input_function_reduced~27_combout\ & \corr_long|input_function_reduced~26_combout\ & \corr_long|input_function_reduced~25_combout\ & \corr_long|input_function_reduced~24_combout\ & gnd);

\corr_long|Mult21|auto_generated|mac_mult1~0\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult21|auto_generated|mac_mult1~1\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult21|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult21|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult20|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~39_combout\ & \corr_long|input_adc_values_reduced~38_combout\ & \corr_long|input_adc_values_reduced~37_combout\ & \corr_long|input_adc_values_reduced~36_combout\
& \corr_long|input_adc_values_reduced~35_combout\ & \corr_long|input_adc_values_reduced~34_combout\ & \corr_long|input_adc_values_reduced~33_combout\ & \corr_long|input_adc_values_reduced~32_combout\ & gnd);

\corr_long|Mult20|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~39_combout\ & \corr_long|input_function_reduced~38_combout\ & \corr_long|input_function_reduced~37_combout\ & \corr_long|input_function_reduced~36_combout\ & 
\corr_long|input_function_reduced~35_combout\ & \corr_long|input_function_reduced~34_combout\ & \corr_long|input_function_reduced~33_combout\ & \corr_long|input_function_reduced~32_combout\ & gnd);

\corr_long|Mult20|auto_generated|mac_mult1~0\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult20|auto_generated|mac_mult1~1\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult20|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult20|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult19|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~47_combout\ & \corr_long|input_adc_values_reduced~46_combout\ & \corr_long|input_adc_values_reduced~45_combout\ & \corr_long|input_adc_values_reduced~44_combout\
& \corr_long|input_adc_values_reduced~43_combout\ & \corr_long|input_adc_values_reduced~42_combout\ & \corr_long|input_adc_values_reduced~41_combout\ & \corr_long|input_adc_values_reduced~40_combout\ & gnd);

\corr_long|Mult19|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~47_combout\ & \corr_long|input_function_reduced~46_combout\ & \corr_long|input_function_reduced~45_combout\ & \corr_long|input_function_reduced~44_combout\ & 
\corr_long|input_function_reduced~43_combout\ & \corr_long|input_function_reduced~42_combout\ & \corr_long|input_function_reduced~41_combout\ & \corr_long|input_function_reduced~40_combout\ & gnd);

\corr_long|Mult19|auto_generated|mac_mult1~0\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult19|auto_generated|mac_mult1~1\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult19|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult19|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult18|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~55_combout\ & \corr_long|input_adc_values_reduced~54_combout\ & \corr_long|input_adc_values_reduced~53_combout\ & \corr_long|input_adc_values_reduced~52_combout\
& \corr_long|input_adc_values_reduced~51_combout\ & \corr_long|input_adc_values_reduced~50_combout\ & \corr_long|input_adc_values_reduced~49_combout\ & \corr_long|input_adc_values_reduced~48_combout\ & gnd);

\corr_long|Mult18|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~55_combout\ & \corr_long|input_function_reduced~54_combout\ & \corr_long|input_function_reduced~53_combout\ & \corr_long|input_function_reduced~52_combout\ & 
\corr_long|input_function_reduced~51_combout\ & \corr_long|input_function_reduced~50_combout\ & \corr_long|input_function_reduced~49_combout\ & \corr_long|input_function_reduced~48_combout\ & gnd);

\corr_long|Mult18|auto_generated|mac_mult1~0\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult18|auto_generated|mac_mult1~1\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult18|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult18|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult17|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~63_combout\ & \corr_long|input_adc_values_reduced~62_combout\ & \corr_long|input_adc_values_reduced~61_combout\ & \corr_long|input_adc_values_reduced~60_combout\
& \corr_long|input_adc_values_reduced~59_combout\ & \corr_long|input_adc_values_reduced~58_combout\ & \corr_long|input_adc_values_reduced~57_combout\ & \corr_long|input_adc_values_reduced~56_combout\ & gnd);

\corr_long|Mult17|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~63_combout\ & \corr_long|input_function_reduced~62_combout\ & \corr_long|input_function_reduced~61_combout\ & \corr_long|input_function_reduced~60_combout\ & 
\corr_long|input_function_reduced~59_combout\ & \corr_long|input_function_reduced~58_combout\ & \corr_long|input_function_reduced~57_combout\ & \corr_long|input_function_reduced~56_combout\ & gnd);

\corr_long|Mult17|auto_generated|mac_mult1~0\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult17|auto_generated|mac_mult1~1\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult17|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult17|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult16|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~71_combout\ & \corr_long|input_adc_values_reduced~70_combout\ & \corr_long|input_adc_values_reduced~69_combout\ & \corr_long|input_adc_values_reduced~68_combout\
& \corr_long|input_adc_values_reduced~67_combout\ & \corr_long|input_adc_values_reduced~66_combout\ & \corr_long|input_adc_values_reduced~65_combout\ & \corr_long|input_adc_values_reduced~64_combout\ & gnd);

\corr_long|Mult16|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~71_combout\ & \corr_long|input_function_reduced~70_combout\ & \corr_long|input_function_reduced~69_combout\ & \corr_long|input_function_reduced~68_combout\ & 
\corr_long|input_function_reduced~67_combout\ & \corr_long|input_function_reduced~66_combout\ & \corr_long|input_function_reduced~65_combout\ & \corr_long|input_function_reduced~64_combout\ & gnd);

\corr_long|Mult16|auto_generated|mac_mult1~0\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult16|auto_generated|mac_mult1~1\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult16|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult16|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult15|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~79_combout\ & \corr_long|input_adc_values_reduced~78_combout\ & \corr_long|input_adc_values_reduced~77_combout\ & \corr_long|input_adc_values_reduced~76_combout\
& \corr_long|input_adc_values_reduced~75_combout\ & \corr_long|input_adc_values_reduced~74_combout\ & \corr_long|input_adc_values_reduced~73_combout\ & \corr_long|input_adc_values_reduced~72_combout\ & gnd);

\corr_long|Mult15|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~79_combout\ & \corr_long|input_function_reduced~78_combout\ & \corr_long|input_function_reduced~77_combout\ & \corr_long|input_function_reduced~76_combout\ & 
\corr_long|input_function_reduced~75_combout\ & \corr_long|input_function_reduced~74_combout\ & \corr_long|input_function_reduced~73_combout\ & \corr_long|input_function_reduced~72_combout\ & gnd);

\corr_long|Mult15|auto_generated|mac_mult1~0\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult15|auto_generated|mac_mult1~1\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult15|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult15|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult14|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~87_combout\ & \corr_long|input_adc_values_reduced~86_combout\ & \corr_long|input_adc_values_reduced~85_combout\ & \corr_long|input_adc_values_reduced~84_combout\
& \corr_long|input_adc_values_reduced~83_combout\ & \corr_long|input_adc_values_reduced~82_combout\ & \corr_long|input_adc_values_reduced~81_combout\ & \corr_long|input_adc_values_reduced~80_combout\ & gnd);

\corr_long|Mult14|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~87_combout\ & \corr_long|input_function_reduced~86_combout\ & \corr_long|input_function_reduced~85_combout\ & \corr_long|input_function_reduced~84_combout\ & 
\corr_long|input_function_reduced~83_combout\ & \corr_long|input_function_reduced~82_combout\ & \corr_long|input_function_reduced~81_combout\ & \corr_long|input_function_reduced~80_combout\ & gnd);

\corr_long|Mult14|auto_generated|mac_mult1~0\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult14|auto_generated|mac_mult1~1\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult14|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult14|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult13|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~95_combout\ & \corr_long|input_adc_values_reduced~94_combout\ & \corr_long|input_adc_values_reduced~93_combout\ & \corr_long|input_adc_values_reduced~92_combout\
& \corr_long|input_adc_values_reduced~91_combout\ & \corr_long|input_adc_values_reduced~90_combout\ & \corr_long|input_adc_values_reduced~89_combout\ & \corr_long|input_adc_values_reduced~88_combout\ & gnd);

\corr_long|Mult13|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~95_combout\ & \corr_long|input_function_reduced~94_combout\ & \corr_long|input_function_reduced~93_combout\ & \corr_long|input_function_reduced~92_combout\ & 
\corr_long|input_function_reduced~91_combout\ & \corr_long|input_function_reduced~90_combout\ & \corr_long|input_function_reduced~89_combout\ & \corr_long|input_function_reduced~88_combout\ & gnd);

\corr_long|Mult13|auto_generated|mac_mult1~0\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult13|auto_generated|mac_mult1~1\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult13|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult13|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult12|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~103_combout\ & \corr_long|input_adc_values_reduced~102_combout\ & \corr_long|input_adc_values_reduced~101_combout\ & 
\corr_long|input_adc_values_reduced~100_combout\ & \corr_long|input_adc_values_reduced~99_combout\ & \corr_long|input_adc_values_reduced~98_combout\ & \corr_long|input_adc_values_reduced~97_combout\ & \corr_long|input_adc_values_reduced~96_combout\ & gnd
);

\corr_long|Mult12|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~103_combout\ & \corr_long|input_function_reduced~102_combout\ & \corr_long|input_function_reduced~101_combout\ & \corr_long|input_function_reduced~100_combout\ & 
\corr_long|input_function_reduced~99_combout\ & \corr_long|input_function_reduced~98_combout\ & \corr_long|input_function_reduced~97_combout\ & \corr_long|input_function_reduced~96_combout\ & gnd);

\corr_long|Mult12|auto_generated|mac_mult1~0\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult12|auto_generated|mac_mult1~1\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult12|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult12|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult11|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~111_combout\ & \corr_long|input_adc_values_reduced~110_combout\ & \corr_long|input_adc_values_reduced~109_combout\ & 
\corr_long|input_adc_values_reduced~108_combout\ & \corr_long|input_adc_values_reduced~107_combout\ & \corr_long|input_adc_values_reduced~106_combout\ & \corr_long|input_adc_values_reduced~105_combout\ & \corr_long|input_adc_values_reduced~104_combout\ & 
gnd);

\corr_long|Mult11|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~111_combout\ & \corr_long|input_function_reduced~110_combout\ & \corr_long|input_function_reduced~109_combout\ & \corr_long|input_function_reduced~108_combout\ & 
\corr_long|input_function_reduced~107_combout\ & \corr_long|input_function_reduced~106_combout\ & \corr_long|input_function_reduced~105_combout\ & \corr_long|input_function_reduced~104_combout\ & gnd);

\corr_long|Mult11|auto_generated|mac_mult1~0\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult11|auto_generated|mac_mult1~1\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult11|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult11|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult10|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~119_combout\ & \corr_long|input_adc_values_reduced~118_combout\ & \corr_long|input_adc_values_reduced~117_combout\ & 
\corr_long|input_adc_values_reduced~116_combout\ & \corr_long|input_adc_values_reduced~115_combout\ & \corr_long|input_adc_values_reduced~114_combout\ & \corr_long|input_adc_values_reduced~113_combout\ & \corr_long|input_adc_values_reduced~112_combout\ & 
gnd);

\corr_long|Mult10|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~119_combout\ & \corr_long|input_function_reduced~118_combout\ & \corr_long|input_function_reduced~117_combout\ & \corr_long|input_function_reduced~116_combout\ & 
\corr_long|input_function_reduced~115_combout\ & \corr_long|input_function_reduced~114_combout\ & \corr_long|input_function_reduced~113_combout\ & \corr_long|input_function_reduced~112_combout\ & gnd);

\corr_long|Mult10|auto_generated|mac_mult1~0\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult10|auto_generated|mac_mult1~1\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult10|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult10|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult9|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~127_combout\ & \corr_long|input_adc_values_reduced~126_combout\ & \corr_long|input_adc_values_reduced~125_combout\ & 
\corr_long|input_adc_values_reduced~124_combout\ & \corr_long|input_adc_values_reduced~123_combout\ & \corr_long|input_adc_values_reduced~122_combout\ & \corr_long|input_adc_values_reduced~121_combout\ & \corr_long|input_adc_values_reduced~120_combout\ & 
gnd);

\corr_long|Mult9|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~127_combout\ & \corr_long|input_function_reduced~126_combout\ & \corr_long|input_function_reduced~125_combout\ & \corr_long|input_function_reduced~124_combout\ & 
\corr_long|input_function_reduced~123_combout\ & \corr_long|input_function_reduced~122_combout\ & \corr_long|input_function_reduced~121_combout\ & \corr_long|input_function_reduced~120_combout\ & gnd);

\corr_long|Mult9|auto_generated|mac_mult1~0\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult9|auto_generated|mac_mult1~1\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult9|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult9|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult8|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~135_combout\ & \corr_long|input_adc_values_reduced~134_combout\ & \corr_long|input_adc_values_reduced~133_combout\ & 
\corr_long|input_adc_values_reduced~132_combout\ & \corr_long|input_adc_values_reduced~131_combout\ & \corr_long|input_adc_values_reduced~130_combout\ & \corr_long|input_adc_values_reduced~129_combout\ & \corr_long|input_adc_values_reduced~128_combout\ & 
gnd);

\corr_long|Mult8|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~135_combout\ & \corr_long|input_function_reduced~134_combout\ & \corr_long|input_function_reduced~133_combout\ & \corr_long|input_function_reduced~132_combout\ & 
\corr_long|input_function_reduced~131_combout\ & \corr_long|input_function_reduced~130_combout\ & \corr_long|input_function_reduced~129_combout\ & \corr_long|input_function_reduced~128_combout\ & gnd);

\corr_long|Mult8|auto_generated|mac_mult1~0\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult8|auto_generated|mac_mult1~1\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult8|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult8|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult7|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~143_combout\ & \corr_long|input_adc_values_reduced~142_combout\ & \corr_long|input_adc_values_reduced~141_combout\ & 
\corr_long|input_adc_values_reduced~140_combout\ & \corr_long|input_adc_values_reduced~139_combout\ & \corr_long|input_adc_values_reduced~138_combout\ & \corr_long|input_adc_values_reduced~137_combout\ & \corr_long|input_adc_values_reduced~136_combout\ & 
gnd);

\corr_long|Mult7|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~143_combout\ & \corr_long|input_function_reduced~142_combout\ & \corr_long|input_function_reduced~141_combout\ & \corr_long|input_function_reduced~140_combout\ & 
\corr_long|input_function_reduced~139_combout\ & \corr_long|input_function_reduced~138_combout\ & \corr_long|input_function_reduced~137_combout\ & \corr_long|input_function_reduced~136_combout\ & gnd);

\corr_long|Mult7|auto_generated|mac_mult1~0\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult7|auto_generated|mac_mult1~1\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult7|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult7|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult6|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~151_combout\ & \corr_long|input_adc_values_reduced~150_combout\ & \corr_long|input_adc_values_reduced~149_combout\ & 
\corr_long|input_adc_values_reduced~148_combout\ & \corr_long|input_adc_values_reduced~147_combout\ & \corr_long|input_adc_values_reduced~146_combout\ & \corr_long|input_adc_values_reduced~145_combout\ & \corr_long|input_adc_values_reduced~144_combout\ & 
gnd);

\corr_long|Mult6|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~151_combout\ & \corr_long|input_function_reduced~150_combout\ & \corr_long|input_function_reduced~149_combout\ & \corr_long|input_function_reduced~148_combout\ & 
\corr_long|input_function_reduced~147_combout\ & \corr_long|input_function_reduced~146_combout\ & \corr_long|input_function_reduced~145_combout\ & \corr_long|input_function_reduced~144_combout\ & gnd);

\corr_long|Mult6|auto_generated|mac_mult1~0\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult6|auto_generated|mac_mult1~1\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult6|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult6|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~159_combout\ & \corr_long|input_adc_values_reduced~158_combout\ & \corr_long|input_adc_values_reduced~157_combout\ & 
\corr_long|input_adc_values_reduced~156_combout\ & \corr_long|input_adc_values_reduced~155_combout\ & \corr_long|input_adc_values_reduced~154_combout\ & \corr_long|input_adc_values_reduced~153_combout\ & \corr_long|input_adc_values_reduced~152_combout\ & 
gnd);

\corr_long|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~159_combout\ & \corr_long|input_function_reduced~158_combout\ & \corr_long|input_function_reduced~157_combout\ & \corr_long|input_function_reduced~156_combout\ & 
\corr_long|input_function_reduced~155_combout\ & \corr_long|input_function_reduced~154_combout\ & \corr_long|input_function_reduced~153_combout\ & \corr_long|input_function_reduced~152_combout\ & gnd);

\corr_long|Mult1|auto_generated|mac_mult1~0\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult1|auto_generated|mac_mult1~1\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult1|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~167_combout\ & \corr_long|input_adc_values_reduced~166_combout\ & \corr_long|input_adc_values_reduced~165_combout\ & 
\corr_long|input_adc_values_reduced~164_combout\ & \corr_long|input_adc_values_reduced~163_combout\ & \corr_long|input_adc_values_reduced~162_combout\ & \corr_long|input_adc_values_reduced~161_combout\ & \corr_long|input_adc_values_reduced~160_combout\ & 
gnd);

\corr_long|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~167_combout\ & \corr_long|input_function_reduced~166_combout\ & \corr_long|input_function_reduced~165_combout\ & \corr_long|input_function_reduced~164_combout\ & 
\corr_long|input_function_reduced~163_combout\ & \corr_long|input_function_reduced~162_combout\ & \corr_long|input_function_reduced~161_combout\ & \corr_long|input_function_reduced~160_combout\ & gnd);

\corr_long|Mult0|auto_generated|mac_mult1~0\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult0|auto_generated|mac_mult1~1\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult0|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult3|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~175_combout\ & \corr_long|input_adc_values_reduced~174_combout\ & \corr_long|input_adc_values_reduced~173_combout\ & 
\corr_long|input_adc_values_reduced~172_combout\ & \corr_long|input_adc_values_reduced~171_combout\ & \corr_long|input_adc_values_reduced~170_combout\ & \corr_long|input_adc_values_reduced~169_combout\ & \corr_long|input_adc_values_reduced~168_combout\ & 
gnd);

\corr_long|Mult3|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~175_combout\ & \corr_long|input_function_reduced~174_combout\ & \corr_long|input_function_reduced~173_combout\ & \corr_long|input_function_reduced~172_combout\ & 
\corr_long|input_function_reduced~171_combout\ & \corr_long|input_function_reduced~170_combout\ & \corr_long|input_function_reduced~169_combout\ & \corr_long|input_function_reduced~168_combout\ & gnd);

\corr_long|Mult3|auto_generated|mac_mult1~0\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult3|auto_generated|mac_mult1~1\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult3|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult3|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult2|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~183_combout\ & \corr_long|input_adc_values_reduced~182_combout\ & \corr_long|input_adc_values_reduced~181_combout\ & 
\corr_long|input_adc_values_reduced~180_combout\ & \corr_long|input_adc_values_reduced~179_combout\ & \corr_long|input_adc_values_reduced~178_combout\ & \corr_long|input_adc_values_reduced~177_combout\ & \corr_long|input_adc_values_reduced~176_combout\ & 
gnd);

\corr_long|Mult2|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~183_combout\ & \corr_long|input_function_reduced~182_combout\ & \corr_long|input_function_reduced~181_combout\ & \corr_long|input_function_reduced~180_combout\ & 
\corr_long|input_function_reduced~179_combout\ & \corr_long|input_function_reduced~178_combout\ & \corr_long|input_function_reduced~177_combout\ & \corr_long|input_function_reduced~176_combout\ & gnd);

\corr_long|Mult2|auto_generated|mac_mult1~0\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult2|auto_generated|mac_mult1~1\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult2|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult2|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult5|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~191_combout\ & \corr_long|input_adc_values_reduced~190_combout\ & \corr_long|input_adc_values_reduced~189_combout\ & 
\corr_long|input_adc_values_reduced~188_combout\ & \corr_long|input_adc_values_reduced~187_combout\ & \corr_long|input_adc_values_reduced~186_combout\ & \corr_long|input_adc_values_reduced~185_combout\ & \corr_long|input_adc_values_reduced~184_combout\ & 
gnd);

\corr_long|Mult5|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~191_combout\ & \corr_long|input_function_reduced~190_combout\ & \corr_long|input_function_reduced~189_combout\ & \corr_long|input_function_reduced~188_combout\ & 
\corr_long|input_function_reduced~187_combout\ & \corr_long|input_function_reduced~186_combout\ & \corr_long|input_function_reduced~185_combout\ & \corr_long|input_function_reduced~184_combout\ & gnd);

\corr_long|Mult5|auto_generated|mac_mult1~0\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult5|auto_generated|mac_mult1~1\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult5|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult5|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|Mult4|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_values_reduced~199_combout\ & \corr_long|input_adc_values_reduced~198_combout\ & \corr_long|input_adc_values_reduced~197_combout\ & 
\corr_long|input_adc_values_reduced~196_combout\ & \corr_long|input_adc_values_reduced~195_combout\ & \corr_long|input_adc_values_reduced~194_combout\ & \corr_long|input_adc_values_reduced~193_combout\ & \corr_long|input_adc_values_reduced~192_combout\ & 
gnd);

\corr_long|Mult4|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_function_reduced~199_combout\ & \corr_long|input_function_reduced~198_combout\ & \corr_long|input_function_reduced~197_combout\ & \corr_long|input_function_reduced~196_combout\ & 
\corr_long|input_function_reduced~195_combout\ & \corr_long|input_function_reduced~194_combout\ & \corr_long|input_function_reduced~193_combout\ & \corr_long|input_function_reduced~192_combout\ & gnd);

\corr_long|Mult4|auto_generated|mac_mult1~0\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|Mult4|auto_generated|mac_mult1~1\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|Mult4|auto_generated|mac_mult1~dataout\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|Mult4|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(17);

\wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ADC_Manager1|RAM_ADDRESS_BUS\(7) & \ADC_Manager1|RAM_ADDRESS_BUS\(6) & \ADC_Manager1|RAM_ADDRESS_BUS\(5) & \ADC_Manager1|RAM_ADDRESS_BUS\(4) & 
\ADC_Manager1|RAM_ADDRESS_BUS\(3) & \ADC_Manager1|RAM_ADDRESS_BUS\(2) & \ADC_Manager1|RAM_ADDRESS_BUS\(1) & \ADC_Manager1|RAM_ADDRESS_BUS\(0));

\wizard_ram_1|altsyncram_component|auto_generated|q_a\(0) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(1) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(2) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(3) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(4) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(5) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(6) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(7) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(120) & \adc_ram_shifter_1|data_a_2\(7) & \adc_ram_shifter_1|data_a_2\(6) & \adc_ram_shifter_1|data_a_2\(5) & \adc_ram_shifter_1|data_a_2\(4)
& \adc_ram_shifter_1|data_a_2\(3) & \adc_ram_shifter_1|data_a_2\(2) & \adc_ram_shifter_1|data_a_2\(1) & \adc_ram_shifter_1|data_a_2\(0) & \adc_ram_shifter_1|data_a_1\(63) & \adc_ram_shifter_1|data_a_1\(62) & \adc_ram_shifter_1|data_a_1\(61) & 
\adc_ram_shifter_1|data_a_1\(60) & \adc_ram_shifter_1|data_a_1\(59) & \adc_ram_shifter_1|data_a_1\(58) & \adc_ram_shifter_1|data_a_1\(57) & \adc_ram_shifter_1|data_a_1\(56) & \adc_ram_shifter_1|data_a_1\(48));

\ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(120) & \adc_ram_shifter_1|data_b_2\(7) & \adc_ram_shifter_1|data_b_2\(6) & \adc_ram_shifter_1|data_b_2\(5) & \adc_ram_shifter_1|data_b_2\(4)
& \adc_ram_shifter_1|data_b_2\(3) & \adc_ram_shifter_1|data_b_2\(2) & \adc_ram_shifter_1|data_b_2\(1) & \adc_ram_shifter_1|data_b_2\(0) & \adc_ram_shifter_1|data_b_1\(63) & \adc_ram_shifter_1|data_b_1\(62) & \adc_ram_shifter_1|data_b_1\(61) & 
\adc_ram_shifter_1|data_b_1\(60) & \adc_ram_shifter_1|data_b_1\(59) & \adc_ram_shifter_1|data_b_1\(58) & \adc_ram_shifter_1|data_b_1\(57) & \adc_ram_shifter_1|data_b_1\(56) & \adc_ram_shifter_1|data_b_1\(48));

\ram1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(48) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(56) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(57) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(58) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(59) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(60) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(61) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(62) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(63) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(0) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(1) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(2) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(3) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(4) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(5) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(6) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(7) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(120) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(48) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(56) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(57) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(58) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(59) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(60) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(61) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(62) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(63) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(0) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(1) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(2) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(3) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(4) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(5) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(6) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(7) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(16);

\ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(127) & \adc_ram_shifter_1|data_a_2\(126) & \adc_ram_shifter_1|data_a_2\(125) & \adc_ram_shifter_1|data_a_2\(124) & \adc_ram_shifter_1|data_a_2\(123)
& \adc_ram_shifter_1|data_a_2\(122) & \adc_ram_shifter_1|data_a_2\(121) & \adc_ram_shifter_1|data_a_2\(9) & \adc_ram_shifter_1|data_a_2\(8) & \adc_ram_shifter_1|data_a_1\(65) & \adc_ram_shifter_1|data_a_1\(64) & \adc_ram_shifter_1|data_a_1\(55) & 
\adc_ram_shifter_1|data_a_1\(54) & \adc_ram_shifter_1|data_a_1\(53) & \adc_ram_shifter_1|data_a_1\(52) & \adc_ram_shifter_1|data_a_1\(51) & \adc_ram_shifter_1|data_a_1\(50) & \adc_ram_shifter_1|data_a_1\(49));

\ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(127) & \adc_ram_shifter_1|data_b_2\(126) & \adc_ram_shifter_1|data_b_2\(125) & \adc_ram_shifter_1|data_b_2\(124) & \adc_ram_shifter_1|data_b_2\(123)
& \adc_ram_shifter_1|data_b_2\(122) & \adc_ram_shifter_1|data_b_2\(121) & \adc_ram_shifter_1|data_b_2\(9) & \adc_ram_shifter_1|data_b_2\(8) & \adc_ram_shifter_1|data_b_1\(65) & \adc_ram_shifter_1|data_b_1\(64) & \adc_ram_shifter_1|data_b_1\(55) & 
\adc_ram_shifter_1|data_b_1\(54) & \adc_ram_shifter_1|data_b_1\(53) & \adc_ram_shifter_1|data_b_1\(52) & \adc_ram_shifter_1|data_b_1\(51) & \adc_ram_shifter_1|data_b_1\(50) & \adc_ram_shifter_1|data_b_1\(49));

\ram1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(49) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(50) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(51) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(52) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(53) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(54) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(55) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(64) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(65) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(8) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(9) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(121) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(122) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(123) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(124) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(125) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(126) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(127) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(49) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(50) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(51) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(52) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(53) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(54) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(55) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(64) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(65) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(8) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(9) <= \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(10);

\ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(114) & \adc_ram_shifter_1|data_a_2\(113) & \adc_ram_shifter_1|data_a_2\(112) & \adc_ram_shifter_1|data_a_2\(15) & \adc_ram_shifter_1|data_a_2\(14)
& \adc_ram_shifter_1|data_a_2\(13) & \adc_ram_shifter_1|data_a_2\(12) & \adc_ram_shifter_1|data_a_2\(11) & \adc_ram_shifter_1|data_a_2\(10) & \adc_ram_shifter_1|data_a_1\(71) & \adc_ram_shifter_1|data_a_1\(70) & \adc_ram_shifter_1|data_a_1\(69) & 
\adc_ram_shifter_1|data_a_1\(68) & \adc_ram_shifter_1|data_a_1\(67) & \adc_ram_shifter_1|data_a_1\(66) & \adc_ram_shifter_1|data_a_1\(42) & \adc_ram_shifter_1|data_a_1\(41) & \adc_ram_shifter_1|data_a_1\(40));

\ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(114) & \adc_ram_shifter_1|data_b_2\(113) & \adc_ram_shifter_1|data_b_2\(112) & \adc_ram_shifter_1|data_b_2\(15) & \adc_ram_shifter_1|data_b_2\(14)
& \adc_ram_shifter_1|data_b_2\(13) & \adc_ram_shifter_1|data_b_2\(12) & \adc_ram_shifter_1|data_b_2\(11) & \adc_ram_shifter_1|data_b_2\(10) & \adc_ram_shifter_1|data_b_1\(71) & \adc_ram_shifter_1|data_b_1\(70) & \adc_ram_shifter_1|data_b_1\(69) & 
\adc_ram_shifter_1|data_b_1\(68) & \adc_ram_shifter_1|data_b_1\(67) & \adc_ram_shifter_1|data_b_1\(66) & \adc_ram_shifter_1|data_b_1\(42) & \adc_ram_shifter_1|data_b_1\(41) & \adc_ram_shifter_1|data_b_1\(40));

\ram1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(40) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(41) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(42) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(66) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(67) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(68) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(69) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(70) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(71) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(10) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(11) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(12) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(13) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(14) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(15) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(112) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(113) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(114) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(40) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(41) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(42) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(66) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(67) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(68) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(69) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(70) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(71) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(10) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(11) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(12) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(13) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(14) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(15) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(112) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(113) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(114) <= \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(119) & \adc_ram_shifter_1|data_a_2\(118) & \adc_ram_shifter_1|data_a_2\(117) & \adc_ram_shifter_1|data_a_2\(116) & \adc_ram_shifter_1|data_a_2\(115)
& \adc_ram_shifter_1|data_a_2\(107) & \adc_ram_shifter_1|data_a_2\(106) & \adc_ram_shifter_1|data_a_2\(105) & \adc_ram_shifter_1|data_a_2\(104) & \adc_ram_shifter_1|data_a_1\(47) & \adc_ram_shifter_1|data_a_1\(46) & \adc_ram_shifter_1|data_a_1\(45) & 
\adc_ram_shifter_1|data_a_1\(44) & \adc_ram_shifter_1|data_a_1\(43) & \adc_ram_shifter_1|data_a_1\(35) & \adc_ram_shifter_1|data_a_1\(34) & \adc_ram_shifter_1|data_a_1\(33) & \adc_ram_shifter_1|data_a_1\(32));

\ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(119) & \adc_ram_shifter_1|data_b_2\(118) & \adc_ram_shifter_1|data_b_2\(117) & \adc_ram_shifter_1|data_b_2\(116) & \adc_ram_shifter_1|data_b_2\(115)
& \adc_ram_shifter_1|data_b_2\(107) & \adc_ram_shifter_1|data_b_2\(106) & \adc_ram_shifter_1|data_b_2\(105) & \adc_ram_shifter_1|data_b_2\(104) & \adc_ram_shifter_1|data_b_1\(47) & \adc_ram_shifter_1|data_b_1\(46) & \adc_ram_shifter_1|data_b_1\(45) & 
\adc_ram_shifter_1|data_b_1\(44) & \adc_ram_shifter_1|data_b_1\(43) & \adc_ram_shifter_1|data_b_1\(35) & \adc_ram_shifter_1|data_b_1\(34) & \adc_ram_shifter_1|data_b_1\(33) & \adc_ram_shifter_1|data_b_1\(32));

\ram1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(32) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(33) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(34) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(35) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(43) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(44) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(45) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(46) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(47) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(104) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(105) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(106) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(107) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(115) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(116) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(117) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(118) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(119) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(32) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(33) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(34) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(35) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(43) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(44) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(45) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(46) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(47) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(104) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(105) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(106) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(107) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(115) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(116) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(117) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(118) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(119) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(111) & \adc_ram_shifter_1|data_a_2\(110) & \adc_ram_shifter_1|data_a_2\(109) & \adc_ram_shifter_1|data_a_2\(108) & \adc_ram_shifter_1|data_a_2\(100)
& \adc_ram_shifter_1|data_a_2\(99) & \adc_ram_shifter_1|data_a_2\(98) & \adc_ram_shifter_1|data_a_2\(97) & \adc_ram_shifter_1|data_a_2\(96) & \adc_ram_shifter_1|data_a_1\(39) & \adc_ram_shifter_1|data_a_1\(38) & \adc_ram_shifter_1|data_a_1\(37) & 
\adc_ram_shifter_1|data_a_1\(36) & \adc_ram_shifter_1|data_a_1\(28) & \adc_ram_shifter_1|data_a_1\(27) & \adc_ram_shifter_1|data_a_1\(26) & \adc_ram_shifter_1|data_a_1\(25) & \adc_ram_shifter_1|data_a_1\(24));

\ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(111) & \adc_ram_shifter_1|data_b_2\(110) & \adc_ram_shifter_1|data_b_2\(109) & \adc_ram_shifter_1|data_b_2\(108) & \adc_ram_shifter_1|data_b_2\(100)
& \adc_ram_shifter_1|data_b_2\(99) & \adc_ram_shifter_1|data_b_2\(98) & \adc_ram_shifter_1|data_b_2\(97) & \adc_ram_shifter_1|data_b_2\(96) & \adc_ram_shifter_1|data_b_1\(39) & \adc_ram_shifter_1|data_b_1\(38) & \adc_ram_shifter_1|data_b_1\(37) & 
\adc_ram_shifter_1|data_b_1\(36) & \adc_ram_shifter_1|data_b_1\(28) & \adc_ram_shifter_1|data_b_1\(27) & \adc_ram_shifter_1|data_b_1\(26) & \adc_ram_shifter_1|data_b_1\(25) & \adc_ram_shifter_1|data_b_1\(24));

\ram1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(24) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(25) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(26) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(27) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(28) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(36) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(37) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(38) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(39) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(96) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(97) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(98) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(99) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(100) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(108) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(109) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(110) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(111) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(24) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(25) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(26) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(27) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(28) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(36) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(37) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(38) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(39) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(96) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(97) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(98) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(99) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(100) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(108) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(109) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(110) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(111) <= \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(103) & \adc_ram_shifter_1|data_a_2\(102) & \adc_ram_shifter_1|data_a_2\(101) & \adc_ram_shifter_1|data_a_2\(93) & \adc_ram_shifter_1|data_a_2\(92)
& \adc_ram_shifter_1|data_a_2\(91) & \adc_ram_shifter_1|data_a_2\(90) & \adc_ram_shifter_1|data_a_2\(89) & \adc_ram_shifter_1|data_a_2\(88) & \adc_ram_shifter_1|data_a_1\(31) & \adc_ram_shifter_1|data_a_1\(30) & \adc_ram_shifter_1|data_a_1\(29) & 
\adc_ram_shifter_1|data_a_1\(21) & \adc_ram_shifter_1|data_a_1\(20) & \adc_ram_shifter_1|data_a_1\(19) & \adc_ram_shifter_1|data_a_1\(18) & \adc_ram_shifter_1|data_a_1\(17) & \adc_ram_shifter_1|data_a_1\(16));

\ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(103) & \adc_ram_shifter_1|data_b_2\(102) & \adc_ram_shifter_1|data_b_2\(101) & \adc_ram_shifter_1|data_b_2\(93) & \adc_ram_shifter_1|data_b_2\(92)
& \adc_ram_shifter_1|data_b_2\(91) & \adc_ram_shifter_1|data_b_2\(90) & \adc_ram_shifter_1|data_b_2\(89) & \adc_ram_shifter_1|data_b_2\(88) & \adc_ram_shifter_1|data_b_1\(31) & \adc_ram_shifter_1|data_b_1\(30) & \adc_ram_shifter_1|data_b_1\(29) & 
\adc_ram_shifter_1|data_b_1\(21) & \adc_ram_shifter_1|data_b_1\(20) & \adc_ram_shifter_1|data_b_1\(19) & \adc_ram_shifter_1|data_b_1\(18) & \adc_ram_shifter_1|data_b_1\(17) & \adc_ram_shifter_1|data_b_1\(16));

\ram1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(16) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(17) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(18) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(19) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(20) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(21) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(29) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(30) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(31) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(88) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(89) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(90) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(91) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(92) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(93) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(101) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(102) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(103) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(16) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(17) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(18) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(19) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(20) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(21) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(29) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(30) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(31) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(88) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(89) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(90) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(91) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(92) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(93) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(101) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(102) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(103) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(95) & \adc_ram_shifter_1|data_a_2\(94) & \adc_ram_shifter_1|data_a_2\(86) & \adc_ram_shifter_1|data_a_2\(85) & \adc_ram_shifter_1|data_a_2\(84)
& \adc_ram_shifter_1|data_a_2\(83) & \adc_ram_shifter_1|data_a_2\(82) & \adc_ram_shifter_1|data_a_2\(81) & \adc_ram_shifter_1|data_a_2\(80) & \adc_ram_shifter_1|data_a_1\(23) & \adc_ram_shifter_1|data_a_1\(22) & \adc_ram_shifter_1|data_a_1\(14) & 
\adc_ram_shifter_1|data_a_1\(13) & \adc_ram_shifter_1|data_a_1\(12) & \adc_ram_shifter_1|data_a_1\(11) & \adc_ram_shifter_1|data_a_1\(10) & \adc_ram_shifter_1|data_a_1\(9) & \adc_ram_shifter_1|data_a_1\(8));

\ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(95) & \adc_ram_shifter_1|data_b_2\(94) & \adc_ram_shifter_1|data_b_2\(86) & \adc_ram_shifter_1|data_b_2\(85) & \adc_ram_shifter_1|data_b_2\(84)
& \adc_ram_shifter_1|data_b_2\(83) & \adc_ram_shifter_1|data_b_2\(82) & \adc_ram_shifter_1|data_b_2\(81) & \adc_ram_shifter_1|data_b_2\(80) & \adc_ram_shifter_1|data_b_1\(23) & \adc_ram_shifter_1|data_b_1\(22) & \adc_ram_shifter_1|data_b_1\(14) & 
\adc_ram_shifter_1|data_b_1\(13) & \adc_ram_shifter_1|data_b_1\(12) & \adc_ram_shifter_1|data_b_1\(11) & \adc_ram_shifter_1|data_b_1\(10) & \adc_ram_shifter_1|data_b_1\(9) & \adc_ram_shifter_1|data_b_1\(8));

\ram1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(8) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(9) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(10) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(11) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(12) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(13) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(14) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(22) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(23) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(80) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(81) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(82) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(83) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(84) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(85) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(86) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(94) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(95) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(8) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(9) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(10) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(11) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(12) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(13) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(14) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(22) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(23) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(80) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(81) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(82) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(83) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(84) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(85) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(86) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(94) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(95) <= \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(87) & \adc_ram_shifter_1|data_a_2\(79) & \adc_ram_shifter_1|data_a_2\(78) & \adc_ram_shifter_1|data_a_2\(77) & \adc_ram_shifter_1|data_a_2\(76)
& \adc_ram_shifter_1|data_a_2\(75) & \adc_ram_shifter_1|data_a_2\(74) & \adc_ram_shifter_1|data_a_2\(73) & \adc_ram_shifter_1|data_a_2\(72) & \adc_ram_shifter_1|data_a_1\(15) & \adc_ram_shifter_1|data_a_1\(7) & \adc_ram_shifter_1|data_a_1\(6) & 
\adc_ram_shifter_1|data_a_1\(5) & \adc_ram_shifter_1|data_a_1\(4) & \adc_ram_shifter_1|data_a_1\(3) & \adc_ram_shifter_1|data_a_1\(2) & \adc_ram_shifter_1|data_a_1\(1) & \adc_ram_shifter_1|data_a_1\(0));

\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(87) & \adc_ram_shifter_1|data_b_2\(79) & \adc_ram_shifter_1|data_b_2\(78) & \adc_ram_shifter_1|data_b_2\(77) & \adc_ram_shifter_1|data_b_2\(76)
& \adc_ram_shifter_1|data_b_2\(75) & \adc_ram_shifter_1|data_b_2\(74) & \adc_ram_shifter_1|data_b_2\(73) & \adc_ram_shifter_1|data_b_2\(72) & \adc_ram_shifter_1|data_b_1\(15) & \adc_ram_shifter_1|data_b_1\(7) & \adc_ram_shifter_1|data_b_1\(6) & 
\adc_ram_shifter_1|data_b_1\(5) & \adc_ram_shifter_1|data_b_1\(4) & \adc_ram_shifter_1|data_b_1\(3) & \adc_ram_shifter_1|data_b_1\(2) & \adc_ram_shifter_1|data_b_1\(1) & \adc_ram_shifter_1|data_b_1\(0));

\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(0) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(1) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(2) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(3) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(4) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(5) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(6) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(7) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(15) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(72) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(73) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(74) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(75) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(76) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(77) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(78) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(79) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(87) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(0) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(1) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(2) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(3) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(4) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(5) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(6) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(7) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(15) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(72) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(73) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(74) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(75) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(76) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(77) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(78) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(79) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(87) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(71) & \adc_ram_shifter_1|data_a_2\(70) & \adc_ram_shifter_1|data_a_2\(69) & \adc_ram_shifter_1|data_a_2\(68) & \adc_ram_shifter_1|data_a_2\(67)
& \adc_ram_shifter_1|data_a_2\(66) & \adc_ram_shifter_1|data_a_2\(65) & \adc_ram_shifter_1|data_a_2\(64) & \adc_ram_shifter_1|data_a_2\(56) & \adc_ram_shifter_1|data_a_1\(127) & \adc_ram_shifter_1|data_a_1\(126) & \adc_ram_shifter_1|data_a_1\(125) & 
\adc_ram_shifter_1|data_a_1\(124) & \adc_ram_shifter_1|data_a_1\(123) & \adc_ram_shifter_1|data_a_1\(122) & \adc_ram_shifter_1|data_a_1\(121) & \adc_ram_shifter_1|data_a_1\(120) & \adc_ram_shifter_1|data_a_1\(112));

\ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(71) & \adc_ram_shifter_1|data_b_2\(70) & \adc_ram_shifter_1|data_b_2\(69) & \adc_ram_shifter_1|data_b_2\(68) & \adc_ram_shifter_1|data_b_2\(67)
& \adc_ram_shifter_1|data_b_2\(66) & \adc_ram_shifter_1|data_b_2\(65) & \adc_ram_shifter_1|data_b_2\(64) & \adc_ram_shifter_1|data_b_2\(56) & \adc_ram_shifter_1|data_b_1\(127) & \adc_ram_shifter_1|data_b_1\(126) & \adc_ram_shifter_1|data_b_1\(125) & 
\adc_ram_shifter_1|data_b_1\(124) & \adc_ram_shifter_1|data_b_1\(123) & \adc_ram_shifter_1|data_b_1\(122) & \adc_ram_shifter_1|data_b_1\(121) & \adc_ram_shifter_1|data_b_1\(120) & \adc_ram_shifter_1|data_b_1\(112));

\ram1|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(112) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(120) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(121) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(122) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(123) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(124) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(125) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(126) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(127) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(56) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(64) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(65) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(66) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(67) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(68) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(69) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(70) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(71) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(112) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(120) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(121) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(122) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(123) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(124) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(125) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(126) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(127) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(56) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(64) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(65) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(66) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(67) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(68) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(69) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(70) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(71) <= \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(63) & \adc_ram_shifter_1|data_a_2\(62) & \adc_ram_shifter_1|data_a_2\(61) & \adc_ram_shifter_1|data_a_2\(60) & \adc_ram_shifter_1|data_a_2\(59)
& \adc_ram_shifter_1|data_a_2\(58) & \adc_ram_shifter_1|data_a_2\(57) & \adc_ram_shifter_1|data_a_2\(49) & \adc_ram_shifter_1|data_a_2\(48) & \adc_ram_shifter_1|data_a_1\(119) & \adc_ram_shifter_1|data_a_1\(118) & \adc_ram_shifter_1|data_a_1\(117) & 
\adc_ram_shifter_1|data_a_1\(116) & \adc_ram_shifter_1|data_a_1\(115) & \adc_ram_shifter_1|data_a_1\(114) & \adc_ram_shifter_1|data_a_1\(113) & \adc_ram_shifter_1|data_a_1\(105) & \adc_ram_shifter_1|data_a_1\(104));

\ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(63) & \adc_ram_shifter_1|data_b_2\(62) & \adc_ram_shifter_1|data_b_2\(61) & \adc_ram_shifter_1|data_b_2\(60) & \adc_ram_shifter_1|data_b_2\(59)
& \adc_ram_shifter_1|data_b_2\(58) & \adc_ram_shifter_1|data_b_2\(57) & \adc_ram_shifter_1|data_b_2\(49) & \adc_ram_shifter_1|data_b_2\(48) & \adc_ram_shifter_1|data_b_1\(119) & \adc_ram_shifter_1|data_b_1\(118) & \adc_ram_shifter_1|data_b_1\(117) & 
\adc_ram_shifter_1|data_b_1\(116) & \adc_ram_shifter_1|data_b_1\(115) & \adc_ram_shifter_1|data_b_1\(114) & \adc_ram_shifter_1|data_b_1\(113) & \adc_ram_shifter_1|data_b_1\(105) & \adc_ram_shifter_1|data_b_1\(104));

\ram1|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(104) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(105) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(113) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(114) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(115) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(116) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(117) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(118) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(119) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(48) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(49) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(57) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(58) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(59) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(60) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(61) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(62) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(63) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(104) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(105) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(113) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(114) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(115) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(116) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(117) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(118) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(119) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(48) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(49) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(57) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(58) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(59) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(60) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(61) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(62) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(63) <= \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(55) & \adc_ram_shifter_1|data_a_2\(54) & \adc_ram_shifter_1|data_a_2\(53) & \adc_ram_shifter_1|data_a_2\(52) & \adc_ram_shifter_1|data_a_2\(51)
& \adc_ram_shifter_1|data_a_2\(50) & \adc_ram_shifter_1|data_a_2\(42) & \adc_ram_shifter_1|data_a_2\(41) & \adc_ram_shifter_1|data_a_2\(40) & \adc_ram_shifter_1|data_a_1\(111) & \adc_ram_shifter_1|data_a_1\(110) & \adc_ram_shifter_1|data_a_1\(109) & 
\adc_ram_shifter_1|data_a_1\(108) & \adc_ram_shifter_1|data_a_1\(107) & \adc_ram_shifter_1|data_a_1\(106) & \adc_ram_shifter_1|data_a_1\(98) & \adc_ram_shifter_1|data_a_1\(97) & \adc_ram_shifter_1|data_a_1\(96));

\ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(55) & \adc_ram_shifter_1|data_b_2\(54) & \adc_ram_shifter_1|data_b_2\(53) & \adc_ram_shifter_1|data_b_2\(52) & \adc_ram_shifter_1|data_b_2\(51)
& \adc_ram_shifter_1|data_b_2\(50) & \adc_ram_shifter_1|data_b_2\(42) & \adc_ram_shifter_1|data_b_2\(41) & \adc_ram_shifter_1|data_b_2\(40) & \adc_ram_shifter_1|data_b_1\(111) & \adc_ram_shifter_1|data_b_1\(110) & \adc_ram_shifter_1|data_b_1\(109) & 
\adc_ram_shifter_1|data_b_1\(108) & \adc_ram_shifter_1|data_b_1\(107) & \adc_ram_shifter_1|data_b_1\(106) & \adc_ram_shifter_1|data_b_1\(98) & \adc_ram_shifter_1|data_b_1\(97) & \adc_ram_shifter_1|data_b_1\(96));

\ram1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(96) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(97) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(98) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(106) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(107) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(108) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(109) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(110) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(111) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(40) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(41) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(42) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(50) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(51) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(52) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(53) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(54) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(55) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(96) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(97) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(98) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(106) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(107) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(108) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(109) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(110) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(111) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(40) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(41) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(42) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(50) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(51) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(52) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(53) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(54) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(55) <= \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(47) & \adc_ram_shifter_1|data_a_2\(46) & \adc_ram_shifter_1|data_a_2\(45) & \adc_ram_shifter_1|data_a_2\(44) & \adc_ram_shifter_1|data_a_2\(43)
& \adc_ram_shifter_1|data_a_2\(35) & \adc_ram_shifter_1|data_a_2\(34) & \adc_ram_shifter_1|data_a_2\(33) & \adc_ram_shifter_1|data_a_2\(32) & \adc_ram_shifter_1|data_a_1\(103) & \adc_ram_shifter_1|data_a_1\(102) & \adc_ram_shifter_1|data_a_1\(101) & 
\adc_ram_shifter_1|data_a_1\(100) & \adc_ram_shifter_1|data_a_1\(99) & \adc_ram_shifter_1|data_a_1\(91) & \adc_ram_shifter_1|data_a_1\(90) & \adc_ram_shifter_1|data_a_1\(89) & \adc_ram_shifter_1|data_a_1\(88));

\ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(47) & \adc_ram_shifter_1|data_b_2\(46) & \adc_ram_shifter_1|data_b_2\(45) & \adc_ram_shifter_1|data_b_2\(44) & \adc_ram_shifter_1|data_b_2\(43)
& \adc_ram_shifter_1|data_b_2\(35) & \adc_ram_shifter_1|data_b_2\(34) & \adc_ram_shifter_1|data_b_2\(33) & \adc_ram_shifter_1|data_b_2\(32) & \adc_ram_shifter_1|data_b_1\(103) & \adc_ram_shifter_1|data_b_1\(102) & \adc_ram_shifter_1|data_b_1\(101) & 
\adc_ram_shifter_1|data_b_1\(100) & \adc_ram_shifter_1|data_b_1\(99) & \adc_ram_shifter_1|data_b_1\(91) & \adc_ram_shifter_1|data_b_1\(90) & \adc_ram_shifter_1|data_b_1\(89) & \adc_ram_shifter_1|data_b_1\(88));

\ram1|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(88) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(89) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(90) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(91) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(99) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(100) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(101) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(102) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(103) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(32) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(33) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(34) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(35) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(43) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(44) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(45) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(46) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(47) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(88) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(89) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(90) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(91) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(99) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(100) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(101) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(102) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(103) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(32) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(33) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(34) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(35) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(43) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(44) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(45) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(46) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(47) <= \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(39) & \adc_ram_shifter_1|data_a_2\(38) & \adc_ram_shifter_1|data_a_2\(37) & \adc_ram_shifter_1|data_a_2\(36) & \adc_ram_shifter_1|data_a_2\(28)
& \adc_ram_shifter_1|data_a_2\(27) & \adc_ram_shifter_1|data_a_2\(26) & \adc_ram_shifter_1|data_a_2\(25) & \adc_ram_shifter_1|data_a_2\(24) & \adc_ram_shifter_1|data_a_1\(95) & \adc_ram_shifter_1|data_a_1\(94) & \adc_ram_shifter_1|data_a_1\(93) & 
\adc_ram_shifter_1|data_a_1\(92) & \adc_ram_shifter_1|data_a_1\(84) & \adc_ram_shifter_1|data_a_1\(83) & \adc_ram_shifter_1|data_a_1\(82) & \adc_ram_shifter_1|data_a_1\(81) & \adc_ram_shifter_1|data_a_1\(80));

\ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(39) & \adc_ram_shifter_1|data_b_2\(38) & \adc_ram_shifter_1|data_b_2\(37) & \adc_ram_shifter_1|data_b_2\(36) & \adc_ram_shifter_1|data_b_2\(28)
& \adc_ram_shifter_1|data_b_2\(27) & \adc_ram_shifter_1|data_b_2\(26) & \adc_ram_shifter_1|data_b_2\(25) & \adc_ram_shifter_1|data_b_2\(24) & \adc_ram_shifter_1|data_b_1\(95) & \adc_ram_shifter_1|data_b_1\(94) & \adc_ram_shifter_1|data_b_1\(93) & 
\adc_ram_shifter_1|data_b_1\(92) & \adc_ram_shifter_1|data_b_1\(84) & \adc_ram_shifter_1|data_b_1\(83) & \adc_ram_shifter_1|data_b_1\(82) & \adc_ram_shifter_1|data_b_1\(81) & \adc_ram_shifter_1|data_b_1\(80));

\ram1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(80) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(81) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(82) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(83) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(84) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(92) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(93) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(94) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(95) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(24) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(25) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(26) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(27) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(28) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(36) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(37) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(38) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(39) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(80) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(81) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(82) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(83) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(84) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(92) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(93) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(94) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(95) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(24) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(25) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(26) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(27) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(28) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(36) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(37) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(38) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(39) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(31) & \adc_ram_shifter_1|data_a_2\(30) & \adc_ram_shifter_1|data_a_2\(29) & \adc_ram_shifter_1|data_a_2\(21) & \adc_ram_shifter_1|data_a_2\(20)
& \adc_ram_shifter_1|data_a_2\(19) & \adc_ram_shifter_1|data_a_2\(18) & \adc_ram_shifter_1|data_a_2\(17) & \adc_ram_shifter_1|data_a_2\(16) & \adc_ram_shifter_1|data_a_1\(87) & \adc_ram_shifter_1|data_a_1\(86) & \adc_ram_shifter_1|data_a_1\(85) & 
\adc_ram_shifter_1|data_a_1\(77) & \adc_ram_shifter_1|data_a_1\(76) & \adc_ram_shifter_1|data_a_1\(75) & \adc_ram_shifter_1|data_a_1\(74) & \adc_ram_shifter_1|data_a_1\(73) & \adc_ram_shifter_1|data_a_1\(72));

\ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(31) & \adc_ram_shifter_1|data_b_2\(30) & \adc_ram_shifter_1|data_b_2\(29) & \adc_ram_shifter_1|data_b_2\(21) & \adc_ram_shifter_1|data_b_2\(20)
& \adc_ram_shifter_1|data_b_2\(19) & \adc_ram_shifter_1|data_b_2\(18) & \adc_ram_shifter_1|data_b_2\(17) & \adc_ram_shifter_1|data_b_2\(16) & \adc_ram_shifter_1|data_b_1\(87) & \adc_ram_shifter_1|data_b_1\(86) & \adc_ram_shifter_1|data_b_1\(85) & 
\adc_ram_shifter_1|data_b_1\(77) & \adc_ram_shifter_1|data_b_1\(76) & \adc_ram_shifter_1|data_b_1\(75) & \adc_ram_shifter_1|data_b_1\(74) & \adc_ram_shifter_1|data_b_1\(73) & \adc_ram_shifter_1|data_b_1\(72));

\ram1|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(72) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(73) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(74) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(75) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(76) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(77) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(85) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(86) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(87) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(16) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(17) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(18) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(19) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(20) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(21) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(29) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(30) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(31) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(72) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(73) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(74) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(75) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(76) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(77) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(85) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(86) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(87) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(16) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(17) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(18) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(19) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(20) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(21) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(29) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(30) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(31) <= \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(23) & \adc_ram_shifter_1|data_a_2\(22) & \adc_ram_shifter_1|data_a_1\(79) & \adc_ram_shifter_1|data_a_1\(78));

\ram1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(23) & \adc_ram_shifter_1|data_b_2\(22) & \adc_ram_shifter_1|data_b_1\(79) & \adc_ram_shifter_1|data_b_1\(78));

\ram1|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(78) <= \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(79) <= \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_a\(22) <= \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_a\(23) <= \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(3);

\ram1|altsyncram_component|auto_generated|q_b\(78) <= \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(79) <= \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_b\(22) <= \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_b\(23) <= \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(3);

\UART_Controller_1|uart_clk_divider|clock_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \UART_Controller_1|uart_clk_divider|clock_out~regout\);

\clock_divider1|clock_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clock_divider1|clock_out~regout\);

\CLK~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLK~combout\);
\ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\ <= NOT \ADC_Manager1|main_state.waiting_bits~regout\;
\ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\ <= NOT \ADC_Manager1|main_state.waiting_preambule~regout\;

-- Location: LCCOMB_X4_Y1_N4
\ADC_Manager1|LessThan18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~1_cout\ = CARRY((\ADC_Manager1|c_11_value\(0) & !\ADC_Manager1|c_10_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(0),
	datab => \ADC_Manager1|c_10_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan18~1_cout\);

-- Location: LCCOMB_X4_Y1_N6
\ADC_Manager1|LessThan18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~3_cout\ = CARRY((\ADC_Manager1|c_11_value\(1) & (\ADC_Manager1|c_10_value\(1) & !\ADC_Manager1|LessThan18~1_cout\)) # (!\ADC_Manager1|c_11_value\(1) & ((\ADC_Manager1|c_10_value\(1)) # (!\ADC_Manager1|LessThan18~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(1),
	datab => \ADC_Manager1|c_10_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~1_cout\,
	cout => \ADC_Manager1|LessThan18~3_cout\);

-- Location: LCCOMB_X4_Y1_N8
\ADC_Manager1|LessThan18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~5_cout\ = CARRY((\ADC_Manager1|c_10_value\(2) & (\ADC_Manager1|c_11_value\(2) & !\ADC_Manager1|LessThan18~3_cout\)) # (!\ADC_Manager1|c_10_value\(2) & ((\ADC_Manager1|c_11_value\(2)) # (!\ADC_Manager1|LessThan18~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(2),
	datab => \ADC_Manager1|c_11_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~3_cout\,
	cout => \ADC_Manager1|LessThan18~5_cout\);

-- Location: LCCOMB_X4_Y1_N10
\ADC_Manager1|LessThan18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~7_cout\ = CARRY((\ADC_Manager1|c_10_value\(3) & ((!\ADC_Manager1|LessThan18~5_cout\) # (!\ADC_Manager1|c_11_value\(3)))) # (!\ADC_Manager1|c_10_value\(3) & (!\ADC_Manager1|c_11_value\(3) & !\ADC_Manager1|LessThan18~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(3),
	datab => \ADC_Manager1|c_11_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~5_cout\,
	cout => \ADC_Manager1|LessThan18~7_cout\);

-- Location: LCCOMB_X4_Y1_N12
\ADC_Manager1|LessThan18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~9_cout\ = CARRY((\ADC_Manager1|c_10_value\(4) & (\ADC_Manager1|c_11_value\(4) & !\ADC_Manager1|LessThan18~7_cout\)) # (!\ADC_Manager1|c_10_value\(4) & ((\ADC_Manager1|c_11_value\(4)) # (!\ADC_Manager1|LessThan18~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(4),
	datab => \ADC_Manager1|c_11_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~7_cout\,
	cout => \ADC_Manager1|LessThan18~9_cout\);

-- Location: LCCOMB_X4_Y1_N14
\ADC_Manager1|LessThan18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~11_cout\ = CARRY((\ADC_Manager1|c_11_value\(5) & (\ADC_Manager1|c_10_value\(5) & !\ADC_Manager1|LessThan18~9_cout\)) # (!\ADC_Manager1|c_11_value\(5) & ((\ADC_Manager1|c_10_value\(5)) # (!\ADC_Manager1|LessThan18~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(5),
	datab => \ADC_Manager1|c_10_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~9_cout\,
	cout => \ADC_Manager1|LessThan18~11_cout\);

-- Location: LCCOMB_X4_Y1_N16
\ADC_Manager1|LessThan18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~13_cout\ = CARRY((\ADC_Manager1|c_11_value\(6) & ((!\ADC_Manager1|LessThan18~11_cout\) # (!\ADC_Manager1|c_10_value\(6)))) # (!\ADC_Manager1|c_11_value\(6) & (!\ADC_Manager1|c_10_value\(6) & !\ADC_Manager1|LessThan18~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(6),
	datab => \ADC_Manager1|c_10_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~11_cout\,
	cout => \ADC_Manager1|LessThan18~13_cout\);

-- Location: LCCOMB_X4_Y1_N18
\ADC_Manager1|LessThan18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~15_cout\ = CARRY((\ADC_Manager1|c_11_value\(7) & (\ADC_Manager1|c_10_value\(7) & !\ADC_Manager1|LessThan18~13_cout\)) # (!\ADC_Manager1|c_11_value\(7) & ((\ADC_Manager1|c_10_value\(7)) # (!\ADC_Manager1|LessThan18~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(7),
	datab => \ADC_Manager1|c_10_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~13_cout\,
	cout => \ADC_Manager1|LessThan18~15_cout\);

-- Location: LCCOMB_X4_Y1_N20
\ADC_Manager1|LessThan18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~17_cout\ = CARRY((\ADC_Manager1|c_11_value\(8) & ((!\ADC_Manager1|LessThan18~15_cout\) # (!\ADC_Manager1|c_10_value\(8)))) # (!\ADC_Manager1|c_11_value\(8) & (!\ADC_Manager1|c_10_value\(8) & !\ADC_Manager1|LessThan18~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(8),
	datab => \ADC_Manager1|c_10_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~15_cout\,
	cout => \ADC_Manager1|LessThan18~17_cout\);

-- Location: LCCOMB_X4_Y1_N22
\ADC_Manager1|LessThan18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~19_cout\ = CARRY((\ADC_Manager1|c_10_value\(9) & ((!\ADC_Manager1|LessThan18~17_cout\) # (!\ADC_Manager1|c_11_value\(9)))) # (!\ADC_Manager1|c_10_value\(9) & (!\ADC_Manager1|c_11_value\(9) & !\ADC_Manager1|LessThan18~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(9),
	datab => \ADC_Manager1|c_11_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~17_cout\,
	cout => \ADC_Manager1|LessThan18~19_cout\);

-- Location: LCCOMB_X4_Y1_N24
\ADC_Manager1|LessThan18~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~21_cout\ = CARRY((\ADC_Manager1|c_11_value\(10) & ((!\ADC_Manager1|LessThan18~19_cout\) # (!\ADC_Manager1|c_10_value\(10)))) # (!\ADC_Manager1|c_11_value\(10) & (!\ADC_Manager1|c_10_value\(10) & 
-- !\ADC_Manager1|LessThan18~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(10),
	datab => \ADC_Manager1|c_10_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~19_cout\,
	cout => \ADC_Manager1|LessThan18~21_cout\);

-- Location: LCCOMB_X4_Y1_N26
\ADC_Manager1|LessThan18~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~22_combout\ = (\ADC_Manager1|c_11_value\(11) & ((\ADC_Manager1|LessThan18~21_cout\) # (!\ADC_Manager1|c_10_value\(11)))) # (!\ADC_Manager1|c_11_value\(11) & (\ADC_Manager1|LessThan18~21_cout\ & !\ADC_Manager1|c_10_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan18~21_cout\,
	combout => \ADC_Manager1|LessThan18~22_combout\);

-- Location: LCCOMB_X4_Y2_N4
\ADC_Manager1|LessThan19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~1_cout\ = CARRY((\ADC_Manager1|c_11_value\(0) & !\ADC_Manager1|c_01_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(0),
	datab => \ADC_Manager1|c_01_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan19~1_cout\);

-- Location: LCCOMB_X4_Y2_N6
\ADC_Manager1|LessThan19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~3_cout\ = CARRY((\ADC_Manager1|c_01_value\(1) & ((!\ADC_Manager1|LessThan19~1_cout\) # (!\ADC_Manager1|c_11_value\(1)))) # (!\ADC_Manager1|c_01_value\(1) & (!\ADC_Manager1|c_11_value\(1) & !\ADC_Manager1|LessThan19~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(1),
	datab => \ADC_Manager1|c_11_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~1_cout\,
	cout => \ADC_Manager1|LessThan19~3_cout\);

-- Location: LCCOMB_X4_Y2_N8
\ADC_Manager1|LessThan19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~5_cout\ = CARRY((\ADC_Manager1|c_11_value\(2) & ((!\ADC_Manager1|LessThan19~3_cout\) # (!\ADC_Manager1|c_01_value\(2)))) # (!\ADC_Manager1|c_11_value\(2) & (!\ADC_Manager1|c_01_value\(2) & !\ADC_Manager1|LessThan19~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(2),
	datab => \ADC_Manager1|c_01_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~3_cout\,
	cout => \ADC_Manager1|LessThan19~5_cout\);

-- Location: LCCOMB_X4_Y2_N10
\ADC_Manager1|LessThan19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~7_cout\ = CARRY((\ADC_Manager1|c_11_value\(3) & (\ADC_Manager1|c_01_value\(3) & !\ADC_Manager1|LessThan19~5_cout\)) # (!\ADC_Manager1|c_11_value\(3) & ((\ADC_Manager1|c_01_value\(3)) # (!\ADC_Manager1|LessThan19~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(3),
	datab => \ADC_Manager1|c_01_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~5_cout\,
	cout => \ADC_Manager1|LessThan19~7_cout\);

-- Location: LCCOMB_X4_Y2_N12
\ADC_Manager1|LessThan19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~9_cout\ = CARRY((\ADC_Manager1|c_11_value\(4) & ((!\ADC_Manager1|LessThan19~7_cout\) # (!\ADC_Manager1|c_01_value\(4)))) # (!\ADC_Manager1|c_11_value\(4) & (!\ADC_Manager1|c_01_value\(4) & !\ADC_Manager1|LessThan19~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(4),
	datab => \ADC_Manager1|c_01_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~7_cout\,
	cout => \ADC_Manager1|LessThan19~9_cout\);

-- Location: LCCOMB_X4_Y2_N14
\ADC_Manager1|LessThan19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~11_cout\ = CARRY((\ADC_Manager1|c_01_value\(5) & ((!\ADC_Manager1|LessThan19~9_cout\) # (!\ADC_Manager1|c_11_value\(5)))) # (!\ADC_Manager1|c_01_value\(5) & (!\ADC_Manager1|c_11_value\(5) & !\ADC_Manager1|LessThan19~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(5),
	datab => \ADC_Manager1|c_11_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~9_cout\,
	cout => \ADC_Manager1|LessThan19~11_cout\);

-- Location: LCCOMB_X4_Y2_N16
\ADC_Manager1|LessThan19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~13_cout\ = CARRY((\ADC_Manager1|c_01_value\(6) & (\ADC_Manager1|c_11_value\(6) & !\ADC_Manager1|LessThan19~11_cout\)) # (!\ADC_Manager1|c_01_value\(6) & ((\ADC_Manager1|c_11_value\(6)) # (!\ADC_Manager1|LessThan19~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(6),
	datab => \ADC_Manager1|c_11_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~11_cout\,
	cout => \ADC_Manager1|LessThan19~13_cout\);

-- Location: LCCOMB_X4_Y2_N18
\ADC_Manager1|LessThan19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~15_cout\ = CARRY((\ADC_Manager1|c_11_value\(7) & (\ADC_Manager1|c_01_value\(7) & !\ADC_Manager1|LessThan19~13_cout\)) # (!\ADC_Manager1|c_11_value\(7) & ((\ADC_Manager1|c_01_value\(7)) # (!\ADC_Manager1|LessThan19~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(7),
	datab => \ADC_Manager1|c_01_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~13_cout\,
	cout => \ADC_Manager1|LessThan19~15_cout\);

-- Location: LCCOMB_X4_Y2_N20
\ADC_Manager1|LessThan19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~17_cout\ = CARRY((\ADC_Manager1|c_01_value\(8) & (\ADC_Manager1|c_11_value\(8) & !\ADC_Manager1|LessThan19~15_cout\)) # (!\ADC_Manager1|c_01_value\(8) & ((\ADC_Manager1|c_11_value\(8)) # (!\ADC_Manager1|LessThan19~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(8),
	datab => \ADC_Manager1|c_11_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~15_cout\,
	cout => \ADC_Manager1|LessThan19~17_cout\);

-- Location: LCCOMB_X4_Y2_N22
\ADC_Manager1|LessThan19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~19_cout\ = CARRY((\ADC_Manager1|c_01_value\(9) & ((!\ADC_Manager1|LessThan19~17_cout\) # (!\ADC_Manager1|c_11_value\(9)))) # (!\ADC_Manager1|c_01_value\(9) & (!\ADC_Manager1|c_11_value\(9) & !\ADC_Manager1|LessThan19~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(9),
	datab => \ADC_Manager1|c_11_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~17_cout\,
	cout => \ADC_Manager1|LessThan19~19_cout\);

-- Location: LCCOMB_X4_Y2_N24
\ADC_Manager1|LessThan19~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~21_cout\ = CARRY((\ADC_Manager1|c_11_value\(10) & ((!\ADC_Manager1|LessThan19~19_cout\) # (!\ADC_Manager1|c_01_value\(10)))) # (!\ADC_Manager1|c_11_value\(10) & (!\ADC_Manager1|c_01_value\(10) & 
-- !\ADC_Manager1|LessThan19~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(10),
	datab => \ADC_Manager1|c_01_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~19_cout\,
	cout => \ADC_Manager1|LessThan19~21_cout\);

-- Location: LCCOMB_X4_Y2_N26
\ADC_Manager1|LessThan19~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~22_combout\ = (\ADC_Manager1|c_11_value\(11) & ((\ADC_Manager1|LessThan19~21_cout\) # (!\ADC_Manager1|c_01_value\(11)))) # (!\ADC_Manager1|c_11_value\(11) & (\ADC_Manager1|LessThan19~21_cout\ & !\ADC_Manager1|c_01_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(11),
	datad => \ADC_Manager1|c_01_value\(11),
	cin => \ADC_Manager1|LessThan19~21_cout\,
	combout => \ADC_Manager1|LessThan19~22_combout\);

-- Location: LCCOMB_X5_Y1_N0
\ADC_Manager1|LessThan20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~1_cout\ = CARRY((!\ADC_Manager1|c_00_value\(0) & \ADC_Manager1|c_11_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(0),
	datab => \ADC_Manager1|c_11_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan20~1_cout\);

-- Location: LCCOMB_X5_Y1_N2
\ADC_Manager1|LessThan20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~3_cout\ = CARRY((\ADC_Manager1|c_00_value\(1) & ((!\ADC_Manager1|LessThan20~1_cout\) # (!\ADC_Manager1|c_11_value\(1)))) # (!\ADC_Manager1|c_00_value\(1) & (!\ADC_Manager1|c_11_value\(1) & !\ADC_Manager1|LessThan20~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(1),
	datab => \ADC_Manager1|c_11_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~1_cout\,
	cout => \ADC_Manager1|LessThan20~3_cout\);

-- Location: LCCOMB_X5_Y1_N4
\ADC_Manager1|LessThan20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~5_cout\ = CARRY((\ADC_Manager1|c_11_value\(2) & ((!\ADC_Manager1|LessThan20~3_cout\) # (!\ADC_Manager1|c_00_value\(2)))) # (!\ADC_Manager1|c_11_value\(2) & (!\ADC_Manager1|c_00_value\(2) & !\ADC_Manager1|LessThan20~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(2),
	datab => \ADC_Manager1|c_00_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~3_cout\,
	cout => \ADC_Manager1|LessThan20~5_cout\);

-- Location: LCCOMB_X5_Y1_N6
\ADC_Manager1|LessThan20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~7_cout\ = CARRY((\ADC_Manager1|c_11_value\(3) & (\ADC_Manager1|c_00_value\(3) & !\ADC_Manager1|LessThan20~5_cout\)) # (!\ADC_Manager1|c_11_value\(3) & ((\ADC_Manager1|c_00_value\(3)) # (!\ADC_Manager1|LessThan20~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(3),
	datab => \ADC_Manager1|c_00_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~5_cout\,
	cout => \ADC_Manager1|LessThan20~7_cout\);

-- Location: LCCOMB_X5_Y1_N8
\ADC_Manager1|LessThan20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~9_cout\ = CARRY((\ADC_Manager1|c_11_value\(4) & ((!\ADC_Manager1|LessThan20~7_cout\) # (!\ADC_Manager1|c_00_value\(4)))) # (!\ADC_Manager1|c_11_value\(4) & (!\ADC_Manager1|c_00_value\(4) & !\ADC_Manager1|LessThan20~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(4),
	datab => \ADC_Manager1|c_00_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~7_cout\,
	cout => \ADC_Manager1|LessThan20~9_cout\);

-- Location: LCCOMB_X5_Y1_N10
\ADC_Manager1|LessThan20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~11_cout\ = CARRY((\ADC_Manager1|c_11_value\(5) & (\ADC_Manager1|c_00_value\(5) & !\ADC_Manager1|LessThan20~9_cout\)) # (!\ADC_Manager1|c_11_value\(5) & ((\ADC_Manager1|c_00_value\(5)) # (!\ADC_Manager1|LessThan20~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(5),
	datab => \ADC_Manager1|c_00_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~9_cout\,
	cout => \ADC_Manager1|LessThan20~11_cout\);

-- Location: LCCOMB_X5_Y1_N12
\ADC_Manager1|LessThan20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~13_cout\ = CARRY((\ADC_Manager1|c_11_value\(6) & ((!\ADC_Manager1|LessThan20~11_cout\) # (!\ADC_Manager1|c_00_value\(6)))) # (!\ADC_Manager1|c_11_value\(6) & (!\ADC_Manager1|c_00_value\(6) & !\ADC_Manager1|LessThan20~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(6),
	datab => \ADC_Manager1|c_00_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~11_cout\,
	cout => \ADC_Manager1|LessThan20~13_cout\);

-- Location: LCCOMB_X5_Y1_N14
\ADC_Manager1|LessThan20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~15_cout\ = CARRY((\ADC_Manager1|c_11_value\(7) & (\ADC_Manager1|c_00_value\(7) & !\ADC_Manager1|LessThan20~13_cout\)) # (!\ADC_Manager1|c_11_value\(7) & ((\ADC_Manager1|c_00_value\(7)) # (!\ADC_Manager1|LessThan20~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(7),
	datab => \ADC_Manager1|c_00_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~13_cout\,
	cout => \ADC_Manager1|LessThan20~15_cout\);

-- Location: LCCOMB_X5_Y1_N16
\ADC_Manager1|LessThan20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~17_cout\ = CARRY((\ADC_Manager1|c_11_value\(8) & ((!\ADC_Manager1|LessThan20~15_cout\) # (!\ADC_Manager1|c_00_value\(8)))) # (!\ADC_Manager1|c_11_value\(8) & (!\ADC_Manager1|c_00_value\(8) & !\ADC_Manager1|LessThan20~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(8),
	datab => \ADC_Manager1|c_00_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~15_cout\,
	cout => \ADC_Manager1|LessThan20~17_cout\);

-- Location: LCCOMB_X5_Y1_N18
\ADC_Manager1|LessThan20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~19_cout\ = CARRY((\ADC_Manager1|c_11_value\(9) & (\ADC_Manager1|c_00_value\(9) & !\ADC_Manager1|LessThan20~17_cout\)) # (!\ADC_Manager1|c_11_value\(9) & ((\ADC_Manager1|c_00_value\(9)) # (!\ADC_Manager1|LessThan20~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_00_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~17_cout\,
	cout => \ADC_Manager1|LessThan20~19_cout\);

-- Location: LCCOMB_X5_Y1_N20
\ADC_Manager1|LessThan20~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~21_cout\ = CARRY((\ADC_Manager1|c_11_value\(10) & ((!\ADC_Manager1|LessThan20~19_cout\) # (!\ADC_Manager1|c_00_value\(10)))) # (!\ADC_Manager1|c_11_value\(10) & (!\ADC_Manager1|c_00_value\(10) & 
-- !\ADC_Manager1|LessThan20~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(10),
	datab => \ADC_Manager1|c_00_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~19_cout\,
	cout => \ADC_Manager1|LessThan20~21_cout\);

-- Location: LCCOMB_X5_Y1_N22
\ADC_Manager1|LessThan20~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~22_combout\ = (\ADC_Manager1|c_00_value\(11) & (\ADC_Manager1|LessThan20~21_cout\ & \ADC_Manager1|c_11_value\(11))) # (!\ADC_Manager1|c_00_value\(11) & ((\ADC_Manager1|LessThan20~21_cout\) # (\ADC_Manager1|c_11_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_00_value\(11),
	datad => \ADC_Manager1|c_11_value\(11),
	cin => \ADC_Manager1|LessThan20~21_cout\,
	combout => \ADC_Manager1|LessThan20~22_combout\);

-- Location: DSPOUT_X16_Y6_N3
\corr_long|Mult23|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult23|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult23|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y6_N2
\corr_long|Mult22|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult22|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult22|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X9_Y7_N16
\corr_long|Add21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add21~0_combout\ = (\corr_long|Mult22|auto_generated|mac_out2~dataout\ & (\corr_long|Mult23|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult22|auto_generated|mac_out2~dataout\ & (\corr_long|Mult23|auto_generated|mac_out2~dataout\ 
-- & VCC))
-- \corr_long|Add21~1\ = CARRY((\corr_long|Mult22|auto_generated|mac_out2~dataout\ & \corr_long|Mult23|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult22|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult23|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add21~0_combout\,
	cout => \corr_long|Add21~1\);

-- Location: DSPOUT_X16_Y1_N2
\corr_long|Mult24|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult24|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult24|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X8_Y11_N14
\corr_long|Add22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~0_combout\ = (\corr_long|Add21~0_combout\ & (\corr_long|Mult24|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Add21~0_combout\ & (\corr_long|Mult24|auto_generated|mac_out2~dataout\ & VCC))
-- \corr_long|Add22~1\ = CARRY((\corr_long|Add21~0_combout\ & \corr_long|Mult24|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add21~0_combout\,
	datab => \corr_long|Mult24|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add22~0_combout\,
	cout => \corr_long|Add22~1\);

-- Location: DSPOUT_X16_Y12_N2
\corr_long|Mult21|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult21|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult21|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y12_N3
\corr_long|Mult20|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult20|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult20|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y13_N3
\corr_long|Mult19|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult19|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult19|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y13_N2
\corr_long|Mult18|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult18|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult18|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X13_Y13_N16
\corr_long|Add17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add17~0_combout\ = (\corr_long|Mult18|auto_generated|mac_out2~dataout\ & (\corr_long|Mult19|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult18|auto_generated|mac_out2~dataout\ & (\corr_long|Mult19|auto_generated|mac_out2~dataout\ 
-- & VCC))
-- \corr_long|Add17~1\ = CARRY((\corr_long|Mult18|auto_generated|mac_out2~dataout\ & \corr_long|Mult19|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult18|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult19|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add17~0_combout\,
	cout => \corr_long|Add17~1\);

-- Location: LCCOMB_X12_Y13_N14
\corr_long|Add18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~0_combout\ = (\corr_long|Add17~0_combout\ & (\corr_long|Add19~0_combout\ $ (VCC))) # (!\corr_long|Add17~0_combout\ & (\corr_long|Add19~0_combout\ & VCC))
-- \corr_long|Add18~1\ = CARRY((\corr_long|Add17~0_combout\ & \corr_long|Add19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add17~0_combout\,
	datab => \corr_long|Add19~0_combout\,
	datad => VCC,
	combout => \corr_long|Add18~0_combout\,
	cout => \corr_long|Add18~1\);

-- Location: DSPOUT_X16_Y2_N3
\corr_long|Mult17|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult17|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult17|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y2_N2
\corr_long|Mult16|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult16|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult16|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y5_N3
\corr_long|Mult15|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult15|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult15|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y5_N2
\corr_long|Mult14|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult14|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X14_Y5_N16
\corr_long|Add13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add13~0_combout\ = (\corr_long|Mult14|auto_generated|mac_out2~dataout\ & (\corr_long|Mult15|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult14|auto_generated|mac_out2~dataout\ & (\corr_long|Mult15|auto_generated|mac_out2~dataout\ 
-- & VCC))
-- \corr_long|Add13~1\ = CARRY((\corr_long|Mult14|auto_generated|mac_out2~dataout\ & \corr_long|Mult15|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult15|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add13~0_combout\,
	cout => \corr_long|Add13~1\);

-- Location: LCCOMB_X12_Y9_N14
\corr_long|Add16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~0_combout\ = (\corr_long|Add18~0_combout\ & (\corr_long|Add14~0_combout\ $ (VCC))) # (!\corr_long|Add18~0_combout\ & (\corr_long|Add14~0_combout\ & VCC))
-- \corr_long|Add16~1\ = CARRY((\corr_long|Add18~0_combout\ & \corr_long|Add14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add18~0_combout\,
	datab => \corr_long|Add14~0_combout\,
	datad => VCC,
	combout => \corr_long|Add16~0_combout\,
	cout => \corr_long|Add16~1\);

-- Location: DSPOUT_X16_Y10_N3
\corr_long|Mult13|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult13|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y10_N2
\corr_long|Mult12|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult12|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult12|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y11_N2
\corr_long|Mult11|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult11|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult11|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y11_N3
\corr_long|Mult10|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult10|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y11_N16
\corr_long|Add9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~0_combout\ = (\corr_long|Mult11|auto_generated|mac_out2~dataout\ & (\corr_long|Mult10|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult11|auto_generated|mac_out2~dataout\ & (\corr_long|Mult10|auto_generated|mac_out2~dataout\ & 
-- VCC))
-- \corr_long|Add9~1\ = CARRY((\corr_long|Mult11|auto_generated|mac_out2~dataout\ & \corr_long|Mult10|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult11|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult10|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add9~0_combout\,
	cout => \corr_long|Add9~1\);

-- Location: DSPOUT_X16_Y8_N3
\corr_long|Mult9|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult9|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult9|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y8_N2
\corr_long|Mult8|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult8|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y9_N3
\corr_long|Mult7|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult7|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult7|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y9_N2
\corr_long|Mult6|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult6|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y9_N16
\corr_long|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~0_combout\ = (\corr_long|Mult7|auto_generated|mac_out2~dataout\ & (\corr_long|Mult6|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult7|auto_generated|mac_out2~dataout\ & (\corr_long|Mult6|auto_generated|mac_out2~dataout\ & 
-- VCC))
-- \corr_long|Add5~1\ = CARRY((\corr_long|Mult7|auto_generated|mac_out2~dataout\ & \corr_long|Mult6|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult7|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult6|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add5~0_combout\,
	cout => \corr_long|Add5~1\);

-- Location: LCCOMB_X14_Y9_N14
\corr_long|Add6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~0_combout\ = (\corr_long|Add5~0_combout\ & (\corr_long|Add7~0_combout\ $ (VCC))) # (!\corr_long|Add5~0_combout\ & (\corr_long|Add7~0_combout\ & VCC))
-- \corr_long|Add6~1\ = CARRY((\corr_long|Add5~0_combout\ & \corr_long|Add7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add5~0_combout\,
	datab => \corr_long|Add7~0_combout\,
	datad => VCC,
	combout => \corr_long|Add6~0_combout\,
	cout => \corr_long|Add6~1\);

-- Location: DSPOUT_X16_Y4_N3
\corr_long|Mult1|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y4_N2
\corr_long|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y7_N3
\corr_long|Mult3|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult3|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y7_N2
\corr_long|Mult2|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult2|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult2|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y7_N16
\corr_long|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~0_combout\ = (\corr_long|Mult3|auto_generated|mac_out2~dataout\ & (\corr_long|Mult2|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult3|auto_generated|mac_out2~dataout\ & (\corr_long|Mult2|auto_generated|mac_out2~dataout\ & 
-- VCC))
-- \corr_long|Add1~1\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~dataout\ & \corr_long|Mult2|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add1~0_combout\,
	cout => \corr_long|Add1~1\);

-- Location: DSPOUT_X16_Y3_N2
\corr_long|Mult5|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult5|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult5|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y3_N3
\corr_long|Mult4|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult4|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X14_Y3_N16
\corr_long|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~0_combout\ = (\corr_long|Mult5|auto_generated|mac_out2~dataout\ & (\corr_long|Mult4|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult5|auto_generated|mac_out2~dataout\ & (\corr_long|Mult4|auto_generated|mac_out2~dataout\ & 
-- VCC))
-- \corr_long|Add3~1\ = CARRY((\corr_long|Mult5|auto_generated|mac_out2~dataout\ & \corr_long|Mult4|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult5|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult4|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add3~0_combout\,
	cout => \corr_long|Add3~1\);

-- Location: LCCOMB_X13_Y7_N14
\corr_long|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~0_combout\ = (\corr_long|Add3~0_combout\ & (\corr_long|Add2~0_combout\ $ (VCC))) # (!\corr_long|Add3~0_combout\ & (\corr_long|Add2~0_combout\ & VCC))
-- \corr_long|Add4~1\ = CARRY((\corr_long|Add3~0_combout\ & \corr_long|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~0_combout\,
	datab => \corr_long|Add2~0_combout\,
	datad => VCC,
	combout => \corr_long|Add4~0_combout\,
	cout => \corr_long|Add4~1\);

-- Location: LCCOMB_X9_Y7_N18
\corr_long|Add21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add21~2_combout\ = (\corr_long|Mult23|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add21~1\ & VCC)) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add21~1\)))) # 
-- (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add21~1\)) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add21~1\) # (GND)))))
-- \corr_long|Add21~3\ = CARRY((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add21~1\)) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add21~1\) # 
-- (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult23|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult22|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add21~1\,
	combout => \corr_long|Add21~2_combout\,
	cout => \corr_long|Add21~3\);

-- Location: LCCOMB_X15_Y13_N18
\corr_long|Add19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add19~2_combout\ = (\corr_long|Mult21|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add19~1\ & VCC)) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add19~1\)))) # 
-- (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add19~1\)) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add19~1\) # (GND)))))
-- \corr_long|Add19~3\ = CARRY((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add19~1\)) # (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add19~1\) # 
-- (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult21|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult20|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add19~1\,
	combout => \corr_long|Add19~2_combout\,
	cout => \corr_long|Add19~3\);

-- Location: LCCOMB_X17_Y5_N18
\corr_long|Add15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add15~2_combout\ = (\corr_long|Mult17|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add15~1\ & VCC)) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add15~1\)))) # 
-- (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add15~1\)) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add15~1\) # (GND)))))
-- \corr_long|Add15~3\ = CARRY((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add15~1\)) # (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add15~1\) # 
-- (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult17|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult16|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add15~1\,
	combout => \corr_long|Add15~2_combout\,
	cout => \corr_long|Add15~3\);

-- Location: LCCOMB_X13_Y5_N16
\corr_long|Add14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~2_combout\ = (\corr_long|Add15~2_combout\ & ((\corr_long|Add13~2_combout\ & (\corr_long|Add14~1\ & VCC)) # (!\corr_long|Add13~2_combout\ & (!\corr_long|Add14~1\)))) # (!\corr_long|Add15~2_combout\ & ((\corr_long|Add13~2_combout\ & 
-- (!\corr_long|Add14~1\)) # (!\corr_long|Add13~2_combout\ & ((\corr_long|Add14~1\) # (GND)))))
-- \corr_long|Add14~3\ = CARRY((\corr_long|Add15~2_combout\ & (!\corr_long|Add13~2_combout\ & !\corr_long|Add14~1\)) # (!\corr_long|Add15~2_combout\ & ((!\corr_long|Add14~1\) # (!\corr_long|Add13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add15~2_combout\,
	datab => \corr_long|Add13~2_combout\,
	datad => VCC,
	cin => \corr_long|Add14~1\,
	combout => \corr_long|Add14~2_combout\,
	cout => \corr_long|Add14~3\);

-- Location: LCCOMB_X19_Y11_N18
\corr_long|Add9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~2_combout\ = (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add9~1\ & VCC)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add9~1\)))) # 
-- (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add9~1\)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add9~1\) # (GND)))))
-- \corr_long|Add9~3\ = CARRY((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add9~1\)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add9~1\) # 
-- (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add9~1\,
	combout => \corr_long|Add9~2_combout\,
	cout => \corr_long|Add9~3\);

-- Location: LCCOMB_X15_Y9_N18
\corr_long|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~2_combout\ = (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add5~1\ & VCC)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add5~1\)))) # 
-- (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add5~1\)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add5~1\) # (GND)))))
-- \corr_long|Add5~3\ = CARRY((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add5~1\)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add5~1\) # 
-- (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add5~1\,
	combout => \corr_long|Add5~2_combout\,
	cout => \corr_long|Add5~3\);

-- Location: LCCOMB_X14_Y9_N16
\corr_long|Add6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~2_combout\ = (\corr_long|Add5~2_combout\ & ((\corr_long|Add7~2_combout\ & (\corr_long|Add6~1\ & VCC)) # (!\corr_long|Add7~2_combout\ & (!\corr_long|Add6~1\)))) # (!\corr_long|Add5~2_combout\ & ((\corr_long|Add7~2_combout\ & 
-- (!\corr_long|Add6~1\)) # (!\corr_long|Add7~2_combout\ & ((\corr_long|Add6~1\) # (GND)))))
-- \corr_long|Add6~3\ = CARRY((\corr_long|Add5~2_combout\ & (!\corr_long|Add7~2_combout\ & !\corr_long|Add6~1\)) # (!\corr_long|Add5~2_combout\ & ((!\corr_long|Add6~1\) # (!\corr_long|Add7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add5~2_combout\,
	datab => \corr_long|Add7~2_combout\,
	datad => VCC,
	cin => \corr_long|Add6~1\,
	combout => \corr_long|Add6~2_combout\,
	cout => \corr_long|Add6~3\);

-- Location: LCCOMB_X15_Y11_N16
\corr_long|Add8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~2_combout\ = (\corr_long|Add6~2_combout\ & ((\corr_long|Add10~2_combout\ & (\corr_long|Add8~1\ & VCC)) # (!\corr_long|Add10~2_combout\ & (!\corr_long|Add8~1\)))) # (!\corr_long|Add6~2_combout\ & ((\corr_long|Add10~2_combout\ & 
-- (!\corr_long|Add8~1\)) # (!\corr_long|Add10~2_combout\ & ((\corr_long|Add8~1\) # (GND)))))
-- \corr_long|Add8~3\ = CARRY((\corr_long|Add6~2_combout\ & (!\corr_long|Add10~2_combout\ & !\corr_long|Add8~1\)) # (!\corr_long|Add6~2_combout\ & ((!\corr_long|Add8~1\) # (!\corr_long|Add10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add6~2_combout\,
	datab => \corr_long|Add10~2_combout\,
	datad => VCC,
	cin => \corr_long|Add8~1\,
	combout => \corr_long|Add8~2_combout\,
	cout => \corr_long|Add8~3\);

-- Location: LCCOMB_X15_Y7_N18
\corr_long|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~2_combout\ = (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add1~1\ & VCC)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add1~1\)))) # 
-- (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add1~1\)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add1~1\) # (GND)))))
-- \corr_long|Add1~3\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add1~1\)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add1~1\) # 
-- (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add1~1\,
	combout => \corr_long|Add1~2_combout\,
	cout => \corr_long|Add1~3\);

-- Location: LCCOMB_X14_Y7_N16
\corr_long|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~2_combout\ = (\corr_long|Add1~2_combout\ & ((\corr_long|Add0~2_combout\ & (\corr_long|Add2~1\ & VCC)) # (!\corr_long|Add0~2_combout\ & (!\corr_long|Add2~1\)))) # (!\corr_long|Add1~2_combout\ & ((\corr_long|Add0~2_combout\ & 
-- (!\corr_long|Add2~1\)) # (!\corr_long|Add0~2_combout\ & ((\corr_long|Add2~1\) # (GND)))))
-- \corr_long|Add2~3\ = CARRY((\corr_long|Add1~2_combout\ & (!\corr_long|Add0~2_combout\ & !\corr_long|Add2~1\)) # (!\corr_long|Add1~2_combout\ & ((!\corr_long|Add2~1\) # (!\corr_long|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add1~2_combout\,
	datab => \corr_long|Add0~2_combout\,
	datad => VCC,
	cin => \corr_long|Add2~1\,
	combout => \corr_long|Add2~2_combout\,
	cout => \corr_long|Add2~3\);

-- Location: LCCOMB_X14_Y11_N16
\corr_long|Add12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~2_combout\ = (\corr_long|Add8~2_combout\ & ((\corr_long|Add4~2_combout\ & (\corr_long|Add12~1\ & VCC)) # (!\corr_long|Add4~2_combout\ & (!\corr_long|Add12~1\)))) # (!\corr_long|Add8~2_combout\ & ((\corr_long|Add4~2_combout\ & 
-- (!\corr_long|Add12~1\)) # (!\corr_long|Add4~2_combout\ & ((\corr_long|Add12~1\) # (GND)))))
-- \corr_long|Add12~3\ = CARRY((\corr_long|Add8~2_combout\ & (!\corr_long|Add4~2_combout\ & !\corr_long|Add12~1\)) # (!\corr_long|Add8~2_combout\ & ((!\corr_long|Add12~1\) # (!\corr_long|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add8~2_combout\,
	datab => \corr_long|Add4~2_combout\,
	datad => VCC,
	cin => \corr_long|Add12~1\,
	combout => \corr_long|Add12~2_combout\,
	cout => \corr_long|Add12~3\);

-- Location: LCCOMB_X13_Y11_N16
\corr_long|Add20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~2_combout\ = (\corr_long|Add12~2_combout\ & ((\corr_long|Add16~2_combout\ & (\corr_long|Add20~1\ & VCC)) # (!\corr_long|Add16~2_combout\ & (!\corr_long|Add20~1\)))) # (!\corr_long|Add12~2_combout\ & ((\corr_long|Add16~2_combout\ & 
-- (!\corr_long|Add20~1\)) # (!\corr_long|Add16~2_combout\ & ((\corr_long|Add20~1\) # (GND)))))
-- \corr_long|Add20~3\ = CARRY((\corr_long|Add12~2_combout\ & (!\corr_long|Add16~2_combout\ & !\corr_long|Add20~1\)) # (!\corr_long|Add12~2_combout\ & ((!\corr_long|Add20~1\) # (!\corr_long|Add16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add12~2_combout\,
	datab => \corr_long|Add16~2_combout\,
	datad => VCC,
	cin => \corr_long|Add20~1\,
	combout => \corr_long|Add20~2_combout\,
	cout => \corr_long|Add20~3\);

-- Location: LCCOMB_X8_Y11_N18
\corr_long|Add22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~4_combout\ = ((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Add21~4_combout\ $ (!\corr_long|Add22~3\)))) # (GND)
-- \corr_long|Add22~5\ = CARRY((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Add21~4_combout\) # (!\corr_long|Add22~3\))) # (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT2\ & (\corr_long|Add21~4_combout\ & !\corr_long|Add22~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult24|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Add21~4_combout\,
	datad => VCC,
	cin => \corr_long|Add22~3\,
	combout => \corr_long|Add22~4_combout\,
	cout => \corr_long|Add22~5\);

-- Location: LCCOMB_X13_Y13_N20
\corr_long|Add17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add17~4_combout\ = ((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult19|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add17~3\)))) # (GND)
-- \corr_long|Add17~5\ = CARRY((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add17~3\))) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult19|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add17~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult18|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult19|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add17~3\,
	combout => \corr_long|Add17~4_combout\,
	cout => \corr_long|Add17~5\);

-- Location: LCCOMB_X12_Y13_N18
\corr_long|Add18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~4_combout\ = ((\corr_long|Add17~4_combout\ $ (\corr_long|Add19~4_combout\ $ (!\corr_long|Add18~3\)))) # (GND)
-- \corr_long|Add18~5\ = CARRY((\corr_long|Add17~4_combout\ & ((\corr_long|Add19~4_combout\) # (!\corr_long|Add18~3\))) # (!\corr_long|Add17~4_combout\ & (\corr_long|Add19~4_combout\ & !\corr_long|Add18~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add17~4_combout\,
	datab => \corr_long|Add19~4_combout\,
	datad => VCC,
	cin => \corr_long|Add18~3\,
	combout => \corr_long|Add18~4_combout\,
	cout => \corr_long|Add18~5\);

-- Location: LCCOMB_X17_Y5_N20
\corr_long|Add15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add15~4_combout\ = ((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult16|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add15~3\)))) # (GND)
-- \corr_long|Add15~5\ = CARRY((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add15~3\))) # (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult16|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add15~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult17|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult16|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add15~3\,
	combout => \corr_long|Add15~4_combout\,
	cout => \corr_long|Add15~5\);

-- Location: LCCOMB_X12_Y9_N18
\corr_long|Add16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~4_combout\ = ((\corr_long|Add18~4_combout\ $ (\corr_long|Add14~4_combout\ $ (!\corr_long|Add16~3\)))) # (GND)
-- \corr_long|Add16~5\ = CARRY((\corr_long|Add18~4_combout\ & ((\corr_long|Add14~4_combout\) # (!\corr_long|Add16~3\))) # (!\corr_long|Add18~4_combout\ & (\corr_long|Add14~4_combout\ & !\corr_long|Add16~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add18~4_combout\,
	datab => \corr_long|Add14~4_combout\,
	datad => VCC,
	cin => \corr_long|Add16~3\,
	combout => \corr_long|Add16~4_combout\,
	cout => \corr_long|Add16~5\);

-- Location: LCCOMB_X17_Y11_N20
\corr_long|Add11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~4_combout\ = ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add11~3\)))) # (GND)
-- \corr_long|Add11~5\ = CARRY((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add11~3\))) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add11~3\,
	combout => \corr_long|Add11~4_combout\,
	cout => \corr_long|Add11~5\);

-- Location: LCCOMB_X13_Y9_N20
\corr_long|Add7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~4_combout\ = ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add7~3\)))) # (GND)
-- \corr_long|Add7~5\ = CARRY((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add7~3\))) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add7~3\,
	combout => \corr_long|Add7~4_combout\,
	cout => \corr_long|Add7~5\);

-- Location: LCCOMB_X14_Y9_N18
\corr_long|Add6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~4_combout\ = ((\corr_long|Add7~4_combout\ $ (\corr_long|Add5~4_combout\ $ (!\corr_long|Add6~3\)))) # (GND)
-- \corr_long|Add6~5\ = CARRY((\corr_long|Add7~4_combout\ & ((\corr_long|Add5~4_combout\) # (!\corr_long|Add6~3\))) # (!\corr_long|Add7~4_combout\ & (\corr_long|Add5~4_combout\ & !\corr_long|Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add7~4_combout\,
	datab => \corr_long|Add5~4_combout\,
	datad => VCC,
	cin => \corr_long|Add6~3\,
	combout => \corr_long|Add6~4_combout\,
	cout => \corr_long|Add6~5\);

-- Location: LCCOMB_X15_Y4_N20
\corr_long|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~4_combout\ = ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add0~3\)))) # (GND)
-- \corr_long|Add0~5\ = CARRY((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add0~3\))) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add0~3\,
	combout => \corr_long|Add0~4_combout\,
	cout => \corr_long|Add0~5\);

-- Location: LCCOMB_X14_Y3_N20
\corr_long|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~4_combout\ = ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add3~3\)))) # (GND)
-- \corr_long|Add3~5\ = CARRY((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add3~3\))) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add3~3\,
	combout => \corr_long|Add3~4_combout\,
	cout => \corr_long|Add3~5\);

-- Location: LCCOMB_X13_Y7_N18
\corr_long|Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~4_combout\ = ((\corr_long|Add3~4_combout\ $ (\corr_long|Add2~4_combout\ $ (!\corr_long|Add4~3\)))) # (GND)
-- \corr_long|Add4~5\ = CARRY((\corr_long|Add3~4_combout\ & ((\corr_long|Add2~4_combout\) # (!\corr_long|Add4~3\))) # (!\corr_long|Add3~4_combout\ & (\corr_long|Add2~4_combout\ & !\corr_long|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~4_combout\,
	datab => \corr_long|Add2~4_combout\,
	datad => VCC,
	cin => \corr_long|Add4~3\,
	combout => \corr_long|Add4~4_combout\,
	cout => \corr_long|Add4~5\);

-- Location: LCCOMB_X15_Y13_N22
\corr_long|Add19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add19~6_combout\ = (\corr_long|Mult21|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add19~5\ & VCC)) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add19~5\)))) # 
-- (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add19~5\)) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add19~5\) # (GND)))))
-- \corr_long|Add19~7\ = CARRY((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add19~5\)) # (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add19~5\) # 
-- (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult21|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult20|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add19~5\,
	combout => \corr_long|Add19~6_combout\,
	cout => \corr_long|Add19~7\);

-- Location: LCCOMB_X12_Y13_N20
\corr_long|Add18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~6_combout\ = (\corr_long|Add19~6_combout\ & ((\corr_long|Add17~6_combout\ & (\corr_long|Add18~5\ & VCC)) # (!\corr_long|Add17~6_combout\ & (!\corr_long|Add18~5\)))) # (!\corr_long|Add19~6_combout\ & ((\corr_long|Add17~6_combout\ & 
-- (!\corr_long|Add18~5\)) # (!\corr_long|Add17~6_combout\ & ((\corr_long|Add18~5\) # (GND)))))
-- \corr_long|Add18~7\ = CARRY((\corr_long|Add19~6_combout\ & (!\corr_long|Add17~6_combout\ & !\corr_long|Add18~5\)) # (!\corr_long|Add19~6_combout\ & ((!\corr_long|Add18~5\) # (!\corr_long|Add17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add19~6_combout\,
	datab => \corr_long|Add17~6_combout\,
	datad => VCC,
	cin => \corr_long|Add18~5\,
	combout => \corr_long|Add18~6_combout\,
	cout => \corr_long|Add18~7\);

-- Location: LCCOMB_X14_Y5_N22
\corr_long|Add13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add13~6_combout\ = (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add13~5\ & VCC)) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add13~5\)))) # 
-- (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add13~5\)) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add13~5\) # (GND)))))
-- \corr_long|Add13~7\ = CARRY((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add13~5\)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add13~5\) # 
-- (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult15|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add13~5\,
	combout => \corr_long|Add13~6_combout\,
	cout => \corr_long|Add13~7\);

-- Location: LCCOMB_X19_Y11_N22
\corr_long|Add9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~6_combout\ = (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add9~5\ & VCC)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add9~5\)))) # 
-- (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add9~5\)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add9~5\) # (GND)))))
-- \corr_long|Add9~7\ = CARRY((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add9~5\)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add9~5\) # 
-- (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add9~5\,
	combout => \corr_long|Add9~6_combout\,
	cout => \corr_long|Add9~7\);

-- Location: LCCOMB_X18_Y11_N20
\corr_long|Add10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~6_combout\ = (\corr_long|Add9~6_combout\ & ((\corr_long|Add11~6_combout\ & (\corr_long|Add10~5\ & VCC)) # (!\corr_long|Add11~6_combout\ & (!\corr_long|Add10~5\)))) # (!\corr_long|Add9~6_combout\ & ((\corr_long|Add11~6_combout\ & 
-- (!\corr_long|Add10~5\)) # (!\corr_long|Add11~6_combout\ & ((\corr_long|Add10~5\) # (GND)))))
-- \corr_long|Add10~7\ = CARRY((\corr_long|Add9~6_combout\ & (!\corr_long|Add11~6_combout\ & !\corr_long|Add10~5\)) # (!\corr_long|Add9~6_combout\ & ((!\corr_long|Add10~5\) # (!\corr_long|Add11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~6_combout\,
	datab => \corr_long|Add11~6_combout\,
	datad => VCC,
	cin => \corr_long|Add10~5\,
	combout => \corr_long|Add10~6_combout\,
	cout => \corr_long|Add10~7\);

-- Location: LCCOMB_X15_Y9_N22
\corr_long|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~6_combout\ = (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add5~5\ & VCC)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add5~5\)))) # 
-- (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add5~5\)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add5~5\) # (GND)))))
-- \corr_long|Add5~7\ = CARRY((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add5~5\)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add5~5\) # 
-- (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add5~5\,
	combout => \corr_long|Add5~6_combout\,
	cout => \corr_long|Add5~7\);

-- Location: LCCOMB_X15_Y11_N20
\corr_long|Add8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~6_combout\ = (\corr_long|Add10~6_combout\ & ((\corr_long|Add6~6_combout\ & (\corr_long|Add8~5\ & VCC)) # (!\corr_long|Add6~6_combout\ & (!\corr_long|Add8~5\)))) # (!\corr_long|Add10~6_combout\ & ((\corr_long|Add6~6_combout\ & 
-- (!\corr_long|Add8~5\)) # (!\corr_long|Add6~6_combout\ & ((\corr_long|Add8~5\) # (GND)))))
-- \corr_long|Add8~7\ = CARRY((\corr_long|Add10~6_combout\ & (!\corr_long|Add6~6_combout\ & !\corr_long|Add8~5\)) # (!\corr_long|Add10~6_combout\ & ((!\corr_long|Add8~5\) # (!\corr_long|Add6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~6_combout\,
	datab => \corr_long|Add6~6_combout\,
	datad => VCC,
	cin => \corr_long|Add8~5\,
	combout => \corr_long|Add8~6_combout\,
	cout => \corr_long|Add8~7\);

-- Location: LCCOMB_X15_Y7_N22
\corr_long|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~6_combout\ = (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add1~5\ & VCC)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add1~5\)))) # 
-- (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add1~5\)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add1~5\) # (GND)))))
-- \corr_long|Add1~7\ = CARRY((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add1~5\)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add1~5\) # 
-- (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add1~5\,
	combout => \corr_long|Add1~6_combout\,
	cout => \corr_long|Add1~7\);

-- Location: LCCOMB_X14_Y3_N22
\corr_long|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~6_combout\ = (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add3~5\ & VCC)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add3~5\)))) # 
-- (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add3~5\)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add3~5\) # (GND)))))
-- \corr_long|Add3~7\ = CARRY((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add3~5\)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add3~5\) # 
-- (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add3~5\,
	combout => \corr_long|Add3~6_combout\,
	cout => \corr_long|Add3~7\);

-- Location: LCCOMB_X14_Y11_N20
\corr_long|Add12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~6_combout\ = (\corr_long|Add8~6_combout\ & ((\corr_long|Add4~6_combout\ & (\corr_long|Add12~5\ & VCC)) # (!\corr_long|Add4~6_combout\ & (!\corr_long|Add12~5\)))) # (!\corr_long|Add8~6_combout\ & ((\corr_long|Add4~6_combout\ & 
-- (!\corr_long|Add12~5\)) # (!\corr_long|Add4~6_combout\ & ((\corr_long|Add12~5\) # (GND)))))
-- \corr_long|Add12~7\ = CARRY((\corr_long|Add8~6_combout\ & (!\corr_long|Add4~6_combout\ & !\corr_long|Add12~5\)) # (!\corr_long|Add8~6_combout\ & ((!\corr_long|Add12~5\) # (!\corr_long|Add4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add8~6_combout\,
	datab => \corr_long|Add4~6_combout\,
	datad => VCC,
	cin => \corr_long|Add12~5\,
	combout => \corr_long|Add12~6_combout\,
	cout => \corr_long|Add12~7\);

-- Location: LCCOMB_X13_Y11_N20
\corr_long|Add20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~6_combout\ = (\corr_long|Add12~6_combout\ & ((\corr_long|Add16~6_combout\ & (\corr_long|Add20~5\ & VCC)) # (!\corr_long|Add16~6_combout\ & (!\corr_long|Add20~5\)))) # (!\corr_long|Add12~6_combout\ & ((\corr_long|Add16~6_combout\ & 
-- (!\corr_long|Add20~5\)) # (!\corr_long|Add16~6_combout\ & ((\corr_long|Add20~5\) # (GND)))))
-- \corr_long|Add20~7\ = CARRY((\corr_long|Add12~6_combout\ & (!\corr_long|Add16~6_combout\ & !\corr_long|Add20~5\)) # (!\corr_long|Add12~6_combout\ & ((!\corr_long|Add20~5\) # (!\corr_long|Add16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add12~6_combout\,
	datab => \corr_long|Add16~6_combout\,
	datad => VCC,
	cin => \corr_long|Add20~5\,
	combout => \corr_long|Add20~6_combout\,
	cout => \corr_long|Add20~7\);

-- Location: LCCOMB_X8_Y11_N22
\corr_long|Add22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~8_combout\ = ((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Add21~8_combout\ $ (!\corr_long|Add22~7\)))) # (GND)
-- \corr_long|Add22~9\ = CARRY((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Add21~8_combout\) # (!\corr_long|Add22~7\))) # (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT4\ & (\corr_long|Add21~8_combout\ & !\corr_long|Add22~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult24|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Add21~8_combout\,
	datad => VCC,
	cin => \corr_long|Add22~7\,
	combout => \corr_long|Add22~8_combout\,
	cout => \corr_long|Add22~9\);

-- Location: LCCOMB_X15_Y13_N24
\corr_long|Add19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add19~8_combout\ = ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult21|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add19~7\)))) # (GND)
-- \corr_long|Add19~9\ = CARRY((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add19~7\))) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult21|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add19~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult20|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult21|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add19~7\,
	combout => \corr_long|Add19~8_combout\,
	cout => \corr_long|Add19~9\);

-- Location: LCCOMB_X12_Y13_N22
\corr_long|Add18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~8_combout\ = ((\corr_long|Add19~8_combout\ $ (\corr_long|Add17~8_combout\ $ (!\corr_long|Add18~7\)))) # (GND)
-- \corr_long|Add18~9\ = CARRY((\corr_long|Add19~8_combout\ & ((\corr_long|Add17~8_combout\) # (!\corr_long|Add18~7\))) # (!\corr_long|Add19~8_combout\ & (\corr_long|Add17~8_combout\ & !\corr_long|Add18~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add19~8_combout\,
	datab => \corr_long|Add17~8_combout\,
	datad => VCC,
	cin => \corr_long|Add18~7\,
	combout => \corr_long|Add18~8_combout\,
	cout => \corr_long|Add18~9\);

-- Location: LCCOMB_X17_Y5_N24
\corr_long|Add15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add15~8_combout\ = ((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult17|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add15~7\)))) # (GND)
-- \corr_long|Add15~9\ = CARRY((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add15~7\))) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult17|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add15~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult16|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult17|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add15~7\,
	combout => \corr_long|Add15~8_combout\,
	cout => \corr_long|Add15~9\);

-- Location: LCCOMB_X12_Y9_N22
\corr_long|Add16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~8_combout\ = ((\corr_long|Add18~8_combout\ $ (\corr_long|Add14~8_combout\ $ (!\corr_long|Add16~7\)))) # (GND)
-- \corr_long|Add16~9\ = CARRY((\corr_long|Add18~8_combout\ & ((\corr_long|Add14~8_combout\) # (!\corr_long|Add16~7\))) # (!\corr_long|Add18~8_combout\ & (\corr_long|Add14~8_combout\ & !\corr_long|Add16~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add18~8_combout\,
	datab => \corr_long|Add14~8_combout\,
	datad => VCC,
	cin => \corr_long|Add16~7\,
	combout => \corr_long|Add16~8_combout\,
	cout => \corr_long|Add16~9\);

-- Location: LCCOMB_X19_Y11_N24
\corr_long|Add9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~8_combout\ = ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add9~7\)))) # (GND)
-- \corr_long|Add9~9\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add9~7\))) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add9~7\,
	combout => \corr_long|Add9~8_combout\,
	cout => \corr_long|Add9~9\);

-- Location: LCCOMB_X18_Y11_N22
\corr_long|Add10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~8_combout\ = ((\corr_long|Add9~8_combout\ $ (\corr_long|Add11~8_combout\ $ (!\corr_long|Add10~7\)))) # (GND)
-- \corr_long|Add10~9\ = CARRY((\corr_long|Add9~8_combout\ & ((\corr_long|Add11~8_combout\) # (!\corr_long|Add10~7\))) # (!\corr_long|Add9~8_combout\ & (\corr_long|Add11~8_combout\ & !\corr_long|Add10~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~8_combout\,
	datab => \corr_long|Add11~8_combout\,
	datad => VCC,
	cin => \corr_long|Add10~7\,
	combout => \corr_long|Add10~8_combout\,
	cout => \corr_long|Add10~9\);

-- Location: LCCOMB_X15_Y9_N24
\corr_long|Add5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~8_combout\ = ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add5~7\)))) # (GND)
-- \corr_long|Add5~9\ = CARRY((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add5~7\))) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add5~7\,
	combout => \corr_long|Add5~8_combout\,
	cout => \corr_long|Add5~9\);

-- Location: LCCOMB_X15_Y7_N24
\corr_long|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~8_combout\ = ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add1~7\)))) # (GND)
-- \corr_long|Add1~9\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add1~7\))) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add1~7\,
	combout => \corr_long|Add1~8_combout\,
	cout => \corr_long|Add1~9\);

-- Location: LCCOMB_X14_Y3_N24
\corr_long|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~8_combout\ = ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add3~7\)))) # (GND)
-- \corr_long|Add3~9\ = CARRY((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add3~7\))) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add3~7\,
	combout => \corr_long|Add3~8_combout\,
	cout => \corr_long|Add3~9\);

-- Location: LCCOMB_X13_Y7_N22
\corr_long|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~8_combout\ = ((\corr_long|Add3~8_combout\ $ (\corr_long|Add2~8_combout\ $ (!\corr_long|Add4~7\)))) # (GND)
-- \corr_long|Add4~9\ = CARRY((\corr_long|Add3~8_combout\ & ((\corr_long|Add2~8_combout\) # (!\corr_long|Add4~7\))) # (!\corr_long|Add3~8_combout\ & (\corr_long|Add2~8_combout\ & !\corr_long|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~8_combout\,
	datab => \corr_long|Add2~8_combout\,
	datad => VCC,
	cin => \corr_long|Add4~7\,
	combout => \corr_long|Add4~8_combout\,
	cout => \corr_long|Add4~9\);

-- Location: LCCOMB_X8_Y11_N24
\corr_long|Add22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~10_combout\ = (\corr_long|Mult24|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add21~10_combout\ & (\corr_long|Add22~9\ & VCC)) # (!\corr_long|Add21~10_combout\ & (!\corr_long|Add22~9\)))) # 
-- (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add21~10_combout\ & (!\corr_long|Add22~9\)) # (!\corr_long|Add21~10_combout\ & ((\corr_long|Add22~9\) # (GND)))))
-- \corr_long|Add22~11\ = CARRY((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add21~10_combout\ & !\corr_long|Add22~9\)) # (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add22~9\) # 
-- (!\corr_long|Add21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult24|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Add21~10_combout\,
	datad => VCC,
	cin => \corr_long|Add22~9\,
	combout => \corr_long|Add22~10_combout\,
	cout => \corr_long|Add22~11\);

-- Location: LCCOMB_X13_Y13_N26
\corr_long|Add17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add17~10_combout\ = (\corr_long|Mult19|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add17~9\ & VCC)) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add17~9\)))) 
-- # (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add17~9\)) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add17~9\) # (GND)))))
-- \corr_long|Add17~11\ = CARRY((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add17~9\)) # (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add17~9\) # 
-- (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult19|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult18|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add17~9\,
	combout => \corr_long|Add17~10_combout\,
	cout => \corr_long|Add17~11\);

-- Location: LCCOMB_X12_Y13_N24
\corr_long|Add18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~10_combout\ = (\corr_long|Add17~10_combout\ & ((\corr_long|Add19~10_combout\ & (\corr_long|Add18~9\ & VCC)) # (!\corr_long|Add19~10_combout\ & (!\corr_long|Add18~9\)))) # (!\corr_long|Add17~10_combout\ & ((\corr_long|Add19~10_combout\ & 
-- (!\corr_long|Add18~9\)) # (!\corr_long|Add19~10_combout\ & ((\corr_long|Add18~9\) # (GND)))))
-- \corr_long|Add18~11\ = CARRY((\corr_long|Add17~10_combout\ & (!\corr_long|Add19~10_combout\ & !\corr_long|Add18~9\)) # (!\corr_long|Add17~10_combout\ & ((!\corr_long|Add18~9\) # (!\corr_long|Add19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add17~10_combout\,
	datab => \corr_long|Add19~10_combout\,
	datad => VCC,
	cin => \corr_long|Add18~9\,
	combout => \corr_long|Add18~10_combout\,
	cout => \corr_long|Add18~11\);

-- Location: LCCOMB_X14_Y5_N26
\corr_long|Add13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add13~10_combout\ = (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add13~9\ & VCC)) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add13~9\)))) 
-- # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add13~9\)) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add13~9\) # (GND)))))
-- \corr_long|Add13~11\ = CARRY((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add13~9\)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add13~9\) # 
-- (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult15|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add13~9\,
	combout => \corr_long|Add13~10_combout\,
	cout => \corr_long|Add13~11\);

-- Location: LCCOMB_X12_Y9_N24
\corr_long|Add16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~10_combout\ = (\corr_long|Add18~10_combout\ & ((\corr_long|Add14~10_combout\ & (\corr_long|Add16~9\ & VCC)) # (!\corr_long|Add14~10_combout\ & (!\corr_long|Add16~9\)))) # (!\corr_long|Add18~10_combout\ & ((\corr_long|Add14~10_combout\ & 
-- (!\corr_long|Add16~9\)) # (!\corr_long|Add14~10_combout\ & ((\corr_long|Add16~9\) # (GND)))))
-- \corr_long|Add16~11\ = CARRY((\corr_long|Add18~10_combout\ & (!\corr_long|Add14~10_combout\ & !\corr_long|Add16~9\)) # (!\corr_long|Add18~10_combout\ & ((!\corr_long|Add16~9\) # (!\corr_long|Add14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add18~10_combout\,
	datab => \corr_long|Add14~10_combout\,
	datad => VCC,
	cin => \corr_long|Add16~9\,
	combout => \corr_long|Add16~10_combout\,
	cout => \corr_long|Add16~11\);

-- Location: LCCOMB_X19_Y11_N26
\corr_long|Add9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~10_combout\ = (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add9~9\ & VCC)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add9~9\)))) # 
-- (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add9~9\)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add9~9\) # (GND)))))
-- \corr_long|Add9~11\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add9~9\)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add9~9\) # 
-- (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add9~9\,
	combout => \corr_long|Add9~10_combout\,
	cout => \corr_long|Add9~11\);

-- Location: LCCOMB_X18_Y11_N24
\corr_long|Add10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~10_combout\ = (\corr_long|Add9~10_combout\ & ((\corr_long|Add11~10_combout\ & (\corr_long|Add10~9\ & VCC)) # (!\corr_long|Add11~10_combout\ & (!\corr_long|Add10~9\)))) # (!\corr_long|Add9~10_combout\ & ((\corr_long|Add11~10_combout\ & 
-- (!\corr_long|Add10~9\)) # (!\corr_long|Add11~10_combout\ & ((\corr_long|Add10~9\) # (GND)))))
-- \corr_long|Add10~11\ = CARRY((\corr_long|Add9~10_combout\ & (!\corr_long|Add11~10_combout\ & !\corr_long|Add10~9\)) # (!\corr_long|Add9~10_combout\ & ((!\corr_long|Add10~9\) # (!\corr_long|Add11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~10_combout\,
	datab => \corr_long|Add11~10_combout\,
	datad => VCC,
	cin => \corr_long|Add10~9\,
	combout => \corr_long|Add10~10_combout\,
	cout => \corr_long|Add10~11\);

-- Location: LCCOMB_X15_Y9_N26
\corr_long|Add5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~10_combout\ = (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add5~9\ & VCC)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add5~9\)))) # 
-- (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add5~9\)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add5~9\) # (GND)))))
-- \corr_long|Add5~11\ = CARRY((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add5~9\)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add5~9\) # 
-- (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add5~9\,
	combout => \corr_long|Add5~10_combout\,
	cout => \corr_long|Add5~11\);

-- Location: LCCOMB_X15_Y7_N26
\corr_long|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~10_combout\ = (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add1~9\ & VCC)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add1~9\)))) # 
-- (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add1~9\)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add1~9\) # (GND)))))
-- \corr_long|Add1~11\ = CARRY((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add1~9\)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add1~9\) # 
-- (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add1~9\,
	combout => \corr_long|Add1~10_combout\,
	cout => \corr_long|Add1~11\);

-- Location: LCCOMB_X14_Y3_N26
\corr_long|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~10_combout\ = (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add3~9\ & VCC)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add3~9\)))) # 
-- (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add3~9\)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add3~9\) # (GND)))))
-- \corr_long|Add3~11\ = CARRY((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add3~9\)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add3~9\) # 
-- (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add3~9\,
	combout => \corr_long|Add3~10_combout\,
	cout => \corr_long|Add3~11\);

-- Location: LCCOMB_X13_Y7_N24
\corr_long|Add4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~10_combout\ = (\corr_long|Add3~10_combout\ & ((\corr_long|Add2~10_combout\ & (\corr_long|Add4~9\ & VCC)) # (!\corr_long|Add2~10_combout\ & (!\corr_long|Add4~9\)))) # (!\corr_long|Add3~10_combout\ & ((\corr_long|Add2~10_combout\ & 
-- (!\corr_long|Add4~9\)) # (!\corr_long|Add2~10_combout\ & ((\corr_long|Add4~9\) # (GND)))))
-- \corr_long|Add4~11\ = CARRY((\corr_long|Add3~10_combout\ & (!\corr_long|Add2~10_combout\ & !\corr_long|Add4~9\)) # (!\corr_long|Add3~10_combout\ & ((!\corr_long|Add4~9\) # (!\corr_long|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~10_combout\,
	datab => \corr_long|Add2~10_combout\,
	datad => VCC,
	cin => \corr_long|Add4~9\,
	combout => \corr_long|Add4~10_combout\,
	cout => \corr_long|Add4~11\);

-- Location: LCCOMB_X9_Y7_N28
\corr_long|Add21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add21~12_combout\ = ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult22|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add21~11\)))) # (GND)
-- \corr_long|Add21~13\ = CARRY((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add21~11\))) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult22|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add21~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult23|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult22|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add21~11\,
	combout => \corr_long|Add21~12_combout\,
	cout => \corr_long|Add21~13\);

-- Location: LCCOMB_X15_Y13_N28
\corr_long|Add19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add19~12_combout\ = ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult21|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add19~11\)))) # (GND)
-- \corr_long|Add19~13\ = CARRY((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add19~11\))) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult21|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add19~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult20|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult21|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add19~11\,
	combout => \corr_long|Add19~12_combout\,
	cout => \corr_long|Add19~13\);

-- Location: LCCOMB_X12_Y13_N26
\corr_long|Add18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~12_combout\ = ((\corr_long|Add19~12_combout\ $ (\corr_long|Add17~12_combout\ $ (!\corr_long|Add18~11\)))) # (GND)
-- \corr_long|Add18~13\ = CARRY((\corr_long|Add19~12_combout\ & ((\corr_long|Add17~12_combout\) # (!\corr_long|Add18~11\))) # (!\corr_long|Add19~12_combout\ & (\corr_long|Add17~12_combout\ & !\corr_long|Add18~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add19~12_combout\,
	datab => \corr_long|Add17~12_combout\,
	datad => VCC,
	cin => \corr_long|Add18~11\,
	combout => \corr_long|Add18~12_combout\,
	cout => \corr_long|Add18~13\);

-- Location: LCCOMB_X17_Y5_N28
\corr_long|Add15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add15~12_combout\ = ((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult17|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add15~11\)))) # (GND)
-- \corr_long|Add15~13\ = CARRY((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add15~11\))) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult17|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add15~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult16|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult17|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add15~11\,
	combout => \corr_long|Add15~12_combout\,
	cout => \corr_long|Add15~13\);

-- Location: LCCOMB_X19_Y11_N28
\corr_long|Add9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~12_combout\ = ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add9~11\)))) # (GND)
-- \corr_long|Add9~13\ = CARRY((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add9~11\))) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add9~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add9~11\,
	combout => \corr_long|Add9~12_combout\,
	cout => \corr_long|Add9~13\);

-- Location: LCCOMB_X18_Y11_N26
\corr_long|Add10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~12_combout\ = ((\corr_long|Add9~12_combout\ $ (\corr_long|Add11~12_combout\ $ (!\corr_long|Add10~11\)))) # (GND)
-- \corr_long|Add10~13\ = CARRY((\corr_long|Add9~12_combout\ & ((\corr_long|Add11~12_combout\) # (!\corr_long|Add10~11\))) # (!\corr_long|Add9~12_combout\ & (\corr_long|Add11~12_combout\ & !\corr_long|Add10~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~12_combout\,
	datab => \corr_long|Add11~12_combout\,
	datad => VCC,
	cin => \corr_long|Add10~11\,
	combout => \corr_long|Add10~12_combout\,
	cout => \corr_long|Add10~13\);

-- Location: LCCOMB_X15_Y9_N28
\corr_long|Add5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~12_combout\ = ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add5~11\)))) # (GND)
-- \corr_long|Add5~13\ = CARRY((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add5~11\))) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add5~11\,
	combout => \corr_long|Add5~12_combout\,
	cout => \corr_long|Add5~13\);

-- Location: LCCOMB_X15_Y11_N26
\corr_long|Add8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~12_combout\ = ((\corr_long|Add10~12_combout\ $ (\corr_long|Add6~12_combout\ $ (!\corr_long|Add8~11\)))) # (GND)
-- \corr_long|Add8~13\ = CARRY((\corr_long|Add10~12_combout\ & ((\corr_long|Add6~12_combout\) # (!\corr_long|Add8~11\))) # (!\corr_long|Add10~12_combout\ & (\corr_long|Add6~12_combout\ & !\corr_long|Add8~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~12_combout\,
	datab => \corr_long|Add6~12_combout\,
	datad => VCC,
	cin => \corr_long|Add8~11\,
	combout => \corr_long|Add8~12_combout\,
	cout => \corr_long|Add8~13\);

-- Location: LCCOMB_X15_Y7_N28
\corr_long|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~12_combout\ = ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add1~11\)))) # (GND)
-- \corr_long|Add1~13\ = CARRY((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add1~11\))) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add1~11\,
	combout => \corr_long|Add1~12_combout\,
	cout => \corr_long|Add1~13\);

-- Location: LCCOMB_X14_Y7_N26
\corr_long|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~12_combout\ = ((\corr_long|Add1~12_combout\ $ (\corr_long|Add0~12_combout\ $ (!\corr_long|Add2~11\)))) # (GND)
-- \corr_long|Add2~13\ = CARRY((\corr_long|Add1~12_combout\ & ((\corr_long|Add0~12_combout\) # (!\corr_long|Add2~11\))) # (!\corr_long|Add1~12_combout\ & (\corr_long|Add0~12_combout\ & !\corr_long|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add1~12_combout\,
	datab => \corr_long|Add0~12_combout\,
	datad => VCC,
	cin => \corr_long|Add2~11\,
	combout => \corr_long|Add2~12_combout\,
	cout => \corr_long|Add2~13\);

-- Location: LCCOMB_X14_Y11_N26
\corr_long|Add12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~12_combout\ = ((\corr_long|Add8~12_combout\ $ (\corr_long|Add4~12_combout\ $ (!\corr_long|Add12~11\)))) # (GND)
-- \corr_long|Add12~13\ = CARRY((\corr_long|Add8~12_combout\ & ((\corr_long|Add4~12_combout\) # (!\corr_long|Add12~11\))) # (!\corr_long|Add8~12_combout\ & (\corr_long|Add4~12_combout\ & !\corr_long|Add12~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add8~12_combout\,
	datab => \corr_long|Add4~12_combout\,
	datad => VCC,
	cin => \corr_long|Add12~11\,
	combout => \corr_long|Add12~12_combout\,
	cout => \corr_long|Add12~13\);

-- Location: LCCOMB_X13_Y11_N26
\corr_long|Add20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~12_combout\ = ((\corr_long|Add12~12_combout\ $ (\corr_long|Add16~12_combout\ $ (!\corr_long|Add20~11\)))) # (GND)
-- \corr_long|Add20~13\ = CARRY((\corr_long|Add12~12_combout\ & ((\corr_long|Add16~12_combout\) # (!\corr_long|Add20~11\))) # (!\corr_long|Add12~12_combout\ & (\corr_long|Add16~12_combout\ & !\corr_long|Add20~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add12~12_combout\,
	datab => \corr_long|Add16~12_combout\,
	datad => VCC,
	cin => \corr_long|Add20~11\,
	combout => \corr_long|Add20~12_combout\,
	cout => \corr_long|Add20~13\);

-- Location: LCCOMB_X8_Y11_N28
\corr_long|Add22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~14_combout\ = (\corr_long|Mult24|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add21~14_combout\ & (\corr_long|Add22~13\ & VCC)) # (!\corr_long|Add21~14_combout\ & (!\corr_long|Add22~13\)))) # 
-- (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add21~14_combout\ & (!\corr_long|Add22~13\)) # (!\corr_long|Add21~14_combout\ & ((\corr_long|Add22~13\) # (GND)))))
-- \corr_long|Add22~15\ = CARRY((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add21~14_combout\ & !\corr_long|Add22~13\)) # (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add22~13\) # 
-- (!\corr_long|Add21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult24|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Add21~14_combout\,
	datad => VCC,
	cin => \corr_long|Add22~13\,
	combout => \corr_long|Add22~14_combout\,
	cout => \corr_long|Add22~15\);

-- Location: LCCOMB_X15_Y13_N30
\corr_long|Add19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add19~14_combout\ = (\corr_long|Mult20|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add19~13\ & VCC)) # (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\corr_long|Add19~13\)))) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add19~13\)) # (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add19~13\) # 
-- (GND)))))
-- \corr_long|Add19~15\ = CARRY((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add19~13\)) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add19~13\) # 
-- (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult20|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult21|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add19~13\,
	combout => \corr_long|Add19~14_combout\,
	cout => \corr_long|Add19~15\);

-- Location: LCCOMB_X14_Y5_N30
\corr_long|Add13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add13~14_combout\ = (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add13~13\ & VCC)) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\corr_long|Add13~13\)))) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add13~13\)) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add13~13\) # 
-- (GND)))))
-- \corr_long|Add13~15\ = CARRY((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add13~13\)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add13~13\) # 
-- (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult15|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add13~13\,
	combout => \corr_long|Add13~14_combout\,
	cout => \corr_long|Add13~15\);

-- Location: LCCOMB_X13_Y5_N28
\corr_long|Add14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~14_combout\ = (\corr_long|Add13~14_combout\ & ((\corr_long|Add15~14_combout\ & (\corr_long|Add14~13\ & VCC)) # (!\corr_long|Add15~14_combout\ & (!\corr_long|Add14~13\)))) # (!\corr_long|Add13~14_combout\ & ((\corr_long|Add15~14_combout\ & 
-- (!\corr_long|Add14~13\)) # (!\corr_long|Add15~14_combout\ & ((\corr_long|Add14~13\) # (GND)))))
-- \corr_long|Add14~15\ = CARRY((\corr_long|Add13~14_combout\ & (!\corr_long|Add15~14_combout\ & !\corr_long|Add14~13\)) # (!\corr_long|Add13~14_combout\ & ((!\corr_long|Add14~13\) # (!\corr_long|Add15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add13~14_combout\,
	datab => \corr_long|Add15~14_combout\,
	datad => VCC,
	cin => \corr_long|Add14~13\,
	combout => \corr_long|Add14~14_combout\,
	cout => \corr_long|Add14~15\);

-- Location: LCCOMB_X12_Y9_N28
\corr_long|Add16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~14_combout\ = (\corr_long|Add14~14_combout\ & ((\corr_long|Add18~14_combout\ & (\corr_long|Add16~13\ & VCC)) # (!\corr_long|Add18~14_combout\ & (!\corr_long|Add16~13\)))) # (!\corr_long|Add14~14_combout\ & ((\corr_long|Add18~14_combout\ & 
-- (!\corr_long|Add16~13\)) # (!\corr_long|Add18~14_combout\ & ((\corr_long|Add16~13\) # (GND)))))
-- \corr_long|Add16~15\ = CARRY((\corr_long|Add14~14_combout\ & (!\corr_long|Add18~14_combout\ & !\corr_long|Add16~13\)) # (!\corr_long|Add14~14_combout\ & ((!\corr_long|Add16~13\) # (!\corr_long|Add18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add14~14_combout\,
	datab => \corr_long|Add18~14_combout\,
	datad => VCC,
	cin => \corr_long|Add16~13\,
	combout => \corr_long|Add16~14_combout\,
	cout => \corr_long|Add16~15\);

-- Location: LCCOMB_X17_Y11_N30
\corr_long|Add11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~14_combout\ = (\corr_long|Mult13|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add11~13\ & VCC)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\corr_long|Add11~13\)))) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add11~13\)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add11~13\) # 
-- (GND)))))
-- \corr_long|Add11~15\ = CARRY((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add11~13\)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add11~13\) # 
-- (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add11~13\,
	combout => \corr_long|Add11~14_combout\,
	cout => \corr_long|Add11~15\);

-- Location: LCCOMB_X18_Y11_N28
\corr_long|Add10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~14_combout\ = (\corr_long|Add11~14_combout\ & ((\corr_long|Add9~14_combout\ & (\corr_long|Add10~13\ & VCC)) # (!\corr_long|Add9~14_combout\ & (!\corr_long|Add10~13\)))) # (!\corr_long|Add11~14_combout\ & ((\corr_long|Add9~14_combout\ & 
-- (!\corr_long|Add10~13\)) # (!\corr_long|Add9~14_combout\ & ((\corr_long|Add10~13\) # (GND)))))
-- \corr_long|Add10~15\ = CARRY((\corr_long|Add11~14_combout\ & (!\corr_long|Add9~14_combout\ & !\corr_long|Add10~13\)) # (!\corr_long|Add11~14_combout\ & ((!\corr_long|Add10~13\) # (!\corr_long|Add9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add11~14_combout\,
	datab => \corr_long|Add9~14_combout\,
	datad => VCC,
	cin => \corr_long|Add10~13\,
	combout => \corr_long|Add10~14_combout\,
	cout => \corr_long|Add10~15\);

-- Location: LCCOMB_X13_Y9_N30
\corr_long|Add7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~14_combout\ = (\corr_long|Mult8|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add7~13\ & VCC)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add7~13\)))) # 
-- (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add7~13\)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add7~13\) # (GND)))))
-- \corr_long|Add7~15\ = CARRY((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add7~13\)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add7~13\) # 
-- (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add7~13\,
	combout => \corr_long|Add7~14_combout\,
	cout => \corr_long|Add7~15\);

-- Location: LCCOMB_X15_Y4_N30
\corr_long|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~14_combout\ = (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add0~13\ & VCC)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add0~13\)))) # 
-- (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add0~13\)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add0~13\) # (GND)))))
-- \corr_long|Add0~15\ = CARRY((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add0~13\)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add0~13\) # 
-- (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add0~13\,
	combout => \corr_long|Add0~14_combout\,
	cout => \corr_long|Add0~15\);

-- Location: LCCOMB_X14_Y3_N30
\corr_long|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~14_combout\ = (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add3~13\ & VCC)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add3~13\)))) # 
-- (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add3~13\)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add3~13\) # (GND)))))
-- \corr_long|Add3~15\ = CARRY((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add3~13\)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add3~13\) # 
-- (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add3~13\,
	combout => \corr_long|Add3~14_combout\,
	cout => \corr_long|Add3~15\);

-- Location: LCCOMB_X13_Y7_N28
\corr_long|Add4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~14_combout\ = (\corr_long|Add3~14_combout\ & ((\corr_long|Add2~14_combout\ & (\corr_long|Add4~13\ & VCC)) # (!\corr_long|Add2~14_combout\ & (!\corr_long|Add4~13\)))) # (!\corr_long|Add3~14_combout\ & ((\corr_long|Add2~14_combout\ & 
-- (!\corr_long|Add4~13\)) # (!\corr_long|Add2~14_combout\ & ((\corr_long|Add4~13\) # (GND)))))
-- \corr_long|Add4~15\ = CARRY((\corr_long|Add3~14_combout\ & (!\corr_long|Add2~14_combout\ & !\corr_long|Add4~13\)) # (!\corr_long|Add3~14_combout\ & ((!\corr_long|Add4~13\) # (!\corr_long|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~14_combout\,
	datab => \corr_long|Add2~14_combout\,
	datad => VCC,
	cin => \corr_long|Add4~13\,
	combout => \corr_long|Add4~14_combout\,
	cout => \corr_long|Add4~15\);

-- Location: LCCOMB_X8_Y11_N30
\corr_long|Add22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~16_combout\ = ((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Add21~16_combout\ $ (!\corr_long|Add22~15\)))) # (GND)
-- \corr_long|Add22~17\ = CARRY((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Add21~16_combout\) # (!\corr_long|Add22~15\))) # (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT8\ & (\corr_long|Add21~16_combout\ & 
-- !\corr_long|Add22~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult24|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Add21~16_combout\,
	datad => VCC,
	cin => \corr_long|Add22~15\,
	combout => \corr_long|Add22~16_combout\,
	cout => \corr_long|Add22~17\);

-- Location: LCCOMB_X13_Y12_N0
\corr_long|Add17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add17~16_combout\ = ((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult18|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add17~15\)))) # (GND)
-- \corr_long|Add17~17\ = CARRY((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add17~15\))) # (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult18|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add17~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult19|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult18|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add17~15\,
	combout => \corr_long|Add17~16_combout\,
	cout => \corr_long|Add17~17\);

-- Location: LCCOMB_X14_Y4_N0
\corr_long|Add13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add13~16_combout\ = ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult15|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add13~15\)))) # (GND)
-- \corr_long|Add13~17\ = CARRY((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add13~15\))) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult15|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add13~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult15|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add13~15\,
	combout => \corr_long|Add13~16_combout\,
	cout => \corr_long|Add13~17\);

-- Location: LCCOMB_X13_Y5_N30
\corr_long|Add14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~16_combout\ = ((\corr_long|Add13~16_combout\ $ (\corr_long|Add15~16_combout\ $ (!\corr_long|Add14~15\)))) # (GND)
-- \corr_long|Add14~17\ = CARRY((\corr_long|Add13~16_combout\ & ((\corr_long|Add15~16_combout\) # (!\corr_long|Add14~15\))) # (!\corr_long|Add13~16_combout\ & (\corr_long|Add15~16_combout\ & !\corr_long|Add14~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add13~16_combout\,
	datab => \corr_long|Add15~16_combout\,
	datad => VCC,
	cin => \corr_long|Add14~15\,
	combout => \corr_long|Add14~16_combout\,
	cout => \corr_long|Add14~17\);

-- Location: LCCOMB_X12_Y9_N30
\corr_long|Add16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~16_combout\ = ((\corr_long|Add14~16_combout\ $ (\corr_long|Add18~16_combout\ $ (!\corr_long|Add16~15\)))) # (GND)
-- \corr_long|Add16~17\ = CARRY((\corr_long|Add14~16_combout\ & ((\corr_long|Add18~16_combout\) # (!\corr_long|Add16~15\))) # (!\corr_long|Add14~16_combout\ & (\corr_long|Add18~16_combout\ & !\corr_long|Add16~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add14~16_combout\,
	datab => \corr_long|Add18~16_combout\,
	datad => VCC,
	cin => \corr_long|Add16~15\,
	combout => \corr_long|Add16~16_combout\,
	cout => \corr_long|Add16~17\);

-- Location: LCCOMB_X17_Y10_N0
\corr_long|Add11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~16_combout\ = ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add11~15\)))) # (GND)
-- \corr_long|Add11~17\ = CARRY((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add11~15\))) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add11~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add11~15\,
	combout => \corr_long|Add11~16_combout\,
	cout => \corr_long|Add11~17\);

-- Location: LCCOMB_X13_Y8_N0
\corr_long|Add7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~16_combout\ = ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add7~15\)))) # (GND)
-- \corr_long|Add7~17\ = CARRY((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add7~15\))) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add7~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add7~15\,
	combout => \corr_long|Add7~16_combout\,
	cout => \corr_long|Add7~17\);

-- Location: LCCOMB_X14_Y9_N30
\corr_long|Add6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~16_combout\ = ((\corr_long|Add7~16_combout\ $ (\corr_long|Add5~16_combout\ $ (!\corr_long|Add6~15\)))) # (GND)
-- \corr_long|Add6~17\ = CARRY((\corr_long|Add7~16_combout\ & ((\corr_long|Add5~16_combout\) # (!\corr_long|Add6~15\))) # (!\corr_long|Add7~16_combout\ & (\corr_long|Add5~16_combout\ & !\corr_long|Add6~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add7~16_combout\,
	datab => \corr_long|Add5~16_combout\,
	datad => VCC,
	cin => \corr_long|Add6~15\,
	combout => \corr_long|Add6~16_combout\,
	cout => \corr_long|Add6~17\);

-- Location: LCCOMB_X15_Y3_N0
\corr_long|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~16_combout\ = ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add0~15\)))) # (GND)
-- \corr_long|Add0~17\ = CARRY((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add0~15\))) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add0~15\,
	combout => \corr_long|Add0~16_combout\,
	cout => \corr_long|Add0~17\);

-- Location: LCCOMB_X14_Y2_N0
\corr_long|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~16_combout\ = ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add3~15\)))) # (GND)
-- \corr_long|Add3~17\ = CARRY((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add3~15\))) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add3~15\,
	combout => \corr_long|Add3~16_combout\,
	cout => \corr_long|Add3~17\);

-- Location: LCCOMB_X13_Y7_N30
\corr_long|Add4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~16_combout\ = ((\corr_long|Add3~16_combout\ $ (\corr_long|Add2~16_combout\ $ (!\corr_long|Add4~15\)))) # (GND)
-- \corr_long|Add4~17\ = CARRY((\corr_long|Add3~16_combout\ & ((\corr_long|Add2~16_combout\) # (!\corr_long|Add4~15\))) # (!\corr_long|Add3~16_combout\ & (\corr_long|Add2~16_combout\ & !\corr_long|Add4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~16_combout\,
	datab => \corr_long|Add2~16_combout\,
	datad => VCC,
	cin => \corr_long|Add4~15\,
	combout => \corr_long|Add4~16_combout\,
	cout => \corr_long|Add4~17\);

-- Location: LCCOMB_X9_Y6_N2
\corr_long|Add21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add21~18_combout\ = (\corr_long|Mult22|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add21~17\ & VCC)) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|Add21~17\)))) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add21~17\)) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add21~17\) # 
-- (GND)))))
-- \corr_long|Add21~19\ = CARRY((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add21~17\)) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add21~17\) # 
-- (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult22|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult23|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add21~17\,
	combout => \corr_long|Add21~18_combout\,
	cout => \corr_long|Add21~19\);

-- Location: LCCOMB_X8_Y10_N0
\corr_long|Add22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~18_combout\ = (\corr_long|Add21~18_combout\ & ((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add22~17\ & VCC)) # (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add22~17\)))) # 
-- (!\corr_long|Add21~18_combout\ & ((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add22~17\)) # (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add22~17\) # (GND)))))
-- \corr_long|Add22~19\ = CARRY((\corr_long|Add21~18_combout\ & (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add22~17\)) # (!\corr_long|Add21~18_combout\ & ((!\corr_long|Add22~17\) # 
-- (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add21~18_combout\,
	datab => \corr_long|Mult24|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add22~17\,
	combout => \corr_long|Add22~18_combout\,
	cout => \corr_long|Add22~19\);

-- Location: LCCOMB_X13_Y12_N2
\corr_long|Add17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add17~18_combout\ = (\corr_long|Mult19|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add17~17\ & VCC)) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|Add17~17\)))) # (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add17~17\)) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add17~17\) # 
-- (GND)))))
-- \corr_long|Add17~19\ = CARRY((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add17~17\)) # (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add17~17\) # 
-- (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult19|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult18|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add17~17\,
	combout => \corr_long|Add17~18_combout\,
	cout => \corr_long|Add17~19\);

-- Location: LCCOMB_X12_Y12_N0
\corr_long|Add18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~18_combout\ = (\corr_long|Add17~18_combout\ & ((\corr_long|Add19~18_combout\ & (\corr_long|Add18~17\ & VCC)) # (!\corr_long|Add19~18_combout\ & (!\corr_long|Add18~17\)))) # (!\corr_long|Add17~18_combout\ & ((\corr_long|Add19~18_combout\ & 
-- (!\corr_long|Add18~17\)) # (!\corr_long|Add19~18_combout\ & ((\corr_long|Add18~17\) # (GND)))))
-- \corr_long|Add18~19\ = CARRY((\corr_long|Add17~18_combout\ & (!\corr_long|Add19~18_combout\ & !\corr_long|Add18~17\)) # (!\corr_long|Add17~18_combout\ & ((!\corr_long|Add18~17\) # (!\corr_long|Add19~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add17~18_combout\,
	datab => \corr_long|Add19~18_combout\,
	datad => VCC,
	cin => \corr_long|Add18~17\,
	combout => \corr_long|Add18~18_combout\,
	cout => \corr_long|Add18~19\);

-- Location: LCCOMB_X14_Y4_N2
\corr_long|Add13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add13~18_combout\ = (\corr_long|Mult15|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add13~17\ & VCC)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|Add13~17\)))) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add13~17\)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add13~17\) # 
-- (GND)))))
-- \corr_long|Add13~19\ = CARRY((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add13~17\)) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add13~17\) # 
-- (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult15|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add13~17\,
	combout => \corr_long|Add13~18_combout\,
	cout => \corr_long|Add13~19\);

-- Location: LCCOMB_X12_Y8_N0
\corr_long|Add16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~18_combout\ = (\corr_long|Add18~18_combout\ & ((\corr_long|Add14~18_combout\ & (\corr_long|Add16~17\ & VCC)) # (!\corr_long|Add14~18_combout\ & (!\corr_long|Add16~17\)))) # (!\corr_long|Add18~18_combout\ & ((\corr_long|Add14~18_combout\ & 
-- (!\corr_long|Add16~17\)) # (!\corr_long|Add14~18_combout\ & ((\corr_long|Add16~17\) # (GND)))))
-- \corr_long|Add16~19\ = CARRY((\corr_long|Add18~18_combout\ & (!\corr_long|Add14~18_combout\ & !\corr_long|Add16~17\)) # (!\corr_long|Add18~18_combout\ & ((!\corr_long|Add16~17\) # (!\corr_long|Add14~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add18~18_combout\,
	datab => \corr_long|Add14~18_combout\,
	datad => VCC,
	cin => \corr_long|Add16~17\,
	combout => \corr_long|Add16~18_combout\,
	cout => \corr_long|Add16~19\);

-- Location: LCCOMB_X17_Y10_N2
\corr_long|Add11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~18_combout\ = (\corr_long|Mult13|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add11~17\ & VCC)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|Add11~17\)))) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add11~17\)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add11~17\) # 
-- (GND)))))
-- \corr_long|Add11~19\ = CARRY((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add11~17\)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add11~17\) # 
-- (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add11~17\,
	combout => \corr_long|Add11~18_combout\,
	cout => \corr_long|Add11~19\);

-- Location: LCCOMB_X18_Y10_N0
\corr_long|Add10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~18_combout\ = (\corr_long|Add11~18_combout\ & ((\corr_long|Add9~18_combout\ & (\corr_long|Add10~17\ & VCC)) # (!\corr_long|Add9~18_combout\ & (!\corr_long|Add10~17\)))) # (!\corr_long|Add11~18_combout\ & ((\corr_long|Add9~18_combout\ & 
-- (!\corr_long|Add10~17\)) # (!\corr_long|Add9~18_combout\ & ((\corr_long|Add10~17\) # (GND)))))
-- \corr_long|Add10~19\ = CARRY((\corr_long|Add11~18_combout\ & (!\corr_long|Add9~18_combout\ & !\corr_long|Add10~17\)) # (!\corr_long|Add11~18_combout\ & ((!\corr_long|Add10~17\) # (!\corr_long|Add9~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add11~18_combout\,
	datab => \corr_long|Add9~18_combout\,
	datad => VCC,
	cin => \corr_long|Add10~17\,
	combout => \corr_long|Add10~18_combout\,
	cout => \corr_long|Add10~19\);

-- Location: LCCOMB_X13_Y8_N2
\corr_long|Add7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~18_combout\ = (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add7~17\ & VCC)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add7~17\)))) # 
-- (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add7~17\)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add7~17\) # (GND)))))
-- \corr_long|Add7~19\ = CARRY((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add7~17\)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add7~17\) # 
-- (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add7~17\,
	combout => \corr_long|Add7~18_combout\,
	cout => \corr_long|Add7~19\);

-- Location: LCCOMB_X15_Y6_N2
\corr_long|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~18_combout\ = (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add1~17\ & VCC)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add1~17\)))) # 
-- (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add1~17\)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add1~17\) # (GND)))))
-- \corr_long|Add1~19\ = CARRY((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add1~17\)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add1~17\) # 
-- (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add1~17\,
	combout => \corr_long|Add1~18_combout\,
	cout => \corr_long|Add1~19\);

-- Location: LCCOMB_X14_Y2_N2
\corr_long|Add3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~18_combout\ = (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add3~17\ & VCC)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add3~17\)))) # 
-- (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add3~17\)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add3~17\) # (GND)))))
-- \corr_long|Add3~19\ = CARRY((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add3~17\)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add3~17\) # 
-- (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add3~17\,
	combout => \corr_long|Add3~18_combout\,
	cout => \corr_long|Add3~19\);

-- Location: LCCOMB_X13_Y6_N0
\corr_long|Add4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~18_combout\ = (\corr_long|Add3~18_combout\ & ((\corr_long|Add2~18_combout\ & (\corr_long|Add4~17\ & VCC)) # (!\corr_long|Add2~18_combout\ & (!\corr_long|Add4~17\)))) # (!\corr_long|Add3~18_combout\ & ((\corr_long|Add2~18_combout\ & 
-- (!\corr_long|Add4~17\)) # (!\corr_long|Add2~18_combout\ & ((\corr_long|Add4~17\) # (GND)))))
-- \corr_long|Add4~19\ = CARRY((\corr_long|Add3~18_combout\ & (!\corr_long|Add2~18_combout\ & !\corr_long|Add4~17\)) # (!\corr_long|Add3~18_combout\ & ((!\corr_long|Add4~17\) # (!\corr_long|Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~18_combout\,
	datab => \corr_long|Add2~18_combout\,
	datad => VCC,
	cin => \corr_long|Add4~17\,
	combout => \corr_long|Add4~18_combout\,
	cout => \corr_long|Add4~19\);

-- Location: LCCOMB_X9_Y6_N4
\corr_long|Add21~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add21~20_combout\ = ((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult23|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add21~19\)))) # (GND)
-- \corr_long|Add21~21\ = CARRY((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add21~19\))) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult23|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add21~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult22|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult23|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add21~19\,
	combout => \corr_long|Add21~20_combout\,
	cout => \corr_long|Add21~21\);

-- Location: LCCOMB_X13_Y12_N4
\corr_long|Add17~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add17~20_combout\ = ((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult19|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add17~19\)))) # (GND)
-- \corr_long|Add17~21\ = CARRY((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add17~19\))) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult19|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add17~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult18|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult19|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add17~19\,
	combout => \corr_long|Add17~20_combout\,
	cout => \corr_long|Add17~21\);

-- Location: LCCOMB_X14_Y4_N4
\corr_long|Add13~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add13~20_combout\ = ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult15|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add13~19\)))) # (GND)
-- \corr_long|Add13~21\ = CARRY((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add13~19\))) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult15|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add13~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult15|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add13~19\,
	combout => \corr_long|Add13~20_combout\,
	cout => \corr_long|Add13~21\);

-- Location: LCCOMB_X13_Y4_N2
\corr_long|Add14~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~20_combout\ = ((\corr_long|Add13~20_combout\ $ (\corr_long|Add15~20_combout\ $ (!\corr_long|Add14~19\)))) # (GND)
-- \corr_long|Add14~21\ = CARRY((\corr_long|Add13~20_combout\ & ((\corr_long|Add15~20_combout\) # (!\corr_long|Add14~19\))) # (!\corr_long|Add13~20_combout\ & (\corr_long|Add15~20_combout\ & !\corr_long|Add14~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add13~20_combout\,
	datab => \corr_long|Add15~20_combout\,
	datad => VCC,
	cin => \corr_long|Add14~19\,
	combout => \corr_long|Add14~20_combout\,
	cout => \corr_long|Add14~21\);

-- Location: LCCOMB_X19_Y10_N4
\corr_long|Add9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~20_combout\ = ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add9~19\)))) # (GND)
-- \corr_long|Add9~21\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add9~19\))) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add9~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add9~19\,
	combout => \corr_long|Add9~20_combout\,
	cout => \corr_long|Add9~21\);

-- Location: LCCOMB_X15_Y8_N4
\corr_long|Add5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~20_combout\ = ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add5~19\)))) # (GND)
-- \corr_long|Add5~21\ = CARRY((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add5~19\))) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add5~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add5~19\,
	combout => \corr_long|Add5~20_combout\,
	cout => \corr_long|Add5~21\);

-- Location: LCCOMB_X14_Y8_N2
\corr_long|Add6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~20_combout\ = ((\corr_long|Add5~20_combout\ $ (\corr_long|Add7~20_combout\ $ (!\corr_long|Add6~19\)))) # (GND)
-- \corr_long|Add6~21\ = CARRY((\corr_long|Add5~20_combout\ & ((\corr_long|Add7~20_combout\) # (!\corr_long|Add6~19\))) # (!\corr_long|Add5~20_combout\ & (\corr_long|Add7~20_combout\ & !\corr_long|Add6~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add5~20_combout\,
	datab => \corr_long|Add7~20_combout\,
	datad => VCC,
	cin => \corr_long|Add6~19\,
	combout => \corr_long|Add6~20_combout\,
	cout => \corr_long|Add6~21\);

-- Location: LCCOMB_X15_Y10_N2
\corr_long|Add8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~20_combout\ = ((\corr_long|Add6~20_combout\ $ (\corr_long|Add10~20_combout\ $ (!\corr_long|Add8~19\)))) # (GND)
-- \corr_long|Add8~21\ = CARRY((\corr_long|Add6~20_combout\ & ((\corr_long|Add10~20_combout\) # (!\corr_long|Add8~19\))) # (!\corr_long|Add6~20_combout\ & (\corr_long|Add10~20_combout\ & !\corr_long|Add8~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add6~20_combout\,
	datab => \corr_long|Add10~20_combout\,
	datad => VCC,
	cin => \corr_long|Add8~19\,
	combout => \corr_long|Add8~20_combout\,
	cout => \corr_long|Add8~21\);

-- Location: LCCOMB_X15_Y3_N4
\corr_long|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~20_combout\ = ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add0~19\)))) # (GND)
-- \corr_long|Add0~21\ = CARRY((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add0~19\))) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add0~19\,
	combout => \corr_long|Add0~20_combout\,
	cout => \corr_long|Add0~21\);

-- Location: LCCOMB_X14_Y6_N2
\corr_long|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~20_combout\ = ((\corr_long|Add0~20_combout\ $ (\corr_long|Add1~20_combout\ $ (!\corr_long|Add2~19\)))) # (GND)
-- \corr_long|Add2~21\ = CARRY((\corr_long|Add0~20_combout\ & ((\corr_long|Add1~20_combout\) # (!\corr_long|Add2~19\))) # (!\corr_long|Add0~20_combout\ & (\corr_long|Add1~20_combout\ & !\corr_long|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~20_combout\,
	datab => \corr_long|Add1~20_combout\,
	datad => VCC,
	cin => \corr_long|Add2~19\,
	combout => \corr_long|Add2~20_combout\,
	cout => \corr_long|Add2~21\);

-- Location: LCCOMB_X14_Y10_N2
\corr_long|Add12~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~20_combout\ = ((\corr_long|Add8~20_combout\ $ (\corr_long|Add4~20_combout\ $ (!\corr_long|Add12~19\)))) # (GND)
-- \corr_long|Add12~21\ = CARRY((\corr_long|Add8~20_combout\ & ((\corr_long|Add4~20_combout\) # (!\corr_long|Add12~19\))) # (!\corr_long|Add8~20_combout\ & (\corr_long|Add4~20_combout\ & !\corr_long|Add12~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add8~20_combout\,
	datab => \corr_long|Add4~20_combout\,
	datad => VCC,
	cin => \corr_long|Add12~19\,
	combout => \corr_long|Add12~20_combout\,
	cout => \corr_long|Add12~21\);

-- Location: LCCOMB_X13_Y10_N2
\corr_long|Add20~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~20_combout\ = ((\corr_long|Add12~20_combout\ $ (\corr_long|Add16~20_combout\ $ (!\corr_long|Add20~19\)))) # (GND)
-- \corr_long|Add20~21\ = CARRY((\corr_long|Add12~20_combout\ & ((\corr_long|Add16~20_combout\) # (!\corr_long|Add20~19\))) # (!\corr_long|Add12~20_combout\ & (\corr_long|Add16~20_combout\ & !\corr_long|Add20~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add12~20_combout\,
	datab => \corr_long|Add16~20_combout\,
	datad => VCC,
	cin => \corr_long|Add20~19\,
	combout => \corr_long|Add20~20_combout\,
	cout => \corr_long|Add20~21\);

-- Location: LCCOMB_X13_Y12_N6
\corr_long|Add17~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add17~22_combout\ = (\corr_long|Mult19|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add17~21\ & VCC)) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT11\ & 
-- (!\corr_long|Add17~21\)))) # (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add17~21\)) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add17~21\) # 
-- (GND)))))
-- \corr_long|Add17~23\ = CARRY((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add17~21\)) # (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add17~21\) # 
-- (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult19|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult18|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add17~21\,
	combout => \corr_long|Add17~22_combout\,
	cout => \corr_long|Add17~23\);

-- Location: LCCOMB_X14_Y4_N6
\corr_long|Add13~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add13~22_combout\ = (\corr_long|Mult15|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add13~21\ & VCC)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT11\ & 
-- (!\corr_long|Add13~21\)))) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add13~21\)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add13~21\) # 
-- (GND)))))
-- \corr_long|Add13~23\ = CARRY((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add13~21\)) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add13~21\) # 
-- (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult15|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add13~21\,
	combout => \corr_long|Add13~22_combout\,
	cout => \corr_long|Add13~23\);

-- Location: LCCOMB_X13_Y4_N4
\corr_long|Add14~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~22_combout\ = (\corr_long|Add13~22_combout\ & ((\corr_long|Add15~22_combout\ & (\corr_long|Add14~21\ & VCC)) # (!\corr_long|Add15~22_combout\ & (!\corr_long|Add14~21\)))) # (!\corr_long|Add13~22_combout\ & ((\corr_long|Add15~22_combout\ & 
-- (!\corr_long|Add14~21\)) # (!\corr_long|Add15~22_combout\ & ((\corr_long|Add14~21\) # (GND)))))
-- \corr_long|Add14~23\ = CARRY((\corr_long|Add13~22_combout\ & (!\corr_long|Add15~22_combout\ & !\corr_long|Add14~21\)) # (!\corr_long|Add13~22_combout\ & ((!\corr_long|Add14~21\) # (!\corr_long|Add15~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add13~22_combout\,
	datab => \corr_long|Add15~22_combout\,
	datad => VCC,
	cin => \corr_long|Add14~21\,
	combout => \corr_long|Add14~22_combout\,
	cout => \corr_long|Add14~23\);

-- Location: LCCOMB_X19_Y10_N6
\corr_long|Add9~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~22_combout\ = (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add9~21\ & VCC)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\ & 
-- (!\corr_long|Add9~21\)))) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add9~21\)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add9~21\) # 
-- (GND)))))
-- \corr_long|Add9~23\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add9~21\)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add9~21\) # 
-- (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add9~21\,
	combout => \corr_long|Add9~22_combout\,
	cout => \corr_long|Add9~23\);

-- Location: LCCOMB_X18_Y10_N4
\corr_long|Add10~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~22_combout\ = (\corr_long|Add9~22_combout\ & ((\corr_long|Add11~22_combout\ & (\corr_long|Add10~21\ & VCC)) # (!\corr_long|Add11~22_combout\ & (!\corr_long|Add10~21\)))) # (!\corr_long|Add9~22_combout\ & ((\corr_long|Add11~22_combout\ & 
-- (!\corr_long|Add10~21\)) # (!\corr_long|Add11~22_combout\ & ((\corr_long|Add10~21\) # (GND)))))
-- \corr_long|Add10~23\ = CARRY((\corr_long|Add9~22_combout\ & (!\corr_long|Add11~22_combout\ & !\corr_long|Add10~21\)) # (!\corr_long|Add9~22_combout\ & ((!\corr_long|Add10~21\) # (!\corr_long|Add11~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~22_combout\,
	datab => \corr_long|Add11~22_combout\,
	datad => VCC,
	cin => \corr_long|Add10~21\,
	combout => \corr_long|Add10~22_combout\,
	cout => \corr_long|Add10~23\);

-- Location: LCCOMB_X13_Y8_N6
\corr_long|Add7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~22_combout\ = (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add7~21\ & VCC)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add7~21\)))) # 
-- (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add7~21\)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add7~21\) # (GND)))))
-- \corr_long|Add7~23\ = CARRY((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add7~21\)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add7~21\) # 
-- (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add7~21\,
	combout => \corr_long|Add7~22_combout\,
	cout => \corr_long|Add7~23\);

-- Location: LCCOMB_X15_Y8_N6
\corr_long|Add5~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~22_combout\ = (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add5~21\ & VCC)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add5~21\)))) # 
-- (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add5~21\)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add5~21\) # (GND)))))
-- \corr_long|Add5~23\ = CARRY((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add5~21\)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add5~21\) # 
-- (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add5~21\,
	combout => \corr_long|Add5~22_combout\,
	cout => \corr_long|Add5~23\);

-- Location: LCCOMB_X15_Y6_N6
\corr_long|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~22_combout\ = (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add1~21\ & VCC)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add1~21\)))) # 
-- (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add1~21\)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add1~21\) # (GND)))))
-- \corr_long|Add1~23\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add1~21\)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add1~21\) # 
-- (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add1~21\,
	combout => \corr_long|Add1~22_combout\,
	cout => \corr_long|Add1~23\);

-- Location: LCCOMB_X14_Y6_N4
\corr_long|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~22_combout\ = (\corr_long|Add1~22_combout\ & ((\corr_long|Add0~22_combout\ & (\corr_long|Add2~21\ & VCC)) # (!\corr_long|Add0~22_combout\ & (!\corr_long|Add2~21\)))) # (!\corr_long|Add1~22_combout\ & ((\corr_long|Add0~22_combout\ & 
-- (!\corr_long|Add2~21\)) # (!\corr_long|Add0~22_combout\ & ((\corr_long|Add2~21\) # (GND)))))
-- \corr_long|Add2~23\ = CARRY((\corr_long|Add1~22_combout\ & (!\corr_long|Add0~22_combout\ & !\corr_long|Add2~21\)) # (!\corr_long|Add1~22_combout\ & ((!\corr_long|Add2~21\) # (!\corr_long|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add1~22_combout\,
	datab => \corr_long|Add0~22_combout\,
	datad => VCC,
	cin => \corr_long|Add2~21\,
	combout => \corr_long|Add2~22_combout\,
	cout => \corr_long|Add2~23\);

-- Location: LCCOMB_X13_Y6_N4
\corr_long|Add4~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~22_combout\ = (\corr_long|Add2~22_combout\ & ((\corr_long|Add3~22_combout\ & (\corr_long|Add4~21\ & VCC)) # (!\corr_long|Add3~22_combout\ & (!\corr_long|Add4~21\)))) # (!\corr_long|Add2~22_combout\ & ((\corr_long|Add3~22_combout\ & 
-- (!\corr_long|Add4~21\)) # (!\corr_long|Add3~22_combout\ & ((\corr_long|Add4~21\) # (GND)))))
-- \corr_long|Add4~23\ = CARRY((\corr_long|Add2~22_combout\ & (!\corr_long|Add3~22_combout\ & !\corr_long|Add4~21\)) # (!\corr_long|Add2~22_combout\ & ((!\corr_long|Add4~21\) # (!\corr_long|Add3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add2~22_combout\,
	datab => \corr_long|Add3~22_combout\,
	datad => VCC,
	cin => \corr_long|Add4~21\,
	combout => \corr_long|Add4~22_combout\,
	cout => \corr_long|Add4~23\);

-- Location: LCCOMB_X14_Y10_N4
\corr_long|Add12~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~22_combout\ = (\corr_long|Add4~22_combout\ & ((\corr_long|Add8~22_combout\ & (\corr_long|Add12~21\ & VCC)) # (!\corr_long|Add8~22_combout\ & (!\corr_long|Add12~21\)))) # (!\corr_long|Add4~22_combout\ & ((\corr_long|Add8~22_combout\ & 
-- (!\corr_long|Add12~21\)) # (!\corr_long|Add8~22_combout\ & ((\corr_long|Add12~21\) # (GND)))))
-- \corr_long|Add12~23\ = CARRY((\corr_long|Add4~22_combout\ & (!\corr_long|Add8~22_combout\ & !\corr_long|Add12~21\)) # (!\corr_long|Add4~22_combout\ & ((!\corr_long|Add12~21\) # (!\corr_long|Add8~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~22_combout\,
	datab => \corr_long|Add8~22_combout\,
	datad => VCC,
	cin => \corr_long|Add12~21\,
	combout => \corr_long|Add12~22_combout\,
	cout => \corr_long|Add12~23\);

-- Location: LCCOMB_X13_Y10_N4
\corr_long|Add20~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~22_combout\ = (\corr_long|Add12~22_combout\ & ((\corr_long|Add16~22_combout\ & (\corr_long|Add20~21\ & VCC)) # (!\corr_long|Add16~22_combout\ & (!\corr_long|Add20~21\)))) # (!\corr_long|Add12~22_combout\ & ((\corr_long|Add16~22_combout\ & 
-- (!\corr_long|Add20~21\)) # (!\corr_long|Add16~22_combout\ & ((\corr_long|Add20~21\) # (GND)))))
-- \corr_long|Add20~23\ = CARRY((\corr_long|Add12~22_combout\ & (!\corr_long|Add16~22_combout\ & !\corr_long|Add20~21\)) # (!\corr_long|Add12~22_combout\ & ((!\corr_long|Add20~21\) # (!\corr_long|Add16~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add12~22_combout\,
	datab => \corr_long|Add16~22_combout\,
	datad => VCC,
	cin => \corr_long|Add20~21\,
	combout => \corr_long|Add20~22_combout\,
	cout => \corr_long|Add20~23\);

-- Location: LCCOMB_X9_Y6_N8
\corr_long|Add21~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add21~24_combout\ = ((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult23|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add21~23\)))) # (GND)
-- \corr_long|Add21~25\ = CARRY((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add21~23\))) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult23|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add21~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult22|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult23|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add21~23\,
	combout => \corr_long|Add21~24_combout\,
	cout => \corr_long|Add21~25\);

-- Location: LCCOMB_X15_Y12_N8
\corr_long|Add19~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add19~24_combout\ = ((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult20|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add19~23\)))) # (GND)
-- \corr_long|Add19~25\ = CARRY((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add19~23\))) # (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult20|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add19~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult21|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult20|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add19~23\,
	combout => \corr_long|Add19~24_combout\,
	cout => \corr_long|Add19~25\);

-- Location: LCCOMB_X17_Y4_N8
\corr_long|Add15~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add15~24_combout\ = ((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult17|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add15~23\)))) # (GND)
-- \corr_long|Add15~25\ = CARRY((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add15~23\))) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult17|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add15~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult16|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult17|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add15~23\,
	combout => \corr_long|Add15~24_combout\,
	cout => \corr_long|Add15~25\);

-- Location: LCCOMB_X13_Y4_N6
\corr_long|Add14~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~24_combout\ = ((\corr_long|Add15~24_combout\ $ (\corr_long|Add13~24_combout\ $ (!\corr_long|Add14~23\)))) # (GND)
-- \corr_long|Add14~25\ = CARRY((\corr_long|Add15~24_combout\ & ((\corr_long|Add13~24_combout\) # (!\corr_long|Add14~23\))) # (!\corr_long|Add15~24_combout\ & (\corr_long|Add13~24_combout\ & !\corr_long|Add14~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add15~24_combout\,
	datab => \corr_long|Add13~24_combout\,
	datad => VCC,
	cin => \corr_long|Add14~23\,
	combout => \corr_long|Add14~24_combout\,
	cout => \corr_long|Add14~25\);

-- Location: LCCOMB_X17_Y10_N8
\corr_long|Add11~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~24_combout\ = ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult13|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add11~23\)))) # (GND)
-- \corr_long|Add11~25\ = CARRY((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add11~23\))) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult13|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add11~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add11~23\,
	combout => \corr_long|Add11~24_combout\,
	cout => \corr_long|Add11~25\);

-- Location: LCCOMB_X18_Y10_N6
\corr_long|Add10~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~24_combout\ = ((\corr_long|Add11~24_combout\ $ (\corr_long|Add9~24_combout\ $ (!\corr_long|Add10~23\)))) # (GND)
-- \corr_long|Add10~25\ = CARRY((\corr_long|Add11~24_combout\ & ((\corr_long|Add9~24_combout\) # (!\corr_long|Add10~23\))) # (!\corr_long|Add11~24_combout\ & (\corr_long|Add9~24_combout\ & !\corr_long|Add10~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add11~24_combout\,
	datab => \corr_long|Add9~24_combout\,
	datad => VCC,
	cin => \corr_long|Add10~23\,
	combout => \corr_long|Add10~24_combout\,
	cout => \corr_long|Add10~25\);

-- Location: LCCOMB_X13_Y8_N8
\corr_long|Add7~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~24_combout\ = ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult8|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add7~23\)))) # (GND)
-- \corr_long|Add7~25\ = CARRY((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add7~23\))) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult8|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add7~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add7~23\,
	combout => \corr_long|Add7~24_combout\,
	cout => \corr_long|Add7~25\);

-- Location: LCCOMB_X15_Y10_N6
\corr_long|Add8~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~24_combout\ = ((\corr_long|Add10~24_combout\ $ (\corr_long|Add6~24_combout\ $ (!\corr_long|Add8~23\)))) # (GND)
-- \corr_long|Add8~25\ = CARRY((\corr_long|Add10~24_combout\ & ((\corr_long|Add6~24_combout\) # (!\corr_long|Add8~23\))) # (!\corr_long|Add10~24_combout\ & (\corr_long|Add6~24_combout\ & !\corr_long|Add8~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~24_combout\,
	datab => \corr_long|Add6~24_combout\,
	datad => VCC,
	cin => \corr_long|Add8~23\,
	combout => \corr_long|Add8~24_combout\,
	cout => \corr_long|Add8~25\);

-- Location: LCCOMB_X15_Y6_N8
\corr_long|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~24_combout\ = ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add1~23\)))) # (GND)
-- \corr_long|Add1~25\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add1~23\))) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add1~23\,
	combout => \corr_long|Add1~24_combout\,
	cout => \corr_long|Add1~25\);

-- Location: LCCOMB_X14_Y6_N6
\corr_long|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~24_combout\ = ((\corr_long|Add1~24_combout\ $ (\corr_long|Add0~24_combout\ $ (!\corr_long|Add2~23\)))) # (GND)
-- \corr_long|Add2~25\ = CARRY((\corr_long|Add1~24_combout\ & ((\corr_long|Add0~24_combout\) # (!\corr_long|Add2~23\))) # (!\corr_long|Add1~24_combout\ & (\corr_long|Add0~24_combout\ & !\corr_long|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add1~24_combout\,
	datab => \corr_long|Add0~24_combout\,
	datad => VCC,
	cin => \corr_long|Add2~23\,
	combout => \corr_long|Add2~24_combout\,
	cout => \corr_long|Add2~25\);

-- Location: LCCOMB_X14_Y2_N8
\corr_long|Add3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~24_combout\ = ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add3~23\)))) # (GND)
-- \corr_long|Add3~25\ = CARRY((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add3~23\))) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add3~23\,
	combout => \corr_long|Add3~24_combout\,
	cout => \corr_long|Add3~25\);

-- Location: LCCOMB_X14_Y10_N6
\corr_long|Add12~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~24_combout\ = ((\corr_long|Add8~24_combout\ $ (\corr_long|Add4~24_combout\ $ (!\corr_long|Add12~23\)))) # (GND)
-- \corr_long|Add12~25\ = CARRY((\corr_long|Add8~24_combout\ & ((\corr_long|Add4~24_combout\) # (!\corr_long|Add12~23\))) # (!\corr_long|Add8~24_combout\ & (\corr_long|Add4~24_combout\ & !\corr_long|Add12~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add8~24_combout\,
	datab => \corr_long|Add4~24_combout\,
	datad => VCC,
	cin => \corr_long|Add12~23\,
	combout => \corr_long|Add12~24_combout\,
	cout => \corr_long|Add12~25\);

-- Location: LCCOMB_X13_Y10_N6
\corr_long|Add20~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~24_combout\ = ((\corr_long|Add12~24_combout\ $ (\corr_long|Add16~24_combout\ $ (!\corr_long|Add20~23\)))) # (GND)
-- \corr_long|Add20~25\ = CARRY((\corr_long|Add12~24_combout\ & ((\corr_long|Add16~24_combout\) # (!\corr_long|Add20~23\))) # (!\corr_long|Add12~24_combout\ & (\corr_long|Add16~24_combout\ & !\corr_long|Add20~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add12~24_combout\,
	datab => \corr_long|Add16~24_combout\,
	datad => VCC,
	cin => \corr_long|Add20~23\,
	combout => \corr_long|Add20~24_combout\,
	cout => \corr_long|Add20~25\);

-- Location: LCCOMB_X8_Y10_N8
\corr_long|Add22~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~26_combout\ = (\corr_long|Mult24|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add21~26_combout\ & (\corr_long|Add22~25\ & VCC)) # (!\corr_long|Add21~26_combout\ & (!\corr_long|Add22~25\)))) # 
-- (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add21~26_combout\ & (!\corr_long|Add22~25\)) # (!\corr_long|Add21~26_combout\ & ((\corr_long|Add22~25\) # (GND)))))
-- \corr_long|Add22~27\ = CARRY((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add21~26_combout\ & !\corr_long|Add22~25\)) # (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add22~25\) # 
-- (!\corr_long|Add21~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult24|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Add21~26_combout\,
	datad => VCC,
	cin => \corr_long|Add22~25\,
	combout => \corr_long|Add22~26_combout\,
	cout => \corr_long|Add22~27\);

-- Location: LCCOMB_X15_Y12_N10
\corr_long|Add19~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add19~26_combout\ = (\corr_long|Mult21|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add19~25\ & VCC)) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\corr_long|Add19~25\)))) # (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add19~25\)) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add19~25\) # 
-- (GND)))))
-- \corr_long|Add19~27\ = CARRY((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add19~25\)) # (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add19~25\) # 
-- (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult21|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult20|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add19~25\,
	combout => \corr_long|Add19~26_combout\,
	cout => \corr_long|Add19~27\);

-- Location: LCCOMB_X12_Y12_N8
\corr_long|Add18~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~26_combout\ = (\corr_long|Add19~26_combout\ & ((\corr_long|Add17~26_combout\ & (\corr_long|Add18~25\ & VCC)) # (!\corr_long|Add17~26_combout\ & (!\corr_long|Add18~25\)))) # (!\corr_long|Add19~26_combout\ & ((\corr_long|Add17~26_combout\ & 
-- (!\corr_long|Add18~25\)) # (!\corr_long|Add17~26_combout\ & ((\corr_long|Add18~25\) # (GND)))))
-- \corr_long|Add18~27\ = CARRY((\corr_long|Add19~26_combout\ & (!\corr_long|Add17~26_combout\ & !\corr_long|Add18~25\)) # (!\corr_long|Add19~26_combout\ & ((!\corr_long|Add18~25\) # (!\corr_long|Add17~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add19~26_combout\,
	datab => \corr_long|Add17~26_combout\,
	datad => VCC,
	cin => \corr_long|Add18~25\,
	combout => \corr_long|Add18~26_combout\,
	cout => \corr_long|Add18~27\);

-- Location: LCCOMB_X17_Y4_N10
\corr_long|Add15~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add15~26_combout\ = (\corr_long|Mult16|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add15~25\ & VCC)) # (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\corr_long|Add15~25\)))) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add15~25\)) # (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add15~25\) # 
-- (GND)))))
-- \corr_long|Add15~27\ = CARRY((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add15~25\)) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add15~25\) # 
-- (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult16|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult17|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add15~25\,
	combout => \corr_long|Add15~26_combout\,
	cout => \corr_long|Add15~27\);

-- Location: LCCOMB_X12_Y8_N8
\corr_long|Add16~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~26_combout\ = (\corr_long|Add18~26_combout\ & ((\corr_long|Add14~26_combout\ & (\corr_long|Add16~25\ & VCC)) # (!\corr_long|Add14~26_combout\ & (!\corr_long|Add16~25\)))) # (!\corr_long|Add18~26_combout\ & ((\corr_long|Add14~26_combout\ & 
-- (!\corr_long|Add16~25\)) # (!\corr_long|Add14~26_combout\ & ((\corr_long|Add16~25\) # (GND)))))
-- \corr_long|Add16~27\ = CARRY((\corr_long|Add18~26_combout\ & (!\corr_long|Add14~26_combout\ & !\corr_long|Add16~25\)) # (!\corr_long|Add18~26_combout\ & ((!\corr_long|Add16~25\) # (!\corr_long|Add14~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add18~26_combout\,
	datab => \corr_long|Add14~26_combout\,
	datad => VCC,
	cin => \corr_long|Add16~25\,
	combout => \corr_long|Add16~26_combout\,
	cout => \corr_long|Add16~27\);

-- Location: LCCOMB_X17_Y10_N10
\corr_long|Add11~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~26_combout\ = (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add11~25\ & VCC)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\corr_long|Add11~25\)))) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add11~25\)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add11~25\) # 
-- (GND)))))
-- \corr_long|Add11~27\ = CARRY((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add11~25\)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add11~25\) # 
-- (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add11~25\,
	combout => \corr_long|Add11~26_combout\,
	cout => \corr_long|Add11~27\);

-- Location: LCCOMB_X18_Y10_N8
\corr_long|Add10~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~26_combout\ = (\corr_long|Add11~26_combout\ & ((\corr_long|Add9~26_combout\ & (\corr_long|Add10~25\ & VCC)) # (!\corr_long|Add9~26_combout\ & (!\corr_long|Add10~25\)))) # (!\corr_long|Add11~26_combout\ & ((\corr_long|Add9~26_combout\ & 
-- (!\corr_long|Add10~25\)) # (!\corr_long|Add9~26_combout\ & ((\corr_long|Add10~25\) # (GND)))))
-- \corr_long|Add10~27\ = CARRY((\corr_long|Add11~26_combout\ & (!\corr_long|Add9~26_combout\ & !\corr_long|Add10~25\)) # (!\corr_long|Add11~26_combout\ & ((!\corr_long|Add10~25\) # (!\corr_long|Add9~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add11~26_combout\,
	datab => \corr_long|Add9~26_combout\,
	datad => VCC,
	cin => \corr_long|Add10~25\,
	combout => \corr_long|Add10~26_combout\,
	cout => \corr_long|Add10~27\);

-- Location: LCCOMB_X13_Y8_N10
\corr_long|Add7~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~26_combout\ = (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add7~25\ & VCC)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add7~25\)))) # 
-- (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add7~25\)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add7~25\) # (GND)))))
-- \corr_long|Add7~27\ = CARRY((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add7~25\)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add7~25\) # 
-- (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add7~25\,
	combout => \corr_long|Add7~26_combout\,
	cout => \corr_long|Add7~27\);

-- Location: LCCOMB_X15_Y6_N10
\corr_long|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~26_combout\ = (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add1~25\ & VCC)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add1~25\)))) # 
-- (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add1~25\)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add1~25\) # (GND)))))
-- \corr_long|Add1~27\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add1~25\)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add1~25\) # 
-- (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add1~25\,
	combout => \corr_long|Add1~26_combout\,
	cout => \corr_long|Add1~27\);

-- Location: LCCOMB_X14_Y2_N10
\corr_long|Add3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~26_combout\ = (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add3~25\ & VCC)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add3~25\)))) # 
-- (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add3~25\)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add3~25\) # (GND)))))
-- \corr_long|Add3~27\ = CARRY((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add3~25\)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add3~25\) # 
-- (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add3~25\,
	combout => \corr_long|Add3~26_combout\,
	cout => \corr_long|Add3~27\);

-- Location: LCCOMB_X13_Y6_N8
\corr_long|Add4~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~26_combout\ = (\corr_long|Add3~26_combout\ & ((\corr_long|Add2~26_combout\ & (\corr_long|Add4~25\ & VCC)) # (!\corr_long|Add2~26_combout\ & (!\corr_long|Add4~25\)))) # (!\corr_long|Add3~26_combout\ & ((\corr_long|Add2~26_combout\ & 
-- (!\corr_long|Add4~25\)) # (!\corr_long|Add2~26_combout\ & ((\corr_long|Add4~25\) # (GND)))))
-- \corr_long|Add4~27\ = CARRY((\corr_long|Add3~26_combout\ & (!\corr_long|Add2~26_combout\ & !\corr_long|Add4~25\)) # (!\corr_long|Add3~26_combout\ & ((!\corr_long|Add4~25\) # (!\corr_long|Add2~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~26_combout\,
	datab => \corr_long|Add2~26_combout\,
	datad => VCC,
	cin => \corr_long|Add4~25\,
	combout => \corr_long|Add4~26_combout\,
	cout => \corr_long|Add4~27\);

-- Location: LCCOMB_X9_Y6_N12
\corr_long|Add21~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add21~28_combout\ = ((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult23|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add21~27\)))) # (GND)
-- \corr_long|Add21~29\ = CARRY((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add21~27\))) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult23|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add21~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult22|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult23|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add21~27\,
	combout => \corr_long|Add21~28_combout\,
	cout => \corr_long|Add21~29\);

-- Location: LCCOMB_X8_Y10_N10
\corr_long|Add22~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~28_combout\ = ((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Add21~28_combout\ $ (!\corr_long|Add22~27\)))) # (GND)
-- \corr_long|Add22~29\ = CARRY((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Add21~28_combout\) # (!\corr_long|Add22~27\))) # (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT14\ & (\corr_long|Add21~28_combout\ & 
-- !\corr_long|Add22~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult24|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Add21~28_combout\,
	datad => VCC,
	cin => \corr_long|Add22~27\,
	combout => \corr_long|Add22~28_combout\,
	cout => \corr_long|Add22~29\);

-- Location: LCCOMB_X15_Y12_N12
\corr_long|Add19~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add19~28_combout\ = ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult21|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add19~27\)))) # (GND)
-- \corr_long|Add19~29\ = CARRY((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add19~27\))) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult21|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add19~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult20|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult21|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add19~27\,
	combout => \corr_long|Add19~28_combout\,
	cout => \corr_long|Add19~29\);

-- Location: LCCOMB_X12_Y12_N10
\corr_long|Add18~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~28_combout\ = ((\corr_long|Add19~28_combout\ $ (\corr_long|Add17~28_combout\ $ (!\corr_long|Add18~27\)))) # (GND)
-- \corr_long|Add18~29\ = CARRY((\corr_long|Add19~28_combout\ & ((\corr_long|Add17~28_combout\) # (!\corr_long|Add18~27\))) # (!\corr_long|Add19~28_combout\ & (\corr_long|Add17~28_combout\ & !\corr_long|Add18~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add19~28_combout\,
	datab => \corr_long|Add17~28_combout\,
	datad => VCC,
	cin => \corr_long|Add18~27\,
	combout => \corr_long|Add18~28_combout\,
	cout => \corr_long|Add18~29\);

-- Location: LCCOMB_X17_Y4_N12
\corr_long|Add15~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add15~28_combout\ = ((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult16|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add15~27\)))) # (GND)
-- \corr_long|Add15~29\ = CARRY((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add15~27\))) # (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult16|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add15~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult17|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult16|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add15~27\,
	combout => \corr_long|Add15~28_combout\,
	cout => \corr_long|Add15~29\);

-- Location: LCCOMB_X12_Y8_N10
\corr_long|Add16~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~28_combout\ = ((\corr_long|Add18~28_combout\ $ (\corr_long|Add14~28_combout\ $ (!\corr_long|Add16~27\)))) # (GND)
-- \corr_long|Add16~29\ = CARRY((\corr_long|Add18~28_combout\ & ((\corr_long|Add14~28_combout\) # (!\corr_long|Add16~27\))) # (!\corr_long|Add18~28_combout\ & (\corr_long|Add14~28_combout\ & !\corr_long|Add16~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add18~28_combout\,
	datab => \corr_long|Add14~28_combout\,
	datad => VCC,
	cin => \corr_long|Add16~27\,
	combout => \corr_long|Add16~28_combout\,
	cout => \corr_long|Add16~29\);

-- Location: LCCOMB_X17_Y10_N12
\corr_long|Add11~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~28_combout\ = ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add11~27\)))) # (GND)
-- \corr_long|Add11~29\ = CARRY((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add11~27\))) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add11~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add11~27\,
	combout => \corr_long|Add11~28_combout\,
	cout => \corr_long|Add11~29\);

-- Location: LCCOMB_X13_Y8_N12
\corr_long|Add7~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~28_combout\ = ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult8|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add7~27\)))) # (GND)
-- \corr_long|Add7~29\ = CARRY((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add7~27\))) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult8|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add7~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add7~27\,
	combout => \corr_long|Add7~28_combout\,
	cout => \corr_long|Add7~29\);

-- Location: LCCOMB_X14_Y8_N10
\corr_long|Add6~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~28_combout\ = ((\corr_long|Add7~28_combout\ $ (\corr_long|Add5~28_combout\ $ (!\corr_long|Add6~27\)))) # (GND)
-- \corr_long|Add6~29\ = CARRY((\corr_long|Add7~28_combout\ & ((\corr_long|Add5~28_combout\) # (!\corr_long|Add6~27\))) # (!\corr_long|Add7~28_combout\ & (\corr_long|Add5~28_combout\ & !\corr_long|Add6~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add7~28_combout\,
	datab => \corr_long|Add5~28_combout\,
	datad => VCC,
	cin => \corr_long|Add6~27\,
	combout => \corr_long|Add6~28_combout\,
	cout => \corr_long|Add6~29\);

-- Location: LCCOMB_X15_Y6_N12
\corr_long|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~28_combout\ = ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add1~27\)))) # (GND)
-- \corr_long|Add1~29\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add1~27\))) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add1~27\,
	combout => \corr_long|Add1~28_combout\,
	cout => \corr_long|Add1~29\);

-- Location: LCCOMB_X14_Y2_N12
\corr_long|Add3~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~28_combout\ = ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add3~27\)))) # (GND)
-- \corr_long|Add3~29\ = CARRY((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add3~27\))) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add3~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add3~27\,
	combout => \corr_long|Add3~28_combout\,
	cout => \corr_long|Add3~29\);

-- Location: LCCOMB_X13_Y6_N10
\corr_long|Add4~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~28_combout\ = ((\corr_long|Add3~28_combout\ $ (\corr_long|Add2~28_combout\ $ (!\corr_long|Add4~27\)))) # (GND)
-- \corr_long|Add4~29\ = CARRY((\corr_long|Add3~28_combout\ & ((\corr_long|Add2~28_combout\) # (!\corr_long|Add4~27\))) # (!\corr_long|Add3~28_combout\ & (\corr_long|Add2~28_combout\ & !\corr_long|Add4~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~28_combout\,
	datab => \corr_long|Add2~28_combout\,
	datad => VCC,
	cin => \corr_long|Add4~27\,
	combout => \corr_long|Add4~28_combout\,
	cout => \corr_long|Add4~29\);

-- Location: LCCOMB_X9_Y6_N14
\corr_long|Add21~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add21~30_combout\ = (\corr_long|Mult22|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add21~29\ & VCC)) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT15\ & 
-- (!\corr_long|Add21~29\)))) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add21~29\)) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add21~29\) # 
-- (GND)))))
-- \corr_long|Add21~31\ = CARRY((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add21~29\)) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add21~29\) # 
-- (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult22|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult23|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add21~29\,
	combout => \corr_long|Add21~30_combout\,
	cout => \corr_long|Add21~31\);

-- Location: LCCOMB_X8_Y10_N12
\corr_long|Add22~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~30_combout\ = (\corr_long|Add21~30_combout\ & ((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add22~29\ & VCC)) # (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add22~29\)))) # 
-- (!\corr_long|Add21~30_combout\ & ((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add22~29\)) # (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add22~29\) # (GND)))))
-- \corr_long|Add22~31\ = CARRY((\corr_long|Add21~30_combout\ & (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add22~29\)) # (!\corr_long|Add21~30_combout\ & ((!\corr_long|Add22~29\) # 
-- (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add21~30_combout\,
	datab => \corr_long|Mult24|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add22~29\,
	combout => \corr_long|Add22~30_combout\,
	cout => \corr_long|Add22~31\);

-- Location: LCCOMB_X15_Y12_N14
\corr_long|Add19~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add19~30_combout\ = (\corr_long|Mult21|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add19~29\ & VCC)) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT15\ & 
-- (!\corr_long|Add19~29\)))) # (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add19~29\)) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add19~29\) # 
-- (GND)))))
-- \corr_long|Add19~31\ = CARRY((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add19~29\)) # (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add19~29\) # 
-- (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult21|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult20|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add19~29\,
	combout => \corr_long|Add19~30_combout\,
	cout => \corr_long|Add19~31\);

-- Location: LCCOMB_X13_Y12_N14
\corr_long|Add17~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add17~30_combout\ = (\corr_long|Mult18|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add17~29\ & VCC)) # (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT15\ & 
-- (!\corr_long|Add17~29\)))) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add17~29\)) # (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add17~29\) # 
-- (GND)))))
-- \corr_long|Add17~31\ = CARRY((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add17~29\)) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add17~29\) # 
-- (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult18|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult19|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add17~29\,
	combout => \corr_long|Add17~30_combout\,
	cout => \corr_long|Add17~31\);

-- Location: LCCOMB_X12_Y12_N12
\corr_long|Add18~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~30_combout\ = (\corr_long|Add19~30_combout\ & ((\corr_long|Add17~30_combout\ & (\corr_long|Add18~29\ & VCC)) # (!\corr_long|Add17~30_combout\ & (!\corr_long|Add18~29\)))) # (!\corr_long|Add19~30_combout\ & ((\corr_long|Add17~30_combout\ & 
-- (!\corr_long|Add18~29\)) # (!\corr_long|Add17~30_combout\ & ((\corr_long|Add18~29\) # (GND)))))
-- \corr_long|Add18~31\ = CARRY((\corr_long|Add19~30_combout\ & (!\corr_long|Add17~30_combout\ & !\corr_long|Add18~29\)) # (!\corr_long|Add19~30_combout\ & ((!\corr_long|Add18~29\) # (!\corr_long|Add17~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add19~30_combout\,
	datab => \corr_long|Add17~30_combout\,
	datad => VCC,
	cin => \corr_long|Add18~29\,
	combout => \corr_long|Add18~30_combout\,
	cout => \corr_long|Add18~31\);

-- Location: LCCOMB_X17_Y4_N14
\corr_long|Add15~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add15~30_combout\ = (\corr_long|Mult16|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add15~29\ & VCC)) # (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT15\ & 
-- (!\corr_long|Add15~29\)))) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add15~29\)) # (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add15~29\) # 
-- (GND)))))
-- \corr_long|Add15~31\ = CARRY((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add15~29\)) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add15~29\) # 
-- (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult16|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult17|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add15~29\,
	combout => \corr_long|Add15~30_combout\,
	cout => \corr_long|Add15~31\);

-- Location: LCCOMB_X14_Y4_N14
\corr_long|Add13~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add13~30_combout\ = (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add13~29\ & VCC)) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT15\ & 
-- (!\corr_long|Add13~29\)))) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add13~29\)) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add13~29\) # 
-- (GND)))))
-- \corr_long|Add13~31\ = CARRY((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add13~29\)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add13~29\) # 
-- (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult15|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add13~29\,
	combout => \corr_long|Add13~30_combout\,
	cout => \corr_long|Add13~31\);

-- Location: LCCOMB_X12_Y8_N12
\corr_long|Add16~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~30_combout\ = (\corr_long|Add18~30_combout\ & ((\corr_long|Add14~30_combout\ & (\corr_long|Add16~29\ & VCC)) # (!\corr_long|Add14~30_combout\ & (!\corr_long|Add16~29\)))) # (!\corr_long|Add18~30_combout\ & ((\corr_long|Add14~30_combout\ & 
-- (!\corr_long|Add16~29\)) # (!\corr_long|Add14~30_combout\ & ((\corr_long|Add16~29\) # (GND)))))
-- \corr_long|Add16~31\ = CARRY((\corr_long|Add18~30_combout\ & (!\corr_long|Add14~30_combout\ & !\corr_long|Add16~29\)) # (!\corr_long|Add18~30_combout\ & ((!\corr_long|Add16~29\) # (!\corr_long|Add14~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add18~30_combout\,
	datab => \corr_long|Add14~30_combout\,
	datad => VCC,
	cin => \corr_long|Add16~29\,
	combout => \corr_long|Add16~30_combout\,
	cout => \corr_long|Add16~31\);

-- Location: LCCOMB_X17_Y10_N14
\corr_long|Add11~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~30_combout\ = (\corr_long|Mult13|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add11~29\ & VCC)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT15\ & 
-- (!\corr_long|Add11~29\)))) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add11~29\)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add11~29\) # 
-- (GND)))))
-- \corr_long|Add11~31\ = CARRY((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add11~29\)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add11~29\) # 
-- (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add11~29\,
	combout => \corr_long|Add11~30_combout\,
	cout => \corr_long|Add11~31\);

-- Location: LCCOMB_X19_Y10_N14
\corr_long|Add9~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~30_combout\ = (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add9~29\ & VCC)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT15\ & 
-- (!\corr_long|Add9~29\)))) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add9~29\)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add9~29\) # 
-- (GND)))))
-- \corr_long|Add9~31\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add9~29\)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add9~29\) # 
-- (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add9~29\,
	combout => \corr_long|Add9~30_combout\,
	cout => \corr_long|Add9~31\);

-- Location: LCCOMB_X18_Y10_N12
\corr_long|Add10~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~30_combout\ = (\corr_long|Add11~30_combout\ & ((\corr_long|Add9~30_combout\ & (\corr_long|Add10~29\ & VCC)) # (!\corr_long|Add9~30_combout\ & (!\corr_long|Add10~29\)))) # (!\corr_long|Add11~30_combout\ & ((\corr_long|Add9~30_combout\ & 
-- (!\corr_long|Add10~29\)) # (!\corr_long|Add9~30_combout\ & ((\corr_long|Add10~29\) # (GND)))))
-- \corr_long|Add10~31\ = CARRY((\corr_long|Add11~30_combout\ & (!\corr_long|Add9~30_combout\ & !\corr_long|Add10~29\)) # (!\corr_long|Add11~30_combout\ & ((!\corr_long|Add10~29\) # (!\corr_long|Add9~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add11~30_combout\,
	datab => \corr_long|Add9~30_combout\,
	datad => VCC,
	cin => \corr_long|Add10~29\,
	combout => \corr_long|Add10~30_combout\,
	cout => \corr_long|Add10~31\);

-- Location: LCCOMB_X13_Y8_N14
\corr_long|Add7~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~30_combout\ = (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add7~29\ & VCC)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add7~29\)))) # 
-- (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add7~29\)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add7~29\) # (GND)))))
-- \corr_long|Add7~31\ = CARRY((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add7~29\)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add7~29\) # 
-- (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add7~29\,
	combout => \corr_long|Add7~30_combout\,
	cout => \corr_long|Add7~31\);

-- Location: LCCOMB_X15_Y8_N14
\corr_long|Add5~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~30_combout\ = (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add5~29\ & VCC)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add5~29\)))) # 
-- (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add5~29\)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add5~29\) # (GND)))))
-- \corr_long|Add5~31\ = CARRY((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add5~29\)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add5~29\) # 
-- (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add5~29\,
	combout => \corr_long|Add5~30_combout\,
	cout => \corr_long|Add5~31\);

-- Location: LCCOMB_X14_Y8_N12
\corr_long|Add6~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~30_combout\ = (\corr_long|Add7~30_combout\ & ((\corr_long|Add5~30_combout\ & (\corr_long|Add6~29\ & VCC)) # (!\corr_long|Add5~30_combout\ & (!\corr_long|Add6~29\)))) # (!\corr_long|Add7~30_combout\ & ((\corr_long|Add5~30_combout\ & 
-- (!\corr_long|Add6~29\)) # (!\corr_long|Add5~30_combout\ & ((\corr_long|Add6~29\) # (GND)))))
-- \corr_long|Add6~31\ = CARRY((\corr_long|Add7~30_combout\ & (!\corr_long|Add5~30_combout\ & !\corr_long|Add6~29\)) # (!\corr_long|Add7~30_combout\ & ((!\corr_long|Add6~29\) # (!\corr_long|Add5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add7~30_combout\,
	datab => \corr_long|Add5~30_combout\,
	datad => VCC,
	cin => \corr_long|Add6~29\,
	combout => \corr_long|Add6~30_combout\,
	cout => \corr_long|Add6~31\);

-- Location: LCCOMB_X15_Y3_N14
\corr_long|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~30_combout\ = (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add0~29\ & VCC)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add0~29\)))) # 
-- (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add0~29\)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add0~29\) # (GND)))))
-- \corr_long|Add0~31\ = CARRY((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add0~29\)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add0~29\) # 
-- (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add0~29\,
	combout => \corr_long|Add0~30_combout\,
	cout => \corr_long|Add0~31\);

-- Location: LCCOMB_X15_Y6_N14
\corr_long|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~30_combout\ = (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add1~29\ & VCC)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add1~29\)))) # 
-- (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add1~29\)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add1~29\) # (GND)))))
-- \corr_long|Add1~31\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add1~29\)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add1~29\) # 
-- (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add1~29\,
	combout => \corr_long|Add1~30_combout\,
	cout => \corr_long|Add1~31\);

-- Location: LCCOMB_X14_Y2_N14
\corr_long|Add3~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~30_combout\ = (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|Add3~29\ & VCC)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add3~29\)))) # 
-- (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Add3~29\)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|Add3~29\) # (GND)))))
-- \corr_long|Add3~31\ = CARRY((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|Add3~29\)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT15\ & ((!\corr_long|Add3~29\) # 
-- (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|Add3~29\,
	combout => \corr_long|Add3~30_combout\,
	cout => \corr_long|Add3~31\);

-- Location: LCCOMB_X13_Y6_N12
\corr_long|Add4~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~30_combout\ = (\corr_long|Add3~30_combout\ & ((\corr_long|Add2~30_combout\ & (\corr_long|Add4~29\ & VCC)) # (!\corr_long|Add2~30_combout\ & (!\corr_long|Add4~29\)))) # (!\corr_long|Add3~30_combout\ & ((\corr_long|Add2~30_combout\ & 
-- (!\corr_long|Add4~29\)) # (!\corr_long|Add2~30_combout\ & ((\corr_long|Add4~29\) # (GND)))))
-- \corr_long|Add4~31\ = CARRY((\corr_long|Add3~30_combout\ & (!\corr_long|Add2~30_combout\ & !\corr_long|Add4~29\)) # (!\corr_long|Add3~30_combout\ & ((!\corr_long|Add4~29\) # (!\corr_long|Add2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~30_combout\,
	datab => \corr_long|Add2~30_combout\,
	datad => VCC,
	cin => \corr_long|Add4~29\,
	combout => \corr_long|Add4~30_combout\,
	cout => \corr_long|Add4~31\);

-- Location: LCCOMB_X9_Y6_N16
\corr_long|Add21~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add21~32_combout\ = !\corr_long|Add21~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add21~31\,
	combout => \corr_long|Add21~32_combout\);

-- Location: LCCOMB_X8_Y10_N14
\corr_long|Add22~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~32_combout\ = (\corr_long|Add21~32_combout\ & (\corr_long|Add22~31\ $ (GND))) # (!\corr_long|Add21~32_combout\ & (!\corr_long|Add22~31\ & VCC))
-- \corr_long|Add22~33\ = CARRY((\corr_long|Add21~32_combout\ & !\corr_long|Add22~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add21~32_combout\,
	datad => VCC,
	cin => \corr_long|Add22~31\,
	combout => \corr_long|Add22~32_combout\,
	cout => \corr_long|Add22~33\);

-- Location: LCCOMB_X13_Y12_N16
\corr_long|Add17~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add17~32_combout\ = !\corr_long|Add17~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add17~31\,
	combout => \corr_long|Add17~32_combout\);

-- Location: LCCOMB_X12_Y12_N14
\corr_long|Add18~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~32_combout\ = ((\corr_long|Add17~32_combout\ $ (\corr_long|Add19~32_combout\ $ (!\corr_long|Add18~31\)))) # (GND)
-- \corr_long|Add18~33\ = CARRY((\corr_long|Add17~32_combout\ & ((\corr_long|Add19~32_combout\) # (!\corr_long|Add18~31\))) # (!\corr_long|Add17~32_combout\ & (\corr_long|Add19~32_combout\ & !\corr_long|Add18~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add17~32_combout\,
	datab => \corr_long|Add19~32_combout\,
	datad => VCC,
	cin => \corr_long|Add18~31\,
	combout => \corr_long|Add18~32_combout\,
	cout => \corr_long|Add18~33\);

-- Location: LCCOMB_X14_Y4_N16
\corr_long|Add13~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add13~32_combout\ = !\corr_long|Add13~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add13~31\,
	combout => \corr_long|Add13~32_combout\);

-- Location: LCCOMB_X13_Y4_N14
\corr_long|Add14~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~32_combout\ = ((\corr_long|Add13~32_combout\ $ (\corr_long|Add15~32_combout\ $ (!\corr_long|Add14~31\)))) # (GND)
-- \corr_long|Add14~33\ = CARRY((\corr_long|Add13~32_combout\ & ((\corr_long|Add15~32_combout\) # (!\corr_long|Add14~31\))) # (!\corr_long|Add13~32_combout\ & (\corr_long|Add15~32_combout\ & !\corr_long|Add14~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add13~32_combout\,
	datab => \corr_long|Add15~32_combout\,
	datad => VCC,
	cin => \corr_long|Add14~31\,
	combout => \corr_long|Add14~32_combout\,
	cout => \corr_long|Add14~33\);

-- Location: LCCOMB_X12_Y8_N14
\corr_long|Add16~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~32_combout\ = ((\corr_long|Add18~32_combout\ $ (\corr_long|Add14~32_combout\ $ (!\corr_long|Add16~31\)))) # (GND)
-- \corr_long|Add16~33\ = CARRY((\corr_long|Add18~32_combout\ & ((\corr_long|Add14~32_combout\) # (!\corr_long|Add16~31\))) # (!\corr_long|Add18~32_combout\ & (\corr_long|Add14~32_combout\ & !\corr_long|Add16~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add18~32_combout\,
	datab => \corr_long|Add14~32_combout\,
	datad => VCC,
	cin => \corr_long|Add16~31\,
	combout => \corr_long|Add16~32_combout\,
	cout => \corr_long|Add16~33\);

-- Location: LCCOMB_X19_Y10_N16
\corr_long|Add9~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~32_combout\ = !\corr_long|Add9~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add9~31\,
	combout => \corr_long|Add9~32_combout\);

-- Location: LCCOMB_X13_Y8_N16
\corr_long|Add7~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~32_combout\ = !\corr_long|Add7~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add7~31\,
	combout => \corr_long|Add7~32_combout\);

-- Location: LCCOMB_X15_Y8_N16
\corr_long|Add5~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~32_combout\ = !\corr_long|Add5~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add5~31\,
	combout => \corr_long|Add5~32_combout\);

-- Location: LCCOMB_X14_Y8_N14
\corr_long|Add6~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~32_combout\ = ((\corr_long|Add5~32_combout\ $ (\corr_long|Add7~32_combout\ $ (!\corr_long|Add6~31\)))) # (GND)
-- \corr_long|Add6~33\ = CARRY((\corr_long|Add5~32_combout\ & ((\corr_long|Add7~32_combout\) # (!\corr_long|Add6~31\))) # (!\corr_long|Add5~32_combout\ & (\corr_long|Add7~32_combout\ & !\corr_long|Add6~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add5~32_combout\,
	datab => \corr_long|Add7~32_combout\,
	datad => VCC,
	cin => \corr_long|Add6~31\,
	combout => \corr_long|Add6~32_combout\,
	cout => \corr_long|Add6~33\);

-- Location: LCCOMB_X15_Y6_N16
\corr_long|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~32_combout\ = !\corr_long|Add1~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add1~31\,
	combout => \corr_long|Add1~32_combout\);

-- Location: LCCOMB_X14_Y6_N14
\corr_long|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~32_combout\ = ((\corr_long|Add1~32_combout\ $ (\corr_long|Add0~32_combout\ $ (!\corr_long|Add2~31\)))) # (GND)
-- \corr_long|Add2~33\ = CARRY((\corr_long|Add1~32_combout\ & ((\corr_long|Add0~32_combout\) # (!\corr_long|Add2~31\))) # (!\corr_long|Add1~32_combout\ & (\corr_long|Add0~32_combout\ & !\corr_long|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add1~32_combout\,
	datab => \corr_long|Add0~32_combout\,
	datad => VCC,
	cin => \corr_long|Add2~31\,
	combout => \corr_long|Add2~32_combout\,
	cout => \corr_long|Add2~33\);

-- Location: LCCOMB_X14_Y2_N16
\corr_long|Add3~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~32_combout\ = !\corr_long|Add3~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add3~31\,
	combout => \corr_long|Add3~32_combout\);

-- Location: LCCOMB_X13_Y6_N14
\corr_long|Add4~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~32_combout\ = ((\corr_long|Add3~32_combout\ $ (\corr_long|Add2~32_combout\ $ (!\corr_long|Add4~31\)))) # (GND)
-- \corr_long|Add4~33\ = CARRY((\corr_long|Add3~32_combout\ & ((\corr_long|Add2~32_combout\) # (!\corr_long|Add4~31\))) # (!\corr_long|Add3~32_combout\ & (\corr_long|Add2~32_combout\ & !\corr_long|Add4~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~32_combout\,
	datab => \corr_long|Add2~32_combout\,
	datad => VCC,
	cin => \corr_long|Add4~31\,
	combout => \corr_long|Add4~32_combout\,
	cout => \corr_long|Add4~33\);

-- Location: LCCOMB_X13_Y4_N16
\corr_long|Add14~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~34_combout\ = \corr_long|Add14~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add14~33\,
	combout => \corr_long|Add14~34_combout\);

-- Location: LCCOMB_X12_Y8_N16
\corr_long|Add16~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~34_combout\ = (\corr_long|Add14~34_combout\ & ((\corr_long|Add18~34_combout\ & (\corr_long|Add16~33\ & VCC)) # (!\corr_long|Add18~34_combout\ & (!\corr_long|Add16~33\)))) # (!\corr_long|Add14~34_combout\ & ((\corr_long|Add18~34_combout\ & 
-- (!\corr_long|Add16~33\)) # (!\corr_long|Add18~34_combout\ & ((\corr_long|Add16~33\) # (GND)))))
-- \corr_long|Add16~35\ = CARRY((\corr_long|Add14~34_combout\ & (!\corr_long|Add18~34_combout\ & !\corr_long|Add16~33\)) # (!\corr_long|Add14~34_combout\ & ((!\corr_long|Add16~33\) # (!\corr_long|Add18~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add14~34_combout\,
	datab => \corr_long|Add18~34_combout\,
	datad => VCC,
	cin => \corr_long|Add16~33\,
	combout => \corr_long|Add16~34_combout\,
	cout => \corr_long|Add16~35\);

-- Location: LCCOMB_X14_Y8_N16
\corr_long|Add6~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~34_combout\ = \corr_long|Add6~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add6~33\,
	combout => \corr_long|Add6~34_combout\);

-- Location: LCCOMB_X14_Y6_N16
\corr_long|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~34_combout\ = \corr_long|Add2~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add2~33\,
	combout => \corr_long|Add2~34_combout\);

-- Location: LCCOMB_X13_Y6_N16
\corr_long|Add4~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~34_combout\ = (\corr_long|Add2~34_combout\ & (!\corr_long|Add4~33\)) # (!\corr_long|Add2~34_combout\ & ((\corr_long|Add4~33\) # (GND)))
-- \corr_long|Add4~35\ = CARRY((!\corr_long|Add4~33\) # (!\corr_long|Add2~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add2~34_combout\,
	datad => VCC,
	cin => \corr_long|Add4~33\,
	combout => \corr_long|Add4~34_combout\,
	cout => \corr_long|Add4~35\);

-- Location: LCCOMB_X14_Y10_N16
\corr_long|Add12~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~34_combout\ = (\corr_long|Add4~34_combout\ & ((\corr_long|Add8~34_combout\ & (\corr_long|Add12~33\ & VCC)) # (!\corr_long|Add8~34_combout\ & (!\corr_long|Add12~33\)))) # (!\corr_long|Add4~34_combout\ & ((\corr_long|Add8~34_combout\ & 
-- (!\corr_long|Add12~33\)) # (!\corr_long|Add8~34_combout\ & ((\corr_long|Add12~33\) # (GND)))))
-- \corr_long|Add12~35\ = CARRY((\corr_long|Add4~34_combout\ & (!\corr_long|Add8~34_combout\ & !\corr_long|Add12~33\)) # (!\corr_long|Add4~34_combout\ & ((!\corr_long|Add12~33\) # (!\corr_long|Add8~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~34_combout\,
	datab => \corr_long|Add8~34_combout\,
	datad => VCC,
	cin => \corr_long|Add12~33\,
	combout => \corr_long|Add12~34_combout\,
	cout => \corr_long|Add12~35\);

-- Location: LCCOMB_X13_Y10_N16
\corr_long|Add20~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~34_combout\ = (\corr_long|Add12~34_combout\ & ((\corr_long|Add16~34_combout\ & (\corr_long|Add20~33\ & VCC)) # (!\corr_long|Add16~34_combout\ & (!\corr_long|Add20~33\)))) # (!\corr_long|Add12~34_combout\ & ((\corr_long|Add16~34_combout\ & 
-- (!\corr_long|Add20~33\)) # (!\corr_long|Add16~34_combout\ & ((\corr_long|Add20~33\) # (GND)))))
-- \corr_long|Add20~35\ = CARRY((\corr_long|Add12~34_combout\ & (!\corr_long|Add16~34_combout\ & !\corr_long|Add20~33\)) # (!\corr_long|Add12~34_combout\ & ((!\corr_long|Add20~33\) # (!\corr_long|Add16~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add12~34_combout\,
	datab => \corr_long|Add16~34_combout\,
	datad => VCC,
	cin => \corr_long|Add20~33\,
	combout => \corr_long|Add20~34_combout\,
	cout => \corr_long|Add20~35\);

-- Location: LCCOMB_X12_Y8_N18
\corr_long|Add16~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~36_combout\ = !\corr_long|Add16~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add16~35\,
	combout => \corr_long|Add16~36_combout\);

-- Location: LCCOMB_X2_Y6_N4
\clock_divider1|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~4_combout\ = (\clock_divider1|counter\(2) & (\clock_divider1|Add1~3\ $ (GND))) # (!\clock_divider1|counter\(2) & (!\clock_divider1|Add1~3\ & VCC))
-- \clock_divider1|Add1~5\ = CARRY((\clock_divider1|counter\(2) & !\clock_divider1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(2),
	datad => VCC,
	cin => \clock_divider1|Add1~3\,
	combout => \clock_divider1|Add1~4_combout\,
	cout => \clock_divider1|Add1~5\);

-- Location: LCCOMB_X2_Y6_N6
\clock_divider1|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~6_combout\ = (\clock_divider1|counter\(3) & (!\clock_divider1|Add1~5\)) # (!\clock_divider1|counter\(3) & ((\clock_divider1|Add1~5\) # (GND)))
-- \clock_divider1|Add1~7\ = CARRY((!\clock_divider1|Add1~5\) # (!\clock_divider1|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(3),
	datad => VCC,
	cin => \clock_divider1|Add1~5\,
	combout => \clock_divider1|Add1~6_combout\,
	cout => \clock_divider1|Add1~7\);

-- Location: LCCOMB_X2_Y6_N10
\clock_divider1|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~10_combout\ = (\clock_divider1|counter\(5) & (!\clock_divider1|Add1~9\)) # (!\clock_divider1|counter\(5) & ((\clock_divider1|Add1~9\) # (GND)))
-- \clock_divider1|Add1~11\ = CARRY((!\clock_divider1|Add1~9\) # (!\clock_divider1|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(5),
	datad => VCC,
	cin => \clock_divider1|Add1~9\,
	combout => \clock_divider1|Add1~10_combout\,
	cout => \clock_divider1|Add1~11\);

-- Location: LCCOMB_X2_Y6_N12
\clock_divider1|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~12_combout\ = (\clock_divider1|counter\(6) & (\clock_divider1|Add1~11\ $ (GND))) # (!\clock_divider1|counter\(6) & (!\clock_divider1|Add1~11\ & VCC))
-- \clock_divider1|Add1~13\ = CARRY((\clock_divider1|counter\(6) & !\clock_divider1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(6),
	datad => VCC,
	cin => \clock_divider1|Add1~11\,
	combout => \clock_divider1|Add1~12_combout\,
	cout => \clock_divider1|Add1~13\);

-- Location: LCCOMB_X2_Y6_N16
\clock_divider1|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~16_combout\ = (\clock_divider1|counter\(8) & (\clock_divider1|Add1~15\ $ (GND))) # (!\clock_divider1|counter\(8) & (!\clock_divider1|Add1~15\ & VCC))
-- \clock_divider1|Add1~17\ = CARRY((\clock_divider1|counter\(8) & !\clock_divider1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(8),
	datad => VCC,
	cin => \clock_divider1|Add1~15\,
	combout => \clock_divider1|Add1~16_combout\,
	cout => \clock_divider1|Add1~17\);

-- Location: M4K_X11_Y3
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 1,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 1,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	clk1 => \CLK~clkctrl_outclk\,
	ena0 => GND,
	ena1 => GND,
	portadatain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X3_Y13_N17
\ADC_Manager1|ram_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[8]~46_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(8));

-- Location: LCFF_X3_Y13_N25
\ADC_Manager1|ram_counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[12]~54_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(12));

-- Location: LCFF_X3_Y12_N11
\ADC_Manager1|ram_counter[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[21]~72_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(21));

-- Location: LCFF_X3_Y12_N13
\ADC_Manager1|ram_counter[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[22]~74_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(22));

-- Location: LCFF_X25_Y4_N11
\ADC_Manager1|bit_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[5]~42_combout\,
	sdata => \ADC_Manager1|Selector468~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(5));

-- Location: LCFF_X25_Y4_N25
\ADC_Manager1|bit_counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[12]~56_combout\,
	sdata => \ADC_Manager1|Selector461~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(12));

-- Location: LCFF_X25_Y3_N7
\ADC_Manager1|bit_counter[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[19]~70_combout\,
	sdata => \ADC_Manager1|Selector454~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(19));

-- Location: LCFF_X25_Y3_N11
\ADC_Manager1|bit_counter[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[21]~74_combout\,
	sdata => \ADC_Manager1|Selector452~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(21));

-- Location: LCFF_X25_Y3_N13
\ADC_Manager1|bit_counter[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[22]~76_combout\,
	sdata => \ADC_Manager1|Selector451~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(22));

-- Location: LCFF_X25_Y3_N31
\ADC_Manager1|bit_counter[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[31]~94_combout\,
	sdata => \ADC_Manager1|Selector442~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(31));

-- Location: LCFF_X7_Y2_N7
\ADC_Manager1|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[3]~38_combout\,
	sdata => \ADC_Manager1|Selector438~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(3));

-- Location: LCFF_X7_Y2_N11
\ADC_Manager1|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[5]~42_combout\,
	sdata => \ADC_Manager1|Selector436~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(5));

-- Location: LCFF_X7_Y2_N13
\ADC_Manager1|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[6]~44_combout\,
	sdata => \ADC_Manager1|Selector435~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(6));

-- Location: LCFF_X7_Y2_N17
\ADC_Manager1|counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[8]~48_combout\,
	sdata => \ADC_Manager1|Selector433~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(8));

-- Location: LCFF_X7_Y2_N21
\ADC_Manager1|counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[10]~52_combout\,
	sdata => \ADC_Manager1|Selector431~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(10));

-- Location: LCFF_X7_Y2_N25
\ADC_Manager1|counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[12]~56_combout\,
	sdata => \ADC_Manager1|Selector429~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(12));

-- Location: LCFF_X7_Y1_N11
\ADC_Manager1|counter[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[21]~74_combout\,
	sdata => \ADC_Manager1|Selector420~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(21));

-- Location: LCFF_X7_Y1_N13
\ADC_Manager1|counter[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[22]~76_combout\,
	sdata => \ADC_Manager1|Selector419~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(22));

-- Location: LCFF_X7_Y1_N17
\ADC_Manager1|counter[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[24]~80_combout\,
	sdata => \ADC_Manager1|Selector417~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(24));

-- Location: LCCOMB_X3_Y13_N16
\ADC_Manager1|ram_counter[8]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[8]~46_combout\ = (\ADC_Manager1|ram_counter\(8) & (!\ADC_Manager1|ram_counter[7]~45\)) # (!\ADC_Manager1|ram_counter\(8) & ((\ADC_Manager1|ram_counter[7]~45\) # (GND)))
-- \ADC_Manager1|ram_counter[8]~47\ = CARRY((!\ADC_Manager1|ram_counter[7]~45\) # (!\ADC_Manager1|ram_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(8),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[7]~45\,
	combout => \ADC_Manager1|ram_counter[8]~46_combout\,
	cout => \ADC_Manager1|ram_counter[8]~47\);

-- Location: LCCOMB_X3_Y13_N24
\ADC_Manager1|ram_counter[12]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[12]~54_combout\ = (\ADC_Manager1|ram_counter\(12) & (!\ADC_Manager1|ram_counter[11]~53\)) # (!\ADC_Manager1|ram_counter\(12) & ((\ADC_Manager1|ram_counter[11]~53\) # (GND)))
-- \ADC_Manager1|ram_counter[12]~55\ = CARRY((!\ADC_Manager1|ram_counter[11]~53\) # (!\ADC_Manager1|ram_counter\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(12),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[11]~53\,
	combout => \ADC_Manager1|ram_counter[12]~54_combout\,
	cout => \ADC_Manager1|ram_counter[12]~55\);

-- Location: LCCOMB_X3_Y12_N10
\ADC_Manager1|ram_counter[21]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[21]~72_combout\ = (\ADC_Manager1|ram_counter\(21) & (\ADC_Manager1|ram_counter[20]~71\ $ (GND))) # (!\ADC_Manager1|ram_counter\(21) & (!\ADC_Manager1|ram_counter[20]~71\ & VCC))
-- \ADC_Manager1|ram_counter[21]~73\ = CARRY((\ADC_Manager1|ram_counter\(21) & !\ADC_Manager1|ram_counter[20]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(21),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[20]~71\,
	combout => \ADC_Manager1|ram_counter[21]~72_combout\,
	cout => \ADC_Manager1|ram_counter[21]~73\);

-- Location: LCCOMB_X3_Y12_N12
\ADC_Manager1|ram_counter[22]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[22]~74_combout\ = (\ADC_Manager1|ram_counter\(22) & (!\ADC_Manager1|ram_counter[21]~73\)) # (!\ADC_Manager1|ram_counter\(22) & ((\ADC_Manager1|ram_counter[21]~73\) # (GND)))
-- \ADC_Manager1|ram_counter[22]~75\ = CARRY((!\ADC_Manager1|ram_counter[21]~73\) # (!\ADC_Manager1|ram_counter\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(22),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[21]~73\,
	combout => \ADC_Manager1|ram_counter[22]~74_combout\,
	cout => \ADC_Manager1|ram_counter[22]~75\);

-- Location: LCFF_X24_Y2_N7
\ADC_Manager1|data_counts[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[3]~39_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(3));

-- Location: LCFF_X24_Y2_N11
\ADC_Manager1|data_counts[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[5]~43_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(5));

-- Location: LCFF_X24_Y2_N17
\ADC_Manager1|data_counts[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[8]~49_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(8));

-- Location: LCFF_X24_Y1_N7
\ADC_Manager1|data_counts[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[19]~71_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(19));

-- Location: LCFF_X24_Y1_N11
\ADC_Manager1|data_counts[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[21]~75_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(21));

-- Location: LCFF_X24_Y1_N13
\ADC_Manager1|data_counts[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[22]~77_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(22));

-- Location: LCCOMB_X25_Y4_N10
\ADC_Manager1|bit_counter[5]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[5]~42_combout\ = (\ADC_Manager1|bit_counter\(5) & (!\ADC_Manager1|bit_counter[4]~41\)) # (!\ADC_Manager1|bit_counter\(5) & ((\ADC_Manager1|bit_counter[4]~41\) # (GND)))
-- \ADC_Manager1|bit_counter[5]~43\ = CARRY((!\ADC_Manager1|bit_counter[4]~41\) # (!\ADC_Manager1|bit_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(5),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[4]~41\,
	combout => \ADC_Manager1|bit_counter[5]~42_combout\,
	cout => \ADC_Manager1|bit_counter[5]~43\);

-- Location: LCCOMB_X25_Y4_N24
\ADC_Manager1|bit_counter[12]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[12]~56_combout\ = (\ADC_Manager1|bit_counter\(12) & (\ADC_Manager1|bit_counter[11]~55\ $ (GND))) # (!\ADC_Manager1|bit_counter\(12) & (!\ADC_Manager1|bit_counter[11]~55\ & VCC))
-- \ADC_Manager1|bit_counter[12]~57\ = CARRY((\ADC_Manager1|bit_counter\(12) & !\ADC_Manager1|bit_counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(12),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[11]~55\,
	combout => \ADC_Manager1|bit_counter[12]~56_combout\,
	cout => \ADC_Manager1|bit_counter[12]~57\);

-- Location: LCCOMB_X25_Y3_N6
\ADC_Manager1|bit_counter[19]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[19]~70_combout\ = (\ADC_Manager1|bit_counter\(19) & (!\ADC_Manager1|bit_counter[18]~69\)) # (!\ADC_Manager1|bit_counter\(19) & ((\ADC_Manager1|bit_counter[18]~69\) # (GND)))
-- \ADC_Manager1|bit_counter[19]~71\ = CARRY((!\ADC_Manager1|bit_counter[18]~69\) # (!\ADC_Manager1|bit_counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(19),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[18]~69\,
	combout => \ADC_Manager1|bit_counter[19]~70_combout\,
	cout => \ADC_Manager1|bit_counter[19]~71\);

-- Location: LCCOMB_X25_Y3_N10
\ADC_Manager1|bit_counter[21]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[21]~74_combout\ = (\ADC_Manager1|bit_counter\(21) & (!\ADC_Manager1|bit_counter[20]~73\)) # (!\ADC_Manager1|bit_counter\(21) & ((\ADC_Manager1|bit_counter[20]~73\) # (GND)))
-- \ADC_Manager1|bit_counter[21]~75\ = CARRY((!\ADC_Manager1|bit_counter[20]~73\) # (!\ADC_Manager1|bit_counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(21),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[20]~73\,
	combout => \ADC_Manager1|bit_counter[21]~74_combout\,
	cout => \ADC_Manager1|bit_counter[21]~75\);

-- Location: LCCOMB_X25_Y3_N12
\ADC_Manager1|bit_counter[22]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[22]~76_combout\ = (\ADC_Manager1|bit_counter\(22) & (\ADC_Manager1|bit_counter[21]~75\ $ (GND))) # (!\ADC_Manager1|bit_counter\(22) & (!\ADC_Manager1|bit_counter[21]~75\ & VCC))
-- \ADC_Manager1|bit_counter[22]~77\ = CARRY((\ADC_Manager1|bit_counter\(22) & !\ADC_Manager1|bit_counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(22),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[21]~75\,
	combout => \ADC_Manager1|bit_counter[22]~76_combout\,
	cout => \ADC_Manager1|bit_counter[22]~77\);

-- Location: LCCOMB_X25_Y3_N28
\ADC_Manager1|bit_counter[30]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[30]~92_combout\ = (\ADC_Manager1|bit_counter\(30) & (\ADC_Manager1|bit_counter[29]~91\ $ (GND))) # (!\ADC_Manager1|bit_counter\(30) & (!\ADC_Manager1|bit_counter[29]~91\ & VCC))
-- \ADC_Manager1|bit_counter[30]~93\ = CARRY((\ADC_Manager1|bit_counter\(30) & !\ADC_Manager1|bit_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(30),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[29]~91\,
	combout => \ADC_Manager1|bit_counter[30]~92_combout\,
	cout => \ADC_Manager1|bit_counter[30]~93\);

-- Location: LCCOMB_X25_Y3_N30
\ADC_Manager1|bit_counter[31]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[31]~94_combout\ = \ADC_Manager1|bit_counter[30]~93\ $ (\ADC_Manager1|bit_counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|bit_counter\(31),
	cin => \ADC_Manager1|bit_counter[30]~93\,
	combout => \ADC_Manager1|bit_counter[31]~94_combout\);

-- Location: LCCOMB_X7_Y2_N6
\ADC_Manager1|counter[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[3]~38_combout\ = (\ADC_Manager1|counter\(3) & (!\ADC_Manager1|counter[2]~37\)) # (!\ADC_Manager1|counter\(3) & ((\ADC_Manager1|counter[2]~37\) # (GND)))
-- \ADC_Manager1|counter[3]~39\ = CARRY((!\ADC_Manager1|counter[2]~37\) # (!\ADC_Manager1|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(3),
	datad => VCC,
	cin => \ADC_Manager1|counter[2]~37\,
	combout => \ADC_Manager1|counter[3]~38_combout\,
	cout => \ADC_Manager1|counter[3]~39\);

-- Location: LCCOMB_X7_Y2_N10
\ADC_Manager1|counter[5]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[5]~42_combout\ = (\ADC_Manager1|counter\(5) & (!\ADC_Manager1|counter[4]~41\)) # (!\ADC_Manager1|counter\(5) & ((\ADC_Manager1|counter[4]~41\) # (GND)))
-- \ADC_Manager1|counter[5]~43\ = CARRY((!\ADC_Manager1|counter[4]~41\) # (!\ADC_Manager1|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(5),
	datad => VCC,
	cin => \ADC_Manager1|counter[4]~41\,
	combout => \ADC_Manager1|counter[5]~42_combout\,
	cout => \ADC_Manager1|counter[5]~43\);

-- Location: LCCOMB_X7_Y2_N12
\ADC_Manager1|counter[6]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[6]~44_combout\ = (\ADC_Manager1|counter\(6) & (\ADC_Manager1|counter[5]~43\ $ (GND))) # (!\ADC_Manager1|counter\(6) & (!\ADC_Manager1|counter[5]~43\ & VCC))
-- \ADC_Manager1|counter[6]~45\ = CARRY((\ADC_Manager1|counter\(6) & !\ADC_Manager1|counter[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(6),
	datad => VCC,
	cin => \ADC_Manager1|counter[5]~43\,
	combout => \ADC_Manager1|counter[6]~44_combout\,
	cout => \ADC_Manager1|counter[6]~45\);

-- Location: LCCOMB_X7_Y2_N16
\ADC_Manager1|counter[8]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[8]~48_combout\ = (\ADC_Manager1|counter\(8) & (\ADC_Manager1|counter[7]~47\ $ (GND))) # (!\ADC_Manager1|counter\(8) & (!\ADC_Manager1|counter[7]~47\ & VCC))
-- \ADC_Manager1|counter[8]~49\ = CARRY((\ADC_Manager1|counter\(8) & !\ADC_Manager1|counter[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(8),
	datad => VCC,
	cin => \ADC_Manager1|counter[7]~47\,
	combout => \ADC_Manager1|counter[8]~48_combout\,
	cout => \ADC_Manager1|counter[8]~49\);

-- Location: LCCOMB_X7_Y2_N20
\ADC_Manager1|counter[10]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[10]~52_combout\ = (\ADC_Manager1|counter\(10) & (\ADC_Manager1|counter[9]~51\ $ (GND))) # (!\ADC_Manager1|counter\(10) & (!\ADC_Manager1|counter[9]~51\ & VCC))
-- \ADC_Manager1|counter[10]~53\ = CARRY((\ADC_Manager1|counter\(10) & !\ADC_Manager1|counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(10),
	datad => VCC,
	cin => \ADC_Manager1|counter[9]~51\,
	combout => \ADC_Manager1|counter[10]~52_combout\,
	cout => \ADC_Manager1|counter[10]~53\);

-- Location: LCCOMB_X7_Y2_N24
\ADC_Manager1|counter[12]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[12]~56_combout\ = (\ADC_Manager1|counter\(12) & (\ADC_Manager1|counter[11]~55\ $ (GND))) # (!\ADC_Manager1|counter\(12) & (!\ADC_Manager1|counter[11]~55\ & VCC))
-- \ADC_Manager1|counter[12]~57\ = CARRY((\ADC_Manager1|counter\(12) & !\ADC_Manager1|counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(12),
	datad => VCC,
	cin => \ADC_Manager1|counter[11]~55\,
	combout => \ADC_Manager1|counter[12]~56_combout\,
	cout => \ADC_Manager1|counter[12]~57\);

-- Location: LCCOMB_X7_Y1_N10
\ADC_Manager1|counter[21]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[21]~74_combout\ = (\ADC_Manager1|counter\(21) & (!\ADC_Manager1|counter[20]~73\)) # (!\ADC_Manager1|counter\(21) & ((\ADC_Manager1|counter[20]~73\) # (GND)))
-- \ADC_Manager1|counter[21]~75\ = CARRY((!\ADC_Manager1|counter[20]~73\) # (!\ADC_Manager1|counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(21),
	datad => VCC,
	cin => \ADC_Manager1|counter[20]~73\,
	combout => \ADC_Manager1|counter[21]~74_combout\,
	cout => \ADC_Manager1|counter[21]~75\);

-- Location: LCCOMB_X7_Y1_N12
\ADC_Manager1|counter[22]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[22]~76_combout\ = (\ADC_Manager1|counter\(22) & (\ADC_Manager1|counter[21]~75\ $ (GND))) # (!\ADC_Manager1|counter\(22) & (!\ADC_Manager1|counter[21]~75\ & VCC))
-- \ADC_Manager1|counter[22]~77\ = CARRY((\ADC_Manager1|counter\(22) & !\ADC_Manager1|counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(22),
	datad => VCC,
	cin => \ADC_Manager1|counter[21]~75\,
	combout => \ADC_Manager1|counter[22]~76_combout\,
	cout => \ADC_Manager1|counter[22]~77\);

-- Location: LCCOMB_X7_Y1_N16
\ADC_Manager1|counter[24]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[24]~80_combout\ = (\ADC_Manager1|counter\(24) & (\ADC_Manager1|counter[23]~79\ $ (GND))) # (!\ADC_Manager1|counter\(24) & (!\ADC_Manager1|counter[23]~79\ & VCC))
-- \ADC_Manager1|counter[24]~81\ = CARRY((\ADC_Manager1|counter\(24) & !\ADC_Manager1|counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(24),
	datad => VCC,
	cin => \ADC_Manager1|counter[23]~79\,
	combout => \ADC_Manager1|counter[24]~80_combout\,
	cout => \ADC_Manager1|counter[24]~81\);

-- Location: LCCOMB_X2_Y4_N26
\UART_Controller_1|uart_clk_divider|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~26_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(13) & (!\UART_Controller_1|uart_clk_divider|Add1~25\)) # (!\UART_Controller_1|uart_clk_divider|counter\(13) & 
-- ((\UART_Controller_1|uart_clk_divider|Add1~25\) # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~27\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~25\) # (!\UART_Controller_1|uart_clk_divider|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(13),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~25\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~26_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~27\);

-- Location: LCCOMB_X24_Y2_N6
\ADC_Manager1|data_counts[3]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[3]~39_combout\ = (\ADC_Manager1|data_counts\(3) & (!\ADC_Manager1|data_counts[2]~38\)) # (!\ADC_Manager1|data_counts\(3) & ((\ADC_Manager1|data_counts[2]~38\) # (GND)))
-- \ADC_Manager1|data_counts[3]~40\ = CARRY((!\ADC_Manager1|data_counts[2]~38\) # (!\ADC_Manager1|data_counts\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(3),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[2]~38\,
	combout => \ADC_Manager1|data_counts[3]~39_combout\,
	cout => \ADC_Manager1|data_counts[3]~40\);

-- Location: LCCOMB_X24_Y2_N10
\ADC_Manager1|data_counts[5]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[5]~43_combout\ = (\ADC_Manager1|data_counts\(5) & (!\ADC_Manager1|data_counts[4]~42\)) # (!\ADC_Manager1|data_counts\(5) & ((\ADC_Manager1|data_counts[4]~42\) # (GND)))
-- \ADC_Manager1|data_counts[5]~44\ = CARRY((!\ADC_Manager1|data_counts[4]~42\) # (!\ADC_Manager1|data_counts\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(5),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[4]~42\,
	combout => \ADC_Manager1|data_counts[5]~43_combout\,
	cout => \ADC_Manager1|data_counts[5]~44\);

-- Location: LCCOMB_X24_Y2_N16
\ADC_Manager1|data_counts[8]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[8]~49_combout\ = (\ADC_Manager1|data_counts\(8) & (\ADC_Manager1|data_counts[7]~48\ $ (GND))) # (!\ADC_Manager1|data_counts\(8) & (!\ADC_Manager1|data_counts[7]~48\ & VCC))
-- \ADC_Manager1|data_counts[8]~50\ = CARRY((\ADC_Manager1|data_counts\(8) & !\ADC_Manager1|data_counts[7]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(8),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[7]~48\,
	combout => \ADC_Manager1|data_counts[8]~49_combout\,
	cout => \ADC_Manager1|data_counts[8]~50\);

-- Location: LCCOMB_X24_Y1_N6
\ADC_Manager1|data_counts[19]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[19]~71_combout\ = (\ADC_Manager1|data_counts\(19) & (!\ADC_Manager1|data_counts[18]~70\)) # (!\ADC_Manager1|data_counts\(19) & ((\ADC_Manager1|data_counts[18]~70\) # (GND)))
-- \ADC_Manager1|data_counts[19]~72\ = CARRY((!\ADC_Manager1|data_counts[18]~70\) # (!\ADC_Manager1|data_counts\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(19),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[18]~70\,
	combout => \ADC_Manager1|data_counts[19]~71_combout\,
	cout => \ADC_Manager1|data_counts[19]~72\);

-- Location: LCCOMB_X24_Y1_N10
\ADC_Manager1|data_counts[21]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[21]~75_combout\ = (\ADC_Manager1|data_counts\(21) & (!\ADC_Manager1|data_counts[20]~74\)) # (!\ADC_Manager1|data_counts\(21) & ((\ADC_Manager1|data_counts[20]~74\) # (GND)))
-- \ADC_Manager1|data_counts[21]~76\ = CARRY((!\ADC_Manager1|data_counts[20]~74\) # (!\ADC_Manager1|data_counts\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(21),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[20]~74\,
	combout => \ADC_Manager1|data_counts[21]~75_combout\,
	cout => \ADC_Manager1|data_counts[21]~76\);

-- Location: LCCOMB_X24_Y1_N12
\ADC_Manager1|data_counts[22]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[22]~77_combout\ = (\ADC_Manager1|data_counts\(22) & (\ADC_Manager1|data_counts[21]~76\ $ (GND))) # (!\ADC_Manager1|data_counts\(22) & (!\ADC_Manager1|data_counts[21]~76\ & VCC))
-- \ADC_Manager1|data_counts[22]~78\ = CARRY((\ADC_Manager1|data_counts\(22) & !\ADC_Manager1|data_counts[21]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(22),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[21]~76\,
	combout => \ADC_Manager1|data_counts[22]~77_combout\,
	cout => \ADC_Manager1|data_counts[22]~78\);

-- Location: LCFF_X3_Y2_N21
\ADC_Manager1|c_01_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(6),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(6));

-- Location: LCFF_X1_Y3_N7
\ADC_Manager1|c_01_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(2),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(2));

-- Location: LCFF_X3_Y2_N17
\ADC_Manager1|c_11_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(9),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(9));

-- Location: LCFF_X3_Y3_N3
\ADC_Manager1|c_11_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_11_value[8]~feeder_combout\,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(8));

-- Location: LCCOMB_X1_Y3_N30
\ADC_Manager1|LessThan9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~0_combout\ = (\ADC_Manager1|c_01_value\(5)) # ((\ADC_Manager1|c_01_value\(2)) # ((\ADC_Manager1|c_01_value\(4)) # (\ADC_Manager1|c_01_value\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(5),
	datab => \ADC_Manager1|c_01_value\(2),
	datac => \ADC_Manager1|c_01_value\(4),
	datad => \ADC_Manager1|c_01_value\(3),
	combout => \ADC_Manager1|LessThan9~0_combout\);

-- Location: LCCOMB_X1_Y3_N28
\ADC_Manager1|LessThan9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~1_combout\ = (\ADC_Manager1|c_01_value\(8)) # ((\ADC_Manager1|c_01_value\(7)) # ((\ADC_Manager1|c_01_value\(9)) # (\ADC_Manager1|c_01_value\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(8),
	datab => \ADC_Manager1|c_01_value\(7),
	datac => \ADC_Manager1|c_01_value\(9),
	datad => \ADC_Manager1|c_01_value\(6),
	combout => \ADC_Manager1|LessThan9~1_combout\);

-- Location: LCCOMB_X1_Y3_N26
\ADC_Manager1|LessThan9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~2_combout\ = (\ADC_Manager1|c_01_value\(10)) # ((\ADC_Manager1|LessThan9~1_combout\) # ((\ADC_Manager1|LessThan9~0_combout\) # (\ADC_Manager1|c_01_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(10),
	datab => \ADC_Manager1|LessThan9~1_combout\,
	datac => \ADC_Manager1|LessThan9~0_combout\,
	datad => \ADC_Manager1|c_01_value\(11),
	combout => \ADC_Manager1|LessThan9~2_combout\);

-- Location: LCCOMB_X4_Y3_N2
\ADC_Manager1|data_buffer[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~1_combout\ = (\ADC_Manager1|c_10_value\(6)) # ((\ADC_Manager1|c_10_value\(3)) # ((\ADC_Manager1|c_10_value\(5)) # (\ADC_Manager1|c_10_value\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(6),
	datab => \ADC_Manager1|c_10_value\(3),
	datac => \ADC_Manager1|c_10_value\(5),
	datad => \ADC_Manager1|c_10_value\(4),
	combout => \ADC_Manager1|data_buffer[2]~1_combout\);

-- Location: LCCOMB_X4_Y3_N0
\ADC_Manager1|data_buffer[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~2_combout\ = (\ADC_Manager1|c_10_value\(9)) # ((\ADC_Manager1|c_10_value\(10)) # ((\ADC_Manager1|c_10_value\(8)) # (\ADC_Manager1|c_10_value\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(9),
	datab => \ADC_Manager1|c_10_value\(10),
	datac => \ADC_Manager1|c_10_value\(8),
	datad => \ADC_Manager1|c_10_value\(7),
	combout => \ADC_Manager1|data_buffer[2]~2_combout\);

-- Location: LCCOMB_X4_Y3_N30
\ADC_Manager1|data_buffer[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~3_combout\ = (\ADC_Manager1|c_10_value\(2)) # ((\ADC_Manager1|data_buffer[2]~2_combout\) # ((\ADC_Manager1|c_10_value\(11)) # (\ADC_Manager1|data_buffer[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(2),
	datab => \ADC_Manager1|data_buffer[2]~2_combout\,
	datac => \ADC_Manager1|c_10_value\(11),
	datad => \ADC_Manager1|data_buffer[2]~1_combout\,
	combout => \ADC_Manager1|data_buffer[2]~3_combout\);

-- Location: LCCOMB_X4_Y2_N28
\ADC_Manager1|LessThan21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan21~0_combout\ = (\ADC_Manager1|c_11_value\(2)) # ((\ADC_Manager1|c_11_value\(4)) # ((\ADC_Manager1|c_11_value\(3)) # (\ADC_Manager1|c_11_value\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(2),
	datab => \ADC_Manager1|c_11_value\(4),
	datac => \ADC_Manager1|c_11_value\(3),
	datad => \ADC_Manager1|c_11_value\(5),
	combout => \ADC_Manager1|LessThan21~0_combout\);

-- Location: LCCOMB_X4_Y2_N30
\ADC_Manager1|LessThan21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan21~1_combout\ = (\ADC_Manager1|c_11_value\(7)) # ((\ADC_Manager1|c_11_value\(6)) # ((\ADC_Manager1|c_11_value\(8)) # (\ADC_Manager1|c_11_value\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(7),
	datab => \ADC_Manager1|c_11_value\(6),
	datac => \ADC_Manager1|c_11_value\(8),
	datad => \ADC_Manager1|c_11_value\(9),
	combout => \ADC_Manager1|LessThan21~1_combout\);

-- Location: LCCOMB_X4_Y2_N0
\ADC_Manager1|LessThan21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan21~2_combout\ = (\ADC_Manager1|c_11_value\(11)) # ((\ADC_Manager1|LessThan21~1_combout\) # ((\ADC_Manager1|c_11_value\(10)) # (\ADC_Manager1|LessThan21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(11),
	datab => \ADC_Manager1|LessThan21~1_combout\,
	datac => \ADC_Manager1|c_11_value\(10),
	datad => \ADC_Manager1|LessThan21~0_combout\,
	combout => \ADC_Manager1|LessThan21~2_combout\);

-- Location: LCCOMB_X4_Y2_N2
\ADC_Manager1|data_buffer[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~5_combout\ = (\ADC_Manager1|LessThan18~22_combout\ & (\ADC_Manager1|LessThan19~22_combout\ & (\ADC_Manager1|LessThan20~22_combout\ & \ADC_Manager1|LessThan21~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan18~22_combout\,
	datab => \ADC_Manager1|LessThan19~22_combout\,
	datac => \ADC_Manager1|LessThan20~22_combout\,
	datad => \ADC_Manager1|LessThan21~2_combout\,
	combout => \ADC_Manager1|data_buffer[2]~5_combout\);

-- Location: LCCOMB_X6_Y3_N24
\ADC_Manager1|data_buffer[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~9_combout\ = (!\ADC_Manager1|process_1~2_combout\ & (((!\ADC_Manager1|LessThan6~22_combout\) # (!\ADC_Manager1|LessThan8~22_combout\)) # (!\ADC_Manager1|LessThan7~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan7~22_combout\,
	datab => \ADC_Manager1|LessThan8~22_combout\,
	datac => \ADC_Manager1|LessThan6~22_combout\,
	datad => \ADC_Manager1|process_1~2_combout\,
	combout => \ADC_Manager1|data_buffer[2]~9_combout\);

-- Location: LCCOMB_X6_Y3_N10
\ADC_Manager1|data_buffer[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~10_combout\ = (\ADC_Manager1|data_buffer[2]~9_combout\ & ((\ADC_Manager1|process_1~1_combout\ & (!\ADC_Manager1|data_buffer[2]~5_combout\)) # (!\ADC_Manager1|process_1~1_combout\ & ((!\ADC_Manager1|LessThan17~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[2]~5_combout\,
	datab => \ADC_Manager1|LessThan17~2_combout\,
	datac => \ADC_Manager1|data_buffer[2]~9_combout\,
	datad => \ADC_Manager1|process_1~1_combout\,
	combout => \ADC_Manager1|data_buffer[2]~10_combout\);

-- Location: LCFF_X2_Y6_N17
\clock_divider1|counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(8));

-- Location: LCFF_X2_Y6_N13
\clock_divider1|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(6));

-- Location: LCFF_X2_Y6_N11
\clock_divider1|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(5));

-- Location: LCFF_X2_Y6_N7
\clock_divider1|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(3));

-- Location: LCCOMB_X1_Y6_N6
\clock_divider1|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~2_combout\ = (!\clock_divider1|counter\(4) & (!\clock_divider1|counter\(6) & (!\clock_divider1|counter\(5) & !\clock_divider1|counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(4),
	datab => \clock_divider1|counter\(6),
	datac => \clock_divider1|counter\(5),
	datad => \clock_divider1|counter\(3),
	combout => \clock_divider1|LessThan0~2_combout\);

-- Location: LCFF_X5_Y5_N21
\UART_Controller_1|uart_tx_1|data_send[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(5));

-- Location: LCFF_X5_Y5_N29
\UART_Controller_1|uart_tx_1|data_send[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(4));

-- Location: LCCOMB_X5_Y5_N20
\UART_Controller_1|uart_tx_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~0_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & (((\UART_Controller_1|uart_tx_1|data_send\(5)) # (\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|data_index\(0) & 
-- (\UART_Controller_1|uart_tx_1|data_send\(4) & ((!\UART_Controller_1|uart_tx_1|data_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_index\(0),
	datab => \UART_Controller_1|uart_tx_1|data_send\(4),
	datac => \UART_Controller_1|uart_tx_1|data_send\(5),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Mux0~0_combout\);

-- Location: LCFF_X5_Y5_N13
\UART_Controller_1|uart_tx_1|data_send[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_send[2]~feeder_combout\,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(2));

-- Location: LCFF_X12_Y11_N7
\corr_long|temp_int[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~2_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(2));

-- Location: LCFF_X13_Y11_N11
\corr_long|temp_int[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~3_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(3));

-- Location: LCFF_X12_Y11_N5
\corr_long|temp_int[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~4_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(4));

-- Location: LCFF_X12_Y11_N13
\corr_long|temp_int[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~6_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(6));

-- Location: LCFF_X12_Y11_N3
\corr_long|temp_int[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~7_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(7));

-- Location: LCFF_X12_Y11_N9
\corr_long|temp_int[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~8_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(8));

-- Location: LCFF_X13_Y10_N27
\corr_long|temp_int[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~10_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(10));

-- Location: LCFF_X13_Y10_N21
\corr_long|temp_int[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~11_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(11));

-- Location: LCFF_X12_Y10_N21
\corr_long|temp_int[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~12_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(12));

-- Location: LCFF_X12_Y10_N31
\corr_long|temp_int[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~13_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(13));

-- Location: LCFF_X13_Y10_N23
\corr_long|temp_int[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~14_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(14));

-- Location: LCFF_X13_Y10_N25
\corr_long|temp_int[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~15_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(15));

-- Location: LCFF_X12_Y10_N29
\corr_long|temp_int[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~17_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(17));

-- Location: LCFF_X12_Y10_N27
\corr_long|temp_int[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~18_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(18));

-- Location: LCFF_X7_Y6_N1
\ADC_Manager1|c_preamb_func[48][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][0]~regout\);

-- Location: LCCOMB_X21_Y13_N12
\ADC_Manager1|Selector406~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector406~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|c_short_func_input_index\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Selector406~0_combout\);

-- Location: LCCOMB_X4_Y5_N16
\UART_Controller_1|uart_tx_1|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Add0~0_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & \UART_Controller_1|uart_tx_1|data_index\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_tx_1|data_index\(0),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Add0~0_combout\);

-- Location: LCCOMB_X12_Y11_N6
\corr_long|temp_int~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~2_combout\ = (!\corr_long|first_part~regout\ & \corr_long|Add23~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datad => \corr_long|Add23~4_combout\,
	combout => \corr_long|temp_int~2_combout\);

-- Location: LCCOMB_X13_Y11_N10
\corr_long|temp_int~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~3_combout\ = (!\corr_long|first_part~regout\ & \corr_long|Add23~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datad => \corr_long|Add23~6_combout\,
	combout => \corr_long|temp_int~3_combout\);

-- Location: LCCOMB_X12_Y11_N4
\corr_long|temp_int~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~4_combout\ = (!\corr_long|first_part~regout\ & \corr_long|Add23~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datad => \corr_long|Add23~8_combout\,
	combout => \corr_long|temp_int~4_combout\);

-- Location: LCCOMB_X12_Y11_N12
\corr_long|temp_int~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~6_combout\ = (!\corr_long|first_part~regout\ & \corr_long|Add23~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datad => \corr_long|Add23~12_combout\,
	combout => \corr_long|temp_int~6_combout\);

-- Location: LCCOMB_X12_Y11_N2
\corr_long|temp_int~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~7_combout\ = (!\corr_long|first_part~regout\ & \corr_long|Add23~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datad => \corr_long|Add23~14_combout\,
	combout => \corr_long|temp_int~7_combout\);

-- Location: LCCOMB_X12_Y11_N8
\corr_long|temp_int~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~8_combout\ = (!\corr_long|first_part~regout\ & \corr_long|Add23~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datad => \corr_long|Add23~16_combout\,
	combout => \corr_long|temp_int~8_combout\);

-- Location: LCCOMB_X13_Y10_N26
\corr_long|temp_int~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~10_combout\ = (!\corr_long|first_part~regout\ & \corr_long|Add23~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \corr_long|first_part~regout\,
	datad => \corr_long|Add23~20_combout\,
	combout => \corr_long|temp_int~10_combout\);

-- Location: LCCOMB_X13_Y10_N20
\corr_long|temp_int~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~11_combout\ = (!\corr_long|first_part~regout\ & \corr_long|Add23~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datad => \corr_long|Add23~22_combout\,
	combout => \corr_long|temp_int~11_combout\);

-- Location: LCCOMB_X12_Y10_N20
\corr_long|temp_int~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~12_combout\ = (!\corr_long|first_part~regout\ & \corr_long|Add23~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \corr_long|first_part~regout\,
	datad => \corr_long|Add23~24_combout\,
	combout => \corr_long|temp_int~12_combout\);

-- Location: LCCOMB_X12_Y10_N30
\corr_long|temp_int~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~13_combout\ = (!\corr_long|first_part~regout\ & \corr_long|Add23~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \corr_long|Add23~26_combout\,
	combout => \corr_long|temp_int~13_combout\);

-- Location: LCCOMB_X13_Y10_N22
\corr_long|temp_int~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~14_combout\ = (!\corr_long|first_part~regout\ & \corr_long|Add23~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \corr_long|first_part~regout\,
	datad => \corr_long|Add23~28_combout\,
	combout => \corr_long|temp_int~14_combout\);

-- Location: LCCOMB_X13_Y10_N24
\corr_long|temp_int~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~15_combout\ = (\corr_long|Add23~30_combout\ & !\corr_long|first_part~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|Add23~30_combout\,
	datac => \corr_long|first_part~regout\,
	combout => \corr_long|temp_int~15_combout\);

-- Location: LCCOMB_X12_Y10_N28
\corr_long|temp_int~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~17_combout\ = (!\corr_long|first_part~regout\ & \corr_long|Add23~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \corr_long|Add23~34_combout\,
	combout => \corr_long|temp_int~17_combout\);

-- Location: LCCOMB_X12_Y10_N26
\corr_long|temp_int~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~18_combout\ = (!\corr_long|first_part~regout\ & \corr_long|Add23~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \corr_long|first_part~regout\,
	datad => \corr_long|Add23~36_combout\,
	combout => \corr_long|temp_int~18_combout\);

-- Location: LCCOMB_X2_Y12_N6
\ADC_Manager1|LessThan2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~5_combout\ = (!\ADC_Manager1|ram_counter\(21) & (!\ADC_Manager1|ram_counter\(20) & (!\ADC_Manager1|ram_counter\(22) & !\ADC_Manager1|ram_counter\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(21),
	datab => \ADC_Manager1|ram_counter\(20),
	datac => \ADC_Manager1|ram_counter\(22),
	datad => \ADC_Manager1|ram_counter\(23),
	combout => \ADC_Manager1|LessThan2~5_combout\);

-- Location: LCCOMB_X26_Y4_N18
\ADC_Manager1|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~3_combout\ = (!\ADC_Manager1|bit_counter\(13) & (!\ADC_Manager1|bit_counter\(14) & (!\ADC_Manager1|bit_counter\(15) & !\ADC_Manager1|bit_counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(13),
	datab => \ADC_Manager1|bit_counter\(14),
	datac => \ADC_Manager1|bit_counter\(15),
	datad => \ADC_Manager1|bit_counter\(12),
	combout => \ADC_Manager1|Equal2~3_combout\);

-- Location: LCCOMB_X24_Y3_N12
\ADC_Manager1|Equal2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~6_combout\ = (!\ADC_Manager1|bit_counter\(21) & (!\ADC_Manager1|bit_counter\(22) & (!\ADC_Manager1|bit_counter\(20) & !\ADC_Manager1|bit_counter\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(21),
	datab => \ADC_Manager1|bit_counter\(22),
	datac => \ADC_Manager1|bit_counter\(20),
	datad => \ADC_Manager1|bit_counter\(23),
	combout => \ADC_Manager1|Equal2~6_combout\);

-- Location: LCCOMB_X3_Y11_N4
\ADC_Manager1|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~1_combout\ = (!\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Equal0~1_combout\);

-- Location: LCCOMB_X3_Y11_N30
\ADC_Manager1|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~2_combout\ = (!\ADC_Manager1|ram_counter\(5) & !\ADC_Manager1|ram_counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|ram_counter\(4),
	combout => \ADC_Manager1|Equal0~2_combout\);

-- Location: LCCOMB_X3_Y11_N28
\ADC_Manager1|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~3_combout\ = (\ADC_Manager1|ram_counter\(7) & (\ADC_Manager1|Equal0~2_combout\ & (\ADC_Manager1|Equal0~1_combout\ & !\ADC_Manager1|ram_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(7),
	datab => \ADC_Manager1|Equal0~2_combout\,
	datac => \ADC_Manager1|Equal0~1_combout\,
	datad => \ADC_Manager1|ram_counter\(6),
	combout => \ADC_Manager1|Equal0~3_combout\);

-- Location: LCCOMB_X21_Y13_N4
\ADC_Manager1|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector2~0_combout\ = (!\ADC_Manager1|main_state.idle~regout\ & (((\ADC_Manager1|c_short_func_input_index\(0) & \ADC_Manager1|Mux246~1_combout\)) # (!\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Mux246~1_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|main_state.idle~regout\,
	combout => \ADC_Manager1|Selector2~0_combout\);

-- Location: LCCOMB_X8_Y2_N28
\ADC_Manager1|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~0_combout\ = (!\ADC_Manager1|counter\(0) & (\ADC_Manager1|counter\(3) & (\ADC_Manager1|counter\(2) & \ADC_Manager1|counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(0),
	datab => \ADC_Manager1|counter\(3),
	datac => \ADC_Manager1|counter\(2),
	datad => \ADC_Manager1|counter\(1),
	combout => \ADC_Manager1|Equal1~0_combout\);

-- Location: LCCOMB_X6_Y2_N12
\ADC_Manager1|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~1_combout\ = (!\ADC_Manager1|counter\(6) & (!\ADC_Manager1|counter\(7) & (!\ADC_Manager1|counter\(5) & \ADC_Manager1|counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(6),
	datab => \ADC_Manager1|counter\(7),
	datac => \ADC_Manager1|counter\(5),
	datad => \ADC_Manager1|counter\(4),
	combout => \ADC_Manager1|Equal1~1_combout\);

-- Location: LCCOMB_X6_Y2_N14
\ADC_Manager1|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~2_combout\ = (!\ADC_Manager1|counter\(11) & (!\ADC_Manager1|counter\(10) & (!\ADC_Manager1|counter\(8) & !\ADC_Manager1|counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(11),
	datab => \ADC_Manager1|counter\(10),
	datac => \ADC_Manager1|counter\(8),
	datad => \ADC_Manager1|counter\(9),
	combout => \ADC_Manager1|Equal1~2_combout\);

-- Location: LCCOMB_X6_Y2_N8
\ADC_Manager1|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~3_combout\ = (!\ADC_Manager1|counter\(14) & (!\ADC_Manager1|counter\(12) & (!\ADC_Manager1|counter\(13) & !\ADC_Manager1|counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(14),
	datab => \ADC_Manager1|counter\(12),
	datac => \ADC_Manager1|counter\(13),
	datad => \ADC_Manager1|counter\(15),
	combout => \ADC_Manager1|Equal1~3_combout\);

-- Location: LCCOMB_X6_Y2_N22
\ADC_Manager1|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~4_combout\ = (\ADC_Manager1|Equal1~1_combout\ & (\ADC_Manager1|Equal1~3_combout\ & (\ADC_Manager1|Equal1~2_combout\ & \ADC_Manager1|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal1~1_combout\,
	datab => \ADC_Manager1|Equal1~3_combout\,
	datac => \ADC_Manager1|Equal1~2_combout\,
	datad => \ADC_Manager1|Equal1~0_combout\,
	combout => \ADC_Manager1|Equal1~4_combout\);

-- Location: LCCOMB_X8_Y1_N6
\ADC_Manager1|Equal1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~6_combout\ = (!\ADC_Manager1|counter\(22) & (!\ADC_Manager1|counter\(20) & (!\ADC_Manager1|counter\(23) & !\ADC_Manager1|counter\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(22),
	datab => \ADC_Manager1|counter\(20),
	datac => \ADC_Manager1|counter\(23),
	datad => \ADC_Manager1|counter\(21),
	combout => \ADC_Manager1|Equal1~6_combout\);

-- Location: LCCOMB_X14_Y13_N10
\ADC_Manager1|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector4~0_combout\ = (\ADC_Manager1|Selector2~0_combout\ & (((\ADC_Manager1|Equal1~4_combout\ & \ADC_Manager1|Equal1~9_combout\)) # (!\ADC_Manager1|main_state.waiting_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal1~4_combout\,
	datab => \ADC_Manager1|Equal1~9_combout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|Selector2~0_combout\,
	combout => \ADC_Manager1|Selector4~0_combout\);

-- Location: LCCOMB_X9_Y10_N16
\ADC_Manager1|LessThan5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~1_combout\ = (\corr_long|output_int\(3)) # ((\corr_long|output_int\(5)) # ((\corr_long|output_int\(6)) # (\corr_long|output_int\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_int\(3),
	datab => \corr_long|output_int\(5),
	datac => \corr_long|output_int\(6),
	datad => \corr_long|output_int\(4),
	combout => \ADC_Manager1|LessThan5~1_combout\);

-- Location: LCCOMB_X9_Y10_N12
\ADC_Manager1|LessThan5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~5_combout\ = (\corr_long|output_int\(13)) # ((\corr_long|output_int\(16)) # ((\corr_long|output_int\(15)) # (\corr_long|output_int\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_int\(13),
	datab => \corr_long|output_int\(16),
	datac => \corr_long|output_int\(15),
	datad => \corr_long|output_int\(14),
	combout => \ADC_Manager1|LessThan5~5_combout\);

-- Location: LCFF_X1_Y4_N3
\UART_Controller_1|uart_clk_divider|counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(13));

-- Location: LCCOMB_X1_Y4_N6
\UART_Controller_1|uart_clk_divider|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~1_combout\ = ((!\UART_Controller_1|uart_clk_divider|counter\(8) & ((!\UART_Controller_1|uart_clk_divider|counter\(6)) # (!\UART_Controller_1|uart_clk_divider|counter\(7))))) # 
-- (!\UART_Controller_1|uart_clk_divider|counter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(7),
	datab => \UART_Controller_1|uart_clk_divider|counter\(8),
	datac => \UART_Controller_1|uart_clk_divider|counter\(6),
	datad => \UART_Controller_1|uart_clk_divider|counter\(9),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~1_combout\);

-- Location: LCFF_X4_Y5_N7
\UART_Controller_1|curr_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|next_state.idle~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.idle~regout\);

-- Location: LCFF_X4_Y5_N5
\UART_Controller_1|curr_state.transmiting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|next_state.transmiting~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.transmiting~regout\);

-- Location: LCCOMB_X4_Y5_N6
\UART_Controller_1|START_SEND_DATA~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|START_SEND_DATA~2_combout\ = (!\UART_Controller_1|curr_state.transmiting~regout\ & \UART_Controller_1|curr_state.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|curr_state.transmiting~regout\,
	datac => \UART_Controller_1|curr_state.idle~regout\,
	combout => \UART_Controller_1|START_SEND_DATA~2_combout\);

-- Location: LCCOMB_X14_Y13_N24
\ADC_Manager1|Selector4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector4~3_combout\ = (\ADC_Manager1|Selector4~0_combout\ & ((\ADC_Manager1|LessThan5~6_combout\) # (!\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector4~0_combout\,
	datab => \ADC_Manager1|LessThan5~6_combout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector4~3_combout\);

-- Location: LCFF_X15_Y6_N25
\ADC_Manager1|c_long_func_input[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector189~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[22][0]~regout\);

-- Location: LCFF_X13_Y6_N21
\ADC_Manager1|c_long_func_input[47][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[47][1]~feeder_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[47][1]~regout\);

-- Location: LCFF_X18_Y6_N17
\ADC_Manager1|c_long_func_input[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[22][6]~feeder_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[22][6]~regout\);

-- Location: LCFF_X15_Y1_N17
\ADC_Manager1|c_long_func_input[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector203~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[24][2]~regout\);

-- Location: LCFF_X15_Y12_N21
\ADC_Manager1|c_long_func_input[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[21][1]~feeder_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[21][1]~regout\);

-- Location: LCFF_X17_Y12_N25
\ADC_Manager1|c_long_func_input[46][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector378~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[46][3]~regout\);

-- Location: LCFF_X15_Y12_N17
\ADC_Manager1|c_long_func_input[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector176~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[21][5]~regout\);

-- Location: LCFF_X18_Y12_N13
\ADC_Manager1|c_long_func_input[45][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[45][6]~feeder_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[45][6]~regout\);

-- Location: LCFF_X18_Y12_N21
\ADC_Manager1|c_long_func_input[45][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[45][7]~feeder_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[45][7]~regout\);

-- Location: LCFF_X17_Y13_N7
\ADC_Manager1|c_long_func_input[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector163~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[19][2]~regout\);

-- Location: LCFF_X18_Y13_N3
\ADC_Manager1|c_long_func_input[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector161~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[19][4]~regout\);

-- Location: LCFF_X18_Y13_N5
\ADC_Manager1|c_long_func_input[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector153~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[18][4]~regout\);

-- Location: LCFF_X18_Y13_N11
\ADC_Manager1|c_long_func_input[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector150~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[18][7]~regout\);

-- Location: LCFF_X14_Y2_N31
\ADC_Manager1|c_long_func_input[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector148~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[17][1]~regout\);

-- Location: LCFF_X17_Y2_N17
\ADC_Manager1|c_long_func_input[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector146~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[17][3]~regout\);

-- Location: LCFF_X14_Y2_N21
\ADC_Manager1|c_long_func_input[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector140~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[16][1]~regout\);

-- Location: LCFF_X14_Y5_N1
\ADC_Manager1|c_long_func_input[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector128~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[15][5]~regout\);

-- Location: LCFF_X14_Y5_N15
\ADC_Manager1|c_long_func_input[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector127~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[15][6]~regout\);

-- Location: LCFF_X17_Y5_N11
\ADC_Manager1|c_long_func_input[39][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector325~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[39][0]~regout\);

-- Location: LCFF_X17_Y7_N7
\ADC_Manager1|c_long_func_input[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[13][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][0]~regout\);

-- Location: LCFF_X17_Y12_N7
\ADC_Manager1|c_long_func_input[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector114~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][3]~regout\);

-- Location: LCFF_X17_Y10_N17
\ADC_Manager1|c_long_func_input[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector111~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][6]~regout\);

-- Location: LCFF_X20_Y10_N11
\ADC_Manager1|c_long_func_input[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector108~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][1]~regout\);

-- Location: LCFF_X15_Y10_N25
\ADC_Manager1|c_long_func_input[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[12][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][6]~regout\);

-- Location: LCFF_X17_Y11_N3
\ADC_Manager1|c_long_func_input[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[11][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][0]~regout\);

-- Location: LCFF_X17_Y12_N11
\ADC_Manager1|c_long_func_input[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector97~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][4]~regout\);

-- Location: LCFF_X17_Y11_N13
\ADC_Manager1|c_long_func_input[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector94~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][7]~regout\);

-- Location: LCFF_X17_Y8_N11
\ADC_Manager1|c_long_func_input[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector90~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][3]~regout\);

-- Location: LCFF_X17_Y7_N21
\ADC_Manager1|c_long_func_input[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector89~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][4]~regout\);

-- Location: LCFF_X15_Y11_N11
\ADC_Manager1|c_long_func_input[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[10][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][5]~regout\);

-- Location: LCFF_X15_Y11_N7
\ADC_Manager1|c_long_func_input[35][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector287~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[35][6]~regout\);

-- Location: LCFF_X19_Y8_N11
\ADC_Manager1|c_long_func_input[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector74~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[8][3]~regout\);

-- Location: LCFF_X14_Y9_N11
\ADC_Manager1|c_long_func_input[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector60~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[6][1]~regout\);

-- Location: LCFF_X15_Y9_N11
\ADC_Manager1|c_long_func_input[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[6][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[6][4]~regout\);

-- Location: LCFF_X20_Y4_N13
\ADC_Manager1|c_long_func_input[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector11~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[0][2]~regout\);

-- Location: LCFF_X19_Y4_N11
\ADC_Manager1|c_long_func_input[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[0][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[0][7]~regout\);

-- Location: LCFF_X14_Y7_N13
\ADC_Manager1|c_long_func_input[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector37~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[3][0]~regout\);

-- Location: LCFF_X18_Y7_N5
\ADC_Manager1|c_long_func_input[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[3][3]~regout\);

-- Location: LCFF_X14_Y7_N11
\ADC_Manager1|c_long_func_input[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[3][6]~regout\);

-- Location: LCFF_X14_Y7_N9
\ADC_Manager1|c_long_func_input[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector30~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[3][7]~regout\);

-- Location: LCFF_X17_Y6_N25
\ADC_Manager1|c_long_func_input[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[2][0]~regout\);

-- Location: LCFF_X17_Y8_N7
\ADC_Manager1|c_long_func_input[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector26~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[2][3]~regout\);

-- Location: LCFF_X17_Y3_N17
\ADC_Manager1|c_long_func_input[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector53~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[5][0]~regout\);

-- Location: LCFF_X17_Y3_N13
\ADC_Manager1|c_long_func_input[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector48~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[5][5]~regout\);

-- Location: LCFF_X17_Y6_N21
\ADC_Manager1|c_long_func_input[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector44~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[4][1]~regout\);

-- Location: LCFF_X15_Y3_N25
\ADC_Manager1|c_long_func_input[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[4][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[4][4]~regout\);

-- Location: LCFF_X18_Y3_N11
\ADC_Manager1|c_long_func_input[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector38~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[4][7]~regout\);

-- Location: LCCOMB_X14_Y13_N16
\ADC_Manager1|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector3~0_combout\ = (\ADC_Manager1|Equal1~4_combout\ & (\ADC_Manager1|Equal1~9_combout\ & \ADC_Manager1|main_state.waiting_preambule~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal1~4_combout\,
	datab => \ADC_Manager1|Equal1~9_combout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector3~0_combout\);

-- Location: LCCOMB_X25_Y2_N12
\ADC_Manager1|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~0_combout\ = (!\ADC_Manager1|data_counts\(0) & (!\ADC_Manager1|data_counts\(3) & (!\ADC_Manager1|data_counts\(2) & \ADC_Manager1|data_counts\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(0),
	datab => \ADC_Manager1|data_counts\(3),
	datac => \ADC_Manager1|data_counts\(2),
	datad => \ADC_Manager1|data_counts\(1),
	combout => \ADC_Manager1|Equal3~0_combout\);

-- Location: LCCOMB_X25_Y1_N4
\ADC_Manager1|Equal3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~5_combout\ = (!\ADC_Manager1|data_counts\(16) & (!\ADC_Manager1|data_counts\(19) & (!\ADC_Manager1|data_counts\(18) & !\ADC_Manager1|data_counts\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(16),
	datab => \ADC_Manager1|data_counts\(19),
	datac => \ADC_Manager1|data_counts\(18),
	datad => \ADC_Manager1|data_counts\(17),
	combout => \ADC_Manager1|Equal3~5_combout\);

-- Location: LCCOMB_X25_Y1_N26
\ADC_Manager1|Equal3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~6_combout\ = (!\ADC_Manager1|data_counts\(20) & !\ADC_Manager1|data_counts\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(20),
	datad => \ADC_Manager1|data_counts\(21),
	combout => \ADC_Manager1|Equal3~6_combout\);

-- Location: LCCOMB_X25_Y1_N12
\ADC_Manager1|Equal3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~7_combout\ = (!\ADC_Manager1|data_counts\(22) & (\ADC_Manager1|Equal3~6_combout\ & (\ADC_Manager1|Equal3~5_combout\ & !\ADC_Manager1|data_counts\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(22),
	datab => \ADC_Manager1|Equal3~6_combout\,
	datac => \ADC_Manager1|Equal3~5_combout\,
	datad => \ADC_Manager1|data_counts\(23),
	combout => \ADC_Manager1|Equal3~7_combout\);

-- Location: LCCOMB_X26_Y4_N22
\ADC_Manager1|Selector468~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector468~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(5),
	combout => \ADC_Manager1|Selector468~0_combout\);

-- Location: LCCOMB_X25_Y5_N4
\ADC_Manager1|Selector461~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector461~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(12),
	combout => \ADC_Manager1|Selector461~0_combout\);

-- Location: LCCOMB_X25_Y5_N12
\ADC_Manager1|Selector454~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector454~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(19),
	combout => \ADC_Manager1|Selector454~0_combout\);

-- Location: LCCOMB_X24_Y3_N30
\ADC_Manager1|Selector452~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector452~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|bit_counter\(21),
	combout => \ADC_Manager1|Selector452~0_combout\);

-- Location: LCCOMB_X24_Y3_N16
\ADC_Manager1|Selector451~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector451~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|bit_counter\(22),
	combout => \ADC_Manager1|Selector451~0_combout\);

-- Location: LCCOMB_X24_Y3_N6
\ADC_Manager1|Selector442~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector442~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(31),
	combout => \ADC_Manager1|Selector442~0_combout\);

-- Location: LCCOMB_X8_Y2_N10
\ADC_Manager1|Selector438~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector438~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(3),
	combout => \ADC_Manager1|Selector438~0_combout\);

-- Location: LCCOMB_X6_Y2_N30
\ADC_Manager1|Selector436~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector436~0_combout\ = (\ADC_Manager1|counter\(5) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(5),
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector436~0_combout\);

-- Location: LCCOMB_X6_Y2_N4
\ADC_Manager1|Selector435~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector435~0_combout\ = (\ADC_Manager1|counter\(6) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(6),
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector435~0_combout\);

-- Location: LCCOMB_X6_Y2_N16
\ADC_Manager1|Selector433~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector433~0_combout\ = (\ADC_Manager1|counter\(8) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(8),
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector433~0_combout\);

-- Location: LCCOMB_X6_Y2_N24
\ADC_Manager1|Selector431~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector431~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(10),
	combout => \ADC_Manager1|Selector431~0_combout\);

-- Location: LCCOMB_X6_Y2_N28
\ADC_Manager1|Selector429~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector429~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(12),
	combout => \ADC_Manager1|Selector429~0_combout\);

-- Location: LCCOMB_X8_Y1_N14
\ADC_Manager1|Selector420~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector420~0_combout\ = (\ADC_Manager1|counter\(21) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(21),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector420~0_combout\);

-- Location: LCCOMB_X8_Y1_N20
\ADC_Manager1|Selector419~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector419~0_combout\ = (\ADC_Manager1|counter\(22) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(22),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector419~0_combout\);

-- Location: LCCOMB_X8_Y1_N0
\ADC_Manager1|Selector417~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector417~0_combout\ = (\ADC_Manager1|counter\(24) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(24),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector417~0_combout\);

-- Location: LCCOMB_X1_Y4_N10
\UART_Controller_1|uart_clk_divider|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Equal0~0_combout\ = (!\UART_Controller_1|uart_clk_divider|counter\(14) & (!\UART_Controller_1|uart_clk_divider|counter\(12) & (\UART_Controller_1|uart_clk_divider|counter\(13) & 
-- !\UART_Controller_1|uart_clk_divider|counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(14),
	datab => \UART_Controller_1|uart_clk_divider|counter\(12),
	datac => \UART_Controller_1|uart_clk_divider|counter\(13),
	datad => \UART_Controller_1|uart_clk_divider|counter\(15),
	combout => \UART_Controller_1|uart_clk_divider|Equal0~0_combout\);

-- Location: LCCOMB_X1_Y4_N2
\UART_Controller_1|uart_clk_divider|counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~0_combout\ = (\UART_Controller_1|uart_clk_divider|Add1~26_combout\ & !\UART_Controller_1|uart_clk_divider|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_clk_divider|Add1~26_combout\,
	datad => \UART_Controller_1|uart_clk_divider|Equal0~4_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~0_combout\);

-- Location: LCFF_X4_Y5_N9
\UART_Controller_1|next_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.idle~regout\);

-- Location: LCFF_X4_Y5_N25
\UART_Controller_1|next_state.transmiting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|Selector3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.transmiting~regout\);

-- Location: LCFF_X7_Y6_N17
\ADC_Manager1|c_preamb_func[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[22][0]~regout\);

-- Location: LCCOMB_X7_Y6_N16
\ADC_Manager1|Selector189~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector189~0_combout\ = (\ADC_Manager1|c_preamb_func[22][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[22][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector189~0_combout\);

-- Location: LCFF_X10_Y8_N11
\ADC_Manager1|c_preamb_func[47][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[47][1]~regout\);

-- Location: LCCOMB_X10_Y8_N10
\ADC_Manager1|Selector388~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector388~0_combout\ = (\ADC_Manager1|c_preamb_func[47][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[47][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector388~0_combout\);

-- Location: LCFF_X7_Y6_N13
\ADC_Manager1|c_preamb_func[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[22][6]~regout\);

-- Location: LCCOMB_X8_Y6_N22
\ADC_Manager1|Selector183~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector183~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[22][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[22][6]~regout\,
	combout => \ADC_Manager1|Selector183~0_combout\);

-- Location: LCFF_X7_Y9_N15
\ADC_Manager1|c_preamb_func[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[24][0]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[24][0]~regout\);

-- Location: LCFF_X12_Y4_N7
\ADC_Manager1|c_preamb_func[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[24][2]~regout\);

-- Location: LCCOMB_X15_Y1_N16
\ADC_Manager1|Selector203~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector203~0_combout\ = (\ADC_Manager1|c_preamb_func[24][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[24][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector203~0_combout\);

-- Location: LCFF_X9_Y3_N5
\ADC_Manager1|c_preamb_func[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[24][7]~regout\);

-- Location: LCFF_X7_Y12_N27
\ADC_Manager1|c_preamb_func[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[21][1]~regout\);

-- Location: LCCOMB_X7_Y12_N26
\ADC_Manager1|Selector180~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector180~0_combout\ = (\ADC_Manager1|c_preamb_func[21][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[21][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector180~0_combout\);

-- Location: LCFF_X7_Y12_N25
\ADC_Manager1|c_preamb_func[46][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[46][3]~regout\);

-- Location: LCCOMB_X7_Y12_N24
\ADC_Manager1|Selector378~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector378~0_combout\ = (\ADC_Manager1|c_preamb_func[46][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[46][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector378~0_combout\);

-- Location: LCFF_X7_Y12_N7
\ADC_Manager1|c_preamb_func[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[21][5]~regout\);

-- Location: LCCOMB_X7_Y12_N6
\ADC_Manager1|Selector176~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector176~0_combout\ = (\ADC_Manager1|c_preamb_func[21][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[21][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector176~0_combout\);

-- Location: LCFF_X6_Y12_N29
\ADC_Manager1|c_preamb_func[45][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[45][0]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[45][0]~regout\);

-- Location: LCFF_X6_Y12_N15
\ADC_Manager1|c_preamb_func[45][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[45][6]~regout\);

-- Location: LCCOMB_X6_Y12_N14
\ADC_Manager1|Selector367~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector367~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[45][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[45][6]~regout\,
	combout => \ADC_Manager1|Selector367~0_combout\);

-- Location: LCFF_X6_Y12_N25
\ADC_Manager1|c_preamb_func[45][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[45][7]~regout\);

-- Location: LCCOMB_X6_Y12_N24
\ADC_Manager1|Selector366~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector366~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[45][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[45][7]~regout\,
	combout => \ADC_Manager1|Selector366~0_combout\);

-- Location: LCFF_X9_Y12_N7
\ADC_Manager1|c_1_func[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][1]~regout\);

-- Location: LCFF_X10_Y12_N3
\ADC_Manager1|c_preamb_func[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[19][1]~regout\);

-- Location: LCCOMB_X10_Y12_N2
\ADC_Manager1|Selector164~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector164~2_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[9][1]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[19][1]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[19][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[19][1]~regout\,
	datad => \ADC_Manager1|c_1_func[9][1]~regout\,
	combout => \ADC_Manager1|Selector164~2_combout\);

-- Location: LCCOMB_X9_Y12_N12
\ADC_Manager1|Selector163~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector163~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[9][2]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[9][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][2]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[9][2]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector163~0_combout\);

-- Location: LCFF_X10_Y12_N25
\ADC_Manager1|c_preamb_func[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[19][2]~regout\);

-- Location: LCCOMB_X10_Y12_N24
\ADC_Manager1|Selector163~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector163~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[9][2]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[19][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[19][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[19][2]~regout\,
	datad => \ADC_Manager1|c_1_func[9][2]~regout\,
	combout => \ADC_Manager1|Selector163~1_combout\);

-- Location: LCCOMB_X17_Y13_N6
\ADC_Manager1|Selector163~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector163~2_combout\ = (\ADC_Manager1|Selector163~1_combout\) # ((\ADC_Manager1|Selector163~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[19][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector163~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[19][2]~regout\,
	datad => \ADC_Manager1|Selector163~0_combout\,
	combout => \ADC_Manager1|Selector163~2_combout\);

-- Location: LCFF_X10_Y12_N11
\ADC_Manager1|c_preamb_func[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[19][3]~regout\);

-- Location: LCCOMB_X10_Y12_N10
\ADC_Manager1|Selector162~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector162~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[9][3]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[19][3]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[19][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[19][3]~regout\,
	datad => \ADC_Manager1|c_1_func[9][3]~regout\,
	combout => \ADC_Manager1|Selector162~1_combout\);

-- Location: LCFF_X9_Y12_N31
\ADC_Manager1|c_1_func[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][4]~regout\);

-- Location: LCCOMB_X9_Y12_N8
\ADC_Manager1|Selector161~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector161~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[9][4]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[9][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][4]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[9][4]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector161~0_combout\);

-- Location: LCFF_X10_Y12_N5
\ADC_Manager1|c_preamb_func[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[19][4]~regout\);

-- Location: LCCOMB_X10_Y12_N4
\ADC_Manager1|Selector161~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector161~1_combout\ = (\ADC_Manager1|c_1_func[9][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[19][4]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[9][4]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[19][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][4]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[19][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector161~1_combout\);

-- Location: LCCOMB_X18_Y13_N2
\ADC_Manager1|Selector161~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector161~2_combout\ = (\ADC_Manager1|Selector161~1_combout\) # ((\ADC_Manager1|Selector161~0_combout\) # ((\ADC_Manager1|c_long_func_input[19][4]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector161~1_combout\,
	datab => \ADC_Manager1|Selector161~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[19][4]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector161~2_combout\);

-- Location: LCFF_X10_Y12_N31
\ADC_Manager1|c_preamb_func[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[19][5]~regout\);

-- Location: LCCOMB_X10_Y12_N30
\ADC_Manager1|Selector160~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector160~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[9][5]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[19][5]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[19][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[19][5]~regout\,
	datad => \ADC_Manager1|c_1_func[9][5]~regout\,
	combout => \ADC_Manager1|Selector160~1_combout\);

-- Location: LCCOMB_X9_Y12_N20
\ADC_Manager1|Selector159~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector159~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[9][6]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[9][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][6]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[9][6]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector159~0_combout\);

-- Location: LCFF_X10_Y12_N7
\ADC_Manager1|c_preamb_func[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[19][7]~regout\);

-- Location: LCCOMB_X10_Y12_N6
\ADC_Manager1|Selector158~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector158~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[9][7]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[19][7]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[19][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[19][7]~regout\,
	datad => \ADC_Manager1|c_1_func[9][7]~regout\,
	combout => \ADC_Manager1|Selector158~1_combout\);

-- Location: LCFF_X22_Y8_N23
\ADC_Manager1|c_preamb_func[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[18][3]~regout\);

-- Location: LCCOMB_X22_Y8_N22
\ADC_Manager1|Selector154~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector154~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[8][3]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[18][3]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[18][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[18][3]~regout\,
	datad => \ADC_Manager1|c_1_func[8][3]~regout\,
	combout => \ADC_Manager1|Selector154~1_combout\);

-- Location: LCCOMB_X21_Y12_N28
\ADC_Manager1|Selector153~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector153~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[8][4]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[8][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_0_func[8][4]~regout\,
	datad => \ADC_Manager1|c_1_func[8][4]~regout\,
	combout => \ADC_Manager1|Selector153~0_combout\);

-- Location: LCFF_X22_Y8_N13
\ADC_Manager1|c_preamb_func[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[18][4]~regout\);

-- Location: LCCOMB_X22_Y8_N12
\ADC_Manager1|Selector153~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector153~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[8][4]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[18][4]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[18][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[18][4]~regout\,
	datad => \ADC_Manager1|c_1_func[8][4]~regout\,
	combout => \ADC_Manager1|Selector153~1_combout\);

-- Location: LCCOMB_X18_Y13_N4
\ADC_Manager1|Selector153~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector153~2_combout\ = (\ADC_Manager1|Selector153~0_combout\) # ((\ADC_Manager1|Selector153~1_combout\) # ((\ADC_Manager1|c_long_func_input[18][4]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector153~0_combout\,
	datab => \ADC_Manager1|Selector153~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[18][4]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector153~2_combout\);

-- Location: LCCOMB_X21_Y12_N12
\ADC_Manager1|Selector152~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector152~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[8][5]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[8][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_1_func[8][5]~regout\,
	datac => \ADC_Manager1|c_0_func[8][5]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector152~0_combout\);

-- Location: LCFF_X22_Y8_N1
\ADC_Manager1|c_preamb_func[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[18][6]~regout\);

-- Location: LCCOMB_X22_Y8_N0
\ADC_Manager1|Selector151~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector151~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[8][6]~regout\) # ((\ADC_Manager1|c_preamb_func[18][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[18][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[8][6]~regout\,
	datac => \ADC_Manager1|c_preamb_func[18][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector151~1_combout\);

-- Location: LCCOMB_X21_Y12_N4
\ADC_Manager1|Selector150~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector150~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[8][7]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[8][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_0_func[8][7]~regout\,
	datad => \ADC_Manager1|c_1_func[8][7]~regout\,
	combout => \ADC_Manager1|Selector150~0_combout\);

-- Location: LCFF_X22_Y8_N31
\ADC_Manager1|c_preamb_func[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[18][7]~regout\);

-- Location: LCCOMB_X22_Y8_N30
\ADC_Manager1|Selector150~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector150~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[8][7]~regout\) # ((\ADC_Manager1|c_preamb_func[18][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[18][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[8][7]~regout\,
	datac => \ADC_Manager1|c_preamb_func[18][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector150~1_combout\);

-- Location: LCCOMB_X18_Y13_N10
\ADC_Manager1|Selector150~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector150~2_combout\ = (\ADC_Manager1|Selector150~1_combout\) # ((\ADC_Manager1|Selector150~0_combout\) # ((\ADC_Manager1|c_long_func_input[18][7]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector150~1_combout\,
	datab => \ADC_Manager1|Selector150~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[18][7]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector150~2_combout\);

-- Location: LCCOMB_X10_Y3_N24
\ADC_Manager1|Selector149~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector149~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[7][0]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[7][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][0]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[7][0]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector149~0_combout\);

-- Location: LCFF_X10_Y9_N27
\ADC_Manager1|c_1_func[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][1]~regout\);

-- Location: LCCOMB_X10_Y3_N2
\ADC_Manager1|Selector148~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector148~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[7][1]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[7][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][1]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[7][1]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector148~0_combout\);

-- Location: LCFF_X10_Y2_N7
\ADC_Manager1|c_preamb_func[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[17][1]~regout\);

-- Location: LCCOMB_X10_Y2_N6
\ADC_Manager1|Selector148~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector148~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[17][1]~regout\) # ((\ADC_Manager1|c_1_func[7][1]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[7][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[7][1]~regout\,
	datac => \ADC_Manager1|c_preamb_func[17][1]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector148~1_combout\);

-- Location: LCCOMB_X10_Y2_N4
\ADC_Manager1|Selector148~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector148~2_combout\ = (\ADC_Manager1|Selector148~1_combout\) # ((\ADC_Manager1|Selector148~0_combout\) # ((\ADC_Manager1|c_long_func_input[17][1]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector148~1_combout\,
	datab => \ADC_Manager1|c_long_func_input[17][1]~regout\,
	datac => \ADC_Manager1|Selector164~0_combout\,
	datad => \ADC_Manager1|Selector148~0_combout\,
	combout => \ADC_Manager1|Selector148~2_combout\);

-- Location: LCFF_X10_Y9_N13
\ADC_Manager1|c_1_func[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][2]~regout\);

-- Location: LCFF_X10_Y2_N19
\ADC_Manager1|c_preamb_func[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[17][2]~regout\);

-- Location: LCCOMB_X10_Y2_N18
\ADC_Manager1|Selector147~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector147~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[17][2]~regout\) # ((\ADC_Manager1|c_1_func[7][2]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[7][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[7][2]~regout\,
	datac => \ADC_Manager1|c_preamb_func[17][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector147~1_combout\);

-- Location: LCFF_X10_Y9_N15
\ADC_Manager1|c_1_func[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][3]~regout\);

-- Location: LCCOMB_X10_Y3_N22
\ADC_Manager1|Selector146~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector146~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[7][3]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[7][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][3]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[7][3]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector146~0_combout\);

-- Location: LCFF_X10_Y2_N13
\ADC_Manager1|c_preamb_func[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[17][3]~regout\);

-- Location: LCCOMB_X10_Y2_N12
\ADC_Manager1|Selector146~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector146~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[17][3]~regout\) # ((\ADC_Manager1|c_1_func[7][3]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[7][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[7][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[17][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector146~1_combout\);

-- Location: LCCOMB_X13_Y2_N28
\ADC_Manager1|Selector146~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector146~2_combout\ = (\ADC_Manager1|Selector146~1_combout\) # ((\ADC_Manager1|Selector146~0_combout\) # ((\ADC_Manager1|c_long_func_input[17][3]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[17][3]~regout\,
	datab => \ADC_Manager1|Selector146~1_combout\,
	datac => \ADC_Manager1|Selector146~0_combout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector146~2_combout\);

-- Location: LCFF_X10_Y2_N15
\ADC_Manager1|c_preamb_func[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[17][4]~regout\);

-- Location: LCCOMB_X10_Y2_N14
\ADC_Manager1|Selector145~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector145~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[17][4]~regout\) # ((\ADC_Manager1|c_1_func[7][4]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[7][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[7][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[17][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector145~1_combout\);

-- Location: LCFF_X10_Y2_N25
\ADC_Manager1|c_preamb_func[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[17][7]~regout\);

-- Location: LCCOMB_X10_Y2_N24
\ADC_Manager1|Selector142~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector142~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[17][7]~regout\) # ((\ADC_Manager1|c_1_func[7][7]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[7][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[7][7]~regout\,
	datac => \ADC_Manager1|c_preamb_func[17][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector142~1_combout\);

-- Location: LCFF_X8_Y2_N27
\ADC_Manager1|c_preamb_func[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[16][0]~regout\);

-- Location: LCCOMB_X8_Y2_N26
\ADC_Manager1|Selector141~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector141~1_combout\ = (\ADC_Manager1|c_1_func[6][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[16][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[6][0]~regout\ & (((\ADC_Manager1|c_preamb_func[16][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[6][0]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[16][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector141~1_combout\);

-- Location: LCFF_X8_Y5_N1
\ADC_Manager1|c_0_func[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][1]~regout\);

-- Location: LCFF_X8_Y5_N7
\ADC_Manager1|c_1_func[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][1]~regout\);

-- Location: LCCOMB_X8_Y5_N0
\ADC_Manager1|Selector140~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector140~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[6][1]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[6][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|c_1_func[6][1]~regout\,
	datac => \ADC_Manager1|c_0_func[6][1]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector140~0_combout\);

-- Location: LCFF_X8_Y2_N5
\ADC_Manager1|c_preamb_func[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[16][1]~regout\);

-- Location: LCCOMB_X8_Y2_N4
\ADC_Manager1|Selector140~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector140~1_combout\ = (\ADC_Manager1|c_1_func[6][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[16][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[6][1]~regout\ & (((\ADC_Manager1|c_preamb_func[16][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[6][1]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[16][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector140~1_combout\);

-- Location: LCCOMB_X14_Y2_N20
\ADC_Manager1|Selector140~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector140~2_combout\ = (\ADC_Manager1|Selector140~1_combout\) # ((\ADC_Manager1|Selector140~0_combout\) # ((\ADC_Manager1|c_long_func_input[16][1]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector140~1_combout\,
	datab => \ADC_Manager1|Selector140~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[16][1]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector140~2_combout\);

-- Location: LCCOMB_X8_Y5_N24
\ADC_Manager1|Selector139~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector139~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[6][2]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[6][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|c_1_func[6][2]~regout\,
	datac => \ADC_Manager1|c_0_func[6][2]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector139~0_combout\);

-- Location: LCFF_X8_Y2_N13
\ADC_Manager1|c_preamb_func[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[16][5]~regout\);

-- Location: LCCOMB_X8_Y2_N12
\ADC_Manager1|Selector136~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector136~1_combout\ = (\ADC_Manager1|c_1_func[6][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[16][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[6][5]~regout\ & (((\ADC_Manager1|c_preamb_func[16][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[6][5]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[16][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector136~1_combout\);

-- Location: LCCOMB_X8_Y5_N16
\ADC_Manager1|Selector134~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector134~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[6][7]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[6][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[6][7]~regout\,
	datad => \ADC_Manager1|c_1_func[6][7]~regout\,
	combout => \ADC_Manager1|Selector134~0_combout\);

-- Location: LCFF_X13_Y1_N21
\ADC_Manager1|c_0_func[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][0]~regout\);

-- Location: LCCOMB_X13_Y1_N20
\ADC_Manager1|Selector133~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector133~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[5][0]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[5][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_1_func[5][0]~regout\,
	datac => \ADC_Manager1|c_0_func[5][0]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector133~0_combout\);

-- Location: LCFF_X13_Y1_N7
\ADC_Manager1|c_preamb_func[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[15][1]~regout\);

-- Location: LCCOMB_X13_Y1_N6
\ADC_Manager1|Selector132~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector132~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[5][1]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[15][1]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[15][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[15][1]~regout\,
	datad => \ADC_Manager1|c_1_func[5][1]~regout\,
	combout => \ADC_Manager1|Selector132~1_combout\);

-- Location: LCFF_X13_Y1_N19
\ADC_Manager1|c_preamb_func[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[15][2]~regout\);

-- Location: LCCOMB_X13_Y1_N18
\ADC_Manager1|Selector131~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector131~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[5][2]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[15][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[15][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[15][2]~regout\,
	datad => \ADC_Manager1|c_1_func[5][2]~regout\,
	combout => \ADC_Manager1|Selector131~1_combout\);

-- Location: LCFF_X13_Y1_N31
\ADC_Manager1|c_preamb_func[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[15][3]~regout\);

-- Location: LCCOMB_X13_Y1_N30
\ADC_Manager1|Selector130~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector130~1_combout\ = (\ADC_Manager1|c_1_func[5][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[15][3]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[5][3]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[15][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[5][3]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[15][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector130~1_combout\);

-- Location: LCCOMB_X13_Y1_N16
\ADC_Manager1|Selector129~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector129~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[5][4]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[5][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_0_func[5][4]~regout\,
	datad => \ADC_Manager1|c_1_func[5][4]~regout\,
	combout => \ADC_Manager1|Selector129~0_combout\);

-- Location: LCFF_X13_Y1_N25
\ADC_Manager1|c_0_func[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][5]~regout\);

-- Location: LCFF_X14_Y1_N19
\ADC_Manager1|c_1_func[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][5]~regout\);

-- Location: LCCOMB_X13_Y1_N24
\ADC_Manager1|Selector128~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector128~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[5][5]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[5][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_1_func[5][5]~regout\,
	datac => \ADC_Manager1|c_0_func[5][5]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector128~0_combout\);

-- Location: LCFF_X13_Y1_N15
\ADC_Manager1|c_preamb_func[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[15][5]~regout\);

-- Location: LCCOMB_X13_Y1_N14
\ADC_Manager1|Selector128~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector128~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[5][5]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[15][5]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[15][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[15][5]~regout\,
	datad => \ADC_Manager1|c_1_func[5][5]~regout\,
	combout => \ADC_Manager1|Selector128~1_combout\);

-- Location: LCCOMB_X14_Y5_N0
\ADC_Manager1|Selector128~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector128~2_combout\ = (\ADC_Manager1|Selector128~1_combout\) # ((\ADC_Manager1|Selector128~0_combout\) # ((\ADC_Manager1|c_long_func_input[15][5]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector128~1_combout\,
	datab => \ADC_Manager1|Selector128~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[15][5]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector128~2_combout\);

-- Location: LCCOMB_X13_Y1_N28
\ADC_Manager1|Selector127~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector127~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[5][6]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[5][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_1_func[5][6]~regout\,
	datac => \ADC_Manager1|c_0_func[5][6]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector127~0_combout\);

-- Location: LCFF_X13_Y1_N3
\ADC_Manager1|c_preamb_func[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[15][6]~regout\);

-- Location: LCCOMB_X13_Y1_N2
\ADC_Manager1|Selector127~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector127~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[5][6]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[15][6]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[15][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[15][6]~regout\,
	datad => \ADC_Manager1|c_1_func[5][6]~regout\,
	combout => \ADC_Manager1|Selector127~1_combout\);

-- Location: LCCOMB_X14_Y5_N14
\ADC_Manager1|Selector127~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector127~2_combout\ = (\ADC_Manager1|Selector127~1_combout\) # ((\ADC_Manager1|Selector127~0_combout\) # ((\ADC_Manager1|c_long_func_input[15][6]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector127~1_combout\,
	datab => \ADC_Manager1|Selector127~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[15][6]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector127~2_combout\);

-- Location: LCFF_X10_Y13_N21
\ADC_Manager1|c_preamb_func[39][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[39][0]~regout\);

-- Location: LCCOMB_X10_Y13_N20
\ADC_Manager1|Selector325~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector325~0_combout\ = (\ADC_Manager1|c_preamb_func[39][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[39][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector325~0_combout\);

-- Location: LCFF_X13_Y3_N3
\ADC_Manager1|c_1_func[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][1]~regout\);

-- Location: LCFF_X12_Y3_N31
\ADC_Manager1|c_preamb_func[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][1]~regout\);

-- Location: LCCOMB_X12_Y3_N30
\ADC_Manager1|Selector124~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector124~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[4][1]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[14][1]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[14][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][1]~regout\,
	datad => \ADC_Manager1|c_1_func[4][1]~regout\,
	combout => \ADC_Manager1|Selector124~1_combout\);

-- Location: LCFF_X12_Y3_N27
\ADC_Manager1|c_preamb_func[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][2]~regout\);

-- Location: LCCOMB_X12_Y3_N26
\ADC_Manager1|Selector123~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector123~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[4][2]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[14][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[14][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][2]~regout\,
	datad => \ADC_Manager1|c_1_func[4][2]~regout\,
	combout => \ADC_Manager1|Selector123~1_combout\);

-- Location: LCFF_X12_Y3_N11
\ADC_Manager1|c_preamb_func[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][3]~regout\);

-- Location: LCCOMB_X12_Y3_N10
\ADC_Manager1|Selector122~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector122~1_combout\ = (\ADC_Manager1|c_1_func[4][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[14][3]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[4][3]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[14][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][3]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector122~1_combout\);

-- Location: LCFF_X13_Y3_N13
\ADC_Manager1|c_1_func[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][4]~regout\);

-- Location: LCFF_X12_Y3_N23
\ADC_Manager1|c_preamb_func[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][4]~regout\);

-- Location: LCCOMB_X12_Y3_N22
\ADC_Manager1|Selector121~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector121~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[4][4]~regout\) # ((\ADC_Manager1|c_preamb_func[14][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[14][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[4][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector121~1_combout\);

-- Location: LCCOMB_X12_Y3_N4
\ADC_Manager1|Selector120~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector120~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[4][5]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][5]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[4][5]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector120~0_combout\);

-- Location: LCFF_X12_Y3_N15
\ADC_Manager1|c_preamb_func[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][6]~regout\);

-- Location: LCCOMB_X12_Y3_N14
\ADC_Manager1|Selector119~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector119~1_combout\ = (\ADC_Manager1|c_1_func[4][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[14][6]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[4][6]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[14][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][6]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][6]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector119~1_combout\);

-- Location: LCFF_X12_Y3_N13
\ADC_Manager1|c_0_func[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][7]~regout\);

-- Location: LCCOMB_X12_Y3_N12
\ADC_Manager1|Selector118~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector118~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[4][7]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|c_1_func[4][7]~regout\,
	datac => \ADC_Manager1|c_0_func[4][7]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector118~0_combout\);

-- Location: LCFF_X8_Y7_N29
\ADC_Manager1|c_0_func[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][0]~regout\);

-- Location: LCFF_X7_Y7_N21
\ADC_Manager1|c_1_func[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][0]~regout\);

-- Location: LCCOMB_X8_Y7_N10
\ADC_Manager1|Selector117~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector117~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[3][0]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[3][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][0]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_1_func[3][0]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector117~0_combout\);

-- Location: LCFF_X13_Y7_N13
\ADC_Manager1|c_preamb_func[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][0]~regout\);

-- Location: LCCOMB_X13_Y7_N12
\ADC_Manager1|Selector117~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector117~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[13][0]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[3][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[3][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][0]~regout\,
	datad => \ADC_Manager1|c_1_func[3][0]~regout\,
	combout => \ADC_Manager1|Selector117~1_combout\);

-- Location: LCCOMB_X13_Y7_N2
\ADC_Manager1|Selector117~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector117~2_combout\ = (\ADC_Manager1|Selector117~1_combout\) # ((\ADC_Manager1|Selector117~0_combout\) # ((\ADC_Manager1|c_long_func_input[13][0]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector117~1_combout\,
	datab => \ADC_Manager1|c_long_func_input[13][0]~regout\,
	datac => \ADC_Manager1|Selector164~0_combout\,
	datad => \ADC_Manager1|Selector117~0_combout\,
	combout => \ADC_Manager1|Selector117~2_combout\);

-- Location: LCFF_X7_Y8_N5
\ADC_Manager1|c_preamb_func[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][1]~regout\);

-- Location: LCCOMB_X7_Y8_N4
\ADC_Manager1|Selector116~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector116~1_combout\ = (\ADC_Manager1|c_1_func[3][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[13][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[3][1]~regout\ & (((\ADC_Manager1|c_preamb_func[13][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][1]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector116~1_combout\);

-- Location: LCCOMB_X8_Y7_N30
\ADC_Manager1|Selector115~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector115~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[3][2]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[3][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[3][2]~regout\,
	datad => \ADC_Manager1|c_1_func[3][2]~regout\,
	combout => \ADC_Manager1|Selector115~0_combout\);

-- Location: LCFF_X8_Y7_N1
\ADC_Manager1|c_0_func[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[3][3]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][3]~regout\);

-- Location: LCFF_X7_Y7_N19
\ADC_Manager1|c_1_func[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][3]~regout\);

-- Location: LCCOMB_X8_Y7_N18
\ADC_Manager1|Selector114~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector114~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[3][3]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[3][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|c_0_func[3][3]~regout\,
	datac => \ADC_Manager1|Mux104~1_combout\,
	datad => \ADC_Manager1|c_1_func[3][3]~regout\,
	combout => \ADC_Manager1|Selector114~0_combout\);

-- Location: LCFF_X10_Y5_N7
\ADC_Manager1|c_preamb_func[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][3]~regout\);

-- Location: LCCOMB_X10_Y5_N6
\ADC_Manager1|Selector114~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector114~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[3][3]~regout\) # ((\ADC_Manager1|c_preamb_func[13][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[13][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[3][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector114~1_combout\);

-- Location: LCCOMB_X17_Y12_N6
\ADC_Manager1|Selector114~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector114~2_combout\ = (\ADC_Manager1|Selector114~1_combout\) # ((\ADC_Manager1|Selector114~0_combout\) # ((\ADC_Manager1|c_long_func_input[13][3]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector114~1_combout\,
	datab => \ADC_Manager1|Selector114~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[13][3]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector114~2_combout\);

-- Location: LCFF_X10_Y5_N29
\ADC_Manager1|c_preamb_func[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][5]~regout\);

-- Location: LCCOMB_X10_Y5_N28
\ADC_Manager1|Selector112~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector112~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[3][5]~regout\) # ((\ADC_Manager1|c_preamb_func[13][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[13][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[3][5]~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector112~1_combout\);

-- Location: LCFF_X8_Y7_N9
\ADC_Manager1|c_0_func[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][6]~regout\);

-- Location: LCFF_X7_Y7_N9
\ADC_Manager1|c_1_func[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][6]~regout\);

-- Location: LCCOMB_X8_Y7_N8
\ADC_Manager1|Selector111~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector111~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[3][6]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[3][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][6]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[3][6]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector111~0_combout\);

-- Location: LCFF_X8_Y7_N27
\ADC_Manager1|c_preamb_func[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][6]~regout\);

-- Location: LCCOMB_X8_Y7_N26
\ADC_Manager1|Selector111~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector111~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[3][6]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[13][6]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[13][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][6]~regout\,
	datad => \ADC_Manager1|c_1_func[3][6]~regout\,
	combout => \ADC_Manager1|Selector111~1_combout\);

-- Location: LCCOMB_X18_Y9_N22
\ADC_Manager1|Selector111~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector111~2_combout\ = (\ADC_Manager1|Selector111~1_combout\) # ((\ADC_Manager1|Selector111~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[13][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector111~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[13][6]~regout\,
	datad => \ADC_Manager1|Selector111~0_combout\,
	combout => \ADC_Manager1|Selector111~2_combout\);

-- Location: LCFF_X8_Y7_N5
\ADC_Manager1|c_0_func[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][7]~regout\);

-- Location: LCCOMB_X8_Y7_N4
\ADC_Manager1|Selector110~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector110~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[3][7]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[3][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][7]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[3][7]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector110~0_combout\);

-- Location: LCFF_X21_Y7_N29
\ADC_Manager1|c_1_func[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][0]~regout\);

-- Location: LCFF_X21_Y9_N23
\ADC_Manager1|c_preamb_func[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][0]~regout\);

-- Location: LCCOMB_X21_Y9_N22
\ADC_Manager1|Selector109~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector109~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][0]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[12][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[12][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][0]~regout\,
	datad => \ADC_Manager1|c_1_func[2][0]~regout\,
	combout => \ADC_Manager1|Selector109~1_combout\);

-- Location: LCFF_X21_Y7_N15
\ADC_Manager1|c_1_func[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][1]~regout\);

-- Location: LCCOMB_X21_Y9_N16
\ADC_Manager1|Selector108~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector108~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[2][1]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[2][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][1]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[2][1]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector108~0_combout\);

-- Location: LCFF_X21_Y9_N31
\ADC_Manager1|c_preamb_func[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][1]~regout\);

-- Location: LCCOMB_X21_Y9_N30
\ADC_Manager1|Selector108~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector108~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][1]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[12][1]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[12][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][1]~regout\,
	datad => \ADC_Manager1|c_1_func[2][1]~regout\,
	combout => \ADC_Manager1|Selector108~1_combout\);

-- Location: LCCOMB_X20_Y10_N10
\ADC_Manager1|Selector108~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector108~2_combout\ = (\ADC_Manager1|Selector108~1_combout\) # ((\ADC_Manager1|Selector108~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[12][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector108~1_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[12][1]~regout\,
	datad => \ADC_Manager1|Selector108~0_combout\,
	combout => \ADC_Manager1|Selector108~2_combout\);

-- Location: LCCOMB_X21_Y9_N0
\ADC_Manager1|Selector107~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector107~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[2][2]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[2][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][2]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[2][2]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector107~0_combout\);

-- Location: LCFF_X21_Y9_N25
\ADC_Manager1|c_0_func[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][3]~regout\);

-- Location: LCCOMB_X21_Y9_N24
\ADC_Manager1|Selector106~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector106~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[2][3]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_1_func[2][3]~regout\,
	datac => \ADC_Manager1|c_0_func[2][3]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector106~0_combout\);

-- Location: LCCOMB_X21_Y9_N20
\ADC_Manager1|Selector105~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector105~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[2][4]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[2][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][4]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[2][4]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector105~0_combout\);

-- Location: LCCOMB_X21_Y9_N12
\ADC_Manager1|Selector103~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector103~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[2][6]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[2][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][6]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[2][6]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector103~0_combout\);

-- Location: LCFF_X21_Y9_N27
\ADC_Manager1|c_preamb_func[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][6]~regout\);

-- Location: LCCOMB_X21_Y9_N26
\ADC_Manager1|Selector103~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector103~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][6]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[12][6]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[12][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][6]~regout\,
	datad => \ADC_Manager1|c_1_func[2][6]~regout\,
	combout => \ADC_Manager1|Selector103~1_combout\);

-- Location: LCCOMB_X20_Y10_N14
\ADC_Manager1|Selector103~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector103~2_combout\ = (\ADC_Manager1|Selector103~0_combout\) # ((\ADC_Manager1|Selector103~1_combout\) # ((\ADC_Manager1|c_long_func_input[12][6]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[12][6]~regout\,
	datab => \ADC_Manager1|Selector103~0_combout\,
	datac => \ADC_Manager1|Selector164~0_combout\,
	datad => \ADC_Manager1|Selector103~1_combout\,
	combout => \ADC_Manager1|Selector103~2_combout\);

-- Location: LCFF_X21_Y7_N27
\ADC_Manager1|c_1_func[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][7]~regout\);

-- Location: LCFF_X21_Y9_N3
\ADC_Manager1|c_preamb_func[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][7]~regout\);

-- Location: LCCOMB_X21_Y9_N2
\ADC_Manager1|Selector102~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector102~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][7]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[12][7]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[12][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][7]~regout\,
	datad => \ADC_Manager1|c_1_func[2][7]~regout\,
	combout => \ADC_Manager1|Selector102~1_combout\);

-- Location: LCFF_X10_Y3_N1
\ADC_Manager1|c_1_func[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][0]~regout\);

-- Location: LCCOMB_X10_Y7_N4
\ADC_Manager1|Selector101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector101~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[1][0]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][0]~regout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_0_func[1][0]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector101~0_combout\);

-- Location: LCFF_X10_Y7_N31
\ADC_Manager1|c_preamb_func[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][0]~regout\);

-- Location: LCCOMB_X10_Y7_N30
\ADC_Manager1|Selector101~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector101~1_combout\ = (\ADC_Manager1|c_1_func[1][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[11][0]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[1][0]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[11][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][0]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector101~1_combout\);

-- Location: LCCOMB_X13_Y11_N8
\ADC_Manager1|Selector101~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector101~2_combout\ = (\ADC_Manager1|Selector101~1_combout\) # ((\ADC_Manager1|Selector101~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[11][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector101~1_combout\,
	datab => \ADC_Manager1|Selector101~0_combout\,
	datac => \ADC_Manager1|Selector164~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[11][0]~regout\,
	combout => \ADC_Manager1|Selector101~2_combout\);

-- Location: LCCOMB_X10_Y7_N24
\ADC_Manager1|Selector100~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector100~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[1][1]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[1][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|c_1_func[1][1]~regout\,
	datac => \ADC_Manager1|c_0_func[1][1]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector100~0_combout\);

-- Location: LCFF_X10_Y7_N3
\ADC_Manager1|c_preamb_func[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][3]~regout\);

-- Location: LCCOMB_X10_Y7_N2
\ADC_Manager1|Selector98~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector98~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[1][3]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[11][3]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[11][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][3]~regout\,
	datad => \ADC_Manager1|c_1_func[1][3]~regout\,
	combout => \ADC_Manager1|Selector98~1_combout\);

-- Location: LCCOMB_X10_Y7_N16
\ADC_Manager1|Selector97~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector97~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[1][4]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[1][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][4]~regout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_0_func[1][4]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector97~0_combout\);

-- Location: LCFF_X10_Y7_N11
\ADC_Manager1|c_preamb_func[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][4]~regout\);

-- Location: LCCOMB_X10_Y7_N10
\ADC_Manager1|Selector97~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector97~1_combout\ = (\ADC_Manager1|c_1_func[1][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[11][4]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[1][4]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[11][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][4]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector97~1_combout\);

-- Location: LCCOMB_X17_Y12_N10
\ADC_Manager1|Selector97~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector97~2_combout\ = (\ADC_Manager1|Selector97~0_combout\) # ((\ADC_Manager1|Selector97~1_combout\) # ((\ADC_Manager1|c_long_func_input[11][4]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector97~0_combout\,
	datab => \ADC_Manager1|Selector97~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[11][4]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector97~2_combout\);

-- Location: LCFF_X10_Y3_N19
\ADC_Manager1|c_1_func[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][5]~regout\);

-- Location: LCFF_X10_Y7_N19
\ADC_Manager1|c_preamb_func[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][6]~regout\);

-- Location: LCCOMB_X10_Y7_N18
\ADC_Manager1|Selector95~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector95~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[11][6]~regout\) # ((\ADC_Manager1|c_1_func[1][6]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[1][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[1][6]~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][6]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector95~1_combout\);

-- Location: LCCOMB_X10_Y7_N8
\ADC_Manager1|Selector94~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector94~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[1][7]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[1][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][7]~regout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_0_func[1][7]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector94~0_combout\);

-- Location: LCFF_X10_Y7_N7
\ADC_Manager1|c_preamb_func[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][7]~regout\);

-- Location: LCCOMB_X10_Y7_N6
\ADC_Manager1|Selector94~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector94~1_combout\ = (\ADC_Manager1|c_1_func[1][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[11][7]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[1][7]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[11][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][7]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector94~1_combout\);

-- Location: LCCOMB_X18_Y11_N10
\ADC_Manager1|Selector94~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector94~2_combout\ = (\ADC_Manager1|Selector94~0_combout\) # ((\ADC_Manager1|Selector94~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[11][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector94~0_combout\,
	datac => \ADC_Manager1|Selector94~1_combout\,
	datad => \ADC_Manager1|c_long_func_input[11][7]~regout\,
	combout => \ADC_Manager1|Selector94~2_combout\);

-- Location: LCFF_X7_Y4_N9
\ADC_Manager1|c_1_func[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][0]~regout\);

-- Location: LCCOMB_X8_Y4_N20
\ADC_Manager1|Selector93~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector93~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[0][0]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[0][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][0]~regout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_0_func[0][0]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector93~0_combout\);

-- Location: LCFF_X8_Y4_N3
\ADC_Manager1|c_preamb_func[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][1]~regout\);

-- Location: LCCOMB_X8_Y4_N2
\ADC_Manager1|Selector92~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector92~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[0][1]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[10][1]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[10][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][1]~regout\,
	datad => \ADC_Manager1|c_1_func[0][1]~regout\,
	combout => \ADC_Manager1|Selector92~1_combout\);

-- Location: LCFF_X7_Y4_N1
\ADC_Manager1|c_1_func[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][2]~regout\);

-- Location: LCFF_X8_Y4_N7
\ADC_Manager1|c_preamb_func[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][2]~regout\);

-- Location: LCCOMB_X8_Y4_N6
\ADC_Manager1|Selector91~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector91~1_combout\ = (\ADC_Manager1|c_1_func[0][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[10][2]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[0][2]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[10][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][2]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector91~1_combout\);

-- Location: LCFF_X8_Y4_N9
\ADC_Manager1|c_0_func[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][3]~regout\);

-- Location: LCCOMB_X8_Y4_N8
\ADC_Manager1|Selector90~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector90~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[0][3]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[0][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][3]~regout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_0_func[0][3]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector90~0_combout\);

-- Location: LCFF_X8_Y4_N27
\ADC_Manager1|c_preamb_func[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][3]~regout\);

-- Location: LCCOMB_X8_Y4_N26
\ADC_Manager1|Selector90~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector90~1_combout\ = (\ADC_Manager1|c_1_func[0][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[10][3]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[0][3]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[10][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][3]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector90~1_combout\);

-- Location: LCCOMB_X17_Y8_N10
\ADC_Manager1|Selector90~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector90~2_combout\ = (\ADC_Manager1|Selector90~1_combout\) # ((\ADC_Manager1|Selector90~0_combout\) # ((\ADC_Manager1|c_long_func_input[10][3]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector90~1_combout\,
	datab => \ADC_Manager1|Selector90~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[10][3]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector90~2_combout\);

-- Location: LCCOMB_X8_Y4_N0
\ADC_Manager1|Selector89~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector89~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[0][4]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[0][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_1_func[0][4]~regout\,
	datac => \ADC_Manager1|c_0_func[0][4]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector89~0_combout\);

-- Location: LCFF_X8_Y4_N15
\ADC_Manager1|c_preamb_func[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][4]~regout\);

-- Location: LCCOMB_X8_Y4_N14
\ADC_Manager1|Selector89~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector89~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[0][4]~regout\) # ((\ADC_Manager1|c_preamb_func[10][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[10][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[0][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector89~1_combout\);

-- Location: LCCOMB_X17_Y7_N20
\ADC_Manager1|Selector89~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector89~2_combout\ = (\ADC_Manager1|Selector89~0_combout\) # ((\ADC_Manager1|Selector89~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[10][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector89~0_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[10][4]~regout\,
	datad => \ADC_Manager1|Selector89~1_combout\,
	combout => \ADC_Manager1|Selector89~2_combout\);

-- Location: LCFF_X8_Y4_N25
\ADC_Manager1|c_0_func[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][5]~regout\);

-- Location: LCFF_X7_Y4_N15
\ADC_Manager1|c_1_func[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][5]~regout\);

-- Location: LCCOMB_X8_Y4_N24
\ADC_Manager1|Selector88~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector88~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[0][5]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[0][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][5]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[0][5]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector88~0_combout\);

-- Location: LCFF_X8_Y4_N23
\ADC_Manager1|c_preamb_func[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][5]~regout\);

-- Location: LCCOMB_X8_Y4_N22
\ADC_Manager1|Selector88~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector88~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[0][5]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[10][5]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[10][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][5]~regout\,
	datad => \ADC_Manager1|c_1_func[0][5]~regout\,
	combout => \ADC_Manager1|Selector88~1_combout\);

-- Location: LCCOMB_X14_Y7_N4
\ADC_Manager1|Selector88~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector88~2_combout\ = (\ADC_Manager1|Selector88~1_combout\) # ((\ADC_Manager1|Selector88~0_combout\) # ((\ADC_Manager1|c_long_func_input[10][5]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[10][5]~regout\,
	datab => \ADC_Manager1|Selector88~1_combout\,
	datac => \ADC_Manager1|Selector164~0_combout\,
	datad => \ADC_Manager1|Selector88~0_combout\,
	combout => \ADC_Manager1|Selector88~2_combout\);

-- Location: LCFF_X8_Y11_N3
\ADC_Manager1|c_preamb_func[35][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[35][6]~regout\);

-- Location: LCCOMB_X8_Y11_N2
\ADC_Manager1|Selector287~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector287~0_combout\ = (\ADC_Manager1|c_preamb_func[35][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[35][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector287~0_combout\);

-- Location: LCCOMB_X9_Y12_N2
\ADC_Manager1|Selector85~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector85~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[9][0]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[9][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[9][0]~regout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[9][0]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector85~0_combout\);

-- Location: LCCOMB_X9_Y12_N6
\ADC_Manager1|Selector84~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector84~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[9][1]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[9][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[9][1]~regout\,
	datac => \ADC_Manager1|c_1_func[9][1]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector84~0_combout\);

-- Location: LCCOMB_X9_Y12_N26
\ADC_Manager1|Selector82~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector82~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[9][3]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[9][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[9][3]~regout\,
	datac => \ADC_Manager1|c_1_func[9][3]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector82~0_combout\);

-- Location: LCCOMB_X9_Y12_N30
\ADC_Manager1|Selector81~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector81~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[9][4]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[9][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[9][4]~regout\,
	datac => \ADC_Manager1|c_1_func[9][4]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector81~0_combout\);

-- Location: LCCOMB_X21_Y12_N22
\ADC_Manager1|Selector74~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector74~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[8][3]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[8][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[8][3]~regout\,
	datac => \ADC_Manager1|c_1_func[8][3]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector74~0_combout\);

-- Location: LCFF_X22_Y12_N11
\ADC_Manager1|c_preamb_func[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][3]~regout\);

-- Location: LCCOMB_X22_Y12_N10
\ADC_Manager1|Selector74~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector74~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[8][3]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[8][3]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[8][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[8][3]~regout\,
	datad => \ADC_Manager1|c_0_func[8][3]~regout\,
	combout => \ADC_Manager1|Selector74~1_combout\);

-- Location: LCCOMB_X19_Y8_N10
\ADC_Manager1|Selector74~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector74~2_combout\ = (\ADC_Manager1|Selector74~0_combout\) # ((\ADC_Manager1|Selector74~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[8][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector74~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[8][3]~regout\,
	datad => \ADC_Manager1|Selector74~1_combout\,
	combout => \ADC_Manager1|Selector74~2_combout\);

-- Location: LCCOMB_X21_Y12_N18
\ADC_Manager1|Selector71~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector71~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[8][6]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[8][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][6]~regout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[8][6]~regout\,
	datad => \ADC_Manager1|Mux40~0_combout\,
	combout => \ADC_Manager1|Selector71~0_combout\);

-- Location: LCCOMB_X10_Y9_N4
\ADC_Manager1|Selector69~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector69~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[7][0]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[7][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[7][0]~regout\,
	datac => \ADC_Manager1|c_1_func[7][0]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector69~0_combout\);

-- Location: LCCOMB_X10_Y9_N26
\ADC_Manager1|Selector68~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector68~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[7][1]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[7][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[7][1]~regout\,
	datad => \ADC_Manager1|c_0_func[7][1]~regout\,
	combout => \ADC_Manager1|Selector68~0_combout\);

-- Location: LCCOMB_X10_Y9_N12
\ADC_Manager1|Selector67~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector67~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[7][2]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[7][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[7][2]~regout\,
	datac => \ADC_Manager1|c_1_func[7][2]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector67~0_combout\);

-- Location: LCCOMB_X10_Y9_N14
\ADC_Manager1|Selector66~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector66~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[7][3]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[7][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[7][3]~regout\,
	datad => \ADC_Manager1|c_0_func[7][3]~regout\,
	combout => \ADC_Manager1|Selector66~0_combout\);

-- Location: LCFF_X10_Y9_N9
\ADC_Manager1|c_preamb_func[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][4]~regout\);

-- Location: LCCOMB_X10_Y9_N8
\ADC_Manager1|Selector65~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector65~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[7][4]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[7][4]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[7][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[7][4]~regout\,
	datad => \ADC_Manager1|c_0_func[7][4]~regout\,
	combout => \ADC_Manager1|Selector65~1_combout\);

-- Location: LCCOMB_X10_Y9_N10
\ADC_Manager1|Selector64~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector64~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[7][5]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[7][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[7][5]~regout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[7][5]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector64~0_combout\);

-- Location: LCCOMB_X10_Y9_N28
\ADC_Manager1|Selector63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector63~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[7][6]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[7][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[7][6]~regout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[7][6]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector63~0_combout\);

-- Location: LCCOMB_X8_Y5_N6
\ADC_Manager1|Selector60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector60~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[6][1]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[6][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[6][1]~regout\,
	datad => \ADC_Manager1|c_0_func[6][1]~regout\,
	combout => \ADC_Manager1|Selector60~0_combout\);

-- Location: LCFF_X9_Y9_N13
\ADC_Manager1|c_preamb_func[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][1]~regout\);

-- Location: LCCOMB_X9_Y9_N12
\ADC_Manager1|Selector60~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector60~1_combout\ = (\ADC_Manager1|c_0_func[6][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[6][1]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[6][1]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[6][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[6][1]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[6][1]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector60~1_combout\);

-- Location: LCCOMB_X14_Y9_N10
\ADC_Manager1|Selector60~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector60~2_combout\ = (\ADC_Manager1|Selector60~0_combout\) # ((\ADC_Manager1|Selector60~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[6][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector60~0_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[6][1]~regout\,
	datad => \ADC_Manager1|Selector60~1_combout\,
	combout => \ADC_Manager1|Selector60~2_combout\);

-- Location: LCCOMB_X8_Y5_N2
\ADC_Manager1|Selector57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector57~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[6][4]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[6][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[6][4]~regout\,
	datad => \ADC_Manager1|c_0_func[6][4]~regout\,
	combout => \ADC_Manager1|Selector57~0_combout\);

-- Location: LCFF_X9_Y9_N5
\ADC_Manager1|c_preamb_func[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][4]~regout\);

-- Location: LCCOMB_X9_Y9_N4
\ADC_Manager1|Selector57~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector57~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[6][4]~regout\) # ((\ADC_Manager1|c_0_func[6][4]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[6][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[6][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[6][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector57~1_combout\);

-- Location: LCCOMB_X8_Y9_N2
\ADC_Manager1|Selector57~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector57~2_combout\ = (\ADC_Manager1|Selector57~1_combout\) # ((\ADC_Manager1|Selector57~0_combout\) # ((\ADC_Manager1|c_long_func_input[6][4]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector57~1_combout\,
	datab => \ADC_Manager1|c_long_func_input[6][4]~regout\,
	datac => \ADC_Manager1|Selector164~0_combout\,
	datad => \ADC_Manager1|Selector57~0_combout\,
	combout => \ADC_Manager1|Selector57~2_combout\);

-- Location: LCCOMB_X8_Y5_N18
\ADC_Manager1|Selector55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector55~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[6][6]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[6][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[6][6]~regout\,
	datad => \ADC_Manager1|c_0_func[6][6]~regout\,
	combout => \ADC_Manager1|Selector55~0_combout\);

-- Location: LCFF_X9_Y9_N19
\ADC_Manager1|c_preamb_func[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][7]~regout\);

-- Location: LCCOMB_X9_Y9_N18
\ADC_Manager1|Selector54~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector54~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[6][7]~regout\) # ((\ADC_Manager1|c_0_func[6][7]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[6][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[6][7]~regout\,
	datac => \ADC_Manager1|c_preamb_func[6][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector54~1_combout\);

-- Location: LCCOMB_X10_Y3_N0
\ADC_Manager1|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector21~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[1][0]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[1][0]~regout\,
	datac => \ADC_Manager1|c_1_func[1][0]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector21~0_combout\);

-- Location: LCFF_X9_Y5_N31
\ADC_Manager1|c_preamb_func[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][3]~regout\);

-- Location: LCCOMB_X9_Y5_N30
\ADC_Manager1|Selector18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector18~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[1][3]~regout\) # ((\ADC_Manager1|c_0_func[1][3]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[1][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[1][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector18~1_combout\);

-- Location: LCCOMB_X10_Y3_N18
\ADC_Manager1|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector16~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[1][5]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[1][5]~regout\,
	datac => \ADC_Manager1|c_1_func[1][5]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector16~0_combout\);

-- Location: LCFF_X9_Y5_N27
\ADC_Manager1|c_preamb_func[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][7]~regout\);

-- Location: LCCOMB_X9_Y5_N26
\ADC_Manager1|Selector14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector14~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[1][7]~regout\) # ((\ADC_Manager1|c_0_func[1][7]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[1][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[1][7]~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector14~1_combout\);

-- Location: LCCOMB_X7_Y4_N16
\ADC_Manager1|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector13~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[0][0]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[0][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_1_func[0][0]~regout\,
	datac => \ADC_Manager1|c_0_func[0][0]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector13~0_combout\);

-- Location: LCFF_X22_Y4_N9
\ADC_Manager1|c_preamb_func[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][1]~regout\);

-- Location: LCCOMB_X22_Y4_N8
\ADC_Manager1|Selector12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector12~1_combout\ = (\ADC_Manager1|c_0_func[0][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[0][1]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[0][1]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[0][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][1]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][1]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector12~1_combout\);

-- Location: LCCOMB_X7_Y4_N20
\ADC_Manager1|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector11~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[0][2]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[0][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][2]~regout\,
	datab => \ADC_Manager1|c_1_func[0][2]~regout\,
	datac => \ADC_Manager1|Mux40~0_combout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector11~0_combout\);

-- Location: LCFF_X22_Y4_N7
\ADC_Manager1|c_preamb_func[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][2]~regout\);

-- Location: LCCOMB_X22_Y4_N6
\ADC_Manager1|Selector11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector11~1_combout\ = (\ADC_Manager1|c_0_func[0][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[0][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[0][2]~regout\ & (((\ADC_Manager1|c_preamb_func[0][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][2]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector11~1_combout\);

-- Location: LCCOMB_X20_Y4_N12
\ADC_Manager1|Selector11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector11~2_combout\ = (\ADC_Manager1|Selector11~0_combout\) # ((\ADC_Manager1|Selector11~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[0][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector11~0_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[0][2]~regout\,
	datad => \ADC_Manager1|Selector11~1_combout\,
	combout => \ADC_Manager1|Selector11~2_combout\);

-- Location: LCFF_X13_Y4_N25
\ADC_Manager1|c_preamb_func[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][3]~regout\);

-- Location: LCCOMB_X13_Y4_N24
\ADC_Manager1|Selector10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector10~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[0][3]~regout\) # ((\ADC_Manager1|c_0_func[0][3]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[0][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[0][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector10~1_combout\);

-- Location: LCCOMB_X7_Y4_N2
\ADC_Manager1|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector8~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[0][5]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[0][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][5]~regout\,
	datab => \ADC_Manager1|c_1_func[0][5]~regout\,
	datac => \ADC_Manager1|Mux40~0_combout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector8~0_combout\);

-- Location: LCCOMB_X7_Y4_N28
\ADC_Manager1|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector7~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[0][6]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[0][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[0][6]~regout\,
	datac => \ADC_Manager1|c_1_func[0][6]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector7~0_combout\);

-- Location: LCCOMB_X7_Y4_N22
\ADC_Manager1|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector6~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[0][7]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[0][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][7]~regout\,
	datab => \ADC_Manager1|c_1_func[0][7]~regout\,
	datac => \ADC_Manager1|Mux40~0_combout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector6~0_combout\);

-- Location: LCFF_X6_Y4_N9
\ADC_Manager1|c_preamb_func[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][7]~regout\);

-- Location: LCCOMB_X6_Y4_N8
\ADC_Manager1|Selector6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector6~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[0][7]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[0][7]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[0][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][7]~regout\,
	datad => \ADC_Manager1|c_0_func[0][7]~regout\,
	combout => \ADC_Manager1|Selector6~1_combout\);

-- Location: LCCOMB_X18_Y4_N28
\ADC_Manager1|Selector6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector6~2_combout\ = (\ADC_Manager1|Selector6~1_combout\) # ((\ADC_Manager1|Selector6~0_combout\) # ((\ADC_Manager1|c_long_func_input[0][7]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector6~1_combout\,
	datab => \ADC_Manager1|c_long_func_input[0][7]~regout\,
	datac => \ADC_Manager1|Selector6~0_combout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector6~2_combout\);

-- Location: LCCOMB_X7_Y7_N20
\ADC_Manager1|Selector37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector37~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[3][0]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[3][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|c_0_func[3][0]~regout\,
	datac => \ADC_Manager1|c_1_func[3][0]~regout\,
	datad => \ADC_Manager1|Mux40~0_combout\,
	combout => \ADC_Manager1|Selector37~0_combout\);

-- Location: LCFF_X7_Y7_N5
\ADC_Manager1|c_preamb_func[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][0]~regout\);

-- Location: LCCOMB_X7_Y7_N4
\ADC_Manager1|Selector37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector37~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[3][0]~regout\) # ((\ADC_Manager1|c_preamb_func[3][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[3][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[3][0]~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector37~1_combout\);

-- Location: LCCOMB_X14_Y7_N12
\ADC_Manager1|Selector37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector37~2_combout\ = (\ADC_Manager1|Selector37~0_combout\) # ((\ADC_Manager1|Selector37~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[3][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector37~0_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[3][0]~regout\,
	datad => \ADC_Manager1|Selector37~1_combout\,
	combout => \ADC_Manager1|Selector37~2_combout\);

-- Location: LCFF_X7_Y7_N7
\ADC_Manager1|c_preamb_func[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][1]~regout\);

-- Location: LCCOMB_X7_Y7_N6
\ADC_Manager1|Selector36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector36~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[3][1]~regout\) # ((\ADC_Manager1|c_preamb_func[3][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[3][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[3][1]~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector36~1_combout\);

-- Location: LCCOMB_X7_Y7_N18
\ADC_Manager1|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector34~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[3][3]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[3][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|c_0_func[3][3]~regout\,
	datac => \ADC_Manager1|c_1_func[3][3]~regout\,
	datad => \ADC_Manager1|Mux40~0_combout\,
	combout => \ADC_Manager1|Selector34~0_combout\);

-- Location: LCFF_X7_Y7_N23
\ADC_Manager1|c_preamb_func[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][3]~regout\);

-- Location: LCCOMB_X7_Y7_N22
\ADC_Manager1|Selector34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector34~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[3][3]~regout\) # ((\ADC_Manager1|c_preamb_func[3][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[3][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[3][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector34~1_combout\);

-- Location: LCCOMB_X18_Y7_N4
\ADC_Manager1|Selector34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector34~2_combout\ = (\ADC_Manager1|Selector34~1_combout\) # ((\ADC_Manager1|Selector34~0_combout\) # ((\ADC_Manager1|c_long_func_input[3][3]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector34~1_combout\,
	datab => \ADC_Manager1|Selector34~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[3][3]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector34~2_combout\);

-- Location: LCFF_X7_Y7_N29
\ADC_Manager1|c_preamb_func[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][4]~regout\);

-- Location: LCCOMB_X7_Y7_N28
\ADC_Manager1|Selector33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector33~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[3][4]~regout\) # ((\ADC_Manager1|c_preamb_func[3][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[3][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[3][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector33~1_combout\);

-- Location: LCFF_X7_Y7_N31
\ADC_Manager1|c_preamb_func[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][5]~regout\);

-- Location: LCCOMB_X7_Y7_N30
\ADC_Manager1|Selector32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector32~1_combout\ = (\ADC_Manager1|c_0_func[3][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[3][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[3][5]~regout\ & (((\ADC_Manager1|c_preamb_func[3][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][5]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector32~1_combout\);

-- Location: LCCOMB_X7_Y7_N8
\ADC_Manager1|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector31~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[3][6]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[3][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][6]~regout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[3][6]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector31~0_combout\);

-- Location: LCFF_X7_Y7_N13
\ADC_Manager1|c_preamb_func[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][6]~regout\);

-- Location: LCCOMB_X7_Y7_N12
\ADC_Manager1|Selector31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector31~1_combout\ = (\ADC_Manager1|c_0_func[3][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[3][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[3][6]~regout\ & (((\ADC_Manager1|c_preamb_func[3][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][6]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector31~1_combout\);

-- Location: LCCOMB_X14_Y7_N10
\ADC_Manager1|Selector31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector31~2_combout\ = (\ADC_Manager1|Selector31~1_combout\) # ((\ADC_Manager1|Selector31~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[3][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector31~1_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[3][6]~regout\,
	datad => \ADC_Manager1|Selector31~0_combout\,
	combout => \ADC_Manager1|Selector31~2_combout\);

-- Location: LCCOMB_X7_Y7_N10
\ADC_Manager1|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector30~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[3][7]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[3][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[3][7]~regout\,
	datad => \ADC_Manager1|c_0_func[3][7]~regout\,
	combout => \ADC_Manager1|Selector30~0_combout\);

-- Location: LCFF_X7_Y7_N3
\ADC_Manager1|c_preamb_func[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][7]~regout\);

-- Location: LCCOMB_X7_Y7_N2
\ADC_Manager1|Selector30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector30~1_combout\ = (\ADC_Manager1|c_0_func[3][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[3][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[3][7]~regout\ & (((\ADC_Manager1|c_preamb_func[3][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][7]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector30~1_combout\);

-- Location: LCCOMB_X14_Y7_N8
\ADC_Manager1|Selector30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector30~2_combout\ = (\ADC_Manager1|Selector30~1_combout\) # ((\ADC_Manager1|Selector30~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[3][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector30~1_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[3][7]~regout\,
	datad => \ADC_Manager1|Selector30~0_combout\,
	combout => \ADC_Manager1|Selector30~2_combout\);

-- Location: LCCOMB_X21_Y7_N28
\ADC_Manager1|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector29~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[2][0]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[2][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[2][0]~regout\,
	datad => \ADC_Manager1|c_0_func[2][0]~regout\,
	combout => \ADC_Manager1|Selector29~0_combout\);

-- Location: LCFF_X21_Y7_N13
\ADC_Manager1|c_preamb_func[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][0]~regout\);

-- Location: LCCOMB_X21_Y7_N12
\ADC_Manager1|Selector29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector29~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[2][0]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[2][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[2][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][0]~regout\,
	datad => \ADC_Manager1|c_0_func[2][0]~regout\,
	combout => \ADC_Manager1|Selector29~1_combout\);

-- Location: LCCOMB_X17_Y6_N24
\ADC_Manager1|Selector29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector29~2_combout\ = (\ADC_Manager1|Selector29~0_combout\) # ((\ADC_Manager1|Selector29~1_combout\) # ((\ADC_Manager1|c_long_func_input[2][0]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector29~0_combout\,
	datab => \ADC_Manager1|Selector29~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[2][0]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector29~2_combout\);

-- Location: LCCOMB_X21_Y7_N14
\ADC_Manager1|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector28~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[2][1]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[2][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[2][1]~regout\,
	datad => \ADC_Manager1|c_0_func[2][1]~regout\,
	combout => \ADC_Manager1|Selector28~0_combout\);

-- Location: LCFF_X21_Y7_N1
\ADC_Manager1|c_preamb_func[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][2]~regout\);

-- Location: LCCOMB_X21_Y7_N0
\ADC_Manager1|Selector27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector27~1_combout\ = (\ADC_Manager1|c_0_func[2][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[2][2]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[2][2]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[2][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][2]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector27~1_combout\);

-- Location: LCCOMB_X21_Y7_N2
\ADC_Manager1|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector26~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[2][3]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[2][3]~regout\,
	datac => \ADC_Manager1|c_1_func[2][3]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector26~0_combout\);

-- Location: LCFF_X21_Y7_N31
\ADC_Manager1|c_preamb_func[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][3]~regout\);

-- Location: LCCOMB_X21_Y7_N30
\ADC_Manager1|Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector26~1_combout\ = (\ADC_Manager1|c_0_func[2][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[2][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[2][3]~regout\ & (((\ADC_Manager1|c_preamb_func[2][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][3]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector26~1_combout\);

-- Location: LCCOMB_X20_Y8_N28
\ADC_Manager1|Selector26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector26~2_combout\ = (\ADC_Manager1|Selector26~1_combout\) # ((\ADC_Manager1|Selector26~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[2][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector26~1_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|Selector26~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[2][3]~regout\,
	combout => \ADC_Manager1|Selector26~2_combout\);

-- Location: LCFF_X21_Y7_N5
\ADC_Manager1|c_preamb_func[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][6]~regout\);

-- Location: LCCOMB_X21_Y7_N4
\ADC_Manager1|Selector23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector23~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[2][6]~regout\) # ((\ADC_Manager1|c_preamb_func[2][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[2][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[2][6]~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector23~1_combout\);

-- Location: LCCOMB_X21_Y7_N26
\ADC_Manager1|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector22~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[2][7]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[2][7]~regout\,
	datac => \ADC_Manager1|c_1_func[2][7]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector22~0_combout\);

-- Location: LCCOMB_X14_Y1_N12
\ADC_Manager1|Selector53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector53~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[5][0]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[5][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[5][0]~regout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[5][0]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector53~0_combout\);

-- Location: LCFF_X14_Y1_N1
\ADC_Manager1|c_preamb_func[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][0]~regout\);

-- Location: LCCOMB_X14_Y1_N0
\ADC_Manager1|Selector53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector53~1_combout\ = (\ADC_Manager1|c_0_func[5][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[5][0]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[5][0]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[5][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[5][0]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[5][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector53~1_combout\);

-- Location: LCCOMB_X17_Y3_N16
\ADC_Manager1|Selector53~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector53~2_combout\ = (\ADC_Manager1|Selector53~1_combout\) # ((\ADC_Manager1|Selector53~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[5][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector53~1_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[5][0]~regout\,
	datad => \ADC_Manager1|Selector53~0_combout\,
	combout => \ADC_Manager1|Selector53~2_combout\);

-- Location: LCCOMB_X14_Y1_N10
\ADC_Manager1|Selector52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector52~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[5][1]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[5][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[5][1]~regout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[5][1]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector52~0_combout\);

-- Location: LCFF_X14_Y1_N21
\ADC_Manager1|c_preamb_func[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][2]~regout\);

-- Location: LCCOMB_X14_Y1_N20
\ADC_Manager1|Selector51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector51~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[5][2]~regout\) # ((\ADC_Manager1|c_preamb_func[5][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[5][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[5][2]~regout\,
	datac => \ADC_Manager1|c_preamb_func[5][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector51~1_combout\);

-- Location: LCFF_X14_Y1_N15
\ADC_Manager1|c_preamb_func[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][3]~regout\);

-- Location: LCCOMB_X14_Y1_N14
\ADC_Manager1|Selector50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector50~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[5][3]~regout\) # ((\ADC_Manager1|c_0_func[5][3]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[5][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[5][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[5][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector50~1_combout\);

-- Location: LCCOMB_X14_Y1_N18
\ADC_Manager1|Selector48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector48~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[5][5]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[5][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[5][5]~regout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[5][5]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector48~0_combout\);

-- Location: LCFF_X14_Y1_N27
\ADC_Manager1|c_preamb_func[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][5]~regout\);

-- Location: LCCOMB_X14_Y1_N26
\ADC_Manager1|Selector48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector48~1_combout\ = (\ADC_Manager1|c_0_func[5][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[5][5]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[5][5]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[5][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[5][5]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[5][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector48~1_combout\);

-- Location: LCCOMB_X18_Y3_N8
\ADC_Manager1|Selector48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector48~2_combout\ = (\ADC_Manager1|Selector48~1_combout\) # ((\ADC_Manager1|Selector48~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[5][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector48~1_combout\,
	datac => \ADC_Manager1|Selector48~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[5][5]~regout\,
	combout => \ADC_Manager1|Selector48~2_combout\);

-- Location: LCCOMB_X14_Y1_N22
\ADC_Manager1|Selector46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector46~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[5][7]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[5][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[5][7]~regout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[5][7]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector46~0_combout\);

-- Location: LCFF_X13_Y3_N29
\ADC_Manager1|c_preamb_func[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][0]~regout\);

-- Location: LCCOMB_X13_Y3_N28
\ADC_Manager1|Selector45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector45~1_combout\ = (\ADC_Manager1|c_0_func[4][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[4][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[4][0]~regout\ & (((\ADC_Manager1|c_preamb_func[4][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][0]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector45~1_combout\);

-- Location: LCCOMB_X13_Y3_N2
\ADC_Manager1|Selector44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector44~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[4][1]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[4][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[4][1]~regout\,
	datad => \ADC_Manager1|c_0_func[4][1]~regout\,
	combout => \ADC_Manager1|Selector44~0_combout\);

-- Location: LCFF_X13_Y3_N7
\ADC_Manager1|c_preamb_func[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][1]~regout\);

-- Location: LCCOMB_X13_Y3_N6
\ADC_Manager1|Selector44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector44~1_combout\ = (\ADC_Manager1|c_0_func[4][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[4][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[4][1]~regout\ & (((\ADC_Manager1|c_preamb_func[4][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][1]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector44~1_combout\);

-- Location: LCCOMB_X17_Y6_N20
\ADC_Manager1|Selector44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector44~2_combout\ = (\ADC_Manager1|Selector44~1_combout\) # ((\ADC_Manager1|Selector44~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[4][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector44~1_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[4][1]~regout\,
	datad => \ADC_Manager1|Selector44~0_combout\,
	combout => \ADC_Manager1|Selector44~2_combout\);

-- Location: LCCOMB_X13_Y3_N20
\ADC_Manager1|Selector43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector43~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[4][2]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][2]~regout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[4][2]~regout\,
	datad => \ADC_Manager1|Mux40~0_combout\,
	combout => \ADC_Manager1|Selector43~0_combout\);

-- Location: LCFF_X13_Y3_N19
\ADC_Manager1|c_preamb_func[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][3]~regout\);

-- Location: LCCOMB_X13_Y3_N18
\ADC_Manager1|Selector42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector42~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[4][3]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[4][3]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][3]~regout\,
	datad => \ADC_Manager1|c_0_func[4][3]~regout\,
	combout => \ADC_Manager1|Selector42~1_combout\);

-- Location: LCCOMB_X13_Y3_N12
\ADC_Manager1|Selector41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector41~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[4][4]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[4][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][4]~regout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[4][4]~regout\,
	datad => \ADC_Manager1|Mux40~0_combout\,
	combout => \ADC_Manager1|Selector41~0_combout\);

-- Location: LCFF_X13_Y3_N9
\ADC_Manager1|c_preamb_func[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][4]~regout\);

-- Location: LCCOMB_X13_Y3_N8
\ADC_Manager1|Selector41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector41~1_combout\ = (\ADC_Manager1|c_0_func[4][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[4][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[4][4]~regout\ & (((\ADC_Manager1|c_preamb_func[4][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][4]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector41~1_combout\);

-- Location: LCCOMB_X14_Y3_N12
\ADC_Manager1|Selector41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector41~2_combout\ = (\ADC_Manager1|Selector41~0_combout\) # ((\ADC_Manager1|Selector41~1_combout\) # ((\ADC_Manager1|c_long_func_input[4][4]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector41~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[4][4]~regout\,
	datac => \ADC_Manager1|Selector164~0_combout\,
	datad => \ADC_Manager1|Selector41~1_combout\,
	combout => \ADC_Manager1|Selector41~2_combout\);

-- Location: LCCOMB_X13_Y3_N10
\ADC_Manager1|Selector38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector38~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[4][7]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[4][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[4][7]~regout\,
	datad => \ADC_Manager1|c_0_func[4][7]~regout\,
	combout => \ADC_Manager1|Selector38~0_combout\);

-- Location: LCFF_X13_Y3_N23
\ADC_Manager1|c_preamb_func[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][7]~regout\);

-- Location: LCCOMB_X13_Y3_N22
\ADC_Manager1|Selector38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector38~1_combout\ = (\ADC_Manager1|c_0_func[4][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[4][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[4][7]~regout\ & (((\ADC_Manager1|c_preamb_func[4][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][7]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector38~1_combout\);

-- Location: LCCOMB_X18_Y3_N10
\ADC_Manager1|Selector38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector38~2_combout\ = (\ADC_Manager1|Selector38~1_combout\) # ((\ADC_Manager1|Selector38~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[4][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector38~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[4][7]~regout\,
	datad => \ADC_Manager1|Selector38~0_combout\,
	combout => \ADC_Manager1|Selector38~2_combout\);

-- Location: LCCOMB_X3_Y5_N10
\UART_Controller_1|uart_tx_1|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector2~0_combout\ = (\UART_Controller_1|uart_clk_divider|clock_out~regout\ & (\UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\)) # (!\UART_Controller_1|uart_clk_divider|clock_out~regout\ & 
-- (!\UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\) # (\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector2~0_combout\);

-- Location: LCFF_X4_Y5_N21
\UART_Controller_1|curr_state.reading_fifo2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|next_state.reading_fifo2~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.reading_fifo2~regout\);

-- Location: LCFF_X3_Y5_N17
\UART_Controller_1|uart_tx_1|TX_BUSY\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\);

-- Location: LCCOMB_X4_Y5_N12
\UART_Controller_1|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector0~0_combout\ = ((\UART_Controller_1|curr_state.transmiting~regout\) # ((!\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & \UART_Controller_1|curr_state.reading_fifo2~regout\))) # (!\UART_Controller_1|curr_state.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|curr_state.idle~regout\,
	datab => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datac => \UART_Controller_1|curr_state.transmiting~regout\,
	datad => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	combout => \UART_Controller_1|Selector0~0_combout\);

-- Location: LCCOMB_X4_Y5_N8
\UART_Controller_1|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector0~1_combout\ = (\UART_Controller_1|Selector0~0_combout\ & (\UART_Controller_1|next_state.idle~regout\ & ((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\) # (!\UART_Controller_1|curr_state.transmiting~regout\)))) # 
-- (!\UART_Controller_1|Selector0~0_combout\ & (((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\)) # (!\UART_Controller_1|curr_state.transmiting~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|Selector0~0_combout\,
	datab => \UART_Controller_1|curr_state.transmiting~regout\,
	datac => \UART_Controller_1|next_state.idle~regout\,
	datad => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	combout => \UART_Controller_1|Selector0~1_combout\);

-- Location: LCCOMB_X4_Y5_N4
\UART_Controller_1|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector3~0_combout\ = ((\UART_Controller_1|curr_state.reading_fifo2~regout\) # ((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & \UART_Controller_1|curr_state.transmiting~regout\))) # (!\UART_Controller_1|curr_state.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|curr_state.idle~regout\,
	datab => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datac => \UART_Controller_1|curr_state.transmiting~regout\,
	datad => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	combout => \UART_Controller_1|Selector3~0_combout\);

-- Location: LCCOMB_X4_Y5_N24
\UART_Controller_1|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector3~1_combout\ = (\UART_Controller_1|Selector3~0_combout\ & ((\UART_Controller_1|next_state.transmiting~regout\) # ((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & \UART_Controller_1|curr_state.reading_fifo2~regout\)))) # 
-- (!\UART_Controller_1|Selector3~0_combout\ & (\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & ((\UART_Controller_1|curr_state.reading_fifo2~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|Selector3~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datac => \UART_Controller_1|next_state.transmiting~regout\,
	datad => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	combout => \UART_Controller_1|Selector3~1_combout\);

-- Location: LCCOMB_X3_Y5_N6
\UART_Controller_1|uart_tx_1|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector6~0_combout\ = (\UART_Controller_1|uart_tx_1|Selector3~0_combout\) # ((\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\) # ((!\UART_Controller_1|START_SEND_DATA~2_combout\ & 
-- !\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|START_SEND_DATA~2_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datac => \UART_Controller_1|uart_tx_1|Selector3~0_combout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector6~0_combout\);

-- Location: LCCOMB_X5_Y13_N20
\ADC_Manager1|LessThan3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~0_combout\ = (((!\ADC_Manager1|Decoder0~20_combout\) # (!\ADC_Manager1|ram_counter\(5))) # (!\ADC_Manager1|ram_counter\(4))) # (!\ADC_Manager1|ram_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(4),
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|Decoder0~20_combout\,
	combout => \ADC_Manager1|LessThan3~0_combout\);

-- Location: LCCOMB_X3_Y11_N20
\ADC_Manager1|LessThan4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan4~0_combout\ = ((!\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(0)))) # (!\ADC_Manager1|ram_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|LessThan4~0_combout\);

-- Location: LCCOMB_X3_Y11_N10
\ADC_Manager1|Decoder2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~2_combout\ = (!\ADC_Manager1|ram_counter\(7) & (((\ADC_Manager1|Equal0~2_combout\ & \ADC_Manager1|LessThan4~0_combout\)) # (!\ADC_Manager1|ram_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(7),
	datab => \ADC_Manager1|Equal0~2_combout\,
	datac => \ADC_Manager1|LessThan4~0_combout\,
	datad => \ADC_Manager1|ram_counter\(6),
	combout => \ADC_Manager1|Decoder2~2_combout\);

-- Location: LCCOMB_X4_Y12_N26
\ADC_Manager1|Decoder2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~3_combout\ = (\ADC_Manager1|Decoder2~2_combout\ & (\ADC_Manager1|LessThan2~6_combout\ & (!\ADC_Manager1|ram_counter\(31) & \ADC_Manager1|LessThan2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~2_combout\,
	datab => \ADC_Manager1|LessThan2~6_combout\,
	datac => \ADC_Manager1|ram_counter\(31),
	datad => \ADC_Manager1|LessThan2~8_combout\,
	combout => \ADC_Manager1|Decoder2~3_combout\);

-- Location: LCFF_X4_Y5_N15
\UART_Controller_1|next_state.reading_fifo2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.reading_fifo2~regout\);

-- Location: LCCOMB_X3_Y5_N16
\UART_Controller_1|uart_tx_1|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector1~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\) # ((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\)))) # 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (((\UART_Controller_1|START_SEND_DATA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datac => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datad => \UART_Controller_1|START_SEND_DATA~2_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector1~0_combout\);

-- Location: LCCOMB_X4_Y5_N20
\UART_Controller_1|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector2~0_combout\ = (!\UART_Controller_1|curr_state.reading_fifo2~regout\ & ((\UART_Controller_1|START_SEND_DATA~2_combout\) # ((\UART_Controller_1|next_state.reading_fifo2~regout\ & \UART_Controller_1|uart_tx_1|TX_BUSY~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|START_SEND_DATA~2_combout\,
	datab => \UART_Controller_1|next_state.reading_fifo2~regout\,
	datac => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	datad => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	combout => \UART_Controller_1|Selector2~0_combout\);

-- Location: LCCOMB_X4_Y5_N14
\UART_Controller_1|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector2~1_combout\ = (\UART_Controller_1|Selector2~0_combout\) # ((!\UART_Controller_1|curr_state.transmiting~regout\ & (\UART_Controller_1|next_state.reading_fifo2~regout\ & !\UART_Controller_1|uart_tx_1|TX_BUSY~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|Selector2~0_combout\,
	datab => \UART_Controller_1|curr_state.transmiting~regout\,
	datac => \UART_Controller_1|next_state.reading_fifo2~regout\,
	datad => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	combout => \UART_Controller_1|Selector2~1_combout\);

-- Location: CLKCTRL_G0
\UART_Controller_1|uart_clk_divider|clock_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\);

-- Location: CLKCTRL_G1
\clock_divider1|clock_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock_divider1|clock_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock_divider1|clock_out~clkctrl_outclk\);

-- Location: LCCOMB_X5_Y5_N12
\UART_Controller_1|uart_tx_1|data_send[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_send[2]~feeder_combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	combout => \UART_Controller_1|uart_tx_1|data_send[2]~feeder_combout\);

-- Location: LCCOMB_X6_Y12_N28
\ADC_Manager1|c_preamb_func[45][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[45][0]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	combout => \ADC_Manager1|c_preamb_func[45][0]~feeder_combout\);

-- Location: LCCOMB_X7_Y9_N14
\ADC_Manager1|c_preamb_func[24][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[24][0]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	combout => \ADC_Manager1|c_preamb_func[24][0]~feeder_combout\);

-- Location: LCCOMB_X8_Y7_N0
\ADC_Manager1|c_0_func[3][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[3][3]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	combout => \ADC_Manager1|c_0_func[3][3]~feeder_combout\);

-- Location: LCCOMB_X3_Y3_N2
\ADC_Manager1|c_11_value[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_11_value[8]~feeder_combout\ = \corr_long|output_int\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(8),
	combout => \ADC_Manager1|c_11_value[8]~feeder_combout\);

-- Location: LCCOMB_X13_Y6_N20
\ADC_Manager1|c_long_func_input[47][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[47][1]~feeder_combout\ = \ADC_Manager1|Selector388~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector388~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[47][1]~feeder_combout\);

-- Location: LCCOMB_X18_Y6_N16
\ADC_Manager1|c_long_func_input[22][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[22][6]~feeder_combout\ = \ADC_Manager1|Selector183~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector183~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[22][6]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N20
\ADC_Manager1|c_long_func_input[21][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[21][1]~feeder_combout\ = \ADC_Manager1|Selector180~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector180~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[21][1]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N12
\ADC_Manager1|c_long_func_input[45][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[45][6]~feeder_combout\ = \ADC_Manager1|Selector367~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector367~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[45][6]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N20
\ADC_Manager1|c_long_func_input[45][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[45][7]~feeder_combout\ = \ADC_Manager1|Selector366~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector366~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[45][7]~feeder_combout\);

-- Location: LCCOMB_X17_Y7_N6
\ADC_Manager1|c_long_func_input[13][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[13][0]~feeder_combout\ = \ADC_Manager1|Selector117~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector117~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[13][0]~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N24
\ADC_Manager1|c_long_func_input[12][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[12][6]~feeder_combout\ = \ADC_Manager1|Selector103~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector103~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[12][6]~feeder_combout\);

-- Location: LCCOMB_X17_Y11_N2
\ADC_Manager1|c_long_func_input[11][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[11][0]~feeder_combout\ = \ADC_Manager1|Selector101~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector101~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[11][0]~feeder_combout\);

-- Location: LCCOMB_X15_Y11_N10
\ADC_Manager1|c_long_func_input[10][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[10][5]~feeder_combout\ = \ADC_Manager1|Selector88~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector88~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[10][5]~feeder_combout\);

-- Location: LCCOMB_X15_Y9_N10
\ADC_Manager1|c_long_func_input[6][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[6][4]~feeder_combout\ = \ADC_Manager1|Selector57~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector57~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[6][4]~feeder_combout\);

-- Location: LCCOMB_X19_Y4_N10
\ADC_Manager1|c_long_func_input[0][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[0][7]~feeder_combout\ = \ADC_Manager1|Selector6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector6~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[0][7]~feeder_combout\);

-- Location: LCCOMB_X15_Y3_N24
\ADC_Manager1|c_long_func_input[4][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[4][4]~feeder_combout\ = \ADC_Manager1|Selector41~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector41~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[4][4]~feeder_combout\);

-- Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLK,
	combout => \CLK~combout\);

-- Location: CLKCTRL_G2
\CLK~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~clkctrl_outclk\);

-- Location: LCCOMB_X25_Y4_N0
\ADC_Manager1|bit_counter[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[0]~32_combout\ = \ADC_Manager1|bit_counter\(0) $ (VCC)
-- \ADC_Manager1|bit_counter[0]~33\ = CARRY(\ADC_Manager1|bit_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(0),
	datad => VCC,
	combout => \ADC_Manager1|bit_counter[0]~32_combout\,
	cout => \ADC_Manager1|bit_counter[0]~33\);

-- Location: LCCOMB_X3_Y13_N2
\ADC_Manager1|ram_counter[1]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[1]~32_combout\ = (\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|ram_counter\(1) $ (VCC))) # (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|ram_counter\(1) & VCC))
-- \ADC_Manager1|ram_counter[1]~33\ = CARRY((\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|ram_counter\(1),
	datad => VCC,
	combout => \ADC_Manager1|ram_counter[1]~32_combout\,
	cout => \ADC_Manager1|ram_counter[1]~33\);

-- Location: LCFF_X3_Y13_N3
\ADC_Manager1|ram_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[1]~32_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(1));

-- Location: LCCOMB_X3_Y13_N4
\ADC_Manager1|ram_counter[2]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[2]~34_combout\ = (\ADC_Manager1|ram_counter\(2) & (!\ADC_Manager1|ram_counter[1]~33\)) # (!\ADC_Manager1|ram_counter\(2) & ((\ADC_Manager1|ram_counter[1]~33\) # (GND)))
-- \ADC_Manager1|ram_counter[2]~35\ = CARRY((!\ADC_Manager1|ram_counter[1]~33\) # (!\ADC_Manager1|ram_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(2),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[1]~33\,
	combout => \ADC_Manager1|ram_counter[2]~34_combout\,
	cout => \ADC_Manager1|ram_counter[2]~35\);

-- Location: LCFF_X3_Y13_N5
\ADC_Manager1|ram_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[2]~34_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(2));

-- Location: LCCOMB_X3_Y13_N6
\ADC_Manager1|ram_counter[3]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[3]~36_combout\ = (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter[2]~35\ $ (GND))) # (!\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter[2]~35\ & VCC))
-- \ADC_Manager1|ram_counter[3]~37\ = CARRY((\ADC_Manager1|ram_counter\(3) & !\ADC_Manager1|ram_counter[2]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[2]~35\,
	combout => \ADC_Manager1|ram_counter[3]~36_combout\,
	cout => \ADC_Manager1|ram_counter[3]~37\);

-- Location: LCCOMB_X3_Y13_N8
\ADC_Manager1|ram_counter[4]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[4]~38_combout\ = (\ADC_Manager1|ram_counter\(4) & (!\ADC_Manager1|ram_counter[3]~37\)) # (!\ADC_Manager1|ram_counter\(4) & ((\ADC_Manager1|ram_counter[3]~37\) # (GND)))
-- \ADC_Manager1|ram_counter[4]~39\ = CARRY((!\ADC_Manager1|ram_counter[3]~37\) # (!\ADC_Manager1|ram_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(4),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[3]~37\,
	combout => \ADC_Manager1|ram_counter[4]~38_combout\,
	cout => \ADC_Manager1|ram_counter[4]~39\);

-- Location: LCFF_X3_Y13_N9
\ADC_Manager1|ram_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[4]~38_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(4));

-- Location: LCCOMB_X3_Y13_N10
\ADC_Manager1|ram_counter[5]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[5]~40_combout\ = (\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|ram_counter[4]~39\ $ (GND))) # (!\ADC_Manager1|ram_counter\(5) & (!\ADC_Manager1|ram_counter[4]~39\ & VCC))
-- \ADC_Manager1|ram_counter[5]~41\ = CARRY((\ADC_Manager1|ram_counter\(5) & !\ADC_Manager1|ram_counter[4]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[4]~39\,
	combout => \ADC_Manager1|ram_counter[5]~40_combout\,
	cout => \ADC_Manager1|ram_counter[5]~41\);

-- Location: LCCOMB_X3_Y13_N12
\ADC_Manager1|ram_counter[6]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[6]~42_combout\ = (\ADC_Manager1|ram_counter\(6) & (!\ADC_Manager1|ram_counter[5]~41\)) # (!\ADC_Manager1|ram_counter\(6) & ((\ADC_Manager1|ram_counter[5]~41\) # (GND)))
-- \ADC_Manager1|ram_counter[6]~43\ = CARRY((!\ADC_Manager1|ram_counter[5]~41\) # (!\ADC_Manager1|ram_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(6),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[5]~41\,
	combout => \ADC_Manager1|ram_counter[6]~42_combout\,
	cout => \ADC_Manager1|ram_counter[6]~43\);

-- Location: LCCOMB_X3_Y13_N14
\ADC_Manager1|ram_counter[7]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[7]~44_combout\ = (\ADC_Manager1|ram_counter\(7) & (\ADC_Manager1|ram_counter[6]~43\ $ (GND))) # (!\ADC_Manager1|ram_counter\(7) & (!\ADC_Manager1|ram_counter[6]~43\ & VCC))
-- \ADC_Manager1|ram_counter[7]~45\ = CARRY((\ADC_Manager1|ram_counter\(7) & !\ADC_Manager1|ram_counter[6]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(7),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[6]~43\,
	combout => \ADC_Manager1|ram_counter[7]~44_combout\,
	cout => \ADC_Manager1|ram_counter[7]~45\);

-- Location: LCFF_X3_Y13_N15
\ADC_Manager1|ram_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[7]~44_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(7));

-- Location: LCCOMB_X3_Y13_N18
\ADC_Manager1|ram_counter[9]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[9]~48_combout\ = (\ADC_Manager1|ram_counter\(9) & (\ADC_Manager1|ram_counter[8]~47\ $ (GND))) # (!\ADC_Manager1|ram_counter\(9) & (!\ADC_Manager1|ram_counter[8]~47\ & VCC))
-- \ADC_Manager1|ram_counter[9]~49\ = CARRY((\ADC_Manager1|ram_counter\(9) & !\ADC_Manager1|ram_counter[8]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(9),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[8]~47\,
	combout => \ADC_Manager1|ram_counter[9]~48_combout\,
	cout => \ADC_Manager1|ram_counter[9]~49\);

-- Location: LCFF_X3_Y13_N19
\ADC_Manager1|ram_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[9]~48_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(9));

-- Location: LCCOMB_X3_Y13_N20
\ADC_Manager1|ram_counter[10]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[10]~50_combout\ = (\ADC_Manager1|ram_counter\(10) & (!\ADC_Manager1|ram_counter[9]~49\)) # (!\ADC_Manager1|ram_counter\(10) & ((\ADC_Manager1|ram_counter[9]~49\) # (GND)))
-- \ADC_Manager1|ram_counter[10]~51\ = CARRY((!\ADC_Manager1|ram_counter[9]~49\) # (!\ADC_Manager1|ram_counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(10),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[9]~49\,
	combout => \ADC_Manager1|ram_counter[10]~50_combout\,
	cout => \ADC_Manager1|ram_counter[10]~51\);

-- Location: LCCOMB_X3_Y13_N22
\ADC_Manager1|ram_counter[11]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[11]~52_combout\ = (\ADC_Manager1|ram_counter\(11) & (\ADC_Manager1|ram_counter[10]~51\ $ (GND))) # (!\ADC_Manager1|ram_counter\(11) & (!\ADC_Manager1|ram_counter[10]~51\ & VCC))
-- \ADC_Manager1|ram_counter[11]~53\ = CARRY((\ADC_Manager1|ram_counter\(11) & !\ADC_Manager1|ram_counter[10]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(11),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[10]~51\,
	combout => \ADC_Manager1|ram_counter[11]~52_combout\,
	cout => \ADC_Manager1|ram_counter[11]~53\);

-- Location: LCFF_X3_Y13_N23
\ADC_Manager1|ram_counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[11]~52_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(11));

-- Location: LCCOMB_X3_Y13_N26
\ADC_Manager1|ram_counter[13]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[13]~56_combout\ = (\ADC_Manager1|ram_counter\(13) & (\ADC_Manager1|ram_counter[12]~55\ $ (GND))) # (!\ADC_Manager1|ram_counter\(13) & (!\ADC_Manager1|ram_counter[12]~55\ & VCC))
-- \ADC_Manager1|ram_counter[13]~57\ = CARRY((\ADC_Manager1|ram_counter\(13) & !\ADC_Manager1|ram_counter[12]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(13),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[12]~55\,
	combout => \ADC_Manager1|ram_counter[13]~56_combout\,
	cout => \ADC_Manager1|ram_counter[13]~57\);

-- Location: LCFF_X3_Y13_N27
\ADC_Manager1|ram_counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[13]~56_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(13));

-- Location: LCCOMB_X3_Y13_N28
\ADC_Manager1|ram_counter[14]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[14]~58_combout\ = (\ADC_Manager1|ram_counter\(14) & (!\ADC_Manager1|ram_counter[13]~57\)) # (!\ADC_Manager1|ram_counter\(14) & ((\ADC_Manager1|ram_counter[13]~57\) # (GND)))
-- \ADC_Manager1|ram_counter[14]~59\ = CARRY((!\ADC_Manager1|ram_counter[13]~57\) # (!\ADC_Manager1|ram_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(14),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[13]~57\,
	combout => \ADC_Manager1|ram_counter[14]~58_combout\,
	cout => \ADC_Manager1|ram_counter[14]~59\);

-- Location: LCFF_X3_Y13_N29
\ADC_Manager1|ram_counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[14]~58_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(14));

-- Location: LCCOMB_X3_Y13_N30
\ADC_Manager1|ram_counter[15]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[15]~60_combout\ = (\ADC_Manager1|ram_counter\(15) & (\ADC_Manager1|ram_counter[14]~59\ $ (GND))) # (!\ADC_Manager1|ram_counter\(15) & (!\ADC_Manager1|ram_counter[14]~59\ & VCC))
-- \ADC_Manager1|ram_counter[15]~61\ = CARRY((\ADC_Manager1|ram_counter\(15) & !\ADC_Manager1|ram_counter[14]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(15),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[14]~59\,
	combout => \ADC_Manager1|ram_counter[15]~60_combout\,
	cout => \ADC_Manager1|ram_counter[15]~61\);

-- Location: LCFF_X3_Y13_N31
\ADC_Manager1|ram_counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[15]~60_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(15));

-- Location: LCCOMB_X3_Y12_N0
\ADC_Manager1|ram_counter[16]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[16]~62_combout\ = (\ADC_Manager1|ram_counter\(16) & (!\ADC_Manager1|ram_counter[15]~61\)) # (!\ADC_Manager1|ram_counter\(16) & ((\ADC_Manager1|ram_counter[15]~61\) # (GND)))
-- \ADC_Manager1|ram_counter[16]~63\ = CARRY((!\ADC_Manager1|ram_counter[15]~61\) # (!\ADC_Manager1|ram_counter\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(16),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[15]~61\,
	combout => \ADC_Manager1|ram_counter[16]~62_combout\,
	cout => \ADC_Manager1|ram_counter[16]~63\);

-- Location: LCFF_X3_Y12_N1
\ADC_Manager1|ram_counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[16]~62_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(16));

-- Location: LCCOMB_X3_Y12_N2
\ADC_Manager1|ram_counter[17]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[17]~64_combout\ = (\ADC_Manager1|ram_counter\(17) & (\ADC_Manager1|ram_counter[16]~63\ $ (GND))) # (!\ADC_Manager1|ram_counter\(17) & (!\ADC_Manager1|ram_counter[16]~63\ & VCC))
-- \ADC_Manager1|ram_counter[17]~65\ = CARRY((\ADC_Manager1|ram_counter\(17) & !\ADC_Manager1|ram_counter[16]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(17),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[16]~63\,
	combout => \ADC_Manager1|ram_counter[17]~64_combout\,
	cout => \ADC_Manager1|ram_counter[17]~65\);

-- Location: LCFF_X3_Y12_N3
\ADC_Manager1|ram_counter[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[17]~64_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(17));

-- Location: LCCOMB_X3_Y12_N4
\ADC_Manager1|ram_counter[18]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[18]~66_combout\ = (\ADC_Manager1|ram_counter\(18) & (!\ADC_Manager1|ram_counter[17]~65\)) # (!\ADC_Manager1|ram_counter\(18) & ((\ADC_Manager1|ram_counter[17]~65\) # (GND)))
-- \ADC_Manager1|ram_counter[18]~67\ = CARRY((!\ADC_Manager1|ram_counter[17]~65\) # (!\ADC_Manager1|ram_counter\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(18),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[17]~65\,
	combout => \ADC_Manager1|ram_counter[18]~66_combout\,
	cout => \ADC_Manager1|ram_counter[18]~67\);

-- Location: LCFF_X3_Y12_N5
\ADC_Manager1|ram_counter[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[18]~66_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(18));

-- Location: LCCOMB_X3_Y12_N6
\ADC_Manager1|ram_counter[19]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[19]~68_combout\ = (\ADC_Manager1|ram_counter\(19) & (\ADC_Manager1|ram_counter[18]~67\ $ (GND))) # (!\ADC_Manager1|ram_counter\(19) & (!\ADC_Manager1|ram_counter[18]~67\ & VCC))
-- \ADC_Manager1|ram_counter[19]~69\ = CARRY((\ADC_Manager1|ram_counter\(19) & !\ADC_Manager1|ram_counter[18]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(19),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[18]~67\,
	combout => \ADC_Manager1|ram_counter[19]~68_combout\,
	cout => \ADC_Manager1|ram_counter[19]~69\);

-- Location: LCFF_X3_Y12_N7
\ADC_Manager1|ram_counter[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[19]~68_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(19));

-- Location: LCCOMB_X2_Y12_N0
\ADC_Manager1|LessThan2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~4_combout\ = (!\ADC_Manager1|ram_counter\(18) & (!\ADC_Manager1|ram_counter\(19) & (!\ADC_Manager1|ram_counter\(16) & !\ADC_Manager1|ram_counter\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(18),
	datab => \ADC_Manager1|ram_counter\(19),
	datac => \ADC_Manager1|ram_counter\(16),
	datad => \ADC_Manager1|ram_counter\(17),
	combout => \ADC_Manager1|LessThan2~4_combout\);

-- Location: LCCOMB_X2_Y13_N16
\ADC_Manager1|LessThan2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~3_combout\ = (!\ADC_Manager1|ram_counter\(12) & (!\ADC_Manager1|ram_counter\(14) & (!\ADC_Manager1|ram_counter\(13) & !\ADC_Manager1|ram_counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(12),
	datab => \ADC_Manager1|ram_counter\(14),
	datac => \ADC_Manager1|ram_counter\(13),
	datad => \ADC_Manager1|ram_counter\(15),
	combout => \ADC_Manager1|LessThan2~3_combout\);

-- Location: LCFF_X3_Y13_N21
\ADC_Manager1|ram_counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[10]~50_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(10));

-- Location: LCCOMB_X3_Y13_N0
\ADC_Manager1|LessThan2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~2_combout\ = (!\ADC_Manager1|ram_counter\(8) & (!\ADC_Manager1|ram_counter\(11) & (!\ADC_Manager1|ram_counter\(10) & !\ADC_Manager1|ram_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(8),
	datab => \ADC_Manager1|ram_counter\(11),
	datac => \ADC_Manager1|ram_counter\(10),
	datad => \ADC_Manager1|ram_counter\(9),
	combout => \ADC_Manager1|LessThan2~2_combout\);

-- Location: LCCOMB_X2_Y12_N12
\ADC_Manager1|LessThan2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~6_combout\ = (\ADC_Manager1|LessThan2~5_combout\ & (\ADC_Manager1|LessThan2~4_combout\ & (\ADC_Manager1|LessThan2~3_combout\ & \ADC_Manager1|LessThan2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~5_combout\,
	datab => \ADC_Manager1|LessThan2~4_combout\,
	datac => \ADC_Manager1|LessThan2~3_combout\,
	datad => \ADC_Manager1|LessThan2~2_combout\,
	combout => \ADC_Manager1|LessThan2~6_combout\);

-- Location: LCCOMB_X3_Y12_N8
\ADC_Manager1|ram_counter[20]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[20]~70_combout\ = (\ADC_Manager1|ram_counter\(20) & (!\ADC_Manager1|ram_counter[19]~69\)) # (!\ADC_Manager1|ram_counter\(20) & ((\ADC_Manager1|ram_counter[19]~69\) # (GND)))
-- \ADC_Manager1|ram_counter[20]~71\ = CARRY((!\ADC_Manager1|ram_counter[19]~69\) # (!\ADC_Manager1|ram_counter\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(20),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[19]~69\,
	combout => \ADC_Manager1|ram_counter[20]~70_combout\,
	cout => \ADC_Manager1|ram_counter[20]~71\);

-- Location: LCFF_X3_Y12_N9
\ADC_Manager1|ram_counter[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[20]~70_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(20));

-- Location: LCCOMB_X3_Y12_N14
\ADC_Manager1|ram_counter[23]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[23]~76_combout\ = (\ADC_Manager1|ram_counter\(23) & (\ADC_Manager1|ram_counter[22]~75\ $ (GND))) # (!\ADC_Manager1|ram_counter\(23) & (!\ADC_Manager1|ram_counter[22]~75\ & VCC))
-- \ADC_Manager1|ram_counter[23]~77\ = CARRY((\ADC_Manager1|ram_counter\(23) & !\ADC_Manager1|ram_counter[22]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(23),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[22]~75\,
	combout => \ADC_Manager1|ram_counter[23]~76_combout\,
	cout => \ADC_Manager1|ram_counter[23]~77\);

-- Location: LCFF_X3_Y12_N15
\ADC_Manager1|ram_counter[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[23]~76_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(23));

-- Location: LCCOMB_X3_Y12_N16
\ADC_Manager1|ram_counter[24]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[24]~78_combout\ = (\ADC_Manager1|ram_counter\(24) & (!\ADC_Manager1|ram_counter[23]~77\)) # (!\ADC_Manager1|ram_counter\(24) & ((\ADC_Manager1|ram_counter[23]~77\) # (GND)))
-- \ADC_Manager1|ram_counter[24]~79\ = CARRY((!\ADC_Manager1|ram_counter[23]~77\) # (!\ADC_Manager1|ram_counter\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(24),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[23]~77\,
	combout => \ADC_Manager1|ram_counter[24]~78_combout\,
	cout => \ADC_Manager1|ram_counter[24]~79\);

-- Location: LCCOMB_X3_Y12_N18
\ADC_Manager1|ram_counter[25]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[25]~80_combout\ = (\ADC_Manager1|ram_counter\(25) & (\ADC_Manager1|ram_counter[24]~79\ $ (GND))) # (!\ADC_Manager1|ram_counter\(25) & (!\ADC_Manager1|ram_counter[24]~79\ & VCC))
-- \ADC_Manager1|ram_counter[25]~81\ = CARRY((\ADC_Manager1|ram_counter\(25) & !\ADC_Manager1|ram_counter[24]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(25),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[24]~79\,
	combout => \ADC_Manager1|ram_counter[25]~80_combout\,
	cout => \ADC_Manager1|ram_counter[25]~81\);

-- Location: LCFF_X3_Y12_N19
\ADC_Manager1|ram_counter[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[25]~80_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(25));

-- Location: LCCOMB_X3_Y12_N20
\ADC_Manager1|ram_counter[26]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[26]~82_combout\ = (\ADC_Manager1|ram_counter\(26) & (!\ADC_Manager1|ram_counter[25]~81\)) # (!\ADC_Manager1|ram_counter\(26) & ((\ADC_Manager1|ram_counter[25]~81\) # (GND)))
-- \ADC_Manager1|ram_counter[26]~83\ = CARRY((!\ADC_Manager1|ram_counter[25]~81\) # (!\ADC_Manager1|ram_counter\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(26),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[25]~81\,
	combout => \ADC_Manager1|ram_counter[26]~82_combout\,
	cout => \ADC_Manager1|ram_counter[26]~83\);

-- Location: LCCOMB_X3_Y12_N22
\ADC_Manager1|ram_counter[27]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[27]~84_combout\ = (\ADC_Manager1|ram_counter\(27) & (\ADC_Manager1|ram_counter[26]~83\ $ (GND))) # (!\ADC_Manager1|ram_counter\(27) & (!\ADC_Manager1|ram_counter[26]~83\ & VCC))
-- \ADC_Manager1|ram_counter[27]~85\ = CARRY((\ADC_Manager1|ram_counter\(27) & !\ADC_Manager1|ram_counter[26]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(27),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[26]~83\,
	combout => \ADC_Manager1|ram_counter[27]~84_combout\,
	cout => \ADC_Manager1|ram_counter[27]~85\);

-- Location: LCFF_X3_Y12_N23
\ADC_Manager1|ram_counter[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[27]~84_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(27));

-- Location: LCCOMB_X3_Y12_N24
\ADC_Manager1|ram_counter[28]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[28]~86_combout\ = (\ADC_Manager1|ram_counter\(28) & (!\ADC_Manager1|ram_counter[27]~85\)) # (!\ADC_Manager1|ram_counter\(28) & ((\ADC_Manager1|ram_counter[27]~85\) # (GND)))
-- \ADC_Manager1|ram_counter[28]~87\ = CARRY((!\ADC_Manager1|ram_counter[27]~85\) # (!\ADC_Manager1|ram_counter\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(28),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[27]~85\,
	combout => \ADC_Manager1|ram_counter[28]~86_combout\,
	cout => \ADC_Manager1|ram_counter[28]~87\);

-- Location: LCCOMB_X3_Y12_N26
\ADC_Manager1|ram_counter[29]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[29]~88_combout\ = (\ADC_Manager1|ram_counter\(29) & (\ADC_Manager1|ram_counter[28]~87\ $ (GND))) # (!\ADC_Manager1|ram_counter\(29) & (!\ADC_Manager1|ram_counter[28]~87\ & VCC))
-- \ADC_Manager1|ram_counter[29]~89\ = CARRY((\ADC_Manager1|ram_counter\(29) & !\ADC_Manager1|ram_counter[28]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(29),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[28]~87\,
	combout => \ADC_Manager1|ram_counter[29]~88_combout\,
	cout => \ADC_Manager1|ram_counter[29]~89\);

-- Location: LCFF_X3_Y12_N27
\ADC_Manager1|ram_counter[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[29]~88_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(29));

-- Location: LCCOMB_X3_Y12_N28
\ADC_Manager1|ram_counter[30]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[30]~90_combout\ = (\ADC_Manager1|ram_counter\(30) & (!\ADC_Manager1|ram_counter[29]~89\)) # (!\ADC_Manager1|ram_counter\(30) & ((\ADC_Manager1|ram_counter[29]~89\) # (GND)))
-- \ADC_Manager1|ram_counter[30]~91\ = CARRY((!\ADC_Manager1|ram_counter[29]~89\) # (!\ADC_Manager1|ram_counter\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(30),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[29]~89\,
	combout => \ADC_Manager1|ram_counter[30]~90_combout\,
	cout => \ADC_Manager1|ram_counter[30]~91\);

-- Location: LCFF_X3_Y12_N29
\ADC_Manager1|ram_counter[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[30]~90_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(30));

-- Location: LCCOMB_X3_Y12_N30
\ADC_Manager1|ram_counter[31]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[31]~92_combout\ = \ADC_Manager1|ram_counter[30]~91\ $ (!\ADC_Manager1|ram_counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|ram_counter\(31),
	cin => \ADC_Manager1|ram_counter[30]~91\,
	combout => \ADC_Manager1|ram_counter[31]~92_combout\);

-- Location: LCFF_X3_Y12_N31
\ADC_Manager1|ram_counter[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[31]~92_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(31));

-- Location: LCFF_X3_Y12_N17
\ADC_Manager1|ram_counter[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[24]~78_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(24));

-- Location: LCFF_X3_Y12_N21
\ADC_Manager1|ram_counter[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[26]~82_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(26));

-- Location: LCCOMB_X4_Y12_N14
\ADC_Manager1|LessThan2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~7_combout\ = (!\ADC_Manager1|ram_counter\(27) & (!\ADC_Manager1|ram_counter\(24) & (!\ADC_Manager1|ram_counter\(26) & !\ADC_Manager1|ram_counter\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(27),
	datab => \ADC_Manager1|ram_counter\(24),
	datac => \ADC_Manager1|ram_counter\(26),
	datad => \ADC_Manager1|ram_counter\(25),
	combout => \ADC_Manager1|LessThan2~7_combout\);

-- Location: LCFF_X3_Y12_N25
\ADC_Manager1|ram_counter[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[28]~86_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(28));

-- Location: LCCOMB_X4_Y12_N12
\ADC_Manager1|LessThan2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~8_combout\ = (!\ADC_Manager1|ram_counter\(30) & (!\ADC_Manager1|ram_counter\(29) & (\ADC_Manager1|LessThan2~7_combout\ & !\ADC_Manager1|ram_counter\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(30),
	datab => \ADC_Manager1|ram_counter\(29),
	datac => \ADC_Manager1|LessThan2~7_combout\,
	datad => \ADC_Manager1|ram_counter\(28),
	combout => \ADC_Manager1|LessThan2~8_combout\);

-- Location: LCCOMB_X4_Y12_N10
\ADC_Manager1|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~4_combout\ = (\ADC_Manager1|Equal0~3_combout\ & (\ADC_Manager1|LessThan2~6_combout\ & (!\ADC_Manager1|ram_counter\(31) & \ADC_Manager1|LessThan2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~3_combout\,
	datab => \ADC_Manager1|LessThan2~6_combout\,
	datac => \ADC_Manager1|ram_counter\(31),
	datad => \ADC_Manager1|LessThan2~8_combout\,
	combout => \ADC_Manager1|Equal0~4_combout\);

-- Location: LCCOMB_X14_Y13_N12
\ADC_Manager1|Selector2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector2~4_combout\ = (\ADC_Manager1|Selector2~0_combout\ & (!\ADC_Manager1|Selector1~2_combout\ & ((\ADC_Manager1|Equal0~4_combout\) # (\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector2~0_combout\,
	datab => \ADC_Manager1|Selector1~2_combout\,
	datac => \ADC_Manager1|Equal0~4_combout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Selector2~4_combout\);

-- Location: LCCOMB_X13_Y11_N12
\ADC_Manager1|c_en\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_en~combout\ = (\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|c_en~combout\);

-- Location: LCCOMB_X15_Y11_N2
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(0),
	combout => \ADC_IN~combout\(0));

-- Location: LCCOMB_X1_Y2_N20
\adc_ram_shifter_1|data_a_1[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[0]~feeder_combout\ = \ADC_IN~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(0),
	combout => \adc_ram_shifter_1|data_a_1[0]~feeder_combout\);

-- Location: LCFF_X1_Y2_N21
\adc_ram_shifter_1|data_a_1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(0));

-- Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(1),
	combout => \ADC_IN~combout\(1));

-- Location: LCCOMB_X22_Y2_N8
\adc_ram_shifter_1|data_a_1[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[1]~feeder_combout\ = \ADC_IN~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(1),
	combout => \adc_ram_shifter_1|data_a_1[1]~feeder_combout\);

-- Location: LCFF_X22_Y2_N9
\adc_ram_shifter_1|data_a_1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(1));

-- Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(2),
	combout => \ADC_IN~combout\(2));

-- Location: LCCOMB_X12_Y2_N6
\adc_ram_shifter_1|data_a_1[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[2]~feeder_combout\ = \ADC_IN~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(2),
	combout => \adc_ram_shifter_1|data_a_1[2]~feeder_combout\);

-- Location: LCFF_X12_Y2_N7
\adc_ram_shifter_1|data_a_1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(2));

-- Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(3),
	combout => \ADC_IN~combout\(3));

-- Location: LCCOMB_X21_Y2_N4
\adc_ram_shifter_1|data_a_1[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[3]~feeder_combout\ = \ADC_IN~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(3),
	combout => \adc_ram_shifter_1|data_a_1[3]~feeder_combout\);

-- Location: LCFF_X21_Y2_N5
\adc_ram_shifter_1|data_a_1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(3));

-- Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(4),
	combout => \ADC_IN~combout\(4));

-- Location: LCCOMB_X19_Y1_N0
\adc_ram_shifter_1|data_a_1[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[4]~feeder_combout\ = \ADC_IN~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(4),
	combout => \adc_ram_shifter_1|data_a_1[4]~feeder_combout\);

-- Location: LCFF_X19_Y1_N1
\adc_ram_shifter_1|data_a_1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(4));

-- Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(5),
	combout => \ADC_IN~combout\(5));

-- Location: LCCOMB_X9_Y2_N8
\adc_ram_shifter_1|data_a_1[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[5]~feeder_combout\ = \ADC_IN~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(5),
	combout => \adc_ram_shifter_1|data_a_1[5]~feeder_combout\);

-- Location: LCFF_X9_Y2_N9
\adc_ram_shifter_1|data_a_1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(5));

-- Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(6),
	combout => \ADC_IN~combout\(6));

-- Location: LCCOMB_X1_Y2_N6
\adc_ram_shifter_1|data_a_1[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[6]~feeder_combout\ = \ADC_IN~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(6),
	combout => \adc_ram_shifter_1|data_a_1[6]~feeder_combout\);

-- Location: LCFF_X1_Y2_N7
\adc_ram_shifter_1|data_a_1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(6));

-- Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(7),
	combout => \ADC_IN~combout\(7));

-- Location: LCCOMB_X12_Y2_N26
\adc_ram_shifter_1|data_a_1[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[7]~feeder_combout\ = \ADC_IN~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(7),
	combout => \adc_ram_shifter_1|data_a_1[7]~feeder_combout\);

-- Location: LCFF_X12_Y2_N27
\adc_ram_shifter_1|data_a_1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(7));

-- Location: LCCOMB_X22_Y5_N12
\adc_ram_shifter_1|data_a_2[48]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[48]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(40),
	combout => \adc_ram_shifter_1|data_a_2[48]~feeder_combout\);

-- Location: LCFF_X22_Y5_N13
\adc_ram_shifter_1|data_a_2[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(48));

-- Location: M4K_X23_Y5
\ram1|altsyncram_component|auto_generated|ram_block1a104\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 48,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 48,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X22_Y5_N24
\adc_ram_shifter_1|data_b_2[71]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[71]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(63)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(63),
	combout => \adc_ram_shifter_1|data_b_2[71]~feeder_combout\);

-- Location: LCFF_X22_Y5_N25
\adc_ram_shifter_1|data_b_2[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[71]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(71));

-- Location: M4K_X11_Y5
\ram1|altsyncram_component|auto_generated|ram_block1a112\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 56,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 56,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X10_Y5_N22
\adc_ram_shifter_1|data_b_2[79]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[79]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(71)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(71),
	combout => \adc_ram_shifter_1|data_b_2[79]~feeder_combout\);

-- Location: LCFF_X10_Y5_N23
\adc_ram_shifter_1|data_b_2[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[79]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(79));

-- Location: M4K_X11_Y2
\ram1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X12_Y2_N29
\adc_ram_shifter_1|data_b_2[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(79),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(87));

-- Location: LCFF_X12_Y2_N1
\adc_ram_shifter_1|data_a_2[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(87),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(95));

-- Location: LCCOMB_X22_Y2_N6
\adc_ram_shifter_1|data_b_2[80]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[80]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(72)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(72),
	combout => \adc_ram_shifter_1|data_b_2[80]~feeder_combout\);

-- Location: LCFF_X22_Y2_N7
\adc_ram_shifter_1|data_b_2[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[80]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(80));

-- Location: LCCOMB_X22_Y2_N24
\adc_ram_shifter_1|data_b_2[81]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[81]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(73)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(73),
	combout => \adc_ram_shifter_1|data_b_2[81]~feeder_combout\);

-- Location: LCFF_X22_Y2_N25
\adc_ram_shifter_1|data_b_2[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[81]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(81));

-- Location: LCFF_X20_Y2_N5
\adc_ram_shifter_1|data_b_2[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(74),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(82));

-- Location: LCCOMB_X19_Y2_N24
\adc_ram_shifter_1|data_b_2[83]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[83]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(75)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(75),
	combout => \adc_ram_shifter_1|data_b_2[83]~feeder_combout\);

-- Location: LCFF_X19_Y2_N25
\adc_ram_shifter_1|data_b_2[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[83]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(83));

-- Location: LCFF_X14_Y2_N7
\adc_ram_shifter_1|data_b_2[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(76),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(84));

-- Location: LCCOMB_X22_Y2_N4
\adc_ram_shifter_1|data_b_2[85]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[85]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(77)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(77),
	combout => \adc_ram_shifter_1|data_b_2[85]~feeder_combout\);

-- Location: LCFF_X22_Y2_N5
\adc_ram_shifter_1|data_b_2[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[85]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(85));

-- Location: LCCOMB_X22_Y2_N10
\adc_ram_shifter_1|data_b_2[86]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[86]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(78)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(78),
	combout => \adc_ram_shifter_1|data_b_2[86]~feeder_combout\);

-- Location: LCFF_X22_Y2_N11
\adc_ram_shifter_1|data_b_2[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[86]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(86));

-- Location: LCCOMB_X22_Y2_N0
\adc_ram_shifter_1|data_b_2[95]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[95]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(87)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(87),
	combout => \adc_ram_shifter_1|data_b_2[95]~feeder_combout\);

-- Location: LCFF_X22_Y2_N1
\adc_ram_shifter_1|data_b_2[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[95]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(95));

-- Location: M4K_X23_Y4
\ram1|altsyncram_component|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCFF_X22_Y4_N29
\adc_ram_shifter_1|data_b_2[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(86),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(94));

-- Location: LCFF_X22_Y4_N31
\adc_ram_shifter_1|data_a_2[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(86),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(94));

-- Location: LCCOMB_X22_Y9_N18
\adc_ram_shifter_1|data_a_2[103]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[103]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(95)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(95),
	combout => \adc_ram_shifter_1|data_a_2[103]~feeder_combout\);

-- Location: LCFF_X22_Y9_N19
\adc_ram_shifter_1|data_a_2[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[103]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(103));

-- Location: LCCOMB_X24_Y5_N10
\adc_ram_shifter_1|data_b_2[88]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[88]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(80)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(80),
	combout => \adc_ram_shifter_1|data_b_2[88]~feeder_combout\);

-- Location: LCFF_X24_Y5_N11
\adc_ram_shifter_1|data_b_2[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[88]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(88));

-- Location: LCCOMB_X24_Y5_N22
\adc_ram_shifter_1|data_b_2[89]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[89]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(81)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(81),
	combout => \adc_ram_shifter_1|data_b_2[89]~feeder_combout\);

-- Location: LCFF_X24_Y5_N23
\adc_ram_shifter_1|data_b_2[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[89]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(89));

-- Location: LCFF_X24_Y4_N13
\adc_ram_shifter_1|data_b_2[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(82),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(90));

-- Location: LCFF_X24_Y5_N31
\adc_ram_shifter_1|data_b_2[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(83),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(91));

-- Location: LCFF_X22_Y4_N1
\adc_ram_shifter_1|data_b_2[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(84),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(92));

-- Location: LCCOMB_X24_Y4_N6
\adc_ram_shifter_1|data_b_2[93]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[93]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(85)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(85),
	combout => \adc_ram_shifter_1|data_b_2[93]~feeder_combout\);

-- Location: LCFF_X24_Y4_N7
\adc_ram_shifter_1|data_b_2[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[93]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(93));

-- Location: LCFF_X22_Y4_N25
\adc_ram_shifter_1|data_b_2[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(94),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(102));

-- Location: LCCOMB_X24_Y5_N8
\adc_ram_shifter_1|data_b_2[103]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[103]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(95)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(95),
	combout => \adc_ram_shifter_1|data_b_2[103]~feeder_combout\);

-- Location: LCFF_X24_Y5_N9
\adc_ram_shifter_1|data_b_2[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[103]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(103));

-- Location: M4K_X23_Y9
\ram1|altsyncram_component|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y9_N0
\adc_ram_shifter_1|data_b_2[101]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[101]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(93)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(93),
	combout => \adc_ram_shifter_1|data_b_2[101]~feeder_combout\);

-- Location: LCFF_X24_Y9_N1
\adc_ram_shifter_1|data_b_2[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[101]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(101));

-- Location: LCFF_X24_Y10_N1
\adc_ram_shifter_1|data_a_2[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(103),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(111));

-- Location: LCCOMB_X24_Y10_N14
\adc_ram_shifter_1|data_b_2[96]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[96]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(88)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(88),
	combout => \adc_ram_shifter_1|data_b_2[96]~feeder_combout\);

-- Location: LCFF_X24_Y10_N15
\adc_ram_shifter_1|data_b_2[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[96]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(96));

-- Location: LCFF_X22_Y9_N3
\adc_ram_shifter_1|data_b_2[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(89),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(97));

-- Location: LCCOMB_X22_Y9_N20
\adc_ram_shifter_1|data_b_2[98]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[98]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(90)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(90),
	combout => \adc_ram_shifter_1|data_b_2[98]~feeder_combout\);

-- Location: LCFF_X22_Y9_N21
\adc_ram_shifter_1|data_b_2[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[98]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(98));

-- Location: LCCOMB_X24_Y10_N2
\adc_ram_shifter_1|data_b_2[99]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[99]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(91)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(91),
	combout => \adc_ram_shifter_1|data_b_2[99]~feeder_combout\);

-- Location: LCFF_X24_Y10_N3
\adc_ram_shifter_1|data_b_2[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[99]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(99));

-- Location: LCFF_X22_Y9_N7
\adc_ram_shifter_1|data_b_2[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(92),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(100));

-- Location: LCFF_X24_Y9_N13
\adc_ram_shifter_1|data_b_2[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(101),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(109));

-- Location: LCCOMB_X24_Y9_N6
\adc_ram_shifter_1|data_b_2[110]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[110]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(102)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(102),
	combout => \adc_ram_shifter_1|data_b_2[110]~feeder_combout\);

-- Location: LCFF_X24_Y9_N7
\adc_ram_shifter_1|data_b_2[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[110]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(110));

-- Location: LCCOMB_X24_Y10_N30
\adc_ram_shifter_1|data_b_2[111]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[111]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(103)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(103),
	combout => \adc_ram_shifter_1|data_b_2[111]~feeder_combout\);

-- Location: LCFF_X24_Y10_N31
\adc_ram_shifter_1|data_b_2[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[111]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(111));

-- Location: M4K_X23_Y10
\ram1|altsyncram_component|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y10_N24
\adc_ram_shifter_1|data_b_2[108]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[108]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(100)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(100),
	combout => \adc_ram_shifter_1|data_b_2[108]~feeder_combout\);

-- Location: LCFF_X24_Y10_N25
\adc_ram_shifter_1|data_b_2[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[108]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(108));

-- Location: LCFF_X20_Y12_N27
\adc_ram_shifter_1|data_a_2[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(111),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(119));

-- Location: LCCOMB_X24_Y12_N6
\adc_ram_shifter_1|data_b_2[104]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[104]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(96)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(96),
	combout => \adc_ram_shifter_1|data_b_2[104]~feeder_combout\);

-- Location: LCFF_X24_Y12_N7
\adc_ram_shifter_1|data_b_2[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[104]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(104));

-- Location: LCCOMB_X24_Y10_N8
\adc_ram_shifter_1|data_b_2[105]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[105]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(97)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(97),
	combout => \adc_ram_shifter_1|data_b_2[105]~feeder_combout\);

-- Location: LCFF_X24_Y10_N9
\adc_ram_shifter_1|data_b_2[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[105]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(105));

-- Location: LCCOMB_X24_Y12_N18
\adc_ram_shifter_1|data_b_2[106]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[106]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(98)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(98),
	combout => \adc_ram_shifter_1|data_b_2[106]~feeder_combout\);

-- Location: LCFF_X24_Y12_N19
\adc_ram_shifter_1|data_b_2[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[106]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(106));

-- Location: LCFF_X24_Y10_N19
\adc_ram_shifter_1|data_b_2[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(99),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(107));

-- Location: LCCOMB_X24_Y12_N22
\adc_ram_shifter_1|data_b_2[116]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[116]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(108)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(108),
	combout => \adc_ram_shifter_1|data_b_2[116]~feeder_combout\);

-- Location: LCFF_X24_Y12_N23
\adc_ram_shifter_1|data_b_2[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[116]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(116));

-- Location: LCCOMB_X24_Y12_N2
\adc_ram_shifter_1|data_b_2[117]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[117]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(109)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(109),
	combout => \adc_ram_shifter_1|data_b_2[117]~feeder_combout\);

-- Location: LCFF_X24_Y12_N3
\adc_ram_shifter_1|data_b_2[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[117]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(117));

-- Location: LCFF_X24_Y12_N15
\adc_ram_shifter_1|data_b_2[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(110),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(118));

-- Location: LCFF_X24_Y12_N31
\adc_ram_shifter_1|data_b_2[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(111),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(119));

-- Location: M4K_X23_Y12
\ram1|altsyncram_component|auto_generated|ram_block1a32\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCFF_X24_Y12_N29
\adc_ram_shifter_1|data_b_2[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(107),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(115));

-- Location: LCFF_X19_Y12_N19
\adc_ram_shifter_1|data_a_2[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(119),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(127));

-- Location: LCCOMB_X24_Y8_N2
\adc_ram_shifter_1|data_b_2[112]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[112]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(104)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(104),
	combout => \adc_ram_shifter_1|data_b_2[112]~feeder_combout\);

-- Location: LCFF_X24_Y8_N3
\adc_ram_shifter_1|data_b_2[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[112]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(112));

-- Location: LCCOMB_X24_Y8_N12
\adc_ram_shifter_1|data_b_2[113]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[113]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(105)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(105),
	combout => \adc_ram_shifter_1|data_b_2[113]~feeder_combout\);

-- Location: LCFF_X24_Y8_N13
\adc_ram_shifter_1|data_b_2[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[113]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(113));

-- Location: LCCOMB_X24_Y8_N4
\adc_ram_shifter_1|data_b_2[114]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[114]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(106)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(106),
	combout => \adc_ram_shifter_1|data_b_2[114]~feeder_combout\);

-- Location: LCFF_X24_Y8_N5
\adc_ram_shifter_1|data_b_2[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[114]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(114));

-- Location: M4K_X23_Y8
\ram1|altsyncram_component|auto_generated|ram_block1a40\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X12_Y8_N24
\adc_ram_shifter_1|data_b_2[121]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[121]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(113)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(113),
	combout => \adc_ram_shifter_1|data_b_2[121]~feeder_combout\);

-- Location: LCFF_X12_Y8_N25
\adc_ram_shifter_1|data_b_2[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[121]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(121));

-- Location: LCFF_X12_Y8_N21
\adc_ram_shifter_1|data_b_2[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(114),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(122));

-- Location: LCFF_X12_Y8_N19
\adc_ram_shifter_1|data_b_2[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(115),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(123));

-- Location: LCCOMB_X20_Y8_N30
\adc_ram_shifter_1|data_b_2[124]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[124]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(116)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(116),
	combout => \adc_ram_shifter_1|data_b_2[124]~feeder_combout\);

-- Location: LCFF_X20_Y8_N31
\adc_ram_shifter_1|data_b_2[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[124]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(124));

-- Location: LCCOMB_X19_Y12_N22
\adc_ram_shifter_1|data_b_2[125]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[125]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(117)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(117),
	combout => \adc_ram_shifter_1|data_b_2[125]~feeder_combout\);

-- Location: LCFF_X19_Y12_N23
\adc_ram_shifter_1|data_b_2[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[125]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(125));

-- Location: LCFF_X18_Y8_N9
\adc_ram_shifter_1|data_b_2[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(118),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(126));

-- Location: LCCOMB_X19_Y12_N12
\adc_ram_shifter_1|data_b_2[127]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[127]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(119)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(119),
	combout => \adc_ram_shifter_1|data_b_2[127]~feeder_combout\);

-- Location: LCFF_X19_Y12_N13
\adc_ram_shifter_1|data_b_2[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[127]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(127));

-- Location: M4K_X11_Y8
\ram1|altsyncram_component|auto_generated|ram_block1a49\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: LCFF_X12_Y6_N19
\adc_ram_shifter_1|data_b_2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(127),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(7));

-- Location: LCCOMB_X20_Y6_N12
\adc_ram_shifter_1|data_b_2[120]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[120]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(112)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(112),
	combout => \adc_ram_shifter_1|data_b_2[120]~feeder_combout\);

-- Location: LCFF_X20_Y6_N13
\adc_ram_shifter_1|data_b_2[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[120]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(120));

-- Location: M4K_X11_Y6
\ram1|altsyncram_component|auto_generated|ram_block1a48\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCFF_X12_Y8_N3
\adc_ram_shifter_1|data_b_2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(9));

-- Location: LCFF_X10_Y8_N19
\adc_ram_shifter_1|data_b_2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(126),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(6));

-- Location: LCFF_X10_Y6_N11
\adc_ram_shifter_1|data_b_2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(8));

-- Location: LCFF_X15_Y6_N3
\adc_ram_shifter_1|data_b_2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(125),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(5));

-- Location: LCCOMB_X14_Y6_N30
\adc_ram_shifter_1|data_b_2[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[15]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(7),
	combout => \adc_ram_shifter_1|data_b_2[15]~feeder_combout\);

-- Location: LCFF_X14_Y6_N31
\adc_ram_shifter_1|data_b_2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(15));

-- Location: LCCOMB_X20_Y8_N6
\adc_ram_shifter_1|data_b_2[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[23]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(15),
	combout => \adc_ram_shifter_1|data_b_2[23]~feeder_combout\);

-- Location: LCFF_X20_Y8_N7
\adc_ram_shifter_1|data_b_2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(23));

-- Location: M4K_X11_Y4
\ram1|altsyncram_component|auto_generated|ram_block1a78\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: LCFF_X12_Y4_N21
\adc_ram_shifter_1|data_b_2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(31));

-- Location: M4K_X11_Y7
\ram1|altsyncram_component|auto_generated|ram_block1a72\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: LCFF_X19_Y7_N27
\adc_ram_shifter_1|data_b_2[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(39));

-- Location: M4K_X23_Y7
\ram1|altsyncram_component|auto_generated|ram_block1a80\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y7_N24
\adc_ram_shifter_1|data_b_2[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[47]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(39),
	combout => \adc_ram_shifter_1|data_b_2[47]~feeder_combout\);

-- Location: LCFF_X24_Y7_N25
\adc_ram_shifter_1|data_b_2[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(47));

-- Location: M4K_X23_Y11
\ram1|altsyncram_component|auto_generated|ram_block1a88\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: LCFF_X24_Y6_N21
\adc_ram_shifter_1|data_b_2[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(47),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(55));

-- Location: M4K_X23_Y6
\ram1|altsyncram_component|auto_generated|ram_block1a96\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 40,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 40,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\);

-- Location: LCFF_X24_Y5_N29
\adc_ram_shifter_1|data_b_2[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(55),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(63));

-- Location: LCFF_X22_Y5_N19
\adc_ram_shifter_1|data_b_2[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(62),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(70));

-- Location: LCFF_X12_Y2_N9
\adc_ram_shifter_1|data_b_2[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(70),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(78));

-- Location: LCCOMB_X15_Y2_N12
\adc_ram_shifter_1|data_a_2[86]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[86]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(78)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(78),
	combout => \adc_ram_shifter_1|data_a_2[86]~feeder_combout\);

-- Location: LCFF_X15_Y2_N13
\adc_ram_shifter_1|data_a_2[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[86]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(86));

-- Location: LCFF_X22_Y9_N11
\adc_ram_shifter_1|data_a_2[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(94),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(102));

-- Location: LCFF_X22_Y9_N17
\adc_ram_shifter_1|data_a_2[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(93),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(101));

-- Location: LCCOMB_X22_Y10_N20
\adc_ram_shifter_1|data_a_2[110]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[110]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(102)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(102),
	combout => \adc_ram_shifter_1|data_a_2[110]~feeder_combout\);

-- Location: LCFF_X22_Y10_N21
\adc_ram_shifter_1|data_a_2[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[110]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(110));

-- Location: LCCOMB_X20_Y12_N14
\adc_ram_shifter_1|data_a_2[118]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[118]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(110)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(110),
	combout => \adc_ram_shifter_1|data_a_2[118]~feeder_combout\);

-- Location: LCFF_X20_Y12_N15
\adc_ram_shifter_1|data_a_2[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[118]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(118));

-- Location: LCFF_X19_Y12_N1
\adc_ram_shifter_1|data_a_2[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(118),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(126));

-- Location: LCCOMB_X10_Y6_N14
\adc_ram_shifter_1|data_b_2[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[4]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(124)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(124),
	combout => \adc_ram_shifter_1|data_b_2[4]~feeder_combout\);

-- Location: LCFF_X10_Y6_N15
\adc_ram_shifter_1|data_b_2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(4));

-- Location: LCFF_X19_Y6_N21
\adc_ram_shifter_1|data_b_2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(14));

-- Location: LCFF_X12_Y4_N23
\adc_ram_shifter_1|data_b_2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(22));

-- Location: LCFF_X12_Y4_N13
\adc_ram_shifter_1|data_b_2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(30));

-- Location: LCFF_X12_Y7_N9
\adc_ram_shifter_1|data_b_2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(29));

-- Location: LCCOMB_X22_Y7_N20
\adc_ram_shifter_1|data_b_2[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[38]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(30),
	combout => \adc_ram_shifter_1|data_b_2[38]~feeder_combout\);

-- Location: LCFF_X22_Y7_N21
\adc_ram_shifter_1|data_b_2[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(38));

-- Location: LCFF_X24_Y7_N9
\adc_ram_shifter_1|data_b_2[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(38),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(46));

-- Location: LCFF_X24_Y7_N13
\adc_ram_shifter_1|data_b_2[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(46),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(54));

-- Location: LCCOMB_X24_Y5_N14
\adc_ram_shifter_1|data_b_2[62]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[62]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(54),
	combout => \adc_ram_shifter_1|data_b_2[62]~feeder_combout\);

-- Location: LCFF_X24_Y5_N15
\adc_ram_shifter_1|data_b_2[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[62]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(62));

-- Location: LCFF_X21_Y5_N25
\adc_ram_shifter_1|data_b_2[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(61),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(69));

-- Location: LCFF_X10_Y5_N9
\adc_ram_shifter_1|data_b_2[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(69),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(77));

-- Location: LCFF_X13_Y2_N21
\adc_ram_shifter_1|data_a_2[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(77),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(85));

-- Location: LCFF_X22_Y9_N25
\adc_ram_shifter_1|data_a_2[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(85),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(93));

-- Location: LCFF_X22_Y10_N19
\adc_ram_shifter_1|data_a_2[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(101),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(109));

-- Location: LCFF_X22_Y10_N3
\adc_ram_shifter_1|data_a_2[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(100),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(108));

-- Location: LCCOMB_X20_Y12_N30
\adc_ram_shifter_1|data_a_2[117]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[117]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(109)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(109),
	combout => \adc_ram_shifter_1|data_a_2[117]~feeder_combout\);

-- Location: LCFF_X20_Y12_N31
\adc_ram_shifter_1|data_a_2[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[117]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(117));

-- Location: LCFF_X19_Y12_N31
\adc_ram_shifter_1|data_a_2[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(117),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(125));

-- Location: LCFF_X12_Y6_N5
\adc_ram_shifter_1|data_b_2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(123),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(3));

-- Location: LCFF_X15_Y6_N17
\adc_ram_shifter_1|data_b_2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(13));

-- Location: LCCOMB_X20_Y3_N0
\adc_ram_shifter_1|data_b_2[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[21]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(13),
	combout => \adc_ram_shifter_1|data_b_2[21]~feeder_combout\);

-- Location: LCFF_X20_Y3_N1
\adc_ram_shifter_1|data_b_2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(21));

-- Location: LCFF_X19_Y7_N21
\adc_ram_shifter_1|data_b_2[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(37));

-- Location: LCFF_X24_Y7_N31
\adc_ram_shifter_1|data_b_2[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(36));

-- Location: LCFF_X24_Y7_N29
\adc_ram_shifter_1|data_b_2[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(37),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(45));

-- Location: LCFF_X24_Y7_N27
\adc_ram_shifter_1|data_b_2[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(45),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(53));

-- Location: LCFF_X24_Y6_N17
\adc_ram_shifter_1|data_b_2[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(53),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(61));

-- Location: LCCOMB_X21_Y5_N26
\adc_ram_shifter_1|data_b_2[68]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[68]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(60)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(60),
	combout => \adc_ram_shifter_1|data_b_2[68]~feeder_combout\);

-- Location: LCFF_X21_Y5_N27
\adc_ram_shifter_1|data_b_2[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[68]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(68));

-- Location: LCCOMB_X12_Y2_N12
\adc_ram_shifter_1|data_b_2[76]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[76]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(68)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(68),
	combout => \adc_ram_shifter_1|data_b_2[76]~feeder_combout\);

-- Location: LCFF_X12_Y2_N13
\adc_ram_shifter_1|data_b_2[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[76]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(76));

-- Location: LCFF_X15_Y2_N9
\adc_ram_shifter_1|data_a_2[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(76),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(84));

-- Location: LCCOMB_X20_Y6_N22
\adc_ram_shifter_1|data_a_2[92]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[92]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(84)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(84),
	combout => \adc_ram_shifter_1|data_a_2[92]~feeder_combout\);

-- Location: LCFF_X20_Y6_N23
\adc_ram_shifter_1|data_a_2[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[92]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(92));

-- Location: LCFF_X22_Y10_N17
\adc_ram_shifter_1|data_a_2[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(92),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(100));

-- Location: LCFF_X20_Y12_N13
\adc_ram_shifter_1|data_a_2[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(108),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(116));

-- Location: LCCOMB_X22_Y12_N20
\adc_ram_shifter_1|data_a_2[115]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[115]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(107)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(107),
	combout => \adc_ram_shifter_1|data_a_2[115]~feeder_combout\);

-- Location: LCFF_X22_Y12_N21
\adc_ram_shifter_1|data_a_2[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[115]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(115));

-- Location: LCCOMB_X19_Y12_N14
\adc_ram_shifter_1|data_a_2[124]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[124]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(116)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(116),
	combout => \adc_ram_shifter_1|data_a_2[124]~feeder_combout\);

-- Location: LCFF_X19_Y12_N15
\adc_ram_shifter_1|data_a_2[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[124]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(124));

-- Location: LCFF_X12_Y6_N23
\adc_ram_shifter_1|data_b_2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(122),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(2));

-- Location: LCFF_X14_Y6_N17
\adc_ram_shifter_1|data_b_2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(12));

-- Location: LCFF_X20_Y8_N23
\adc_ram_shifter_1|data_b_2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(20));

-- Location: LCFF_X19_Y7_N23
\adc_ram_shifter_1|data_b_2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(28));

-- Location: LCCOMB_X24_Y7_N10
\adc_ram_shifter_1|data_b_2[44]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[44]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(36),
	combout => \adc_ram_shifter_1|data_b_2[44]~feeder_combout\);

-- Location: LCFF_X24_Y7_N11
\adc_ram_shifter_1|data_b_2[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(44));

-- Location: LCCOMB_X22_Y11_N28
\adc_ram_shifter_1|data_b_2[43]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[43]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(35),
	combout => \adc_ram_shifter_1|data_b_2[43]~feeder_combout\);

-- Location: LCFF_X22_Y11_N29
\adc_ram_shifter_1|data_b_2[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(43));

-- Location: LCCOMB_X24_Y6_N6
\adc_ram_shifter_1|data_b_2[52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[52]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(44)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(44),
	combout => \adc_ram_shifter_1|data_b_2[52]~feeder_combout\);

-- Location: LCFF_X24_Y6_N7
\adc_ram_shifter_1|data_b_2[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(52));

-- Location: LCCOMB_X24_Y6_N22
\adc_ram_shifter_1|data_b_2[60]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[60]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(52)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(52),
	combout => \adc_ram_shifter_1|data_b_2[60]~feeder_combout\);

-- Location: LCFF_X24_Y6_N23
\adc_ram_shifter_1|data_b_2[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(60));

-- Location: LCCOMB_X21_Y5_N6
\adc_ram_shifter_1|data_b_2[67]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[67]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(59),
	combout => \adc_ram_shifter_1|data_b_2[67]~feeder_combout\);

-- Location: LCFF_X21_Y5_N7
\adc_ram_shifter_1|data_b_2[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[67]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(67));

-- Location: LCFF_X10_Y5_N27
\adc_ram_shifter_1|data_b_2[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(67),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(75));

-- Location: LCFF_X15_Y2_N31
\adc_ram_shifter_1|data_a_2[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(75),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(83));

-- Location: LCFF_X22_Y6_N5
\adc_ram_shifter_1|data_a_2[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(83),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(91));

-- Location: LCFF_X24_Y10_N17
\adc_ram_shifter_1|data_a_2[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(91),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(99));

-- Location: LCFF_X19_Y10_N9
\adc_ram_shifter_1|data_a_2[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(99),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(107));

-- Location: LCFF_X19_Y12_N25
\adc_ram_shifter_1|data_a_2[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(115),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(123));

-- Location: LCFF_X12_Y6_N31
\adc_ram_shifter_1|data_b_2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(121),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(1));

-- Location: LCFF_X10_Y6_N23
\adc_ram_shifter_1|data_b_2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(120),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(0));

-- Location: LCCOMB_X22_Y6_N22
\adc_ram_shifter_1|data_b_2[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[11]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(3),
	combout => \adc_ram_shifter_1|data_b_2[11]~feeder_combout\);

-- Location: LCFF_X22_Y6_N23
\adc_ram_shifter_1|data_b_2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(11));

-- Location: LCCOMB_X20_Y8_N26
\adc_ram_shifter_1|data_a_2[120]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[120]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(112)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(112),
	combout => \adc_ram_shifter_1|data_a_2[120]~feeder_combout\);

-- Location: LCFF_X20_Y8_N27
\adc_ram_shifter_1|data_a_2[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[120]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(120));

-- Location: LCFF_X19_Y6_N27
\adc_ram_shifter_1|data_b_2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(10));

-- Location: LCCOMB_X14_Y7_N6
\adc_ram_shifter_1|data_b_2[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[19]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(11),
	combout => \adc_ram_shifter_1|data_b_2[19]~feeder_combout\);

-- Location: LCFF_X14_Y7_N7
\adc_ram_shifter_1|data_b_2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(19));

-- Location: LCFF_X19_Y7_N3
\adc_ram_shifter_1|data_b_2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(27));

-- Location: LCCOMB_X24_Y7_N16
\adc_ram_shifter_1|data_b_2[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[35]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(27),
	combout => \adc_ram_shifter_1|data_b_2[35]~feeder_combout\);

-- Location: LCFF_X24_Y7_N17
\adc_ram_shifter_1|data_b_2[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(35));

-- Location: LCCOMB_X24_Y8_N8
\adc_ram_shifter_1|data_b_2[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[51]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(43),
	combout => \adc_ram_shifter_1|data_b_2[51]~feeder_combout\);

-- Location: LCFF_X24_Y8_N9
\adc_ram_shifter_1|data_b_2[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[51]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(51));

-- Location: LCFF_X24_Y6_N3
\adc_ram_shifter_1|data_b_2[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(42),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(50));

-- Location: LCCOMB_X24_Y5_N2
\adc_ram_shifter_1|data_b_2[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[59]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(51),
	combout => \adc_ram_shifter_1|data_b_2[59]~feeder_combout\);

-- Location: LCFF_X24_Y5_N3
\adc_ram_shifter_1|data_b_2[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[59]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(59));

-- Location: LCFF_X15_Y5_N25
\adc_ram_shifter_1|data_b_2[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(58),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(66));

-- Location: LCCOMB_X10_Y5_N20
\adc_ram_shifter_1|data_b_2[74]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[74]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(66)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(66),
	combout => \adc_ram_shifter_1|data_b_2[74]~feeder_combout\);

-- Location: LCFF_X10_Y5_N21
\adc_ram_shifter_1|data_b_2[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[74]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(74));

-- Location: LCFF_X12_Y2_N11
\adc_ram_shifter_1|data_a_2[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(74),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(82));

-- Location: LCCOMB_X24_Y6_N24
\adc_ram_shifter_1|data_a_2[90]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[90]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(82)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(82),
	combout => \adc_ram_shifter_1|data_a_2[90]~feeder_combout\);

-- Location: LCFF_X24_Y6_N25
\adc_ram_shifter_1|data_a_2[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[90]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(90));

-- Location: LCCOMB_X24_Y10_N10
\adc_ram_shifter_1|data_a_2[98]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[98]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(90)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(90),
	combout => \adc_ram_shifter_1|data_a_2[98]~feeder_combout\);

-- Location: LCFF_X24_Y10_N11
\adc_ram_shifter_1|data_a_2[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[98]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(98));

-- Location: LCFF_X24_Y12_N21
\adc_ram_shifter_1|data_a_2[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(98),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(106));

-- Location: LCFF_X19_Y12_N29
\adc_ram_shifter_1|data_a_2[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(106),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(114));

-- Location: LCFF_X20_Y8_N5
\adc_ram_shifter_1|data_b_2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(18));

-- Location: LCCOMB_X19_Y7_N30
\adc_ram_shifter_1|data_b_2[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[26]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(18),
	combout => \adc_ram_shifter_1|data_b_2[26]~feeder_combout\);

-- Location: LCFF_X19_Y7_N31
\adc_ram_shifter_1|data_b_2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(26));

-- Location: LCCOMB_X24_Y7_N14
\adc_ram_shifter_1|data_b_2[34]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[34]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(26),
	combout => \adc_ram_shifter_1|data_b_2[34]~feeder_combout\);

-- Location: LCFF_X24_Y7_N15
\adc_ram_shifter_1|data_b_2[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(34));

-- Location: LCCOMB_X24_Y6_N8
\adc_ram_shifter_1|data_b_2[42]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[42]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(34),
	combout => \adc_ram_shifter_1|data_b_2[42]~feeder_combout\);

-- Location: LCFF_X24_Y6_N9
\adc_ram_shifter_1|data_b_2[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(42));

-- Location: LCCOMB_X24_Y5_N24
\adc_ram_shifter_1|data_b_2[58]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[58]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(50)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(50),
	combout => \adc_ram_shifter_1|data_b_2[58]~feeder_combout\);

-- Location: LCFF_X24_Y5_N25
\adc_ram_shifter_1|data_b_2[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(58));

-- Location: LCCOMB_X24_Y5_N6
\adc_ram_shifter_1|data_b_2[57]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[57]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(49),
	combout => \adc_ram_shifter_1|data_b_2[57]~feeder_combout\);

-- Location: LCFF_X24_Y5_N7
\adc_ram_shifter_1|data_b_2[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[57]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(57));

-- Location: LCFF_X15_Y5_N17
\adc_ram_shifter_1|data_b_2[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(57),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(65));

-- Location: LCFF_X10_Y5_N13
\adc_ram_shifter_1|data_b_2[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(56),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(64));

-- Location: LCCOMB_X10_Y5_N14
\adc_ram_shifter_1|data_b_2[73]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[73]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(65)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(65),
	combout => \adc_ram_shifter_1|data_b_2[73]~feeder_combout\);

-- Location: LCFF_X10_Y5_N15
\adc_ram_shifter_1|data_b_2[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[73]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(73));

-- Location: LCFF_X12_Y2_N25
\adc_ram_shifter_1|data_a_2[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(73),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(81));

-- Location: LCCOMB_X22_Y9_N26
\adc_ram_shifter_1|data_a_2[89]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[89]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(81)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(81),
	combout => \adc_ram_shifter_1|data_a_2[89]~feeder_combout\);

-- Location: LCFF_X22_Y9_N27
\adc_ram_shifter_1|data_a_2[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[89]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(89));

-- Location: LCCOMB_X24_Y10_N22
\adc_ram_shifter_1|data_a_2[97]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[97]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(89)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(89),
	combout => \adc_ram_shifter_1|data_a_2[97]~feeder_combout\);

-- Location: LCFF_X24_Y10_N23
\adc_ram_shifter_1|data_a_2[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[97]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(97));

-- Location: LCCOMB_X24_Y12_N8
\adc_ram_shifter_1|data_a_2[105]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[105]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(97)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(97),
	combout => \adc_ram_shifter_1|data_a_2[105]~feeder_combout\);

-- Location: LCFF_X24_Y12_N9
\adc_ram_shifter_1|data_a_2[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[105]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(105));

-- Location: LCFF_X24_Y8_N23
\adc_ram_shifter_1|data_a_2[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(105),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(113));

-- Location: LCFF_X14_Y8_N25
\adc_ram_shifter_1|data_a_2[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(114),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(122));

-- Location: LCCOMB_X10_Y8_N12
\adc_ram_shifter_1|data_b_2[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[17]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(9),
	combout => \adc_ram_shifter_1|data_b_2[17]~feeder_combout\);

-- Location: LCFF_X10_Y8_N13
\adc_ram_shifter_1|data_b_2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(17));

-- Location: LCCOMB_X20_Y7_N18
\adc_ram_shifter_1|data_b_2[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[25]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(17),
	combout => \adc_ram_shifter_1|data_b_2[25]~feeder_combout\);

-- Location: LCFF_X20_Y7_N19
\adc_ram_shifter_1|data_b_2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(25));

-- Location: LCFF_X22_Y7_N13
\adc_ram_shifter_1|data_b_2[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(33));

-- Location: LCCOMB_X24_Y6_N26
\adc_ram_shifter_1|data_b_2[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[41]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(33),
	combout => \adc_ram_shifter_1|data_b_2[41]~feeder_combout\);

-- Location: LCFF_X24_Y6_N27
\adc_ram_shifter_1|data_b_2[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(41));

-- Location: LCCOMB_X24_Y6_N14
\adc_ram_shifter_1|data_b_2[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[49]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(41),
	combout => \adc_ram_shifter_1|data_b_2[49]~feeder_combout\);

-- Location: LCFF_X24_Y6_N15
\adc_ram_shifter_1|data_b_2[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(49));

-- Location: LCFF_X22_Y5_N7
\adc_ram_shifter_1|data_b_2[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(48),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(56));

-- Location: LCFF_X10_Y5_N17
\adc_ram_shifter_1|data_b_2[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(64),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(72));

-- Location: LCFF_X12_Y2_N23
\adc_ram_shifter_1|data_a_2[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(79),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(87));

-- Location: LCFF_X15_Y2_N5
\adc_ram_shifter_1|data_a_2[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(72),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(80));

-- Location: LCCOMB_X22_Y5_N0
\adc_ram_shifter_1|data_a_2[88]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[88]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(80)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(80),
	combout => \adc_ram_shifter_1|data_a_2[88]~feeder_combout\);

-- Location: LCFF_X22_Y5_N1
\adc_ram_shifter_1|data_a_2[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[88]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(88));

-- Location: LCCOMB_X22_Y10_N0
\adc_ram_shifter_1|data_a_2[96]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[96]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(88)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(88),
	combout => \adc_ram_shifter_1|data_a_2[96]~feeder_combout\);

-- Location: LCFF_X22_Y10_N1
\adc_ram_shifter_1|data_a_2[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[96]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(96));

-- Location: LCCOMB_X22_Y12_N4
\adc_ram_shifter_1|data_a_2[104]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[104]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(96)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(96),
	combout => \adc_ram_shifter_1|data_a_2[104]~feeder_combout\);

-- Location: LCFF_X22_Y12_N5
\adc_ram_shifter_1|data_a_2[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[104]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(104));

-- Location: LCFF_X19_Y12_N17
\adc_ram_shifter_1|data_a_2[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(104),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(112));

-- Location: LCFF_X14_Y8_N7
\adc_ram_shifter_1|data_a_2[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(113),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(121));

-- Location: LCFF_X12_Y7_N27
\adc_ram_shifter_1|data_b_2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(16));

-- Location: LCCOMB_X19_Y7_N12
\adc_ram_shifter_1|data_b_2[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[24]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(16),
	combout => \adc_ram_shifter_1|data_b_2[24]~feeder_combout\);

-- Location: LCFF_X19_Y7_N13
\adc_ram_shifter_1|data_b_2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(24));

-- Location: LCFF_X24_Y7_N19
\adc_ram_shifter_1|data_b_2[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(32));

-- Location: LCCOMB_X24_Y6_N10
\adc_ram_shifter_1|data_b_2[40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2[40]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_b\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_b\(32),
	combout => \adc_ram_shifter_1|data_b_2[40]~feeder_combout\);

-- Location: LCFF_X24_Y6_N11
\adc_ram_shifter_1|data_b_2[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(40));

-- Location: LCFF_X24_Y5_N19
\adc_ram_shifter_1|data_b_2[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_b\(40),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(48));

-- Location: LCFF_X15_Y5_N15
\adc_ram_shifter_1|data_a_2[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(63),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(71));

-- Location: LCFF_X10_Y6_N19
\adc_ram_shifter_1|data_a_2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(127),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(7));

-- Location: LCCOMB_X24_Y8_N24
\adc_ram_shifter_1|data_a_2[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[15]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(7),
	combout => \adc_ram_shifter_1|data_a_2[15]~feeder_combout\);

-- Location: LCFF_X24_Y8_N25
\adc_ram_shifter_1|data_a_2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(15));

-- Location: LCFF_X20_Y8_N11
\adc_ram_shifter_1|data_b_1[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(71),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(79));

-- Location: LCFF_X14_Y8_N17
\adc_ram_shifter_1|data_a_2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(31));

-- Location: LCFF_X12_Y7_N5
\adc_ram_shifter_1|data_a_2[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(39));

-- Location: LCCOMB_X20_Y11_N20
\adc_ram_shifter_1|data_a_2[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[47]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(39),
	combout => \adc_ram_shifter_1|data_a_2[47]~feeder_combout\);

-- Location: LCFF_X20_Y11_N21
\adc_ram_shifter_1|data_a_2[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(47));

-- Location: LCFF_X19_Y10_N25
\adc_ram_shifter_1|data_a_2[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(47),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(55));

-- Location: LCFF_X22_Y5_N17
\adc_ram_shifter_1|data_a_2[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(55),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(63));

-- Location: LCFF_X14_Y5_N7
\adc_ram_shifter_1|data_a_2[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(62),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(70));

-- Location: LCCOMB_X15_Y5_N10
\adc_ram_shifter_1|data_a_2[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[6]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(126)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(126),
	combout => \adc_ram_shifter_1|data_a_2[6]~feeder_combout\);

-- Location: LCFF_X15_Y5_N11
\adc_ram_shifter_1|data_a_2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(6));

-- Location: LCFF_X15_Y8_N9
\adc_ram_shifter_1|data_a_2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(14));

-- Location: LCFF_X20_Y8_N15
\adc_ram_shifter_1|data_a_2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(23));

-- Location: LCFF_X12_Y4_N25
\adc_ram_shifter_1|data_a_2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(30));

-- Location: LCFF_X12_Y7_N19
\adc_ram_shifter_1|data_a_2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(29));

-- Location: LCFF_X12_Y7_N1
\adc_ram_shifter_1|data_a_2[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(38));

-- Location: LCCOMB_X20_Y11_N0
\adc_ram_shifter_1|data_a_2[46]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[46]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(38),
	combout => \adc_ram_shifter_1|data_a_2[46]~feeder_combout\);

-- Location: LCFF_X20_Y11_N1
\adc_ram_shifter_1|data_a_2[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(46));

-- Location: LCCOMB_X19_Y10_N30
\adc_ram_shifter_1|data_a_2[54]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[54]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(46)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(46),
	combout => \adc_ram_shifter_1|data_a_2[54]~feeder_combout\);

-- Location: LCFF_X19_Y10_N31
\adc_ram_shifter_1|data_a_2[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(54));

-- Location: LCFF_X22_Y6_N31
\adc_ram_shifter_1|data_a_2[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(54),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(62));

-- Location: LCCOMB_X20_Y5_N28
\adc_ram_shifter_1|data_a_2[69]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[69]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(61)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(61),
	combout => \adc_ram_shifter_1|data_a_2[69]~feeder_combout\);

-- Location: LCFF_X20_Y5_N29
\adc_ram_shifter_1|data_a_2[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[69]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(69));

-- Location: LCFF_X10_Y5_N11
\adc_ram_shifter_1|data_a_2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(125),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(5));

-- Location: LCCOMB_X21_Y8_N2
\adc_ram_shifter_1|data_a_2[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[13]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(5),
	combout => \adc_ram_shifter_1|data_a_2[13]~feeder_combout\);

-- Location: LCFF_X21_Y8_N3
\adc_ram_shifter_1|data_a_2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(13));

-- Location: LCCOMB_X15_Y8_N26
\adc_ram_shifter_1|data_a_2[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[21]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(13),
	combout => \adc_ram_shifter_1|data_a_2[21]~feeder_combout\);

-- Location: LCFF_X15_Y8_N27
\adc_ram_shifter_1|data_a_2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(21));

-- Location: LCFF_X12_Y7_N15
\adc_ram_shifter_1|data_a_2[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(37));

-- Location: LCCOMB_X22_Y7_N16
\adc_ram_shifter_1|data_a_2[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[36]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(28),
	combout => \adc_ram_shifter_1|data_a_2[36]~feeder_combout\);

-- Location: LCFF_X22_Y7_N17
\adc_ram_shifter_1|data_a_2[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(36));

-- Location: LCCOMB_X19_Y11_N0
\adc_ram_shifter_1|data_a_2[45]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[45]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(37),
	combout => \adc_ram_shifter_1|data_a_2[45]~feeder_combout\);

-- Location: LCFF_X19_Y11_N1
\adc_ram_shifter_1|data_a_2[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(45));

-- Location: LCFF_X19_Y10_N19
\adc_ram_shifter_1|data_a_2[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(45),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(53));

-- Location: LCFF_X22_Y6_N11
\adc_ram_shifter_1|data_a_2[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(53),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(61));

-- Location: LCFF_X15_Y5_N1
\adc_ram_shifter_1|data_a_2[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(60),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(68));

-- Location: LCCOMB_X10_Y5_N0
\adc_ram_shifter_1|data_a_2[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[4]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(124)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(124),
	combout => \adc_ram_shifter_1|data_a_2[4]~feeder_combout\);

-- Location: LCFF_X10_Y5_N1
\adc_ram_shifter_1|data_a_2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(4));

-- Location: LCFF_X15_Y8_N21
\adc_ram_shifter_1|data_a_2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(12));

-- Location: LCFF_X15_Y8_N19
\adc_ram_shifter_1|data_a_2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(20));

-- Location: LCFF_X15_Y8_N29
\adc_ram_shifter_1|data_a_2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(28));

-- Location: LCCOMB_X22_Y11_N18
\adc_ram_shifter_1|data_a_2[44]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[44]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(36),
	combout => \adc_ram_shifter_1|data_a_2[44]~feeder_combout\);

-- Location: LCFF_X22_Y11_N19
\adc_ram_shifter_1|data_a_2[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(44));

-- Location: LCFF_X22_Y11_N3
\adc_ram_shifter_1|data_a_2[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(35),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(43));

-- Location: LCCOMB_X22_Y6_N6
\adc_ram_shifter_1|data_a_2[52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[52]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(44)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(44),
	combout => \adc_ram_shifter_1|data_a_2[52]~feeder_combout\);

-- Location: LCFF_X22_Y6_N7
\adc_ram_shifter_1|data_a_2[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(52));

-- Location: LCCOMB_X19_Y6_N16
\adc_ram_shifter_1|data_a_2[60]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[60]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(52)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(52),
	combout => \adc_ram_shifter_1|data_a_2[60]~feeder_combout\);

-- Location: LCFF_X19_Y6_N17
\adc_ram_shifter_1|data_a_2[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(60));

-- Location: LCFF_X15_Y5_N29
\adc_ram_shifter_1|data_a_2[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(59),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(67));

-- Location: LCCOMB_X12_Y5_N24
\adc_ram_shifter_1|data_a_2[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[3]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(123)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(123),
	combout => \adc_ram_shifter_1|data_a_2[3]~feeder_combout\);

-- Location: LCFF_X12_Y5_N25
\adc_ram_shifter_1|data_a_2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(3));

-- Location: LCFF_X19_Y6_N31
\adc_ram_shifter_1|data_a_2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(11));

-- Location: LCFF_X19_Y7_N5
\adc_ram_shifter_1|data_a_2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(19));

-- Location: LCFF_X15_Y7_N13
\adc_ram_shifter_1|data_a_2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(27));

-- Location: LCCOMB_X22_Y11_N14
\adc_ram_shifter_1|data_a_2[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[35]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(27),
	combout => \adc_ram_shifter_1|data_a_2[35]~feeder_combout\);

-- Location: LCFF_X22_Y11_N15
\adc_ram_shifter_1|data_a_2[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(35));

-- Location: LCFF_X22_Y6_N21
\adc_ram_shifter_1|data_a_2[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(43),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(51));

-- Location: LCCOMB_X24_Y6_N28
\adc_ram_shifter_1|data_a_2[50]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[50]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(42),
	combout => \adc_ram_shifter_1|data_a_2[50]~feeder_combout\);

-- Location: LCFF_X24_Y6_N29
\adc_ram_shifter_1|data_a_2[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(50));

-- Location: LCCOMB_X22_Y5_N14
\adc_ram_shifter_1|data_a_2[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[59]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(51),
	combout => \adc_ram_shifter_1|data_a_2[59]~feeder_combout\);

-- Location: LCFF_X22_Y5_N15
\adc_ram_shifter_1|data_a_2[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[59]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(59));

-- Location: LCFF_X15_Y5_N27
\adc_ram_shifter_1|data_a_2[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(58),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(66));

-- Location: LCCOMB_X10_Y6_N28
\adc_ram_shifter_1|data_a_2[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[2]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(122)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(122),
	combout => \adc_ram_shifter_1|data_a_2[2]~feeder_combout\);

-- Location: LCFF_X10_Y6_N29
\adc_ram_shifter_1|data_a_2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(2));

-- Location: LCCOMB_X14_Y6_N22
\adc_ram_shifter_1|data_a_2[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[10]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(2),
	combout => \adc_ram_shifter_1|data_a_2[10]~feeder_combout\);

-- Location: LCFF_X14_Y6_N23
\adc_ram_shifter_1|data_a_2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(10));

-- Location: LCFF_X19_Y7_N11
\adc_ram_shifter_1|data_a_2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(18));

-- Location: LCFF_X19_Y7_N17
\adc_ram_shifter_1|data_a_2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(26));

-- Location: LCCOMB_X22_Y7_N4
\adc_ram_shifter_1|data_a_2[34]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[34]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(26),
	combout => \adc_ram_shifter_1|data_a_2[34]~feeder_combout\);

-- Location: LCFF_X22_Y7_N5
\adc_ram_shifter_1|data_a_2[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(34));

-- Location: LCCOMB_X22_Y11_N24
\adc_ram_shifter_1|data_a_2[42]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[42]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(34),
	combout => \adc_ram_shifter_1|data_a_2[42]~feeder_combout\);

-- Location: LCFF_X22_Y11_N25
\adc_ram_shifter_1|data_a_2[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(42));

-- Location: LCCOMB_X24_Y6_N18
\adc_ram_shifter_1|data_a_2[58]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[58]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(50)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(50),
	combout => \adc_ram_shifter_1|data_a_2[58]~feeder_combout\);

-- Location: LCFF_X24_Y6_N19
\adc_ram_shifter_1|data_a_2[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(58));

-- Location: LCFF_X24_Y5_N13
\adc_ram_shifter_1|data_a_2[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(49),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(57));

-- Location: LCFF_X14_Y5_N11
\adc_ram_shifter_1|data_a_2[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(57),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(65));

-- Location: LCFF_X12_Y5_N27
\adc_ram_shifter_1|data_a_2[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(56),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(64));

-- Location: LCFF_X12_Y6_N27
\adc_ram_shifter_1|data_a_2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(121),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(1));

-- Location: LCFF_X12_Y8_N1
\adc_ram_shifter_1|data_a_2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(9));

-- Location: LCFF_X15_Y8_N17
\adc_ram_shifter_1|data_a_2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(17));

-- Location: LCCOMB_X22_Y7_N2
\adc_ram_shifter_1|data_a_2[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[25]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(17),
	combout => \adc_ram_shifter_1|data_a_2[25]~feeder_combout\);

-- Location: LCFF_X22_Y7_N3
\adc_ram_shifter_1|data_a_2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(25));

-- Location: LCCOMB_X22_Y7_N30
\adc_ram_shifter_1|data_a_2[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[33]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(25),
	combout => \adc_ram_shifter_1|data_a_2[33]~feeder_combout\);

-- Location: LCFF_X22_Y7_N31
\adc_ram_shifter_1|data_a_2[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(33));

-- Location: LCFF_X22_Y11_N21
\adc_ram_shifter_1|data_a_2[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(33),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(41));

-- Location: LCCOMB_X22_Y5_N4
\adc_ram_shifter_1|data_a_2[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[49]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(41),
	combout => \adc_ram_shifter_1|data_a_2[49]~feeder_combout\);

-- Location: LCFF_X22_Y5_N5
\adc_ram_shifter_1|data_a_2[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(49));

-- Location: LCFF_X21_Y5_N9
\adc_ram_shifter_1|data_a_2[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(48),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(56));

-- Location: LCFF_X12_Y6_N11
\adc_ram_shifter_1|data_a_2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(120),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(0));

-- Location: LCFF_X15_Y6_N5
\adc_ram_shifter_1|data_a_2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(8));

-- Location: LCFF_X12_Y6_N1
\adc_ram_shifter_1|data_b_1[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(55),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(63));

-- Location: LCFF_X10_Y6_N7
\adc_ram_shifter_1|data_b_1[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(57),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(65));

-- Location: LCFF_X10_Y8_N9
\adc_ram_shifter_1|data_b_1[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(54),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(62));

-- Location: LCCOMB_X12_Y6_N14
\adc_ram_shifter_1|data_b_1[64]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[64]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(56)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(56),
	combout => \adc_ram_shifter_1|data_b_1[64]~feeder_combout\);

-- Location: LCFF_X12_Y6_N15
\adc_ram_shifter_1|data_b_1[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(64));

-- Location: LCCOMB_X12_Y8_N26
\adc_ram_shifter_1|data_a_2[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[16]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(8),
	combout => \adc_ram_shifter_1|data_a_2[16]~feeder_combout\);

-- Location: LCFF_X12_Y8_N27
\adc_ram_shifter_1|data_a_2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(16));

-- Location: LCCOMB_X15_Y7_N10
\adc_ram_shifter_1|data_a_2[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[24]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(16),
	combout => \adc_ram_shifter_1|data_a_2[24]~feeder_combout\);

-- Location: LCFF_X15_Y7_N11
\adc_ram_shifter_1|data_a_2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(24));

-- Location: LCFF_X22_Y11_N23
\adc_ram_shifter_1|data_a_2[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(32));

-- Location: LCFF_X22_Y11_N5
\adc_ram_shifter_1|data_a_2[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(32),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(40));

-- Location: LCCOMB_X22_Y6_N14
\adc_ram_shifter_1|data_b_1[119]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[119]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(111)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(111),
	combout => \adc_ram_shifter_1|data_b_1[119]~feeder_combout\);

-- Location: LCFF_X22_Y6_N15
\adc_ram_shifter_1|data_b_1[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[119]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(119));

-- Location: LCCOMB_X12_Y5_N0
\adc_ram_shifter_1|data_b_1[127]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[127]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(119)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(119),
	combout => \adc_ram_shifter_1|data_b_1[127]~feeder_combout\);

-- Location: LCFF_X12_Y5_N1
\adc_ram_shifter_1|data_b_1[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[127]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(127));

-- Location: LCFF_X12_Y5_N15
\adc_ram_shifter_1|data_a_2[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(71),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(79));

-- Location: LCCOMB_X12_Y2_N30
\adc_ram_shifter_1|data_b_1[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[23]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(15),
	combout => \adc_ram_shifter_1|data_b_1[23]~feeder_combout\);

-- Location: LCFF_X12_Y2_N31
\adc_ram_shifter_1|data_b_1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(23));

-- Location: LCCOMB_X22_Y4_N16
\adc_ram_shifter_1|data_b_1[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[22]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(14),
	combout => \adc_ram_shifter_1|data_b_1[22]~feeder_combout\);

-- Location: LCFF_X22_Y4_N17
\adc_ram_shifter_1|data_b_1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(22));

-- Location: LCFF_X22_Y9_N13
\adc_ram_shifter_1|data_b_1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(31));

-- Location: LCFF_X22_Y10_N7
\adc_ram_shifter_1|data_b_1[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(39));

-- Location: LCFF_X24_Y12_N5
\adc_ram_shifter_1|data_b_1[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(39),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(47));

-- Location: LCCOMB_X19_Y12_N2
\adc_ram_shifter_1|data_b_1[55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[55]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(47)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(47),
	combout => \adc_ram_shifter_1|data_b_1[55]~feeder_combout\);

-- Location: LCFF_X19_Y12_N3
\adc_ram_shifter_1|data_b_1[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(55));

-- Location: LCFF_X15_Y6_N23
\adc_ram_shifter_1|data_b_1[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(53),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(61));

-- Location: LCFF_X14_Y6_N29
\adc_ram_shifter_1|data_b_1[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(63),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(71));

-- Location: LCCOMB_X24_Y8_N10
\adc_ram_shifter_1|data_a_2[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[22]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(14),
	combout => \adc_ram_shifter_1|data_a_2[22]~feeder_combout\);

-- Location: LCFF_X24_Y8_N11
\adc_ram_shifter_1|data_a_2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(22));

-- Location: LCFF_X12_Y4_N11
\adc_ram_shifter_1|data_b_1[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(79),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(87));

-- Location: LCCOMB_X15_Y4_N2
\adc_ram_shifter_1|data_b_1[95]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[95]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(87)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(87),
	combout => \adc_ram_shifter_1|data_b_1[95]~feeder_combout\);

-- Location: LCFF_X15_Y4_N3
\adc_ram_shifter_1|data_b_1[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[95]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(95));

-- Location: LCCOMB_X22_Y7_N24
\adc_ram_shifter_1|data_b_1[103]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[103]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(95)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(95),
	combout => \adc_ram_shifter_1|data_b_1[103]~feeder_combout\);

-- Location: LCFF_X22_Y7_N25
\adc_ram_shifter_1|data_b_1[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[103]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(103));

-- Location: LCFF_X20_Y7_N11
\adc_ram_shifter_1|data_b_1[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(103),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(111));

-- Location: LCFF_X22_Y5_N23
\adc_ram_shifter_1|data_b_1[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(110),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(118));

-- Location: LCFF_X21_Y5_N15
\adc_ram_shifter_1|data_b_1[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(118),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(126));

-- Location: LCCOMB_X12_Y5_N8
\adc_ram_shifter_1|data_a_2[78]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[78]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(70)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(70),
	combout => \adc_ram_shifter_1|data_a_2[78]~feeder_combout\);

-- Location: LCFF_X12_Y5_N9
\adc_ram_shifter_1|data_a_2[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[78]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(78));

-- Location: LCCOMB_X15_Y2_N10
\adc_ram_shifter_1|data_b_1[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[14]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(6),
	combout => \adc_ram_shifter_1|data_b_1[14]~feeder_combout\);

-- Location: LCFF_X15_Y2_N11
\adc_ram_shifter_1|data_b_1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(14));

-- Location: LCCOMB_X22_Y9_N28
\adc_ram_shifter_1|data_b_1[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[30]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(22),
	combout => \adc_ram_shifter_1|data_b_1[30]~feeder_combout\);

-- Location: LCFF_X22_Y9_N29
\adc_ram_shifter_1|data_b_1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(30));

-- Location: LCCOMB_X22_Y9_N8
\adc_ram_shifter_1|data_b_1[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[29]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(21),
	combout => \adc_ram_shifter_1|data_b_1[29]~feeder_combout\);

-- Location: LCFF_X22_Y9_N9
\adc_ram_shifter_1|data_b_1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(29));

-- Location: LCFF_X22_Y10_N29
\adc_ram_shifter_1|data_b_1[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(38));

-- Location: LCFF_X20_Y12_N5
\adc_ram_shifter_1|data_b_1[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(38),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(46));

-- Location: LCFF_X19_Y12_N5
\adc_ram_shifter_1|data_b_1[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(46),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(54));

-- Location: LCFF_X10_Y6_N25
\adc_ram_shifter_1|data_b_1[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(52),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(60));

-- Location: LCFF_X13_Y6_N11
\adc_ram_shifter_1|data_b_1[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(62),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(70));

-- Location: LCCOMB_X20_Y8_N12
\adc_ram_shifter_1|data_a_1[79]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[79]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(71)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(71),
	combout => \adc_ram_shifter_1|data_a_1[79]~feeder_combout\);

-- Location: LCFF_X20_Y8_N13
\adc_ram_shifter_1|data_a_1[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[79]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(79));

-- Location: LCCOMB_X12_Y4_N8
\adc_ram_shifter_1|data_b_1[86]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[86]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(78)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(78),
	combout => \adc_ram_shifter_1|data_b_1[86]~feeder_combout\);

-- Location: LCFF_X12_Y4_N9
\adc_ram_shifter_1|data_b_1[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[86]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(86));

-- Location: LCFF_X12_Y7_N29
\adc_ram_shifter_1|data_b_1[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(77),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(85));

-- Location: LCCOMB_X19_Y7_N24
\adc_ram_shifter_1|data_b_1[94]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[94]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(86)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(86),
	combout => \adc_ram_shifter_1|data_b_1[94]~feeder_combout\);

-- Location: LCFF_X19_Y7_N25
\adc_ram_shifter_1|data_b_1[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[94]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(94));

-- Location: LCCOMB_X24_Y7_N6
\adc_ram_shifter_1|data_b_1[102]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[102]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(94)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(94),
	combout => \adc_ram_shifter_1|data_b_1[102]~feeder_combout\);

-- Location: LCFF_X24_Y7_N7
\adc_ram_shifter_1|data_b_1[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[102]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(102));

-- Location: LCFF_X20_Y7_N29
\adc_ram_shifter_1|data_b_1[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(102),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(110));

-- Location: LCCOMB_X24_Y5_N20
\adc_ram_shifter_1|data_b_1[117]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[117]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(109)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(109),
	combout => \adc_ram_shifter_1|data_b_1[117]~feeder_combout\);

-- Location: LCFF_X24_Y5_N21
\adc_ram_shifter_1|data_b_1[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[117]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(117));

-- Location: LCFF_X15_Y5_N9
\adc_ram_shifter_1|data_b_1[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(117),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(125));

-- Location: LCFF_X12_Y5_N7
\adc_ram_shifter_1|data_a_2[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(69),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(77));

-- Location: LCFF_X13_Y2_N7
\adc_ram_shifter_1|data_b_1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(13));

-- Location: LCFF_X22_Y9_N31
\adc_ram_shifter_1|data_b_1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(21));

-- Location: LCCOMB_X22_Y10_N14
\adc_ram_shifter_1|data_b_1[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[37]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(29),
	combout => \adc_ram_shifter_1|data_b_1[37]~feeder_combout\);

-- Location: LCFF_X22_Y10_N15
\adc_ram_shifter_1|data_b_1[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(37));

-- Location: LCCOMB_X22_Y10_N12
\adc_ram_shifter_1|data_b_1[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[36]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(28),
	combout => \adc_ram_shifter_1|data_b_1[36]~feeder_combout\);

-- Location: LCFF_X22_Y10_N13
\adc_ram_shifter_1|data_b_1[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(36));

-- Location: LCCOMB_X20_Y12_N16
\adc_ram_shifter_1|data_b_1[45]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[45]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(37),
	combout => \adc_ram_shifter_1|data_b_1[45]~feeder_combout\);

-- Location: LCFF_X20_Y12_N17
\adc_ram_shifter_1|data_b_1[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(45));

-- Location: LCCOMB_X20_Y12_N24
\adc_ram_shifter_1|data_b_1[53]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[53]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(45)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(45),
	combout => \adc_ram_shifter_1|data_b_1[53]~feeder_combout\);

-- Location: LCFF_X20_Y12_N25
\adc_ram_shifter_1|data_b_1[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[53]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(53));

-- Location: LCFF_X12_Y6_N25
\adc_ram_shifter_1|data_b_1[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(51),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(59));

-- Location: LCFF_X15_Y6_N1
\adc_ram_shifter_1|data_b_1[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(61),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(69));

-- Location: LCFF_X22_Y7_N15
\adc_ram_shifter_1|data_b_1[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(69),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(77));

-- Location: LCFF_X19_Y7_N19
\adc_ram_shifter_1|data_b_1[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(85),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(93));

-- Location: LCCOMB_X24_Y7_N20
\adc_ram_shifter_1|data_b_1[92]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[92]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(84)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(84),
	combout => \adc_ram_shifter_1|data_b_1[92]~feeder_combout\);

-- Location: LCFF_X24_Y7_N21
\adc_ram_shifter_1|data_b_1[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[92]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(92));

-- Location: LCFF_X24_Y7_N3
\adc_ram_shifter_1|data_b_1[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(93),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(101));

-- Location: LCFF_X19_Y7_N15
\adc_ram_shifter_1|data_b_1[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(101),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(109));

-- Location: LCCOMB_X22_Y5_N28
\adc_ram_shifter_1|data_b_1[116]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[116]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(108)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(108),
	combout => \adc_ram_shifter_1|data_b_1[116]~feeder_combout\);

-- Location: LCFF_X22_Y5_N29
\adc_ram_shifter_1|data_b_1[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[116]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(116));

-- Location: LCCOMB_X10_Y5_N24
\adc_ram_shifter_1|data_b_1[124]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[124]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(116)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(116),
	combout => \adc_ram_shifter_1|data_b_1[124]~feeder_combout\);

-- Location: LCFF_X10_Y5_N25
\adc_ram_shifter_1|data_b_1[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[124]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(124));

-- Location: LCFF_X12_Y5_N13
\adc_ram_shifter_1|data_a_2[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(68),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(76));

-- Location: LCFF_X15_Y2_N3
\adc_ram_shifter_1|data_b_1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(12));

-- Location: LCCOMB_X22_Y9_N22
\adc_ram_shifter_1|data_b_1[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[20]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(12),
	combout => \adc_ram_shifter_1|data_b_1[20]~feeder_combout\);

-- Location: LCFF_X22_Y9_N23
\adc_ram_shifter_1|data_b_1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(20));

-- Location: LCCOMB_X22_Y10_N10
\adc_ram_shifter_1|data_b_1[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[28]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(20),
	combout => \adc_ram_shifter_1|data_b_1[28]~feeder_combout\);

-- Location: LCFF_X22_Y10_N11
\adc_ram_shifter_1|data_b_1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(28));

-- Location: LCCOMB_X24_Y12_N24
\adc_ram_shifter_1|data_b_1[44]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[44]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(36),
	combout => \adc_ram_shifter_1|data_b_1[44]~feeder_combout\);

-- Location: LCFF_X24_Y12_N25
\adc_ram_shifter_1|data_b_1[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(44));

-- Location: LCCOMB_X22_Y12_N24
\adc_ram_shifter_1|data_b_1[43]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[43]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(35),
	combout => \adc_ram_shifter_1|data_b_1[43]~feeder_combout\);

-- Location: LCFF_X22_Y12_N25
\adc_ram_shifter_1|data_b_1[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(43));

-- Location: LCFF_X19_Y12_N21
\adc_ram_shifter_1|data_b_1[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(44),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(52));

-- Location: LCFF_X12_Y6_N13
\adc_ram_shifter_1|data_b_1[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(50),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(58));

-- Location: LCCOMB_X14_Y6_N24
\adc_ram_shifter_1|data_b_1[68]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[68]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(60)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(60),
	combout => \adc_ram_shifter_1|data_b_1[68]~feeder_combout\);

-- Location: LCFF_X14_Y6_N25
\adc_ram_shifter_1|data_b_1[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[68]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(68));

-- Location: LCCOMB_X20_Y8_N8
\adc_ram_shifter_1|data_b_1[76]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[76]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(68)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(68),
	combout => \adc_ram_shifter_1|data_b_1[76]~feeder_combout\);

-- Location: LCFF_X20_Y8_N9
\adc_ram_shifter_1|data_b_1[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[76]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(76));

-- Location: LCFF_X15_Y4_N31
\adc_ram_shifter_1|data_b_1[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(76),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(84));

-- Location: LCFF_X22_Y7_N27
\adc_ram_shifter_1|data_b_1[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(92),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(100));

-- Location: LCFF_X22_Y11_N17
\adc_ram_shifter_1|data_b_1[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(91),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(99));

-- Location: LCCOMB_X20_Y7_N26
\adc_ram_shifter_1|data_b_1[108]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[108]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(100)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(100),
	combout => \adc_ram_shifter_1|data_b_1[108]~feeder_combout\);

-- Location: LCFF_X20_Y7_N27
\adc_ram_shifter_1|data_b_1[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[108]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(108));

-- Location: LCFF_X22_Y5_N11
\adc_ram_shifter_1|data_b_1[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(107),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(115));

-- Location: LCCOMB_X21_Y5_N12
\adc_ram_shifter_1|data_b_1[123]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[123]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(115)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(115),
	combout => \adc_ram_shifter_1|data_b_1[123]~feeder_combout\);

-- Location: LCFF_X21_Y5_N13
\adc_ram_shifter_1|data_b_1[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[123]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(123));

-- Location: LCCOMB_X15_Y5_N30
\adc_ram_shifter_1|data_a_2[75]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[75]~feeder_combout\ = \ram2|altsyncram_component|auto_generated|q_a\(67)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram2|altsyncram_component|auto_generated|q_a\(67),
	combout => \adc_ram_shifter_1|data_a_2[75]~feeder_combout\);

-- Location: LCFF_X15_Y5_N31
\adc_ram_shifter_1|data_a_2[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[75]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(75));

-- Location: LCFF_X14_Y2_N9
\adc_ram_shifter_1|data_b_1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(11));

-- Location: LCCOMB_X22_Y9_N4
\adc_ram_shifter_1|data_b_1[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[19]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(11),
	combout => \adc_ram_shifter_1|data_b_1[19]~feeder_combout\);

-- Location: LCFF_X22_Y9_N5
\adc_ram_shifter_1|data_b_1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(19));

-- Location: LCCOMB_X24_Y10_N6
\adc_ram_shifter_1|data_b_1[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[27]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(19),
	combout => \adc_ram_shifter_1|data_b_1[27]~feeder_combout\);

-- Location: LCFF_X24_Y10_N7
\adc_ram_shifter_1|data_b_1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(27));

-- Location: LCCOMB_X22_Y10_N24
\adc_ram_shifter_1|data_b_1[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[35]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(27),
	combout => \adc_ram_shifter_1|data_b_1[35]~feeder_combout\);

-- Location: LCFF_X22_Y10_N25
\adc_ram_shifter_1|data_b_1[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(35));

-- Location: LCCOMB_X19_Y12_N8
\adc_ram_shifter_1|data_b_1[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[51]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(43),
	combout => \adc_ram_shifter_1|data_b_1[51]~feeder_combout\);

-- Location: LCFF_X19_Y12_N9
\adc_ram_shifter_1|data_b_1[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[51]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(51));

-- Location: LCFF_X12_Y6_N9
\adc_ram_shifter_1|data_b_1[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(49),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(57));

-- Location: LCCOMB_X10_Y6_N2
\adc_ram_shifter_1|data_b_1[56]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[56]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(48)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(48),
	combout => \adc_ram_shifter_1|data_b_1[56]~feeder_combout\);

-- Location: LCFF_X10_Y6_N3
\adc_ram_shifter_1|data_b_1[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(56));

-- Location: LCFF_X19_Y6_N7
\adc_ram_shifter_1|data_b_1[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(59),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(67));

-- Location: LCCOMB_X19_Y12_N26
\adc_ram_shifter_1|data_b_1[50]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[50]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(42),
	combout => \adc_ram_shifter_1|data_b_1[50]~feeder_combout\);

-- Location: LCFF_X19_Y12_N27
\adc_ram_shifter_1|data_b_1[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(50));

-- Location: LCCOMB_X10_Y6_N20
\adc_ram_shifter_1|data_a_1[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[63]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(55)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(55),
	combout => \adc_ram_shifter_1|data_a_1[63]~feeder_combout\);

-- Location: LCFF_X10_Y6_N21
\adc_ram_shifter_1|data_a_1[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[63]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(63));

-- Location: LCFF_X12_Y6_N3
\adc_ram_shifter_1|data_a_1[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(57),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(65));

-- Location: LCCOMB_X10_Y6_N8
\adc_ram_shifter_1|data_a_1[62]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[62]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(54),
	combout => \adc_ram_shifter_1|data_a_1[62]~feeder_combout\);

-- Location: LCFF_X10_Y6_N9
\adc_ram_shifter_1|data_a_1[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[62]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(62));

-- Location: LCFF_X15_Y6_N15
\adc_ram_shifter_1|data_a_1[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(56),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(64));

-- Location: LCFF_X10_Y6_N31
\adc_ram_shifter_1|data_a_1[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(53),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(61));

-- Location: LCFF_X19_Y6_N13
\adc_ram_shifter_1|data_b_1[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(58),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(66));

-- Location: LCFF_X12_Y7_N7
\adc_ram_shifter_1|data_b_1[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(67),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(75));

-- Location: LCFF_X22_Y7_N1
\adc_ram_shifter_1|data_b_1[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(75),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(83));

-- Location: LCFF_X22_Y7_N19
\adc_ram_shifter_1|data_b_1[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(83),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(91));

-- Location: LCCOMB_X19_Y7_N0
\adc_ram_shifter_1|data_b_1[107]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[107]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(99)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(99),
	combout => \adc_ram_shifter_1|data_b_1[107]~feeder_combout\);

-- Location: LCFF_X19_Y7_N1
\adc_ram_shifter_1|data_b_1[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[107]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(107));

-- Location: LCFF_X22_Y6_N19
\adc_ram_shifter_1|data_b_1[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(98),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(106));

-- Location: LCFF_X22_Y5_N21
\adc_ram_shifter_1|data_b_1[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(106),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(114));

-- Location: LCFF_X24_Y5_N27
\adc_ram_shifter_1|data_b_1[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(105),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(113));

-- Location: LCCOMB_X14_Y5_N2
\adc_ram_shifter_1|data_b_1[122]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[122]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(114)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(114),
	combout => \adc_ram_shifter_1|data_b_1[122]~feeder_combout\);

-- Location: LCFF_X14_Y5_N3
\adc_ram_shifter_1|data_b_1[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[122]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(122));

-- Location: LCFF_X12_Y5_N21
\adc_ram_shifter_1|data_a_2[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(66),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(74));

-- Location: LCCOMB_X22_Y2_N26
\adc_ram_shifter_1|data_b_1[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[10]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(2),
	combout => \adc_ram_shifter_1|data_b_1[10]~feeder_combout\);

-- Location: LCFF_X22_Y2_N27
\adc_ram_shifter_1|data_b_1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(10));

-- Location: LCFF_X24_Y5_N17
\adc_ram_shifter_1|data_b_1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(18));

-- Location: LCCOMB_X22_Y10_N30
\adc_ram_shifter_1|data_b_1[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[26]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(18),
	combout => \adc_ram_shifter_1|data_b_1[26]~feeder_combout\);

-- Location: LCFF_X22_Y10_N31
\adc_ram_shifter_1|data_b_1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(26));

-- Location: LCFF_X24_Y12_N27
\adc_ram_shifter_1|data_b_1[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(34));

-- Location: LCFF_X19_Y12_N7
\adc_ram_shifter_1|data_b_1[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(34),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(42));

-- Location: LCCOMB_X12_Y4_N0
\adc_ram_shifter_1|data_b_1[74]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[74]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(66)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(66),
	combout => \adc_ram_shifter_1|data_b_1[74]~feeder_combout\);

-- Location: LCFF_X12_Y4_N1
\adc_ram_shifter_1|data_b_1[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[74]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(74));

-- Location: LCFF_X15_Y4_N17
\adc_ram_shifter_1|data_b_1[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(74),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(82));

-- Location: LCCOMB_X22_Y7_N28
\adc_ram_shifter_1|data_b_1[90]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[90]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(82)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(82),
	combout => \adc_ram_shifter_1|data_b_1[90]~feeder_combout\);

-- Location: LCFF_X22_Y7_N29
\adc_ram_shifter_1|data_b_1[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[90]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(90));

-- Location: LCFF_X20_Y7_N21
\adc_ram_shifter_1|data_b_1[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(90),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(98));

-- Location: LCCOMB_X19_Y6_N22
\adc_ram_shifter_1|data_b_1[105]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[105]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(97)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(97),
	combout => \adc_ram_shifter_1|data_b_1[105]~feeder_combout\);

-- Location: LCFF_X19_Y6_N23
\adc_ram_shifter_1|data_b_1[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[105]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(105));

-- Location: LCCOMB_X21_Y5_N28
\adc_ram_shifter_1|data_b_1[121]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[121]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(113)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(113),
	combout => \adc_ram_shifter_1|data_b_1[121]~feeder_combout\);

-- Location: LCFF_X21_Y5_N29
\adc_ram_shifter_1|data_b_1[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[121]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(121));

-- Location: LCFF_X10_Y5_N3
\adc_ram_shifter_1|data_b_1[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(112),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(120));

-- Location: LCFF_X12_Y2_N15
\adc_ram_shifter_1|data_a_2[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(65),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(73));

-- Location: LCCOMB_X12_Y2_N16
\adc_ram_shifter_1|data_b_1[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[9]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(1),
	combout => \adc_ram_shifter_1|data_b_1[9]~feeder_combout\);

-- Location: LCFF_X12_Y2_N17
\adc_ram_shifter_1|data_b_1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(9));

-- Location: LCCOMB_X24_Y9_N10
\adc_ram_shifter_1|data_b_1[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[17]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(9),
	combout => \adc_ram_shifter_1|data_b_1[17]~feeder_combout\);

-- Location: LCFF_X24_Y9_N11
\adc_ram_shifter_1|data_b_1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(17));

-- Location: LCFF_X24_Y10_N29
\adc_ram_shifter_1|data_b_1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(25));

-- Location: LCCOMB_X24_Y12_N10
\adc_ram_shifter_1|data_b_1[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[33]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(25),
	combout => \adc_ram_shifter_1|data_b_1[33]~feeder_combout\);

-- Location: LCFF_X24_Y12_N11
\adc_ram_shifter_1|data_b_1[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(33));

-- Location: LCCOMB_X18_Y8_N6
\adc_ram_shifter_1|data_a_1[55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[55]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(47)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(47),
	combout => \adc_ram_shifter_1|data_a_1[55]~feeder_combout\);

-- Location: LCFF_X18_Y8_N7
\adc_ram_shifter_1|data_a_1[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(55));

-- Location: LCFF_X12_Y7_N23
\adc_ram_shifter_1|data_b_1[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(65),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(73));

-- Location: LCCOMB_X12_Y7_N12
\adc_ram_shifter_1|data_b_1[81]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[81]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(73)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(73),
	combout => \adc_ram_shifter_1|data_b_1[81]~feeder_combout\);

-- Location: LCFF_X12_Y7_N13
\adc_ram_shifter_1|data_b_1[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[81]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(81));

-- Location: LCFF_X24_Y7_N5
\adc_ram_shifter_1|data_b_1[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(81),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(89));

-- Location: LCCOMB_X19_Y7_N6
\adc_ram_shifter_1|data_b_1[97]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[97]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(89)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(89),
	combout => \adc_ram_shifter_1|data_b_1[97]~feeder_combout\);

-- Location: LCFF_X19_Y7_N7
\adc_ram_shifter_1|data_b_1[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[97]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(97));

-- Location: LCFF_X22_Y5_N3
\adc_ram_shifter_1|data_a_1[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(111),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(119));

-- Location: LCFF_X20_Y5_N15
\adc_ram_shifter_1|data_a_1[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(119),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(127));

-- Location: LCFF_X15_Y5_N7
\adc_ram_shifter_1|data_a_2[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram2|altsyncram_component|auto_generated|q_a\(64),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(72));

-- Location: LCCOMB_X12_Y2_N4
\adc_ram_shifter_1|data_b_1[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[15]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(7),
	combout => \adc_ram_shifter_1|data_b_1[15]~feeder_combout\);

-- Location: LCFF_X12_Y2_N5
\adc_ram_shifter_1|data_b_1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(15));

-- Location: LCCOMB_X15_Y4_N4
\adc_ram_shifter_1|data_a_1[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[23]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(15),
	combout => \adc_ram_shifter_1|data_a_1[23]~feeder_combout\);

-- Location: LCFF_X15_Y4_N5
\adc_ram_shifter_1|data_a_1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(23));

-- Location: LCCOMB_X22_Y4_N14
\adc_ram_shifter_1|data_a_1[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[22]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(14),
	combout => \adc_ram_shifter_1|data_a_1[22]~feeder_combout\);

-- Location: LCFF_X22_Y4_N15
\adc_ram_shifter_1|data_a_1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(22));

-- Location: LCFF_X20_Y7_N9
\adc_ram_shifter_1|data_a_1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(31));

-- Location: LCFF_X24_Y10_N21
\adc_ram_shifter_1|data_a_1[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(39));

-- Location: LCCOMB_X22_Y12_N30
\adc_ram_shifter_1|data_a_1[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[47]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(39),
	combout => \adc_ram_shifter_1|data_a_1[47]~feeder_combout\);

-- Location: LCFF_X22_Y12_N31
\adc_ram_shifter_1|data_a_1[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(47));

-- Location: LCCOMB_X20_Y12_N22
\adc_ram_shifter_1|data_b_1[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[41]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(33),
	combout => \adc_ram_shifter_1|data_b_1[41]~feeder_combout\);

-- Location: LCFF_X20_Y12_N23
\adc_ram_shifter_1|data_b_1[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(41));

-- Location: LCFF_X12_Y4_N3
\adc_ram_shifter_1|data_b_1[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(70),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(78));

-- Location: LCFF_X14_Y8_N5
\adc_ram_shifter_1|data_a_1[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(79),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(87));

-- Location: LCFF_X12_Y7_N25
\adc_ram_shifter_1|data_a_1[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(87),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(95));

-- Location: LCFF_X20_Y11_N27
\adc_ram_shifter_1|data_a_1[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(95),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(103));

-- Location: LCFF_X22_Y6_N27
\adc_ram_shifter_1|data_a_1[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(103),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(111));

-- Location: LCFF_X22_Y6_N1
\adc_ram_shifter_1|data_a_1[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(110),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(118));

-- Location: LCCOMB_X12_Y5_N18
\adc_ram_shifter_1|data_a_1[126]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[126]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(118)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(118),
	combout => \adc_ram_shifter_1|data_a_1[126]~feeder_combout\);

-- Location: LCFF_X12_Y5_N19
\adc_ram_shifter_1|data_a_1[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[126]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(126));

-- Location: LCCOMB_X12_Y5_N16
\adc_ram_shifter_1|data_b_1[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[7]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(127)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(127),
	combout => \adc_ram_shifter_1|data_b_1[7]~feeder_combout\);

-- Location: LCFF_X12_Y5_N17
\adc_ram_shifter_1|data_b_1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(7));

-- Location: LCCOMB_X12_Y4_N18
\adc_ram_shifter_1|data_a_1[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[14]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(6),
	combout => \adc_ram_shifter_1|data_a_1[14]~feeder_combout\);

-- Location: LCFF_X12_Y4_N19
\adc_ram_shifter_1|data_a_1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(14));

-- Location: LCFF_X20_Y7_N15
\adc_ram_shifter_1|data_a_1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(30));

-- Location: LCCOMB_X22_Y9_N14
\adc_ram_shifter_1|data_a_1[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[29]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(21),
	combout => \adc_ram_shifter_1|data_a_1[29]~feeder_combout\);

-- Location: LCFF_X22_Y9_N15
\adc_ram_shifter_1|data_a_1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(29));

-- Location: LCFF_X22_Y10_N27
\adc_ram_shifter_1|data_a_1[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(38));

-- Location: LCCOMB_X24_Y12_N16
\adc_ram_shifter_1|data_a_1[46]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[46]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(38),
	combout => \adc_ram_shifter_1|data_a_1[46]~feeder_combout\);

-- Location: LCFF_X24_Y12_N17
\adc_ram_shifter_1|data_a_1[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(46));

-- Location: LCFF_X12_Y8_N29
\adc_ram_shifter_1|data_a_1[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(46),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(54));

-- Location: LCFF_X14_Y6_N21
\adc_ram_shifter_1|data_a_1[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(52),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(60));

-- Location: LCFF_X15_Y8_N11
\adc_ram_shifter_1|data_a_1[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(63),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(71));

-- Location: LCFF_X12_Y4_N29
\adc_ram_shifter_1|data_a_1[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(70),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(78));

-- Location: LCCOMB_X12_Y4_N30
\adc_ram_shifter_1|data_a_1[86]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[86]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(78)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(78),
	combout => \adc_ram_shifter_1|data_a_1[86]~feeder_combout\);

-- Location: LCFF_X12_Y4_N31
\adc_ram_shifter_1|data_a_1[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[86]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(86));

-- Location: LCCOMB_X12_Y7_N16
\adc_ram_shifter_1|data_a_1[85]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[85]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(77)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(77),
	combout => \adc_ram_shifter_1|data_a_1[85]~feeder_combout\);

-- Location: LCFF_X12_Y7_N17
\adc_ram_shifter_1|data_a_1[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[85]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(85));

-- Location: LCFF_X12_Y7_N3
\adc_ram_shifter_1|data_a_1[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(86),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(94));

-- Location: LCFF_X20_Y11_N3
\adc_ram_shifter_1|data_a_1[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(94),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(102));

-- Location: LCFF_X22_Y6_N13
\adc_ram_shifter_1|data_a_1[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(102),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(110));

-- Location: LCFF_X22_Y6_N9
\adc_ram_shifter_1|data_a_1[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(109),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(117));

-- Location: LCCOMB_X15_Y5_N4
\adc_ram_shifter_1|data_a_1[125]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[125]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(117)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(117),
	combout => \adc_ram_shifter_1|data_a_1[125]~feeder_combout\);

-- Location: LCFF_X15_Y5_N5
\adc_ram_shifter_1|data_a_1[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[125]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(125));

-- Location: LCFF_X12_Y5_N5
\adc_ram_shifter_1|data_b_1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(126),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(6));

-- Location: LCFF_X12_Y4_N5
\adc_ram_shifter_1|data_a_1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(13));

-- Location: LCCOMB_X22_Y4_N12
\adc_ram_shifter_1|data_a_1[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[21]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(13),
	combout => \adc_ram_shifter_1|data_a_1[21]~feeder_combout\);

-- Location: LCFF_X22_Y4_N13
\adc_ram_shifter_1|data_a_1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(21));

-- Location: LCCOMB_X22_Y10_N8
\adc_ram_shifter_1|data_a_1[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[37]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(29),
	combout => \adc_ram_shifter_1|data_a_1[37]~feeder_combout\);

-- Location: LCFF_X22_Y10_N9
\adc_ram_shifter_1|data_a_1[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(37));

-- Location: LCFF_X24_Y10_N27
\adc_ram_shifter_1|data_a_1[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(36));

-- Location: LCCOMB_X24_Y12_N12
\adc_ram_shifter_1|data_a_1[45]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[45]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(37),
	combout => \adc_ram_shifter_1|data_a_1[45]~feeder_combout\);

-- Location: LCFF_X24_Y12_N13
\adc_ram_shifter_1|data_a_1[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(45));

-- Location: LCFF_X12_Y8_N9
\adc_ram_shifter_1|data_a_1[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(45),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(53));

-- Location: LCCOMB_X10_Y6_N16
\adc_ram_shifter_1|data_a_1[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[59]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(51),
	combout => \adc_ram_shifter_1|data_a_1[59]~feeder_combout\);

-- Location: LCFF_X10_Y6_N17
\adc_ram_shifter_1|data_a_1[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[59]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(59));

-- Location: LCCOMB_X14_Y8_N26
\adc_ram_shifter_1|data_a_1[70]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[70]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(62)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(62),
	combout => \adc_ram_shifter_1|data_a_1[70]~feeder_combout\);

-- Location: LCFF_X14_Y8_N27
\adc_ram_shifter_1|data_a_1[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[70]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(70));

-- Location: LCFF_X18_Y8_N17
\adc_ram_shifter_1|data_a_1[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(69),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(77));

-- Location: LCFF_X12_Y7_N11
\adc_ram_shifter_1|data_a_1[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(85),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(93));

-- Location: LCCOMB_X22_Y7_N6
\adc_ram_shifter_1|data_a_1[92]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[92]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(84)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(84),
	combout => \adc_ram_shifter_1|data_a_1[92]~feeder_combout\);

-- Location: LCFF_X22_Y7_N7
\adc_ram_shifter_1|data_a_1[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[92]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(92));

-- Location: LCFF_X19_Y11_N15
\adc_ram_shifter_1|data_a_1[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(93),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(101));

-- Location: LCCOMB_X22_Y6_N2
\adc_ram_shifter_1|data_a_1[109]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[109]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(101)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(101),
	combout => \adc_ram_shifter_1|data_a_1[109]~feeder_combout\);

-- Location: LCFF_X22_Y6_N3
\adc_ram_shifter_1|data_a_1[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[109]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(109));

-- Location: LCCOMB_X22_Y6_N16
\adc_ram_shifter_1|data_a_1[116]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[116]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(108)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(108),
	combout => \adc_ram_shifter_1|data_a_1[116]~feeder_combout\);

-- Location: LCFF_X22_Y6_N17
\adc_ram_shifter_1|data_a_1[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[116]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(116));

-- Location: LCFF_X15_Y5_N23
\adc_ram_shifter_1|data_a_1[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(116),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(124));

-- Location: LCFF_X12_Y5_N29
\adc_ram_shifter_1|data_b_1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(125),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(5));

-- Location: LCFF_X15_Y4_N7
\adc_ram_shifter_1|data_a_1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(12));

-- Location: LCCOMB_X22_Y4_N18
\adc_ram_shifter_1|data_a_1[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[20]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(12),
	combout => \adc_ram_shifter_1|data_a_1[20]~feeder_combout\);

-- Location: LCFF_X22_Y4_N19
\adc_ram_shifter_1|data_a_1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(20));

-- Location: LCFF_X19_Y7_N9
\adc_ram_shifter_1|data_a_1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(28));

-- Location: LCCOMB_X21_Y8_N10
\adc_ram_shifter_1|data_a_1[44]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[44]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(36),
	combout => \adc_ram_shifter_1|data_a_1[44]~feeder_combout\);

-- Location: LCFF_X21_Y8_N11
\adc_ram_shifter_1|data_a_1[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(44));

-- Location: LCCOMB_X22_Y12_N14
\adc_ram_shifter_1|data_a_1[43]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[43]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(35),
	combout => \adc_ram_shifter_1|data_a_1[43]~feeder_combout\);

-- Location: LCFF_X22_Y12_N15
\adc_ram_shifter_1|data_a_1[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(43));

-- Location: LCCOMB_X15_Y8_N22
\adc_ram_shifter_1|data_a_1[52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[52]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(44)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(44),
	combout => \adc_ram_shifter_1|data_a_1[52]~feeder_combout\);

-- Location: LCFF_X15_Y8_N23
\adc_ram_shifter_1|data_a_1[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(52));

-- Location: LCFF_X10_Y6_N27
\adc_ram_shifter_1|data_a_1[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(50),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(58));

-- Location: LCFF_X21_Y8_N1
\adc_ram_shifter_1|data_a_1[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(61),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(69));

-- Location: LCCOMB_X18_Y8_N26
\adc_ram_shifter_1|data_a_1[76]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[76]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(68)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(68),
	combout => \adc_ram_shifter_1|data_a_1[76]~feeder_combout\);

-- Location: LCFF_X18_Y8_N27
\adc_ram_shifter_1|data_a_1[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[76]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(76));

-- Location: LCFF_X15_Y8_N15
\adc_ram_shifter_1|data_a_1[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(76),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(84));

-- Location: LCCOMB_X22_Y11_N12
\adc_ram_shifter_1|data_a_1[100]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[100]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(92)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(92),
	combout => \adc_ram_shifter_1|data_a_1[100]~feeder_combout\);

-- Location: LCFF_X22_Y11_N13
\adc_ram_shifter_1|data_a_1[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[100]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(100));

-- Location: LCCOMB_X22_Y11_N10
\adc_ram_shifter_1|data_a_1[99]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[99]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(91)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(91),
	combout => \adc_ram_shifter_1|data_a_1[99]~feeder_combout\);

-- Location: LCFF_X22_Y11_N11
\adc_ram_shifter_1|data_a_1[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[99]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(99));

-- Location: LCCOMB_X22_Y6_N28
\adc_ram_shifter_1|data_a_1[108]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[108]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(100)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(100),
	combout => \adc_ram_shifter_1|data_a_1[108]~feeder_combout\);

-- Location: LCFF_X22_Y6_N29
\adc_ram_shifter_1|data_a_1[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[108]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(108));

-- Location: LCFF_X22_Y5_N9
\adc_ram_shifter_1|data_a_1[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(107),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(115));

-- Location: LCCOMB_X14_Y5_N12
\adc_ram_shifter_1|data_a_1[123]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[123]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(115)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(115),
	combout => \adc_ram_shifter_1|data_a_1[123]~feeder_combout\);

-- Location: LCFF_X14_Y5_N13
\adc_ram_shifter_1|data_a_1[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[123]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(123));

-- Location: LCFF_X12_Y5_N23
\adc_ram_shifter_1|data_b_1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(124),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(4));

-- Location: LCFF_X12_Y4_N17
\adc_ram_shifter_1|data_a_1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(11));

-- Location: LCCOMB_X22_Y4_N10
\adc_ram_shifter_1|data_a_1[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[19]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(11),
	combout => \adc_ram_shifter_1|data_a_1[19]~feeder_combout\);

-- Location: LCFF_X22_Y4_N11
\adc_ram_shifter_1|data_a_1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(19));

-- Location: LCFF_X24_Y10_N5
\adc_ram_shifter_1|data_a_1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(27));

-- Location: LCFF_X22_Y12_N27
\adc_ram_shifter_1|data_a_1[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(35));

-- Location: LCFF_X12_Y8_N23
\adc_ram_shifter_1|data_a_1[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(43),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(51));

-- Location: LCFF_X12_Y6_N7
\adc_ram_shifter_1|data_a_1[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(49),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(57));

-- Location: LCCOMB_X10_Y6_N4
\adc_ram_shifter_1|data_a_1[56]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[56]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(48)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(48),
	combout => \adc_ram_shifter_1|data_a_1[56]~feeder_combout\);

-- Location: LCFF_X10_Y6_N5
\adc_ram_shifter_1|data_a_1[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(56));

-- Location: LCCOMB_X24_Y7_N0
\adc_ram_shifter_1|data_a_1[68]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[68]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(60)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(60),
	combout => \adc_ram_shifter_1|data_a_1[68]~feeder_combout\);

-- Location: LCFF_X24_Y7_N1
\adc_ram_shifter_1|data_a_1[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[68]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(68));

-- Location: LCCOMB_X19_Y6_N18
\adc_ram_shifter_1|data_b_1[48]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[48]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(40),
	combout => \adc_ram_shifter_1|data_b_1[48]~feeder_combout\);

-- Location: LCFF_X19_Y6_N19
\adc_ram_shifter_1|data_b_1[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(48));

-- Location: LCFF_X19_Y6_N9
\adc_ram_shifter_1|data_a_1[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(59),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(67));

-- Location: LCCOMB_X19_Y6_N28
\adc_ram_shifter_1|data_a_1[48]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[48]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(40),
	combout => \adc_ram_shifter_1|data_a_1[48]~feeder_combout\);

-- Location: LCFF_X19_Y6_N29
\adc_ram_shifter_1|data_a_1[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(48));

-- Location: LCFF_X12_Y6_N17
\adc_ram_shifter_1|data_a_1[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(58),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(66));

-- Location: LCCOMB_X14_Y8_N18
\adc_ram_shifter_1|data_a_1[75]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[75]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(67)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(67),
	combout => \adc_ram_shifter_1|data_a_1[75]~feeder_combout\);

-- Location: LCFF_X14_Y8_N19
\adc_ram_shifter_1|data_a_1[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[75]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(75));

-- Location: LCCOMB_X15_Y7_N6
\adc_ram_shifter_1|data_a_1[83]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[83]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(75)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(75),
	combout => \adc_ram_shifter_1|data_a_1[83]~feeder_combout\);

-- Location: LCFF_X15_Y7_N7
\adc_ram_shifter_1|data_a_1[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[83]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(83));

-- Location: LCCOMB_X19_Y11_N8
\adc_ram_shifter_1|data_a_1[91]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[91]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(83)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(83),
	combout => \adc_ram_shifter_1|data_a_1[91]~feeder_combout\);

-- Location: LCFF_X19_Y11_N9
\adc_ram_shifter_1|data_a_1[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[91]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(91));

-- Location: LCFF_X19_Y10_N5
\adc_ram_shifter_1|data_a_1[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(99),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(107));

-- Location: LCFF_X24_Y6_N13
\adc_ram_shifter_1|data_a_1[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(98),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(106));

-- Location: LCCOMB_X24_Y6_N0
\adc_ram_shifter_1|data_a_1[114]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[114]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(106)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(106),
	combout => \adc_ram_shifter_1|data_a_1[114]~feeder_combout\);

-- Location: LCFF_X24_Y6_N1
\adc_ram_shifter_1|data_a_1[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[114]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(114));

-- Location: LCFF_X24_Y5_N1
\adc_ram_shifter_1|data_a_1[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(105),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(113));

-- Location: LCFF_X15_Y5_N3
\adc_ram_shifter_1|data_a_1[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(114),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(122));

-- Location: LCFF_X14_Y5_N5
\adc_ram_shifter_1|data_b_1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(123),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(3));

-- Location: LCFF_X15_Y4_N15
\adc_ram_shifter_1|data_a_1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(10));

-- Location: LCFF_X22_Y4_N5
\adc_ram_shifter_1|data_a_1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(18));

-- Location: LCCOMB_X20_Y7_N0
\adc_ram_shifter_1|data_a_1[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[26]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(18),
	combout => \adc_ram_shifter_1|data_a_1[26]~feeder_combout\);

-- Location: LCFF_X20_Y7_N1
\adc_ram_shifter_1|data_a_1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(26));

-- Location: LCCOMB_X24_Y12_N0
\adc_ram_shifter_1|data_a_1[34]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[34]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(26),
	combout => \adc_ram_shifter_1|data_a_1[34]~feeder_combout\);

-- Location: LCFF_X24_Y12_N1
\adc_ram_shifter_1|data_a_1[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(34));

-- Location: LCFF_X24_Y8_N7
\adc_ram_shifter_1|data_a_1[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(34),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(42));

-- Location: LCCOMB_X18_Y8_N12
\adc_ram_shifter_1|data_a_1[74]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[74]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(66)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(66),
	combout => \adc_ram_shifter_1|data_a_1[74]~feeder_combout\);

-- Location: LCFF_X18_Y8_N13
\adc_ram_shifter_1|data_a_1[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[74]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(74));

-- Location: LCCOMB_X24_Y8_N0
\adc_ram_shifter_1|data_a_1[82]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[82]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(74)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(74),
	combout => \adc_ram_shifter_1|data_a_1[82]~feeder_combout\);

-- Location: LCFF_X24_Y8_N1
\adc_ram_shifter_1|data_a_1[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[82]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(82));

-- Location: LCCOMB_X22_Y7_N22
\adc_ram_shifter_1|data_a_1[90]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[90]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(82)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(82),
	combout => \adc_ram_shifter_1|data_a_1[90]~feeder_combout\);

-- Location: LCFF_X22_Y7_N23
\adc_ram_shifter_1|data_a_1[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[90]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(90));

-- Location: LCFF_X22_Y7_N9
\adc_ram_shifter_1|data_a_1[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(90),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(98));

-- Location: LCCOMB_X22_Y5_N30
\adc_ram_shifter_1|data_a_1[105]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[105]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(97)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(97),
	combout => \adc_ram_shifter_1|data_a_1[105]~feeder_combout\);

-- Location: LCFF_X22_Y5_N31
\adc_ram_shifter_1|data_a_1[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[105]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(105));

-- Location: LCCOMB_X14_Y5_N8
\adc_ram_shifter_1|data_a_1[121]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[121]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(113)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(113),
	combout => \adc_ram_shifter_1|data_a_1[121]~feeder_combout\);

-- Location: LCFF_X14_Y5_N9
\adc_ram_shifter_1|data_a_1[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[121]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(121));

-- Location: LCFF_X12_Y5_N31
\adc_ram_shifter_1|data_a_1[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(112),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(120));

-- Location: LCCOMB_X12_Y5_N2
\adc_ram_shifter_1|data_b_1[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[2]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(122)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(122),
	combout => \adc_ram_shifter_1|data_b_1[2]~feeder_combout\);

-- Location: LCFF_X12_Y5_N3
\adc_ram_shifter_1|data_b_1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(2));

-- Location: LCFF_X12_Y4_N15
\adc_ram_shifter_1|data_a_1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(9));

-- Location: LCCOMB_X24_Y4_N2
\adc_ram_shifter_1|data_a_1[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[17]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(9),
	combout => \adc_ram_shifter_1|data_a_1[17]~feeder_combout\);

-- Location: LCFF_X24_Y4_N3
\adc_ram_shifter_1|data_a_1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(17));

-- Location: LCFF_X22_Y10_N5
\adc_ram_shifter_1|data_a_1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(25));

-- Location: LCFF_X22_Y12_N13
\adc_ram_shifter_1|data_a_1[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(33));

-- Location: LCCOMB_X24_Y8_N18
\adc_ram_shifter_1|data_a_1[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[41]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(33),
	combout => \adc_ram_shifter_1|data_a_1[41]~feeder_combout\);

-- Location: LCFF_X24_Y8_N19
\adc_ram_shifter_1|data_a_1[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(41));

-- Location: LCCOMB_X20_Y8_N24
\adc_ram_shifter_1|data_a_1[50]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[50]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(42),
	combout => \adc_ram_shifter_1|data_a_1[50]~feeder_combout\);

-- Location: LCFF_X20_Y8_N25
\adc_ram_shifter_1|data_a_1[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(50));

-- Location: LCFF_X15_Y8_N1
\adc_ram_shifter_1|data_a_1[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(65),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(73));

-- Location: LCFF_X19_Y7_N29
\adc_ram_shifter_1|data_a_1[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(73),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(81));

-- Location: LCCOMB_X22_Y7_N10
\adc_ram_shifter_1|data_a_1[89]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[89]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(81)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(81),
	combout => \adc_ram_shifter_1|data_a_1[89]~feeder_combout\);

-- Location: LCFF_X22_Y7_N11
\adc_ram_shifter_1|data_a_1[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[89]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(89));

-- Location: LCCOMB_X22_Y11_N6
\adc_ram_shifter_1|data_a_1[97]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[97]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(89)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(89),
	combout => \adc_ram_shifter_1|data_a_1[97]~feeder_combout\);

-- Location: LCFF_X22_Y11_N7
\adc_ram_shifter_1|data_a_1[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[97]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(97));

-- Location: LCFF_X22_Y6_N25
\adc_ram_shifter_1|data_b_1[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(96),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(104));

-- Location: LCCOMB_X12_Y5_N10
\adc_ram_shifter_1|data_b_1[112]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[112]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(104)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(104),
	combout => \adc_ram_shifter_1|data_b_1[112]~feeder_combout\);

-- Location: LCFF_X12_Y5_N11
\adc_ram_shifter_1|data_b_1[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[112]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(112));

-- Location: LCFF_X12_Y2_N21
\adc_ram_shifter_1|data_b_1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(121),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(1));

-- Location: LCFF_X12_Y2_N3
\adc_ram_shifter_1|data_a_1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(15));

-- Location: LCFF_X15_Y2_N29
\adc_ram_shifter_1|data_b_1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(8));

-- Location: LCCOMB_X24_Y5_N4
\adc_ram_shifter_1|data_b_1[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[16]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(8),
	combout => \adc_ram_shifter_1|data_b_1[16]~feeder_combout\);

-- Location: LCFF_X24_Y5_N5
\adc_ram_shifter_1|data_b_1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(16));

-- Location: LCCOMB_X24_Y10_N12
\adc_ram_shifter_1|data_b_1[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[24]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(16),
	combout => \adc_ram_shifter_1|data_b_1[24]~feeder_combout\);

-- Location: LCFF_X24_Y10_N13
\adc_ram_shifter_1|data_b_1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(24));

-- Location: LCCOMB_X22_Y12_N18
\adc_ram_shifter_1|data_b_1[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[32]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(24),
	combout => \adc_ram_shifter_1|data_b_1[32]~feeder_combout\);

-- Location: LCFF_X22_Y12_N19
\adc_ram_shifter_1|data_b_1[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(32));

-- Location: LCFF_X19_Y12_N11
\adc_ram_shifter_1|data_b_1[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_b\(32),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(40));

-- Location: LCCOMB_X12_Y8_N30
\adc_ram_shifter_1|data_b_1[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[49]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(41),
	combout => \adc_ram_shifter_1|data_b_1[49]~feeder_combout\);

-- Location: LCFF_X12_Y8_N31
\adc_ram_shifter_1|data_b_1[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(49));

-- Location: LCCOMB_X12_Y7_N20
\adc_ram_shifter_1|data_b_1[72]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[72]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(64)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(64),
	combout => \adc_ram_shifter_1|data_b_1[72]~feeder_combout\);

-- Location: LCFF_X12_Y7_N21
\adc_ram_shifter_1|data_b_1[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[72]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(72));

-- Location: LCCOMB_X12_Y7_N30
\adc_ram_shifter_1|data_b_1[80]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[80]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(72)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(72),
	combout => \adc_ram_shifter_1|data_b_1[80]~feeder_combout\);

-- Location: LCFF_X12_Y7_N31
\adc_ram_shifter_1|data_b_1[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[80]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(80));

-- Location: LCCOMB_X24_Y8_N26
\adc_ram_shifter_1|data_b_1[88]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[88]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(80)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(80),
	combout => \adc_ram_shifter_1|data_b_1[88]~feeder_combout\);

-- Location: LCFF_X24_Y8_N27
\adc_ram_shifter_1|data_b_1[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[88]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(88));

-- Location: LCCOMB_X24_Y6_N4
\adc_ram_shifter_1|data_b_1[96]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[96]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_b\(88)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_b\(88),
	combout => \adc_ram_shifter_1|data_b_1[96]~feeder_combout\);

-- Location: LCFF_X24_Y6_N5
\adc_ram_shifter_1|data_b_1[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[96]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(96));

-- Location: LCCOMB_X22_Y5_N26
\adc_ram_shifter_1|data_a_1[104]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[104]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(96)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(96),
	combout => \adc_ram_shifter_1|data_a_1[104]~feeder_combout\);

-- Location: LCFF_X22_Y5_N27
\adc_ram_shifter_1|data_a_1[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[104]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(104));

-- Location: LCCOMB_X19_Y6_N14
\adc_ram_shifter_1|data_a_1[112]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[112]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(104)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(104),
	combout => \adc_ram_shifter_1|data_a_1[112]~feeder_combout\);

-- Location: LCFF_X19_Y6_N15
\adc_ram_shifter_1|data_a_1[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[112]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(112));

-- Location: LCCOMB_X15_Y5_N12
\adc_ram_shifter_1|data_b_1[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[0]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(120)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(120),
	combout => \adc_ram_shifter_1|data_b_1[0]~feeder_combout\);

-- Location: LCFF_X15_Y5_N13
\adc_ram_shifter_1|data_b_1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(0));

-- Location: LCFF_X22_Y4_N3
\adc_ram_shifter_1|data_a_1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(8));

-- Location: LCCOMB_X22_Y4_N22
\adc_ram_shifter_1|data_a_1[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[16]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(8),
	combout => \adc_ram_shifter_1|data_a_1[16]~feeder_combout\);

-- Location: LCFF_X22_Y4_N23
\adc_ram_shifter_1|data_a_1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(16));

-- Location: LCCOMB_X22_Y10_N22
\adc_ram_shifter_1|data_a_1[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[24]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(16),
	combout => \adc_ram_shifter_1|data_a_1[24]~feeder_combout\);

-- Location: LCFF_X22_Y10_N23
\adc_ram_shifter_1|data_a_1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(24));

-- Location: LCCOMB_X22_Y9_N0
\adc_ram_shifter_1|data_a_1[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[32]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(24),
	combout => \adc_ram_shifter_1|data_a_1[32]~feeder_combout\);

-- Location: LCFF_X22_Y9_N1
\adc_ram_shifter_1|data_a_1[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(32));

-- Location: LCCOMB_X24_Y8_N28
\adc_ram_shifter_1|data_a_1[40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[40]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(32),
	combout => \adc_ram_shifter_1|data_a_1[40]~feeder_combout\);

-- Location: LCFF_X24_Y8_N29
\adc_ram_shifter_1|data_a_1[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(40));

-- Location: LCCOMB_X14_Y8_N30
\adc_ram_shifter_1|data_a_1[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[49]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(41),
	combout => \adc_ram_shifter_1|data_a_1[49]~feeder_combout\);

-- Location: LCFF_X14_Y8_N31
\adc_ram_shifter_1|data_a_1[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(49));

-- Location: LCFF_X10_Y8_N23
\adc_ram_shifter_1|data_a_1[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(64),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(72));

-- Location: LCFF_X15_Y7_N5
\adc_ram_shifter_1|data_a_1[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(72),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(80));

-- Location: LCFF_X22_Y11_N1
\adc_ram_shifter_1|data_a_1[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ram1|altsyncram_component|auto_generated|q_a\(80),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(88));

-- Location: LCCOMB_X22_Y11_N26
\adc_ram_shifter_1|data_a_1[96]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[96]~feeder_combout\ = \ram1|altsyncram_component|auto_generated|q_a\(88)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|q_a\(88),
	combout => \adc_ram_shifter_1|data_a_1[96]~feeder_combout\);

-- Location: LCFF_X22_Y11_N27
\adc_ram_shifter_1|data_a_1[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[96]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(96));

-- Location: LCCOMB_X19_Y10_N20
\corr_long|input_adc_values_reduced~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~96_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(40))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(96))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(40),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(96),
	combout => \corr_long|input_adc_values_reduced~96_combout\);

-- Location: LCCOMB_X15_Y10_N22
\corr_long|input_adc_values_reduced~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~97_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(41)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(97)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(97),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(41),
	combout => \corr_long|input_adc_values_reduced~97_combout\);

-- Location: LCCOMB_X20_Y10_N2
\corr_long|input_adc_values_reduced~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~98_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(42))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(98))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(42),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(98),
	combout => \corr_long|input_adc_values_reduced~98_combout\);

-- Location: LCCOMB_X15_Y10_N28
\corr_long|input_adc_values_reduced~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~99_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(43)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(99)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(99),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(43),
	combout => \corr_long|input_adc_values_reduced~99_combout\);

-- Location: LCCOMB_X19_Y10_N18
\corr_long|input_adc_values_reduced~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~100_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(44)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(100)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(100),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(44),
	combout => \corr_long|input_adc_values_reduced~100_combout\);

-- Location: LCCOMB_X19_Y10_N24
\corr_long|input_adc_values_reduced~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~101_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(45)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(101)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(101),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(45),
	combout => \corr_long|input_adc_values_reduced~101_combout\);

-- Location: LCCOMB_X19_Y10_N22
\corr_long|input_adc_values_reduced~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~102_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(46)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(102),
	datac => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(46),
	combout => \corr_long|input_adc_values_reduced~102_combout\);

-- Location: LCCOMB_X19_Y10_N28
\corr_long|input_adc_values_reduced~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~103_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(47)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(103)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(103),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(47),
	combout => \corr_long|input_adc_values_reduced~103_combout\);

-- Location: LCCOMB_X21_Y13_N10
\ADC_Manager1|Selector408~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector408~0_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (!\ADC_Manager1|Mux246~1_combout\ & !\ADC_Manager1|c_short_func_input_index\(1))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Mux246~1_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector408~0_combout\);

-- Location: LCCOMB_X21_Y13_N22
\ADC_Manager1|Selector408~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector408~1_combout\ = (\ADC_Manager1|Selector408~0_combout\) # ((!\ADC_Manager1|main_state.waiting_bits~regout\ & (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|c_short_func_input_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|Selector408~0_combout\,
	combout => \ADC_Manager1|Selector408~1_combout\);

-- Location: LCFF_X21_Y13_N23
\ADC_Manager1|c_short_func_input_index[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector408~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_short_func_input_index\(1));

-- Location: LCCOMB_X21_Y11_N0
\ADC_Manager1|Selector409~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector409~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector409~0_combout\);

-- Location: LCCOMB_X21_Y11_N24
\ADC_Manager1|c_short_func_input_index[0]~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_short_func_input_index[0]~_wirecell_combout\ = !\ADC_Manager1|c_short_func_input_index\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|c_short_func_input_index[0]~_wirecell_combout\);

-- Location: LCFF_X21_Y11_N1
\ADC_Manager1|c_short_func_input_index[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector409~0_combout\,
	sdata => \ADC_Manager1|c_short_func_input_index[0]~_wirecell_combout\,
	sload => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_short_func_input_index\(0));

-- Location: LCCOMB_X21_Y11_N30
\ADC_Manager1|Add5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add5~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & \ADC_Manager1|c_short_func_input_index\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Add5~1_combout\);

-- Location: LCCOMB_X21_Y11_N10
\ADC_Manager1|Selector407~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector407~0_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Add5~1_combout\ $ (\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|main_state.finding_bits~regout\ & 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|Add5~1_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector407~0_combout\);

-- Location: LCFF_X21_Y11_N11
\ADC_Manager1|c_short_func_input_index[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector407~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_short_func_input_index\(2));

-- Location: LCCOMB_X21_Y13_N28
\ADC_Manager1|Mux246~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux246~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(3) & (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_short_func_input_index\(0) & !\ADC_Manager1|c_short_func_input_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux246~0_combout\);

-- Location: LCCOMB_X21_Y13_N2
\ADC_Manager1|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add5~0_combout\ = \ADC_Manager1|c_short_func_input_index\(3) $ (((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_short_func_input_index\(0) & \ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Add5~0_combout\);

-- Location: LCCOMB_X21_Y13_N6
\ADC_Manager1|Selector406~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector406~1_combout\ = (\ADC_Manager1|Selector406~0_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & (!\ADC_Manager1|Mux246~0_combout\ & \ADC_Manager1|Add5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector406~0_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Mux246~0_combout\,
	datad => \ADC_Manager1|Add5~0_combout\,
	combout => \ADC_Manager1|Selector406~1_combout\);

-- Location: LCFF_X21_Y13_N7
\ADC_Manager1|c_short_func_input_index[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector406~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_short_func_input_index\(3));

-- Location: LCCOMB_X21_Y13_N26
\ADC_Manager1|Mux246~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux246~1_combout\ = (!\ADC_Manager1|c_short_func_input_index\(1) & (!\ADC_Manager1|c_short_func_input_index\(2) & \ADC_Manager1|c_short_func_input_index\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Mux246~1_combout\);

-- Location: LCCOMB_X24_Y2_N0
\ADC_Manager1|data_counts[0]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[0]~33_combout\ = \ADC_Manager1|data_counts\(0) $ (VCC)
-- \ADC_Manager1|data_counts[0]~34\ = CARRY(\ADC_Manager1|data_counts\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(0),
	datad => VCC,
	combout => \ADC_Manager1|data_counts[0]~33_combout\,
	cout => \ADC_Manager1|data_counts[0]~34\);

-- Location: LCCOMB_X21_Y13_N24
\ADC_Manager1|data_counts[31]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[31]~32_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux246~1_combout\ & \ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Mux246~1_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|data_counts[31]~32_combout\);

-- Location: LCFF_X24_Y2_N1
\ADC_Manager1|data_counts[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[0]~33_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(0));

-- Location: LCCOMB_X24_Y2_N2
\ADC_Manager1|data_counts[1]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[1]~35_combout\ = (\ADC_Manager1|data_counts\(1) & (!\ADC_Manager1|data_counts[0]~34\)) # (!\ADC_Manager1|data_counts\(1) & ((\ADC_Manager1|data_counts[0]~34\) # (GND)))
-- \ADC_Manager1|data_counts[1]~36\ = CARRY((!\ADC_Manager1|data_counts[0]~34\) # (!\ADC_Manager1|data_counts\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(1),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[0]~34\,
	combout => \ADC_Manager1|data_counts[1]~35_combout\,
	cout => \ADC_Manager1|data_counts[1]~36\);

-- Location: LCFF_X24_Y2_N3
\ADC_Manager1|data_counts[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[1]~35_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(1));

-- Location: LCCOMB_X24_Y2_N4
\ADC_Manager1|data_counts[2]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[2]~37_combout\ = (\ADC_Manager1|data_counts\(2) & (\ADC_Manager1|data_counts[1]~36\ $ (GND))) # (!\ADC_Manager1|data_counts\(2) & (!\ADC_Manager1|data_counts[1]~36\ & VCC))
-- \ADC_Manager1|data_counts[2]~38\ = CARRY((\ADC_Manager1|data_counts\(2) & !\ADC_Manager1|data_counts[1]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(2),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[1]~36\,
	combout => \ADC_Manager1|data_counts[2]~37_combout\,
	cout => \ADC_Manager1|data_counts[2]~38\);

-- Location: LCFF_X24_Y2_N5
\ADC_Manager1|data_counts[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[2]~37_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(2));

-- Location: LCCOMB_X24_Y2_N8
\ADC_Manager1|data_counts[4]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[4]~41_combout\ = (\ADC_Manager1|data_counts\(4) & (\ADC_Manager1|data_counts[3]~40\ $ (GND))) # (!\ADC_Manager1|data_counts\(4) & (!\ADC_Manager1|data_counts[3]~40\ & VCC))
-- \ADC_Manager1|data_counts[4]~42\ = CARRY((\ADC_Manager1|data_counts\(4) & !\ADC_Manager1|data_counts[3]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(4),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[3]~40\,
	combout => \ADC_Manager1|data_counts[4]~41_combout\,
	cout => \ADC_Manager1|data_counts[4]~42\);

-- Location: LCFF_X24_Y2_N9
\ADC_Manager1|data_counts[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[4]~41_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(4));

-- Location: LCCOMB_X24_Y2_N12
\ADC_Manager1|data_counts[6]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[6]~45_combout\ = (\ADC_Manager1|data_counts\(6) & (\ADC_Manager1|data_counts[5]~44\ $ (GND))) # (!\ADC_Manager1|data_counts\(6) & (!\ADC_Manager1|data_counts[5]~44\ & VCC))
-- \ADC_Manager1|data_counts[6]~46\ = CARRY((\ADC_Manager1|data_counts\(6) & !\ADC_Manager1|data_counts[5]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(6),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[5]~44\,
	combout => \ADC_Manager1|data_counts[6]~45_combout\,
	cout => \ADC_Manager1|data_counts[6]~46\);

-- Location: LCCOMB_X24_Y2_N14
\ADC_Manager1|data_counts[7]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[7]~47_combout\ = (\ADC_Manager1|data_counts\(7) & (!\ADC_Manager1|data_counts[6]~46\)) # (!\ADC_Manager1|data_counts\(7) & ((\ADC_Manager1|data_counts[6]~46\) # (GND)))
-- \ADC_Manager1|data_counts[7]~48\ = CARRY((!\ADC_Manager1|data_counts[6]~46\) # (!\ADC_Manager1|data_counts\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(7),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[6]~46\,
	combout => \ADC_Manager1|data_counts[7]~47_combout\,
	cout => \ADC_Manager1|data_counts[7]~48\);

-- Location: LCFF_X24_Y2_N15
\ADC_Manager1|data_counts[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[7]~47_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(7));

-- Location: LCCOMB_X24_Y2_N18
\ADC_Manager1|data_counts[9]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[9]~51_combout\ = (\ADC_Manager1|data_counts\(9) & (!\ADC_Manager1|data_counts[8]~50\)) # (!\ADC_Manager1|data_counts\(9) & ((\ADC_Manager1|data_counts[8]~50\) # (GND)))
-- \ADC_Manager1|data_counts[9]~52\ = CARRY((!\ADC_Manager1|data_counts[8]~50\) # (!\ADC_Manager1|data_counts\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(9),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[8]~50\,
	combout => \ADC_Manager1|data_counts[9]~51_combout\,
	cout => \ADC_Manager1|data_counts[9]~52\);

-- Location: LCFF_X24_Y2_N19
\ADC_Manager1|data_counts[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[9]~51_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(9));

-- Location: LCCOMB_X24_Y2_N20
\ADC_Manager1|data_counts[10]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[10]~53_combout\ = (\ADC_Manager1|data_counts\(10) & (\ADC_Manager1|data_counts[9]~52\ $ (GND))) # (!\ADC_Manager1|data_counts\(10) & (!\ADC_Manager1|data_counts[9]~52\ & VCC))
-- \ADC_Manager1|data_counts[10]~54\ = CARRY((\ADC_Manager1|data_counts\(10) & !\ADC_Manager1|data_counts[9]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(10),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[9]~52\,
	combout => \ADC_Manager1|data_counts[10]~53_combout\,
	cout => \ADC_Manager1|data_counts[10]~54\);

-- Location: LCCOMB_X24_Y2_N22
\ADC_Manager1|data_counts[11]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[11]~55_combout\ = (\ADC_Manager1|data_counts\(11) & (!\ADC_Manager1|data_counts[10]~54\)) # (!\ADC_Manager1|data_counts\(11) & ((\ADC_Manager1|data_counts[10]~54\) # (GND)))
-- \ADC_Manager1|data_counts[11]~56\ = CARRY((!\ADC_Manager1|data_counts[10]~54\) # (!\ADC_Manager1|data_counts\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(11),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[10]~54\,
	combout => \ADC_Manager1|data_counts[11]~55_combout\,
	cout => \ADC_Manager1|data_counts[11]~56\);

-- Location: LCFF_X24_Y2_N23
\ADC_Manager1|data_counts[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[11]~55_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(11));

-- Location: LCCOMB_X24_Y2_N24
\ADC_Manager1|data_counts[12]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[12]~57_combout\ = (\ADC_Manager1|data_counts\(12) & (\ADC_Manager1|data_counts[11]~56\ $ (GND))) # (!\ADC_Manager1|data_counts\(12) & (!\ADC_Manager1|data_counts[11]~56\ & VCC))
-- \ADC_Manager1|data_counts[12]~58\ = CARRY((\ADC_Manager1|data_counts\(12) & !\ADC_Manager1|data_counts[11]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(12),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[11]~56\,
	combout => \ADC_Manager1|data_counts[12]~57_combout\,
	cout => \ADC_Manager1|data_counts[12]~58\);

-- Location: LCCOMB_X24_Y2_N26
\ADC_Manager1|data_counts[13]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[13]~59_combout\ = (\ADC_Manager1|data_counts\(13) & (!\ADC_Manager1|data_counts[12]~58\)) # (!\ADC_Manager1|data_counts\(13) & ((\ADC_Manager1|data_counts[12]~58\) # (GND)))
-- \ADC_Manager1|data_counts[13]~60\ = CARRY((!\ADC_Manager1|data_counts[12]~58\) # (!\ADC_Manager1|data_counts\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(13),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[12]~58\,
	combout => \ADC_Manager1|data_counts[13]~59_combout\,
	cout => \ADC_Manager1|data_counts[13]~60\);

-- Location: LCFF_X24_Y2_N27
\ADC_Manager1|data_counts[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[13]~59_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(13));

-- Location: LCCOMB_X24_Y2_N28
\ADC_Manager1|data_counts[14]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[14]~61_combout\ = (\ADC_Manager1|data_counts\(14) & (\ADC_Manager1|data_counts[13]~60\ $ (GND))) # (!\ADC_Manager1|data_counts\(14) & (!\ADC_Manager1|data_counts[13]~60\ & VCC))
-- \ADC_Manager1|data_counts[14]~62\ = CARRY((\ADC_Manager1|data_counts\(14) & !\ADC_Manager1|data_counts[13]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(14),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[13]~60\,
	combout => \ADC_Manager1|data_counts[14]~61_combout\,
	cout => \ADC_Manager1|data_counts[14]~62\);

-- Location: LCFF_X24_Y2_N29
\ADC_Manager1|data_counts[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[14]~61_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(14));

-- Location: LCCOMB_X24_Y2_N30
\ADC_Manager1|data_counts[15]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[15]~63_combout\ = (\ADC_Manager1|data_counts\(15) & (!\ADC_Manager1|data_counts[14]~62\)) # (!\ADC_Manager1|data_counts\(15) & ((\ADC_Manager1|data_counts[14]~62\) # (GND)))
-- \ADC_Manager1|data_counts[15]~64\ = CARRY((!\ADC_Manager1|data_counts[14]~62\) # (!\ADC_Manager1|data_counts\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(15),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[14]~62\,
	combout => \ADC_Manager1|data_counts[15]~63_combout\,
	cout => \ADC_Manager1|data_counts[15]~64\);

-- Location: LCFF_X24_Y2_N31
\ADC_Manager1|data_counts[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[15]~63_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(15));

-- Location: LCCOMB_X24_Y1_N0
\ADC_Manager1|data_counts[16]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[16]~65_combout\ = (\ADC_Manager1|data_counts\(16) & (\ADC_Manager1|data_counts[15]~64\ $ (GND))) # (!\ADC_Manager1|data_counts\(16) & (!\ADC_Manager1|data_counts[15]~64\ & VCC))
-- \ADC_Manager1|data_counts[16]~66\ = CARRY((\ADC_Manager1|data_counts\(16) & !\ADC_Manager1|data_counts[15]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(16),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[15]~64\,
	combout => \ADC_Manager1|data_counts[16]~65_combout\,
	cout => \ADC_Manager1|data_counts[16]~66\);

-- Location: LCFF_X24_Y1_N1
\ADC_Manager1|data_counts[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[16]~65_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(16));

-- Location: LCCOMB_X24_Y1_N2
\ADC_Manager1|data_counts[17]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[17]~67_combout\ = (\ADC_Manager1|data_counts\(17) & (!\ADC_Manager1|data_counts[16]~66\)) # (!\ADC_Manager1|data_counts\(17) & ((\ADC_Manager1|data_counts[16]~66\) # (GND)))
-- \ADC_Manager1|data_counts[17]~68\ = CARRY((!\ADC_Manager1|data_counts[16]~66\) # (!\ADC_Manager1|data_counts\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(17),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[16]~66\,
	combout => \ADC_Manager1|data_counts[17]~67_combout\,
	cout => \ADC_Manager1|data_counts[17]~68\);

-- Location: LCFF_X24_Y1_N3
\ADC_Manager1|data_counts[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[17]~67_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(17));

-- Location: LCCOMB_X24_Y1_N4
\ADC_Manager1|data_counts[18]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[18]~69_combout\ = (\ADC_Manager1|data_counts\(18) & (\ADC_Manager1|data_counts[17]~68\ $ (GND))) # (!\ADC_Manager1|data_counts\(18) & (!\ADC_Manager1|data_counts[17]~68\ & VCC))
-- \ADC_Manager1|data_counts[18]~70\ = CARRY((\ADC_Manager1|data_counts\(18) & !\ADC_Manager1|data_counts[17]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(18),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[17]~68\,
	combout => \ADC_Manager1|data_counts[18]~69_combout\,
	cout => \ADC_Manager1|data_counts[18]~70\);

-- Location: LCFF_X24_Y1_N5
\ADC_Manager1|data_counts[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[18]~69_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(18));

-- Location: LCCOMB_X24_Y1_N8
\ADC_Manager1|data_counts[20]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[20]~73_combout\ = (\ADC_Manager1|data_counts\(20) & (\ADC_Manager1|data_counts[19]~72\ $ (GND))) # (!\ADC_Manager1|data_counts\(20) & (!\ADC_Manager1|data_counts[19]~72\ & VCC))
-- \ADC_Manager1|data_counts[20]~74\ = CARRY((\ADC_Manager1|data_counts\(20) & !\ADC_Manager1|data_counts[19]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(20),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[19]~72\,
	combout => \ADC_Manager1|data_counts[20]~73_combout\,
	cout => \ADC_Manager1|data_counts[20]~74\);

-- Location: LCFF_X24_Y1_N9
\ADC_Manager1|data_counts[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[20]~73_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(20));

-- Location: LCCOMB_X24_Y1_N14
\ADC_Manager1|data_counts[23]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[23]~79_combout\ = (\ADC_Manager1|data_counts\(23) & (!\ADC_Manager1|data_counts[22]~78\)) # (!\ADC_Manager1|data_counts\(23) & ((\ADC_Manager1|data_counts[22]~78\) # (GND)))
-- \ADC_Manager1|data_counts[23]~80\ = CARRY((!\ADC_Manager1|data_counts[22]~78\) # (!\ADC_Manager1|data_counts\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(23),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[22]~78\,
	combout => \ADC_Manager1|data_counts[23]~79_combout\,
	cout => \ADC_Manager1|data_counts[23]~80\);

-- Location: LCFF_X24_Y1_N15
\ADC_Manager1|data_counts[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[23]~79_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(23));

-- Location: LCCOMB_X24_Y1_N16
\ADC_Manager1|data_counts[24]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[24]~81_combout\ = (\ADC_Manager1|data_counts\(24) & (\ADC_Manager1|data_counts[23]~80\ $ (GND))) # (!\ADC_Manager1|data_counts\(24) & (!\ADC_Manager1|data_counts[23]~80\ & VCC))
-- \ADC_Manager1|data_counts[24]~82\ = CARRY((\ADC_Manager1|data_counts\(24) & !\ADC_Manager1|data_counts[23]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(24),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[23]~80\,
	combout => \ADC_Manager1|data_counts[24]~81_combout\,
	cout => \ADC_Manager1|data_counts[24]~82\);

-- Location: LCCOMB_X24_Y1_N18
\ADC_Manager1|data_counts[25]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[25]~83_combout\ = (\ADC_Manager1|data_counts\(25) & (!\ADC_Manager1|data_counts[24]~82\)) # (!\ADC_Manager1|data_counts\(25) & ((\ADC_Manager1|data_counts[24]~82\) # (GND)))
-- \ADC_Manager1|data_counts[25]~84\ = CARRY((!\ADC_Manager1|data_counts[24]~82\) # (!\ADC_Manager1|data_counts\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(25),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[24]~82\,
	combout => \ADC_Manager1|data_counts[25]~83_combout\,
	cout => \ADC_Manager1|data_counts[25]~84\);

-- Location: LCFF_X24_Y1_N19
\ADC_Manager1|data_counts[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[25]~83_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(25));

-- Location: LCCOMB_X24_Y1_N20
\ADC_Manager1|data_counts[26]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[26]~85_combout\ = (\ADC_Manager1|data_counts\(26) & (\ADC_Manager1|data_counts[25]~84\ $ (GND))) # (!\ADC_Manager1|data_counts\(26) & (!\ADC_Manager1|data_counts[25]~84\ & VCC))
-- \ADC_Manager1|data_counts[26]~86\ = CARRY((\ADC_Manager1|data_counts\(26) & !\ADC_Manager1|data_counts[25]~84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(26),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[25]~84\,
	combout => \ADC_Manager1|data_counts[26]~85_combout\,
	cout => \ADC_Manager1|data_counts[26]~86\);

-- Location: LCCOMB_X24_Y1_N22
\ADC_Manager1|data_counts[27]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[27]~87_combout\ = (\ADC_Manager1|data_counts\(27) & (!\ADC_Manager1|data_counts[26]~86\)) # (!\ADC_Manager1|data_counts\(27) & ((\ADC_Manager1|data_counts[26]~86\) # (GND)))
-- \ADC_Manager1|data_counts[27]~88\ = CARRY((!\ADC_Manager1|data_counts[26]~86\) # (!\ADC_Manager1|data_counts\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(27),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[26]~86\,
	combout => \ADC_Manager1|data_counts[27]~87_combout\,
	cout => \ADC_Manager1|data_counts[27]~88\);

-- Location: LCFF_X24_Y1_N23
\ADC_Manager1|data_counts[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[27]~87_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(27));

-- Location: LCCOMB_X24_Y1_N24
\ADC_Manager1|data_counts[28]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[28]~89_combout\ = (\ADC_Manager1|data_counts\(28) & (\ADC_Manager1|data_counts[27]~88\ $ (GND))) # (!\ADC_Manager1|data_counts\(28) & (!\ADC_Manager1|data_counts[27]~88\ & VCC))
-- \ADC_Manager1|data_counts[28]~90\ = CARRY((\ADC_Manager1|data_counts\(28) & !\ADC_Manager1|data_counts[27]~88\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(28),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[27]~88\,
	combout => \ADC_Manager1|data_counts[28]~89_combout\,
	cout => \ADC_Manager1|data_counts[28]~90\);

-- Location: LCFF_X24_Y1_N25
\ADC_Manager1|data_counts[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[28]~89_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(28));

-- Location: LCCOMB_X24_Y1_N26
\ADC_Manager1|data_counts[29]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[29]~91_combout\ = (\ADC_Manager1|data_counts\(29) & (!\ADC_Manager1|data_counts[28]~90\)) # (!\ADC_Manager1|data_counts\(29) & ((\ADC_Manager1|data_counts[28]~90\) # (GND)))
-- \ADC_Manager1|data_counts[29]~92\ = CARRY((!\ADC_Manager1|data_counts[28]~90\) # (!\ADC_Manager1|data_counts\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(29),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[28]~90\,
	combout => \ADC_Manager1|data_counts[29]~91_combout\,
	cout => \ADC_Manager1|data_counts[29]~92\);

-- Location: LCFF_X24_Y1_N27
\ADC_Manager1|data_counts[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[29]~91_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(29));

-- Location: LCCOMB_X24_Y1_N28
\ADC_Manager1|data_counts[30]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[30]~93_combout\ = (\ADC_Manager1|data_counts\(30) & (\ADC_Manager1|data_counts[29]~92\ $ (GND))) # (!\ADC_Manager1|data_counts\(30) & (!\ADC_Manager1|data_counts[29]~92\ & VCC))
-- \ADC_Manager1|data_counts[30]~94\ = CARRY((\ADC_Manager1|data_counts\(30) & !\ADC_Manager1|data_counts[29]~92\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(30),
	datad => VCC,
	cin => \ADC_Manager1|data_counts[29]~92\,
	combout => \ADC_Manager1|data_counts[30]~93_combout\,
	cout => \ADC_Manager1|data_counts[30]~94\);

-- Location: LCFF_X24_Y1_N29
\ADC_Manager1|data_counts[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[30]~93_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(30));

-- Location: LCCOMB_X24_Y1_N30
\ADC_Manager1|data_counts[31]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[31]~95_combout\ = \ADC_Manager1|data_counts[30]~94\ $ (\ADC_Manager1|data_counts\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|data_counts\(31),
	cin => \ADC_Manager1|data_counts[30]~94\,
	combout => \ADC_Manager1|data_counts[31]~95_combout\);

-- Location: LCFF_X24_Y1_N31
\ADC_Manager1|data_counts[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[31]~95_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(31));

-- Location: LCCOMB_X25_Y1_N0
\ADC_Manager1|Equal3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~9_combout\ = (!\ADC_Manager1|data_counts\(30) & (!\ADC_Manager1|data_counts\(28) & (!\ADC_Manager1|data_counts\(31) & !\ADC_Manager1|data_counts\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(30),
	datab => \ADC_Manager1|data_counts\(28),
	datac => \ADC_Manager1|data_counts\(31),
	datad => \ADC_Manager1|data_counts\(29),
	combout => \ADC_Manager1|Equal3~9_combout\);

-- Location: LCFF_X24_Y2_N25
\ADC_Manager1|data_counts[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[12]~57_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(12));

-- Location: LCCOMB_X25_Y2_N30
\ADC_Manager1|Equal3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~3_combout\ = (!\ADC_Manager1|data_counts\(14) & (!\ADC_Manager1|data_counts\(13) & (!\ADC_Manager1|data_counts\(15) & !\ADC_Manager1|data_counts\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(14),
	datab => \ADC_Manager1|data_counts\(13),
	datac => \ADC_Manager1|data_counts\(15),
	datad => \ADC_Manager1|data_counts\(12),
	combout => \ADC_Manager1|Equal3~3_combout\);

-- Location: LCFF_X24_Y2_N21
\ADC_Manager1|data_counts[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[10]~53_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(10));

-- Location: LCCOMB_X25_Y2_N20
\ADC_Manager1|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~2_combout\ = (!\ADC_Manager1|data_counts\(8) & (!\ADC_Manager1|data_counts\(9) & (!\ADC_Manager1|data_counts\(10) & !\ADC_Manager1|data_counts\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(8),
	datab => \ADC_Manager1|data_counts\(9),
	datac => \ADC_Manager1|data_counts\(10),
	datad => \ADC_Manager1|data_counts\(11),
	combout => \ADC_Manager1|Equal3~2_combout\);

-- Location: LCFF_X24_Y2_N13
\ADC_Manager1|data_counts[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[6]~45_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(6));

-- Location: LCCOMB_X25_Y2_N26
\ADC_Manager1|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~1_combout\ = (!\ADC_Manager1|data_counts\(5) & (!\ADC_Manager1|data_counts\(4) & (!\ADC_Manager1|data_counts\(7) & !\ADC_Manager1|data_counts\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(5),
	datab => \ADC_Manager1|data_counts\(4),
	datac => \ADC_Manager1|data_counts\(7),
	datad => \ADC_Manager1|data_counts\(6),
	combout => \ADC_Manager1|Equal3~1_combout\);

-- Location: LCCOMB_X25_Y2_N16
\ADC_Manager1|Equal3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~4_combout\ = (\ADC_Manager1|Equal3~0_combout\ & (\ADC_Manager1|Equal3~3_combout\ & (\ADC_Manager1|Equal3~2_combout\ & \ADC_Manager1|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal3~0_combout\,
	datab => \ADC_Manager1|Equal3~3_combout\,
	datac => \ADC_Manager1|Equal3~2_combout\,
	datad => \ADC_Manager1|Equal3~1_combout\,
	combout => \ADC_Manager1|Equal3~4_combout\);

-- Location: LCFF_X24_Y1_N21
\ADC_Manager1|data_counts[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[26]~85_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(26));

-- Location: LCFF_X24_Y1_N17
\ADC_Manager1|data_counts[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_counts[24]~81_combout\,
	ena => \ADC_Manager1|data_counts[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(24));

-- Location: LCCOMB_X25_Y1_N30
\ADC_Manager1|Equal3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~8_combout\ = (!\ADC_Manager1|data_counts\(27) & (!\ADC_Manager1|data_counts\(25) & (!\ADC_Manager1|data_counts\(26) & !\ADC_Manager1|data_counts\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(27),
	datab => \ADC_Manager1|data_counts\(25),
	datac => \ADC_Manager1|data_counts\(26),
	datad => \ADC_Manager1|data_counts\(24),
	combout => \ADC_Manager1|Equal3~8_combout\);

-- Location: LCCOMB_X25_Y1_N10
\ADC_Manager1|Equal3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~10_combout\ = (\ADC_Manager1|Equal3~7_combout\ & (\ADC_Manager1|Equal3~9_combout\ & (\ADC_Manager1|Equal3~4_combout\ & \ADC_Manager1|Equal3~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal3~7_combout\,
	datab => \ADC_Manager1|Equal3~9_combout\,
	datac => \ADC_Manager1|Equal3~4_combout\,
	datad => \ADC_Manager1|Equal3~8_combout\,
	combout => \ADC_Manager1|Equal3~10_combout\);

-- Location: LCCOMB_X21_Y13_N30
\ADC_Manager1|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector5~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux246~1_combout\ & (\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|Equal3~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Mux246~1_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Equal3~10_combout\,
	combout => \ADC_Manager1|Selector5~0_combout\);

-- Location: LCCOMB_X21_Y13_N20
\ADC_Manager1|Selector5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector5~1_combout\ = (\ADC_Manager1|Selector5~0_combout\) # ((\ADC_Manager1|main_next_state.idle~regout\ & ((\ADC_Manager1|Selector1~2_combout\) # (!\ADC_Manager1|Selector4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector1~2_combout\,
	datab => \ADC_Manager1|Selector4~1_combout\,
	datac => \ADC_Manager1|main_next_state.idle~regout\,
	datad => \ADC_Manager1|Selector5~0_combout\,
	combout => \ADC_Manager1|Selector5~1_combout\);

-- Location: LCFF_X21_Y13_N21
\ADC_Manager1|main_next_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_next_state.idle~regout\);

-- Location: LCFF_X21_Y13_N9
\ADC_Manager1|main_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|main_next_state.idle~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.idle~regout\);

-- Location: LCCOMB_X21_Y13_N0
\ADC_Manager1|Mux104~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux104~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(3) & (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_short_func_input_index\(0) & !\ADC_Manager1|c_short_func_input_index\(1)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_short_func_input_index\(0) & !\ADC_Manager1|c_short_func_input_index\(1))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_short_func_input_index\(0)) # (!\ADC_Manager1|c_short_func_input_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux104~0_combout\);

-- Location: LCCOMB_X21_Y13_N8
\ADC_Manager1|Selector164~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector164~0_combout\ = ((\ADC_Manager1|main_state.idle~regout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & !\ADC_Manager1|Mux104~0_combout\))) # (!\ADC_Manager1|main_state.read_init_mem~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.idle~regout\,
	datad => \ADC_Manager1|Mux104~0_combout\,
	combout => \ADC_Manager1|Selector164~0_combout\);

-- Location: LCCOMB_X21_Y11_N28
\ADC_Manager1|Mux104~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux104~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2)) # ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_short_func_input_index\(0) $ (\ADC_Manager1|c_short_func_input_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Mux104~1_combout\);

-- Location: LCCOMB_X4_Y12_N20
\ADC_Manager1|ram_counter[0]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[0]~94_combout\ = \ADC_Manager1|ram_counter\(0) $ (((!\ADC_Manager1|Equal0~4_combout\ & !\ADC_Manager1|main_state.read_init_mem~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~4_combout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|ram_counter[0]~94_combout\);

-- Location: LCFF_X4_Y12_N21
\ADC_Manager1|ram_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(0));

-- Location: LCCOMB_X3_Y11_N22
\ADC_Manager1|RAM_ADDRESS_BUS[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|RAM_ADDRESS_BUS[0]~feeder_combout\ = \ADC_Manager1|ram_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|RAM_ADDRESS_BUS[0]~feeder_combout\);

-- Location: LCCOMB_X4_Y12_N22
\ADC_Manager1|RAM_ADDRESS_BUS[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\ = (\ADC_Manager1|LessThan2~6_combout\ & (!\ADC_Manager1|ram_counter\(7) & \ADC_Manager1|LessThan2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~6_combout\,
	datac => \ADC_Manager1|ram_counter\(7),
	datad => \ADC_Manager1|LessThan2~8_combout\,
	combout => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\);

-- Location: LCFF_X3_Y13_N13
\ADC_Manager1|ram_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[6]~42_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(6));

-- Location: LCFF_X3_Y13_N7
\ADC_Manager1|ram_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[3]~36_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(3));

-- Location: LCCOMB_X3_Y11_N26
\ADC_Manager1|Decoder0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~7_combout\ = (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|ram_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder0~7_combout\);

-- Location: LCCOMB_X3_Y11_N16
\ADC_Manager1|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan0~0_combout\ = (((!\ADC_Manager1|Decoder0~7_combout\ & !\ADC_Manager1|ram_counter\(4))) # (!\ADC_Manager1|ram_counter\(6))) # (!\ADC_Manager1|ram_counter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datab => \ADC_Manager1|ram_counter\(6),
	datac => \ADC_Manager1|Decoder0~7_combout\,
	datad => \ADC_Manager1|ram_counter\(4),
	combout => \ADC_Manager1|LessThan0~0_combout\);

-- Location: LCCOMB_X3_Y11_N18
\ADC_Manager1|RAM_ADDRESS_BUS[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|RAM_ADDRESS_BUS[0]~1_combout\ = (!\ADC_Manager1|main_state.read_init_mem~regout\ & ((\ADC_Manager1|ram_counter\(31)) # ((\ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\ & \ADC_Manager1|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(31),
	datab => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	datac => \ADC_Manager1|LessThan0~0_combout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|RAM_ADDRESS_BUS[0]~1_combout\);

-- Location: LCFF_X3_Y11_N23
\ADC_Manager1|RAM_ADDRESS_BUS[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|RAM_ADDRESS_BUS[0]~feeder_combout\,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(0));

-- Location: LCCOMB_X3_Y11_N12
\ADC_Manager1|RAM_ADDRESS_BUS[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|RAM_ADDRESS_BUS[1]~feeder_combout\ = \ADC_Manager1|ram_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|RAM_ADDRESS_BUS[1]~feeder_combout\);

-- Location: LCFF_X3_Y11_N13
\ADC_Manager1|RAM_ADDRESS_BUS[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|RAM_ADDRESS_BUS[1]~feeder_combout\,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(1));

-- Location: LCFF_X3_Y11_N15
\ADC_Manager1|RAM_ADDRESS_BUS[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|ram_counter\(2),
	sload => VCC,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(2));

-- Location: LCCOMB_X3_Y11_N0
\ADC_Manager1|RAM_ADDRESS_BUS[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|RAM_ADDRESS_BUS[3]~feeder_combout\ = \ADC_Manager1|ram_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|RAM_ADDRESS_BUS[3]~feeder_combout\);

-- Location: LCFF_X3_Y11_N1
\ADC_Manager1|RAM_ADDRESS_BUS[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|RAM_ADDRESS_BUS[3]~feeder_combout\,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(3));

-- Location: LCCOMB_X3_Y11_N2
\ADC_Manager1|RAM_ADDRESS_BUS[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|RAM_ADDRESS_BUS[4]~feeder_combout\ = \ADC_Manager1|ram_counter\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|ram_counter\(4),
	combout => \ADC_Manager1|RAM_ADDRESS_BUS[4]~feeder_combout\);

-- Location: LCFF_X3_Y11_N3
\ADC_Manager1|RAM_ADDRESS_BUS[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|RAM_ADDRESS_BUS[4]~feeder_combout\,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(4));

-- Location: LCFF_X3_Y13_N11
\ADC_Manager1|ram_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[5]~40_combout\,
	ena => \ADC_Manager1|ram_counter[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(5));

-- Location: LCFF_X3_Y11_N25
\ADC_Manager1|RAM_ADDRESS_BUS[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|ram_counter\(5),
	sload => VCC,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(5));

-- Location: LCCOMB_X3_Y11_N6
\ADC_Manager1|RAM_ADDRESS_BUS[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|RAM_ADDRESS_BUS[6]~feeder_combout\ = \ADC_Manager1|ram_counter\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|ram_counter\(6),
	combout => \ADC_Manager1|RAM_ADDRESS_BUS[6]~feeder_combout\);

-- Location: LCFF_X3_Y11_N7
\ADC_Manager1|RAM_ADDRESS_BUS[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|RAM_ADDRESS_BUS[6]~feeder_combout\,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(6));

-- Location: LCFF_X3_Y11_N9
\ADC_Manager1|RAM_ADDRESS_BUS[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|ram_counter\(7),
	sload => VCC,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(7));

-- Location: M4K_X11_Y11
\wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010101010100000000000101010101010101010100000000000101010101000000000000000000000101010101010101010100000000000101010101000000000000000000000101010101AAAAAAAAAA0000000000AAAAAAAAAA0000000000000000000000000000000000000000AAAAAAAAAA0000000000AAAAAAAAAA",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Conv_func_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 255,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 8,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X4_Y12_N18
\ADC_Manager1|LessThan2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~10_combout\ = (!\ADC_Manager1|ram_counter\(7) & (!\ADC_Manager1|ram_counter\(6) & (\ADC_Manager1|LessThan2~6_combout\ & \ADC_Manager1|LessThan2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(7),
	datab => \ADC_Manager1|ram_counter\(6),
	datac => \ADC_Manager1|LessThan2~6_combout\,
	datad => \ADC_Manager1|LessThan2~8_combout\,
	combout => \ADC_Manager1|LessThan2~10_combout\);

-- Location: LCCOMB_X5_Y13_N0
\ADC_Manager1|LessThan2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~0_combout\ = ((!\ADC_Manager1|ram_counter\(0) & !\ADC_Manager1|ram_counter\(1))) # (!\ADC_Manager1|ram_counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|LessThan2~0_combout\);

-- Location: LCCOMB_X5_Y13_N6
\ADC_Manager1|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~1_combout\ = (((!\ADC_Manager1|ram_counter\(3) & \ADC_Manager1|LessThan2~0_combout\)) # (!\ADC_Manager1|ram_counter\(5))) # (!\ADC_Manager1|ram_counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(4),
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|LessThan2~0_combout\,
	combout => \ADC_Manager1|LessThan2~1_combout\);

-- Location: LCCOMB_X5_Y13_N2
\ADC_Manager1|Decoder2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~1_combout\ = (!\ADC_Manager1|ram_counter\(31) & (((!\ADC_Manager1|LessThan3~0_combout\ & !\ADC_Manager1|LessThan2~1_combout\)) # (!\ADC_Manager1|LessThan2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan3~0_combout\,
	datab => \ADC_Manager1|LessThan2~10_combout\,
	datac => \ADC_Manager1|ram_counter\(31),
	datad => \ADC_Manager1|LessThan2~1_combout\,
	combout => \ADC_Manager1|Decoder2~1_combout\);

-- Location: LCCOMB_X6_Y13_N20
\ADC_Manager1|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~0_combout\ = (!\ADC_Manager1|ram_counter\(5) & !\ADC_Manager1|ram_counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder0~0_combout\);

-- Location: LCCOMB_X5_Y12_N30
\ADC_Manager1|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~1_combout\ = (\ADC_Manager1|LessThan1~0_combout\) # ((\ADC_Manager1|ram_counter\(3)) # ((\ADC_Manager1|ram_counter\(4)) # (!\ADC_Manager1|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan1~0_combout\,
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|ram_counter\(4),
	datad => \ADC_Manager1|Decoder0~0_combout\,
	combout => \ADC_Manager1|LessThan1~1_combout\);

-- Location: LCCOMB_X4_Y12_N2
\ADC_Manager1|Decoder2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~0_combout\ = (!\ADC_Manager1|main_state.read_init_mem~regout\ & ((\ADC_Manager1|ram_counter\(6)) # ((\ADC_Manager1|LessThan1~1_combout\) # (!\ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(6),
	datab => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|LessThan1~1_combout\,
	combout => \ADC_Manager1|Decoder2~0_combout\);

-- Location: LCCOMB_X5_Y13_N10
\ADC_Manager1|Decoder2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~8_combout\ = (\ADC_Manager1|Decoder2~3_combout\ & (\ADC_Manager1|Decoder2~1_combout\ & (\ADC_Manager1|Decoder2~0_combout\ & !\ADC_Manager1|ram_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~3_combout\,
	datab => \ADC_Manager1|Decoder2~1_combout\,
	datac => \ADC_Manager1|Decoder2~0_combout\,
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder2~8_combout\);

-- Location: LCCOMB_X6_Y5_N14
\ADC_Manager1|Decoder2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~15_combout\ = (!\ADC_Manager1|ram_counter\(2) & (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder2~8_combout\ & \ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder2~8_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder2~15_combout\);

-- Location: LCFF_X21_Y9_N5
\ADC_Manager1|c_0_func[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][0]~regout\);

-- Location: LCCOMB_X21_Y13_N16
\ADC_Manager1|Selector165~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector165~0_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|Mux104~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Mux104~0_combout\,
	combout => \ADC_Manager1|Selector165~0_combout\);

-- Location: LCCOMB_X21_Y9_N4
\ADC_Manager1|Selector109~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector109~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[2][0]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[2][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][0]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[2][0]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector109~0_combout\);

-- Location: LCCOMB_X20_Y10_N26
\ADC_Manager1|Selector109~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector109~2_combout\ = (\ADC_Manager1|Selector109~1_combout\) # ((\ADC_Manager1|Selector109~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[12][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector109~1_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[12][0]~regout\,
	datad => \ADC_Manager1|Selector109~0_combout\,
	combout => \ADC_Manager1|Selector109~2_combout\);

-- Location: LCFF_X20_Y10_N27
\ADC_Manager1|c_long_func_input[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector109~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][0]~regout\);

-- Location: LCCOMB_X4_Y12_N6
\ADC_Manager1|Decoder0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~9_combout\ = (!\ADC_Manager1|ram_counter\(31) & (!\ADC_Manager1|main_state.read_init_mem~regout\ & ((\ADC_Manager1|LessThan1~1_combout\) # (!\ADC_Manager1|LessThan2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(31),
	datab => \ADC_Manager1|LessThan1~1_combout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|LessThan2~10_combout\,
	combout => \ADC_Manager1|Decoder0~9_combout\);

-- Location: LCCOMB_X4_Y12_N16
\ADC_Manager1|LessThan2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~9_combout\ = (\ADC_Manager1|ram_counter\(31)) # ((\ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\ & (!\ADC_Manager1|ram_counter\(6) & \ADC_Manager1|LessThan2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(31),
	datab => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	datac => \ADC_Manager1|ram_counter\(6),
	datad => \ADC_Manager1|LessThan2~1_combout\,
	combout => \ADC_Manager1|LessThan2~9_combout\);

-- Location: LCCOMB_X5_Y13_N14
\ADC_Manager1|Decoder0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~26_combout\ = (\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(4) & (\ADC_Manager1|Decoder0~9_combout\ & \ADC_Manager1|LessThan2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(4),
	datac => \ADC_Manager1|Decoder0~9_combout\,
	datad => \ADC_Manager1|LessThan2~9_combout\,
	combout => \ADC_Manager1|Decoder0~26_combout\);

-- Location: LCCOMB_X6_Y13_N28
\ADC_Manager1|Decoder0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~41_combout\ = (\ADC_Manager1|Decoder0~34_combout\ & (!\ADC_Manager1|ram_counter\(0) & (!\ADC_Manager1|ram_counter\(1) & \ADC_Manager1|Decoder0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~34_combout\,
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|Decoder0~26_combout\,
	combout => \ADC_Manager1|Decoder0~41_combout\);

-- Location: LCFF_X7_Y10_N1
\ADC_Manager1|c_preamb_func[37][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[37][0]~regout\);

-- Location: LCCOMB_X7_Y10_N0
\ADC_Manager1|Selector309~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector309~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[37][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[37][0]~regout\,
	combout => \ADC_Manager1|Selector309~0_combout\);

-- Location: LCCOMB_X7_Y2_N0
\ADC_Manager1|counter[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[0]~32_combout\ = \ADC_Manager1|counter\(0) $ (VCC)
-- \ADC_Manager1|counter[0]~33\ = CARRY(\ADC_Manager1|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(0),
	datad => VCC,
	combout => \ADC_Manager1|counter[0]~32_combout\,
	cout => \ADC_Manager1|counter[0]~33\);

-- Location: LCCOMB_X8_Y2_N0
\ADC_Manager1|Selector441~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector441~0_combout\ = (\ADC_Manager1|counter\(0) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(0),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector441~0_combout\);

-- Location: LCFF_X7_Y2_N1
\ADC_Manager1|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[0]~32_combout\,
	sdata => \ADC_Manager1|Selector441~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(0));

-- Location: LCCOMB_X7_Y2_N2
\ADC_Manager1|counter[1]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[1]~34_combout\ = (\ADC_Manager1|counter\(1) & (!\ADC_Manager1|counter[0]~33\)) # (!\ADC_Manager1|counter\(1) & ((\ADC_Manager1|counter[0]~33\) # (GND)))
-- \ADC_Manager1|counter[1]~35\ = CARRY((!\ADC_Manager1|counter[0]~33\) # (!\ADC_Manager1|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(1),
	datad => VCC,
	cin => \ADC_Manager1|counter[0]~33\,
	combout => \ADC_Manager1|counter[1]~34_combout\,
	cout => \ADC_Manager1|counter[1]~35\);

-- Location: LCCOMB_X8_Y2_N14
\ADC_Manager1|Selector440~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector440~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(1),
	combout => \ADC_Manager1|Selector440~0_combout\);

-- Location: LCFF_X7_Y2_N3
\ADC_Manager1|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[1]~34_combout\,
	sdata => \ADC_Manager1|Selector440~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(1));

-- Location: LCCOMB_X7_Y2_N4
\ADC_Manager1|counter[2]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[2]~36_combout\ = (\ADC_Manager1|counter\(2) & (\ADC_Manager1|counter[1]~35\ $ (GND))) # (!\ADC_Manager1|counter\(2) & (!\ADC_Manager1|counter[1]~35\ & VCC))
-- \ADC_Manager1|counter[2]~37\ = CARRY((\ADC_Manager1|counter\(2) & !\ADC_Manager1|counter[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(2),
	datad => VCC,
	cin => \ADC_Manager1|counter[1]~35\,
	combout => \ADC_Manager1|counter[2]~36_combout\,
	cout => \ADC_Manager1|counter[2]~37\);

-- Location: LCCOMB_X8_Y2_N8
\ADC_Manager1|Selector439~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector439~0_combout\ = (\ADC_Manager1|counter\(2) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(2),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector439~0_combout\);

-- Location: LCFF_X7_Y2_N5
\ADC_Manager1|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[2]~36_combout\,
	sdata => \ADC_Manager1|Selector439~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(2));

-- Location: LCCOMB_X7_Y2_N8
\ADC_Manager1|counter[4]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[4]~40_combout\ = (\ADC_Manager1|counter\(4) & (\ADC_Manager1|counter[3]~39\ $ (GND))) # (!\ADC_Manager1|counter\(4) & (!\ADC_Manager1|counter[3]~39\ & VCC))
-- \ADC_Manager1|counter[4]~41\ = CARRY((\ADC_Manager1|counter\(4) & !\ADC_Manager1|counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(4),
	datad => VCC,
	cin => \ADC_Manager1|counter[3]~39\,
	combout => \ADC_Manager1|counter[4]~40_combout\,
	cout => \ADC_Manager1|counter[4]~41\);

-- Location: LCCOMB_X6_Y2_N0
\ADC_Manager1|Selector437~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector437~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(4),
	combout => \ADC_Manager1|Selector437~0_combout\);

-- Location: LCFF_X7_Y2_N9
\ADC_Manager1|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[4]~40_combout\,
	sdata => \ADC_Manager1|Selector437~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(4));

-- Location: LCCOMB_X7_Y2_N14
\ADC_Manager1|counter[7]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[7]~46_combout\ = (\ADC_Manager1|counter\(7) & (!\ADC_Manager1|counter[6]~45\)) # (!\ADC_Manager1|counter\(7) & ((\ADC_Manager1|counter[6]~45\) # (GND)))
-- \ADC_Manager1|counter[7]~47\ = CARRY((!\ADC_Manager1|counter[6]~45\) # (!\ADC_Manager1|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(7),
	datad => VCC,
	cin => \ADC_Manager1|counter[6]~45\,
	combout => \ADC_Manager1|counter[7]~46_combout\,
	cout => \ADC_Manager1|counter[7]~47\);

-- Location: LCCOMB_X6_Y2_N6
\ADC_Manager1|Selector434~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector434~0_combout\ = (\ADC_Manager1|counter\(7) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(7),
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector434~0_combout\);

-- Location: LCFF_X7_Y2_N15
\ADC_Manager1|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[7]~46_combout\,
	sdata => \ADC_Manager1|Selector434~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(7));

-- Location: LCCOMB_X7_Y2_N18
\ADC_Manager1|counter[9]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[9]~50_combout\ = (\ADC_Manager1|counter\(9) & (!\ADC_Manager1|counter[8]~49\)) # (!\ADC_Manager1|counter\(9) & ((\ADC_Manager1|counter[8]~49\) # (GND)))
-- \ADC_Manager1|counter[9]~51\ = CARRY((!\ADC_Manager1|counter[8]~49\) # (!\ADC_Manager1|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(9),
	datad => VCC,
	cin => \ADC_Manager1|counter[8]~49\,
	combout => \ADC_Manager1|counter[9]~50_combout\,
	cout => \ADC_Manager1|counter[9]~51\);

-- Location: LCCOMB_X6_Y2_N2
\ADC_Manager1|Selector432~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector432~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(9),
	combout => \ADC_Manager1|Selector432~0_combout\);

-- Location: LCFF_X7_Y2_N19
\ADC_Manager1|counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[9]~50_combout\,
	sdata => \ADC_Manager1|Selector432~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(9));

-- Location: LCCOMB_X7_Y2_N22
\ADC_Manager1|counter[11]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[11]~54_combout\ = (\ADC_Manager1|counter\(11) & (!\ADC_Manager1|counter[10]~53\)) # (!\ADC_Manager1|counter\(11) & ((\ADC_Manager1|counter[10]~53\) # (GND)))
-- \ADC_Manager1|counter[11]~55\ = CARRY((!\ADC_Manager1|counter[10]~53\) # (!\ADC_Manager1|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(11),
	datad => VCC,
	cin => \ADC_Manager1|counter[10]~53\,
	combout => \ADC_Manager1|counter[11]~54_combout\,
	cout => \ADC_Manager1|counter[11]~55\);

-- Location: LCCOMB_X6_Y2_N26
\ADC_Manager1|Selector430~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector430~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(11),
	combout => \ADC_Manager1|Selector430~0_combout\);

-- Location: LCFF_X7_Y2_N23
\ADC_Manager1|counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[11]~54_combout\,
	sdata => \ADC_Manager1|Selector430~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(11));

-- Location: LCCOMB_X7_Y2_N26
\ADC_Manager1|counter[13]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[13]~58_combout\ = (\ADC_Manager1|counter\(13) & (!\ADC_Manager1|counter[12]~57\)) # (!\ADC_Manager1|counter\(13) & ((\ADC_Manager1|counter[12]~57\) # (GND)))
-- \ADC_Manager1|counter[13]~59\ = CARRY((!\ADC_Manager1|counter[12]~57\) # (!\ADC_Manager1|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(13),
	datad => VCC,
	cin => \ADC_Manager1|counter[12]~57\,
	combout => \ADC_Manager1|counter[13]~58_combout\,
	cout => \ADC_Manager1|counter[13]~59\);

-- Location: LCCOMB_X6_Y2_N10
\ADC_Manager1|Selector428~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector428~0_combout\ = (\ADC_Manager1|counter\(13) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(13),
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector428~0_combout\);

-- Location: LCFF_X7_Y2_N27
\ADC_Manager1|counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[13]~58_combout\,
	sdata => \ADC_Manager1|Selector428~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(13));

-- Location: LCCOMB_X7_Y2_N28
\ADC_Manager1|counter[14]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[14]~60_combout\ = (\ADC_Manager1|counter\(14) & (\ADC_Manager1|counter[13]~59\ $ (GND))) # (!\ADC_Manager1|counter\(14) & (!\ADC_Manager1|counter[13]~59\ & VCC))
-- \ADC_Manager1|counter[14]~61\ = CARRY((\ADC_Manager1|counter\(14) & !\ADC_Manager1|counter[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(14),
	datad => VCC,
	cin => \ADC_Manager1|counter[13]~59\,
	combout => \ADC_Manager1|counter[14]~60_combout\,
	cout => \ADC_Manager1|counter[14]~61\);

-- Location: LCCOMB_X6_Y2_N20
\ADC_Manager1|Selector427~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector427~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(14),
	combout => \ADC_Manager1|Selector427~0_combout\);

-- Location: LCFF_X7_Y2_N29
\ADC_Manager1|counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[14]~60_combout\,
	sdata => \ADC_Manager1|Selector427~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(14));

-- Location: LCCOMB_X7_Y2_N30
\ADC_Manager1|counter[15]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[15]~62_combout\ = (\ADC_Manager1|counter\(15) & (!\ADC_Manager1|counter[14]~61\)) # (!\ADC_Manager1|counter\(15) & ((\ADC_Manager1|counter[14]~61\) # (GND)))
-- \ADC_Manager1|counter[15]~63\ = CARRY((!\ADC_Manager1|counter[14]~61\) # (!\ADC_Manager1|counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(15),
	datad => VCC,
	cin => \ADC_Manager1|counter[14]~61\,
	combout => \ADC_Manager1|counter[15]~62_combout\,
	cout => \ADC_Manager1|counter[15]~63\);

-- Location: LCCOMB_X6_Y2_N18
\ADC_Manager1|Selector426~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector426~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(15),
	combout => \ADC_Manager1|Selector426~0_combout\);

-- Location: LCFF_X7_Y2_N31
\ADC_Manager1|counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[15]~62_combout\,
	sdata => \ADC_Manager1|Selector426~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(15));

-- Location: LCCOMB_X7_Y1_N0
\ADC_Manager1|counter[16]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[16]~64_combout\ = (\ADC_Manager1|counter\(16) & (\ADC_Manager1|counter[15]~63\ $ (GND))) # (!\ADC_Manager1|counter\(16) & (!\ADC_Manager1|counter[15]~63\ & VCC))
-- \ADC_Manager1|counter[16]~65\ = CARRY((\ADC_Manager1|counter\(16) & !\ADC_Manager1|counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(16),
	datad => VCC,
	cin => \ADC_Manager1|counter[15]~63\,
	combout => \ADC_Manager1|counter[16]~64_combout\,
	cout => \ADC_Manager1|counter[16]~65\);

-- Location: LCCOMB_X8_Y1_N8
\ADC_Manager1|Selector425~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector425~0_combout\ = (\ADC_Manager1|counter\(16) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(16),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector425~0_combout\);

-- Location: LCFF_X7_Y1_N1
\ADC_Manager1|counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[16]~64_combout\,
	sdata => \ADC_Manager1|Selector425~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(16));

-- Location: LCCOMB_X7_Y1_N2
\ADC_Manager1|counter[17]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[17]~66_combout\ = (\ADC_Manager1|counter\(17) & (!\ADC_Manager1|counter[16]~65\)) # (!\ADC_Manager1|counter\(17) & ((\ADC_Manager1|counter[16]~65\) # (GND)))
-- \ADC_Manager1|counter[17]~67\ = CARRY((!\ADC_Manager1|counter[16]~65\) # (!\ADC_Manager1|counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(17),
	datad => VCC,
	cin => \ADC_Manager1|counter[16]~65\,
	combout => \ADC_Manager1|counter[17]~66_combout\,
	cout => \ADC_Manager1|counter[17]~67\);

-- Location: LCCOMB_X8_Y1_N2
\ADC_Manager1|Selector424~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector424~0_combout\ = (\ADC_Manager1|counter\(17) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(17),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector424~0_combout\);

-- Location: LCFF_X7_Y1_N3
\ADC_Manager1|counter[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[17]~66_combout\,
	sdata => \ADC_Manager1|Selector424~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(17));

-- Location: LCCOMB_X7_Y1_N4
\ADC_Manager1|counter[18]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[18]~68_combout\ = (\ADC_Manager1|counter\(18) & (\ADC_Manager1|counter[17]~67\ $ (GND))) # (!\ADC_Manager1|counter\(18) & (!\ADC_Manager1|counter[17]~67\ & VCC))
-- \ADC_Manager1|counter[18]~69\ = CARRY((\ADC_Manager1|counter\(18) & !\ADC_Manager1|counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(18),
	datad => VCC,
	cin => \ADC_Manager1|counter[17]~67\,
	combout => \ADC_Manager1|counter[18]~68_combout\,
	cout => \ADC_Manager1|counter[18]~69\);

-- Location: LCCOMB_X8_Y1_N28
\ADC_Manager1|Selector423~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector423~0_combout\ = (\ADC_Manager1|counter\(18) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(18),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector423~0_combout\);

-- Location: LCFF_X7_Y1_N5
\ADC_Manager1|counter[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[18]~68_combout\,
	sdata => \ADC_Manager1|Selector423~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(18));

-- Location: LCCOMB_X7_Y1_N6
\ADC_Manager1|counter[19]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[19]~70_combout\ = (\ADC_Manager1|counter\(19) & (!\ADC_Manager1|counter[18]~69\)) # (!\ADC_Manager1|counter\(19) & ((\ADC_Manager1|counter[18]~69\) # (GND)))
-- \ADC_Manager1|counter[19]~71\ = CARRY((!\ADC_Manager1|counter[18]~69\) # (!\ADC_Manager1|counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(19),
	datad => VCC,
	cin => \ADC_Manager1|counter[18]~69\,
	combout => \ADC_Manager1|counter[19]~70_combout\,
	cout => \ADC_Manager1|counter[19]~71\);

-- Location: LCCOMB_X7_Y1_N8
\ADC_Manager1|counter[20]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[20]~72_combout\ = (\ADC_Manager1|counter\(20) & (\ADC_Manager1|counter[19]~71\ $ (GND))) # (!\ADC_Manager1|counter\(20) & (!\ADC_Manager1|counter[19]~71\ & VCC))
-- \ADC_Manager1|counter[20]~73\ = CARRY((\ADC_Manager1|counter\(20) & !\ADC_Manager1|counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(20),
	datad => VCC,
	cin => \ADC_Manager1|counter[19]~71\,
	combout => \ADC_Manager1|counter[20]~72_combout\,
	cout => \ADC_Manager1|counter[20]~73\);

-- Location: LCCOMB_X8_Y1_N12
\ADC_Manager1|Selector421~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector421~0_combout\ = (\ADC_Manager1|counter\(20) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(20),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector421~0_combout\);

-- Location: LCFF_X7_Y1_N9
\ADC_Manager1|counter[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[20]~72_combout\,
	sdata => \ADC_Manager1|Selector421~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(20));

-- Location: LCCOMB_X7_Y1_N14
\ADC_Manager1|counter[23]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[23]~78_combout\ = (\ADC_Manager1|counter\(23) & (!\ADC_Manager1|counter[22]~77\)) # (!\ADC_Manager1|counter\(23) & ((\ADC_Manager1|counter[22]~77\) # (GND)))
-- \ADC_Manager1|counter[23]~79\ = CARRY((!\ADC_Manager1|counter[22]~77\) # (!\ADC_Manager1|counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(23),
	datad => VCC,
	cin => \ADC_Manager1|counter[22]~77\,
	combout => \ADC_Manager1|counter[23]~78_combout\,
	cout => \ADC_Manager1|counter[23]~79\);

-- Location: LCCOMB_X8_Y1_N26
\ADC_Manager1|Selector418~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector418~0_combout\ = (\ADC_Manager1|counter\(23) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(23),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector418~0_combout\);

-- Location: LCFF_X7_Y1_N15
\ADC_Manager1|counter[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[23]~78_combout\,
	sdata => \ADC_Manager1|Selector418~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(23));

-- Location: LCCOMB_X7_Y1_N18
\ADC_Manager1|counter[25]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[25]~82_combout\ = (\ADC_Manager1|counter\(25) & (!\ADC_Manager1|counter[24]~81\)) # (!\ADC_Manager1|counter\(25) & ((\ADC_Manager1|counter[24]~81\) # (GND)))
-- \ADC_Manager1|counter[25]~83\ = CARRY((!\ADC_Manager1|counter[24]~81\) # (!\ADC_Manager1|counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(25),
	datad => VCC,
	cin => \ADC_Manager1|counter[24]~81\,
	combout => \ADC_Manager1|counter[25]~82_combout\,
	cout => \ADC_Manager1|counter[25]~83\);

-- Location: LCCOMB_X8_Y1_N22
\ADC_Manager1|Selector416~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector416~0_combout\ = (\ADC_Manager1|counter\(25) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(25),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector416~0_combout\);

-- Location: LCFF_X7_Y1_N19
\ADC_Manager1|counter[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[25]~82_combout\,
	sdata => \ADC_Manager1|Selector416~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(25));

-- Location: LCCOMB_X7_Y1_N20
\ADC_Manager1|counter[26]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[26]~84_combout\ = (\ADC_Manager1|counter\(26) & (\ADC_Manager1|counter[25]~83\ $ (GND))) # (!\ADC_Manager1|counter\(26) & (!\ADC_Manager1|counter[25]~83\ & VCC))
-- \ADC_Manager1|counter[26]~85\ = CARRY((\ADC_Manager1|counter\(26) & !\ADC_Manager1|counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(26),
	datad => VCC,
	cin => \ADC_Manager1|counter[25]~83\,
	combout => \ADC_Manager1|counter[26]~84_combout\,
	cout => \ADC_Manager1|counter[26]~85\);

-- Location: LCCOMB_X8_Y1_N16
\ADC_Manager1|Selector415~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector415~0_combout\ = (\ADC_Manager1|counter\(26) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(26),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector415~0_combout\);

-- Location: LCFF_X7_Y1_N21
\ADC_Manager1|counter[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[26]~84_combout\,
	sdata => \ADC_Manager1|Selector415~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(26));

-- Location: LCCOMB_X7_Y1_N22
\ADC_Manager1|counter[27]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[27]~86_combout\ = (\ADC_Manager1|counter\(27) & (!\ADC_Manager1|counter[26]~85\)) # (!\ADC_Manager1|counter\(27) & ((\ADC_Manager1|counter[26]~85\) # (GND)))
-- \ADC_Manager1|counter[27]~87\ = CARRY((!\ADC_Manager1|counter[26]~85\) # (!\ADC_Manager1|counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(27),
	datad => VCC,
	cin => \ADC_Manager1|counter[26]~85\,
	combout => \ADC_Manager1|counter[27]~86_combout\,
	cout => \ADC_Manager1|counter[27]~87\);

-- Location: LCCOMB_X8_Y1_N10
\ADC_Manager1|Selector414~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector414~0_combout\ = (\ADC_Manager1|counter\(27) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(27),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector414~0_combout\);

-- Location: LCFF_X7_Y1_N23
\ADC_Manager1|counter[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[27]~86_combout\,
	sdata => \ADC_Manager1|Selector414~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(27));

-- Location: LCCOMB_X8_Y1_N4
\ADC_Manager1|Equal1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~7_combout\ = (!\ADC_Manager1|counter\(24) & (!\ADC_Manager1|counter\(25) & (!\ADC_Manager1|counter\(26) & !\ADC_Manager1|counter\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(24),
	datab => \ADC_Manager1|counter\(25),
	datac => \ADC_Manager1|counter\(26),
	datad => \ADC_Manager1|counter\(27),
	combout => \ADC_Manager1|Equal1~7_combout\);

-- Location: LCCOMB_X8_Y1_N18
\ADC_Manager1|Selector422~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector422~0_combout\ = (\ADC_Manager1|counter\(19) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(19),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector422~0_combout\);

-- Location: LCFF_X7_Y1_N7
\ADC_Manager1|counter[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[19]~70_combout\,
	sdata => \ADC_Manager1|Selector422~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(19));

-- Location: LCCOMB_X8_Y1_N24
\ADC_Manager1|Equal1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~5_combout\ = (!\ADC_Manager1|counter\(16) & (!\ADC_Manager1|counter\(19) & (!\ADC_Manager1|counter\(18) & !\ADC_Manager1|counter\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(16),
	datab => \ADC_Manager1|counter\(19),
	datac => \ADC_Manager1|counter\(18),
	datad => \ADC_Manager1|counter\(17),
	combout => \ADC_Manager1|Equal1~5_combout\);

-- Location: LCCOMB_X7_Y1_N24
\ADC_Manager1|counter[28]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[28]~88_combout\ = (\ADC_Manager1|counter\(28) & (\ADC_Manager1|counter[27]~87\ $ (GND))) # (!\ADC_Manager1|counter\(28) & (!\ADC_Manager1|counter[27]~87\ & VCC))
-- \ADC_Manager1|counter[28]~89\ = CARRY((\ADC_Manager1|counter\(28) & !\ADC_Manager1|counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(28),
	datad => VCC,
	cin => \ADC_Manager1|counter[27]~87\,
	combout => \ADC_Manager1|counter[28]~88_combout\,
	cout => \ADC_Manager1|counter[28]~89\);

-- Location: LCCOMB_X7_Y1_N26
\ADC_Manager1|counter[29]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[29]~90_combout\ = (\ADC_Manager1|counter\(29) & (!\ADC_Manager1|counter[28]~89\)) # (!\ADC_Manager1|counter\(29) & ((\ADC_Manager1|counter[28]~89\) # (GND)))
-- \ADC_Manager1|counter[29]~91\ = CARRY((!\ADC_Manager1|counter[28]~89\) # (!\ADC_Manager1|counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(29),
	datad => VCC,
	cin => \ADC_Manager1|counter[28]~89\,
	combout => \ADC_Manager1|counter[29]~90_combout\,
	cout => \ADC_Manager1|counter[29]~91\);

-- Location: LCCOMB_X6_Y1_N0
\ADC_Manager1|Selector412~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector412~0_combout\ = (\ADC_Manager1|counter\(29) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(29),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector412~0_combout\);

-- Location: LCFF_X7_Y1_N27
\ADC_Manager1|counter[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[29]~90_combout\,
	sdata => \ADC_Manager1|Selector412~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(29));

-- Location: LCCOMB_X7_Y1_N28
\ADC_Manager1|counter[30]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[30]~92_combout\ = (\ADC_Manager1|counter\(30) & (\ADC_Manager1|counter[29]~91\ $ (GND))) # (!\ADC_Manager1|counter\(30) & (!\ADC_Manager1|counter[29]~91\ & VCC))
-- \ADC_Manager1|counter[30]~93\ = CARRY((\ADC_Manager1|counter\(30) & !\ADC_Manager1|counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(30),
	datad => VCC,
	cin => \ADC_Manager1|counter[29]~91\,
	combout => \ADC_Manager1|counter[30]~92_combout\,
	cout => \ADC_Manager1|counter[30]~93\);

-- Location: LCCOMB_X6_Y1_N6
\ADC_Manager1|Selector411~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector411~0_combout\ = (\ADC_Manager1|counter\(30) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(30),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector411~0_combout\);

-- Location: LCFF_X7_Y1_N29
\ADC_Manager1|counter[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[30]~92_combout\,
	sdata => \ADC_Manager1|Selector411~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(30));

-- Location: LCCOMB_X7_Y1_N30
\ADC_Manager1|counter[31]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[31]~94_combout\ = \ADC_Manager1|counter[30]~93\ $ (\ADC_Manager1|counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|counter\(31),
	cin => \ADC_Manager1|counter[30]~93\,
	combout => \ADC_Manager1|counter[31]~94_combout\);

-- Location: LCCOMB_X6_Y1_N4
\ADC_Manager1|Selector410~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector410~0_combout\ = (\ADC_Manager1|counter\(31) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(31),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector410~0_combout\);

-- Location: LCFF_X7_Y1_N31
\ADC_Manager1|counter[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[31]~94_combout\,
	sdata => \ADC_Manager1|Selector410~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(31));

-- Location: LCCOMB_X6_Y1_N30
\ADC_Manager1|Selector413~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector413~0_combout\ = (\ADC_Manager1|counter\(28) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(28),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector413~0_combout\);

-- Location: LCFF_X7_Y1_N25
\ADC_Manager1|counter[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[28]~88_combout\,
	sdata => \ADC_Manager1|Selector413~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(28));

-- Location: LCCOMB_X6_Y1_N28
\ADC_Manager1|Equal1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~8_combout\ = (!\ADC_Manager1|counter\(30) & (!\ADC_Manager1|counter\(31) & (!\ADC_Manager1|counter\(29) & !\ADC_Manager1|counter\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(30),
	datab => \ADC_Manager1|counter\(31),
	datac => \ADC_Manager1|counter\(29),
	datad => \ADC_Manager1|counter\(28),
	combout => \ADC_Manager1|Equal1~8_combout\);

-- Location: LCCOMB_X8_Y1_N30
\ADC_Manager1|Equal1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~9_combout\ = (\ADC_Manager1|Equal1~6_combout\ & (\ADC_Manager1|Equal1~7_combout\ & (\ADC_Manager1|Equal1~5_combout\ & \ADC_Manager1|Equal1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal1~6_combout\,
	datab => \ADC_Manager1|Equal1~7_combout\,
	datac => \ADC_Manager1|Equal1~5_combout\,
	datad => \ADC_Manager1|Equal1~8_combout\,
	combout => \ADC_Manager1|Equal1~9_combout\);

-- Location: LCCOMB_X14_Y13_N26
\ADC_Manager1|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector2~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\) # ((\ADC_Manager1|main_state.waiting_preambule~regout\ & ((!\ADC_Manager1|Equal1~9_combout\) # (!\ADC_Manager1|Equal1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal1~4_combout\,
	datab => \ADC_Manager1|Equal1~9_combout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector2~1_combout\);

-- Location: LCCOMB_X14_Y13_N6
\ADC_Manager1|Selector2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector2~2_combout\ = ((\ADC_Manager1|Selector2~1_combout\) # ((\ADC_Manager1|ram_counter[0]~31_combout\) # (\ADC_Manager1|Selector1~2_combout\))) # (!\ADC_Manager1|Selector2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector2~0_combout\,
	datab => \ADC_Manager1|Selector2~1_combout\,
	datac => \ADC_Manager1|ram_counter[0]~31_combout\,
	datad => \ADC_Manager1|Selector1~2_combout\,
	combout => \ADC_Manager1|Selector2~2_combout\);

-- Location: LCCOMB_X14_Y13_N4
\ADC_Manager1|Selector2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector2~3_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|LessThan5~6_combout\) # ((\ADC_Manager1|main_next_state.waiting_preambule~regout\ & \ADC_Manager1|Selector2~2_combout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (((\ADC_Manager1|main_next_state.waiting_preambule~regout\ & \ADC_Manager1|Selector2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|LessThan5~6_combout\,
	datac => \ADC_Manager1|main_next_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|Selector2~2_combout\,
	combout => \ADC_Manager1|Selector2~3_combout\);

-- Location: LCFF_X14_Y13_N5
\ADC_Manager1|main_next_state.waiting_preambule\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_next_state.waiting_preambule~regout\);

-- Location: LCFF_X14_Y13_N11
\ADC_Manager1|main_state.waiting_preambule\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|main_next_state.waiting_preambule~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.waiting_preambule~regout\);

-- Location: LCCOMB_X8_Y6_N0
\ADC_Manager1|Selector405~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector405~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.waiting_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|main_state.waiting_preambule~regout\,
	combout => \ADC_Manager1|Selector405~1_combout\);

-- Location: LCFF_X20_Y10_N9
\ADC_Manager1|c_long_func_input[37][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector309~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[37][0]~regout\);

-- Location: LCCOMB_X20_Y10_N8
\corr_long|input_function_reduced~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~96_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[37][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[12][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[12][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[37][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~96_combout\);

-- Location: LCFF_X7_Y10_N3
\ADC_Manager1|c_preamb_func[37][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[37][1]~regout\);

-- Location: LCCOMB_X7_Y10_N2
\ADC_Manager1|Selector308~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector308~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[37][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[37][1]~regout\,
	combout => \ADC_Manager1|Selector308~0_combout\);

-- Location: LCFF_X20_Y10_N5
\ADC_Manager1|c_long_func_input[37][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector308~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[37][1]~regout\);

-- Location: LCCOMB_X20_Y10_N4
\corr_long|input_function_reduced~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~97_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[37][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[12][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[12][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[37][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~97_combout\);

-- Location: LCCOMB_X4_Y12_N4
\ADC_Manager1|Decoder0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~22_combout\ = (\ADC_Manager1|LessThan2~9_combout\ & (!\ADC_Manager1|ram_counter\(4) & (!\ADC_Manager1|ram_counter\(31) & \ADC_Manager1|Decoder2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~9_combout\,
	datab => \ADC_Manager1|ram_counter\(4),
	datac => \ADC_Manager1|ram_counter\(31),
	datad => \ADC_Manager1|Decoder2~0_combout\,
	combout => \ADC_Manager1|Decoder0~22_combout\);

-- Location: LCCOMB_X5_Y11_N18
\ADC_Manager1|Decoder0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~42_combout\ = (\ADC_Manager1|Decoder0~20_combout\ & (!\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|ram_counter\(3) & \ADC_Manager1|Decoder0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~20_combout\,
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|ram_counter\(3),
	datad => \ADC_Manager1|Decoder0~22_combout\,
	combout => \ADC_Manager1|Decoder0~42_combout\);

-- Location: LCFF_X21_Y9_N7
\ADC_Manager1|c_preamb_func[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][2]~regout\);

-- Location: LCCOMB_X4_Y12_N24
\ADC_Manager1|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~0_combout\ = (!\ADC_Manager1|ram_counter\(3) & \ADC_Manager1|ram_counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(3),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Equal0~0_combout\);

-- Location: LCCOMB_X5_Y13_N30
\ADC_Manager1|Decoder1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~0_combout\ = (\ADC_Manager1|LessThan3~0_combout\ & (\ADC_Manager1|LessThan2~10_combout\ & (!\ADC_Manager1|ram_counter\(31) & !\ADC_Manager1|LessThan2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan3~0_combout\,
	datab => \ADC_Manager1|LessThan2~10_combout\,
	datac => \ADC_Manager1|ram_counter\(31),
	datad => \ADC_Manager1|LessThan2~1_combout\,
	combout => \ADC_Manager1|Decoder1~0_combout\);

-- Location: LCCOMB_X5_Y12_N12
\ADC_Manager1|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~0_combout\ = (\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|LessThan1~0_combout\);

-- Location: LCCOMB_X6_Y11_N6
\ADC_Manager1|Decoder1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~9_combout\ = (\ADC_Manager1|Decoder0~9_combout\ & (\ADC_Manager1|Equal0~0_combout\ & (\ADC_Manager1|Decoder1~0_combout\ & \ADC_Manager1|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~9_combout\,
	datab => \ADC_Manager1|Equal0~0_combout\,
	datac => \ADC_Manager1|Decoder1~0_combout\,
	datad => \ADC_Manager1|LessThan1~0_combout\,
	combout => \ADC_Manager1|Decoder1~9_combout\);

-- Location: LCFF_X21_Y7_N17
\ADC_Manager1|c_1_func[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][2]~regout\);

-- Location: LCCOMB_X21_Y9_N6
\ADC_Manager1|Selector107~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector107~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][2]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[12][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[12][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][2]~regout\,
	datad => \ADC_Manager1|c_1_func[2][2]~regout\,
	combout => \ADC_Manager1|Selector107~1_combout\);

-- Location: LCCOMB_X20_Y10_N18
\ADC_Manager1|Selector107~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector107~2_combout\ = (\ADC_Manager1|Selector107~0_combout\) # ((\ADC_Manager1|Selector107~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[12][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector107~0_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[12][2]~regout\,
	datad => \ADC_Manager1|Selector107~1_combout\,
	combout => \ADC_Manager1|Selector107~2_combout\);

-- Location: LCFF_X20_Y10_N19
\ADC_Manager1|c_long_func_input[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector107~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][2]~regout\);

-- Location: LCFF_X7_Y10_N5
\ADC_Manager1|c_preamb_func[37][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[37][2]~regout\);

-- Location: LCCOMB_X7_Y10_N4
\ADC_Manager1|Selector307~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector307~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[37][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[37][2]~regout\,
	combout => \ADC_Manager1|Selector307~0_combout\);

-- Location: LCFF_X20_Y10_N13
\ADC_Manager1|c_long_func_input[37][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector307~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[37][2]~regout\);

-- Location: LCCOMB_X20_Y10_N12
\corr_long|input_function_reduced~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~98_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[37][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[12][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[12][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[37][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~98_combout\);

-- Location: LCFF_X21_Y7_N3
\ADC_Manager1|c_1_func[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][3]~regout\);

-- Location: LCFF_X21_Y9_N19
\ADC_Manager1|c_preamb_func[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][3]~regout\);

-- Location: LCCOMB_X21_Y9_N18
\ADC_Manager1|Selector106~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector106~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][3]~regout\) # ((\ADC_Manager1|c_preamb_func[12][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[12][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[2][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector106~1_combout\);

-- Location: LCCOMB_X20_Y10_N24
\ADC_Manager1|Selector106~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector106~2_combout\ = (\ADC_Manager1|Selector106~0_combout\) # ((\ADC_Manager1|Selector106~1_combout\) # ((\ADC_Manager1|c_long_func_input[12][3]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector106~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[12][3]~regout\,
	datac => \ADC_Manager1|Selector164~0_combout\,
	datad => \ADC_Manager1|Selector106~1_combout\,
	combout => \ADC_Manager1|Selector106~2_combout\);

-- Location: LCFF_X17_Y10_N19
\ADC_Manager1|c_long_func_input[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector106~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][3]~regout\);

-- Location: LCFF_X7_Y10_N23
\ADC_Manager1|c_preamb_func[37][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[37][3]~regout\);

-- Location: LCCOMB_X7_Y10_N22
\ADC_Manager1|Selector306~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector306~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[37][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[37][3]~regout\,
	combout => \ADC_Manager1|Selector306~0_combout\);

-- Location: LCFF_X17_Y10_N21
\ADC_Manager1|c_long_func_input[37][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector306~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[37][3]~regout\);

-- Location: LCCOMB_X17_Y10_N20
\corr_long|input_function_reduced~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~99_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[37][3]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[12][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[12][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[37][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~99_combout\);

-- Location: LCFF_X21_Y7_N25
\ADC_Manager1|c_1_func[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][4]~regout\);

-- Location: LCFF_X21_Y9_N11
\ADC_Manager1|c_preamb_func[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][4]~regout\);

-- Location: LCCOMB_X21_Y9_N10
\ADC_Manager1|Selector105~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector105~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][4]~regout\) # ((\ADC_Manager1|c_preamb_func[12][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[12][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[2][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector105~1_combout\);

-- Location: LCCOMB_X20_Y10_N30
\ADC_Manager1|Selector105~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector105~2_combout\ = (\ADC_Manager1|Selector105~0_combout\) # ((\ADC_Manager1|Selector105~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[12][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector105~0_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[12][4]~regout\,
	datad => \ADC_Manager1|Selector105~1_combout\,
	combout => \ADC_Manager1|Selector105~2_combout\);

-- Location: LCFF_X20_Y10_N31
\ADC_Manager1|c_long_func_input[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector105~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][4]~regout\);

-- Location: LCFF_X7_Y10_N13
\ADC_Manager1|c_preamb_func[37][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[37][4]~regout\);

-- Location: LCCOMB_X7_Y10_N12
\ADC_Manager1|Selector305~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector305~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[37][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[37][4]~regout\,
	combout => \ADC_Manager1|Selector305~0_combout\);

-- Location: LCFF_X20_Y10_N29
\ADC_Manager1|c_long_func_input[37][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector305~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[37][4]~regout\);

-- Location: LCCOMB_X20_Y10_N28
\corr_long|input_function_reduced~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~100_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[37][4]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[12][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[12][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[37][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~100_combout\);

-- Location: LCFF_X21_Y9_N15
\ADC_Manager1|c_preamb_func[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][5]~regout\);

-- Location: LCFF_X21_Y7_N23
\ADC_Manager1|c_1_func[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][5]~regout\);

-- Location: LCCOMB_X21_Y9_N14
\ADC_Manager1|Selector104~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector104~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][5]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[12][5]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[12][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][5]~regout\,
	datad => \ADC_Manager1|c_1_func[2][5]~regout\,
	combout => \ADC_Manager1|Selector104~1_combout\);

-- Location: LCFF_X21_Y9_N9
\ADC_Manager1|c_0_func[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][5]~regout\);

-- Location: LCCOMB_X21_Y9_N8
\ADC_Manager1|Selector104~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector104~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[2][5]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[2][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][5]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[2][5]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector104~0_combout\);

-- Location: LCCOMB_X21_Y10_N30
\ADC_Manager1|Selector104~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector104~2_combout\ = (\ADC_Manager1|Selector104~1_combout\) # ((\ADC_Manager1|Selector104~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[12][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[12][5]~regout\,
	datac => \ADC_Manager1|Selector104~1_combout\,
	datad => \ADC_Manager1|Selector104~0_combout\,
	combout => \ADC_Manager1|Selector104~2_combout\);

-- Location: LCCOMB_X20_Y10_N22
\ADC_Manager1|c_long_func_input[12][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[12][5]~feeder_combout\ = \ADC_Manager1|Selector104~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector104~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[12][5]~feeder_combout\);

-- Location: LCFF_X20_Y10_N23
\ADC_Manager1|c_long_func_input[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[12][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][5]~regout\);

-- Location: LCFF_X7_Y10_N7
\ADC_Manager1|c_preamb_func[37][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[37][5]~regout\);

-- Location: LCCOMB_X7_Y10_N6
\ADC_Manager1|Selector304~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector304~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[37][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[37][5]~regout\,
	combout => \ADC_Manager1|Selector304~0_combout\);

-- Location: LCFF_X20_Y10_N17
\ADC_Manager1|c_long_func_input[37][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector304~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[37][5]~regout\);

-- Location: LCCOMB_X20_Y10_N16
\corr_long|input_function_reduced~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~101_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[37][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[12][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[12][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[37][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~101_combout\);

-- Location: LCFF_X7_Y10_N25
\ADC_Manager1|c_preamb_func[37][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[37][6]~regout\);

-- Location: LCCOMB_X7_Y10_N24
\ADC_Manager1|Selector303~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector303~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[37][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[37][6]~regout\,
	combout => \ADC_Manager1|Selector303~0_combout\);

-- Location: LCFF_X15_Y10_N27
\ADC_Manager1|c_long_func_input[37][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector303~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[37][6]~regout\);

-- Location: LCCOMB_X15_Y10_N26
\corr_long|input_function_reduced~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~102_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[37][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[12][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[12][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[37][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~102_combout\);

-- Location: LCFF_X7_Y10_N15
\ADC_Manager1|c_preamb_func[37][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[37][7]~regout\);

-- Location: LCCOMB_X7_Y10_N14
\ADC_Manager1|Selector302~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector302~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[37][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[37][7]~regout\,
	combout => \ADC_Manager1|Selector302~0_combout\);

-- Location: LCFF_X15_Y10_N29
\ADC_Manager1|c_long_func_input[37][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector302~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[37][7]~regout\);

-- Location: LCFF_X21_Y9_N29
\ADC_Manager1|c_0_func[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][7]~regout\);

-- Location: LCCOMB_X21_Y9_N28
\ADC_Manager1|Selector102~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector102~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[2][7]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][7]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[2][7]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector102~0_combout\);

-- Location: LCCOMB_X20_Y9_N24
\ADC_Manager1|Selector102~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector102~2_combout\ = (\ADC_Manager1|Selector102~1_combout\) # ((\ADC_Manager1|Selector102~0_combout\) # ((\ADC_Manager1|c_long_func_input[12][7]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector102~1_combout\,
	datab => \ADC_Manager1|c_long_func_input[12][7]~regout\,
	datac => \ADC_Manager1|Selector164~0_combout\,
	datad => \ADC_Manager1|Selector102~0_combout\,
	combout => \ADC_Manager1|Selector102~2_combout\);

-- Location: LCFF_X15_Y10_N31
\ADC_Manager1|c_long_func_input[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector102~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][7]~regout\);

-- Location: LCCOMB_X15_Y10_N30
\corr_long|input_function_reduced~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~103_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[37][7]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[12][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[37][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[12][7]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~103_combout\);

-- Location: DSPMULT_X16_Y10_N0
\corr_long|Mult12|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult12|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult12|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult12|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y6_N0
\corr_long|input_adc_values_reduced~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~88_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(48)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(104)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(104),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(48),
	combout => \corr_long|input_adc_values_reduced~88_combout\);

-- Location: LCCOMB_X20_Y10_N20
\corr_long|input_adc_values_reduced~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~89_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(49))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(49),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(105),
	combout => \corr_long|input_adc_values_reduced~89_combout\);

-- Location: LCCOMB_X17_Y6_N0
\corr_long|input_adc_values_reduced~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~90_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(50)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(106)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(106),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(50),
	combout => \corr_long|input_adc_values_reduced~90_combout\);

-- Location: LCCOMB_X15_Y10_N20
\corr_long|input_adc_values_reduced~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~91_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(51)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(107)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(107),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(51),
	combout => \corr_long|input_adc_values_reduced~91_combout\);

-- Location: LCCOMB_X19_Y6_N10
\corr_long|input_adc_values_reduced~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~92_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(52)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(108)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(108),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(52),
	combout => \corr_long|input_adc_values_reduced~92_combout\);

-- Location: LCCOMB_X19_Y6_N24
\corr_long|input_adc_values_reduced~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~93_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(53)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(109)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(109),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(53),
	combout => \corr_long|input_adc_values_reduced~93_combout\);

-- Location: LCCOMB_X19_Y6_N2
\corr_long|input_adc_values_reduced~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~94_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(54))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(110))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(54),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(110),
	combout => \corr_long|input_adc_values_reduced~94_combout\);

-- Location: LCCOMB_X21_Y10_N4
\corr_long|input_adc_values_reduced~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~95_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(55)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(111)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(111),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(55),
	combout => \corr_long|input_adc_values_reduced~95_combout\);

-- Location: LCCOMB_X6_Y13_N14
\ADC_Manager1|Decoder0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~39_combout\ = (\ADC_Manager1|Decoder0~13_combout\ & (\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|ram_counter\(5) & \ADC_Manager1|Decoder0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~13_combout\,
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|Decoder0~26_combout\,
	combout => \ADC_Manager1|Decoder0~39_combout\);

-- Location: LCFF_X10_Y12_N9
\ADC_Manager1|c_preamb_func[38][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[38][0]~regout\);

-- Location: LCCOMB_X10_Y12_N8
\ADC_Manager1|Selector317~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector317~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[38][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[38][0]~regout\,
	combout => \ADC_Manager1|Selector317~0_combout\);

-- Location: LCFF_X17_Y7_N9
\ADC_Manager1|c_long_func_input[38][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector317~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[38][0]~regout\);

-- Location: LCCOMB_X17_Y7_N8
\corr_long|input_function_reduced~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~88_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[38][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[13][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[13][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[38][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~88_combout\);

-- Location: LCCOMB_X8_Y7_N24
\ADC_Manager1|c_0_func[3][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[3][1]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	combout => \ADC_Manager1|c_0_func[3][1]~feeder_combout\);

-- Location: LCCOMB_X6_Y5_N30
\ADC_Manager1|Decoder2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~14_combout\ = (!\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder2~8_combout\ & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder2~8_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder2~14_combout\);

-- Location: LCFF_X8_Y7_N25
\ADC_Manager1|c_0_func[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[3][1]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][1]~regout\);

-- Location: LCCOMB_X8_Y7_N22
\ADC_Manager1|Selector116~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector116~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[3][1]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[3][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][1]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[3][1]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector116~0_combout\);

-- Location: LCCOMB_X20_Y10_N0
\ADC_Manager1|Selector116~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector116~2_combout\ = (\ADC_Manager1|Selector116~1_combout\) # ((\ADC_Manager1|Selector116~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[13][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector116~1_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[13][1]~regout\,
	datad => \ADC_Manager1|Selector116~0_combout\,
	combout => \ADC_Manager1|Selector116~2_combout\);

-- Location: LCFF_X20_Y10_N1
\ADC_Manager1|c_long_func_input[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector116~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][1]~regout\);

-- Location: LCFF_X10_Y12_N15
\ADC_Manager1|c_preamb_func[38][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[38][1]~regout\);

-- Location: LCCOMB_X10_Y12_N14
\ADC_Manager1|Selector316~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector316~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[38][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[38][1]~regout\,
	combout => \ADC_Manager1|Selector316~0_combout\);

-- Location: LCFF_X20_Y10_N7
\ADC_Manager1|c_long_func_input[38][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector316~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[38][1]~regout\);

-- Location: LCCOMB_X20_Y10_N6
\corr_long|input_function_reduced~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~89_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[38][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[13][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[13][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[38][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~89_combout\);

-- Location: LCCOMB_X4_Y11_N2
\ADC_Manager1|Decoder0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~10_combout\ = (!\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|ram_counter\(4) & (\ADC_Manager1|LessThan2~9_combout\ & \ADC_Manager1|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datab => \ADC_Manager1|ram_counter\(4),
	datac => \ADC_Manager1|LessThan2~9_combout\,
	datad => \ADC_Manager1|Decoder0~9_combout\,
	combout => \ADC_Manager1|Decoder0~10_combout\);

-- Location: LCCOMB_X5_Y12_N16
\ADC_Manager1|Decoder0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~13_combout\ = (!\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder0~13_combout\);

-- Location: LCCOMB_X5_Y6_N16
\ADC_Manager1|Decoder0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~40_combout\ = (!\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder0~10_combout\ & \ADC_Manager1|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|Decoder0~13_combout\,
	combout => \ADC_Manager1|Decoder0~40_combout\);

-- Location: LCFF_X8_Y8_N21
\ADC_Manager1|c_preamb_func[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][2]~regout\);

-- Location: LCCOMB_X6_Y5_N0
\ADC_Manager1|Decoder1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~8_combout\ = (\ADC_Manager1|Decoder1~2_combout\ & (!\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder1~2_combout\,
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder1~8_combout\);

-- Location: LCFF_X7_Y7_N17
\ADC_Manager1|c_1_func[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][2]~regout\);

-- Location: LCCOMB_X8_Y8_N20
\ADC_Manager1|Selector115~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector115~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[3][2]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[13][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[13][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][2]~regout\,
	datad => \ADC_Manager1|c_1_func[3][2]~regout\,
	combout => \ADC_Manager1|Selector115~1_combout\);

-- Location: LCCOMB_X17_Y7_N22
\ADC_Manager1|Selector115~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector115~2_combout\ = (\ADC_Manager1|Selector115~0_combout\) # ((\ADC_Manager1|Selector115~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[13][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector115~0_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[13][2]~regout\,
	datad => \ADC_Manager1|Selector115~1_combout\,
	combout => \ADC_Manager1|Selector115~2_combout\);

-- Location: LCFF_X17_Y7_N23
\ADC_Manager1|c_long_func_input[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector115~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][2]~regout\);

-- Location: LCFF_X10_Y12_N17
\ADC_Manager1|c_preamb_func[38][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[38][2]~regout\);

-- Location: LCCOMB_X10_Y12_N16
\ADC_Manager1|Selector315~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector315~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[38][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[38][2]~regout\,
	combout => \ADC_Manager1|Selector315~0_combout\);

-- Location: LCFF_X17_Y7_N5
\ADC_Manager1|c_long_func_input[38][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector315~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[38][2]~regout\);

-- Location: LCCOMB_X17_Y7_N4
\corr_long|input_function_reduced~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~90_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[38][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[13][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[13][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[38][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~90_combout\);

-- Location: LCFF_X10_Y12_N19
\ADC_Manager1|c_preamb_func[38][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[38][3]~regout\);

-- Location: LCCOMB_X10_Y12_N18
\ADC_Manager1|Selector314~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector314~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[38][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[38][3]~regout\,
	combout => \ADC_Manager1|Selector314~0_combout\);

-- Location: LCFF_X17_Y12_N13
\ADC_Manager1|c_long_func_input[38][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector314~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[38][3]~regout\);

-- Location: LCCOMB_X17_Y12_N12
\corr_long|input_function_reduced~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~91_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[38][3]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[13][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[13][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[38][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~91_combout\);

-- Location: LCFF_X10_Y12_N21
\ADC_Manager1|c_preamb_func[38][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[38][4]~regout\);

-- Location: LCCOMB_X10_Y12_N20
\ADC_Manager1|Selector313~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector313~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[38][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[38][4]~regout\,
	combout => \ADC_Manager1|Selector313~0_combout\);

-- Location: LCCOMB_X17_Y10_N28
\ADC_Manager1|c_long_func_input[38][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[38][4]~feeder_combout\ = \ADC_Manager1|Selector313~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector313~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[38][4]~feeder_combout\);

-- Location: LCFF_X17_Y10_N29
\ADC_Manager1|c_long_func_input[38][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[38][4]~feeder_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[38][4]~regout\);

-- Location: LCFF_X7_Y7_N1
\ADC_Manager1|c_1_func[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][4]~regout\);

-- Location: LCCOMB_X8_Y7_N14
\ADC_Manager1|Selector113~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector113~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[3][4]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[3][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][4]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_1_func[3][4]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector113~0_combout\);

-- Location: LCFF_X7_Y8_N15
\ADC_Manager1|c_preamb_func[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][4]~regout\);

-- Location: LCCOMB_X7_Y8_N14
\ADC_Manager1|Selector113~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector113~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[13][4]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[3][4]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[3][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][4]~regout\,
	datad => \ADC_Manager1|c_1_func[3][4]~regout\,
	combout => \ADC_Manager1|Selector113~1_combout\);

-- Location: LCCOMB_X14_Y10_N26
\ADC_Manager1|Selector113~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector113~2_combout\ = (\ADC_Manager1|Selector113~0_combout\) # ((\ADC_Manager1|Selector113~1_combout\) # ((\ADC_Manager1|c_long_func_input[13][4]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[13][4]~regout\,
	datab => \ADC_Manager1|Selector113~0_combout\,
	datac => \ADC_Manager1|Selector113~1_combout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector113~2_combout\);

-- Location: LCFF_X17_Y10_N27
\ADC_Manager1|c_long_func_input[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector113~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][4]~regout\);

-- Location: LCCOMB_X17_Y10_N26
\corr_long|input_function_reduced~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~92_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[38][4]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[13][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[38][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[13][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~92_combout\);

-- Location: LCFF_X8_Y7_N17
\ADC_Manager1|c_0_func[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][5]~regout\);

-- Location: LCCOMB_X8_Y7_N2
\ADC_Manager1|Selector112~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector112~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[3][5]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[3][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][5]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[3][5]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector112~0_combout\);

-- Location: LCCOMB_X18_Y7_N20
\ADC_Manager1|Selector112~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector112~2_combout\ = (\ADC_Manager1|Selector112~1_combout\) # ((\ADC_Manager1|Selector112~0_combout\) # ((\ADC_Manager1|c_long_func_input[13][5]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector112~1_combout\,
	datab => \ADC_Manager1|Selector112~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[13][5]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector112~2_combout\);

-- Location: LCFF_X18_Y7_N21
\ADC_Manager1|c_long_func_input[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector112~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][5]~regout\);

-- Location: LCFF_X10_Y12_N27
\ADC_Manager1|c_preamb_func[38][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[38][5]~regout\);

-- Location: LCCOMB_X10_Y12_N26
\ADC_Manager1|Selector312~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector312~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[38][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[38][5]~regout\,
	combout => \ADC_Manager1|Selector312~0_combout\);

-- Location: LCFF_X17_Y7_N25
\ADC_Manager1|c_long_func_input[38][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector312~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[38][5]~regout\);

-- Location: LCCOMB_X17_Y7_N24
\corr_long|input_function_reduced~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~93_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[38][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[13][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[13][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[38][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~93_combout\);

-- Location: LCFF_X10_Y12_N29
\ADC_Manager1|c_preamb_func[38][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[38][6]~regout\);

-- Location: LCCOMB_X10_Y12_N28
\ADC_Manager1|Selector311~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector311~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[38][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[38][6]~regout\,
	combout => \ADC_Manager1|Selector311~0_combout\);

-- Location: LCFF_X17_Y10_N25
\ADC_Manager1|c_long_func_input[38][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector311~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[38][6]~regout\);

-- Location: LCCOMB_X17_Y10_N24
\corr_long|input_function_reduced~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~94_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[38][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[13][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[13][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[38][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~94_combout\);

-- Location: LCFF_X8_Y7_N7
\ADC_Manager1|c_preamb_func[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][7]~regout\);

-- Location: LCFF_X7_Y7_N11
\ADC_Manager1|c_1_func[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][7]~regout\);

-- Location: LCCOMB_X8_Y7_N6
\ADC_Manager1|Selector110~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector110~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[3][7]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[13][7]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[13][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][7]~regout\,
	datad => \ADC_Manager1|c_1_func[3][7]~regout\,
	combout => \ADC_Manager1|Selector110~1_combout\);

-- Location: LCCOMB_X9_Y10_N8
\ADC_Manager1|Selector110~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector110~2_combout\ = (\ADC_Manager1|Selector110~0_combout\) # ((\ADC_Manager1|Selector110~1_combout\) # ((\ADC_Manager1|c_long_func_input[13][7]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector110~0_combout\,
	datab => \ADC_Manager1|Selector110~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[13][7]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector110~2_combout\);

-- Location: LCFF_X17_Y10_N9
\ADC_Manager1|c_long_func_input[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector110~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][7]~regout\);

-- Location: LCFF_X10_Y12_N23
\ADC_Manager1|c_preamb_func[38][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[38][7]~regout\);

-- Location: LCCOMB_X10_Y12_N22
\ADC_Manager1|Selector310~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector310~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[38][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[38][7]~regout\,
	combout => \ADC_Manager1|Selector310~0_combout\);

-- Location: LCFF_X17_Y10_N23
\ADC_Manager1|c_long_func_input[38][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector310~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[38][7]~regout\);

-- Location: LCCOMB_X17_Y10_N22
\corr_long|input_function_reduced~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~95_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[38][7]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[13][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[13][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[38][7]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~95_combout\);

-- Location: DSPMULT_X16_Y10_N1
\corr_long|Mult13|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult13|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult13|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult13|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y11_N16
\corr_long|Add11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~0_combout\ = (\corr_long|Mult12|auto_generated|mac_out2~dataout\ & (\corr_long|Mult13|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult12|auto_generated|mac_out2~dataout\ & (\corr_long|Mult13|auto_generated|mac_out2~dataout\ 
-- & VCC))
-- \corr_long|Add11~1\ = CARRY((\corr_long|Mult12|auto_generated|mac_out2~dataout\ & \corr_long|Mult13|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult12|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult13|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add11~0_combout\,
	cout => \corr_long|Add11~1\);

-- Location: LCCOMB_X17_Y11_N18
\corr_long|Add11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~2_combout\ = (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add11~1\ & VCC)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add11~1\)))) # 
-- (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add11~1\)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add11~1\) # (GND)))))
-- \corr_long|Add11~3\ = CARRY((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add11~1\)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add11~1\) # 
-- (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add11~1\,
	combout => \corr_long|Add11~2_combout\,
	cout => \corr_long|Add11~3\);

-- Location: LCCOMB_X17_Y11_N22
\corr_long|Add11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~6_combout\ = (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add11~5\ & VCC)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add11~5\)))) # 
-- (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add11~5\)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add11~5\) # (GND)))))
-- \corr_long|Add11~7\ = CARRY((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add11~5\)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add11~5\) # 
-- (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add11~5\,
	combout => \corr_long|Add11~6_combout\,
	cout => \corr_long|Add11~7\);

-- Location: LCCOMB_X17_Y11_N24
\corr_long|Add11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~8_combout\ = ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add11~7\)))) # (GND)
-- \corr_long|Add11~9\ = CARRY((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add11~7\))) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add11~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add11~7\,
	combout => \corr_long|Add11~8_combout\,
	cout => \corr_long|Add11~9\);

-- Location: LCCOMB_X17_Y11_N26
\corr_long|Add11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~10_combout\ = (\corr_long|Mult13|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add11~9\ & VCC)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add11~9\)))) 
-- # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add11~9\)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add11~9\) # (GND)))))
-- \corr_long|Add11~11\ = CARRY((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add11~9\)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add11~9\) # 
-- (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add11~9\,
	combout => \corr_long|Add11~10_combout\,
	cout => \corr_long|Add11~11\);

-- Location: LCCOMB_X17_Y11_N28
\corr_long|Add11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~12_combout\ = ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add11~11\)))) # (GND)
-- \corr_long|Add11~13\ = CARRY((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add11~11\))) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add11~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add11~11\,
	combout => \corr_long|Add11~12_combout\,
	cout => \corr_long|Add11~13\);

-- Location: LCCOMB_X17_Y10_N4
\corr_long|Add11~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~20_combout\ = ((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult13|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add11~19\)))) # (GND)
-- \corr_long|Add11~21\ = CARRY((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add11~19\))) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult13|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add11~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add11~19\,
	combout => \corr_long|Add11~20_combout\,
	cout => \corr_long|Add11~21\);

-- Location: LCCOMB_X17_Y10_N6
\corr_long|Add11~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~22_combout\ = (\corr_long|Mult12|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add11~21\ & VCC)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\ & 
-- (!\corr_long|Add11~21\)))) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add11~21\)) # (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add11~21\) # 
-- (GND)))))
-- \corr_long|Add11~23\ = CARRY((\corr_long|Mult12|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add11~21\)) # (!\corr_long|Mult12|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add11~21\) # 
-- (!\corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult12|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult13|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add11~21\,
	combout => \corr_long|Add11~22_combout\,
	cout => \corr_long|Add11~23\);

-- Location: LCCOMB_X17_Y10_N16
\corr_long|Add11~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add11~32_combout\ = !\corr_long|Add11~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add11~31\,
	combout => \corr_long|Add11~32_combout\);

-- Location: LCCOMB_X15_Y11_N12
\corr_long|input_adc_values_reduced~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~104_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(32)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(88)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(88),
	datac => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(32),
	combout => \corr_long|input_adc_values_reduced~104_combout\);

-- Location: LCCOMB_X19_Y11_N12
\corr_long|input_adc_values_reduced~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~105_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(33)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(89)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(89),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(33),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~105_combout\);

-- Location: LCCOMB_X19_Y11_N6
\corr_long|input_adc_values_reduced~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~106_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(34)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(90)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(90),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(34),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~106_combout\);

-- Location: LCCOMB_X19_Y11_N4
\corr_long|input_adc_values_reduced~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~107_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(35)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(91)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(91),
	datac => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(35),
	combout => \corr_long|input_adc_values_reduced~107_combout\);

-- Location: LCCOMB_X15_Y11_N6
\corr_long|input_adc_values_reduced~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~108_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(36)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(92)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(92),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(36),
	combout => \corr_long|input_adc_values_reduced~108_combout\);

-- Location: LCCOMB_X19_Y11_N2
\corr_long|input_adc_values_reduced~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~109_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(37)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(93)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(93),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(37),
	combout => \corr_long|input_adc_values_reduced~109_combout\);

-- Location: LCCOMB_X20_Y11_N8
\corr_long|input_adc_values_reduced~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~110_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(38)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(94)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(94),
	datac => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(38),
	combout => \corr_long|input_adc_values_reduced~110_combout\);

-- Location: LCCOMB_X20_Y11_N18
\corr_long|input_adc_values_reduced~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~111_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(39)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(95)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(95),
	datac => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(39),
	combout => \corr_long|input_adc_values_reduced~111_combout\);

-- Location: LCCOMB_X6_Y11_N24
\ADC_Manager1|Decoder0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~43_combout\ = (\ADC_Manager1|Decoder0~22_combout\ & (\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|Equal0~0_combout\ & \ADC_Manager1|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~22_combout\,
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|Equal0~0_combout\,
	datad => \ADC_Manager1|LessThan1~0_combout\,
	combout => \ADC_Manager1|Decoder0~43_combout\);

-- Location: LCFF_X9_Y7_N13
\ADC_Manager1|c_preamb_func[36][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[36][0]~regout\);

-- Location: LCCOMB_X9_Y7_N12
\ADC_Manager1|Selector301~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector301~0_combout\ = (\ADC_Manager1|c_preamb_func[36][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[36][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector301~0_combout\);

-- Location: LCCOMB_X17_Y11_N0
\ADC_Manager1|c_long_func_input[36][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[36][0]~feeder_combout\ = \ADC_Manager1|Selector301~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector301~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[36][0]~feeder_combout\);

-- Location: LCFF_X17_Y11_N1
\ADC_Manager1|c_long_func_input[36][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[36][0]~feeder_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[36][0]~regout\);

-- Location: LCCOMB_X17_Y11_N12
\corr_long|input_function_reduced~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~104_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[36][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[11][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[11][0]~regout\,
	datab => \ADC_Manager1|c_long_func_input[36][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~104_combout\);

-- Location: LCCOMB_X5_Y6_N12
\ADC_Manager1|Decoder0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~8_combout\ = (!\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder0~8_combout\);

-- Location: LCCOMB_X5_Y11_N12
\ADC_Manager1|Decoder1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~10_combout\ = (\ADC_Manager1|Equal0~0_combout\ & (\ADC_Manager1|Decoder0~8_combout\ & (\ADC_Manager1|Decoder1~0_combout\ & \ADC_Manager1|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~0_combout\,
	datab => \ADC_Manager1|Decoder0~8_combout\,
	datac => \ADC_Manager1|Decoder1~0_combout\,
	datad => \ADC_Manager1|Decoder0~9_combout\,
	combout => \ADC_Manager1|Decoder1~10_combout\);

-- Location: LCFF_X10_Y3_N11
\ADC_Manager1|c_1_func[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][1]~regout\);

-- Location: LCCOMB_X6_Y13_N8
\ADC_Manager1|Decoder0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~45_combout\ = (\ADC_Manager1|Decoder0~44_combout\ & (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|ram_counter\(1) & \ADC_Manager1|Decoder0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~44_combout\,
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|Decoder0~26_combout\,
	combout => \ADC_Manager1|Decoder0~45_combout\);

-- Location: LCFF_X10_Y7_N23
\ADC_Manager1|c_preamb_func[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][1]~regout\);

-- Location: LCCOMB_X10_Y7_N22
\ADC_Manager1|Selector100~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector100~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[1][1]~regout\) # ((\ADC_Manager1|c_preamb_func[11][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[11][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[1][1]~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector100~1_combout\);

-- Location: LCCOMB_X17_Y12_N22
\ADC_Manager1|Selector100~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector100~2_combout\ = (\ADC_Manager1|Selector100~0_combout\) # ((\ADC_Manager1|Selector100~1_combout\) # ((\ADC_Manager1|c_long_func_input[11][1]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector100~0_combout\,
	datab => \ADC_Manager1|Selector100~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[11][1]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector100~2_combout\);

-- Location: LCFF_X17_Y12_N23
\ADC_Manager1|c_long_func_input[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector100~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][1]~regout\);

-- Location: LCFF_X13_Y8_N31
\ADC_Manager1|c_preamb_func[36][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[36][1]~regout\);

-- Location: LCCOMB_X13_Y8_N30
\ADC_Manager1|Selector300~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector300~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[36][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[36][1]~regout\,
	combout => \ADC_Manager1|Selector300~0_combout\);

-- Location: LCFF_X17_Y12_N21
\ADC_Manager1|c_long_func_input[36][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector300~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[36][1]~regout\);

-- Location: LCCOMB_X17_Y12_N20
\corr_long|input_function_reduced~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~105_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[36][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[11][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[11][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[36][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~105_combout\);

-- Location: LCCOMB_X6_Y5_N24
\ADC_Manager1|Decoder2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~16_combout\ = (!\ADC_Manager1|ram_counter\(2) & (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder2~8_combout\ & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder2~8_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder2~16_combout\);

-- Location: LCFF_X10_Y7_N1
\ADC_Manager1|c_0_func[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][2]~regout\);

-- Location: LCFF_X10_Y3_N13
\ADC_Manager1|c_1_func[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][2]~regout\);

-- Location: LCCOMB_X10_Y7_N0
\ADC_Manager1|Selector99~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector99~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[1][2]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[1][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_0_func[1][2]~regout\,
	datad => \ADC_Manager1|c_1_func[1][2]~regout\,
	combout => \ADC_Manager1|Selector99~0_combout\);

-- Location: LCFF_X10_Y7_N27
\ADC_Manager1|c_preamb_func[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][2]~regout\);

-- Location: LCCOMB_X10_Y7_N26
\ADC_Manager1|Selector99~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector99~1_combout\ = (\ADC_Manager1|c_1_func[1][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[11][2]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[1][2]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[11][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][2]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector99~1_combout\);

-- Location: LCCOMB_X18_Y11_N0
\ADC_Manager1|Selector99~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector99~2_combout\ = (\ADC_Manager1|Selector99~0_combout\) # ((\ADC_Manager1|Selector99~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[11][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector99~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[11][2]~regout\,
	datad => \ADC_Manager1|Selector99~1_combout\,
	combout => \ADC_Manager1|Selector99~2_combout\);

-- Location: LCFF_X17_Y11_N5
\ADC_Manager1|c_long_func_input[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector99~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][2]~regout\);

-- Location: LCFF_X9_Y7_N3
\ADC_Manager1|c_preamb_func[36][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[36][2]~regout\);

-- Location: LCCOMB_X9_Y7_N2
\ADC_Manager1|Selector299~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector299~0_combout\ = (\ADC_Manager1|c_preamb_func[36][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[36][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector299~0_combout\);

-- Location: LCFF_X17_Y11_N11
\ADC_Manager1|c_long_func_input[36][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector299~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[36][2]~regout\);

-- Location: LCCOMB_X17_Y11_N10
\corr_long|input_function_reduced~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~106_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[36][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[11][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[11][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[36][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~106_combout\);

-- Location: LCFF_X10_Y7_N29
\ADC_Manager1|c_0_func[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][3]~regout\);

-- Location: LCFF_X10_Y3_N27
\ADC_Manager1|c_1_func[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][3]~regout\);

-- Location: LCCOMB_X10_Y7_N28
\ADC_Manager1|Selector98~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector98~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[1][3]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[1][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_0_func[1][3]~regout\,
	datad => \ADC_Manager1|c_1_func[1][3]~regout\,
	combout => \ADC_Manager1|Selector98~0_combout\);

-- Location: LCCOMB_X17_Y12_N18
\ADC_Manager1|Selector98~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector98~2_combout\ = (\ADC_Manager1|Selector98~1_combout\) # ((\ADC_Manager1|Selector98~0_combout\) # ((\ADC_Manager1|c_long_func_input[11][3]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector98~1_combout\,
	datab => \ADC_Manager1|Selector98~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[11][3]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector98~2_combout\);

-- Location: LCFF_X17_Y12_N19
\ADC_Manager1|c_long_func_input[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector98~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][3]~regout\);

-- Location: LCFF_X13_Y12_N31
\ADC_Manager1|c_preamb_func[36][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[36][3]~regout\);

-- Location: LCCOMB_X13_Y12_N30
\ADC_Manager1|Selector298~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector298~0_combout\ = (\ADC_Manager1|c_preamb_func[36][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[36][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector298~0_combout\);

-- Location: LCFF_X17_Y12_N1
\ADC_Manager1|c_long_func_input[36][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector298~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[36][3]~regout\);

-- Location: LCCOMB_X17_Y12_N0
\corr_long|input_function_reduced~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~107_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[36][3]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[11][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[11][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[36][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~107_combout\);

-- Location: LCFF_X13_Y12_N29
\ADC_Manager1|c_preamb_func[36][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[36][4]~regout\);

-- Location: LCCOMB_X13_Y12_N28
\ADC_Manager1|Selector297~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector297~0_combout\ = (\ADC_Manager1|c_preamb_func[36][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[36][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector297~0_combout\);

-- Location: LCFF_X17_Y12_N17
\ADC_Manager1|c_long_func_input[36][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector297~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[36][4]~regout\);

-- Location: LCCOMB_X17_Y12_N16
\corr_long|input_function_reduced~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~108_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[36][4]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[11][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[11][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[36][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~108_combout\);

-- Location: LCFF_X10_Y7_N15
\ADC_Manager1|c_preamb_func[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][5]~regout\);

-- Location: LCCOMB_X10_Y7_N14
\ADC_Manager1|Selector96~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector96~1_combout\ = (\ADC_Manager1|c_1_func[1][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[11][5]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[1][5]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[11][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][5]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector96~1_combout\);

-- Location: LCFF_X10_Y7_N21
\ADC_Manager1|c_0_func[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][5]~regout\);

-- Location: LCCOMB_X10_Y7_N20
\ADC_Manager1|Selector96~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector96~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[1][5]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][5]~regout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_0_func[1][5]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector96~0_combout\);

-- Location: LCCOMB_X14_Y9_N8
\ADC_Manager1|Selector96~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector96~2_combout\ = (\ADC_Manager1|Selector96~1_combout\) # ((\ADC_Manager1|Selector96~0_combout\) # ((\ADC_Manager1|c_long_func_input[11][5]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[11][5]~regout\,
	datab => \ADC_Manager1|Selector96~1_combout\,
	datac => \ADC_Manager1|Selector164~0_combout\,
	datad => \ADC_Manager1|Selector96~0_combout\,
	combout => \ADC_Manager1|Selector96~2_combout\);

-- Location: LCFF_X15_Y11_N3
\ADC_Manager1|c_long_func_input[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector96~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][5]~regout\);

-- Location: LCFF_X14_Y11_N1
\ADC_Manager1|c_preamb_func[36][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[36][5]~regout\);

-- Location: LCCOMB_X14_Y11_N0
\ADC_Manager1|Selector296~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector296~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[36][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[36][5]~regout\,
	combout => \ADC_Manager1|Selector296~0_combout\);

-- Location: LCFF_X15_Y11_N9
\ADC_Manager1|c_long_func_input[36][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector296~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[36][5]~regout\);

-- Location: LCCOMB_X15_Y11_N8
\corr_long|input_function_reduced~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~109_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[36][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[11][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[11][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[36][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~109_combout\);

-- Location: LCFF_X10_Y3_N17
\ADC_Manager1|c_1_func[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][6]~regout\);

-- Location: LCFF_X10_Y7_N13
\ADC_Manager1|c_0_func[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][6]~regout\);

-- Location: LCCOMB_X10_Y7_N12
\ADC_Manager1|Selector95~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector95~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[1][6]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[1][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|c_1_func[1][6]~regout\,
	datac => \ADC_Manager1|c_0_func[1][6]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector95~0_combout\);

-- Location: LCCOMB_X14_Y8_N20
\ADC_Manager1|Selector95~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector95~2_combout\ = (\ADC_Manager1|Selector95~1_combout\) # ((\ADC_Manager1|Selector95~0_combout\) # ((\ADC_Manager1|c_long_func_input[11][6]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector95~1_combout\,
	datab => \ADC_Manager1|Selector95~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[11][6]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector95~2_combout\);

-- Location: LCFF_X17_Y7_N1
\ADC_Manager1|c_long_func_input[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector95~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][6]~regout\);

-- Location: LCFF_X9_Y7_N1
\ADC_Manager1|c_preamb_func[36][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[36][6]~regout\);

-- Location: LCCOMB_X9_Y7_N0
\ADC_Manager1|Selector295~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector295~0_combout\ = (\ADC_Manager1|c_preamb_func[36][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[36][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector295~0_combout\);

-- Location: LCFF_X17_Y7_N3
\ADC_Manager1|c_long_func_input[36][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector295~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[36][6]~regout\);

-- Location: LCCOMB_X17_Y7_N2
\corr_long|input_function_reduced~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~110_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[36][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[11][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[11][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[36][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~110_combout\);

-- Location: LCFF_X9_Y7_N11
\ADC_Manager1|c_preamb_func[36][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[36][7]~regout\);

-- Location: LCCOMB_X9_Y7_N10
\ADC_Manager1|Selector294~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector294~0_combout\ = (\ADC_Manager1|c_preamb_func[36][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[36][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector294~0_combout\);

-- Location: LCFF_X17_Y11_N7
\ADC_Manager1|c_long_func_input[36][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector294~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[36][7]~regout\);

-- Location: LCCOMB_X17_Y11_N6
\corr_long|input_function_reduced~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~111_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[36][7]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[11][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[11][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[36][7]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~111_combout\);

-- Location: DSPMULT_X16_Y11_N0
\corr_long|Mult11|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult11|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult11|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult11|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y11_N8
\corr_long|input_adc_values_reduced~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~112_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(24)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(80)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(80),
	datab => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(24),
	combout => \corr_long|input_adc_values_reduced~112_combout\);

-- Location: LCCOMB_X19_Y7_N28
\corr_long|input_adc_values_reduced~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~113_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(25)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(81)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(81),
	datab => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(25),
	combout => \corr_long|input_adc_values_reduced~113_combout\);

-- Location: LCCOMB_X19_Y7_N2
\corr_long|input_adc_values_reduced~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~114_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(26)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(82)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(82),
	datab => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(26),
	combout => \corr_long|input_adc_values_reduced~114_combout\);

-- Location: LCCOMB_X17_Y11_N4
\corr_long|input_adc_values_reduced~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~115_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(27))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(83))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(27),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(83),
	combout => \corr_long|input_adc_values_reduced~115_combout\);

-- Location: LCCOMB_X19_Y7_N8
\corr_long|input_adc_values_reduced~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~116_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(28)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(84)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(84),
	datab => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(28),
	combout => \corr_long|input_adc_values_reduced~116_combout\);

-- Location: LCCOMB_X12_Y7_N28
\corr_long|input_adc_values_reduced~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~117_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(29))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(85))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(29),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(85),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~117_combout\);

-- Location: LCCOMB_X12_Y7_N22
\corr_long|input_adc_values_reduced~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~118_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(30)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(86)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(86),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(30),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~118_combout\);

-- Location: LCCOMB_X12_Y7_N24
\corr_long|input_adc_values_reduced~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~119_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(31))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(87))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(31),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(87),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~119_combout\);

-- Location: LCCOMB_X6_Y13_N30
\ADC_Manager1|Decoder0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~49_combout\ = (\ADC_Manager1|Decoder0~44_combout\ & (\ADC_Manager1|ram_counter\(0) & (!\ADC_Manager1|ram_counter\(1) & \ADC_Manager1|Decoder0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~44_combout\,
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|Decoder0~26_combout\,
	combout => \ADC_Manager1|Decoder0~49_combout\);

-- Location: LCFF_X8_Y4_N11
\ADC_Manager1|c_preamb_func[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][0]~regout\);

-- Location: LCCOMB_X8_Y4_N10
\ADC_Manager1|Selector93~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector93~1_combout\ = (\ADC_Manager1|c_1_func[0][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[10][0]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[0][0]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[10][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][0]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector93~1_combout\);

-- Location: LCCOMB_X17_Y8_N26
\ADC_Manager1|Selector93~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector93~2_combout\ = (\ADC_Manager1|Selector93~0_combout\) # ((\ADC_Manager1|Selector93~1_combout\) # ((\ADC_Manager1|c_long_func_input[10][0]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector93~0_combout\,
	datab => \ADC_Manager1|Selector93~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[10][0]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector93~2_combout\);

-- Location: LCFF_X17_Y8_N27
\ADC_Manager1|c_long_func_input[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector93~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][0]~regout\);

-- Location: LCCOMB_X4_Y11_N0
\ADC_Manager1|Decoder0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~46_combout\ = (\ADC_Manager1|ram_counter\(1) & \ADC_Manager1|ram_counter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|ram_counter\(5),
	combout => \ADC_Manager1|Decoder0~46_combout\);

-- Location: LCCOMB_X4_Y11_N22
\ADC_Manager1|Decoder0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~47_combout\ = (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder0~46_combout\ & (\ADC_Manager1|Decoder0~22_combout\ & \ADC_Manager1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|Decoder0~46_combout\,
	datac => \ADC_Manager1|Decoder0~22_combout\,
	datad => \ADC_Manager1|Equal0~0_combout\,
	combout => \ADC_Manager1|Decoder0~47_combout\);

-- Location: LCFF_X21_Y4_N13
\ADC_Manager1|c_preamb_func[35][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[35][0]~regout\);

-- Location: LCCOMB_X21_Y4_N12
\ADC_Manager1|Selector293~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector293~0_combout\ = (\ADC_Manager1|c_preamb_func[35][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[35][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector293~0_combout\);

-- Location: LCFF_X17_Y8_N21
\ADC_Manager1|c_long_func_input[35][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector293~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[35][0]~regout\);

-- Location: LCCOMB_X17_Y8_N20
\corr_long|input_function_reduced~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~112_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[35][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[10][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[10][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[35][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~112_combout\);

-- Location: LCCOMB_X5_Y13_N28
\ADC_Manager1|Decoder0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~48_combout\ = (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder0~48_combout\);

-- Location: LCCOMB_X5_Y13_N18
\ADC_Manager1|Decoder2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~17_combout\ = (\ADC_Manager1|Decoder2~3_combout\ & (\ADC_Manager1|Decoder0~48_combout\ & (\ADC_Manager1|Decoder2~0_combout\ & \ADC_Manager1|Decoder2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~3_combout\,
	datab => \ADC_Manager1|Decoder0~48_combout\,
	datac => \ADC_Manager1|Decoder2~0_combout\,
	datad => \ADC_Manager1|Decoder2~1_combout\,
	combout => \ADC_Manager1|Decoder2~17_combout\);

-- Location: LCFF_X8_Y4_N5
\ADC_Manager1|c_0_func[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][1]~regout\);

-- Location: LCCOMB_X7_Y4_N26
\ADC_Manager1|c_1_func[0][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_1_func[0][1]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	combout => \ADC_Manager1|c_1_func[0][1]~feeder_combout\);

-- Location: LCCOMB_X5_Y11_N26
\ADC_Manager1|Decoder1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~11_combout\ = (\ADC_Manager1|Equal0~5_combout\ & (\ADC_Manager1|Equal0~0_combout\ & (\ADC_Manager1|Decoder1~0_combout\ & \ADC_Manager1|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~5_combout\,
	datab => \ADC_Manager1|Equal0~0_combout\,
	datac => \ADC_Manager1|Decoder1~0_combout\,
	datad => \ADC_Manager1|Decoder0~9_combout\,
	combout => \ADC_Manager1|Decoder1~11_combout\);

-- Location: LCFF_X7_Y4_N27
\ADC_Manager1|c_1_func[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_1_func[0][1]~feeder_combout\,
	ena => \ADC_Manager1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][1]~regout\);

-- Location: LCCOMB_X8_Y4_N4
\ADC_Manager1|Selector92~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector92~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[0][1]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[0][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[0][1]~regout\,
	datad => \ADC_Manager1|c_1_func[0][1]~regout\,
	combout => \ADC_Manager1|Selector92~0_combout\);

-- Location: LCCOMB_X9_Y8_N12
\ADC_Manager1|Selector92~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector92~2_combout\ = (\ADC_Manager1|Selector92~1_combout\) # ((\ADC_Manager1|Selector92~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[10][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector92~1_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[10][1]~regout\,
	datad => \ADC_Manager1|Selector92~0_combout\,
	combout => \ADC_Manager1|Selector92~2_combout\);

-- Location: LCFF_X17_Y8_N3
\ADC_Manager1|c_long_func_input[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector92~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][1]~regout\);

-- Location: LCFF_X21_Y4_N7
\ADC_Manager1|c_preamb_func[35][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[35][1]~regout\);

-- Location: LCCOMB_X21_Y4_N6
\ADC_Manager1|Selector292~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector292~0_combout\ = (\ADC_Manager1|c_preamb_func[35][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[35][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector292~0_combout\);

-- Location: LCFF_X17_Y8_N25
\ADC_Manager1|c_long_func_input[35][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector292~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[35][1]~regout\);

-- Location: LCCOMB_X17_Y8_N24
\corr_long|input_function_reduced~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~113_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[35][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[10][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[10][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[35][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~113_combout\);

-- Location: LCFF_X8_Y4_N13
\ADC_Manager1|c_0_func[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][2]~regout\);

-- Location: LCCOMB_X8_Y4_N12
\ADC_Manager1|Selector91~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector91~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[0][2]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[0][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][2]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[0][2]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector91~0_combout\);

-- Location: LCCOMB_X17_Y8_N18
\ADC_Manager1|Selector91~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector91~2_combout\ = (\ADC_Manager1|Selector91~1_combout\) # ((\ADC_Manager1|Selector91~0_combout\) # ((\ADC_Manager1|c_long_func_input[10][2]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector91~1_combout\,
	datab => \ADC_Manager1|Selector91~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[10][2]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector91~2_combout\);

-- Location: LCFF_X17_Y8_N19
\ADC_Manager1|c_long_func_input[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector91~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][2]~regout\);

-- Location: LCFF_X21_Y4_N1
\ADC_Manager1|c_preamb_func[35][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[35][2]~regout\);

-- Location: LCCOMB_X21_Y4_N0
\ADC_Manager1|Selector291~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector291~0_combout\ = (\ADC_Manager1|c_preamb_func[35][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[35][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector291~0_combout\);

-- Location: LCFF_X17_Y8_N1
\ADC_Manager1|c_long_func_input[35][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector291~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[35][2]~regout\);

-- Location: LCCOMB_X17_Y8_N0
\corr_long|input_function_reduced~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~114_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[35][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[10][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[10][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[35][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~114_combout\);

-- Location: LCFF_X21_Y4_N23
\ADC_Manager1|c_preamb_func[35][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[35][3]~regout\);

-- Location: LCCOMB_X21_Y4_N22
\ADC_Manager1|Selector290~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector290~0_combout\ = (\ADC_Manager1|c_preamb_func[35][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[35][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector290~0_combout\);

-- Location: LCFF_X17_Y8_N9
\ADC_Manager1|c_long_func_input[35][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector290~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[35][3]~regout\);

-- Location: LCCOMB_X17_Y8_N8
\corr_long|input_function_reduced~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~115_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[35][3]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[10][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[10][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[35][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~115_combout\);

-- Location: LCFF_X21_Y4_N29
\ADC_Manager1|c_preamb_func[35][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[35][4]~regout\);

-- Location: LCCOMB_X21_Y4_N28
\ADC_Manager1|Selector289~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector289~0_combout\ = (\ADC_Manager1|c_preamb_func[35][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[35][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector289~0_combout\);

-- Location: LCFF_X17_Y7_N27
\ADC_Manager1|c_long_func_input[35][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector289~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[35][4]~regout\);

-- Location: LCCOMB_X17_Y7_N26
\corr_long|input_function_reduced~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~116_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[35][4]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[10][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[10][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[35][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~116_combout\);

-- Location: LCFF_X8_Y11_N5
\ADC_Manager1|c_preamb_func[35][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[35][5]~regout\);

-- Location: LCCOMB_X8_Y11_N4
\ADC_Manager1|Selector288~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector288~0_combout\ = (\ADC_Manager1|c_preamb_func[35][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[35][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector288~0_combout\);

-- Location: LCFF_X15_Y11_N5
\ADC_Manager1|c_long_func_input[35][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector288~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[35][5]~regout\);

-- Location: LCCOMB_X15_Y11_N4
\corr_long|input_function_reduced~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~117_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[35][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[10][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[10][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[35][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~117_combout\);

-- Location: LCFF_X7_Y4_N25
\ADC_Manager1|c_1_func[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][6]~regout\);

-- Location: LCFF_X8_Y4_N29
\ADC_Manager1|c_0_func[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][6]~regout\);

-- Location: LCCOMB_X8_Y4_N28
\ADC_Manager1|Selector87~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector87~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[0][6]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[0][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_1_func[0][6]~regout\,
	datac => \ADC_Manager1|c_0_func[0][6]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector87~0_combout\);

-- Location: LCFF_X8_Y4_N31
\ADC_Manager1|c_preamb_func[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][6]~regout\);

-- Location: LCCOMB_X8_Y4_N30
\ADC_Manager1|Selector87~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector87~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[0][6]~regout\) # ((\ADC_Manager1|c_preamb_func[10][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[10][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[0][6]~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector87~1_combout\);

-- Location: LCCOMB_X9_Y8_N26
\ADC_Manager1|Selector87~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector87~2_combout\ = (\ADC_Manager1|Selector87~0_combout\) # ((\ADC_Manager1|Selector87~1_combout\) # ((\ADC_Manager1|c_long_func_input[10][6]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[10][6]~regout\,
	datab => \ADC_Manager1|Selector87~0_combout\,
	datac => \ADC_Manager1|Selector87~1_combout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector87~2_combout\);

-- Location: LCFF_X15_Y11_N1
\ADC_Manager1|c_long_func_input[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector87~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][6]~regout\);

-- Location: LCCOMB_X15_Y11_N0
\corr_long|input_function_reduced~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~118_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[35][6]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[10][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[35][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[10][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~118_combout\);

-- Location: LCCOMB_X7_Y4_N6
\ADC_Manager1|c_1_func[0][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_1_func[0][7]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	combout => \ADC_Manager1|c_1_func[0][7]~feeder_combout\);

-- Location: LCFF_X7_Y4_N7
\ADC_Manager1|c_1_func[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_1_func[0][7]~feeder_combout\,
	ena => \ADC_Manager1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][7]~regout\);

-- Location: LCFF_X8_Y4_N19
\ADC_Manager1|c_preamb_func[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][7]~regout\);

-- Location: LCCOMB_X8_Y4_N18
\ADC_Manager1|Selector86~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector86~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[0][7]~regout\) # ((\ADC_Manager1|c_preamb_func[10][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[10][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[0][7]~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector86~1_combout\);

-- Location: LCFF_X8_Y4_N17
\ADC_Manager1|c_0_func[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][7]~regout\);

-- Location: LCCOMB_X8_Y4_N16
\ADC_Manager1|Selector86~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector86~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[0][7]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[0][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_1_func[0][7]~regout\,
	datac => \ADC_Manager1|c_0_func[0][7]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector86~0_combout\);

-- Location: LCCOMB_X8_Y8_N6
\ADC_Manager1|Selector86~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector86~2_combout\ = (\ADC_Manager1|Selector86~1_combout\) # ((\ADC_Manager1|Selector86~0_combout\) # ((\ADC_Manager1|c_long_func_input[10][7]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[10][7]~regout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|Selector86~0_combout\,
	combout => \ADC_Manager1|Selector86~2_combout\);

-- Location: LCFF_X17_Y11_N9
\ADC_Manager1|c_long_func_input[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector86~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][7]~regout\);

-- Location: LCFF_X8_Y11_N13
\ADC_Manager1|c_preamb_func[35][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[35][7]~regout\);

-- Location: LCCOMB_X8_Y11_N12
\ADC_Manager1|Selector286~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector286~0_combout\ = (\ADC_Manager1|c_preamb_func[35][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[35][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector286~0_combout\);

-- Location: LCFF_X17_Y11_N15
\ADC_Manager1|c_long_func_input[35][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector286~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[35][7]~regout\);

-- Location: LCCOMB_X17_Y11_N14
\corr_long|input_function_reduced~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~119_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[35][7]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[10][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[10][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[35][7]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~119_combout\);

-- Location: DSPMULT_X16_Y11_N1
\corr_long|Mult10|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult10|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult10|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult10|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y11_N20
\corr_long|Add9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~4_combout\ = ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add9~3\)))) # (GND)
-- \corr_long|Add9~5\ = CARRY((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add9~3\))) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add9~3\,
	combout => \corr_long|Add9~4_combout\,
	cout => \corr_long|Add9~5\);

-- Location: LCCOMB_X19_Y11_N30
\corr_long|Add9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~14_combout\ = (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add9~13\ & VCC)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add9~13\)))) # 
-- (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add9~13\)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add9~13\) # (GND)))))
-- \corr_long|Add9~15\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add9~13\)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add9~13\) # 
-- (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add9~13\,
	combout => \corr_long|Add9~14_combout\,
	cout => \corr_long|Add9~15\);

-- Location: LCCOMB_X19_Y10_N0
\corr_long|Add9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~16_combout\ = ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add9~15\)))) # (GND)
-- \corr_long|Add9~17\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add9~15\))) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add9~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add9~15\,
	combout => \corr_long|Add9~16_combout\,
	cout => \corr_long|Add9~17\);

-- Location: LCCOMB_X19_Y10_N2
\corr_long|Add9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~18_combout\ = (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add9~17\ & VCC)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add9~17\)))) # 
-- (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add9~17\)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add9~17\) # (GND)))))
-- \corr_long|Add9~19\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add9~17\)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add9~17\) # 
-- (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add9~17\,
	combout => \corr_long|Add9~18_combout\,
	cout => \corr_long|Add9~19\);

-- Location: LCCOMB_X19_Y10_N8
\corr_long|Add9~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~24_combout\ = ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add9~23\)))) # (GND)
-- \corr_long|Add9~25\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add9~23\))) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult11|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add9~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add9~23\,
	combout => \corr_long|Add9~24_combout\,
	cout => \corr_long|Add9~25\);

-- Location: LCCOMB_X19_Y10_N10
\corr_long|Add9~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~26_combout\ = (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add9~25\ & VCC)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\corr_long|Add9~25\)))) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add9~25\)) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add9~25\) # 
-- (GND)))))
-- \corr_long|Add9~27\ = CARRY((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add9~25\)) # (!\corr_long|Mult10|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add9~25\) # 
-- (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add9~25\,
	combout => \corr_long|Add9~26_combout\,
	cout => \corr_long|Add9~27\);

-- Location: LCCOMB_X19_Y10_N12
\corr_long|Add9~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add9~28_combout\ = ((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add9~27\)))) # (GND)
-- \corr_long|Add9~29\ = CARRY((\corr_long|Mult11|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult10|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add9~27\))) # (!\corr_long|Mult11|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult10|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add9~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult11|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult10|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add9~27\,
	combout => \corr_long|Add9~28_combout\,
	cout => \corr_long|Add9~29\);

-- Location: LCCOMB_X18_Y11_N14
\corr_long|Add10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~0_combout\ = (\corr_long|Add9~0_combout\ & (\corr_long|Add11~0_combout\ $ (VCC))) # (!\corr_long|Add9~0_combout\ & (\corr_long|Add11~0_combout\ & VCC))
-- \corr_long|Add10~1\ = CARRY((\corr_long|Add9~0_combout\ & \corr_long|Add11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~0_combout\,
	datab => \corr_long|Add11~0_combout\,
	datad => VCC,
	combout => \corr_long|Add10~0_combout\,
	cout => \corr_long|Add10~1\);

-- Location: LCCOMB_X18_Y11_N16
\corr_long|Add10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~2_combout\ = (\corr_long|Add9~2_combout\ & ((\corr_long|Add11~2_combout\ & (\corr_long|Add10~1\ & VCC)) # (!\corr_long|Add11~2_combout\ & (!\corr_long|Add10~1\)))) # (!\corr_long|Add9~2_combout\ & ((\corr_long|Add11~2_combout\ & 
-- (!\corr_long|Add10~1\)) # (!\corr_long|Add11~2_combout\ & ((\corr_long|Add10~1\) # (GND)))))
-- \corr_long|Add10~3\ = CARRY((\corr_long|Add9~2_combout\ & (!\corr_long|Add11~2_combout\ & !\corr_long|Add10~1\)) # (!\corr_long|Add9~2_combout\ & ((!\corr_long|Add10~1\) # (!\corr_long|Add11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~2_combout\,
	datab => \corr_long|Add11~2_combout\,
	datad => VCC,
	cin => \corr_long|Add10~1\,
	combout => \corr_long|Add10~2_combout\,
	cout => \corr_long|Add10~3\);

-- Location: LCCOMB_X18_Y11_N18
\corr_long|Add10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~4_combout\ = ((\corr_long|Add11~4_combout\ $ (\corr_long|Add9~4_combout\ $ (!\corr_long|Add10~3\)))) # (GND)
-- \corr_long|Add10~5\ = CARRY((\corr_long|Add11~4_combout\ & ((\corr_long|Add9~4_combout\) # (!\corr_long|Add10~3\))) # (!\corr_long|Add11~4_combout\ & (\corr_long|Add9~4_combout\ & !\corr_long|Add10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add11~4_combout\,
	datab => \corr_long|Add9~4_combout\,
	datad => VCC,
	cin => \corr_long|Add10~3\,
	combout => \corr_long|Add10~4_combout\,
	cout => \corr_long|Add10~5\);

-- Location: LCCOMB_X18_Y11_N30
\corr_long|Add10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~16_combout\ = ((\corr_long|Add11~16_combout\ $ (\corr_long|Add9~16_combout\ $ (!\corr_long|Add10~15\)))) # (GND)
-- \corr_long|Add10~17\ = CARRY((\corr_long|Add11~16_combout\ & ((\corr_long|Add9~16_combout\) # (!\corr_long|Add10~15\))) # (!\corr_long|Add11~16_combout\ & (\corr_long|Add9~16_combout\ & !\corr_long|Add10~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add11~16_combout\,
	datab => \corr_long|Add9~16_combout\,
	datad => VCC,
	cin => \corr_long|Add10~15\,
	combout => \corr_long|Add10~16_combout\,
	cout => \corr_long|Add10~17\);

-- Location: LCCOMB_X18_Y10_N2
\corr_long|Add10~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~20_combout\ = ((\corr_long|Add9~20_combout\ $ (\corr_long|Add11~20_combout\ $ (!\corr_long|Add10~19\)))) # (GND)
-- \corr_long|Add10~21\ = CARRY((\corr_long|Add9~20_combout\ & ((\corr_long|Add11~20_combout\) # (!\corr_long|Add10~19\))) # (!\corr_long|Add9~20_combout\ & (\corr_long|Add11~20_combout\ & !\corr_long|Add10~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~20_combout\,
	datab => \corr_long|Add11~20_combout\,
	datad => VCC,
	cin => \corr_long|Add10~19\,
	combout => \corr_long|Add10~20_combout\,
	cout => \corr_long|Add10~21\);

-- Location: LCCOMB_X18_Y10_N10
\corr_long|Add10~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~28_combout\ = ((\corr_long|Add11~28_combout\ $ (\corr_long|Add9~28_combout\ $ (!\corr_long|Add10~27\)))) # (GND)
-- \corr_long|Add10~29\ = CARRY((\corr_long|Add11~28_combout\ & ((\corr_long|Add9~28_combout\) # (!\corr_long|Add10~27\))) # (!\corr_long|Add11~28_combout\ & (\corr_long|Add9~28_combout\ & !\corr_long|Add10~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add11~28_combout\,
	datab => \corr_long|Add9~28_combout\,
	datad => VCC,
	cin => \corr_long|Add10~27\,
	combout => \corr_long|Add10~28_combout\,
	cout => \corr_long|Add10~29\);

-- Location: LCCOMB_X18_Y10_N14
\corr_long|Add10~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~32_combout\ = ((\corr_long|Add9~32_combout\ $ (\corr_long|Add11~32_combout\ $ (!\corr_long|Add10~31\)))) # (GND)
-- \corr_long|Add10~33\ = CARRY((\corr_long|Add9~32_combout\ & ((\corr_long|Add11~32_combout\) # (!\corr_long|Add10~31\))) # (!\corr_long|Add9~32_combout\ & (\corr_long|Add11~32_combout\ & !\corr_long|Add10~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add9~32_combout\,
	datab => \corr_long|Add11~32_combout\,
	datad => VCC,
	cin => \corr_long|Add10~31\,
	combout => \corr_long|Add10~32_combout\,
	cout => \corr_long|Add10~33\);

-- Location: LCCOMB_X18_Y10_N16
\corr_long|Add10~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add10~34_combout\ = \corr_long|Add10~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add10~33\,
	combout => \corr_long|Add10~34_combout\);

-- Location: LCCOMB_X15_Y6_N22
\corr_long|input_adc_values_reduced~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~136_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(0))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(0),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(56),
	combout => \corr_long|input_adc_values_reduced~136_combout\);

-- Location: LCCOMB_X12_Y6_N8
\corr_long|input_adc_values_reduced~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~137_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(1)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(57),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(1),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~137_combout\);

-- Location: LCCOMB_X12_Y6_N18
\corr_long|input_adc_values_reduced~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~138_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(2)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(58),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(2),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~138_combout\);

-- Location: LCCOMB_X12_Y6_N16
\corr_long|input_adc_values_reduced~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~139_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(3))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(3),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(59),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~139_combout\);

-- Location: LCCOMB_X12_Y9_N12
\corr_long|input_adc_values_reduced~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~140_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(4)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(60),
	datac => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(4),
	combout => \corr_long|input_adc_values_reduced~140_combout\);

-- Location: LCCOMB_X12_Y9_N6
\corr_long|input_adc_values_reduced~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~141_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(5)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(61),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(5),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~141_combout\);

-- Location: LCCOMB_X12_Y9_N8
\corr_long|input_adc_values_reduced~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~142_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(6))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(6),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(62),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~142_combout\);

-- Location: LCCOMB_X15_Y9_N6
\corr_long|input_adc_values_reduced~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~143_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(7)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(63),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(7),
	combout => \corr_long|input_adc_values_reduced~143_combout\);

-- Location: LCCOMB_X4_Y12_N28
\ADC_Manager1|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~4_combout\ = (!\ADC_Manager1|ram_counter\(31) & (\ADC_Manager1|LessThan2~10_combout\ & (\ADC_Manager1|Decoder2~0_combout\ & \ADC_Manager1|LessThan2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(31),
	datab => \ADC_Manager1|LessThan2~10_combout\,
	datac => \ADC_Manager1|Decoder2~0_combout\,
	datad => \ADC_Manager1|LessThan2~1_combout\,
	combout => \ADC_Manager1|Decoder0~4_combout\);

-- Location: LCCOMB_X4_Y11_N30
\ADC_Manager1|Decoder0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~56_combout\ = (\ADC_Manager1|Decoder0~55_combout\ & (!\ADC_Manager1|ram_counter\(4) & (\ADC_Manager1|Decoder0~4_combout\ & \ADC_Manager1|Decoder0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~55_combout\,
	datab => \ADC_Manager1|ram_counter\(4),
	datac => \ADC_Manager1|Decoder0~4_combout\,
	datad => \ADC_Manager1|Decoder0~46_combout\,
	combout => \ADC_Manager1|Decoder0~56_combout\);

-- Location: LCFF_X9_Y9_N17
\ADC_Manager1|c_preamb_func[32][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[32][0]~regout\);

-- Location: LCCOMB_X9_Y9_N16
\ADC_Manager1|Selector269~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector269~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[32][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[32][0]~regout\,
	combout => \ADC_Manager1|Selector269~0_combout\);

-- Location: LCFF_X17_Y9_N7
\ADC_Manager1|c_long_func_input[32][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector269~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[32][0]~regout\);

-- Location: LCCOMB_X6_Y13_N22
\ADC_Manager1|Decoder0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~57_combout\ = (\ADC_Manager1|Decoder0~26_combout\ & (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder0~0_combout\ & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~26_combout\,
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder0~0_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~57_combout\);

-- Location: LCFF_X10_Y9_N17
\ADC_Manager1|c_preamb_func[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][0]~regout\);

-- Location: LCCOMB_X6_Y5_N28
\ADC_Manager1|Decoder2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~9_combout\ = (\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder2~8_combout\ & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder2~8_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder2~9_combout\);

-- Location: LCFF_X10_Y3_N25
\ADC_Manager1|c_0_func[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][0]~regout\);

-- Location: LCCOMB_X10_Y9_N16
\ADC_Manager1|Selector69~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector69~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[7][0]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[7][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[7][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[7][0]~regout\,
	datad => \ADC_Manager1|c_0_func[7][0]~regout\,
	combout => \ADC_Manager1|Selector69~1_combout\);

-- Location: LCCOMB_X17_Y9_N0
\ADC_Manager1|Selector69~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector69~2_combout\ = (\ADC_Manager1|Selector69~0_combout\) # ((\ADC_Manager1|Selector69~1_combout\) # ((\ADC_Manager1|c_long_func_input[7][0]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector69~0_combout\,
	datab => \ADC_Manager1|Selector69~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[7][0]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector69~2_combout\);

-- Location: LCFF_X17_Y9_N1
\ADC_Manager1|c_long_func_input[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector69~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[7][0]~regout\);

-- Location: LCCOMB_X17_Y9_N6
\corr_long|input_function_reduced~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~136_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[32][0]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[7][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[32][0]~regout\,
	datad => \ADC_Manager1|c_long_func_input[7][0]~regout\,
	combout => \corr_long|input_function_reduced~136_combout\);

-- Location: LCFF_X9_Y9_N15
\ADC_Manager1|c_preamb_func[32][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[32][1]~regout\);

-- Location: LCCOMB_X9_Y9_N14
\ADC_Manager1|Selector268~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector268~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[32][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[32][1]~regout\,
	combout => \ADC_Manager1|Selector268~0_combout\);

-- Location: LCFF_X17_Y9_N11
\ADC_Manager1|c_long_func_input[32][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector268~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[32][1]~regout\);

-- Location: LCFF_X10_Y9_N7
\ADC_Manager1|c_preamb_func[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][1]~regout\);

-- Location: LCFF_X10_Y3_N3
\ADC_Manager1|c_0_func[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][1]~regout\);

-- Location: LCCOMB_X10_Y9_N6
\ADC_Manager1|Selector68~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector68~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[7][1]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[7][1]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[7][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[7][1]~regout\,
	datad => \ADC_Manager1|c_0_func[7][1]~regout\,
	combout => \ADC_Manager1|Selector68~1_combout\);

-- Location: LCCOMB_X17_Y9_N28
\ADC_Manager1|Selector68~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector68~2_combout\ = (\ADC_Manager1|Selector68~0_combout\) # ((\ADC_Manager1|Selector68~1_combout\) # ((\ADC_Manager1|c_long_func_input[7][1]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector68~0_combout\,
	datab => \ADC_Manager1|Selector68~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[7][1]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector68~2_combout\);

-- Location: LCFF_X17_Y9_N29
\ADC_Manager1|c_long_func_input[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector68~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[7][1]~regout\);

-- Location: LCCOMB_X17_Y9_N10
\corr_long|input_function_reduced~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~137_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[32][1]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[7][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[32][1]~regout\,
	datad => \ADC_Manager1|c_long_func_input[7][1]~regout\,
	combout => \corr_long|input_function_reduced~137_combout\);

-- Location: LCFF_X9_Y9_N25
\ADC_Manager1|c_preamb_func[32][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[32][2]~regout\);

-- Location: LCCOMB_X9_Y9_N24
\ADC_Manager1|Selector267~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector267~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[32][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[32][2]~regout\,
	combout => \ADC_Manager1|Selector267~0_combout\);

-- Location: LCFF_X17_Y9_N19
\ADC_Manager1|c_long_func_input[32][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector267~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[32][2]~regout\);

-- Location: LCFF_X10_Y9_N25
\ADC_Manager1|c_preamb_func[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][2]~regout\);

-- Location: LCFF_X10_Y3_N21
\ADC_Manager1|c_0_func[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][2]~regout\);

-- Location: LCCOMB_X10_Y9_N24
\ADC_Manager1|Selector67~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector67~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[7][2]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[7][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[7][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[7][2]~regout\,
	datad => \ADC_Manager1|c_0_func[7][2]~regout\,
	combout => \ADC_Manager1|Selector67~1_combout\);

-- Location: LCCOMB_X17_Y9_N12
\ADC_Manager1|Selector67~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector67~2_combout\ = (\ADC_Manager1|Selector67~0_combout\) # ((\ADC_Manager1|Selector67~1_combout\) # ((\ADC_Manager1|c_long_func_input[7][2]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector67~0_combout\,
	datab => \ADC_Manager1|Selector67~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[7][2]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector67~2_combout\);

-- Location: LCFF_X17_Y9_N13
\ADC_Manager1|c_long_func_input[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector67~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[7][2]~regout\);

-- Location: LCCOMB_X17_Y9_N18
\corr_long|input_function_reduced~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~138_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[32][2]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[7][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[32][2]~regout\,
	datad => \ADC_Manager1|c_long_func_input[7][2]~regout\,
	combout => \corr_long|input_function_reduced~138_combout\);

-- Location: LCFF_X9_Y9_N27
\ADC_Manager1|c_preamb_func[32][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[32][3]~regout\);

-- Location: LCCOMB_X9_Y9_N26
\ADC_Manager1|Selector266~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector266~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[32][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[32][3]~regout\,
	combout => \ADC_Manager1|Selector266~0_combout\);

-- Location: LCFF_X17_Y9_N27
\ADC_Manager1|c_long_func_input[32][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector266~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[32][3]~regout\);

-- Location: LCFF_X10_Y9_N23
\ADC_Manager1|c_preamb_func[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][3]~regout\);

-- Location: LCFF_X10_Y3_N23
\ADC_Manager1|c_0_func[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][3]~regout\);

-- Location: LCCOMB_X10_Y9_N22
\ADC_Manager1|Selector66~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector66~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[7][3]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[7][3]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[7][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[7][3]~regout\,
	datad => \ADC_Manager1|c_0_func[7][3]~regout\,
	combout => \ADC_Manager1|Selector66~1_combout\);

-- Location: LCCOMB_X18_Y9_N18
\ADC_Manager1|Selector66~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector66~2_combout\ = (\ADC_Manager1|Selector66~0_combout\) # ((\ADC_Manager1|Selector66~1_combout\) # ((\ADC_Manager1|c_long_func_input[7][3]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector66~0_combout\,
	datab => \ADC_Manager1|Selector66~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[7][3]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector66~2_combout\);

-- Location: LCFF_X18_Y9_N19
\ADC_Manager1|c_long_func_input[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector66~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[7][3]~regout\);

-- Location: LCCOMB_X17_Y9_N26
\corr_long|input_function_reduced~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~139_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[32][3]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[7][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[32][3]~regout\,
	datad => \ADC_Manager1|c_long_func_input[7][3]~regout\,
	combout => \corr_long|input_function_reduced~139_combout\);

-- Location: LCFF_X9_Y9_N1
\ADC_Manager1|c_preamb_func[32][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[32][4]~regout\);

-- Location: LCCOMB_X9_Y9_N0
\ADC_Manager1|Selector265~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector265~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[32][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[32][4]~regout\,
	combout => \ADC_Manager1|Selector265~0_combout\);

-- Location: LCFF_X17_Y9_N21
\ADC_Manager1|c_long_func_input[32][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector265~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[32][4]~regout\);

-- Location: LCFF_X10_Y3_N29
\ADC_Manager1|c_0_func[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][4]~regout\);

-- Location: LCCOMB_X6_Y5_N10
\ADC_Manager1|Decoder1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~4_combout\ = (\ADC_Manager1|Decoder1~2_combout\ & (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder1~2_combout\,
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder1~4_combout\);

-- Location: LCFF_X10_Y9_N21
\ADC_Manager1|c_1_func[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][4]~regout\);

-- Location: LCCOMB_X10_Y9_N20
\ADC_Manager1|Selector65~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector65~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[7][4]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[7][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[7][4]~regout\,
	datac => \ADC_Manager1|c_1_func[7][4]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector65~0_combout\);

-- Location: LCCOMB_X18_Y9_N20
\ADC_Manager1|Selector65~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector65~2_combout\ = (\ADC_Manager1|Selector65~1_combout\) # ((\ADC_Manager1|Selector65~0_combout\) # ((\ADC_Manager1|c_long_func_input[7][4]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector65~1_combout\,
	datab => \ADC_Manager1|Selector65~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[7][4]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector65~2_combout\);

-- Location: LCFF_X18_Y9_N21
\ADC_Manager1|c_long_func_input[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector65~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[7][4]~regout\);

-- Location: LCCOMB_X17_Y9_N20
\corr_long|input_function_reduced~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~140_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[32][4]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[7][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[32][4]~regout\,
	datad => \ADC_Manager1|c_long_func_input[7][4]~regout\,
	combout => \corr_long|input_function_reduced~140_combout\);

-- Location: LCFF_X9_Y9_N23
\ADC_Manager1|c_preamb_func[32][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[32][5]~regout\);

-- Location: LCCOMB_X9_Y9_N22
\ADC_Manager1|Selector264~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector264~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[32][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[32][5]~regout\,
	combout => \ADC_Manager1|Selector264~0_combout\);

-- Location: LCFF_X17_Y9_N31
\ADC_Manager1|c_long_func_input[32][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector264~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[32][5]~regout\);

-- Location: LCFF_X10_Y9_N3
\ADC_Manager1|c_preamb_func[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][5]~regout\);

-- Location: LCFF_X10_Y3_N31
\ADC_Manager1|c_0_func[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][5]~regout\);

-- Location: LCCOMB_X10_Y9_N2
\ADC_Manager1|Selector64~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector64~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[7][5]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[7][5]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[7][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[7][5]~regout\,
	datad => \ADC_Manager1|c_0_func[7][5]~regout\,
	combout => \ADC_Manager1|Selector64~1_combout\);

-- Location: LCCOMB_X18_Y9_N6
\ADC_Manager1|Selector64~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector64~2_combout\ = (\ADC_Manager1|Selector64~0_combout\) # ((\ADC_Manager1|Selector64~1_combout\) # ((\ADC_Manager1|c_long_func_input[7][5]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector64~0_combout\,
	datab => \ADC_Manager1|Selector64~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[7][5]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector64~2_combout\);

-- Location: LCFF_X18_Y9_N7
\ADC_Manager1|c_long_func_input[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector64~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[7][5]~regout\);

-- Location: LCCOMB_X17_Y9_N30
\corr_long|input_function_reduced~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~141_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[32][5]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[7][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[32][5]~regout\,
	datad => \ADC_Manager1|c_long_func_input[7][5]~regout\,
	combout => \corr_long|input_function_reduced~141_combout\);

-- Location: LCFF_X9_Y9_N9
\ADC_Manager1|c_preamb_func[32][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[32][6]~regout\);

-- Location: LCCOMB_X9_Y9_N8
\ADC_Manager1|Selector263~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector263~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[32][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[32][6]~regout\,
	combout => \ADC_Manager1|Selector263~0_combout\);

-- Location: LCFF_X17_Y9_N25
\ADC_Manager1|c_long_func_input[32][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector263~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[32][6]~regout\);

-- Location: LCFF_X10_Y9_N1
\ADC_Manager1|c_preamb_func[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][6]~regout\);

-- Location: LCCOMB_X10_Y9_N0
\ADC_Manager1|Selector63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector63~1_combout\ = (\ADC_Manager1|c_0_func[7][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[7][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[7][6]~regout\ & (((\ADC_Manager1|c_preamb_func[7][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[7][6]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[7][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector63~1_combout\);

-- Location: LCCOMB_X18_Y9_N12
\ADC_Manager1|Selector63~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector63~2_combout\ = (\ADC_Manager1|Selector63~0_combout\) # ((\ADC_Manager1|Selector63~1_combout\) # ((\ADC_Manager1|c_long_func_input[7][6]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector63~0_combout\,
	datab => \ADC_Manager1|Selector63~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[7][6]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector63~2_combout\);

-- Location: LCFF_X18_Y9_N13
\ADC_Manager1|c_long_func_input[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector63~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[7][6]~regout\);

-- Location: LCCOMB_X17_Y9_N24
\corr_long|input_function_reduced~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~142_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[32][6]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[7][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[32][6]~regout\,
	datad => \ADC_Manager1|c_long_func_input[7][6]~regout\,
	combout => \corr_long|input_function_reduced~142_combout\);

-- Location: LCFF_X8_Y11_N7
\ADC_Manager1|c_preamb_func[32][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[32][7]~regout\);

-- Location: LCCOMB_X8_Y11_N6
\ADC_Manager1|Selector262~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector262~0_combout\ = (\ADC_Manager1|c_preamb_func[32][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[32][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector262~0_combout\);

-- Location: LCFF_X17_Y9_N3
\ADC_Manager1|c_long_func_input[32][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector262~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[32][7]~regout\);

-- Location: LCCOMB_X21_Y11_N18
\ADC_Manager1|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux40~0_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Mux40~0_combout\);

-- Location: LCFF_X10_Y9_N31
\ADC_Manager1|c_1_func[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][7]~regout\);

-- Location: LCCOMB_X10_Y9_N30
\ADC_Manager1|Selector62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector62~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[7][7]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[7][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[7][7]~regout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[7][7]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector62~0_combout\);

-- Location: LCFF_X10_Y9_N19
\ADC_Manager1|c_preamb_func[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][7]~regout\);

-- Location: LCFF_X10_Y3_N15
\ADC_Manager1|c_0_func[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][7]~regout\);

-- Location: LCCOMB_X10_Y9_N18
\ADC_Manager1|Selector62~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector62~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[7][7]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[7][7]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[7][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[7][7]~regout\,
	datad => \ADC_Manager1|c_0_func[7][7]~regout\,
	combout => \ADC_Manager1|Selector62~1_combout\);

-- Location: LCCOMB_X18_Y9_N2
\ADC_Manager1|Selector62~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector62~2_combout\ = (\ADC_Manager1|Selector62~0_combout\) # ((\ADC_Manager1|Selector62~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[7][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector62~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[7][7]~regout\,
	datad => \ADC_Manager1|Selector62~1_combout\,
	combout => \ADC_Manager1|Selector62~2_combout\);

-- Location: LCFF_X18_Y9_N3
\ADC_Manager1|c_long_func_input[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector62~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[7][7]~regout\);

-- Location: LCCOMB_X17_Y9_N2
\corr_long|input_function_reduced~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~143_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[32][7]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[7][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[32][7]~regout\,
	datad => \ADC_Manager1|c_long_func_input[7][7]~regout\,
	combout => \corr_long|input_function_reduced~143_combout\);

-- Location: DSPMULT_X16_Y9_N1
\corr_long|Mult7|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult7|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult7|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult7|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X12_Y6_N10
\corr_long|input_adc_values_reduced~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~144_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(120)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(48),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(120),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~144_combout\);

-- Location: LCCOMB_X12_Y6_N24
\corr_long|input_adc_values_reduced~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~145_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(121))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(121),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(49),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~145_combout\);

-- Location: LCCOMB_X12_Y9_N10
\corr_long|input_adc_values_reduced~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~146_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(122))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(122),
	datac => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(50),
	combout => \corr_long|input_adc_values_reduced~146_combout\);

-- Location: LCCOMB_X15_Y5_N2
\corr_long|input_adc_values_reduced~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~147_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(123))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(123),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(51),
	combout => \corr_long|input_adc_values_reduced~147_combout\);

-- Location: LCCOMB_X15_Y5_N24
\corr_long|input_adc_values_reduced~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~148_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(124))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(124),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(52),
	combout => \corr_long|input_adc_values_reduced~148_combout\);

-- Location: LCCOMB_X15_Y5_N6
\corr_long|input_adc_values_reduced~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~149_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(125))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(125),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(53),
	combout => \corr_long|input_adc_values_reduced~149_combout\);

-- Location: LCCOMB_X15_Y5_N16
\corr_long|input_adc_values_reduced~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~150_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(126))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(126),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(54),
	combout => \corr_long|input_adc_values_reduced~150_combout\);

-- Location: LCCOMB_X14_Y9_N12
\corr_long|input_adc_values_reduced~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~151_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(127)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(55),
	datac => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(127),
	combout => \corr_long|input_adc_values_reduced~151_combout\);

-- Location: LCCOMB_X6_Y5_N4
\ADC_Manager1|Decoder2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~10_combout\ = (\ADC_Manager1|ram_counter\(2) & (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder2~8_combout\ & \ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder2~8_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder2~10_combout\);

-- Location: LCFF_X8_Y5_N5
\ADC_Manager1|c_0_func[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][0]~regout\);

-- Location: LCCOMB_X6_Y13_N4
\ADC_Manager1|Decoder0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~59_combout\ = (\ADC_Manager1|Decoder0~13_combout\ & (\ADC_Manager1|ram_counter\(0) & (!\ADC_Manager1|ram_counter\(5) & \ADC_Manager1|Decoder0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~13_combout\,
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|Decoder0~26_combout\,
	combout => \ADC_Manager1|Decoder0~59_combout\);

-- Location: LCFF_X9_Y9_N3
\ADC_Manager1|c_preamb_func[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][0]~regout\);

-- Location: LCCOMB_X9_Y9_N2
\ADC_Manager1|Selector61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector61~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[6][0]~regout\) # ((\ADC_Manager1|c_0_func[6][0]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[6][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[6][0]~regout\,
	datac => \ADC_Manager1|c_preamb_func[6][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector61~1_combout\);

-- Location: LCCOMB_X6_Y5_N26
\ADC_Manager1|Decoder1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~5_combout\ = (\ADC_Manager1|Decoder1~2_combout\ & (\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder1~2_combout\,
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder1~5_combout\);

-- Location: LCFF_X8_Y5_N23
\ADC_Manager1|c_1_func[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][0]~regout\);

-- Location: LCCOMB_X8_Y5_N22
\ADC_Manager1|Selector61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector61~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[6][0]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[6][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|c_0_func[6][0]~regout\,
	datac => \ADC_Manager1|c_1_func[6][0]~regout\,
	datad => \ADC_Manager1|Mux40~0_combout\,
	combout => \ADC_Manager1|Selector61~0_combout\);

-- Location: LCCOMB_X19_Y9_N26
\ADC_Manager1|Selector61~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector61~2_combout\ = (\ADC_Manager1|Selector61~1_combout\) # ((\ADC_Manager1|Selector61~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[6][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector61~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[6][0]~regout\,
	datad => \ADC_Manager1|Selector61~0_combout\,
	combout => \ADC_Manager1|Selector61~2_combout\);

-- Location: LCFF_X19_Y9_N27
\ADC_Manager1|c_long_func_input[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector61~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[6][0]~regout\);

-- Location: LCCOMB_X5_Y11_N16
\ADC_Manager1|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~5_combout\ = (!\ADC_Manager1|ram_counter\(2) & (!\ADC_Manager1|ram_counter\(3) & \ADC_Manager1|ram_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datac => \ADC_Manager1|ram_counter\(3),
	datad => \ADC_Manager1|ram_counter\(5),
	combout => \ADC_Manager1|Decoder0~5_combout\);

-- Location: LCCOMB_X5_Y11_N22
\ADC_Manager1|Decoder0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~58_combout\ = (!\ADC_Manager1|ram_counter\(4) & (\ADC_Manager1|Decoder0~8_combout\ & (\ADC_Manager1|Decoder0~5_combout\ & \ADC_Manager1|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(4),
	datab => \ADC_Manager1|Decoder0~8_combout\,
	datac => \ADC_Manager1|Decoder0~5_combout\,
	datad => \ADC_Manager1|Decoder0~4_combout\,
	combout => \ADC_Manager1|Decoder0~58_combout\);

-- Location: LCFF_X9_Y5_N9
\ADC_Manager1|c_preamb_func[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[31][0]~regout\);

-- Location: LCCOMB_X9_Y5_N8
\ADC_Manager1|Selector261~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector261~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[31][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[31][0]~regout\,
	combout => \ADC_Manager1|Selector261~0_combout\);

-- Location: LCFF_X19_Y9_N25
\ADC_Manager1|c_long_func_input[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector261~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[31][0]~regout\);

-- Location: LCCOMB_X19_Y9_N24
\corr_long|input_function_reduced~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~144_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[31][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[6][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[6][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[31][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~144_combout\);

-- Location: LCFF_X9_Y5_N15
\ADC_Manager1|c_preamb_func[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[31][1]~regout\);

-- Location: LCCOMB_X9_Y5_N14
\ADC_Manager1|Selector260~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector260~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[31][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[31][1]~regout\,
	combout => \ADC_Manager1|Selector260~0_combout\);

-- Location: LCFF_X15_Y9_N15
\ADC_Manager1|c_long_func_input[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector260~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[31][1]~regout\);

-- Location: LCCOMB_X15_Y9_N14
\corr_long|input_function_reduced~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~145_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[31][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[6][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[31][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~145_combout\);

-- Location: LCFF_X8_Y5_N15
\ADC_Manager1|c_1_func[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][2]~regout\);

-- Location: LCFF_X8_Y5_N25
\ADC_Manager1|c_0_func[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][2]~regout\);

-- Location: LCCOMB_X8_Y5_N14
\ADC_Manager1|Selector59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector59~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[6][2]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[6][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[6][2]~regout\,
	datad => \ADC_Manager1|c_0_func[6][2]~regout\,
	combout => \ADC_Manager1|Selector59~0_combout\);

-- Location: LCFF_X9_Y9_N31
\ADC_Manager1|c_preamb_func[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][2]~regout\);

-- Location: LCCOMB_X9_Y9_N30
\ADC_Manager1|Selector59~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector59~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[6][2]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[6][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[6][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[6][2]~regout\,
	datad => \ADC_Manager1|c_0_func[6][2]~regout\,
	combout => \ADC_Manager1|Selector59~1_combout\);

-- Location: LCCOMB_X8_Y9_N8
\ADC_Manager1|Selector59~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector59~2_combout\ = (\ADC_Manager1|Selector59~0_combout\) # ((\ADC_Manager1|Selector59~1_combout\) # ((\ADC_Manager1|c_long_func_input[6][2]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][2]~regout\,
	datab => \ADC_Manager1|Selector59~0_combout\,
	datac => \ADC_Manager1|Selector164~0_combout\,
	datad => \ADC_Manager1|Selector59~1_combout\,
	combout => \ADC_Manager1|Selector59~2_combout\);

-- Location: LCFF_X15_Y9_N3
\ADC_Manager1|c_long_func_input[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector59~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[6][2]~regout\);

-- Location: LCFF_X9_Y5_N29
\ADC_Manager1|c_preamb_func[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[31][2]~regout\);

-- Location: LCCOMB_X9_Y5_N28
\ADC_Manager1|Selector259~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector259~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[31][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[31][2]~regout\,
	combout => \ADC_Manager1|Selector259~0_combout\);

-- Location: LCFF_X15_Y9_N5
\ADC_Manager1|c_long_func_input[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector259~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[31][2]~regout\);

-- Location: LCCOMB_X15_Y9_N4
\corr_long|input_function_reduced~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~146_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[31][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[6][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[6][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[31][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~146_combout\);

-- Location: LCFF_X9_Y5_N19
\ADC_Manager1|c_preamb_func[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[31][3]~regout\);

-- Location: LCCOMB_X9_Y5_N18
\ADC_Manager1|Selector258~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector258~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[31][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[31][3]~regout\,
	combout => \ADC_Manager1|Selector258~0_combout\);

-- Location: LCFF_X17_Y9_N17
\ADC_Manager1|c_long_func_input[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector258~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[31][3]~regout\);

-- Location: LCFF_X8_Y5_N31
\ADC_Manager1|c_1_func[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][3]~regout\);

-- Location: LCFF_X8_Y5_N29
\ADC_Manager1|c_0_func[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][3]~regout\);

-- Location: LCCOMB_X8_Y5_N30
\ADC_Manager1|Selector58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector58~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[6][3]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[6][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[6][3]~regout\,
	datad => \ADC_Manager1|c_0_func[6][3]~regout\,
	combout => \ADC_Manager1|Selector58~0_combout\);

-- Location: LCFF_X9_Y9_N21
\ADC_Manager1|c_preamb_func[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][3]~regout\);

-- Location: LCCOMB_X9_Y9_N20
\ADC_Manager1|Selector58~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector58~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[6][3]~regout\) # ((\ADC_Manager1|c_0_func[6][3]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[6][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[6][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[6][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector58~1_combout\);

-- Location: LCCOMB_X9_Y9_N6
\ADC_Manager1|Selector58~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector58~2_combout\ = (\ADC_Manager1|Selector58~0_combout\) # ((\ADC_Manager1|Selector58~1_combout\) # ((\ADC_Manager1|c_long_func_input[6][3]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][3]~regout\,
	datab => \ADC_Manager1|Selector58~0_combout\,
	datac => \ADC_Manager1|Selector58~1_combout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector58~2_combout\);

-- Location: LCCOMB_X17_Y9_N22
\ADC_Manager1|c_long_func_input[6][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[6][3]~feeder_combout\ = \ADC_Manager1|Selector58~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector58~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[6][3]~feeder_combout\);

-- Location: LCFF_X17_Y9_N23
\ADC_Manager1|c_long_func_input[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[6][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[6][3]~regout\);

-- Location: LCCOMB_X17_Y9_N16
\corr_long|input_function_reduced~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~147_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[31][3]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[6][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[31][3]~regout\,
	datad => \ADC_Manager1|c_long_func_input[6][3]~regout\,
	combout => \corr_long|input_function_reduced~147_combout\);

-- Location: LCFF_X9_Y5_N25
\ADC_Manager1|c_preamb_func[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[31][4]~regout\);

-- Location: LCCOMB_X9_Y5_N24
\ADC_Manager1|Selector257~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector257~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[31][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[31][4]~regout\,
	combout => \ADC_Manager1|Selector257~0_combout\);

-- Location: LCFF_X15_Y9_N9
\ADC_Manager1|c_long_func_input[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector257~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[31][4]~regout\);

-- Location: LCCOMB_X15_Y9_N8
\corr_long|input_function_reduced~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~148_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[31][4]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[6][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[31][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~148_combout\);

-- Location: LCFF_X9_Y5_N3
\ADC_Manager1|c_preamb_func[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[31][5]~regout\);

-- Location: LCCOMB_X9_Y5_N2
\ADC_Manager1|Selector256~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector256~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[31][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[31][5]~regout\,
	combout => \ADC_Manager1|Selector256~0_combout\);

-- Location: LCFF_X12_Y9_N5
\ADC_Manager1|c_long_func_input[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector256~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[31][5]~regout\);

-- Location: LCFF_X8_Y5_N9
\ADC_Manager1|c_0_func[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][5]~regout\);

-- Location: LCFF_X9_Y9_N11
\ADC_Manager1|c_preamb_func[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][5]~regout\);

-- Location: LCCOMB_X9_Y9_N10
\ADC_Manager1|Selector56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector56~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[6][5]~regout\) # ((\ADC_Manager1|c_0_func[6][5]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[6][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[6][5]~regout\,
	datac => \ADC_Manager1|c_preamb_func[6][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector56~1_combout\);

-- Location: LCFF_X8_Y5_N27
\ADC_Manager1|c_1_func[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][5]~regout\);

-- Location: LCCOMB_X8_Y5_N26
\ADC_Manager1|Selector56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector56~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[6][5]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[6][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[6][5]~regout\,
	datad => \ADC_Manager1|c_0_func[6][5]~regout\,
	combout => \ADC_Manager1|Selector56~0_combout\);

-- Location: LCCOMB_X8_Y9_N4
\ADC_Manager1|Selector56~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector56~2_combout\ = (\ADC_Manager1|Selector56~1_combout\) # ((\ADC_Manager1|Selector56~0_combout\) # ((\ADC_Manager1|c_long_func_input[6][5]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][5]~regout\,
	datab => \ADC_Manager1|Selector56~1_combout\,
	datac => \ADC_Manager1|Selector164~0_combout\,
	datad => \ADC_Manager1|Selector56~0_combout\,
	combout => \ADC_Manager1|Selector56~2_combout\);

-- Location: LCCOMB_X12_Y9_N2
\ADC_Manager1|c_long_func_input[6][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[6][5]~feeder_combout\ = \ADC_Manager1|Selector56~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector56~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[6][5]~feeder_combout\);

-- Location: LCFF_X12_Y9_N3
\ADC_Manager1|c_long_func_input[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[6][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[6][5]~regout\);

-- Location: LCCOMB_X12_Y9_N4
\corr_long|input_function_reduced~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~149_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[31][5]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[6][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[31][5]~regout\,
	datad => \ADC_Manager1|c_long_func_input[6][5]~regout\,
	combout => \corr_long|input_function_reduced~149_combout\);

-- Location: LCFF_X9_Y5_N13
\ADC_Manager1|c_preamb_func[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[31][6]~regout\);

-- Location: LCCOMB_X9_Y5_N12
\ADC_Manager1|Selector255~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector255~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[31][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[31][6]~regout\,
	combout => \ADC_Manager1|Selector255~0_combout\);

-- Location: LCFF_X17_Y9_N5
\ADC_Manager1|c_long_func_input[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector255~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[31][6]~regout\);

-- Location: LCFF_X8_Y5_N21
\ADC_Manager1|c_0_func[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][6]~regout\);

-- Location: LCFF_X9_Y9_N29
\ADC_Manager1|c_preamb_func[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][6]~regout\);

-- Location: LCCOMB_X9_Y9_N28
\ADC_Manager1|Selector55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector55~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[6][6]~regout\) # ((\ADC_Manager1|c_0_func[6][6]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[6][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[6][6]~regout\,
	datac => \ADC_Manager1|c_preamb_func[6][6]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector55~1_combout\);

-- Location: LCCOMB_X18_Y9_N24
\ADC_Manager1|Selector55~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector55~2_combout\ = (\ADC_Manager1|Selector55~0_combout\) # ((\ADC_Manager1|Selector55~1_combout\) # ((\ADC_Manager1|c_long_func_input[6][6]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector55~0_combout\,
	datab => \ADC_Manager1|Selector55~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[6][6]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector55~2_combout\);

-- Location: LCFF_X18_Y9_N25
\ADC_Manager1|c_long_func_input[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector55~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[6][6]~regout\);

-- Location: LCCOMB_X17_Y9_N4
\corr_long|input_function_reduced~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~150_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[31][6]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[6][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[31][6]~regout\,
	datad => \ADC_Manager1|c_long_func_input[6][6]~regout\,
	combout => \corr_long|input_function_reduced~150_combout\);

-- Location: LCFF_X9_Y5_N11
\ADC_Manager1|c_preamb_func[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[31][7]~regout\);

-- Location: LCCOMB_X9_Y5_N10
\ADC_Manager1|Selector254~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector254~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[31][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[31][7]~regout\,
	combout => \ADC_Manager1|Selector254~0_combout\);

-- Location: LCFF_X17_Y9_N15
\ADC_Manager1|c_long_func_input[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector254~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[31][7]~regout\);

-- Location: LCFF_X8_Y5_N11
\ADC_Manager1|c_1_func[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][7]~regout\);

-- Location: LCFF_X8_Y5_N17
\ADC_Manager1|c_0_func[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][7]~regout\);

-- Location: LCCOMB_X8_Y5_N10
\ADC_Manager1|Selector54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector54~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[6][7]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[6][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[6][7]~regout\,
	datad => \ADC_Manager1|c_0_func[6][7]~regout\,
	combout => \ADC_Manager1|Selector54~0_combout\);

-- Location: LCCOMB_X18_Y9_N10
\ADC_Manager1|Selector54~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector54~2_combout\ = (\ADC_Manager1|Selector54~1_combout\) # ((\ADC_Manager1|Selector54~0_combout\) # ((\ADC_Manager1|c_long_func_input[6][7]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector54~1_combout\,
	datab => \ADC_Manager1|Selector54~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[6][7]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector54~2_combout\);

-- Location: LCFF_X18_Y9_N11
\ADC_Manager1|c_long_func_input[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector54~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[6][7]~regout\);

-- Location: LCCOMB_X17_Y9_N14
\corr_long|input_function_reduced~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~151_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[31][7]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[6][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[31][7]~regout\,
	datad => \ADC_Manager1|c_long_func_input[6][7]~regout\,
	combout => \corr_long|input_function_reduced~151_combout\);

-- Location: DSPMULT_X16_Y9_N0
\corr_long|Mult6|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult6|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult6|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult6|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y9_N20
\corr_long|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~4_combout\ = ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add5~3\)))) # (GND)
-- \corr_long|Add5~5\ = CARRY((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add5~3\))) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add5~3\,
	combout => \corr_long|Add5~4_combout\,
	cout => \corr_long|Add5~5\);

-- Location: LCCOMB_X15_Y9_N30
\corr_long|Add5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~14_combout\ = (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add5~13\ & VCC)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add5~13\)))) # 
-- (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add5~13\)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add5~13\) # (GND)))))
-- \corr_long|Add5~15\ = CARRY((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add5~13\)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add5~13\) # 
-- (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add5~13\,
	combout => \corr_long|Add5~14_combout\,
	cout => \corr_long|Add5~15\);

-- Location: LCCOMB_X15_Y8_N0
\corr_long|Add5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~16_combout\ = ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add5~15\)))) # (GND)
-- \corr_long|Add5~17\ = CARRY((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add5~15\))) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add5~15\,
	combout => \corr_long|Add5~16_combout\,
	cout => \corr_long|Add5~17\);

-- Location: LCCOMB_X15_Y8_N2
\corr_long|Add5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~18_combout\ = (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add5~17\ & VCC)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add5~17\)))) # 
-- (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add5~17\)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add5~17\) # (GND)))))
-- \corr_long|Add5~19\ = CARRY((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add5~17\)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add5~17\) # 
-- (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add5~17\,
	combout => \corr_long|Add5~18_combout\,
	cout => \corr_long|Add5~19\);

-- Location: LCCOMB_X15_Y8_N8
\corr_long|Add5~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~24_combout\ = ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add5~23\)))) # (GND)
-- \corr_long|Add5~25\ = CARRY((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add5~23\))) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add5~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add5~23\,
	combout => \corr_long|Add5~24_combout\,
	cout => \corr_long|Add5~25\);

-- Location: LCCOMB_X15_Y8_N10
\corr_long|Add5~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~26_combout\ = (\corr_long|Mult7|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add5~25\ & VCC)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add5~25\)))) # 
-- (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add5~25\)) # (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add5~25\) # (GND)))))
-- \corr_long|Add5~27\ = CARRY((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add5~25\)) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add5~25\) # 
-- (!\corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add5~25\,
	combout => \corr_long|Add5~26_combout\,
	cout => \corr_long|Add5~27\);

-- Location: LCCOMB_X15_Y8_N12
\corr_long|Add5~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add5~28_combout\ = ((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add5~27\)))) # (GND)
-- \corr_long|Add5~29\ = CARRY((\corr_long|Mult7|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult6|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add5~27\))) # (!\corr_long|Mult7|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult6|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add5~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult7|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult6|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add5~27\,
	combout => \corr_long|Add5~28_combout\,
	cout => \corr_long|Add5~29\);

-- Location: LCCOMB_X17_Y8_N2
\corr_long|input_adc_values_reduced~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~128_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(8)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(64)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(64),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(8),
	combout => \corr_long|input_adc_values_reduced~128_combout\);

-- Location: LCCOMB_X15_Y8_N18
\corr_long|input_adc_values_reduced~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~129_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(9)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(65)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(65),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(9),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~129_combout\);

-- Location: LCCOMB_X19_Y8_N4
\corr_long|input_adc_values_reduced~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~130_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(10)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(66)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(66),
	datac => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(10),
	combout => \corr_long|input_adc_values_reduced~130_combout\);

-- Location: LCCOMB_X19_Y8_N2
\corr_long|input_adc_values_reduced~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~131_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(11)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(67)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(67),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(11),
	combout => \corr_long|input_adc_values_reduced~131_combout\);

-- Location: LCCOMB_X15_Y8_N24
\corr_long|input_adc_values_reduced~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~132_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(12))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(12),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(68),
	combout => \corr_long|input_adc_values_reduced~132_combout\);

-- Location: LCCOMB_X17_Y8_N6
\corr_long|input_adc_values_reduced~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~133_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(13))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(69))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(13),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(69),
	combout => \corr_long|input_adc_values_reduced~133_combout\);

-- Location: LCCOMB_X19_Y8_N16
\corr_long|input_adc_values_reduced~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~134_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(14)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(70),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(14),
	combout => \corr_long|input_adc_values_reduced~134_combout\);

-- Location: LCCOMB_X19_Y8_N6
\corr_long|input_adc_values_reduced~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~135_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(15)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(71)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(71),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(15),
	combout => \corr_long|input_adc_values_reduced~135_combout\);

-- Location: LCCOMB_X5_Y13_N12
\ADC_Manager1|Decoder1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~2_combout\ = (\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(31) & (\ADC_Manager1|Decoder2~0_combout\ & \ADC_Manager1|Decoder1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(31),
	datac => \ADC_Manager1|Decoder2~0_combout\,
	datad => \ADC_Manager1|Decoder1~0_combout\,
	combout => \ADC_Manager1|Decoder1~2_combout\);

-- Location: LCCOMB_X6_Y11_N0
\ADC_Manager1|Decoder1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~3_combout\ = (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|Decoder1~2_combout\,
	combout => \ADC_Manager1|Decoder1~3_combout\);

-- Location: LCFF_X21_Y12_N11
\ADC_Manager1|c_1_func[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][0]~regout\);

-- Location: LCCOMB_X21_Y12_N10
\ADC_Manager1|Selector77~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector77~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[8][0]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[8][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][0]~regout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[8][0]~regout\,
	datad => \ADC_Manager1|Mux40~0_combout\,
	combout => \ADC_Manager1|Selector77~0_combout\);

-- Location: LCCOMB_X5_Y12_N24
\ADC_Manager1|Decoder0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~54_combout\ = (\ADC_Manager1|LessThan1~0_combout\ & (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|Decoder0~22_combout\ & \ADC_Manager1|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan1~0_combout\,
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|Decoder0~22_combout\,
	datad => \ADC_Manager1|Decoder0~0_combout\,
	combout => \ADC_Manager1|Decoder0~54_combout\);

-- Location: LCFF_X22_Y12_N29
\ADC_Manager1|c_preamb_func[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][0]~regout\);

-- Location: LCCOMB_X22_Y12_N28
\ADC_Manager1|Selector77~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector77~1_combout\ = (\ADC_Manager1|c_0_func[8][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[8][0]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[8][0]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[8][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][0]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[8][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector77~1_combout\);

-- Location: LCCOMB_X17_Y8_N30
\ADC_Manager1|Selector77~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector77~2_combout\ = (\ADC_Manager1|Selector77~0_combout\) # ((\ADC_Manager1|Selector77~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[8][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector77~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[8][0]~regout\,
	datad => \ADC_Manager1|Selector77~1_combout\,
	combout => \ADC_Manager1|Selector77~2_combout\);

-- Location: LCFF_X17_Y8_N31
\ADC_Manager1|c_long_func_input[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector77~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[8][0]~regout\);

-- Location: LCCOMB_X6_Y11_N22
\ADC_Manager1|Decoder0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~52_combout\ = (\ADC_Manager1|ram_counter\(5) & !\ADC_Manager1|ram_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder0~52_combout\);

-- Location: LCCOMB_X6_Y11_N20
\ADC_Manager1|Decoder0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~53_combout\ = (\ADC_Manager1|Decoder0~22_combout\ & (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Equal0~0_combout\ & \ADC_Manager1|Decoder0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~22_combout\,
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|Equal0~0_combout\,
	datad => \ADC_Manager1|Decoder0~52_combout\,
	combout => \ADC_Manager1|Decoder0~53_combout\);

-- Location: LCFF_X9_Y8_N29
\ADC_Manager1|c_preamb_func[33][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[33][0]~regout\);

-- Location: LCCOMB_X9_Y8_N28
\ADC_Manager1|Selector277~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector277~0_combout\ = (\ADC_Manager1|c_preamb_func[33][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[33][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector277~0_combout\);

-- Location: LCFF_X17_Y8_N17
\ADC_Manager1|c_long_func_input[33][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector277~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[33][0]~regout\);

-- Location: LCCOMB_X17_Y8_N16
\corr_long|input_function_reduced~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~128_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[33][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[8][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[8][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[33][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~128_combout\);

-- Location: LCFF_X21_Y12_N7
\ADC_Manager1|c_1_func[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][1]~regout\);

-- Location: LCCOMB_X4_Y12_N8
\ADC_Manager1|Decoder2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~6_combout\ = (\ADC_Manager1|Decoder2~3_combout\ & (!\ADC_Manager1|main_state.read_init_mem~regout\ & ((\ADC_Manager1|LessThan1~1_combout\) # (!\ADC_Manager1|LessThan2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~3_combout\,
	datab => \ADC_Manager1|LessThan2~10_combout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|LessThan1~1_combout\,
	combout => \ADC_Manager1|Decoder2~6_combout\);

-- Location: LCCOMB_X4_Y12_N30
\ADC_Manager1|Decoder2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~7_combout\ = (\ADC_Manager1|Decoder0~20_combout\ & (\ADC_Manager1|Decoder2~6_combout\ & (!\ADC_Manager1|ram_counter\(3) & \ADC_Manager1|Decoder2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~20_combout\,
	datab => \ADC_Manager1|Decoder2~6_combout\,
	datac => \ADC_Manager1|ram_counter\(3),
	datad => \ADC_Manager1|Decoder2~1_combout\,
	combout => \ADC_Manager1|Decoder2~7_combout\);

-- Location: LCFF_X21_Y12_N1
\ADC_Manager1|c_0_func[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][1]~regout\);

-- Location: LCCOMB_X21_Y12_N6
\ADC_Manager1|Selector76~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector76~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[8][1]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[8][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[8][1]~regout\,
	datad => \ADC_Manager1|c_0_func[8][1]~regout\,
	combout => \ADC_Manager1|Selector76~0_combout\);

-- Location: LCFF_X22_Y12_N23
\ADC_Manager1|c_preamb_func[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][1]~regout\);

-- Location: LCCOMB_X22_Y12_N22
\ADC_Manager1|Selector76~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector76~1_combout\ = (\ADC_Manager1|c_0_func[8][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[8][1]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[8][1]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[8][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][1]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[8][1]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector76~1_combout\);

-- Location: LCCOMB_X19_Y8_N30
\ADC_Manager1|Selector76~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector76~2_combout\ = (\ADC_Manager1|Selector76~0_combout\) # ((\ADC_Manager1|Selector76~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[8][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector76~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[8][1]~regout\,
	datad => \ADC_Manager1|Selector76~1_combout\,
	combout => \ADC_Manager1|Selector76~2_combout\);

-- Location: LCFF_X19_Y8_N31
\ADC_Manager1|c_long_func_input[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector76~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[8][1]~regout\);

-- Location: LCFF_X13_Y8_N21
\ADC_Manager1|c_preamb_func[33][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[33][1]~regout\);

-- Location: LCCOMB_X13_Y8_N20
\ADC_Manager1|Selector276~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector276~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[33][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[33][1]~regout\,
	combout => \ADC_Manager1|Selector276~0_combout\);

-- Location: LCFF_X19_Y8_N13
\ADC_Manager1|c_long_func_input[33][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector276~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[33][1]~regout\);

-- Location: LCCOMB_X19_Y8_N12
\corr_long|input_function_reduced~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~129_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[33][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[8][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[8][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[33][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~129_combout\);

-- Location: LCFF_X21_Y12_N15
\ADC_Manager1|c_1_func[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][2]~regout\);

-- Location: LCCOMB_X21_Y12_N14
\ADC_Manager1|Selector75~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector75~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[8][2]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[8][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][2]~regout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[8][2]~regout\,
	datad => \ADC_Manager1|Mux40~0_combout\,
	combout => \ADC_Manager1|Selector75~0_combout\);

-- Location: LCFF_X22_Y12_N17
\ADC_Manager1|c_preamb_func[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][2]~regout\);

-- Location: LCFF_X21_Y12_N25
\ADC_Manager1|c_0_func[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][2]~regout\);

-- Location: LCCOMB_X22_Y12_N16
\ADC_Manager1|Selector75~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector75~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[8][2]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[8][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[8][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[8][2]~regout\,
	datad => \ADC_Manager1|c_0_func[8][2]~regout\,
	combout => \ADC_Manager1|Selector75~1_combout\);

-- Location: LCCOMB_X19_Y8_N18
\ADC_Manager1|Selector75~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector75~2_combout\ = (\ADC_Manager1|Selector75~0_combout\) # ((\ADC_Manager1|Selector75~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[8][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector75~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[8][2]~regout\,
	datad => \ADC_Manager1|Selector75~1_combout\,
	combout => \ADC_Manager1|Selector75~2_combout\);

-- Location: LCFF_X19_Y8_N19
\ADC_Manager1|c_long_func_input[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector75~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[8][2]~regout\);

-- Location: LCFF_X13_Y8_N19
\ADC_Manager1|c_preamb_func[33][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[33][2]~regout\);

-- Location: LCCOMB_X13_Y8_N18
\ADC_Manager1|Selector275~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector275~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[33][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[33][2]~regout\,
	combout => \ADC_Manager1|Selector275~0_combout\);

-- Location: LCFF_X19_Y8_N21
\ADC_Manager1|c_long_func_input[33][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector275~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[33][2]~regout\);

-- Location: LCCOMB_X19_Y8_N20
\corr_long|input_function_reduced~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~130_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[33][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[8][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[8][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[33][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~130_combout\);

-- Location: LCFF_X13_Y8_N29
\ADC_Manager1|c_preamb_func[33][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[33][3]~regout\);

-- Location: LCCOMB_X13_Y8_N28
\ADC_Manager1|Selector274~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector274~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[33][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[33][3]~regout\,
	combout => \ADC_Manager1|Selector274~0_combout\);

-- Location: LCFF_X19_Y8_N25
\ADC_Manager1|c_long_func_input[33][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector274~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[33][3]~regout\);

-- Location: LCCOMB_X19_Y8_N24
\corr_long|input_function_reduced~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~131_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[33][3]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[8][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[8][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[33][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~131_combout\);

-- Location: LCFF_X22_Y12_N9
\ADC_Manager1|c_preamb_func[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][4]~regout\);

-- Location: LCFF_X21_Y12_N29
\ADC_Manager1|c_0_func[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][4]~regout\);

-- Location: LCCOMB_X22_Y12_N8
\ADC_Manager1|Selector73~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector73~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[8][4]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[8][4]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[8][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[8][4]~regout\,
	datad => \ADC_Manager1|c_0_func[8][4]~regout\,
	combout => \ADC_Manager1|Selector73~1_combout\);

-- Location: LCFF_X21_Y12_N31
\ADC_Manager1|c_1_func[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][4]~regout\);

-- Location: LCCOMB_X21_Y12_N30
\ADC_Manager1|Selector73~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector73~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[8][4]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[8][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[8][4]~regout\,
	datad => \ADC_Manager1|c_0_func[8][4]~regout\,
	combout => \ADC_Manager1|Selector73~0_combout\);

-- Location: LCCOMB_X19_Y8_N26
\ADC_Manager1|Selector73~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector73~2_combout\ = (\ADC_Manager1|Selector73~1_combout\) # ((\ADC_Manager1|Selector73~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[8][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector73~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[8][4]~regout\,
	datad => \ADC_Manager1|Selector73~0_combout\,
	combout => \ADC_Manager1|Selector73~2_combout\);

-- Location: LCFF_X19_Y8_N27
\ADC_Manager1|c_long_func_input[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector73~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[8][4]~regout\);

-- Location: LCFF_X13_Y8_N23
\ADC_Manager1|c_preamb_func[33][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[33][4]~regout\);

-- Location: LCCOMB_X13_Y8_N22
\ADC_Manager1|Selector273~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector273~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[33][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[33][4]~regout\,
	combout => \ADC_Manager1|Selector273~0_combout\);

-- Location: LCFF_X19_Y8_N29
\ADC_Manager1|c_long_func_input[33][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector273~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[33][4]~regout\);

-- Location: LCCOMB_X19_Y8_N28
\corr_long|input_function_reduced~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~132_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[33][4]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[8][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[8][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[33][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~132_combout\);

-- Location: LCFF_X21_Y12_N27
\ADC_Manager1|c_1_func[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][5]~regout\);

-- Location: LCCOMB_X21_Y12_N26
\ADC_Manager1|Selector72~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector72~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[8][5]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[8][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][5]~regout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[8][5]~regout\,
	datad => \ADC_Manager1|Mux40~0_combout\,
	combout => \ADC_Manager1|Selector72~0_combout\);

-- Location: LCFF_X22_Y12_N3
\ADC_Manager1|c_preamb_func[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][5]~regout\);

-- Location: LCFF_X21_Y12_N13
\ADC_Manager1|c_0_func[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][5]~regout\);

-- Location: LCCOMB_X22_Y12_N2
\ADC_Manager1|Selector72~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector72~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[8][5]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[8][5]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[8][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[8][5]~regout\,
	datad => \ADC_Manager1|c_0_func[8][5]~regout\,
	combout => \ADC_Manager1|Selector72~1_combout\);

-- Location: LCCOMB_X21_Y8_N8
\ADC_Manager1|Selector72~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector72~2_combout\ = (\ADC_Manager1|Selector72~0_combout\) # ((\ADC_Manager1|Selector72~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[8][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector72~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[8][5]~regout\,
	datad => \ADC_Manager1|Selector72~1_combout\,
	combout => \ADC_Manager1|Selector72~2_combout\);

-- Location: LCFF_X19_Y8_N23
\ADC_Manager1|c_long_func_input[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector72~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[8][5]~regout\);

-- Location: LCFF_X13_Y8_N25
\ADC_Manager1|c_preamb_func[33][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[33][5]~regout\);

-- Location: LCCOMB_X13_Y8_N24
\ADC_Manager1|Selector272~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector272~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[33][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[33][5]~regout\,
	combout => \ADC_Manager1|Selector272~0_combout\);

-- Location: LCFF_X19_Y8_N1
\ADC_Manager1|c_long_func_input[33][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector272~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[33][5]~regout\);

-- Location: LCCOMB_X19_Y8_N0
\corr_long|input_function_reduced~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~133_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[33][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[8][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[8][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[33][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~133_combout\);

-- Location: LCFF_X22_Y12_N1
\ADC_Manager1|c_preamb_func[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][6]~regout\);

-- Location: LCFF_X21_Y12_N17
\ADC_Manager1|c_0_func[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][6]~regout\);

-- Location: LCCOMB_X22_Y12_N0
\ADC_Manager1|Selector71~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector71~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[8][6]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[8][6]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[8][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[8][6]~regout\,
	datad => \ADC_Manager1|c_0_func[8][6]~regout\,
	combout => \ADC_Manager1|Selector71~1_combout\);

-- Location: LCCOMB_X18_Y8_N30
\ADC_Manager1|Selector71~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector71~2_combout\ = (\ADC_Manager1|Selector71~0_combout\) # ((\ADC_Manager1|Selector71~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[8][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector71~0_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[8][6]~regout\,
	datad => \ADC_Manager1|Selector71~1_combout\,
	combout => \ADC_Manager1|Selector71~2_combout\);

-- Location: LCFF_X18_Y8_N31
\ADC_Manager1|c_long_func_input[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector71~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[8][6]~regout\);

-- Location: LCFF_X9_Y8_N31
\ADC_Manager1|c_preamb_func[33][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[33][6]~regout\);

-- Location: LCCOMB_X9_Y8_N30
\ADC_Manager1|Selector271~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector271~0_combout\ = (\ADC_Manager1|c_preamb_func[33][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[33][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector271~0_combout\);

-- Location: LCFF_X17_Y8_N13
\ADC_Manager1|c_long_func_input[33][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector271~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[33][6]~regout\);

-- Location: LCCOMB_X17_Y8_N12
\corr_long|input_function_reduced~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~134_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[33][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[8][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[8][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[33][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~134_combout\);

-- Location: LCFF_X21_Y12_N5
\ADC_Manager1|c_0_func[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][7]~regout\);

-- Location: LCFF_X21_Y12_N3
\ADC_Manager1|c_1_func[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][7]~regout\);

-- Location: LCCOMB_X21_Y12_N2
\ADC_Manager1|Selector70~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector70~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[8][7]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[8][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[8][7]~regout\,
	datac => \ADC_Manager1|c_1_func[8][7]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector70~0_combout\);

-- Location: LCFF_X22_Y12_N7
\ADC_Manager1|c_preamb_func[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][7]~regout\);

-- Location: LCCOMB_X22_Y12_N6
\ADC_Manager1|Selector70~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector70~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[8][7]~regout\) # ((\ADC_Manager1|c_preamb_func[8][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[8][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[8][7]~regout\,
	datac => \ADC_Manager1|c_preamb_func[8][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector70~1_combout\);

-- Location: LCCOMB_X19_Y8_N14
\ADC_Manager1|Selector70~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector70~2_combout\ = (\ADC_Manager1|Selector70~0_combout\) # ((\ADC_Manager1|Selector70~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[8][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector70~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[8][7]~regout\,
	datad => \ADC_Manager1|Selector70~1_combout\,
	combout => \ADC_Manager1|Selector70~2_combout\);

-- Location: LCFF_X19_Y8_N15
\ADC_Manager1|c_long_func_input[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector70~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[8][7]~regout\);

-- Location: LCFF_X13_Y8_N27
\ADC_Manager1|c_preamb_func[33][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[33][7]~regout\);

-- Location: LCCOMB_X13_Y8_N26
\ADC_Manager1|Selector270~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector270~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[33][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[33][7]~regout\,
	combout => \ADC_Manager1|Selector270~0_combout\);

-- Location: LCFF_X19_Y8_N9
\ADC_Manager1|c_long_func_input[33][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector270~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[33][7]~regout\);

-- Location: LCCOMB_X19_Y8_N8
\corr_long|input_function_reduced~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~135_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[33][7]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[8][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[8][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[33][7]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~135_combout\);

-- Location: DSPMULT_X16_Y8_N0
\corr_long|Mult8|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult8|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult8|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult8|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y7_N4
\corr_long|input_adc_values_reduced~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~120_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(16))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(72))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(16),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(72),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~120_combout\);

-- Location: LCCOMB_X12_Y7_N10
\corr_long|input_adc_values_reduced~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~121_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(17)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(73)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(73),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(17),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~121_combout\);

-- Location: LCCOMB_X14_Y8_N22
\corr_long|input_adc_values_reduced~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~122_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(18)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(74),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(18),
	combout => \corr_long|input_adc_values_reduced~122_combout\);

-- Location: LCCOMB_X15_Y8_N30
\corr_long|input_adc_values_reduced~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~123_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(19))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(75))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(19),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(75),
	combout => \corr_long|input_adc_values_reduced~123_combout\);

-- Location: LCCOMB_X15_Y8_N28
\corr_long|input_adc_values_reduced~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~124_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(20))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(76))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(20),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(76),
	combout => \corr_long|input_adc_values_reduced~124_combout\);

-- Location: LCCOMB_X12_Y7_N0
\corr_long|input_adc_values_reduced~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~125_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(21))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(77))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(21),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(77),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~125_combout\);

-- Location: LCCOMB_X12_Y4_N28
\corr_long|input_adc_values_reduced~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~126_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(22)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(78)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(78),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(22),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~126_combout\);

-- Location: LCCOMB_X14_Y8_N28
\corr_long|input_adc_values_reduced~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~127_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(23))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(79))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(23),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(79),
	combout => \corr_long|input_adc_values_reduced~127_combout\);

-- Location: LCCOMB_X5_Y13_N8
\ADC_Manager1|Decoder2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~4_combout\ = (\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(0) & !\ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder2~4_combout\);

-- Location: LCCOMB_X5_Y13_N22
\ADC_Manager1|Decoder2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~5_combout\ = (\ADC_Manager1|Decoder2~3_combout\ & (\ADC_Manager1|Decoder2~4_combout\ & (\ADC_Manager1|Decoder2~0_combout\ & \ADC_Manager1|Decoder2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~3_combout\,
	datab => \ADC_Manager1|Decoder2~4_combout\,
	datac => \ADC_Manager1|Decoder2~0_combout\,
	datad => \ADC_Manager1|Decoder2~1_combout\,
	combout => \ADC_Manager1|Decoder2~5_combout\);

-- Location: LCFF_X9_Y12_N25
\ADC_Manager1|c_0_func[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][0]~regout\);

-- Location: LCCOMB_X6_Y13_N10
\ADC_Manager1|Decoder0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~44_combout\ = (!\ADC_Manager1|ram_counter\(5) & \ADC_Manager1|ram_counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder0~44_combout\);

-- Location: LCCOMB_X6_Y13_N16
\ADC_Manager1|Decoder0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~51_combout\ = (\ADC_Manager1|Decoder0~26_combout\ & (!\ADC_Manager1|ram_counter\(0) & (!\ADC_Manager1|ram_counter\(1) & \ADC_Manager1|Decoder0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~26_combout\,
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|Decoder0~44_combout\,
	combout => \ADC_Manager1|Decoder0~51_combout\);

-- Location: LCFF_X8_Y12_N21
\ADC_Manager1|c_preamb_func[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][0]~regout\);

-- Location: LCCOMB_X8_Y12_N20
\ADC_Manager1|Selector85~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector85~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[9][0]~regout\) # ((\ADC_Manager1|c_preamb_func[9][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[9][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[9][0]~regout\,
	datac => \ADC_Manager1|c_preamb_func[9][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector85~1_combout\);

-- Location: LCCOMB_X17_Y8_N14
\ADC_Manager1|Selector85~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector85~2_combout\ = (\ADC_Manager1|Selector85~0_combout\) # ((\ADC_Manager1|Selector85~1_combout\) # ((\ADC_Manager1|c_long_func_input[9][0]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector85~0_combout\,
	datab => \ADC_Manager1|Selector85~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[9][0]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector85~2_combout\);

-- Location: LCFF_X17_Y8_N15
\ADC_Manager1|c_long_func_input[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector85~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[9][0]~regout\);

-- Location: LCCOMB_X4_Y11_N12
\ADC_Manager1|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~5_combout\ = (!\ADC_Manager1|ram_counter\(1) & \ADC_Manager1|ram_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Equal0~5_combout\);

-- Location: LCCOMB_X5_Y11_N20
\ADC_Manager1|Decoder0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~50_combout\ = (\ADC_Manager1|Decoder0~22_combout\ & (\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|Equal0~0_combout\ & \ADC_Manager1|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~22_combout\,
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|Equal0~0_combout\,
	datad => \ADC_Manager1|Equal0~5_combout\,
	combout => \ADC_Manager1|Decoder0~50_combout\);

-- Location: LCFF_X9_Y4_N21
\ADC_Manager1|c_preamb_func[34][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[34][0]~regout\);

-- Location: LCCOMB_X9_Y4_N20
\ADC_Manager1|Selector285~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector285~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[34][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[34][0]~regout\,
	combout => \ADC_Manager1|Selector285~0_combout\);

-- Location: LCFF_X17_Y8_N29
\ADC_Manager1|c_long_func_input[34][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector285~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[34][0]~regout\);

-- Location: LCCOMB_X17_Y8_N28
\corr_long|input_function_reduced~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~120_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[34][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[9][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[9][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[34][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~120_combout\);

-- Location: LCFF_X9_Y12_N29
\ADC_Manager1|c_0_func[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][1]~regout\);

-- Location: LCFF_X8_Y12_N19
\ADC_Manager1|c_preamb_func[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][1]~regout\);

-- Location: LCCOMB_X8_Y12_N18
\ADC_Manager1|Selector84~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector84~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[9][1]~regout\) # ((\ADC_Manager1|c_preamb_func[9][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[9][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[9][1]~regout\,
	datac => \ADC_Manager1|c_preamb_func[9][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector84~1_combout\);

-- Location: LCCOMB_X17_Y6_N8
\ADC_Manager1|Selector84~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector84~2_combout\ = (\ADC_Manager1|Selector84~0_combout\) # ((\ADC_Manager1|Selector84~1_combout\) # ((\ADC_Manager1|c_long_func_input[9][1]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector84~0_combout\,
	datab => \ADC_Manager1|Selector84~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[9][1]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector84~2_combout\);

-- Location: LCFF_X17_Y6_N9
\ADC_Manager1|c_long_func_input[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector84~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[9][1]~regout\);

-- Location: LCFF_X9_Y4_N11
\ADC_Manager1|c_preamb_func[34][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[34][1]~regout\);

-- Location: LCCOMB_X9_Y4_N10
\ADC_Manager1|Selector284~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector284~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[34][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[34][1]~regout\,
	combout => \ADC_Manager1|Selector284~0_combout\);

-- Location: LCFF_X17_Y6_N11
\ADC_Manager1|c_long_func_input[34][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector284~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[34][1]~regout\);

-- Location: LCCOMB_X17_Y6_N10
\corr_long|input_function_reduced~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~121_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[34][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[9][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[9][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[34][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~121_combout\);

-- Location: LCFF_X9_Y12_N13
\ADC_Manager1|c_0_func[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][2]~regout\);

-- Location: LCFF_X8_Y12_N29
\ADC_Manager1|c_preamb_func[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][2]~regout\);

-- Location: LCCOMB_X8_Y12_N28
\ADC_Manager1|Selector83~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector83~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[9][2]~regout\) # ((\ADC_Manager1|c_0_func[9][2]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[9][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[9][2]~regout\,
	datac => \ADC_Manager1|c_preamb_func[9][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector83~1_combout\);

-- Location: LCCOMB_X5_Y13_N4
\ADC_Manager1|Decoder0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~24_combout\ = (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder0~24_combout\);

-- Location: LCCOMB_X5_Y13_N16
\ADC_Manager1|Decoder1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~1_combout\ = (\ADC_Manager1|Decoder2~0_combout\ & (\ADC_Manager1|Decoder0~24_combout\ & (!\ADC_Manager1|ram_counter\(31) & \ADC_Manager1|Decoder1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~0_combout\,
	datab => \ADC_Manager1|Decoder0~24_combout\,
	datac => \ADC_Manager1|ram_counter\(31),
	datad => \ADC_Manager1|Decoder1~0_combout\,
	combout => \ADC_Manager1|Decoder1~1_combout\);

-- Location: LCFF_X9_Y12_N11
\ADC_Manager1|c_1_func[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][2]~regout\);

-- Location: LCCOMB_X9_Y12_N10
\ADC_Manager1|Selector83~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector83~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[9][2]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[9][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[9][2]~regout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[9][2]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector83~0_combout\);

-- Location: LCCOMB_X8_Y12_N10
\ADC_Manager1|Selector83~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector83~2_combout\ = (\ADC_Manager1|Selector83~1_combout\) # ((\ADC_Manager1|Selector83~0_combout\) # ((\ADC_Manager1|c_long_func_input[9][2]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[9][2]~regout\,
	datab => \ADC_Manager1|Selector83~1_combout\,
	datac => \ADC_Manager1|Selector83~0_combout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector83~2_combout\);

-- Location: LCFF_X17_Y6_N1
\ADC_Manager1|c_long_func_input[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector83~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[9][2]~regout\);

-- Location: LCFF_X9_Y4_N17
\ADC_Manager1|c_preamb_func[34][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[34][2]~regout\);

-- Location: LCCOMB_X9_Y4_N16
\ADC_Manager1|Selector283~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector283~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[34][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[34][2]~regout\,
	combout => \ADC_Manager1|Selector283~0_combout\);

-- Location: LCFF_X17_Y6_N31
\ADC_Manager1|c_long_func_input[34][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector283~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[34][2]~regout\);

-- Location: LCCOMB_X17_Y6_N30
\corr_long|input_function_reduced~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~122_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[34][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[9][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[9][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[34][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~122_combout\);

-- Location: LCFF_X9_Y12_N1
\ADC_Manager1|c_0_func[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][3]~regout\);

-- Location: LCFF_X8_Y12_N25
\ADC_Manager1|c_preamb_func[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][3]~regout\);

-- Location: LCCOMB_X8_Y12_N24
\ADC_Manager1|Selector82~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector82~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[9][3]~regout\) # ((\ADC_Manager1|c_preamb_func[9][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[9][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[9][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[9][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector82~1_combout\);

-- Location: LCCOMB_X18_Y8_N28
\ADC_Manager1|Selector82~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector82~2_combout\ = (\ADC_Manager1|Selector82~0_combout\) # ((\ADC_Manager1|Selector82~1_combout\) # ((\ADC_Manager1|c_long_func_input[9][3]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector82~0_combout\,
	datab => \ADC_Manager1|Selector82~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[9][3]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector82~2_combout\);

-- Location: LCFF_X18_Y8_N29
\ADC_Manager1|c_long_func_input[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector82~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[9][3]~regout\);

-- Location: LCFF_X9_Y4_N7
\ADC_Manager1|c_preamb_func[34][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[34][3]~regout\);

-- Location: LCCOMB_X9_Y4_N6
\ADC_Manager1|Selector282~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector282~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[34][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[34][3]~regout\,
	combout => \ADC_Manager1|Selector282~0_combout\);

-- Location: LCFF_X17_Y8_N5
\ADC_Manager1|c_long_func_input[34][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector282~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[34][3]~regout\);

-- Location: LCCOMB_X17_Y8_N4
\corr_long|input_function_reduced~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~123_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[34][3]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[9][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[9][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[34][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~123_combout\);

-- Location: LCFF_X9_Y12_N9
\ADC_Manager1|c_0_func[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][4]~regout\);

-- Location: LCFF_X8_Y12_N27
\ADC_Manager1|c_preamb_func[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][4]~regout\);

-- Location: LCCOMB_X8_Y12_N26
\ADC_Manager1|Selector81~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector81~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[9][4]~regout\) # ((\ADC_Manager1|c_preamb_func[9][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[9][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[9][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[9][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector81~1_combout\);

-- Location: LCCOMB_X17_Y6_N2
\ADC_Manager1|Selector81~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector81~2_combout\ = (\ADC_Manager1|Selector81~0_combout\) # ((\ADC_Manager1|Selector81~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[9][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector81~0_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[9][4]~regout\,
	datad => \ADC_Manager1|Selector81~1_combout\,
	combout => \ADC_Manager1|Selector81~2_combout\);

-- Location: LCFF_X17_Y6_N3
\ADC_Manager1|c_long_func_input[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector81~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[9][4]~regout\);

-- Location: LCFF_X9_Y4_N25
\ADC_Manager1|c_preamb_func[34][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[34][4]~regout\);

-- Location: LCCOMB_X9_Y4_N24
\ADC_Manager1|Selector281~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector281~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[34][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[34][4]~regout\,
	combout => \ADC_Manager1|Selector281~0_combout\);

-- Location: LCFF_X17_Y6_N13
\ADC_Manager1|c_long_func_input[34][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector281~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[34][4]~regout\);

-- Location: LCCOMB_X17_Y6_N12
\corr_long|input_function_reduced~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~124_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[34][4]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[9][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[9][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[34][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~124_combout\);

-- Location: LCFF_X8_Y12_N17
\ADC_Manager1|c_preamb_func[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][5]~regout\);

-- Location: LCCOMB_X8_Y12_N16
\ADC_Manager1|Selector80~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector80~1_combout\ = (\ADC_Manager1|c_0_func[9][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[9][5]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[9][5]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[9][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[9][5]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[9][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector80~1_combout\);

-- Location: LCFF_X9_Y12_N17
\ADC_Manager1|c_0_func[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][5]~regout\);

-- Location: LCFF_X9_Y12_N15
\ADC_Manager1|c_1_func[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][5]~regout\);

-- Location: LCCOMB_X9_Y12_N14
\ADC_Manager1|Selector80~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector80~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[9][5]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[9][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[9][5]~regout\,
	datac => \ADC_Manager1|c_1_func[9][5]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector80~0_combout\);

-- Location: LCCOMB_X14_Y4_N26
\ADC_Manager1|Selector80~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector80~2_combout\ = (\ADC_Manager1|Selector80~1_combout\) # ((\ADC_Manager1|Selector80~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[9][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector80~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[9][5]~regout\,
	datad => \ADC_Manager1|Selector80~0_combout\,
	combout => \ADC_Manager1|Selector80~2_combout\);

-- Location: LCFF_X14_Y4_N27
\ADC_Manager1|c_long_func_input[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector80~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[9][5]~regout\);

-- Location: LCFF_X9_Y4_N31
\ADC_Manager1|c_preamb_func[34][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[34][5]~regout\);

-- Location: LCCOMB_X9_Y4_N30
\ADC_Manager1|Selector280~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector280~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[34][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[34][5]~regout\,
	combout => \ADC_Manager1|Selector280~0_combout\);

-- Location: LCFF_X15_Y4_N13
\ADC_Manager1|c_long_func_input[34][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector280~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[34][5]~regout\);

-- Location: LCCOMB_X15_Y4_N12
\corr_long|input_function_reduced~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~125_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[34][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[9][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[9][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[34][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~125_combout\);

-- Location: LCFF_X9_Y12_N19
\ADC_Manager1|c_1_func[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][6]~regout\);

-- Location: LCCOMB_X9_Y12_N18
\ADC_Manager1|Selector79~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector79~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[9][6]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[9][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[9][6]~regout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[9][6]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector79~0_combout\);

-- Location: LCFF_X9_Y12_N21
\ADC_Manager1|c_0_func[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][6]~regout\);

-- Location: LCFF_X8_Y12_N23
\ADC_Manager1|c_preamb_func[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][6]~regout\);

-- Location: LCCOMB_X8_Y12_N22
\ADC_Manager1|Selector79~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector79~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[9][6]~regout\) # ((\ADC_Manager1|c_preamb_func[9][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[9][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[9][6]~regout\,
	datac => \ADC_Manager1|c_preamb_func[9][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector79~1_combout\);

-- Location: LCCOMB_X21_Y8_N20
\ADC_Manager1|Selector79~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector79~2_combout\ = (\ADC_Manager1|Selector79~0_combout\) # ((\ADC_Manager1|Selector79~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[9][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector79~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[9][6]~regout\,
	datad => \ADC_Manager1|Selector79~1_combout\,
	combout => \ADC_Manager1|Selector79~2_combout\);

-- Location: LCFF_X21_Y8_N21
\ADC_Manager1|c_long_func_input[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector79~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[9][6]~regout\);

-- Location: LCFF_X9_Y4_N1
\ADC_Manager1|c_preamb_func[34][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[34][6]~regout\);

-- Location: LCCOMB_X9_Y4_N0
\ADC_Manager1|Selector279~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector279~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[34][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[34][6]~regout\,
	combout => \ADC_Manager1|Selector279~0_combout\);

-- Location: LCFF_X20_Y8_N21
\ADC_Manager1|c_long_func_input[34][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector279~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[34][6]~regout\);

-- Location: LCCOMB_X20_Y8_N20
\corr_long|input_function_reduced~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~126_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[34][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[9][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[9][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[34][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~126_combout\);

-- Location: LCFF_X9_Y4_N27
\ADC_Manager1|c_preamb_func[34][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[34][7]~regout\);

-- Location: LCCOMB_X9_Y4_N26
\ADC_Manager1|Selector278~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector278~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[34][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[34][7]~regout\,
	combout => \ADC_Manager1|Selector278~0_combout\);

-- Location: LCFF_X17_Y9_N9
\ADC_Manager1|c_long_func_input[34][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector278~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[34][7]~regout\);

-- Location: LCFF_X8_Y12_N1
\ADC_Manager1|c_preamb_func[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][7]~regout\);

-- Location: LCFF_X9_Y12_N5
\ADC_Manager1|c_0_func[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][7]~regout\);

-- Location: LCCOMB_X8_Y12_N0
\ADC_Manager1|Selector78~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector78~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[9][7]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[9][7]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[9][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[9][7]~regout\,
	datad => \ADC_Manager1|c_0_func[9][7]~regout\,
	combout => \ADC_Manager1|Selector78~1_combout\);

-- Location: LCFF_X9_Y12_N23
\ADC_Manager1|c_1_func[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][7]~regout\);

-- Location: LCCOMB_X9_Y12_N22
\ADC_Manager1|Selector78~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector78~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[9][7]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[9][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[9][7]~regout\,
	datac => \ADC_Manager1|c_1_func[9][7]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector78~0_combout\);

-- Location: LCCOMB_X18_Y9_N28
\ADC_Manager1|Selector78~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector78~2_combout\ = (\ADC_Manager1|Selector78~1_combout\) # ((\ADC_Manager1|Selector78~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[9][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector78~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[9][7]~regout\,
	datad => \ADC_Manager1|Selector78~0_combout\,
	combout => \ADC_Manager1|Selector78~2_combout\);

-- Location: LCFF_X18_Y9_N29
\ADC_Manager1|c_long_func_input[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector78~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[9][7]~regout\);

-- Location: LCCOMB_X17_Y9_N8
\corr_long|input_function_reduced~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~127_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[34][7]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[9][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[34][7]~regout\,
	datad => \ADC_Manager1|c_long_func_input[9][7]~regout\,
	combout => \corr_long|input_function_reduced~127_combout\);

-- Location: DSPMULT_X16_Y8_N1
\corr_long|Mult9|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult9|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult9|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult9|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X13_Y9_N16
\corr_long|Add7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~0_combout\ = (\corr_long|Mult8|auto_generated|mac_out2~dataout\ & (\corr_long|Mult9|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult8|auto_generated|mac_out2~dataout\ & (\corr_long|Mult9|auto_generated|mac_out2~dataout\ & 
-- VCC))
-- \corr_long|Add7~1\ = CARRY((\corr_long|Mult8|auto_generated|mac_out2~dataout\ & \corr_long|Mult9|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult9|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add7~0_combout\,
	cout => \corr_long|Add7~1\);

-- Location: LCCOMB_X13_Y9_N18
\corr_long|Add7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~2_combout\ = (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add7~1\ & VCC)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add7~1\)))) # 
-- (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add7~1\)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add7~1\) # (GND)))))
-- \corr_long|Add7~3\ = CARRY((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add7~1\)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add7~1\) # 
-- (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add7~1\,
	combout => \corr_long|Add7~2_combout\,
	cout => \corr_long|Add7~3\);

-- Location: LCCOMB_X13_Y9_N22
\corr_long|Add7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~6_combout\ = (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add7~5\ & VCC)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add7~5\)))) # 
-- (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add7~5\)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add7~5\) # (GND)))))
-- \corr_long|Add7~7\ = CARRY((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add7~5\)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add7~5\) # 
-- (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add7~5\,
	combout => \corr_long|Add7~6_combout\,
	cout => \corr_long|Add7~7\);

-- Location: LCCOMB_X13_Y9_N24
\corr_long|Add7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~8_combout\ = ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add7~7\)))) # (GND)
-- \corr_long|Add7~9\ = CARRY((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add7~7\))) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add7~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add7~7\,
	combout => \corr_long|Add7~8_combout\,
	cout => \corr_long|Add7~9\);

-- Location: LCCOMB_X13_Y9_N26
\corr_long|Add7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~10_combout\ = (\corr_long|Mult8|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add7~9\ & VCC)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add7~9\)))) # 
-- (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add7~9\)) # (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add7~9\) # (GND)))))
-- \corr_long|Add7~11\ = CARRY((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add7~9\)) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add7~9\) # 
-- (!\corr_long|Mult9|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add7~9\,
	combout => \corr_long|Add7~10_combout\,
	cout => \corr_long|Add7~11\);

-- Location: LCCOMB_X13_Y9_N28
\corr_long|Add7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~12_combout\ = ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add7~11\)))) # (GND)
-- \corr_long|Add7~13\ = CARRY((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add7~11\))) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add7~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add7~11\,
	combout => \corr_long|Add7~12_combout\,
	cout => \corr_long|Add7~13\);

-- Location: LCCOMB_X13_Y8_N4
\corr_long|Add7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add7~20_combout\ = ((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add7~19\)))) # (GND)
-- \corr_long|Add7~21\ = CARRY((\corr_long|Mult8|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult9|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add7~19\))) # (!\corr_long|Mult8|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult9|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add7~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult8|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult9|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add7~19\,
	combout => \corr_long|Add7~20_combout\,
	cout => \corr_long|Add7~21\);

-- Location: LCCOMB_X14_Y9_N20
\corr_long|Add6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~6_combout\ = (\corr_long|Add5~6_combout\ & ((\corr_long|Add7~6_combout\ & (\corr_long|Add6~5\ & VCC)) # (!\corr_long|Add7~6_combout\ & (!\corr_long|Add6~5\)))) # (!\corr_long|Add5~6_combout\ & ((\corr_long|Add7~6_combout\ & 
-- (!\corr_long|Add6~5\)) # (!\corr_long|Add7~6_combout\ & ((\corr_long|Add6~5\) # (GND)))))
-- \corr_long|Add6~7\ = CARRY((\corr_long|Add5~6_combout\ & (!\corr_long|Add7~6_combout\ & !\corr_long|Add6~5\)) # (!\corr_long|Add5~6_combout\ & ((!\corr_long|Add6~5\) # (!\corr_long|Add7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add5~6_combout\,
	datab => \corr_long|Add7~6_combout\,
	datad => VCC,
	cin => \corr_long|Add6~5\,
	combout => \corr_long|Add6~6_combout\,
	cout => \corr_long|Add6~7\);

-- Location: LCCOMB_X14_Y9_N22
\corr_long|Add6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~8_combout\ = ((\corr_long|Add5~8_combout\ $ (\corr_long|Add7~8_combout\ $ (!\corr_long|Add6~7\)))) # (GND)
-- \corr_long|Add6~9\ = CARRY((\corr_long|Add5~8_combout\ & ((\corr_long|Add7~8_combout\) # (!\corr_long|Add6~7\))) # (!\corr_long|Add5~8_combout\ & (\corr_long|Add7~8_combout\ & !\corr_long|Add6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add5~8_combout\,
	datab => \corr_long|Add7~8_combout\,
	datad => VCC,
	cin => \corr_long|Add6~7\,
	combout => \corr_long|Add6~8_combout\,
	cout => \corr_long|Add6~9\);

-- Location: LCCOMB_X14_Y9_N24
\corr_long|Add6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~10_combout\ = (\corr_long|Add5~10_combout\ & ((\corr_long|Add7~10_combout\ & (\corr_long|Add6~9\ & VCC)) # (!\corr_long|Add7~10_combout\ & (!\corr_long|Add6~9\)))) # (!\corr_long|Add5~10_combout\ & ((\corr_long|Add7~10_combout\ & 
-- (!\corr_long|Add6~9\)) # (!\corr_long|Add7~10_combout\ & ((\corr_long|Add6~9\) # (GND)))))
-- \corr_long|Add6~11\ = CARRY((\corr_long|Add5~10_combout\ & (!\corr_long|Add7~10_combout\ & !\corr_long|Add6~9\)) # (!\corr_long|Add5~10_combout\ & ((!\corr_long|Add6~9\) # (!\corr_long|Add7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add5~10_combout\,
	datab => \corr_long|Add7~10_combout\,
	datad => VCC,
	cin => \corr_long|Add6~9\,
	combout => \corr_long|Add6~10_combout\,
	cout => \corr_long|Add6~11\);

-- Location: LCCOMB_X14_Y9_N26
\corr_long|Add6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~12_combout\ = ((\corr_long|Add5~12_combout\ $ (\corr_long|Add7~12_combout\ $ (!\corr_long|Add6~11\)))) # (GND)
-- \corr_long|Add6~13\ = CARRY((\corr_long|Add5~12_combout\ & ((\corr_long|Add7~12_combout\) # (!\corr_long|Add6~11\))) # (!\corr_long|Add5~12_combout\ & (\corr_long|Add7~12_combout\ & !\corr_long|Add6~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add5~12_combout\,
	datab => \corr_long|Add7~12_combout\,
	datad => VCC,
	cin => \corr_long|Add6~11\,
	combout => \corr_long|Add6~12_combout\,
	cout => \corr_long|Add6~13\);

-- Location: LCCOMB_X14_Y9_N28
\corr_long|Add6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~14_combout\ = (\corr_long|Add7~14_combout\ & ((\corr_long|Add5~14_combout\ & (\corr_long|Add6~13\ & VCC)) # (!\corr_long|Add5~14_combout\ & (!\corr_long|Add6~13\)))) # (!\corr_long|Add7~14_combout\ & ((\corr_long|Add5~14_combout\ & 
-- (!\corr_long|Add6~13\)) # (!\corr_long|Add5~14_combout\ & ((\corr_long|Add6~13\) # (GND)))))
-- \corr_long|Add6~15\ = CARRY((\corr_long|Add7~14_combout\ & (!\corr_long|Add5~14_combout\ & !\corr_long|Add6~13\)) # (!\corr_long|Add7~14_combout\ & ((!\corr_long|Add6~13\) # (!\corr_long|Add5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add7~14_combout\,
	datab => \corr_long|Add5~14_combout\,
	datad => VCC,
	cin => \corr_long|Add6~13\,
	combout => \corr_long|Add6~14_combout\,
	cout => \corr_long|Add6~15\);

-- Location: LCCOMB_X14_Y8_N0
\corr_long|Add6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~18_combout\ = (\corr_long|Add7~18_combout\ & ((\corr_long|Add5~18_combout\ & (\corr_long|Add6~17\ & VCC)) # (!\corr_long|Add5~18_combout\ & (!\corr_long|Add6~17\)))) # (!\corr_long|Add7~18_combout\ & ((\corr_long|Add5~18_combout\ & 
-- (!\corr_long|Add6~17\)) # (!\corr_long|Add5~18_combout\ & ((\corr_long|Add6~17\) # (GND)))))
-- \corr_long|Add6~19\ = CARRY((\corr_long|Add7~18_combout\ & (!\corr_long|Add5~18_combout\ & !\corr_long|Add6~17\)) # (!\corr_long|Add7~18_combout\ & ((!\corr_long|Add6~17\) # (!\corr_long|Add5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add7~18_combout\,
	datab => \corr_long|Add5~18_combout\,
	datad => VCC,
	cin => \corr_long|Add6~17\,
	combout => \corr_long|Add6~18_combout\,
	cout => \corr_long|Add6~19\);

-- Location: LCCOMB_X14_Y8_N4
\corr_long|Add6~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~22_combout\ = (\corr_long|Add5~22_combout\ & ((\corr_long|Add7~22_combout\ & (\corr_long|Add6~21\ & VCC)) # (!\corr_long|Add7~22_combout\ & (!\corr_long|Add6~21\)))) # (!\corr_long|Add5~22_combout\ & ((\corr_long|Add7~22_combout\ & 
-- (!\corr_long|Add6~21\)) # (!\corr_long|Add7~22_combout\ & ((\corr_long|Add6~21\) # (GND)))))
-- \corr_long|Add6~23\ = CARRY((\corr_long|Add5~22_combout\ & (!\corr_long|Add7~22_combout\ & !\corr_long|Add6~21\)) # (!\corr_long|Add5~22_combout\ & ((!\corr_long|Add6~21\) # (!\corr_long|Add7~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add5~22_combout\,
	datab => \corr_long|Add7~22_combout\,
	datad => VCC,
	cin => \corr_long|Add6~21\,
	combout => \corr_long|Add6~22_combout\,
	cout => \corr_long|Add6~23\);

-- Location: LCCOMB_X14_Y8_N6
\corr_long|Add6~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~24_combout\ = ((\corr_long|Add7~24_combout\ $ (\corr_long|Add5~24_combout\ $ (!\corr_long|Add6~23\)))) # (GND)
-- \corr_long|Add6~25\ = CARRY((\corr_long|Add7~24_combout\ & ((\corr_long|Add5~24_combout\) # (!\corr_long|Add6~23\))) # (!\corr_long|Add7~24_combout\ & (\corr_long|Add5~24_combout\ & !\corr_long|Add6~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add7~24_combout\,
	datab => \corr_long|Add5~24_combout\,
	datad => VCC,
	cin => \corr_long|Add6~23\,
	combout => \corr_long|Add6~24_combout\,
	cout => \corr_long|Add6~25\);

-- Location: LCCOMB_X14_Y8_N8
\corr_long|Add6~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add6~26_combout\ = (\corr_long|Add7~26_combout\ & ((\corr_long|Add5~26_combout\ & (\corr_long|Add6~25\ & VCC)) # (!\corr_long|Add5~26_combout\ & (!\corr_long|Add6~25\)))) # (!\corr_long|Add7~26_combout\ & ((\corr_long|Add5~26_combout\ & 
-- (!\corr_long|Add6~25\)) # (!\corr_long|Add5~26_combout\ & ((\corr_long|Add6~25\) # (GND)))))
-- \corr_long|Add6~27\ = CARRY((\corr_long|Add7~26_combout\ & (!\corr_long|Add5~26_combout\ & !\corr_long|Add6~25\)) # (!\corr_long|Add7~26_combout\ & ((!\corr_long|Add6~25\) # (!\corr_long|Add5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add7~26_combout\,
	datab => \corr_long|Add5~26_combout\,
	datad => VCC,
	cin => \corr_long|Add6~25\,
	combout => \corr_long|Add6~26_combout\,
	cout => \corr_long|Add6~27\);

-- Location: LCCOMB_X15_Y11_N14
\corr_long|Add8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~0_combout\ = (\corr_long|Add6~0_combout\ & (\corr_long|Add10~0_combout\ $ (VCC))) # (!\corr_long|Add6~0_combout\ & (\corr_long|Add10~0_combout\ & VCC))
-- \corr_long|Add8~1\ = CARRY((\corr_long|Add6~0_combout\ & \corr_long|Add10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add6~0_combout\,
	datab => \corr_long|Add10~0_combout\,
	datad => VCC,
	combout => \corr_long|Add8~0_combout\,
	cout => \corr_long|Add8~1\);

-- Location: LCCOMB_X15_Y11_N18
\corr_long|Add8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~4_combout\ = ((\corr_long|Add6~4_combout\ $ (\corr_long|Add10~4_combout\ $ (!\corr_long|Add8~3\)))) # (GND)
-- \corr_long|Add8~5\ = CARRY((\corr_long|Add6~4_combout\ & ((\corr_long|Add10~4_combout\) # (!\corr_long|Add8~3\))) # (!\corr_long|Add6~4_combout\ & (\corr_long|Add10~4_combout\ & !\corr_long|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add6~4_combout\,
	datab => \corr_long|Add10~4_combout\,
	datad => VCC,
	cin => \corr_long|Add8~3\,
	combout => \corr_long|Add8~4_combout\,
	cout => \corr_long|Add8~5\);

-- Location: LCCOMB_X15_Y11_N22
\corr_long|Add8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~8_combout\ = ((\corr_long|Add10~8_combout\ $ (\corr_long|Add6~8_combout\ $ (!\corr_long|Add8~7\)))) # (GND)
-- \corr_long|Add8~9\ = CARRY((\corr_long|Add10~8_combout\ & ((\corr_long|Add6~8_combout\) # (!\corr_long|Add8~7\))) # (!\corr_long|Add10~8_combout\ & (\corr_long|Add6~8_combout\ & !\corr_long|Add8~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~8_combout\,
	datab => \corr_long|Add6~8_combout\,
	datad => VCC,
	cin => \corr_long|Add8~7\,
	combout => \corr_long|Add8~8_combout\,
	cout => \corr_long|Add8~9\);

-- Location: LCCOMB_X15_Y11_N24
\corr_long|Add8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~10_combout\ = (\corr_long|Add10~10_combout\ & ((\corr_long|Add6~10_combout\ & (\corr_long|Add8~9\ & VCC)) # (!\corr_long|Add6~10_combout\ & (!\corr_long|Add8~9\)))) # (!\corr_long|Add10~10_combout\ & ((\corr_long|Add6~10_combout\ & 
-- (!\corr_long|Add8~9\)) # (!\corr_long|Add6~10_combout\ & ((\corr_long|Add8~9\) # (GND)))))
-- \corr_long|Add8~11\ = CARRY((\corr_long|Add10~10_combout\ & (!\corr_long|Add6~10_combout\ & !\corr_long|Add8~9\)) # (!\corr_long|Add10~10_combout\ & ((!\corr_long|Add8~9\) # (!\corr_long|Add6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~10_combout\,
	datab => \corr_long|Add6~10_combout\,
	datad => VCC,
	cin => \corr_long|Add8~9\,
	combout => \corr_long|Add8~10_combout\,
	cout => \corr_long|Add8~11\);

-- Location: LCCOMB_X15_Y11_N28
\corr_long|Add8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~14_combout\ = (\corr_long|Add10~14_combout\ & ((\corr_long|Add6~14_combout\ & (\corr_long|Add8~13\ & VCC)) # (!\corr_long|Add6~14_combout\ & (!\corr_long|Add8~13\)))) # (!\corr_long|Add10~14_combout\ & ((\corr_long|Add6~14_combout\ & 
-- (!\corr_long|Add8~13\)) # (!\corr_long|Add6~14_combout\ & ((\corr_long|Add8~13\) # (GND)))))
-- \corr_long|Add8~15\ = CARRY((\corr_long|Add10~14_combout\ & (!\corr_long|Add6~14_combout\ & !\corr_long|Add8~13\)) # (!\corr_long|Add10~14_combout\ & ((!\corr_long|Add8~13\) # (!\corr_long|Add6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~14_combout\,
	datab => \corr_long|Add6~14_combout\,
	datad => VCC,
	cin => \corr_long|Add8~13\,
	combout => \corr_long|Add8~14_combout\,
	cout => \corr_long|Add8~15\);

-- Location: LCCOMB_X15_Y11_N30
\corr_long|Add8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~16_combout\ = ((\corr_long|Add6~16_combout\ $ (\corr_long|Add10~16_combout\ $ (!\corr_long|Add8~15\)))) # (GND)
-- \corr_long|Add8~17\ = CARRY((\corr_long|Add6~16_combout\ & ((\corr_long|Add10~16_combout\) # (!\corr_long|Add8~15\))) # (!\corr_long|Add6~16_combout\ & (\corr_long|Add10~16_combout\ & !\corr_long|Add8~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add6~16_combout\,
	datab => \corr_long|Add10~16_combout\,
	datad => VCC,
	cin => \corr_long|Add8~15\,
	combout => \corr_long|Add8~16_combout\,
	cout => \corr_long|Add8~17\);

-- Location: LCCOMB_X15_Y10_N0
\corr_long|Add8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~18_combout\ = (\corr_long|Add10~18_combout\ & ((\corr_long|Add6~18_combout\ & (\corr_long|Add8~17\ & VCC)) # (!\corr_long|Add6~18_combout\ & (!\corr_long|Add8~17\)))) # (!\corr_long|Add10~18_combout\ & ((\corr_long|Add6~18_combout\ & 
-- (!\corr_long|Add8~17\)) # (!\corr_long|Add6~18_combout\ & ((\corr_long|Add8~17\) # (GND)))))
-- \corr_long|Add8~19\ = CARRY((\corr_long|Add10~18_combout\ & (!\corr_long|Add6~18_combout\ & !\corr_long|Add8~17\)) # (!\corr_long|Add10~18_combout\ & ((!\corr_long|Add8~17\) # (!\corr_long|Add6~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~18_combout\,
	datab => \corr_long|Add6~18_combout\,
	datad => VCC,
	cin => \corr_long|Add8~17\,
	combout => \corr_long|Add8~18_combout\,
	cout => \corr_long|Add8~19\);

-- Location: LCCOMB_X15_Y10_N4
\corr_long|Add8~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~22_combout\ = (\corr_long|Add10~22_combout\ & ((\corr_long|Add6~22_combout\ & (\corr_long|Add8~21\ & VCC)) # (!\corr_long|Add6~22_combout\ & (!\corr_long|Add8~21\)))) # (!\corr_long|Add10~22_combout\ & ((\corr_long|Add6~22_combout\ & 
-- (!\corr_long|Add8~21\)) # (!\corr_long|Add6~22_combout\ & ((\corr_long|Add8~21\) # (GND)))))
-- \corr_long|Add8~23\ = CARRY((\corr_long|Add10~22_combout\ & (!\corr_long|Add6~22_combout\ & !\corr_long|Add8~21\)) # (!\corr_long|Add10~22_combout\ & ((!\corr_long|Add8~21\) # (!\corr_long|Add6~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~22_combout\,
	datab => \corr_long|Add6~22_combout\,
	datad => VCC,
	cin => \corr_long|Add8~21\,
	combout => \corr_long|Add8~22_combout\,
	cout => \corr_long|Add8~23\);

-- Location: LCCOMB_X15_Y10_N8
\corr_long|Add8~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~26_combout\ = (\corr_long|Add10~26_combout\ & ((\corr_long|Add6~26_combout\ & (\corr_long|Add8~25\ & VCC)) # (!\corr_long|Add6~26_combout\ & (!\corr_long|Add8~25\)))) # (!\corr_long|Add10~26_combout\ & ((\corr_long|Add6~26_combout\ & 
-- (!\corr_long|Add8~25\)) # (!\corr_long|Add6~26_combout\ & ((\corr_long|Add8~25\) # (GND)))))
-- \corr_long|Add8~27\ = CARRY((\corr_long|Add10~26_combout\ & (!\corr_long|Add6~26_combout\ & !\corr_long|Add8~25\)) # (!\corr_long|Add10~26_combout\ & ((!\corr_long|Add8~25\) # (!\corr_long|Add6~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~26_combout\,
	datab => \corr_long|Add6~26_combout\,
	datad => VCC,
	cin => \corr_long|Add8~25\,
	combout => \corr_long|Add8~26_combout\,
	cout => \corr_long|Add8~27\);

-- Location: LCCOMB_X15_Y10_N10
\corr_long|Add8~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~28_combout\ = ((\corr_long|Add6~28_combout\ $ (\corr_long|Add10~28_combout\ $ (!\corr_long|Add8~27\)))) # (GND)
-- \corr_long|Add8~29\ = CARRY((\corr_long|Add6~28_combout\ & ((\corr_long|Add10~28_combout\) # (!\corr_long|Add8~27\))) # (!\corr_long|Add6~28_combout\ & (\corr_long|Add10~28_combout\ & !\corr_long|Add8~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add6~28_combout\,
	datab => \corr_long|Add10~28_combout\,
	datad => VCC,
	cin => \corr_long|Add8~27\,
	combout => \corr_long|Add8~28_combout\,
	cout => \corr_long|Add8~29\);

-- Location: LCCOMB_X15_Y10_N12
\corr_long|Add8~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~30_combout\ = (\corr_long|Add10~30_combout\ & ((\corr_long|Add6~30_combout\ & (\corr_long|Add8~29\ & VCC)) # (!\corr_long|Add6~30_combout\ & (!\corr_long|Add8~29\)))) # (!\corr_long|Add10~30_combout\ & ((\corr_long|Add6~30_combout\ & 
-- (!\corr_long|Add8~29\)) # (!\corr_long|Add6~30_combout\ & ((\corr_long|Add8~29\) # (GND)))))
-- \corr_long|Add8~31\ = CARRY((\corr_long|Add10~30_combout\ & (!\corr_long|Add6~30_combout\ & !\corr_long|Add8~29\)) # (!\corr_long|Add10~30_combout\ & ((!\corr_long|Add8~29\) # (!\corr_long|Add6~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add10~30_combout\,
	datab => \corr_long|Add6~30_combout\,
	datad => VCC,
	cin => \corr_long|Add8~29\,
	combout => \corr_long|Add8~30_combout\,
	cout => \corr_long|Add8~31\);

-- Location: LCCOMB_X15_Y10_N14
\corr_long|Add8~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~32_combout\ = ((\corr_long|Add6~32_combout\ $ (\corr_long|Add10~32_combout\ $ (!\corr_long|Add8~31\)))) # (GND)
-- \corr_long|Add8~33\ = CARRY((\corr_long|Add6~32_combout\ & ((\corr_long|Add10~32_combout\) # (!\corr_long|Add8~31\))) # (!\corr_long|Add6~32_combout\ & (\corr_long|Add10~32_combout\ & !\corr_long|Add8~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add6~32_combout\,
	datab => \corr_long|Add10~32_combout\,
	datad => VCC,
	cin => \corr_long|Add8~31\,
	combout => \corr_long|Add8~32_combout\,
	cout => \corr_long|Add8~33\);

-- Location: LCCOMB_X15_Y10_N16
\corr_long|Add8~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~34_combout\ = (\corr_long|Add6~34_combout\ & ((\corr_long|Add10~34_combout\ & (\corr_long|Add8~33\ & VCC)) # (!\corr_long|Add10~34_combout\ & (!\corr_long|Add8~33\)))) # (!\corr_long|Add6~34_combout\ & ((\corr_long|Add10~34_combout\ & 
-- (!\corr_long|Add8~33\)) # (!\corr_long|Add10~34_combout\ & ((\corr_long|Add8~33\) # (GND)))))
-- \corr_long|Add8~35\ = CARRY((\corr_long|Add6~34_combout\ & (!\corr_long|Add10~34_combout\ & !\corr_long|Add8~33\)) # (!\corr_long|Add6~34_combout\ & ((!\corr_long|Add8~33\) # (!\corr_long|Add10~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add6~34_combout\,
	datab => \corr_long|Add10~34_combout\,
	datad => VCC,
	cin => \corr_long|Add8~33\,
	combout => \corr_long|Add8~34_combout\,
	cout => \corr_long|Add8~35\);

-- Location: LCCOMB_X15_Y10_N18
\corr_long|Add8~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add8~36_combout\ = !\corr_long|Add8~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add8~35\,
	combout => \corr_long|Add8~36_combout\);

-- Location: LCCOMB_X17_Y4_N26
\corr_long|input_adc_values_reduced~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~152_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(80)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(8),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(80),
	combout => \corr_long|input_adc_values_reduced~152_combout\);

-- Location: LCCOMB_X17_Y4_N28
\corr_long|input_adc_values_reduced~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~153_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(81)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(9),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(81),
	combout => \corr_long|input_adc_values_reduced~153_combout\);

-- Location: LCCOMB_X19_Y4_N4
\corr_long|input_adc_values_reduced~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~154_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(82)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(10),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(82),
	combout => \corr_long|input_adc_values_reduced~154_combout\);

-- Location: LCCOMB_X19_Y4_N18
\corr_long|input_adc_values_reduced~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~155_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(83)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(11),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(83),
	combout => \corr_long|input_adc_values_reduced~155_combout\);

-- Location: LCCOMB_X20_Y4_N24
\corr_long|input_adc_values_reduced~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~156_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(84)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(12),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(84),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~156_combout\);

-- Location: LCCOMB_X12_Y4_N14
\corr_long|input_adc_values_reduced~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~157_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(85)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(13),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(85),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~157_combout\);

-- Location: LCCOMB_X18_Y4_N8
\corr_long|input_adc_values_reduced~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~158_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(86)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(14),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(86),
	combout => \corr_long|input_adc_values_reduced~158_combout\);

-- Location: LCCOMB_X15_Y4_N6
\corr_long|input_adc_values_reduced~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~159_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(87)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(15),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(87),
	combout => \corr_long|input_adc_values_reduced~159_combout\);

-- Location: LCFF_X10_Y7_N5
\ADC_Manager1|c_0_func[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][0]~regout\);

-- Location: LCCOMB_X5_Y12_N26
\ADC_Manager1|Decoder0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~61_combout\ = (!\ADC_Manager1|ram_counter\(1) & !\ADC_Manager1|ram_counter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|ram_counter\(5),
	combout => \ADC_Manager1|Decoder0~61_combout\);

-- Location: LCCOMB_X5_Y12_N28
\ADC_Manager1|Decoder0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~62_combout\ = (\ADC_Manager1|Equal0~0_combout\ & (\ADC_Manager1|Decoder0~22_combout\ & (!\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|Decoder0~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~0_combout\,
	datab => \ADC_Manager1|Decoder0~22_combout\,
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|Decoder0~61_combout\,
	combout => \ADC_Manager1|Decoder0~62_combout\);

-- Location: LCFF_X9_Y5_N17
\ADC_Manager1|c_preamb_func[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][0]~regout\);

-- Location: LCCOMB_X9_Y5_N16
\ADC_Manager1|Selector21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector21~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[1][0]~regout\) # ((\ADC_Manager1|c_0_func[1][0]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[1][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[1][0]~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector21~1_combout\);

-- Location: LCCOMB_X18_Y4_N30
\ADC_Manager1|Selector21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector21~2_combout\ = (\ADC_Manager1|Selector21~0_combout\) # ((\ADC_Manager1|Selector21~1_combout\) # ((\ADC_Manager1|c_long_func_input[1][0]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector21~0_combout\,
	datab => \ADC_Manager1|Selector21~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[1][0]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector21~2_combout\);

-- Location: LCFF_X18_Y4_N31
\ADC_Manager1|c_long_func_input[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector21~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[1][0]~regout\);

-- Location: LCCOMB_X4_Y11_N24
\ADC_Manager1|Decoder0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~60_combout\ = (\ADC_Manager1|Equal0~5_combout\ & (\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|ram_counter\(3) & \ADC_Manager1|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~5_combout\,
	datab => \ADC_Manager1|ram_counter\(2),
	datac => \ADC_Manager1|ram_counter\(3),
	datad => \ADC_Manager1|Decoder0~10_combout\,
	combout => \ADC_Manager1|Decoder0~60_combout\);

-- Location: LCFF_X22_Y8_N21
\ADC_Manager1|c_preamb_func[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[26][0]~regout\);

-- Location: LCCOMB_X22_Y8_N20
\ADC_Manager1|Selector221~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector221~0_combout\ = (\ADC_Manager1|c_preamb_func[26][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[26][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector221~0_combout\);

-- Location: LCFF_X17_Y4_N31
\ADC_Manager1|c_long_func_input[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector221~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[26][0]~regout\);

-- Location: LCCOMB_X17_Y4_N30
\corr_long|input_function_reduced~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~152_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[26][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[1][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[1][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[26][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~152_combout\);

-- Location: LCFF_X10_Y7_N25
\ADC_Manager1|c_0_func[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][1]~regout\);

-- Location: LCFF_X9_Y5_N23
\ADC_Manager1|c_preamb_func[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][1]~regout\);

-- Location: LCCOMB_X9_Y5_N22
\ADC_Manager1|Selector20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector20~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[1][1]~regout\) # ((\ADC_Manager1|c_0_func[1][1]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[1][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[1][1]~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][1]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector20~1_combout\);

-- Location: LCCOMB_X10_Y3_N10
\ADC_Manager1|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector20~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[1][1]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[1][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[1][1]~regout\,
	datac => \ADC_Manager1|c_1_func[1][1]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector20~0_combout\);

-- Location: LCCOMB_X14_Y4_N24
\ADC_Manager1|Selector20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector20~2_combout\ = (\ADC_Manager1|Selector20~1_combout\) # ((\ADC_Manager1|Selector20~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[1][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector20~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[1][1]~regout\,
	datad => \ADC_Manager1|Selector20~0_combout\,
	combout => \ADC_Manager1|Selector20~2_combout\);

-- Location: LCCOMB_X17_Y4_N18
\ADC_Manager1|c_long_func_input[1][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[1][1]~feeder_combout\ = \ADC_Manager1|Selector20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector20~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[1][1]~feeder_combout\);

-- Location: LCFF_X17_Y4_N19
\ADC_Manager1|c_long_func_input[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[1][1]~regout\);

-- Location: LCFF_X22_Y8_N15
\ADC_Manager1|c_preamb_func[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[26][1]~regout\);

-- Location: LCCOMB_X22_Y8_N14
\ADC_Manager1|Selector220~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector220~0_combout\ = (\ADC_Manager1|c_preamb_func[26][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[26][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector220~0_combout\);

-- Location: LCFF_X17_Y4_N25
\ADC_Manager1|c_long_func_input[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector220~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[26][1]~regout\);

-- Location: LCCOMB_X17_Y4_N24
\corr_long|input_function_reduced~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~153_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[26][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[1][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[1][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[26][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~153_combout\);

-- Location: LCCOMB_X10_Y3_N12
\ADC_Manager1|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector19~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[1][2]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[1][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[1][2]~regout\,
	datac => \ADC_Manager1|c_1_func[1][2]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector19~0_combout\);

-- Location: LCFF_X9_Y5_N1
\ADC_Manager1|c_preamb_func[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][2]~regout\);

-- Location: LCCOMB_X9_Y5_N0
\ADC_Manager1|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector19~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[1][2]~regout\) # ((\ADC_Manager1|c_0_func[1][2]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[1][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[1][2]~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector19~1_combout\);

-- Location: LCCOMB_X19_Y4_N22
\ADC_Manager1|Selector19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector19~2_combout\ = (\ADC_Manager1|Selector19~0_combout\) # ((\ADC_Manager1|Selector19~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[1][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector19~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[1][2]~regout\,
	datad => \ADC_Manager1|Selector19~1_combout\,
	combout => \ADC_Manager1|Selector19~2_combout\);

-- Location: LCFF_X19_Y4_N23
\ADC_Manager1|c_long_func_input[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector19~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[1][2]~regout\);

-- Location: LCFF_X22_Y8_N5
\ADC_Manager1|c_preamb_func[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[26][2]~regout\);

-- Location: LCCOMB_X22_Y8_N4
\ADC_Manager1|Selector219~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector219~0_combout\ = (\ADC_Manager1|c_preamb_func[26][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[26][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector219~0_combout\);

-- Location: LCFF_X19_Y4_N21
\ADC_Manager1|c_long_func_input[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector219~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[26][2]~regout\);

-- Location: LCCOMB_X19_Y4_N20
\corr_long|input_function_reduced~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~154_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[26][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[1][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[1][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[26][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~154_combout\);

-- Location: LCCOMB_X10_Y3_N26
\ADC_Manager1|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector18~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[1][3]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[1][3]~regout\,
	datac => \ADC_Manager1|c_1_func[1][3]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector18~0_combout\);

-- Location: LCCOMB_X18_Y4_N16
\ADC_Manager1|Selector18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector18~2_combout\ = (\ADC_Manager1|Selector18~1_combout\) # ((\ADC_Manager1|Selector18~0_combout\) # ((\ADC_Manager1|c_long_func_input[1][3]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector18~1_combout\,
	datab => \ADC_Manager1|Selector18~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[1][3]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector18~2_combout\);

-- Location: LCCOMB_X19_Y4_N26
\ADC_Manager1|c_long_func_input[1][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[1][3]~feeder_combout\ = \ADC_Manager1|Selector18~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector18~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[1][3]~feeder_combout\);

-- Location: LCFF_X19_Y4_N27
\ADC_Manager1|c_long_func_input[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[1][3]~regout\);

-- Location: LCFF_X22_Y8_N7
\ADC_Manager1|c_preamb_func[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[26][3]~regout\);

-- Location: LCCOMB_X22_Y8_N6
\ADC_Manager1|Selector218~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector218~0_combout\ = (\ADC_Manager1|c_preamb_func[26][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[26][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector218~0_combout\);

-- Location: LCFF_X19_Y4_N17
\ADC_Manager1|c_long_func_input[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector218~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[26][3]~regout\);

-- Location: LCCOMB_X19_Y4_N16
\corr_long|input_function_reduced~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~155_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[26][3]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[1][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[1][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[26][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~155_combout\);

-- Location: LCFF_X10_Y7_N17
\ADC_Manager1|c_0_func[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][4]~regout\);

-- Location: LCFF_X10_Y3_N9
\ADC_Manager1|c_1_func[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][4]~regout\);

-- Location: LCCOMB_X10_Y3_N8
\ADC_Manager1|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector17~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[1][4]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[1][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[1][4]~regout\,
	datac => \ADC_Manager1|c_1_func[1][4]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector17~0_combout\);

-- Location: LCFF_X9_Y5_N5
\ADC_Manager1|c_preamb_func[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][4]~regout\);

-- Location: LCCOMB_X9_Y5_N4
\ADC_Manager1|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector17~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[1][4]~regout\) # ((\ADC_Manager1|c_0_func[1][4]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[1][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[1][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector17~1_combout\);

-- Location: LCCOMB_X14_Y4_N28
\ADC_Manager1|Selector17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector17~2_combout\ = (\ADC_Manager1|Selector17~0_combout\) # ((\ADC_Manager1|Selector17~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[1][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector17~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[1][4]~regout\,
	datad => \ADC_Manager1|Selector17~1_combout\,
	combout => \ADC_Manager1|Selector17~2_combout\);

-- Location: LCFF_X14_Y4_N29
\ADC_Manager1|c_long_func_input[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector17~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[1][4]~regout\);

-- Location: LCFF_X22_Y8_N17
\ADC_Manager1|c_preamb_func[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[26][4]~regout\);

-- Location: LCCOMB_X22_Y8_N16
\ADC_Manager1|Selector217~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector217~0_combout\ = (\ADC_Manager1|c_preamb_func[26][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[26][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector217~0_combout\);

-- Location: LCFF_X15_Y4_N1
\ADC_Manager1|c_long_func_input[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector217~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[26][4]~regout\);

-- Location: LCCOMB_X15_Y4_N0
\corr_long|input_function_reduced~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~156_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[26][4]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[1][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[1][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[26][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~156_combout\);

-- Location: LCFF_X9_Y5_N7
\ADC_Manager1|c_preamb_func[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][5]~regout\);

-- Location: LCCOMB_X9_Y5_N6
\ADC_Manager1|Selector16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector16~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[1][5]~regout\) # ((\ADC_Manager1|c_0_func[1][5]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[1][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[1][5]~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector16~1_combout\);

-- Location: LCCOMB_X18_Y4_N2
\ADC_Manager1|Selector16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector16~2_combout\ = (\ADC_Manager1|Selector16~0_combout\) # ((\ADC_Manager1|Selector16~1_combout\) # ((\ADC_Manager1|c_long_func_input[1][5]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector16~0_combout\,
	datab => \ADC_Manager1|Selector16~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[1][5]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector16~2_combout\);

-- Location: LCFF_X18_Y4_N3
\ADC_Manager1|c_long_func_input[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[1][5]~regout\);

-- Location: LCFF_X22_Y8_N3
\ADC_Manager1|c_preamb_func[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[26][5]~regout\);

-- Location: LCCOMB_X22_Y8_N2
\ADC_Manager1|Selector216~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector216~0_combout\ = (\ADC_Manager1|c_preamb_func[26][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[26][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector216~0_combout\);

-- Location: LCFF_X18_Y4_N25
\ADC_Manager1|c_long_func_input[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector216~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[26][5]~regout\);

-- Location: LCCOMB_X18_Y4_N24
\corr_long|input_function_reduced~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~157_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[26][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[1][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[1][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[26][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~157_combout\);

-- Location: LCFF_X9_Y5_N21
\ADC_Manager1|c_preamb_func[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][6]~regout\);

-- Location: LCCOMB_X9_Y5_N20
\ADC_Manager1|Selector15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector15~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[1][6]~regout\) # ((\ADC_Manager1|c_0_func[1][6]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[1][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[1][6]~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][6]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector15~1_combout\);

-- Location: LCCOMB_X10_Y3_N16
\ADC_Manager1|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector15~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[1][6]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[1][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[1][6]~regout\,
	datac => \ADC_Manager1|c_1_func[1][6]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector15~0_combout\);

-- Location: LCCOMB_X14_Y4_N18
\ADC_Manager1|Selector15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector15~2_combout\ = (\ADC_Manager1|Selector15~1_combout\) # ((\ADC_Manager1|Selector15~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[1][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector15~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[1][6]~regout\,
	datad => \ADC_Manager1|Selector15~0_combout\,
	combout => \ADC_Manager1|Selector15~2_combout\);

-- Location: LCFF_X14_Y4_N19
\ADC_Manager1|c_long_func_input[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[1][6]~regout\);

-- Location: LCFF_X22_Y8_N25
\ADC_Manager1|c_preamb_func[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[26][6]~regout\);

-- Location: LCCOMB_X22_Y8_N24
\ADC_Manager1|Selector215~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector215~0_combout\ = (\ADC_Manager1|c_preamb_func[26][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[26][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector215~0_combout\);

-- Location: LCFF_X15_Y4_N11
\ADC_Manager1|c_long_func_input[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector215~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[26][6]~regout\);

-- Location: LCCOMB_X15_Y4_N10
\corr_long|input_function_reduced~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~158_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[26][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[1][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[1][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[26][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~158_combout\);

-- Location: LCFF_X10_Y7_N9
\ADC_Manager1|c_0_func[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][7]~regout\);

-- Location: LCFF_X10_Y3_N7
\ADC_Manager1|c_1_func[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][7]~regout\);

-- Location: LCCOMB_X10_Y3_N6
\ADC_Manager1|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector14~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[1][7]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[1][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[1][7]~regout\,
	datac => \ADC_Manager1|c_1_func[1][7]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector14~0_combout\);

-- Location: LCCOMB_X18_Y4_N14
\ADC_Manager1|Selector14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector14~2_combout\ = (\ADC_Manager1|Selector14~1_combout\) # ((\ADC_Manager1|Selector14~0_combout\) # ((\ADC_Manager1|c_long_func_input[1][7]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector14~1_combout\,
	datab => \ADC_Manager1|c_long_func_input[1][7]~regout\,
	datac => \ADC_Manager1|Selector14~0_combout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector14~2_combout\);

-- Location: LCCOMB_X19_Y4_N30
\ADC_Manager1|c_long_func_input[1][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[1][7]~feeder_combout\ = \ADC_Manager1|Selector14~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector14~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[1][7]~feeder_combout\);

-- Location: LCFF_X19_Y4_N31
\ADC_Manager1|c_long_func_input[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[1][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[1][7]~regout\);

-- Location: LCFF_X22_Y8_N11
\ADC_Manager1|c_preamb_func[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[26][7]~regout\);

-- Location: LCCOMB_X22_Y8_N10
\ADC_Manager1|Selector214~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector214~0_combout\ = (\ADC_Manager1|c_preamb_func[26][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[26][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector214~0_combout\);

-- Location: LCFF_X19_Y4_N9
\ADC_Manager1|c_long_func_input[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector214~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[26][7]~regout\);

-- Location: LCCOMB_X19_Y4_N8
\corr_long|input_function_reduced~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~159_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[26][7]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[1][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ADC_Manager1|c_long_func_input[1][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[26][7]~regout\,
	combout => \corr_long|input_function_reduced~159_combout\);

-- Location: DSPMULT_X16_Y4_N1
\corr_long|Mult1|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X12_Y4_N16
\corr_long|input_adc_values_reduced~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~160_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(72)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(0),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(72),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~160_combout\);

-- Location: LCCOMB_X12_Y4_N22
\corr_long|input_adc_values_reduced~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~161_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(73))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(73),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(1),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~161_combout\);

-- Location: LCCOMB_X15_Y4_N8
\corr_long|input_adc_values_reduced~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~162_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(74))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(74),
	datac => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(2),
	combout => \corr_long|input_adc_values_reduced~162_combout\);

-- Location: LCCOMB_X12_Y4_N20
\corr_long|input_adc_values_reduced~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~163_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(75))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(75),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(3),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~163_combout\);

-- Location: LCCOMB_X15_Y4_N14
\corr_long|input_adc_values_reduced~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~164_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(76))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(76),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(4),
	combout => \corr_long|input_adc_values_reduced~164_combout\);

-- Location: LCCOMB_X12_Y4_N26
\corr_long|input_adc_values_reduced~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~165_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(77))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(77),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(5),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~165_combout\);

-- Location: LCCOMB_X12_Y4_N12
\corr_long|input_adc_values_reduced~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~166_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(78)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(6),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(78),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~166_combout\);

-- Location: LCCOMB_X12_Y4_N6
\corr_long|input_adc_values_reduced~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~167_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(79)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(7),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(79),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~167_combout\);

-- Location: LCCOMB_X4_Y11_N16
\ADC_Manager1|Decoder0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~55_combout\ = (!\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|ram_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(2),
	datac => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~55_combout\);

-- Location: LCCOMB_X6_Y11_N30
\ADC_Manager1|Decoder0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~64_combout\ = (!\ADC_Manager1|ram_counter\(5) & \ADC_Manager1|ram_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder0~64_combout\);

-- Location: LCCOMB_X6_Y11_N4
\ADC_Manager1|Decoder0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~65_combout\ = (!\ADC_Manager1|ram_counter\(4) & (\ADC_Manager1|Decoder0~55_combout\ & (\ADC_Manager1|Decoder0~4_combout\ & \ADC_Manager1|Decoder0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(4),
	datab => \ADC_Manager1|Decoder0~55_combout\,
	datac => \ADC_Manager1|Decoder0~4_combout\,
	datad => \ADC_Manager1|Decoder0~64_combout\,
	combout => \ADC_Manager1|Decoder0~65_combout\);

-- Location: LCFF_X6_Y4_N5
\ADC_Manager1|c_preamb_func[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][0]~regout\);

-- Location: LCFF_X8_Y4_N21
\ADC_Manager1|c_0_func[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][0]~regout\);

-- Location: LCCOMB_X6_Y4_N4
\ADC_Manager1|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector13~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[0][0]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[0][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[0][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][0]~regout\,
	datad => \ADC_Manager1|c_0_func[0][0]~regout\,
	combout => \ADC_Manager1|Selector13~1_combout\);

-- Location: LCCOMB_X9_Y6_N28
\ADC_Manager1|Selector13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector13~2_combout\ = (\ADC_Manager1|Selector13~0_combout\) # ((\ADC_Manager1|Selector13~1_combout\) # ((\ADC_Manager1|c_long_func_input[0][0]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector13~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[0][0]~regout\,
	datac => \ADC_Manager1|Selector13~1_combout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector13~2_combout\);

-- Location: LCFF_X17_Y6_N29
\ADC_Manager1|c_long_func_input[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector13~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[0][0]~regout\);

-- Location: LCCOMB_X4_Y11_N20
\ADC_Manager1|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~1_combout\ = (!\ADC_Manager1|ram_counter\(1) & !\ADC_Manager1|ram_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~1_combout\);

-- Location: LCCOMB_X4_Y11_N18
\ADC_Manager1|Decoder0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~63_combout\ = (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|Decoder0~1_combout\ & \ADC_Manager1|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(2),
	datac => \ADC_Manager1|Decoder0~1_combout\,
	datad => \ADC_Manager1|Decoder0~10_combout\,
	combout => \ADC_Manager1|Decoder0~63_combout\);

-- Location: LCFF_X9_Y4_N5
\ADC_Manager1|c_preamb_func[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[25][0]~regout\);

-- Location: LCCOMB_X9_Y4_N4
\ADC_Manager1|Selector213~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector213~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[25][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[25][0]~regout\,
	combout => \ADC_Manager1|Selector213~0_combout\);

-- Location: LCFF_X17_Y6_N17
\ADC_Manager1|c_long_func_input[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector213~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[25][0]~regout\);

-- Location: LCCOMB_X17_Y6_N16
\corr_long|input_function_reduced~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~160_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[25][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[0][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[0][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[25][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~160_combout\);

-- Location: LCCOMB_X7_Y4_N18
\ADC_Manager1|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector12~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[0][1]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[0][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][1]~regout\,
	datab => \ADC_Manager1|c_0_func[0][1]~regout\,
	datac => \ADC_Manager1|Mux40~0_combout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector12~0_combout\);

-- Location: LCCOMB_X18_Y4_N0
\ADC_Manager1|Selector12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector12~2_combout\ = (\ADC_Manager1|Selector12~1_combout\) # ((\ADC_Manager1|Selector12~0_combout\) # ((\ADC_Manager1|c_long_func_input[0][1]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector12~1_combout\,
	datab => \ADC_Manager1|Selector12~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[0][1]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector12~2_combout\);

-- Location: LCFF_X17_Y4_N27
\ADC_Manager1|c_long_func_input[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector12~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[0][1]~regout\);

-- Location: LCFF_X9_Y4_N19
\ADC_Manager1|c_preamb_func[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[25][1]~regout\);

-- Location: LCCOMB_X9_Y4_N18
\ADC_Manager1|Selector212~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector212~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[25][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[25][1]~regout\,
	combout => \ADC_Manager1|Selector212~0_combout\);

-- Location: LCFF_X17_Y4_N21
\ADC_Manager1|c_long_func_input[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector212~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[25][1]~regout\);

-- Location: LCCOMB_X17_Y4_N20
\corr_long|input_function_reduced~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~161_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[25][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[0][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[0][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[25][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~161_combout\);

-- Location: LCFF_X9_Y4_N9
\ADC_Manager1|c_preamb_func[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[25][2]~regout\);

-- Location: LCCOMB_X9_Y4_N8
\ADC_Manager1|Selector211~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector211~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[25][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[25][2]~regout\,
	combout => \ADC_Manager1|Selector211~0_combout\);

-- Location: LCFF_X20_Y4_N7
\ADC_Manager1|c_long_func_input[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector211~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[25][2]~regout\);

-- Location: LCCOMB_X20_Y4_N6
\corr_long|input_function_reduced~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~162_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[25][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[0][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[0][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[25][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~162_combout\);

-- Location: LCCOMB_X7_Y4_N10
\ADC_Manager1|c_1_func[0][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_1_func[0][3]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	combout => \ADC_Manager1|c_1_func[0][3]~feeder_combout\);

-- Location: LCFF_X7_Y4_N11
\ADC_Manager1|c_1_func[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_1_func[0][3]~feeder_combout\,
	ena => \ADC_Manager1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][3]~regout\);

-- Location: LCCOMB_X7_Y4_N30
\ADC_Manager1|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector10~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[0][3]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[0][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][3]~regout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|Mux40~0_combout\,
	datad => \ADC_Manager1|c_1_func[0][3]~regout\,
	combout => \ADC_Manager1|Selector10~0_combout\);

-- Location: LCCOMB_X14_Y2_N26
\ADC_Manager1|Selector10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector10~2_combout\ = (\ADC_Manager1|Selector10~1_combout\) # ((\ADC_Manager1|Selector10~0_combout\) # ((\ADC_Manager1|c_long_func_input[0][3]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector10~1_combout\,
	datab => \ADC_Manager1|Selector10~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[0][3]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector10~2_combout\);

-- Location: LCFF_X14_Y2_N27
\ADC_Manager1|c_long_func_input[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[0][3]~regout\);

-- Location: LCFF_X9_Y4_N23
\ADC_Manager1|c_preamb_func[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[25][3]~regout\);

-- Location: LCCOMB_X9_Y4_N22
\ADC_Manager1|Selector210~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector210~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[25][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[25][3]~regout\,
	combout => \ADC_Manager1|Selector210~0_combout\);

-- Location: LCFF_X15_Y2_N19
\ADC_Manager1|c_long_func_input[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector210~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[25][3]~regout\);

-- Location: LCCOMB_X15_Y2_N18
\corr_long|input_function_reduced~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~163_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[25][3]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[0][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[0][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[25][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~163_combout\);

-- Location: LCCOMB_X7_Y4_N4
\ADC_Manager1|c_1_func[0][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_1_func[0][4]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	combout => \ADC_Manager1|c_1_func[0][4]~feeder_combout\);

-- Location: LCFF_X7_Y4_N5
\ADC_Manager1|c_1_func[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_1_func[0][4]~feeder_combout\,
	ena => \ADC_Manager1|Decoder1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][4]~regout\);

-- Location: LCFF_X8_Y4_N1
\ADC_Manager1|c_0_func[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][4]~regout\);

-- Location: LCCOMB_X7_Y4_N12
\ADC_Manager1|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector9~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[0][4]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[0][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_1_func[0][4]~regout\,
	datac => \ADC_Manager1|c_0_func[0][4]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector9~0_combout\);

-- Location: LCFF_X6_Y4_N31
\ADC_Manager1|c_preamb_func[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][4]~regout\);

-- Location: LCCOMB_X6_Y4_N30
\ADC_Manager1|Selector9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector9~1_combout\ = (\ADC_Manager1|c_0_func[0][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[0][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[0][4]~regout\ & (((\ADC_Manager1|c_preamb_func[0][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][4]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector9~1_combout\);

-- Location: LCCOMB_X18_Y4_N10
\ADC_Manager1|Selector9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector9~2_combout\ = (\ADC_Manager1|Selector9~0_combout\) # ((\ADC_Manager1|Selector9~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[0][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[0][4]~regout\,
	datac => \ADC_Manager1|Selector9~0_combout\,
	datad => \ADC_Manager1|Selector9~1_combout\,
	combout => \ADC_Manager1|Selector9~2_combout\);

-- Location: LCFF_X17_Y4_N29
\ADC_Manager1|c_long_func_input[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector9~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[0][4]~regout\);

-- Location: LCFF_X9_Y4_N29
\ADC_Manager1|c_preamb_func[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[25][4]~regout\);

-- Location: LCCOMB_X9_Y4_N28
\ADC_Manager1|Selector209~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector209~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[25][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[25][4]~regout\,
	combout => \ADC_Manager1|Selector209~0_combout\);

-- Location: LCFF_X17_Y4_N23
\ADC_Manager1|c_long_func_input[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector209~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[25][4]~regout\);

-- Location: LCCOMB_X17_Y4_N22
\corr_long|input_function_reduced~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~164_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[25][4]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[0][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[0][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[25][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~164_combout\);

-- Location: LCFF_X22_Y4_N21
\ADC_Manager1|c_preamb_func[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][5]~regout\);

-- Location: LCCOMB_X22_Y4_N20
\ADC_Manager1|Selector8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector8~1_combout\ = (\ADC_Manager1|c_0_func[0][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[0][5]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[0][5]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[0][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][5]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector8~1_combout\);

-- Location: LCCOMB_X20_Y4_N0
\ADC_Manager1|Selector8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector8~2_combout\ = (\ADC_Manager1|Selector8~0_combout\) # ((\ADC_Manager1|Selector8~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[0][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector8~0_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[0][5]~regout\,
	datad => \ADC_Manager1|Selector8~1_combout\,
	combout => \ADC_Manager1|Selector8~2_combout\);

-- Location: LCFF_X20_Y4_N1
\ADC_Manager1|c_long_func_input[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[0][5]~regout\);

-- Location: LCFF_X9_Y4_N3
\ADC_Manager1|c_preamb_func[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[25][5]~regout\);

-- Location: LCCOMB_X9_Y4_N2
\ADC_Manager1|Selector208~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector208~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[25][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[25][5]~regout\,
	combout => \ADC_Manager1|Selector208~0_combout\);

-- Location: LCFF_X20_Y4_N27
\ADC_Manager1|c_long_func_input[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector208~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[25][5]~regout\);

-- Location: LCCOMB_X20_Y4_N26
\corr_long|input_function_reduced~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~165_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[25][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[0][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[0][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[25][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~165_combout\);

-- Location: LCFF_X22_Y4_N27
\ADC_Manager1|c_preamb_func[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][6]~regout\);

-- Location: LCCOMB_X22_Y4_N26
\ADC_Manager1|Selector7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector7~1_combout\ = (\ADC_Manager1|c_0_func[0][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[0][6]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[0][6]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[0][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][6]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][6]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector7~1_combout\);

-- Location: LCCOMB_X18_Y4_N22
\ADC_Manager1|Selector7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector7~2_combout\ = (\ADC_Manager1|Selector7~0_combout\) # ((\ADC_Manager1|Selector7~1_combout\) # ((\ADC_Manager1|c_long_func_input[0][6]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector7~0_combout\,
	datab => \ADC_Manager1|Selector7~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[0][6]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector7~2_combout\);

-- Location: LCFF_X18_Y4_N23
\ADC_Manager1|c_long_func_input[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[0][6]~regout\);

-- Location: LCFF_X9_Y4_N13
\ADC_Manager1|c_preamb_func[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[25][6]~regout\);

-- Location: LCCOMB_X9_Y4_N12
\ADC_Manager1|Selector207~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector207~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[25][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[25][6]~regout\,
	combout => \ADC_Manager1|Selector207~0_combout\);

-- Location: LCFF_X18_Y4_N21
\ADC_Manager1|c_long_func_input[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector207~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[25][6]~regout\);

-- Location: LCCOMB_X18_Y4_N20
\corr_long|input_function_reduced~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~166_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[25][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[0][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[0][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[25][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~166_combout\);

-- Location: LCFF_X9_Y4_N15
\ADC_Manager1|c_preamb_func[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[25][7]~regout\);

-- Location: LCCOMB_X9_Y4_N14
\ADC_Manager1|Selector206~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector206~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[25][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[25][7]~regout\,
	combout => \ADC_Manager1|Selector206~0_combout\);

-- Location: LCFF_X19_Y4_N1
\ADC_Manager1|c_long_func_input[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector206~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[25][7]~regout\);

-- Location: LCCOMB_X19_Y4_N0
\corr_long|input_function_reduced~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~167_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[25][7]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[0][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[0][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[25][7]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~167_combout\);

-- Location: DSPMULT_X16_Y4_N0
\corr_long|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y4_N16
\corr_long|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~0_combout\ = (\corr_long|Mult1|auto_generated|mac_out2~dataout\ & (\corr_long|Mult0|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult1|auto_generated|mac_out2~dataout\ & (\corr_long|Mult0|auto_generated|mac_out2~dataout\ & 
-- VCC))
-- \corr_long|Add0~1\ = CARRY((\corr_long|Mult1|auto_generated|mac_out2~dataout\ & \corr_long|Mult0|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult1|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult0|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add0~0_combout\,
	cout => \corr_long|Add0~1\);

-- Location: LCCOMB_X15_Y4_N18
\corr_long|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~2_combout\ = (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add0~1\ & VCC)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add0~1\)))) # 
-- (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add0~1\)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add0~1\) # (GND)))))
-- \corr_long|Add0~3\ = CARRY((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add0~1\)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add0~1\) # 
-- (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add0~1\,
	combout => \corr_long|Add0~2_combout\,
	cout => \corr_long|Add0~3\);

-- Location: LCCOMB_X15_Y4_N22
\corr_long|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~6_combout\ = (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add0~5\ & VCC)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add0~5\)))) # 
-- (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add0~5\)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add0~5\) # (GND)))))
-- \corr_long|Add0~7\ = CARRY((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add0~5\)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add0~5\) # 
-- (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add0~5\,
	combout => \corr_long|Add0~6_combout\,
	cout => \corr_long|Add0~7\);

-- Location: LCCOMB_X15_Y4_N24
\corr_long|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~8_combout\ = ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add0~7\)))) # (GND)
-- \corr_long|Add0~9\ = CARRY((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add0~7\))) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add0~7\,
	combout => \corr_long|Add0~8_combout\,
	cout => \corr_long|Add0~9\);

-- Location: LCCOMB_X15_Y4_N26
\corr_long|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~10_combout\ = (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add0~9\ & VCC)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add0~9\)))) # 
-- (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add0~9\)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add0~9\) # (GND)))))
-- \corr_long|Add0~11\ = CARRY((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add0~9\)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add0~9\) # 
-- (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add0~9\,
	combout => \corr_long|Add0~10_combout\,
	cout => \corr_long|Add0~11\);

-- Location: LCCOMB_X15_Y4_N28
\corr_long|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~12_combout\ = ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add0~11\)))) # (GND)
-- \corr_long|Add0~13\ = CARRY((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add0~11\))) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add0~11\,
	combout => \corr_long|Add0~12_combout\,
	cout => \corr_long|Add0~13\);

-- Location: LCCOMB_X15_Y3_N2
\corr_long|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~18_combout\ = (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add0~17\ & VCC)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add0~17\)))) # 
-- (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add0~17\)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add0~17\) # (GND)))))
-- \corr_long|Add0~19\ = CARRY((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add0~17\)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add0~17\) # 
-- (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add0~17\,
	combout => \corr_long|Add0~18_combout\,
	cout => \corr_long|Add0~19\);

-- Location: LCCOMB_X15_Y3_N6
\corr_long|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~22_combout\ = (\corr_long|Mult1|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add0~21\ & VCC)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add0~21\)))) # 
-- (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add0~21\)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add0~21\) # (GND)))))
-- \corr_long|Add0~23\ = CARRY((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add0~21\)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add0~21\) # 
-- (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add0~21\,
	combout => \corr_long|Add0~22_combout\,
	cout => \corr_long|Add0~23\);

-- Location: LCCOMB_X15_Y3_N8
\corr_long|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~24_combout\ = ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add0~23\)))) # (GND)
-- \corr_long|Add0~25\ = CARRY((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add0~23\))) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add0~23\,
	combout => \corr_long|Add0~24_combout\,
	cout => \corr_long|Add0~25\);

-- Location: LCCOMB_X15_Y3_N10
\corr_long|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~26_combout\ = (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add0~25\ & VCC)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add0~25\)))) # 
-- (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add0~25\)) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add0~25\) # (GND)))))
-- \corr_long|Add0~27\ = CARRY((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add0~25\)) # (!\corr_long|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add0~25\) # 
-- (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add0~25\,
	combout => \corr_long|Add0~26_combout\,
	cout => \corr_long|Add0~27\);

-- Location: LCCOMB_X15_Y3_N12
\corr_long|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~28_combout\ = ((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add0~27\)))) # (GND)
-- \corr_long|Add0~29\ = CARRY((\corr_long|Mult1|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult0|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add0~27\))) # (!\corr_long|Mult1|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult0|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult1|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add0~27\,
	combout => \corr_long|Add0~28_combout\,
	cout => \corr_long|Add0~29\);

-- Location: LCCOMB_X15_Y3_N16
\corr_long|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~32_combout\ = !\corr_long|Add0~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add0~31\,
	combout => \corr_long|Add0~32_combout\);

-- Location: LCCOMB_X19_Y7_N10
\corr_long|input_adc_values_reduced~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~176_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(88)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(16),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(88),
	combout => \corr_long|input_adc_values_reduced~176_combout\);

-- Location: LCCOMB_X19_Y7_N4
\corr_long|input_adc_values_reduced~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~177_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(89)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(17),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(89),
	combout => \corr_long|input_adc_values_reduced~177_combout\);

-- Location: LCCOMB_X20_Y7_N22
\corr_long|input_adc_values_reduced~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~178_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(90))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(90),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(18),
	combout => \corr_long|input_adc_values_reduced~178_combout\);

-- Location: LCCOMB_X20_Y7_N12
\corr_long|input_adc_values_reduced~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~179_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(91))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(91),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(19),
	combout => \corr_long|input_adc_values_reduced~179_combout\);

-- Location: LCCOMB_X19_Y7_N22
\corr_long|input_adc_values_reduced~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~180_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(92)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(20),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(92),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~180_combout\);

-- Location: LCCOMB_X20_Y7_N6
\corr_long|input_adc_values_reduced~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~181_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(93))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(93),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(21),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~181_combout\);

-- Location: LCCOMB_X20_Y7_N24
\corr_long|input_adc_values_reduced~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~182_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(94))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(94),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(22),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~182_combout\);

-- Location: LCCOMB_X20_Y7_N30
\corr_long|input_adc_values_reduced~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~183_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(95)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(23),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(95),
	combout => \corr_long|input_adc_values_reduced~183_combout\);

-- Location: LCCOMB_X5_Y11_N8
\ADC_Manager1|Decoder0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~19_combout\ = (\ADC_Manager1|ram_counter\(4) & !\ADC_Manager1|ram_counter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(4),
	datad => \ADC_Manager1|ram_counter\(5),
	combout => \ADC_Manager1|Decoder0~19_combout\);

-- Location: LCCOMB_X5_Y13_N26
\ADC_Manager1|Decoder0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~68_combout\ = (\ADC_Manager1|LessThan2~9_combout\ & (\ADC_Manager1|Decoder0~24_combout\ & (\ADC_Manager1|Decoder0~9_combout\ & \ADC_Manager1|Decoder0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~9_combout\,
	datab => \ADC_Manager1|Decoder0~24_combout\,
	datac => \ADC_Manager1|Decoder0~9_combout\,
	datad => \ADC_Manager1|Decoder0~19_combout\,
	combout => \ADC_Manager1|Decoder0~68_combout\);

-- Location: LCFF_X9_Y11_N17
\ADC_Manager1|c_preamb_func[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[27][0]~regout\);

-- Location: LCCOMB_X9_Y11_N16
\ADC_Manager1|Selector229~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector229~0_combout\ = (\ADC_Manager1|c_preamb_func[27][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[27][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector229~0_combout\);

-- Location: LCFF_X17_Y6_N7
\ADC_Manager1|c_long_func_input[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector229~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[27][0]~regout\);

-- Location: LCCOMB_X17_Y6_N6
\corr_long|input_function_reduced~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~176_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[27][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[2][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[2][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[27][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~176_combout\);

-- Location: LCCOMB_X5_Y11_N24
\ADC_Manager1|Decoder0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~69_combout\ = (\ADC_Manager1|Decoder0~22_combout\ & (!\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|Equal0~0_combout\ & \ADC_Manager1|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~22_combout\,
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|Equal0~0_combout\,
	datad => \ADC_Manager1|Equal0~5_combout\,
	combout => \ADC_Manager1|Decoder0~69_combout\);

-- Location: LCFF_X21_Y7_N7
\ADC_Manager1|c_preamb_func[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][1]~regout\);

-- Location: LCFF_X21_Y9_N17
\ADC_Manager1|c_0_func[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][1]~regout\);

-- Location: LCCOMB_X21_Y7_N6
\ADC_Manager1|Selector28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector28~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[2][1]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[2][1]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[2][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][1]~regout\,
	datad => \ADC_Manager1|c_0_func[2][1]~regout\,
	combout => \ADC_Manager1|Selector28~1_combout\);

-- Location: LCCOMB_X18_Y7_N30
\ADC_Manager1|Selector28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector28~2_combout\ = (\ADC_Manager1|Selector28~0_combout\) # ((\ADC_Manager1|Selector28~1_combout\) # ((\ADC_Manager1|c_long_func_input[2][1]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector28~0_combout\,
	datab => \ADC_Manager1|Selector28~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[2][1]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector28~2_combout\);

-- Location: LCFF_X18_Y7_N31
\ADC_Manager1|c_long_func_input[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[2][1]~regout\);

-- Location: LCFF_X9_Y11_N19
\ADC_Manager1|c_preamb_func[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[27][1]~regout\);

-- Location: LCCOMB_X9_Y11_N18
\ADC_Manager1|Selector228~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector228~0_combout\ = (\ADC_Manager1|c_preamb_func[27][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[27][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector228~0_combout\);

-- Location: LCFF_X17_Y7_N15
\ADC_Manager1|c_long_func_input[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector228~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[27][1]~regout\);

-- Location: LCCOMB_X17_Y7_N14
\corr_long|input_function_reduced~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~177_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[27][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[2][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[2][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[27][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~177_combout\);

-- Location: LCFF_X21_Y9_N1
\ADC_Manager1|c_0_func[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][2]~regout\);

-- Location: LCCOMB_X21_Y7_N16
\ADC_Manager1|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector27~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[2][2]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[2][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[2][2]~regout\,
	datad => \ADC_Manager1|c_0_func[2][2]~regout\,
	combout => \ADC_Manager1|Selector27~0_combout\);

-- Location: LCCOMB_X17_Y3_N22
\ADC_Manager1|Selector27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector27~2_combout\ = (\ADC_Manager1|Selector27~1_combout\) # ((\ADC_Manager1|Selector27~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[2][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector27~1_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[2][2]~regout\,
	datad => \ADC_Manager1|Selector27~0_combout\,
	combout => \ADC_Manager1|Selector27~2_combout\);

-- Location: LCFF_X17_Y3_N23
\ADC_Manager1|c_long_func_input[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector27~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[2][2]~regout\);

-- Location: LCCOMB_X9_Y11_N20
\ADC_Manager1|c_preamb_func[27][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[27][2]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	combout => \ADC_Manager1|c_preamb_func[27][2]~feeder_combout\);

-- Location: LCFF_X9_Y11_N21
\ADC_Manager1|c_preamb_func[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[27][2]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[27][2]~regout\);

-- Location: LCCOMB_X14_Y11_N6
\ADC_Manager1|Selector227~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector227~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[27][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[27][2]~regout\,
	combout => \ADC_Manager1|Selector227~0_combout\);

-- Location: LCFF_X17_Y3_N29
\ADC_Manager1|c_long_func_input[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector227~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[27][2]~regout\);

-- Location: LCCOMB_X17_Y3_N28
\corr_long|input_function_reduced~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~178_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[27][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[2][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[2][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[27][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~178_combout\);

-- Location: LCFF_X9_Y11_N27
\ADC_Manager1|c_preamb_func[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[27][3]~regout\);

-- Location: LCCOMB_X9_Y11_N26
\ADC_Manager1|Selector226~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector226~0_combout\ = (\ADC_Manager1|c_preamb_func[27][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[27][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector226~0_combout\);

-- Location: LCFF_X17_Y8_N23
\ADC_Manager1|c_long_func_input[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector226~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[27][3]~regout\);

-- Location: LCCOMB_X17_Y8_N22
\corr_long|input_function_reduced~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~179_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[27][3]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[2][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[2][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[27][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~179_combout\);

-- Location: LCFF_X21_Y9_N21
\ADC_Manager1|c_0_func[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][4]~regout\);

-- Location: LCCOMB_X21_Y7_N24
\ADC_Manager1|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector25~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[2][4]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[2][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[2][4]~regout\,
	datad => \ADC_Manager1|c_0_func[2][4]~regout\,
	combout => \ADC_Manager1|Selector25~0_combout\);

-- Location: LCFF_X21_Y7_N21
\ADC_Manager1|c_preamb_func[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][4]~regout\);

-- Location: LCCOMB_X21_Y7_N20
\ADC_Manager1|Selector25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector25~1_combout\ = (\ADC_Manager1|c_0_func[2][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[2][4]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[2][4]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[2][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][4]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector25~1_combout\);

-- Location: LCCOMB_X20_Y8_N18
\ADC_Manager1|Selector25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector25~2_combout\ = (\ADC_Manager1|Selector25~0_combout\) # ((\ADC_Manager1|Selector25~1_combout\) # ((\ADC_Manager1|c_long_func_input[2][4]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[2][4]~regout\,
	datab => \ADC_Manager1|Selector25~0_combout\,
	datac => \ADC_Manager1|Selector25~1_combout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector25~2_combout\);

-- Location: LCFF_X14_Y7_N3
\ADC_Manager1|c_long_func_input[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector25~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[2][4]~regout\);

-- Location: LCFF_X9_Y11_N29
\ADC_Manager1|c_preamb_func[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[27][4]~regout\);

-- Location: LCCOMB_X9_Y11_N28
\ADC_Manager1|Selector225~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector225~0_combout\ = (\ADC_Manager1|c_preamb_func[27][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[27][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector225~0_combout\);

-- Location: LCFF_X15_Y7_N9
\ADC_Manager1|c_long_func_input[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector225~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[27][4]~regout\);

-- Location: LCCOMB_X15_Y7_N8
\corr_long|input_function_reduced~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~180_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[27][4]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[2][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[2][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[27][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~180_combout\);

-- Location: LCCOMB_X21_Y7_N22
\ADC_Manager1|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector24~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[2][5]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[2][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[2][5]~regout\,
	datac => \ADC_Manager1|c_1_func[2][5]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector24~0_combout\);

-- Location: LCFF_X21_Y7_N11
\ADC_Manager1|c_preamb_func[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][5]~regout\);

-- Location: LCCOMB_X21_Y7_N10
\ADC_Manager1|Selector24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector24~1_combout\ = (\ADC_Manager1|c_0_func[2][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[2][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[2][5]~regout\ & (((\ADC_Manager1|c_preamb_func[2][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][5]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector24~1_combout\);

-- Location: LCCOMB_X18_Y3_N14
\ADC_Manager1|Selector24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector24~2_combout\ = (\ADC_Manager1|Selector24~0_combout\) # ((\ADC_Manager1|Selector24~1_combout\) # ((\ADC_Manager1|c_long_func_input[2][5]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[2][5]~regout\,
	datab => \ADC_Manager1|Selector24~0_combout\,
	datac => \ADC_Manager1|Selector24~1_combout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector24~2_combout\);

-- Location: LCFF_X17_Y3_N3
\ADC_Manager1|c_long_func_input[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector24~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[2][5]~regout\);

-- Location: LCFF_X9_Y11_N7
\ADC_Manager1|c_preamb_func[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[27][5]~regout\);

-- Location: LCCOMB_X9_Y11_N6
\ADC_Manager1|Selector224~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector224~0_combout\ = (\ADC_Manager1|c_preamb_func[27][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[27][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector224~0_combout\);

-- Location: LCFF_X17_Y3_N25
\ADC_Manager1|c_long_func_input[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector224~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[27][5]~regout\);

-- Location: LCCOMB_X17_Y3_N24
\corr_long|input_function_reduced~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~181_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[27][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[2][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[2][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[27][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~181_combout\);

-- Location: LCFF_X21_Y9_N13
\ADC_Manager1|c_0_func[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][6]~regout\);

-- Location: LCFF_X21_Y7_N9
\ADC_Manager1|c_1_func[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][6]~regout\);

-- Location: LCCOMB_X21_Y7_N8
\ADC_Manager1|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector23~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[2][6]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[2][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[2][6]~regout\,
	datac => \ADC_Manager1|c_1_func[2][6]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector23~0_combout\);

-- Location: LCCOMB_X18_Y7_N26
\ADC_Manager1|Selector23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector23~2_combout\ = (\ADC_Manager1|Selector23~1_combout\) # ((\ADC_Manager1|Selector23~0_combout\) # ((\ADC_Manager1|c_long_func_input[2][6]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector23~1_combout\,
	datab => \ADC_Manager1|Selector23~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[2][6]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector23~2_combout\);

-- Location: LCFF_X18_Y7_N27
\ADC_Manager1|c_long_func_input[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector23~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[2][6]~regout\);

-- Location: LCFF_X9_Y11_N25
\ADC_Manager1|c_preamb_func[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[27][6]~regout\);

-- Location: LCCOMB_X9_Y11_N24
\ADC_Manager1|Selector223~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector223~0_combout\ = (\ADC_Manager1|c_preamb_func[27][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[27][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector223~0_combout\);

-- Location: LCFF_X18_Y7_N13
\ADC_Manager1|c_long_func_input[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector223~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[27][6]~regout\);

-- Location: LCCOMB_X18_Y7_N12
\corr_long|input_function_reduced~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~182_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[27][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[2][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[2][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[27][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~182_combout\);

-- Location: LCFF_X21_Y7_N19
\ADC_Manager1|c_preamb_func[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][7]~regout\);

-- Location: LCCOMB_X21_Y7_N18
\ADC_Manager1|Selector22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector22~1_combout\ = (\ADC_Manager1|c_0_func[2][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[2][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[2][7]~regout\ & (((\ADC_Manager1|c_preamb_func[2][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][7]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector22~1_combout\);

-- Location: LCCOMB_X18_Y7_N2
\ADC_Manager1|Selector22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector22~2_combout\ = (\ADC_Manager1|Selector22~0_combout\) # ((\ADC_Manager1|Selector22~1_combout\) # ((\ADC_Manager1|c_long_func_input[2][7]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector22~0_combout\,
	datab => \ADC_Manager1|Selector22~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[2][7]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector22~2_combout\);

-- Location: LCFF_X18_Y7_N3
\ADC_Manager1|c_long_func_input[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[2][7]~regout\);

-- Location: LCFF_X9_Y11_N3
\ADC_Manager1|c_preamb_func[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[27][7]~regout\);

-- Location: LCCOMB_X9_Y11_N2
\ADC_Manager1|Selector222~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector222~0_combout\ = (\ADC_Manager1|c_preamb_func[27][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[27][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector222~0_combout\);

-- Location: LCFF_X18_Y7_N9
\ADC_Manager1|c_long_func_input[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector222~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[27][7]~regout\);

-- Location: LCCOMB_X18_Y7_N8
\corr_long|input_function_reduced~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~183_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[27][7]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[2][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[27][7]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~183_combout\);

-- Location: DSPMULT_X16_Y7_N0
\corr_long|Mult2|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult2|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult2|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult2|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y6_N4
\corr_long|input_adc_values_reduced~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~168_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(96))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(96),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(24),
	combout => \corr_long|input_adc_values_reduced~168_combout\);

-- Location: LCCOMB_X19_Y6_N26
\corr_long|input_adc_values_reduced~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~169_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(97))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(97),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(25),
	combout => \corr_long|input_adc_values_reduced~169_combout\);

-- Location: LCCOMB_X17_Y7_N0
\corr_long|input_adc_values_reduced~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~170_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(98)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(26),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(98),
	combout => \corr_long|input_adc_values_reduced~170_combout\);

-- Location: LCCOMB_X19_Y7_N14
\corr_long|input_adc_values_reduced~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~171_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(99)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(27),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(99),
	combout => \corr_long|input_adc_values_reduced~171_combout\);

-- Location: LCCOMB_X20_Y7_N16
\corr_long|input_adc_values_reduced~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~172_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(100)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(28),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(100),
	combout => \corr_long|input_adc_values_reduced~172_combout\);

-- Location: LCCOMB_X19_Y7_N16
\corr_long|input_adc_values_reduced~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~173_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(101)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(29),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(101),
	combout => \corr_long|input_adc_values_reduced~173_combout\);

-- Location: LCCOMB_X20_Y7_N2
\corr_long|input_adc_values_reduced~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~174_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(102))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(102),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(30),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~174_combout\);

-- Location: LCCOMB_X20_Y7_N4
\corr_long|input_adc_values_reduced~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~175_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(103))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(103),
	datac => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(31),
	combout => \corr_long|input_adc_values_reduced~175_combout\);

-- Location: LCCOMB_X5_Y13_N24
\ADC_Manager1|Decoder0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~66_combout\ = (\ADC_Manager1|LessThan2~9_combout\ & (\ADC_Manager1|Decoder0~48_combout\ & (\ADC_Manager1|Decoder0~9_combout\ & \ADC_Manager1|Decoder0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~9_combout\,
	datab => \ADC_Manager1|Decoder0~48_combout\,
	datac => \ADC_Manager1|Decoder0~9_combout\,
	datad => \ADC_Manager1|Decoder0~19_combout\,
	combout => \ADC_Manager1|Decoder0~66_combout\);

-- Location: LCFF_X9_Y11_N5
\ADC_Manager1|c_preamb_func[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[28][0]~regout\);

-- Location: LCCOMB_X9_Y11_N4
\ADC_Manager1|Selector237~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector237~0_combout\ = (\ADC_Manager1|c_preamb_func[28][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[28][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector237~0_combout\);

-- Location: LCFF_X15_Y7_N3
\ADC_Manager1|c_long_func_input[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector237~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[28][0]~regout\);

-- Location: LCCOMB_X15_Y7_N2
\corr_long|input_function_reduced~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~168_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[28][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[3][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[3][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[28][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~168_combout\);

-- Location: LCFF_X7_Y7_N27
\ADC_Manager1|c_1_func[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][1]~regout\);

-- Location: LCCOMB_X7_Y7_N26
\ADC_Manager1|Selector36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector36~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[3][1]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[3][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[3][1]~regout\,
	datad => \ADC_Manager1|c_0_func[3][1]~regout\,
	combout => \ADC_Manager1|Selector36~0_combout\);

-- Location: LCCOMB_X17_Y7_N28
\ADC_Manager1|Selector36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector36~2_combout\ = (\ADC_Manager1|Selector36~1_combout\) # ((\ADC_Manager1|Selector36~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[3][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector36~1_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[3][1]~regout\,
	datad => \ADC_Manager1|Selector36~0_combout\,
	combout => \ADC_Manager1|Selector36~2_combout\);

-- Location: LCFF_X17_Y7_N29
\ADC_Manager1|c_long_func_input[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector36~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[3][1]~regout\);

-- Location: LCFF_X9_Y11_N23
\ADC_Manager1|c_preamb_func[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[28][1]~regout\);

-- Location: LCCOMB_X9_Y11_N22
\ADC_Manager1|Selector236~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector236~0_combout\ = (\ADC_Manager1|c_preamb_func[28][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[28][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector236~0_combout\);

-- Location: LCFF_X17_Y7_N11
\ADC_Manager1|c_long_func_input[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector236~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[28][1]~regout\);

-- Location: LCCOMB_X17_Y7_N10
\corr_long|input_function_reduced~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~169_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[28][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[3][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[3][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[28][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~169_combout\);

-- Location: LCFF_X8_Y7_N13
\ADC_Manager1|c_0_func[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][2]~regout\);

-- Location: LCCOMB_X6_Y11_N2
\ADC_Manager1|Decoder0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~67_combout\ = (\ADC_Manager1|Decoder0~22_combout\ & (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Equal0~0_combout\ & \ADC_Manager1|Decoder0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~22_combout\,
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|Equal0~0_combout\,
	datad => \ADC_Manager1|Decoder0~64_combout\,
	combout => \ADC_Manager1|Decoder0~67_combout\);

-- Location: LCFF_X7_Y7_N25
\ADC_Manager1|c_preamb_func[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][2]~regout\);

-- Location: LCCOMB_X7_Y7_N24
\ADC_Manager1|Selector35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector35~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[3][2]~regout\) # ((\ADC_Manager1|c_preamb_func[3][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[3][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[3][2]~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector35~1_combout\);

-- Location: LCCOMB_X7_Y7_N16
\ADC_Manager1|Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector35~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[3][2]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[3][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|c_0_func[3][2]~regout\,
	datac => \ADC_Manager1|c_1_func[3][2]~regout\,
	datad => \ADC_Manager1|Mux40~0_combout\,
	combout => \ADC_Manager1|Selector35~0_combout\);

-- Location: LCCOMB_X18_Y7_N18
\ADC_Manager1|Selector35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector35~2_combout\ = (\ADC_Manager1|Selector35~1_combout\) # ((\ADC_Manager1|Selector35~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[3][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector35~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[3][2]~regout\,
	datad => \ADC_Manager1|Selector35~0_combout\,
	combout => \ADC_Manager1|Selector35~2_combout\);

-- Location: LCFF_X18_Y7_N19
\ADC_Manager1|c_long_func_input[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[3][2]~regout\);

-- Location: LCFF_X9_Y11_N13
\ADC_Manager1|c_preamb_func[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[28][2]~regout\);

-- Location: LCCOMB_X9_Y11_N12
\ADC_Manager1|Selector235~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector235~0_combout\ = (\ADC_Manager1|c_preamb_func[28][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[28][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector235~0_combout\);

-- Location: LCFF_X17_Y7_N19
\ADC_Manager1|c_long_func_input[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector235~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[28][2]~regout\);

-- Location: LCCOMB_X17_Y7_N18
\corr_long|input_function_reduced~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~170_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[28][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[3][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[3][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[28][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~170_combout\);

-- Location: LCFF_X9_Y11_N31
\ADC_Manager1|c_preamb_func[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[28][3]~regout\);

-- Location: LCCOMB_X9_Y11_N30
\ADC_Manager1|Selector234~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector234~0_combout\ = (\ADC_Manager1|c_preamb_func[28][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[28][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector234~0_combout\);

-- Location: LCFF_X17_Y7_N17
\ADC_Manager1|c_long_func_input[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector234~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[28][3]~regout\);

-- Location: LCCOMB_X17_Y7_N16
\corr_long|input_function_reduced~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~171_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[28][3]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[3][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[3][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[28][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~171_combout\);

-- Location: LCCOMB_X8_Y7_N20
\ADC_Manager1|c_0_func[3][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[3][4]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	combout => \ADC_Manager1|c_0_func[3][4]~feeder_combout\);

-- Location: LCFF_X8_Y7_N21
\ADC_Manager1|c_0_func[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[3][4]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][4]~regout\);

-- Location: LCCOMB_X7_Y7_N0
\ADC_Manager1|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector33~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[3][4]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[3][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[3][4]~regout\,
	datad => \ADC_Manager1|c_0_func[3][4]~regout\,
	combout => \ADC_Manager1|Selector33~0_combout\);

-- Location: LCCOMB_X18_Y7_N14
\ADC_Manager1|Selector33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector33~2_combout\ = (\ADC_Manager1|Selector33~1_combout\) # ((\ADC_Manager1|Selector33~0_combout\) # ((\ADC_Manager1|c_long_func_input[3][4]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector33~1_combout\,
	datab => \ADC_Manager1|Selector33~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[3][4]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector33~2_combout\);

-- Location: LCFF_X18_Y7_N15
\ADC_Manager1|c_long_func_input[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector33~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[3][4]~regout\);

-- Location: LCFF_X9_Y11_N1
\ADC_Manager1|c_preamb_func[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[28][4]~regout\);

-- Location: LCCOMB_X9_Y11_N0
\ADC_Manager1|Selector233~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector233~0_combout\ = (\ADC_Manager1|c_preamb_func[28][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[28][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector233~0_combout\);

-- Location: LCFF_X17_Y7_N31
\ADC_Manager1|c_long_func_input[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector233~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[28][4]~regout\);

-- Location: LCCOMB_X17_Y7_N30
\corr_long|input_function_reduced~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~172_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[28][4]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[3][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[3][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[28][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~172_combout\);

-- Location: LCFF_X7_Y7_N15
\ADC_Manager1|c_1_func[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][5]~regout\);

-- Location: LCCOMB_X7_Y7_N14
\ADC_Manager1|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector32~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[3][5]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[3][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][5]~regout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[3][5]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector32~0_combout\);

-- Location: LCCOMB_X18_Y7_N24
\ADC_Manager1|Selector32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector32~2_combout\ = (\ADC_Manager1|Selector32~1_combout\) # ((\ADC_Manager1|Selector32~0_combout\) # ((\ADC_Manager1|c_long_func_input[3][5]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector32~1_combout\,
	datab => \ADC_Manager1|Selector32~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[3][5]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector32~2_combout\);

-- Location: LCFF_X18_Y7_N25
\ADC_Manager1|c_long_func_input[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector32~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[3][5]~regout\);

-- Location: LCFF_X9_Y11_N15
\ADC_Manager1|c_preamb_func[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[28][5]~regout\);

-- Location: LCCOMB_X9_Y11_N14
\ADC_Manager1|Selector232~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector232~0_combout\ = (\ADC_Manager1|c_preamb_func[28][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[28][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector232~0_combout\);

-- Location: LCFF_X17_Y7_N13
\ADC_Manager1|c_long_func_input[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector232~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[28][5]~regout\);

-- Location: LCCOMB_X17_Y7_N12
\corr_long|input_function_reduced~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~173_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[28][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[3][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[3][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[28][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~173_combout\);

-- Location: LCFF_X9_Y11_N9
\ADC_Manager1|c_preamb_func[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[28][6]~regout\);

-- Location: LCCOMB_X9_Y11_N8
\ADC_Manager1|Selector231~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector231~0_combout\ = (\ADC_Manager1|c_preamb_func[28][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[28][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector231~0_combout\);

-- Location: LCFF_X15_Y7_N1
\ADC_Manager1|c_long_func_input[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector231~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[28][6]~regout\);

-- Location: LCCOMB_X15_Y7_N0
\corr_long|input_function_reduced~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~174_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[28][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[3][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[3][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[28][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~174_combout\);

-- Location: LCFF_X9_Y11_N11
\ADC_Manager1|c_preamb_func[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[28][7]~regout\);

-- Location: LCCOMB_X9_Y11_N10
\ADC_Manager1|Selector230~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector230~0_combout\ = (\ADC_Manager1|c_preamb_func[28][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[28][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector230~0_combout\);

-- Location: LCFF_X15_Y7_N15
\ADC_Manager1|c_long_func_input[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector230~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[28][7]~regout\);

-- Location: LCCOMB_X15_Y7_N14
\corr_long|input_function_reduced~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~175_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[28][7]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[3][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[3][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[28][7]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~175_combout\);

-- Location: DSPMULT_X16_Y7_N1
\corr_long|Mult3|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult3|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult3|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult3|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y7_N20
\corr_long|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~4_combout\ = ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add1~3\)))) # (GND)
-- \corr_long|Add1~5\ = CARRY((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add1~3\))) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult3|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add1~3\,
	combout => \corr_long|Add1~4_combout\,
	cout => \corr_long|Add1~5\);

-- Location: LCCOMB_X15_Y7_N30
\corr_long|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~14_combout\ = (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add1~13\ & VCC)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add1~13\)))) # 
-- (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add1~13\)) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add1~13\) # (GND)))))
-- \corr_long|Add1~15\ = CARRY((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add1~13\)) # (!\corr_long|Mult2|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add1~13\) # 
-- (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add1~13\,
	combout => \corr_long|Add1~14_combout\,
	cout => \corr_long|Add1~15\);

-- Location: LCCOMB_X15_Y6_N0
\corr_long|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~16_combout\ = ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add1~15\)))) # (GND)
-- \corr_long|Add1~17\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add1~15\))) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add1~15\,
	combout => \corr_long|Add1~16_combout\,
	cout => \corr_long|Add1~17\);

-- Location: LCCOMB_X15_Y6_N4
\corr_long|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add1~20_combout\ = ((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add1~19\)))) # (GND)
-- \corr_long|Add1~21\ = CARRY((\corr_long|Mult3|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult2|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add1~19\))) # (!\corr_long|Mult3|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult2|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult3|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult2|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add1~19\,
	combout => \corr_long|Add1~20_combout\,
	cout => \corr_long|Add1~21\);

-- Location: LCCOMB_X14_Y7_N14
\corr_long|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~0_combout\ = (\corr_long|Add1~0_combout\ & (\corr_long|Add0~0_combout\ $ (VCC))) # (!\corr_long|Add1~0_combout\ & (\corr_long|Add0~0_combout\ & VCC))
-- \corr_long|Add2~1\ = CARRY((\corr_long|Add1~0_combout\ & \corr_long|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add1~0_combout\,
	datab => \corr_long|Add0~0_combout\,
	datad => VCC,
	combout => \corr_long|Add2~0_combout\,
	cout => \corr_long|Add2~1\);

-- Location: LCCOMB_X14_Y7_N18
\corr_long|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~4_combout\ = ((\corr_long|Add0~4_combout\ $ (\corr_long|Add1~4_combout\ $ (!\corr_long|Add2~3\)))) # (GND)
-- \corr_long|Add2~5\ = CARRY((\corr_long|Add0~4_combout\ & ((\corr_long|Add1~4_combout\) # (!\corr_long|Add2~3\))) # (!\corr_long|Add0~4_combout\ & (\corr_long|Add1~4_combout\ & !\corr_long|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~4_combout\,
	datab => \corr_long|Add1~4_combout\,
	datad => VCC,
	cin => \corr_long|Add2~3\,
	combout => \corr_long|Add2~4_combout\,
	cout => \corr_long|Add2~5\);

-- Location: LCCOMB_X14_Y7_N20
\corr_long|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~6_combout\ = (\corr_long|Add1~6_combout\ & ((\corr_long|Add0~6_combout\ & (\corr_long|Add2~5\ & VCC)) # (!\corr_long|Add0~6_combout\ & (!\corr_long|Add2~5\)))) # (!\corr_long|Add1~6_combout\ & ((\corr_long|Add0~6_combout\ & 
-- (!\corr_long|Add2~5\)) # (!\corr_long|Add0~6_combout\ & ((\corr_long|Add2~5\) # (GND)))))
-- \corr_long|Add2~7\ = CARRY((\corr_long|Add1~6_combout\ & (!\corr_long|Add0~6_combout\ & !\corr_long|Add2~5\)) # (!\corr_long|Add1~6_combout\ & ((!\corr_long|Add2~5\) # (!\corr_long|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add1~6_combout\,
	datab => \corr_long|Add0~6_combout\,
	datad => VCC,
	cin => \corr_long|Add2~5\,
	combout => \corr_long|Add2~6_combout\,
	cout => \corr_long|Add2~7\);

-- Location: LCCOMB_X14_Y7_N22
\corr_long|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~8_combout\ = ((\corr_long|Add1~8_combout\ $ (\corr_long|Add0~8_combout\ $ (!\corr_long|Add2~7\)))) # (GND)
-- \corr_long|Add2~9\ = CARRY((\corr_long|Add1~8_combout\ & ((\corr_long|Add0~8_combout\) # (!\corr_long|Add2~7\))) # (!\corr_long|Add1~8_combout\ & (\corr_long|Add0~8_combout\ & !\corr_long|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add1~8_combout\,
	datab => \corr_long|Add0~8_combout\,
	datad => VCC,
	cin => \corr_long|Add2~7\,
	combout => \corr_long|Add2~8_combout\,
	cout => \corr_long|Add2~9\);

-- Location: LCCOMB_X14_Y7_N24
\corr_long|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~10_combout\ = (\corr_long|Add1~10_combout\ & ((\corr_long|Add0~10_combout\ & (\corr_long|Add2~9\ & VCC)) # (!\corr_long|Add0~10_combout\ & (!\corr_long|Add2~9\)))) # (!\corr_long|Add1~10_combout\ & ((\corr_long|Add0~10_combout\ & 
-- (!\corr_long|Add2~9\)) # (!\corr_long|Add0~10_combout\ & ((\corr_long|Add2~9\) # (GND)))))
-- \corr_long|Add2~11\ = CARRY((\corr_long|Add1~10_combout\ & (!\corr_long|Add0~10_combout\ & !\corr_long|Add2~9\)) # (!\corr_long|Add1~10_combout\ & ((!\corr_long|Add2~9\) # (!\corr_long|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add1~10_combout\,
	datab => \corr_long|Add0~10_combout\,
	datad => VCC,
	cin => \corr_long|Add2~9\,
	combout => \corr_long|Add2~10_combout\,
	cout => \corr_long|Add2~11\);

-- Location: LCCOMB_X14_Y7_N28
\corr_long|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~14_combout\ = (\corr_long|Add0~14_combout\ & ((\corr_long|Add1~14_combout\ & (\corr_long|Add2~13\ & VCC)) # (!\corr_long|Add1~14_combout\ & (!\corr_long|Add2~13\)))) # (!\corr_long|Add0~14_combout\ & ((\corr_long|Add1~14_combout\ & 
-- (!\corr_long|Add2~13\)) # (!\corr_long|Add1~14_combout\ & ((\corr_long|Add2~13\) # (GND)))))
-- \corr_long|Add2~15\ = CARRY((\corr_long|Add0~14_combout\ & (!\corr_long|Add1~14_combout\ & !\corr_long|Add2~13\)) # (!\corr_long|Add0~14_combout\ & ((!\corr_long|Add2~13\) # (!\corr_long|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~14_combout\,
	datab => \corr_long|Add1~14_combout\,
	datad => VCC,
	cin => \corr_long|Add2~13\,
	combout => \corr_long|Add2~14_combout\,
	cout => \corr_long|Add2~15\);

-- Location: LCCOMB_X14_Y7_N30
\corr_long|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~16_combout\ = ((\corr_long|Add0~16_combout\ $ (\corr_long|Add1~16_combout\ $ (!\corr_long|Add2~15\)))) # (GND)
-- \corr_long|Add2~17\ = CARRY((\corr_long|Add0~16_combout\ & ((\corr_long|Add1~16_combout\) # (!\corr_long|Add2~15\))) # (!\corr_long|Add0~16_combout\ & (\corr_long|Add1~16_combout\ & !\corr_long|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~16_combout\,
	datab => \corr_long|Add1~16_combout\,
	datad => VCC,
	cin => \corr_long|Add2~15\,
	combout => \corr_long|Add2~16_combout\,
	cout => \corr_long|Add2~17\);

-- Location: LCCOMB_X14_Y6_N0
\corr_long|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~18_combout\ = (\corr_long|Add1~18_combout\ & ((\corr_long|Add0~18_combout\ & (\corr_long|Add2~17\ & VCC)) # (!\corr_long|Add0~18_combout\ & (!\corr_long|Add2~17\)))) # (!\corr_long|Add1~18_combout\ & ((\corr_long|Add0~18_combout\ & 
-- (!\corr_long|Add2~17\)) # (!\corr_long|Add0~18_combout\ & ((\corr_long|Add2~17\) # (GND)))))
-- \corr_long|Add2~19\ = CARRY((\corr_long|Add1~18_combout\ & (!\corr_long|Add0~18_combout\ & !\corr_long|Add2~17\)) # (!\corr_long|Add1~18_combout\ & ((!\corr_long|Add2~17\) # (!\corr_long|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add1~18_combout\,
	datab => \corr_long|Add0~18_combout\,
	datad => VCC,
	cin => \corr_long|Add2~17\,
	combout => \corr_long|Add2~18_combout\,
	cout => \corr_long|Add2~19\);

-- Location: LCCOMB_X14_Y6_N8
\corr_long|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~26_combout\ = (\corr_long|Add1~26_combout\ & ((\corr_long|Add0~26_combout\ & (\corr_long|Add2~25\ & VCC)) # (!\corr_long|Add0~26_combout\ & (!\corr_long|Add2~25\)))) # (!\corr_long|Add1~26_combout\ & ((\corr_long|Add0~26_combout\ & 
-- (!\corr_long|Add2~25\)) # (!\corr_long|Add0~26_combout\ & ((\corr_long|Add2~25\) # (GND)))))
-- \corr_long|Add2~27\ = CARRY((\corr_long|Add1~26_combout\ & (!\corr_long|Add0~26_combout\ & !\corr_long|Add2~25\)) # (!\corr_long|Add1~26_combout\ & ((!\corr_long|Add2~25\) # (!\corr_long|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add1~26_combout\,
	datab => \corr_long|Add0~26_combout\,
	datad => VCC,
	cin => \corr_long|Add2~25\,
	combout => \corr_long|Add2~26_combout\,
	cout => \corr_long|Add2~27\);

-- Location: LCCOMB_X14_Y6_N10
\corr_long|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~28_combout\ = ((\corr_long|Add1~28_combout\ $ (\corr_long|Add0~28_combout\ $ (!\corr_long|Add2~27\)))) # (GND)
-- \corr_long|Add2~29\ = CARRY((\corr_long|Add1~28_combout\ & ((\corr_long|Add0~28_combout\) # (!\corr_long|Add2~27\))) # (!\corr_long|Add1~28_combout\ & (\corr_long|Add0~28_combout\ & !\corr_long|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add1~28_combout\,
	datab => \corr_long|Add0~28_combout\,
	datad => VCC,
	cin => \corr_long|Add2~27\,
	combout => \corr_long|Add2~28_combout\,
	cout => \corr_long|Add2~29\);

-- Location: LCCOMB_X14_Y6_N12
\corr_long|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add2~30_combout\ = (\corr_long|Add0~30_combout\ & ((\corr_long|Add1~30_combout\ & (\corr_long|Add2~29\ & VCC)) # (!\corr_long|Add1~30_combout\ & (!\corr_long|Add2~29\)))) # (!\corr_long|Add0~30_combout\ & ((\corr_long|Add1~30_combout\ & 
-- (!\corr_long|Add2~29\)) # (!\corr_long|Add1~30_combout\ & ((\corr_long|Add2~29\) # (GND)))))
-- \corr_long|Add2~31\ = CARRY((\corr_long|Add0~30_combout\ & (!\corr_long|Add1~30_combout\ & !\corr_long|Add2~29\)) # (!\corr_long|Add0~30_combout\ & ((!\corr_long|Add2~29\) # (!\corr_long|Add1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~30_combout\,
	datab => \corr_long|Add1~30_combout\,
	datad => VCC,
	cin => \corr_long|Add2~29\,
	combout => \corr_long|Add2~30_combout\,
	cout => \corr_long|Add2~31\);

-- Location: LCCOMB_X17_Y3_N2
\corr_long|input_adc_values_reduced~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~192_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(104))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(104),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(32),
	combout => \corr_long|input_adc_values_reduced~192_combout\);

-- Location: LCCOMB_X20_Y3_N4
\corr_long|input_adc_values_reduced~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~193_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(105)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(33),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(105),
	combout => \corr_long|input_adc_values_reduced~193_combout\);

-- Location: LCCOMB_X19_Y3_N2
\corr_long|input_adc_values_reduced~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~194_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(106)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(34),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(106),
	combout => \corr_long|input_adc_values_reduced~194_combout\);

-- Location: LCCOMB_X19_Y3_N24
\corr_long|input_adc_values_reduced~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~195_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(107))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(107),
	datac => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(35),
	combout => \corr_long|input_adc_values_reduced~195_combout\);

-- Location: LCCOMB_X20_Y3_N2
\corr_long|input_adc_values_reduced~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~196_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(108)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(36),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(108),
	combout => \corr_long|input_adc_values_reduced~196_combout\);

-- Location: LCCOMB_X20_Y3_N12
\corr_long|input_adc_values_reduced~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~197_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(109))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(109),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(37),
	combout => \corr_long|input_adc_values_reduced~197_combout\);

-- Location: LCCOMB_X20_Y3_N10
\corr_long|input_adc_values_reduced~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~198_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(110))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(110),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(38),
	combout => \corr_long|input_adc_values_reduced~198_combout\);

-- Location: LCCOMB_X22_Y6_N4
\corr_long|input_adc_values_reduced~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~199_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(111))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(111),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(39),
	combout => \corr_long|input_adc_values_reduced~199_combout\);

-- Location: LCCOMB_X6_Y5_N12
\ADC_Manager1|Decoder1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~7_combout\ = (\ADC_Manager1|Decoder1~2_combout\ & (!\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder1~2_combout\,
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder1~7_combout\);

-- Location: LCFF_X13_Y3_N1
\ADC_Manager1|c_1_func[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][0]~regout\);

-- Location: LCCOMB_X13_Y3_N0
\ADC_Manager1|Selector45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector45~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[4][0]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][0]~regout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[4][0]~regout\,
	datad => \ADC_Manager1|Mux40~0_combout\,
	combout => \ADC_Manager1|Selector45~0_combout\);

-- Location: LCCOMB_X17_Y6_N4
\ADC_Manager1|Selector45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector45~2_combout\ = (\ADC_Manager1|Selector45~1_combout\) # ((\ADC_Manager1|Selector45~0_combout\) # ((\ADC_Manager1|c_long_func_input[4][0]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector45~1_combout\,
	datab => \ADC_Manager1|Selector45~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[4][0]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector45~2_combout\);

-- Location: LCFF_X17_Y6_N5
\ADC_Manager1|c_long_func_input[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector45~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[4][0]~regout\);

-- Location: LCCOMB_X5_Y11_N10
\ADC_Manager1|Decoder0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~72_combout\ = (\ADC_Manager1|Decoder0~1_combout\ & (!\ADC_Manager1|ram_counter\(4) & (\ADC_Manager1|Decoder0~5_combout\ & \ADC_Manager1|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~1_combout\,
	datab => \ADC_Manager1|ram_counter\(4),
	datac => \ADC_Manager1|Decoder0~5_combout\,
	datad => \ADC_Manager1|Decoder0~4_combout\,
	combout => \ADC_Manager1|Decoder0~72_combout\);

-- Location: LCFF_X6_Y11_N19
\ADC_Manager1|c_preamb_func[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[29][0]~regout\);

-- Location: LCCOMB_X6_Y11_N18
\ADC_Manager1|Selector245~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector245~0_combout\ = (\ADC_Manager1|c_preamb_func[29][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[29][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector245~0_combout\);

-- Location: LCFF_X17_Y6_N19
\ADC_Manager1|c_long_func_input[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector245~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[29][0]~regout\);

-- Location: LCCOMB_X17_Y6_N18
\corr_long|input_function_reduced~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~192_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[29][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[4][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[4][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[29][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~192_combout\);

-- Location: LCFF_X7_Y11_N13
\ADC_Manager1|c_preamb_func[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[29][1]~regout\);

-- Location: LCCOMB_X7_Y11_N12
\ADC_Manager1|Selector244~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector244~0_combout\ = (\ADC_Manager1|c_preamb_func[29][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[29][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector244~0_combout\);

-- Location: LCFF_X17_Y6_N27
\ADC_Manager1|c_long_func_input[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector244~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[29][1]~regout\);

-- Location: LCCOMB_X17_Y6_N26
\corr_long|input_function_reduced~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~193_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[29][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[4][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[4][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[29][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~193_combout\);

-- Location: LCFF_X7_Y11_N19
\ADC_Manager1|c_preamb_func[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[29][2]~regout\);

-- Location: LCCOMB_X7_Y11_N18
\ADC_Manager1|Selector243~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector243~0_combout\ = (\ADC_Manager1|c_preamb_func[29][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[29][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector243~0_combout\);

-- Location: LCFF_X17_Y6_N23
\ADC_Manager1|c_long_func_input[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector243~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[29][2]~regout\);

-- Location: LCCOMB_X6_Y11_N14
\ADC_Manager1|Decoder0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~73_combout\ = (\ADC_Manager1|Decoder0~22_combout\ & (!\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|Equal0~0_combout\ & \ADC_Manager1|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~22_combout\,
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|Equal0~0_combout\,
	datad => \ADC_Manager1|LessThan1~0_combout\,
	combout => \ADC_Manager1|Decoder0~73_combout\);

-- Location: LCFF_X13_Y3_N17
\ADC_Manager1|c_preamb_func[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][2]~regout\);

-- Location: LCCOMB_X13_Y3_N16
\ADC_Manager1|Selector43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector43~1_combout\ = (\ADC_Manager1|c_0_func[4][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[4][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[4][2]~regout\ & (((\ADC_Manager1|c_preamb_func[4][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][2]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector43~1_combout\);

-- Location: LCCOMB_X18_Y6_N24
\ADC_Manager1|Selector43~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector43~2_combout\ = (\ADC_Manager1|Selector43~0_combout\) # ((\ADC_Manager1|Selector43~1_combout\) # ((\ADC_Manager1|c_long_func_input[4][2]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector43~0_combout\,
	datab => \ADC_Manager1|Selector43~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[4][2]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector43~2_combout\);

-- Location: LCFF_X18_Y6_N25
\ADC_Manager1|c_long_func_input[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector43~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[4][2]~regout\);

-- Location: LCCOMB_X17_Y6_N22
\corr_long|input_function_reduced~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~194_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[29][2]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[4][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[29][2]~regout\,
	datad => \ADC_Manager1|c_long_func_input[4][2]~regout\,
	combout => \corr_long|input_function_reduced~194_combout\);

-- Location: LCFF_X13_Y3_N27
\ADC_Manager1|c_1_func[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][3]~regout\);

-- Location: LCCOMB_X5_Y6_N30
\ADC_Manager1|Decoder2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~12_combout\ = (!\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder2~12_combout\);

-- Location: LCCOMB_X5_Y6_N24
\ADC_Manager1|Decoder2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~13_combout\ = (\ADC_Manager1|Decoder2~6_combout\ & (\ADC_Manager1|Decoder2~12_combout\ & (\ADC_Manager1|Decoder2~1_combout\ & !\ADC_Manager1|ram_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~6_combout\,
	datab => \ADC_Manager1|Decoder2~12_combout\,
	datac => \ADC_Manager1|Decoder2~1_combout\,
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder2~13_combout\);

-- Location: LCFF_X12_Y3_N17
\ADC_Manager1|c_0_func[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][3]~regout\);

-- Location: LCCOMB_X13_Y3_N26
\ADC_Manager1|Selector42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector42~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[4][3]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[4][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[4][3]~regout\,
	datad => \ADC_Manager1|c_0_func[4][3]~regout\,
	combout => \ADC_Manager1|Selector42~0_combout\);

-- Location: LCCOMB_X15_Y3_N28
\ADC_Manager1|Selector42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector42~2_combout\ = (\ADC_Manager1|Selector42~1_combout\) # ((\ADC_Manager1|Selector42~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[4][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector42~1_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[4][3]~regout\,
	datad => \ADC_Manager1|Selector42~0_combout\,
	combout => \ADC_Manager1|Selector42~2_combout\);

-- Location: LCFF_X15_Y3_N29
\ADC_Manager1|c_long_func_input[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector42~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[4][3]~regout\);

-- Location: LCFF_X7_Y11_N5
\ADC_Manager1|c_preamb_func[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[29][3]~regout\);

-- Location: LCCOMB_X7_Y11_N4
\ADC_Manager1|Selector242~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector242~0_combout\ = (\ADC_Manager1|c_preamb_func[29][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[29][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector242~0_combout\);

-- Location: LCFF_X15_Y3_N27
\ADC_Manager1|c_long_func_input[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector242~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[29][3]~regout\);

-- Location: LCCOMB_X15_Y3_N26
\corr_long|input_function_reduced~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~195_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[29][3]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[4][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[4][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[29][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~195_combout\);

-- Location: LCFF_X7_Y11_N15
\ADC_Manager1|c_preamb_func[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[29][4]~regout\);

-- Location: LCCOMB_X7_Y11_N14
\ADC_Manager1|Selector241~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector241~0_combout\ = (\ADC_Manager1|c_preamb_func[29][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[29][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector241~0_combout\);

-- Location: LCFF_X15_Y3_N31
\ADC_Manager1|c_long_func_input[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector241~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[29][4]~regout\);

-- Location: LCCOMB_X15_Y3_N30
\corr_long|input_function_reduced~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~196_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[29][4]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[4][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[4][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[29][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~196_combout\);

-- Location: LCFF_X12_Y3_N5
\ADC_Manager1|c_0_func[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][5]~regout\);

-- Location: LCFF_X13_Y3_N31
\ADC_Manager1|c_preamb_func[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][5]~regout\);

-- Location: LCCOMB_X13_Y3_N30
\ADC_Manager1|Selector40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector40~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[4][5]~regout\) # ((\ADC_Manager1|c_0_func[4][5]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[4][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[4][5]~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector40~1_combout\);

-- Location: LCFF_X13_Y3_N15
\ADC_Manager1|c_1_func[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][5]~regout\);

-- Location: LCCOMB_X13_Y3_N14
\ADC_Manager1|Selector40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector40~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[4][5]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[4][5]~regout\,
	datac => \ADC_Manager1|c_1_func[4][5]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector40~0_combout\);

-- Location: LCCOMB_X14_Y3_N6
\ADC_Manager1|Selector40~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector40~2_combout\ = (\ADC_Manager1|Selector40~1_combout\) # ((\ADC_Manager1|Selector40~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[4][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[4][5]~regout\,
	datac => \ADC_Manager1|Selector40~1_combout\,
	datad => \ADC_Manager1|Selector40~0_combout\,
	combout => \ADC_Manager1|Selector40~2_combout\);

-- Location: LCFF_X15_Y3_N23
\ADC_Manager1|c_long_func_input[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector40~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[4][5]~regout\);

-- Location: LCFF_X7_Y11_N25
\ADC_Manager1|c_preamb_func[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[29][5]~regout\);

-- Location: LCCOMB_X7_Y11_N24
\ADC_Manager1|Selector240~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector240~0_combout\ = (\ADC_Manager1|c_preamb_func[29][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[29][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector240~0_combout\);

-- Location: LCFF_X15_Y3_N19
\ADC_Manager1|c_long_func_input[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector240~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[29][5]~regout\);

-- Location: LCCOMB_X15_Y3_N18
\corr_long|input_function_reduced~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~197_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[29][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[4][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[4][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[29][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~197_combout\);

-- Location: LCFF_X7_Y11_N27
\ADC_Manager1|c_preamb_func[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[29][6]~regout\);

-- Location: LCCOMB_X7_Y11_N26
\ADC_Manager1|Selector239~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector239~0_combout\ = (\ADC_Manager1|c_preamb_func[29][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[29][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector239~0_combout\);

-- Location: LCFF_X17_Y3_N27
\ADC_Manager1|c_long_func_input[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector239~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[29][6]~regout\);

-- Location: LCFF_X13_Y3_N25
\ADC_Manager1|c_preamb_func[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][6]~regout\);

-- Location: LCFF_X12_Y3_N29
\ADC_Manager1|c_0_func[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][6]~regout\);

-- Location: LCCOMB_X13_Y3_N24
\ADC_Manager1|Selector39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector39~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[4][6]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[4][6]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[4][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][6]~regout\,
	datad => \ADC_Manager1|c_0_func[4][6]~regout\,
	combout => \ADC_Manager1|Selector39~1_combout\);

-- Location: LCFF_X13_Y3_N5
\ADC_Manager1|c_1_func[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][6]~regout\);

-- Location: LCCOMB_X13_Y3_N4
\ADC_Manager1|Selector39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector39~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_1_func[4][6]~regout\)) # (!\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_0_func[4][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_1_func[4][6]~regout\,
	datad => \ADC_Manager1|c_0_func[4][6]~regout\,
	combout => \ADC_Manager1|Selector39~0_combout\);

-- Location: LCCOMB_X18_Y3_N30
\ADC_Manager1|Selector39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector39~2_combout\ = (\ADC_Manager1|Selector39~1_combout\) # ((\ADC_Manager1|Selector39~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[4][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector39~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[4][6]~regout\,
	datad => \ADC_Manager1|Selector39~0_combout\,
	combout => \ADC_Manager1|Selector39~2_combout\);

-- Location: LCFF_X18_Y3_N31
\ADC_Manager1|c_long_func_input[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector39~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[4][6]~regout\);

-- Location: LCCOMB_X17_Y3_N26
\corr_long|input_function_reduced~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~198_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[29][6]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[4][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[29][6]~regout\,
	datad => \ADC_Manager1|c_long_func_input[4][6]~regout\,
	combout => \corr_long|input_function_reduced~198_combout\);

-- Location: LCFF_X7_Y11_N21
\ADC_Manager1|c_preamb_func[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[29][7]~regout\);

-- Location: LCCOMB_X7_Y11_N20
\ADC_Manager1|Selector238~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector238~0_combout\ = (\ADC_Manager1|c_preamb_func[29][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[29][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector238~0_combout\);

-- Location: LCFF_X18_Y3_N21
\ADC_Manager1|c_long_func_input[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector238~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[29][7]~regout\);

-- Location: LCCOMB_X18_Y3_N20
\corr_long|input_function_reduced~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~199_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[29][7]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[4][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[4][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[29][7]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~199_combout\);

-- Location: DSPMULT_X16_Y3_N1
\corr_long|Mult4|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult4|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult4|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult4|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y5_N20
\corr_long|input_adc_values_reduced~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~184_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(112)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(40),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(112),
	combout => \corr_long|input_adc_values_reduced~184_combout\);

-- Location: LCCOMB_X15_Y3_N22
\corr_long|input_adc_values_reduced~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~185_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(113)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(41),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(113),
	combout => \corr_long|input_adc_values_reduced~185_combout\);

-- Location: LCCOMB_X20_Y3_N20
\corr_long|input_adc_values_reduced~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~186_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(114))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(114),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(42),
	combout => \corr_long|input_adc_values_reduced~186_combout\);

-- Location: LCCOMB_X19_Y3_N4
\corr_long|input_adc_values_reduced~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~187_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(115))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(115),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(43),
	combout => \corr_long|input_adc_values_reduced~187_combout\);

-- Location: LCCOMB_X17_Y3_N12
\corr_long|input_adc_values_reduced~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~188_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(116))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(116),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(44),
	combout => \corr_long|input_adc_values_reduced~188_combout\);

-- Location: LCCOMB_X20_Y3_N22
\corr_long|input_adc_values_reduced~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~189_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(117))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(117),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(45),
	combout => \corr_long|input_adc_values_reduced~189_combout\);

-- Location: LCCOMB_X20_Y3_N16
\corr_long|input_adc_values_reduced~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~190_combout\ = (\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(118)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(46),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(118),
	combout => \corr_long|input_adc_values_reduced~190_combout\);

-- Location: LCCOMB_X20_Y3_N26
\corr_long|input_adc_values_reduced~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~191_combout\ = (\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(119))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(119),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(47),
	combout => \corr_long|input_adc_values_reduced~191_combout\);

-- Location: LCCOMB_X6_Y11_N28
\ADC_Manager1|Decoder0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~70_combout\ = (!\ADC_Manager1|ram_counter\(4) & (\ADC_Manager1|Decoder0~55_combout\ & (\ADC_Manager1|Decoder0~4_combout\ & \ADC_Manager1|Decoder0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(4),
	datab => \ADC_Manager1|Decoder0~55_combout\,
	datac => \ADC_Manager1|Decoder0~4_combout\,
	datad => \ADC_Manager1|Decoder0~52_combout\,
	combout => \ADC_Manager1|Decoder0~70_combout\);

-- Location: LCFF_X9_Y3_N7
\ADC_Manager1|c_preamb_func[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[30][0]~regout\);

-- Location: LCCOMB_X9_Y3_N6
\ADC_Manager1|Selector253~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector253~0_combout\ = (\ADC_Manager1|c_preamb_func[30][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[30][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector253~0_combout\);

-- Location: LCFF_X17_Y3_N7
\ADC_Manager1|c_long_func_input[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector253~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[30][0]~regout\);

-- Location: LCCOMB_X17_Y3_N6
\corr_long|input_function_reduced~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~184_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[30][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[5][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[5][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[30][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~184_combout\);

-- Location: LCFF_X8_Y8_N25
\ADC_Manager1|c_preamb_func[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[30][1]~regout\);

-- Location: LCCOMB_X8_Y8_N24
\ADC_Manager1|Selector252~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector252~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[30][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[30][1]~regout\,
	combout => \ADC_Manager1|Selector252~0_combout\);

-- Location: LCFF_X17_Y3_N11
\ADC_Manager1|c_long_func_input[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector252~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[30][1]~regout\);

-- Location: LCCOMB_X6_Y13_N26
\ADC_Manager1|Decoder0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~71_combout\ = (\ADC_Manager1|Decoder0~0_combout\ & (!\ADC_Manager1|ram_counter\(0) & (!\ADC_Manager1|ram_counter\(1) & \ADC_Manager1|Decoder0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~0_combout\,
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|Decoder0~26_combout\,
	combout => \ADC_Manager1|Decoder0~71_combout\);

-- Location: LCFF_X14_Y1_N31
\ADC_Manager1|c_preamb_func[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][1]~regout\);

-- Location: LCCOMB_X6_Y5_N20
\ADC_Manager1|Decoder2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~11_combout\ = (\ADC_Manager1|ram_counter\(2) & (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder2~8_combout\ & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder2~8_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder2~11_combout\);

-- Location: LCFF_X13_Y1_N13
\ADC_Manager1|c_0_func[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][1]~regout\);

-- Location: LCCOMB_X14_Y1_N30
\ADC_Manager1|Selector52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector52~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[5][1]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[5][1]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[5][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[5][1]~regout\,
	datad => \ADC_Manager1|c_0_func[5][1]~regout\,
	combout => \ADC_Manager1|Selector52~1_combout\);

-- Location: LCCOMB_X17_Y3_N0
\ADC_Manager1|Selector52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector52~2_combout\ = (\ADC_Manager1|Selector52~0_combout\) # ((\ADC_Manager1|Selector52~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[5][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector52~0_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[5][1]~regout\,
	datad => \ADC_Manager1|Selector52~1_combout\,
	combout => \ADC_Manager1|Selector52~2_combout\);

-- Location: LCFF_X17_Y3_N1
\ADC_Manager1|c_long_func_input[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector52~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[5][1]~regout\);

-- Location: LCCOMB_X17_Y3_N10
\corr_long|input_function_reduced~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~185_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[30][1]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[5][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[30][1]~regout\,
	datad => \ADC_Manager1|c_long_func_input[5][1]~regout\,
	combout => \corr_long|input_function_reduced~185_combout\);

-- Location: LCFF_X13_Y1_N5
\ADC_Manager1|c_0_func[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][2]~regout\);

-- Location: LCCOMB_X6_Y5_N22
\ADC_Manager1|Decoder1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~6_combout\ = (\ADC_Manager1|Decoder1~2_combout\ & (\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder1~2_combout\,
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder1~6_combout\);

-- Location: LCFF_X14_Y1_N5
\ADC_Manager1|c_1_func[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][2]~regout\);

-- Location: LCCOMB_X14_Y1_N4
\ADC_Manager1|Selector51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector51~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[5][2]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[5][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[5][2]~regout\,
	datac => \ADC_Manager1|c_1_func[5][2]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector51~0_combout\);

-- Location: LCCOMB_X17_Y3_N8
\ADC_Manager1|Selector51~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector51~2_combout\ = (\ADC_Manager1|Selector51~1_combout\) # ((\ADC_Manager1|Selector51~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[5][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector51~1_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[5][2]~regout\,
	datad => \ADC_Manager1|Selector51~0_combout\,
	combout => \ADC_Manager1|Selector51~2_combout\);

-- Location: LCFF_X17_Y3_N9
\ADC_Manager1|c_long_func_input[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector51~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[5][2]~regout\);

-- Location: LCFF_X9_Y3_N13
\ADC_Manager1|c_preamb_func[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[30][2]~regout\);

-- Location: LCCOMB_X9_Y3_N12
\ADC_Manager1|Selector251~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector251~0_combout\ = (\ADC_Manager1|c_preamb_func[30][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[30][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector251~0_combout\);

-- Location: LCFF_X17_Y3_N19
\ADC_Manager1|c_long_func_input[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector251~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[30][2]~regout\);

-- Location: LCCOMB_X17_Y3_N18
\corr_long|input_function_reduced~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~186_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[30][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[5][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[5][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[30][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~186_combout\);

-- Location: LCFF_X14_Y1_N7
\ADC_Manager1|c_1_func[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][3]~regout\);

-- Location: LCCOMB_X14_Y1_N6
\ADC_Manager1|Selector50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector50~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[5][3]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[5][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[5][3]~regout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[5][3]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector50~0_combout\);

-- Location: LCCOMB_X17_Y3_N4
\ADC_Manager1|Selector50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector50~2_combout\ = (\ADC_Manager1|Selector50~1_combout\) # ((\ADC_Manager1|Selector50~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[5][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector50~1_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[5][3]~regout\,
	datad => \ADC_Manager1|Selector50~0_combout\,
	combout => \ADC_Manager1|Selector50~2_combout\);

-- Location: LCFF_X17_Y3_N5
\ADC_Manager1|c_long_func_input[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector50~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[5][3]~regout\);

-- Location: LCFF_X8_Y8_N31
\ADC_Manager1|c_preamb_func[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[30][3]~regout\);

-- Location: LCCOMB_X12_Y8_N22
\ADC_Manager1|Selector250~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector250~0_combout\ = (\ADC_Manager1|c_preamb_func[30][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[30][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector250~0_combout\);

-- Location: LCFF_X17_Y3_N31
\ADC_Manager1|c_long_func_input[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector250~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[30][3]~regout\);

-- Location: LCCOMB_X17_Y3_N30
\corr_long|input_function_reduced~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~187_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[30][3]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[5][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[5][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[30][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~187_combout\);

-- Location: LCFF_X13_Y1_N17
\ADC_Manager1|c_0_func[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][4]~regout\);

-- Location: LCFF_X14_Y1_N17
\ADC_Manager1|c_preamb_func[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][4]~regout\);

-- Location: LCCOMB_X14_Y1_N16
\ADC_Manager1|Selector49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector49~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[5][4]~regout\) # ((\ADC_Manager1|c_preamb_func[5][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[5][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[5][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[5][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector49~1_combout\);

-- Location: LCFF_X14_Y1_N25
\ADC_Manager1|c_1_func[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][4]~regout\);

-- Location: LCCOMB_X14_Y1_N24
\ADC_Manager1|Selector49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector49~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[5][4]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[5][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[5][4]~regout\,
	datab => \ADC_Manager1|Mux40~0_combout\,
	datac => \ADC_Manager1|c_1_func[5][4]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector49~0_combout\);

-- Location: LCCOMB_X18_Y3_N28
\ADC_Manager1|Selector49~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector49~2_combout\ = (\ADC_Manager1|Selector49~1_combout\) # ((\ADC_Manager1|Selector49~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[5][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector49~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[5][4]~regout\,
	datad => \ADC_Manager1|Selector49~0_combout\,
	combout => \ADC_Manager1|Selector49~2_combout\);

-- Location: LCFF_X18_Y3_N29
\ADC_Manager1|c_long_func_input[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[5][4]~regout\);

-- Location: LCFF_X9_Y7_N9
\ADC_Manager1|c_preamb_func[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[30][4]~regout\);

-- Location: LCCOMB_X9_Y7_N8
\ADC_Manager1|Selector249~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector249~0_combout\ = (\ADC_Manager1|c_preamb_func[30][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[30][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector249~0_combout\);

-- Location: LCFF_X17_Y3_N15
\ADC_Manager1|c_long_func_input[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector249~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[30][4]~regout\);

-- Location: LCCOMB_X17_Y3_N14
\corr_long|input_function_reduced~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~188_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[30][4]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[5][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[5][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[30][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~188_combout\);

-- Location: LCFF_X9_Y3_N31
\ADC_Manager1|c_preamb_func[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[30][5]~regout\);

-- Location: LCCOMB_X9_Y3_N30
\ADC_Manager1|Selector248~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector248~0_combout\ = (\ADC_Manager1|c_preamb_func[30][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[30][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector248~0_combout\);

-- Location: LCFF_X17_Y3_N21
\ADC_Manager1|c_long_func_input[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector248~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[30][5]~regout\);

-- Location: LCCOMB_X17_Y3_N20
\corr_long|input_function_reduced~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~189_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[30][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[5][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[5][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[30][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~189_combout\);

-- Location: LCFF_X13_Y1_N29
\ADC_Manager1|c_0_func[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][6]~regout\);

-- Location: LCFF_X14_Y1_N9
\ADC_Manager1|c_preamb_func[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][6]~regout\);

-- Location: LCCOMB_X14_Y1_N8
\ADC_Manager1|Selector47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector47~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[5][6]~regout\) # ((\ADC_Manager1|c_preamb_func[5][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[5][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[5][6]~regout\,
	datac => \ADC_Manager1|c_preamb_func[5][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector47~1_combout\);

-- Location: LCFF_X14_Y1_N29
\ADC_Manager1|c_1_func[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][6]~regout\);

-- Location: LCCOMB_X14_Y1_N28
\ADC_Manager1|Selector47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector47~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux40~0_combout\ & ((\ADC_Manager1|c_1_func[5][6]~regout\))) # (!\ADC_Manager1|Mux40~0_combout\ & (\ADC_Manager1|c_0_func[5][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux40~0_combout\,
	datab => \ADC_Manager1|c_0_func[5][6]~regout\,
	datac => \ADC_Manager1|c_1_func[5][6]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector47~0_combout\);

-- Location: LCCOMB_X18_Y3_N0
\ADC_Manager1|Selector47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector47~2_combout\ = (\ADC_Manager1|Selector47~1_combout\) # ((\ADC_Manager1|Selector47~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[5][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector47~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[5][6]~regout\,
	datad => \ADC_Manager1|Selector47~0_combout\,
	combout => \ADC_Manager1|Selector47~2_combout\);

-- Location: LCFF_X18_Y3_N1
\ADC_Manager1|c_long_func_input[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[5][6]~regout\);

-- Location: LCFF_X9_Y3_N25
\ADC_Manager1|c_preamb_func[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[30][6]~regout\);

-- Location: LCCOMB_X9_Y3_N24
\ADC_Manager1|Selector247~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector247~0_combout\ = (\ADC_Manager1|c_preamb_func[30][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[30][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector247~0_combout\);

-- Location: LCFF_X18_Y3_N27
\ADC_Manager1|c_long_func_input[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector247~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[30][6]~regout\);

-- Location: LCCOMB_X18_Y3_N26
\corr_long|input_function_reduced~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~190_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[30][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[5][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[5][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[30][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~190_combout\);

-- Location: LCFF_X13_Y1_N9
\ADC_Manager1|c_0_func[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][7]~regout\);

-- Location: LCFF_X14_Y1_N3
\ADC_Manager1|c_preamb_func[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][7]~regout\);

-- Location: LCCOMB_X14_Y1_N2
\ADC_Manager1|Selector46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector46~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[5][7]~regout\) # ((\ADC_Manager1|c_0_func[5][7]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[5][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[5][7]~regout\,
	datac => \ADC_Manager1|c_preamb_func[5][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector46~1_combout\);

-- Location: LCCOMB_X18_Y3_N6
\ADC_Manager1|Selector46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector46~2_combout\ = (\ADC_Manager1|Selector46~0_combout\) # ((\ADC_Manager1|Selector46~1_combout\) # ((\ADC_Manager1|c_long_func_input[5][7]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector46~0_combout\,
	datab => \ADC_Manager1|Selector46~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[5][7]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector46~2_combout\);

-- Location: LCFF_X15_Y3_N5
\ADC_Manager1|c_long_func_input[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector46~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[5][7]~regout\);

-- Location: LCFF_X9_Y3_N11
\ADC_Manager1|c_preamb_func[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[30][7]~regout\);

-- Location: LCCOMB_X9_Y3_N10
\ADC_Manager1|Selector246~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector246~0_combout\ = (\ADC_Manager1|c_preamb_func[30][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[30][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector246~0_combout\);

-- Location: LCFF_X15_Y3_N21
\ADC_Manager1|c_long_func_input[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector246~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[30][7]~regout\);

-- Location: LCCOMB_X15_Y3_N20
\corr_long|input_function_reduced~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~191_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[30][7]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[5][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[5][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[30][7]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~191_combout\);

-- Location: DSPMULT_X16_Y3_N0
\corr_long|Mult5|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult5|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult5|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult5|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X14_Y3_N18
\corr_long|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~2_combout\ = (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add3~1\ & VCC)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add3~1\)))) # 
-- (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add3~1\)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add3~1\) # (GND)))))
-- \corr_long|Add3~3\ = CARRY((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add3~1\)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add3~1\) # 
-- (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add3~1\,
	combout => \corr_long|Add3~2_combout\,
	cout => \corr_long|Add3~3\);

-- Location: LCCOMB_X14_Y3_N28
\corr_long|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~12_combout\ = ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add3~11\)))) # (GND)
-- \corr_long|Add3~13\ = CARRY((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add3~11\))) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add3~11\,
	combout => \corr_long|Add3~12_combout\,
	cout => \corr_long|Add3~13\);

-- Location: LCCOMB_X14_Y2_N4
\corr_long|Add3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~20_combout\ = ((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add3~19\)))) # (GND)
-- \corr_long|Add3~21\ = CARRY((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add3~19\))) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult5|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add3~19\,
	combout => \corr_long|Add3~20_combout\,
	cout => \corr_long|Add3~21\);

-- Location: LCCOMB_X14_Y2_N6
\corr_long|Add3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add3~22_combout\ = (\corr_long|Mult4|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add3~21\ & VCC)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add3~21\)))) # 
-- (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult5|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add3~21\)) # (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add3~21\) # (GND)))))
-- \corr_long|Add3~23\ = CARRY((\corr_long|Mult4|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add3~21\)) # (!\corr_long|Mult4|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add3~21\) # 
-- (!\corr_long|Mult5|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult4|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult5|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add3~21\,
	combout => \corr_long|Add3~22_combout\,
	cout => \corr_long|Add3~23\);

-- Location: LCCOMB_X13_Y7_N16
\corr_long|Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~2_combout\ = (\corr_long|Add2~2_combout\ & ((\corr_long|Add3~2_combout\ & (\corr_long|Add4~1\ & VCC)) # (!\corr_long|Add3~2_combout\ & (!\corr_long|Add4~1\)))) # (!\corr_long|Add2~2_combout\ & ((\corr_long|Add3~2_combout\ & 
-- (!\corr_long|Add4~1\)) # (!\corr_long|Add3~2_combout\ & ((\corr_long|Add4~1\) # (GND)))))
-- \corr_long|Add4~3\ = CARRY((\corr_long|Add2~2_combout\ & (!\corr_long|Add3~2_combout\ & !\corr_long|Add4~1\)) # (!\corr_long|Add2~2_combout\ & ((!\corr_long|Add4~1\) # (!\corr_long|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add2~2_combout\,
	datab => \corr_long|Add3~2_combout\,
	datad => VCC,
	cin => \corr_long|Add4~1\,
	combout => \corr_long|Add4~2_combout\,
	cout => \corr_long|Add4~3\);

-- Location: LCCOMB_X13_Y7_N20
\corr_long|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~6_combout\ = (\corr_long|Add3~6_combout\ & ((\corr_long|Add2~6_combout\ & (\corr_long|Add4~5\ & VCC)) # (!\corr_long|Add2~6_combout\ & (!\corr_long|Add4~5\)))) # (!\corr_long|Add3~6_combout\ & ((\corr_long|Add2~6_combout\ & 
-- (!\corr_long|Add4~5\)) # (!\corr_long|Add2~6_combout\ & ((\corr_long|Add4~5\) # (GND)))))
-- \corr_long|Add4~7\ = CARRY((\corr_long|Add3~6_combout\ & (!\corr_long|Add2~6_combout\ & !\corr_long|Add4~5\)) # (!\corr_long|Add3~6_combout\ & ((!\corr_long|Add4~5\) # (!\corr_long|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add3~6_combout\,
	datab => \corr_long|Add2~6_combout\,
	datad => VCC,
	cin => \corr_long|Add4~5\,
	combout => \corr_long|Add4~6_combout\,
	cout => \corr_long|Add4~7\);

-- Location: LCCOMB_X13_Y7_N26
\corr_long|Add4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~12_combout\ = ((\corr_long|Add2~12_combout\ $ (\corr_long|Add3~12_combout\ $ (!\corr_long|Add4~11\)))) # (GND)
-- \corr_long|Add4~13\ = CARRY((\corr_long|Add2~12_combout\ & ((\corr_long|Add3~12_combout\) # (!\corr_long|Add4~11\))) # (!\corr_long|Add2~12_combout\ & (\corr_long|Add3~12_combout\ & !\corr_long|Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add2~12_combout\,
	datab => \corr_long|Add3~12_combout\,
	datad => VCC,
	cin => \corr_long|Add4~11\,
	combout => \corr_long|Add4~12_combout\,
	cout => \corr_long|Add4~13\);

-- Location: LCCOMB_X13_Y6_N2
\corr_long|Add4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~20_combout\ = ((\corr_long|Add2~20_combout\ $ (\corr_long|Add3~20_combout\ $ (!\corr_long|Add4~19\)))) # (GND)
-- \corr_long|Add4~21\ = CARRY((\corr_long|Add2~20_combout\ & ((\corr_long|Add3~20_combout\) # (!\corr_long|Add4~19\))) # (!\corr_long|Add2~20_combout\ & (\corr_long|Add3~20_combout\ & !\corr_long|Add4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add2~20_combout\,
	datab => \corr_long|Add3~20_combout\,
	datad => VCC,
	cin => \corr_long|Add4~19\,
	combout => \corr_long|Add4~20_combout\,
	cout => \corr_long|Add4~21\);

-- Location: LCCOMB_X13_Y6_N6
\corr_long|Add4~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~24_combout\ = ((\corr_long|Add2~24_combout\ $ (\corr_long|Add3~24_combout\ $ (!\corr_long|Add4~23\)))) # (GND)
-- \corr_long|Add4~25\ = CARRY((\corr_long|Add2~24_combout\ & ((\corr_long|Add3~24_combout\) # (!\corr_long|Add4~23\))) # (!\corr_long|Add2~24_combout\ & (\corr_long|Add3~24_combout\ & !\corr_long|Add4~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add2~24_combout\,
	datab => \corr_long|Add3~24_combout\,
	datad => VCC,
	cin => \corr_long|Add4~23\,
	combout => \corr_long|Add4~24_combout\,
	cout => \corr_long|Add4~25\);

-- Location: LCCOMB_X13_Y6_N18
\corr_long|Add4~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add4~36_combout\ = !\corr_long|Add4~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add4~35\,
	combout => \corr_long|Add4~36_combout\);

-- Location: LCCOMB_X14_Y11_N14
\corr_long|Add12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~0_combout\ = (\corr_long|Add4~0_combout\ & (\corr_long|Add8~0_combout\ $ (VCC))) # (!\corr_long|Add4~0_combout\ & (\corr_long|Add8~0_combout\ & VCC))
-- \corr_long|Add12~1\ = CARRY((\corr_long|Add4~0_combout\ & \corr_long|Add8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~0_combout\,
	datab => \corr_long|Add8~0_combout\,
	datad => VCC,
	combout => \corr_long|Add12~0_combout\,
	cout => \corr_long|Add12~1\);

-- Location: LCCOMB_X14_Y11_N18
\corr_long|Add12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~4_combout\ = ((\corr_long|Add4~4_combout\ $ (\corr_long|Add8~4_combout\ $ (!\corr_long|Add12~3\)))) # (GND)
-- \corr_long|Add12~5\ = CARRY((\corr_long|Add4~4_combout\ & ((\corr_long|Add8~4_combout\) # (!\corr_long|Add12~3\))) # (!\corr_long|Add4~4_combout\ & (\corr_long|Add8~4_combout\ & !\corr_long|Add12~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~4_combout\,
	datab => \corr_long|Add8~4_combout\,
	datad => VCC,
	cin => \corr_long|Add12~3\,
	combout => \corr_long|Add12~4_combout\,
	cout => \corr_long|Add12~5\);

-- Location: LCCOMB_X14_Y11_N22
\corr_long|Add12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~8_combout\ = ((\corr_long|Add4~8_combout\ $ (\corr_long|Add8~8_combout\ $ (!\corr_long|Add12~7\)))) # (GND)
-- \corr_long|Add12~9\ = CARRY((\corr_long|Add4~8_combout\ & ((\corr_long|Add8~8_combout\) # (!\corr_long|Add12~7\))) # (!\corr_long|Add4~8_combout\ & (\corr_long|Add8~8_combout\ & !\corr_long|Add12~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~8_combout\,
	datab => \corr_long|Add8~8_combout\,
	datad => VCC,
	cin => \corr_long|Add12~7\,
	combout => \corr_long|Add12~8_combout\,
	cout => \corr_long|Add12~9\);

-- Location: LCCOMB_X14_Y11_N24
\corr_long|Add12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~10_combout\ = (\corr_long|Add4~10_combout\ & ((\corr_long|Add8~10_combout\ & (\corr_long|Add12~9\ & VCC)) # (!\corr_long|Add8~10_combout\ & (!\corr_long|Add12~9\)))) # (!\corr_long|Add4~10_combout\ & ((\corr_long|Add8~10_combout\ & 
-- (!\corr_long|Add12~9\)) # (!\corr_long|Add8~10_combout\ & ((\corr_long|Add12~9\) # (GND)))))
-- \corr_long|Add12~11\ = CARRY((\corr_long|Add4~10_combout\ & (!\corr_long|Add8~10_combout\ & !\corr_long|Add12~9\)) # (!\corr_long|Add4~10_combout\ & ((!\corr_long|Add12~9\) # (!\corr_long|Add8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~10_combout\,
	datab => \corr_long|Add8~10_combout\,
	datad => VCC,
	cin => \corr_long|Add12~9\,
	combout => \corr_long|Add12~10_combout\,
	cout => \corr_long|Add12~11\);

-- Location: LCCOMB_X14_Y11_N28
\corr_long|Add12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~14_combout\ = (\corr_long|Add4~14_combout\ & ((\corr_long|Add8~14_combout\ & (\corr_long|Add12~13\ & VCC)) # (!\corr_long|Add8~14_combout\ & (!\corr_long|Add12~13\)))) # (!\corr_long|Add4~14_combout\ & ((\corr_long|Add8~14_combout\ & 
-- (!\corr_long|Add12~13\)) # (!\corr_long|Add8~14_combout\ & ((\corr_long|Add12~13\) # (GND)))))
-- \corr_long|Add12~15\ = CARRY((\corr_long|Add4~14_combout\ & (!\corr_long|Add8~14_combout\ & !\corr_long|Add12~13\)) # (!\corr_long|Add4~14_combout\ & ((!\corr_long|Add12~13\) # (!\corr_long|Add8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~14_combout\,
	datab => \corr_long|Add8~14_combout\,
	datad => VCC,
	cin => \corr_long|Add12~13\,
	combout => \corr_long|Add12~14_combout\,
	cout => \corr_long|Add12~15\);

-- Location: LCCOMB_X14_Y11_N30
\corr_long|Add12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~16_combout\ = ((\corr_long|Add4~16_combout\ $ (\corr_long|Add8~16_combout\ $ (!\corr_long|Add12~15\)))) # (GND)
-- \corr_long|Add12~17\ = CARRY((\corr_long|Add4~16_combout\ & ((\corr_long|Add8~16_combout\) # (!\corr_long|Add12~15\))) # (!\corr_long|Add4~16_combout\ & (\corr_long|Add8~16_combout\ & !\corr_long|Add12~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~16_combout\,
	datab => \corr_long|Add8~16_combout\,
	datad => VCC,
	cin => \corr_long|Add12~15\,
	combout => \corr_long|Add12~16_combout\,
	cout => \corr_long|Add12~17\);

-- Location: LCCOMB_X14_Y10_N0
\corr_long|Add12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~18_combout\ = (\corr_long|Add4~18_combout\ & ((\corr_long|Add8~18_combout\ & (\corr_long|Add12~17\ & VCC)) # (!\corr_long|Add8~18_combout\ & (!\corr_long|Add12~17\)))) # (!\corr_long|Add4~18_combout\ & ((\corr_long|Add8~18_combout\ & 
-- (!\corr_long|Add12~17\)) # (!\corr_long|Add8~18_combout\ & ((\corr_long|Add12~17\) # (GND)))))
-- \corr_long|Add12~19\ = CARRY((\corr_long|Add4~18_combout\ & (!\corr_long|Add8~18_combout\ & !\corr_long|Add12~17\)) # (!\corr_long|Add4~18_combout\ & ((!\corr_long|Add12~17\) # (!\corr_long|Add8~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~18_combout\,
	datab => \corr_long|Add8~18_combout\,
	datad => VCC,
	cin => \corr_long|Add12~17\,
	combout => \corr_long|Add12~18_combout\,
	cout => \corr_long|Add12~19\);

-- Location: LCCOMB_X14_Y10_N8
\corr_long|Add12~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~26_combout\ = (\corr_long|Add4~26_combout\ & ((\corr_long|Add8~26_combout\ & (\corr_long|Add12~25\ & VCC)) # (!\corr_long|Add8~26_combout\ & (!\corr_long|Add12~25\)))) # (!\corr_long|Add4~26_combout\ & ((\corr_long|Add8~26_combout\ & 
-- (!\corr_long|Add12~25\)) # (!\corr_long|Add8~26_combout\ & ((\corr_long|Add12~25\) # (GND)))))
-- \corr_long|Add12~27\ = CARRY((\corr_long|Add4~26_combout\ & (!\corr_long|Add8~26_combout\ & !\corr_long|Add12~25\)) # (!\corr_long|Add4~26_combout\ & ((!\corr_long|Add12~25\) # (!\corr_long|Add8~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~26_combout\,
	datab => \corr_long|Add8~26_combout\,
	datad => VCC,
	cin => \corr_long|Add12~25\,
	combout => \corr_long|Add12~26_combout\,
	cout => \corr_long|Add12~27\);

-- Location: LCCOMB_X14_Y10_N10
\corr_long|Add12~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~28_combout\ = ((\corr_long|Add4~28_combout\ $ (\corr_long|Add8~28_combout\ $ (!\corr_long|Add12~27\)))) # (GND)
-- \corr_long|Add12~29\ = CARRY((\corr_long|Add4~28_combout\ & ((\corr_long|Add8~28_combout\) # (!\corr_long|Add12~27\))) # (!\corr_long|Add4~28_combout\ & (\corr_long|Add8~28_combout\ & !\corr_long|Add12~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~28_combout\,
	datab => \corr_long|Add8~28_combout\,
	datad => VCC,
	cin => \corr_long|Add12~27\,
	combout => \corr_long|Add12~28_combout\,
	cout => \corr_long|Add12~29\);

-- Location: LCCOMB_X14_Y10_N12
\corr_long|Add12~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~30_combout\ = (\corr_long|Add4~30_combout\ & ((\corr_long|Add8~30_combout\ & (\corr_long|Add12~29\ & VCC)) # (!\corr_long|Add8~30_combout\ & (!\corr_long|Add12~29\)))) # (!\corr_long|Add4~30_combout\ & ((\corr_long|Add8~30_combout\ & 
-- (!\corr_long|Add12~29\)) # (!\corr_long|Add8~30_combout\ & ((\corr_long|Add12~29\) # (GND)))))
-- \corr_long|Add12~31\ = CARRY((\corr_long|Add4~30_combout\ & (!\corr_long|Add8~30_combout\ & !\corr_long|Add12~29\)) # (!\corr_long|Add4~30_combout\ & ((!\corr_long|Add12~29\) # (!\corr_long|Add8~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~30_combout\,
	datab => \corr_long|Add8~30_combout\,
	datad => VCC,
	cin => \corr_long|Add12~29\,
	combout => \corr_long|Add12~30_combout\,
	cout => \corr_long|Add12~31\);

-- Location: LCCOMB_X14_Y10_N14
\corr_long|Add12~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~32_combout\ = ((\corr_long|Add4~32_combout\ $ (\corr_long|Add8~32_combout\ $ (!\corr_long|Add12~31\)))) # (GND)
-- \corr_long|Add12~33\ = CARRY((\corr_long|Add4~32_combout\ & ((\corr_long|Add8~32_combout\) # (!\corr_long|Add12~31\))) # (!\corr_long|Add4~32_combout\ & (\corr_long|Add8~32_combout\ & !\corr_long|Add12~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add4~32_combout\,
	datab => \corr_long|Add8~32_combout\,
	datad => VCC,
	cin => \corr_long|Add12~31\,
	combout => \corr_long|Add12~32_combout\,
	cout => \corr_long|Add12~33\);

-- Location: LCCOMB_X14_Y10_N18
\corr_long|Add12~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add12~36_combout\ = \corr_long|Add8~36_combout\ $ (\corr_long|Add12~35\ $ (!\corr_long|Add4~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|Add8~36_combout\,
	datad => \corr_long|Add4~36_combout\,
	cin => \corr_long|Add12~35\,
	combout => \corr_long|Add12~36_combout\);

-- Location: LCCOMB_X19_Y12_N24
\corr_long|input_adc_values_reduced~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~32_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(104)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(32),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(104),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~32_combout\);

-- Location: LCCOMB_X20_Y12_N18
\corr_long|input_adc_values_reduced~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~33_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(105))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(105),
	datac => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(33),
	combout => \corr_long|input_adc_values_reduced~33_combout\);

-- Location: LCCOMB_X19_Y12_N30
\corr_long|input_adc_values_reduced~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~34_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(106)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(34),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(106),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~34_combout\);

-- Location: LCCOMB_X19_Y12_N28
\corr_long|input_adc_values_reduced~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~35_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(107))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(107),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(35),
	combout => \corr_long|input_adc_values_reduced~35_combout\);

-- Location: LCCOMB_X20_Y12_N20
\corr_long|input_adc_values_reduced~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~36_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(108))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(108),
	datac => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(36),
	combout => \corr_long|input_adc_values_reduced~36_combout\);

-- Location: LCCOMB_X20_Y12_N6
\corr_long|input_adc_values_reduced~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~37_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(109)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(37),
	datac => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(109),
	combout => \corr_long|input_adc_values_reduced~37_combout\);

-- Location: LCCOMB_X20_Y12_N8
\corr_long|input_adc_values_reduced~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~38_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(110)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(38),
	datac => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(110),
	combout => \corr_long|input_adc_values_reduced~38_combout\);

-- Location: LCCOMB_X20_Y12_N10
\corr_long|input_adc_values_reduced~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~39_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(111))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(111),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(39),
	combout => \corr_long|input_adc_values_reduced~39_combout\);

-- Location: LCCOMB_X17_Y12_N28
\ADC_Manager1|Selector373~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector373~0_combout\ = (\ADC_Manager1|c_preamb_func[45][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_preamb_func[45][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector373~0_combout\);

-- Location: LCFF_X17_Y12_N29
\ADC_Manager1|c_long_func_input[45][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector373~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[45][0]~regout\);

-- Location: LCCOMB_X4_Y11_N10
\ADC_Manager1|Decoder0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~20_combout\ = (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder0~20_combout\);

-- Location: LCCOMB_X5_Y12_N14
\ADC_Manager1|Decoder0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~21_combout\ = (\ADC_Manager1|Decoder0~19_combout\ & (\ADC_Manager1|Decoder0~4_combout\ & (\ADC_Manager1|Decoder0~20_combout\ & !\ADC_Manager1|ram_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~19_combout\,
	datab => \ADC_Manager1|Decoder0~4_combout\,
	datac => \ADC_Manager1|Decoder0~20_combout\,
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder0~21_combout\);

-- Location: LCFF_X18_Y12_N17
\ADC_Manager1|c_preamb_func[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[20][0]~regout\);

-- Location: LCCOMB_X18_Y12_N16
\ADC_Manager1|Selector173~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector173~0_combout\ = (\ADC_Manager1|c_preamb_func[20][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[20][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector173~0_combout\);

-- Location: LCFF_X17_Y12_N3
\ADC_Manager1|c_long_func_input[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector173~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[20][0]~regout\);

-- Location: LCCOMB_X17_Y12_N2
\corr_long|input_function_reduced~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~32_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[45][0]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[20][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[45][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[20][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~32_combout\);

-- Location: LCCOMB_X5_Y11_N2
\ADC_Manager1|Decoder0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~18_combout\ = (\ADC_Manager1|Decoder0~1_combout\ & (\ADC_Manager1|ram_counter\(4) & (\ADC_Manager1|Decoder0~5_combout\ & \ADC_Manager1|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~1_combout\,
	datab => \ADC_Manager1|ram_counter\(4),
	datac => \ADC_Manager1|Decoder0~5_combout\,
	datad => \ADC_Manager1|Decoder0~4_combout\,
	combout => \ADC_Manager1|Decoder0~18_combout\);

-- Location: LCFF_X6_Y12_N27
\ADC_Manager1|c_preamb_func[45][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[45][1]~regout\);

-- Location: LCCOMB_X18_Y12_N0
\ADC_Manager1|Selector372~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector372~0_combout\ = (\ADC_Manager1|c_preamb_func[45][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[45][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector372~0_combout\);

-- Location: LCFF_X18_Y12_N1
\ADC_Manager1|c_long_func_input[45][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector372~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[45][1]~regout\);

-- Location: LCFF_X6_Y12_N21
\ADC_Manager1|c_preamb_func[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[20][1]~regout\);

-- Location: LCCOMB_X6_Y12_N20
\ADC_Manager1|Selector172~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector172~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[20][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[20][1]~regout\,
	combout => \ADC_Manager1|Selector172~0_combout\);

-- Location: LCFF_X17_Y12_N9
\ADC_Manager1|c_long_func_input[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector172~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[20][1]~regout\);

-- Location: LCCOMB_X17_Y12_N8
\corr_long|input_function_reduced~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~33_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[45][1]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[20][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[45][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[20][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~33_combout\);

-- Location: LCCOMB_X6_Y12_N22
\ADC_Manager1|c_preamb_func[45][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[45][2]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	combout => \ADC_Manager1|c_preamb_func[45][2]~feeder_combout\);

-- Location: LCFF_X6_Y12_N23
\ADC_Manager1|c_preamb_func[45][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[45][2]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[45][2]~regout\);

-- Location: LCCOMB_X18_Y12_N14
\ADC_Manager1|Selector371~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector371~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[45][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[45][2]~regout\,
	combout => \ADC_Manager1|Selector371~0_combout\);

-- Location: LCFF_X18_Y12_N15
\ADC_Manager1|c_long_func_input[45][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector371~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[45][2]~regout\);

-- Location: LCFF_X18_Y12_N27
\ADC_Manager1|c_preamb_func[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[20][2]~regout\);

-- Location: LCCOMB_X18_Y12_N26
\ADC_Manager1|Selector171~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector171~0_combout\ = (\ADC_Manager1|c_preamb_func[20][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[20][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector171~0_combout\);

-- Location: LCFF_X17_Y12_N31
\ADC_Manager1|c_long_func_input[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector171~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[20][2]~regout\);

-- Location: LCCOMB_X17_Y12_N30
\corr_long|input_function_reduced~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~34_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[45][2]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[20][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[45][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[20][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~34_combout\);

-- Location: LCFF_X6_Y12_N13
\ADC_Manager1|c_preamb_func[45][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[45][3]~regout\);

-- Location: LCCOMB_X18_Y12_N24
\ADC_Manager1|Selector370~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector370~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[45][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[45][3]~regout\,
	combout => \ADC_Manager1|Selector370~0_combout\);

-- Location: LCFF_X18_Y12_N25
\ADC_Manager1|c_long_func_input[45][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector370~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[45][3]~regout\);

-- Location: LCFF_X14_Y12_N9
\ADC_Manager1|c_preamb_func[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[20][3]~regout\);

-- Location: LCCOMB_X14_Y12_N8
\ADC_Manager1|Selector170~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector170~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[20][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[20][3]~regout\,
	combout => \ADC_Manager1|Selector170~0_combout\);

-- Location: LCFF_X17_Y12_N5
\ADC_Manager1|c_long_func_input[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector170~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[20][3]~regout\);

-- Location: LCCOMB_X17_Y12_N4
\corr_long|input_function_reduced~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~35_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[45][3]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[20][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[45][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[20][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~35_combout\);

-- Location: LCCOMB_X6_Y12_N30
\ADC_Manager1|c_preamb_func[45][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[45][4]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	combout => \ADC_Manager1|c_preamb_func[45][4]~feeder_combout\);

-- Location: LCFF_X6_Y12_N31
\ADC_Manager1|c_preamb_func[45][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[45][4]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[45][4]~regout\);

-- Location: LCCOMB_X18_Y12_N30
\ADC_Manager1|Selector369~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector369~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[45][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[45][4]~regout\,
	combout => \ADC_Manager1|Selector369~0_combout\);

-- Location: LCFF_X18_Y12_N31
\ADC_Manager1|c_long_func_input[45][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector369~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[45][4]~regout\);

-- Location: LCFF_X18_Y12_N9
\ADC_Manager1|c_preamb_func[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[20][4]~regout\);

-- Location: LCCOMB_X18_Y12_N8
\ADC_Manager1|Selector169~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector169~0_combout\ = (\ADC_Manager1|c_preamb_func[20][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[20][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector169~0_combout\);

-- Location: LCFF_X17_Y12_N15
\ADC_Manager1|c_long_func_input[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector169~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[20][4]~regout\);

-- Location: LCCOMB_X17_Y12_N14
\corr_long|input_function_reduced~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~36_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[45][4]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[20][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[45][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[20][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~36_combout\);

-- Location: LCFF_X6_Y12_N5
\ADC_Manager1|c_preamb_func[45][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[45][5]~regout\);

-- Location: LCCOMB_X6_Y12_N4
\ADC_Manager1|Selector368~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector368~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[45][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[45][5]~regout\,
	combout => \ADC_Manager1|Selector368~0_combout\);

-- Location: LCFF_X20_Y12_N1
\ADC_Manager1|c_long_func_input[45][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector368~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[45][5]~regout\);

-- Location: LCFF_X18_Y12_N19
\ADC_Manager1|c_preamb_func[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[20][5]~regout\);

-- Location: LCCOMB_X18_Y12_N18
\ADC_Manager1|Selector168~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector168~0_combout\ = (\ADC_Manager1|c_preamb_func[20][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[20][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector168~0_combout\);

-- Location: LCFF_X20_Y12_N3
\ADC_Manager1|c_long_func_input[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector168~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[20][5]~regout\);

-- Location: LCCOMB_X20_Y12_N2
\corr_long|input_function_reduced~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~37_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[45][5]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[20][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[45][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[20][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~37_combout\);

-- Location: LCFF_X18_Y12_N5
\ADC_Manager1|c_preamb_func[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[20][6]~regout\);

-- Location: LCCOMB_X18_Y12_N4
\ADC_Manager1|Selector167~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector167~0_combout\ = (\ADC_Manager1|c_preamb_func[20][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[20][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector167~0_combout\);

-- Location: LCFF_X18_Y12_N23
\ADC_Manager1|c_long_func_input[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector167~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[20][6]~regout\);

-- Location: LCCOMB_X18_Y12_N22
\corr_long|input_function_reduced~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~38_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[45][6]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[20][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[45][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[20][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~38_combout\);

-- Location: LCFF_X18_Y12_N3
\ADC_Manager1|c_preamb_func[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[20][7]~regout\);

-- Location: LCCOMB_X18_Y12_N2
\ADC_Manager1|Selector166~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector166~0_combout\ = (\ADC_Manager1|c_preamb_func[20][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[20][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector166~0_combout\);

-- Location: LCFF_X18_Y12_N7
\ADC_Manager1|c_long_func_input[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector166~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[20][7]~regout\);

-- Location: LCCOMB_X18_Y12_N6
\corr_long|input_function_reduced~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~39_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[45][7]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[20][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[45][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[20][7]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~39_combout\);

-- Location: DSPMULT_X16_Y12_N1
\corr_long|Mult20|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult20|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult20|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult20|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X20_Y12_N28
\corr_long|input_adc_values_reduced~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~24_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(112)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(40),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(112),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~24_combout\);

-- Location: LCCOMB_X17_Y12_N24
\corr_long|input_adc_values_reduced~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~25_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(113)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(41),
	datab => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(113),
	combout => \corr_long|input_adc_values_reduced~25_combout\);

-- Location: LCCOMB_X19_Y12_N0
\corr_long|input_adc_values_reduced~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~26_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(114)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(42),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(114),
	combout => \corr_long|input_adc_values_reduced~26_combout\);

-- Location: LCCOMB_X19_Y12_N18
\corr_long|input_adc_values_reduced~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~27_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(115))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(115),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(43),
	combout => \corr_long|input_adc_values_reduced~27_combout\);

-- Location: LCCOMB_X19_Y12_N4
\corr_long|input_adc_values_reduced~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~28_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(116))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(116),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(44),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~28_combout\);

-- Location: LCCOMB_X19_Y12_N6
\corr_long|input_adc_values_reduced~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~29_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(117))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(117),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(45),
	combout => \corr_long|input_adc_values_reduced~29_combout\);

-- Location: LCCOMB_X19_Y12_N16
\corr_long|input_adc_values_reduced~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~30_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(118)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(46),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(118),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~30_combout\);

-- Location: LCCOMB_X19_Y12_N10
\corr_long|input_adc_values_reduced~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~31_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(119))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(119),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(47),
	combout => \corr_long|input_adc_values_reduced~31_combout\);

-- Location: LCCOMB_X5_Y11_N4
\ADC_Manager1|Decoder0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~16_combout\ = (\ADC_Manager1|Equal0~5_combout\ & (\ADC_Manager1|ram_counter\(4) & (\ADC_Manager1|Decoder0~5_combout\ & \ADC_Manager1|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~5_combout\,
	datab => \ADC_Manager1|ram_counter\(4),
	datac => \ADC_Manager1|Decoder0~5_combout\,
	datad => \ADC_Manager1|Decoder0~4_combout\,
	combout => \ADC_Manager1|Decoder0~16_combout\);

-- Location: LCFF_X7_Y12_N17
\ADC_Manager1|c_preamb_func[46][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[46][0]~regout\);

-- Location: LCCOMB_X7_Y12_N16
\ADC_Manager1|Selector381~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector381~0_combout\ = (\ADC_Manager1|c_preamb_func[46][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[46][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector381~0_combout\);

-- Location: LCCOMB_X15_Y6_N18
\ADC_Manager1|c_long_func_input[46][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[46][0]~feeder_combout\ = \ADC_Manager1|Selector381~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector381~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[46][0]~feeder_combout\);

-- Location: LCFF_X15_Y6_N19
\ADC_Manager1|c_long_func_input[46][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[46][0]~feeder_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[46][0]~regout\);

-- Location: LCCOMB_X5_Y12_N20
\ADC_Manager1|Decoder0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~17_combout\ = (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|Decoder0~13_combout\ & \ADC_Manager1|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|Decoder0~13_combout\,
	datad => \ADC_Manager1|Decoder0~10_combout\,
	combout => \ADC_Manager1|Decoder0~17_combout\);

-- Location: LCFF_X7_Y12_N19
\ADC_Manager1|c_preamb_func[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[21][0]~regout\);

-- Location: LCCOMB_X7_Y12_N18
\ADC_Manager1|Selector181~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector181~0_combout\ = (\ADC_Manager1|c_preamb_func[21][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[21][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector181~0_combout\);

-- Location: LCFF_X15_Y6_N21
\ADC_Manager1|c_long_func_input[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector181~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[21][0]~regout\);

-- Location: LCCOMB_X15_Y6_N20
\corr_long|input_function_reduced~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~24_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[46][0]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[21][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[46][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[21][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~24_combout\);

-- Location: LCFF_X7_Y12_N1
\ADC_Manager1|c_preamb_func[46][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[46][1]~regout\);

-- Location: LCCOMB_X7_Y12_N0
\ADC_Manager1|Selector380~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector380~0_combout\ = (\ADC_Manager1|c_preamb_func[46][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[46][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector380~0_combout\);

-- Location: LCFF_X15_Y12_N31
\ADC_Manager1|c_long_func_input[46][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector380~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[46][1]~regout\);

-- Location: LCCOMB_X15_Y12_N30
\corr_long|input_function_reduced~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~25_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[46][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[21][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[21][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[46][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~25_combout\);

-- Location: LCFF_X7_Y12_N9
\ADC_Manager1|c_preamb_func[46][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[46][2]~regout\);

-- Location: LCCOMB_X7_Y12_N8
\ADC_Manager1|Selector379~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector379~0_combout\ = (\ADC_Manager1|c_preamb_func[46][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[46][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector379~0_combout\);

-- Location: LCFF_X15_Y12_N3
\ADC_Manager1|c_long_func_input[46][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector379~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[46][2]~regout\);

-- Location: LCFF_X7_Y12_N11
\ADC_Manager1|c_preamb_func[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[21][2]~regout\);

-- Location: LCCOMB_X7_Y12_N10
\ADC_Manager1|Selector179~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector179~0_combout\ = (\ADC_Manager1|c_preamb_func[21][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[21][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector179~0_combout\);

-- Location: LCFF_X15_Y12_N23
\ADC_Manager1|c_long_func_input[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector179~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[21][2]~regout\);

-- Location: LCCOMB_X15_Y12_N22
\corr_long|input_function_reduced~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~26_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[46][2]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[21][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[46][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[21][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~26_combout\);

-- Location: LCFF_X7_Y12_N15
\ADC_Manager1|c_preamb_func[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[21][3]~regout\);

-- Location: LCCOMB_X7_Y12_N14
\ADC_Manager1|Selector178~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector178~0_combout\ = (\ADC_Manager1|c_preamb_func[21][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[21][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector178~0_combout\);

-- Location: LCFF_X17_Y12_N27
\ADC_Manager1|c_long_func_input[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector178~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[21][3]~regout\);

-- Location: LCCOMB_X17_Y12_N26
\corr_long|input_function_reduced~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~27_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[46][3]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[21][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[46][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[21][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~27_combout\);

-- Location: LCFF_X7_Y12_N3
\ADC_Manager1|c_preamb_func[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[21][4]~regout\);

-- Location: LCCOMB_X7_Y12_N2
\ADC_Manager1|Selector177~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector177~0_combout\ = (\ADC_Manager1|c_preamb_func[21][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[21][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector177~0_combout\);

-- Location: LCFF_X15_Y12_N1
\ADC_Manager1|c_long_func_input[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector177~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[21][4]~regout\);

-- Location: LCFF_X7_Y12_N13
\ADC_Manager1|c_preamb_func[46][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[46][4]~regout\);

-- Location: LCCOMB_X7_Y12_N12
\ADC_Manager1|Selector377~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector377~0_combout\ = (\ADC_Manager1|c_preamb_func[46][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[46][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector377~0_combout\);

-- Location: LCFF_X15_Y12_N25
\ADC_Manager1|c_long_func_input[46][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector377~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[46][4]~regout\);

-- Location: LCCOMB_X15_Y12_N24
\corr_long|input_function_reduced~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~28_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[46][4]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[21][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[21][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[46][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~28_combout\);

-- Location: LCFF_X7_Y12_N29
\ADC_Manager1|c_preamb_func[46][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[46][5]~regout\);

-- Location: LCCOMB_X7_Y12_N28
\ADC_Manager1|Selector376~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector376~0_combout\ = (\ADC_Manager1|c_preamb_func[46][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[46][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector376~0_combout\);

-- Location: LCFF_X15_Y12_N19
\ADC_Manager1|c_long_func_input[46][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector376~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[46][5]~regout\);

-- Location: LCCOMB_X15_Y12_N18
\corr_long|input_function_reduced~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~29_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[46][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[21][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[21][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[46][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~29_combout\);

-- Location: LCCOMB_X7_Y12_N20
\ADC_Manager1|c_preamb_func[46][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[46][6]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	combout => \ADC_Manager1|c_preamb_func[46][6]~feeder_combout\);

-- Location: LCFF_X7_Y12_N21
\ADC_Manager1|c_preamb_func[46][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[46][6]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[46][6]~regout\);

-- Location: LCCOMB_X15_Y12_N28
\ADC_Manager1|Selector375~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector375~0_combout\ = (\ADC_Manager1|c_preamb_func[46][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[46][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector375~0_combout\);

-- Location: LCFF_X15_Y12_N29
\ADC_Manager1|c_long_func_input[46][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector375~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[46][6]~regout\);

-- Location: LCFF_X7_Y12_N31
\ADC_Manager1|c_preamb_func[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[21][6]~regout\);

-- Location: LCCOMB_X7_Y12_N30
\ADC_Manager1|Selector175~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector175~0_combout\ = (\ADC_Manager1|c_preamb_func[21][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[21][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector175~0_combout\);

-- Location: LCFF_X15_Y12_N27
\ADC_Manager1|c_long_func_input[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector175~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[21][6]~regout\);

-- Location: LCCOMB_X15_Y12_N26
\corr_long|input_function_reduced~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~30_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[46][6]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[21][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[46][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[21][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~30_combout\);

-- Location: LCFF_X7_Y12_N5
\ADC_Manager1|c_preamb_func[46][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[46][7]~regout\);

-- Location: LCCOMB_X7_Y12_N4
\ADC_Manager1|Selector374~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector374~0_combout\ = (\ADC_Manager1|c_preamb_func[46][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[46][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector374~0_combout\);

-- Location: LCCOMB_X18_Y12_N28
\ADC_Manager1|c_long_func_input[46][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[46][7]~feeder_combout\ = \ADC_Manager1|Selector374~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector374~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[46][7]~feeder_combout\);

-- Location: LCFF_X18_Y12_N29
\ADC_Manager1|c_long_func_input[46][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[46][7]~feeder_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[46][7]~regout\);

-- Location: LCFF_X7_Y12_N23
\ADC_Manager1|c_preamb_func[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[21][7]~regout\);

-- Location: LCCOMB_X7_Y12_N22
\ADC_Manager1|Selector174~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector174~0_combout\ = (\ADC_Manager1|c_preamb_func[21][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[21][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector174~0_combout\);

-- Location: LCFF_X18_Y12_N11
\ADC_Manager1|c_long_func_input[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector174~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[21][7]~regout\);

-- Location: LCCOMB_X18_Y12_N10
\corr_long|input_function_reduced~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~31_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[46][7]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[21][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[46][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[21][7]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~31_combout\);

-- Location: DSPMULT_X16_Y12_N0
\corr_long|Mult21|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult21|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult21|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult21|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y13_N16
\corr_long|Add19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add19~0_combout\ = (\corr_long|Mult20|auto_generated|mac_out2~dataout\ & (\corr_long|Mult21|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult20|auto_generated|mac_out2~dataout\ & (\corr_long|Mult21|auto_generated|mac_out2~dataout\ 
-- & VCC))
-- \corr_long|Add19~1\ = CARRY((\corr_long|Mult20|auto_generated|mac_out2~dataout\ & \corr_long|Mult21|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult20|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult21|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add19~0_combout\,
	cout => \corr_long|Add19~1\);

-- Location: LCCOMB_X15_Y13_N20
\corr_long|Add19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add19~4_combout\ = ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult21|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add19~3\)))) # (GND)
-- \corr_long|Add19~5\ = CARRY((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add19~3\))) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult21|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add19~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult20|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult21|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add19~3\,
	combout => \corr_long|Add19~4_combout\,
	cout => \corr_long|Add19~5\);

-- Location: LCCOMB_X15_Y13_N26
\corr_long|Add19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add19~10_combout\ = (\corr_long|Mult21|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add19~9\ & VCC)) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add19~9\)))) 
-- # (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add19~9\)) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add19~9\) # (GND)))))
-- \corr_long|Add19~11\ = CARRY((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add19~9\)) # (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add19~9\) # 
-- (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult21|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult20|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add19~9\,
	combout => \corr_long|Add19~10_combout\,
	cout => \corr_long|Add19~11\);

-- Location: LCCOMB_X15_Y12_N0
\corr_long|Add19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add19~16_combout\ = ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult21|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add19~15\)))) # (GND)
-- \corr_long|Add19~17\ = CARRY((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add19~15\))) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult21|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add19~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult20|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult21|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add19~15\,
	combout => \corr_long|Add19~16_combout\,
	cout => \corr_long|Add19~17\);

-- Location: LCCOMB_X15_Y12_N2
\corr_long|Add19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add19~18_combout\ = (\corr_long|Mult21|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add19~17\ & VCC)) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|Add19~17\)))) # (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add19~17\)) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add19~17\) # 
-- (GND)))))
-- \corr_long|Add19~19\ = CARRY((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add19~17\)) # (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add19~17\) # 
-- (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult21|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult20|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add19~17\,
	combout => \corr_long|Add19~18_combout\,
	cout => \corr_long|Add19~19\);

-- Location: LCCOMB_X15_Y12_N4
\corr_long|Add19~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add19~20_combout\ = ((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult20|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add19~19\)))) # (GND)
-- \corr_long|Add19~21\ = CARRY((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add19~19\))) # (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult20|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add19~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult21|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult20|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add19~19\,
	combout => \corr_long|Add19~20_combout\,
	cout => \corr_long|Add19~21\);

-- Location: LCCOMB_X15_Y12_N6
\corr_long|Add19~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add19~22_combout\ = (\corr_long|Mult21|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add19~21\ & VCC)) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT11\ & 
-- (!\corr_long|Add19~21\)))) # (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult20|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add19~21\)) # (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add19~21\) # 
-- (GND)))))
-- \corr_long|Add19~23\ = CARRY((\corr_long|Mult21|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add19~21\)) # (!\corr_long|Mult21|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add19~21\) # 
-- (!\corr_long|Mult20|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult21|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult20|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add19~21\,
	combout => \corr_long|Add19~22_combout\,
	cout => \corr_long|Add19~23\);

-- Location: LCCOMB_X15_Y12_N16
\corr_long|Add19~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add19~32_combout\ = !\corr_long|Add19~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add19~31\,
	combout => \corr_long|Add19~32_combout\);

-- Location: LCCOMB_X15_Y13_N8
\corr_long|input_adc_values_reduced~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~40_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(96))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(96),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(24),
	combout => \corr_long|input_adc_values_reduced~40_combout\);

-- Location: LCCOMB_X15_Y13_N6
\corr_long|input_adc_values_reduced~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~41_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(97))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(97),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(25),
	combout => \corr_long|input_adc_values_reduced~41_combout\);

-- Location: LCCOMB_X20_Y13_N8
\corr_long|input_adc_values_reduced~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~42_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(98))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(98),
	datac => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(26),
	combout => \corr_long|input_adc_values_reduced~42_combout\);

-- Location: LCCOMB_X19_Y10_N26
\corr_long|input_adc_values_reduced~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~43_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(99))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(99),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(27),
	combout => \corr_long|input_adc_values_reduced~43_combout\);

-- Location: LCCOMB_X15_Y13_N4
\corr_long|input_adc_values_reduced~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~44_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(100))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(100),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(28),
	combout => \corr_long|input_adc_values_reduced~44_combout\);

-- Location: LCCOMB_X15_Y13_N10
\corr_long|input_adc_values_reduced~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~45_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(101)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(29),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(101),
	combout => \corr_long|input_adc_values_reduced~45_combout\);

-- Location: LCCOMB_X19_Y13_N12
\corr_long|input_adc_values_reduced~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~46_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(102)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(30),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(102),
	combout => \corr_long|input_adc_values_reduced~46_combout\);

-- Location: LCCOMB_X20_Y13_N10
\corr_long|input_adc_values_reduced~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~47_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(103)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(31),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(103),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~47_combout\);

-- Location: LCCOMB_X5_Y11_N0
\ADC_Manager1|Decoder0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~25_combout\ = (\ADC_Manager1|Equal0~0_combout\ & (\ADC_Manager1|Decoder0~19_combout\ & (\ADC_Manager1|Decoder0~8_combout\ & \ADC_Manager1|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~0_combout\,
	datab => \ADC_Manager1|Decoder0~19_combout\,
	datac => \ADC_Manager1|Decoder0~8_combout\,
	datad => \ADC_Manager1|Decoder0~4_combout\,
	combout => \ADC_Manager1|Decoder0~25_combout\);

-- Location: LCFF_X10_Y12_N1
\ADC_Manager1|c_preamb_func[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[19][0]~regout\);

-- Location: LCFF_X9_Y12_N3
\ADC_Manager1|c_1_func[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][0]~regout\);

-- Location: LCCOMB_X10_Y12_N0
\ADC_Manager1|Selector165~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector165~2_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[9][0]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[19][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[19][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[19][0]~regout\,
	datad => \ADC_Manager1|c_1_func[9][0]~regout\,
	combout => \ADC_Manager1|Selector165~2_combout\);

-- Location: LCCOMB_X9_Y12_N24
\ADC_Manager1|Selector165~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector165~1_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[9][0]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[9][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][0]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[9][0]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector165~1_combout\);

-- Location: LCCOMB_X17_Y13_N22
\ADC_Manager1|Selector165~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector165~3_combout\ = (\ADC_Manager1|Selector165~2_combout\) # ((\ADC_Manager1|Selector165~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[19][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector165~2_combout\,
	datac => \ADC_Manager1|c_long_func_input[19][0]~regout\,
	datad => \ADC_Manager1|Selector165~1_combout\,
	combout => \ADC_Manager1|Selector165~3_combout\);

-- Location: LCFF_X17_Y13_N23
\ADC_Manager1|c_long_func_input[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector165~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[19][0]~regout\);

-- Location: LCCOMB_X5_Y11_N6
\ADC_Manager1|Decoder0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~23_combout\ = (\ADC_Manager1|Decoder0~20_combout\ & (\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|ram_counter\(3) & \ADC_Manager1|Decoder0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~20_combout\,
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|ram_counter\(3),
	datad => \ADC_Manager1|Decoder0~22_combout\,
	combout => \ADC_Manager1|Decoder0~23_combout\);

-- Location: LCFF_X18_Y1_N13
\ADC_Manager1|c_preamb_func[44][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[44][0]~regout\);

-- Location: LCCOMB_X18_Y1_N12
\ADC_Manager1|Selector365~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector365~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[44][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[44][0]~regout\,
	combout => \ADC_Manager1|Selector365~0_combout\);

-- Location: LCFF_X17_Y13_N17
\ADC_Manager1|c_long_func_input[44][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector365~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[44][0]~regout\);

-- Location: LCCOMB_X17_Y13_N16
\corr_long|input_function_reduced~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~40_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[44][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[19][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[19][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[44][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~40_combout\);

-- Location: LCCOMB_X9_Y12_N28
\ADC_Manager1|Selector164~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector164~1_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[9][1]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[9][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][1]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[9][1]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector164~1_combout\);

-- Location: LCCOMB_X12_Y13_N8
\ADC_Manager1|Selector164~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector164~3_combout\ = (\ADC_Manager1|Selector164~2_combout\) # ((\ADC_Manager1|Selector164~1_combout\) # ((\ADC_Manager1|c_long_func_input[19][1]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~2_combout\,
	datab => \ADC_Manager1|Selector164~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[19][1]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector164~3_combout\);

-- Location: LCCOMB_X15_Y13_N14
\ADC_Manager1|c_long_func_input[19][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[19][1]~feeder_combout\ = \ADC_Manager1|Selector164~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector164~3_combout\,
	combout => \ADC_Manager1|c_long_func_input[19][1]~feeder_combout\);

-- Location: LCFF_X15_Y13_N15
\ADC_Manager1|c_long_func_input[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[19][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[19][1]~regout\);

-- Location: LCFF_X18_Y1_N7
\ADC_Manager1|c_preamb_func[44][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[44][1]~regout\);

-- Location: LCCOMB_X18_Y1_N6
\ADC_Manager1|Selector364~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector364~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[44][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[44][1]~regout\,
	combout => \ADC_Manager1|Selector364~0_combout\);

-- Location: LCFF_X15_Y13_N1
\ADC_Manager1|c_long_func_input[44][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector364~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[44][1]~regout\);

-- Location: LCCOMB_X15_Y13_N0
\corr_long|input_function_reduced~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~41_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[44][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[19][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[19][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[44][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~41_combout\);

-- Location: LCFF_X18_Y9_N9
\ADC_Manager1|c_preamb_func[44][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[44][2]~regout\);

-- Location: LCCOMB_X18_Y9_N8
\ADC_Manager1|Selector363~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector363~0_combout\ = (\ADC_Manager1|c_preamb_func[44][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[44][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector363~0_combout\);

-- Location: LCFF_X17_Y13_N13
\ADC_Manager1|c_long_func_input[44][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector363~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[44][2]~regout\);

-- Location: LCCOMB_X17_Y13_N12
\corr_long|input_function_reduced~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~42_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[44][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[19][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[19][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[44][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~42_combout\);

-- Location: LCFF_X9_Y12_N27
\ADC_Manager1|c_1_func[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][3]~regout\);

-- Location: LCCOMB_X9_Y12_N0
\ADC_Manager1|Selector162~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector162~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[9][3]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[9][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|c_1_func[9][3]~regout\,
	datac => \ADC_Manager1|c_0_func[9][3]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector162~0_combout\);

-- Location: LCCOMB_X18_Y13_N28
\ADC_Manager1|Selector162~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector162~2_combout\ = (\ADC_Manager1|Selector162~1_combout\) # ((\ADC_Manager1|Selector162~0_combout\) # ((\ADC_Manager1|c_long_func_input[19][3]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector162~1_combout\,
	datab => \ADC_Manager1|Selector162~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[19][3]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector162~2_combout\);

-- Location: LCFF_X18_Y13_N29
\ADC_Manager1|c_long_func_input[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector162~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[19][3]~regout\);

-- Location: LCFF_X18_Y9_N15
\ADC_Manager1|c_preamb_func[44][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[44][3]~regout\);

-- Location: LCCOMB_X18_Y9_N14
\ADC_Manager1|Selector362~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector362~0_combout\ = (\ADC_Manager1|c_preamb_func[44][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[44][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector362~0_combout\);

-- Location: LCFF_X17_Y13_N5
\ADC_Manager1|c_long_func_input[44][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector362~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[44][3]~regout\);

-- Location: LCCOMB_X17_Y13_N4
\corr_long|input_function_reduced~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~43_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[44][3]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[19][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[19][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[44][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~43_combout\);

-- Location: LCFF_X18_Y9_N17
\ADC_Manager1|c_preamb_func[44][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[44][4]~regout\);

-- Location: LCCOMB_X18_Y9_N16
\ADC_Manager1|Selector361~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector361~0_combout\ = (\ADC_Manager1|c_preamb_func[44][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[44][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector361~0_combout\);

-- Location: LCFF_X17_Y13_N11
\ADC_Manager1|c_long_func_input[44][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector361~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[44][4]~regout\);

-- Location: LCCOMB_X17_Y13_N10
\corr_long|input_function_reduced~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~44_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[44][4]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[19][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[19][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[44][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~44_combout\);

-- Location: LCCOMB_X9_Y12_N16
\ADC_Manager1|Selector160~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector160~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[9][5]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[9][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][5]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[9][5]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector160~0_combout\);

-- Location: LCCOMB_X18_Y13_N24
\ADC_Manager1|Selector160~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector160~2_combout\ = (\ADC_Manager1|Selector160~1_combout\) # ((\ADC_Manager1|Selector160~0_combout\) # ((\ADC_Manager1|c_long_func_input[19][5]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector160~1_combout\,
	datab => \ADC_Manager1|Selector160~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[19][5]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector160~2_combout\);

-- Location: LCFF_X18_Y13_N25
\ADC_Manager1|c_long_func_input[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector160~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[19][5]~regout\);

-- Location: LCFF_X18_Y9_N27
\ADC_Manager1|c_preamb_func[44][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[44][5]~regout\);

-- Location: LCCOMB_X18_Y9_N26
\ADC_Manager1|Selector360~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector360~0_combout\ = (\ADC_Manager1|c_preamb_func[44][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[44][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector360~0_combout\);

-- Location: LCFF_X17_Y13_N25
\ADC_Manager1|c_long_func_input[44][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector360~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[44][5]~regout\);

-- Location: LCCOMB_X17_Y13_N24
\corr_long|input_function_reduced~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~45_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[44][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[19][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[19][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[44][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~45_combout\);

-- Location: LCFF_X10_Y12_N13
\ADC_Manager1|c_preamb_func[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[19][6]~regout\);

-- Location: LCCOMB_X10_Y12_N12
\ADC_Manager1|Selector159~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector159~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[9][6]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[19][6]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[19][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[19][6]~regout\,
	datad => \ADC_Manager1|c_1_func[9][6]~regout\,
	combout => \ADC_Manager1|Selector159~1_combout\);

-- Location: LCCOMB_X14_Y10_N28
\ADC_Manager1|Selector159~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector159~2_combout\ = (\ADC_Manager1|Selector159~0_combout\) # ((\ADC_Manager1|Selector159~1_combout\) # ((\ADC_Manager1|c_long_func_input[19][6]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector159~0_combout\,
	datab => \ADC_Manager1|Selector159~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[19][6]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector159~2_combout\);

-- Location: LCFF_X17_Y10_N5
\ADC_Manager1|c_long_func_input[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector159~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[19][6]~regout\);

-- Location: LCFF_X18_Y9_N1
\ADC_Manager1|c_preamb_func[44][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[44][6]~regout\);

-- Location: LCCOMB_X18_Y9_N0
\ADC_Manager1|Selector359~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector359~0_combout\ = (\ADC_Manager1|c_preamb_func[44][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[44][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector359~0_combout\);

-- Location: LCFF_X17_Y10_N31
\ADC_Manager1|c_long_func_input[44][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector359~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[44][6]~regout\);

-- Location: LCCOMB_X17_Y10_N30
\corr_long|input_function_reduced~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~46_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[44][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[19][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[19][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[44][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~46_combout\);

-- Location: LCCOMB_X9_Y12_N4
\ADC_Manager1|Selector158~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector158~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[9][7]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[9][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[9][7]~regout\,
	datad => \ADC_Manager1|c_1_func[9][7]~regout\,
	combout => \ADC_Manager1|Selector158~0_combout\);

-- Location: LCCOMB_X17_Y2_N18
\ADC_Manager1|Selector158~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector158~2_combout\ = (\ADC_Manager1|Selector158~1_combout\) # ((\ADC_Manager1|Selector158~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[19][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector158~1_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[19][7]~regout\,
	datad => \ADC_Manager1|Selector158~0_combout\,
	combout => \ADC_Manager1|Selector158~2_combout\);

-- Location: LCFF_X17_Y2_N19
\ADC_Manager1|c_long_func_input[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector158~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[19][7]~regout\);

-- Location: LCFF_X18_Y1_N5
\ADC_Manager1|c_preamb_func[44][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[44][7]~regout\);

-- Location: LCCOMB_X18_Y1_N4
\ADC_Manager1|Selector358~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector358~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[44][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[44][7]~regout\,
	combout => \ADC_Manager1|Selector358~0_combout\);

-- Location: LCFF_X17_Y2_N9
\ADC_Manager1|c_long_func_input[44][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector358~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[44][7]~regout\);

-- Location: LCCOMB_X17_Y2_N8
\corr_long|input_function_reduced~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~47_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[44][7]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[19][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[19][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[44][7]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~47_combout\);

-- Location: DSPMULT_X16_Y13_N1
\corr_long|Mult19|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult19|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult19|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult19|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y13_N12
\corr_long|input_adc_values_reduced~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~48_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(88)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(16),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(88),
	combout => \corr_long|input_adc_values_reduced~48_combout\);

-- Location: LCCOMB_X20_Y13_N4
\corr_long|input_adc_values_reduced~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~49_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(89)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(17),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(89),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~49_combout\);

-- Location: LCCOMB_X20_Y13_N22
\corr_long|input_adc_values_reduced~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~50_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(90)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(18),
	datac => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(90),
	combout => \corr_long|input_adc_values_reduced~50_combout\);

-- Location: LCCOMB_X20_Y13_N28
\corr_long|input_adc_values_reduced~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~51_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(91)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(19),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(91),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~51_combout\);

-- Location: LCCOMB_X19_Y13_N10
\corr_long|input_adc_values_reduced~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~52_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(92))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(92),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(20),
	combout => \corr_long|input_adc_values_reduced~52_combout\);

-- Location: LCCOMB_X20_Y13_N18
\corr_long|input_adc_values_reduced~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~53_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(93)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(21),
	datac => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(93),
	combout => \corr_long|input_adc_values_reduced~53_combout\);

-- Location: LCCOMB_X19_Y13_N4
\corr_long|input_adc_values_reduced~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~54_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(94)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(22),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(94),
	combout => \corr_long|input_adc_values_reduced~54_combout\);

-- Location: LCCOMB_X19_Y13_N22
\corr_long|input_adc_values_reduced~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~55_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(95))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(95),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(23),
	combout => \corr_long|input_adc_values_reduced~55_combout\);

-- Location: LCFF_X21_Y12_N21
\ADC_Manager1|c_0_func[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][0]~regout\);

-- Location: LCCOMB_X21_Y12_N20
\ADC_Manager1|Selector157~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector157~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[8][0]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[8][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_0_func[8][0]~regout\,
	datad => \ADC_Manager1|c_1_func[8][0]~regout\,
	combout => \ADC_Manager1|Selector157~0_combout\);

-- Location: LCCOMB_X5_Y11_N30
\ADC_Manager1|Decoder0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~29_combout\ = (\ADC_Manager1|Equal0~5_combout\ & (\ADC_Manager1|Decoder0~19_combout\ & (\ADC_Manager1|Equal0~0_combout\ & \ADC_Manager1|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~5_combout\,
	datab => \ADC_Manager1|Decoder0~19_combout\,
	datac => \ADC_Manager1|Equal0~0_combout\,
	datad => \ADC_Manager1|Decoder0~4_combout\,
	combout => \ADC_Manager1|Decoder0~29_combout\);

-- Location: LCFF_X22_Y8_N9
\ADC_Manager1|c_preamb_func[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[18][0]~regout\);

-- Location: LCCOMB_X22_Y8_N8
\ADC_Manager1|Selector157~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector157~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[8][0]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[18][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[18][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[18][0]~regout\,
	datad => \ADC_Manager1|c_1_func[8][0]~regout\,
	combout => \ADC_Manager1|Selector157~1_combout\);

-- Location: LCCOMB_X17_Y13_N28
\ADC_Manager1|Selector157~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector157~2_combout\ = (\ADC_Manager1|Selector157~0_combout\) # ((\ADC_Manager1|Selector157~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[18][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector157~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[18][0]~regout\,
	datad => \ADC_Manager1|Selector157~1_combout\,
	combout => \ADC_Manager1|Selector157~2_combout\);

-- Location: LCFF_X17_Y13_N29
\ADC_Manager1|c_long_func_input[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector157~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[18][0]~regout\);

-- Location: LCCOMB_X6_Y13_N6
\ADC_Manager1|Decoder0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~28_combout\ = (\ADC_Manager1|Decoder0~27_combout\ & (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|ram_counter\(1) & \ADC_Manager1|Decoder0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~27_combout\,
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|Decoder0~26_combout\,
	combout => \ADC_Manager1|Decoder0~28_combout\);

-- Location: LCFF_X14_Y12_N3
\ADC_Manager1|c_preamb_func[43][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[43][0]~regout\);

-- Location: LCCOMB_X14_Y12_N2
\ADC_Manager1|Selector357~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector357~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[43][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[43][0]~regout\,
	combout => \ADC_Manager1|Selector357~0_combout\);

-- Location: LCFF_X17_Y13_N3
\ADC_Manager1|c_long_func_input[43][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector357~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[43][0]~regout\);

-- Location: LCCOMB_X17_Y13_N2
\corr_long|input_function_reduced~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~48_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[43][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[18][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[18][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[43][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~48_combout\);

-- Location: LCCOMB_X21_Y12_N0
\ADC_Manager1|Selector156~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector156~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[8][1]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[8][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[8][1]~regout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_0_func[8][1]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector156~0_combout\);

-- Location: LCFF_X22_Y8_N27
\ADC_Manager1|c_preamb_func[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[18][1]~regout\);

-- Location: LCCOMB_X22_Y8_N26
\ADC_Manager1|Selector156~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector156~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[8][1]~regout\) # ((\ADC_Manager1|c_preamb_func[18][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[18][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[8][1]~regout\,
	datac => \ADC_Manager1|c_preamb_func[18][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector156~1_combout\);

-- Location: LCCOMB_X17_Y13_N8
\ADC_Manager1|Selector156~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector156~2_combout\ = (\ADC_Manager1|Selector156~0_combout\) # ((\ADC_Manager1|Selector156~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[18][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector156~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[18][1]~regout\,
	datad => \ADC_Manager1|Selector156~1_combout\,
	combout => \ADC_Manager1|Selector156~2_combout\);

-- Location: LCFF_X17_Y13_N9
\ADC_Manager1|c_long_func_input[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector156~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[18][1]~regout\);

-- Location: LCFF_X14_Y12_N1
\ADC_Manager1|c_preamb_func[43][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[43][1]~regout\);

-- Location: LCCOMB_X14_Y12_N0
\ADC_Manager1|Selector356~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector356~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[43][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[43][1]~regout\,
	combout => \ADC_Manager1|Selector356~0_combout\);

-- Location: LCFF_X17_Y13_N19
\ADC_Manager1|c_long_func_input[43][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector356~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[43][1]~regout\);

-- Location: LCCOMB_X17_Y13_N18
\corr_long|input_function_reduced~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~49_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[43][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[18][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[18][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[43][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~49_combout\);

-- Location: LCFF_X22_Y8_N29
\ADC_Manager1|c_preamb_func[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[18][2]~regout\);

-- Location: LCCOMB_X22_Y8_N28
\ADC_Manager1|Selector155~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector155~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[8][2]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[18][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[18][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[18][2]~regout\,
	datad => \ADC_Manager1|c_1_func[8][2]~regout\,
	combout => \ADC_Manager1|Selector155~1_combout\);

-- Location: LCCOMB_X21_Y12_N24
\ADC_Manager1|Selector155~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector155~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[8][2]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[8][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_1_func[8][2]~regout\,
	datac => \ADC_Manager1|c_0_func[8][2]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector155~0_combout\);

-- Location: LCCOMB_X17_Y13_N0
\ADC_Manager1|Selector155~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector155~2_combout\ = (\ADC_Manager1|Selector155~1_combout\) # ((\ADC_Manager1|Selector155~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[18][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector155~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[18][2]~regout\,
	datad => \ADC_Manager1|Selector155~0_combout\,
	combout => \ADC_Manager1|Selector155~2_combout\);

-- Location: LCFF_X17_Y13_N1
\ADC_Manager1|c_long_func_input[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector155~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[18][2]~regout\);

-- Location: LCFF_X14_Y12_N11
\ADC_Manager1|c_preamb_func[43][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[43][2]~regout\);

-- Location: LCCOMB_X14_Y12_N10
\ADC_Manager1|Selector355~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector355~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[43][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[43][2]~regout\,
	combout => \ADC_Manager1|Selector355~0_combout\);

-- Location: LCFF_X17_Y13_N15
\ADC_Manager1|c_long_func_input[43][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector355~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[43][2]~regout\);

-- Location: LCCOMB_X17_Y13_N14
\corr_long|input_function_reduced~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~50_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[43][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[18][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[18][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[43][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~50_combout\);

-- Location: LCFF_X21_Y12_N23
\ADC_Manager1|c_1_func[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][3]~regout\);

-- Location: LCFF_X21_Y12_N9
\ADC_Manager1|c_0_func[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][3]~regout\);

-- Location: LCCOMB_X21_Y12_N8
\ADC_Manager1|Selector154~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector154~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[8][3]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[8][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_1_func[8][3]~regout\,
	datac => \ADC_Manager1|c_0_func[8][3]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector154~0_combout\);

-- Location: LCCOMB_X18_Y13_N14
\ADC_Manager1|Selector154~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector154~2_combout\ = (\ADC_Manager1|Selector154~1_combout\) # ((\ADC_Manager1|Selector154~0_combout\) # ((\ADC_Manager1|c_long_func_input[18][3]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector154~1_combout\,
	datab => \ADC_Manager1|Selector154~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[18][3]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector154~2_combout\);

-- Location: LCFF_X18_Y13_N15
\ADC_Manager1|c_long_func_input[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector154~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[18][3]~regout\);

-- Location: LCFF_X14_Y12_N21
\ADC_Manager1|c_preamb_func[43][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[43][3]~regout\);

-- Location: LCCOMB_X14_Y12_N20
\ADC_Manager1|Selector354~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector354~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[43][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[43][3]~regout\,
	combout => \ADC_Manager1|Selector354~0_combout\);

-- Location: LCFF_X17_Y13_N27
\ADC_Manager1|c_long_func_input[43][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector354~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[43][3]~regout\);

-- Location: LCCOMB_X17_Y13_N26
\corr_long|input_function_reduced~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~51_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[43][3]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[18][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[18][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[43][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~51_combout\);

-- Location: LCFF_X14_Y12_N23
\ADC_Manager1|c_preamb_func[43][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[43][4]~regout\);

-- Location: LCCOMB_X14_Y12_N22
\ADC_Manager1|Selector353~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector353~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[43][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[43][4]~regout\,
	combout => \ADC_Manager1|Selector353~0_combout\);

-- Location: LCFF_X17_Y13_N21
\ADC_Manager1|c_long_func_input[43][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector353~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[43][4]~regout\);

-- Location: LCCOMB_X17_Y13_N20
\corr_long|input_function_reduced~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~52_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[43][4]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[18][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[18][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[43][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~52_combout\);

-- Location: LCFF_X22_Y8_N19
\ADC_Manager1|c_preamb_func[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[18][5]~regout\);

-- Location: LCCOMB_X22_Y8_N18
\ADC_Manager1|Selector152~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector152~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[8][5]~regout\) # ((\ADC_Manager1|c_preamb_func[18][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[18][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[8][5]~regout\,
	datac => \ADC_Manager1|c_preamb_func[18][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector152~1_combout\);

-- Location: LCCOMB_X18_Y13_N30
\ADC_Manager1|Selector152~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector152~2_combout\ = (\ADC_Manager1|Selector152~0_combout\) # ((\ADC_Manager1|Selector152~1_combout\) # ((\ADC_Manager1|c_long_func_input[18][5]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector152~0_combout\,
	datab => \ADC_Manager1|Selector152~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[18][5]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector152~2_combout\);

-- Location: LCFF_X18_Y13_N31
\ADC_Manager1|c_long_func_input[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector152~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[18][5]~regout\);

-- Location: LCFF_X14_Y12_N13
\ADC_Manager1|c_preamb_func[43][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[43][5]~regout\);

-- Location: LCCOMB_X14_Y12_N12
\ADC_Manager1|Selector352~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector352~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[43][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[43][5]~regout\,
	combout => \ADC_Manager1|Selector352~0_combout\);

-- Location: LCFF_X17_Y13_N31
\ADC_Manager1|c_long_func_input[43][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector352~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[43][5]~regout\);

-- Location: LCCOMB_X17_Y13_N30
\corr_long|input_function_reduced~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~53_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[43][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[18][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[18][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[43][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~53_combout\);

-- Location: LCFF_X21_Y12_N19
\ADC_Manager1|c_1_func[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][6]~regout\);

-- Location: LCCOMB_X21_Y12_N16
\ADC_Manager1|Selector151~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector151~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[8][6]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[8][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_1_func[8][6]~regout\,
	datac => \ADC_Manager1|c_0_func[8][6]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector151~0_combout\);

-- Location: LCCOMB_X19_Y13_N30
\ADC_Manager1|Selector151~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector151~2_combout\ = (\ADC_Manager1|Selector151~1_combout\) # ((\ADC_Manager1|Selector151~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[18][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector151~1_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[18][6]~regout\,
	datad => \ADC_Manager1|Selector151~0_combout\,
	combout => \ADC_Manager1|Selector151~2_combout\);

-- Location: LCFF_X19_Y13_N31
\ADC_Manager1|c_long_func_input[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector151~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[18][6]~regout\);

-- Location: LCFF_X6_Y13_N19
\ADC_Manager1|c_preamb_func[43][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[43][6]~regout\);

-- Location: LCCOMB_X6_Y13_N18
\ADC_Manager1|Selector351~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector351~0_combout\ = (\ADC_Manager1|c_preamb_func[43][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[43][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector351~0_combout\);

-- Location: LCFF_X19_Y13_N17
\ADC_Manager1|c_long_func_input[43][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector351~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[43][6]~regout\);

-- Location: LCCOMB_X19_Y13_N16
\corr_long|input_function_reduced~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~54_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[43][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[18][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[18][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[43][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~54_combout\);

-- Location: LCFF_X14_Y12_N19
\ADC_Manager1|c_preamb_func[43][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[43][7]~regout\);

-- Location: LCCOMB_X14_Y12_N18
\ADC_Manager1|Selector350~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector350~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[43][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[43][7]~regout\,
	combout => \ADC_Manager1|Selector350~0_combout\);

-- Location: LCFF_X18_Y13_N13
\ADC_Manager1|c_long_func_input[43][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector350~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[43][7]~regout\);

-- Location: LCCOMB_X18_Y13_N12
\corr_long|input_function_reduced~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~55_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[43][7]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[18][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[18][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[43][7]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~55_combout\);

-- Location: DSPMULT_X16_Y13_N0
\corr_long|Mult18|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult18|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult18|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult18|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X13_Y13_N18
\corr_long|Add17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add17~2_combout\ = (\corr_long|Mult19|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add17~1\ & VCC)) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add17~1\)))) # 
-- (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add17~1\)) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add17~1\) # (GND)))))
-- \corr_long|Add17~3\ = CARRY((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add17~1\)) # (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add17~1\) # 
-- (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult19|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult18|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add17~1\,
	combout => \corr_long|Add17~2_combout\,
	cout => \corr_long|Add17~3\);

-- Location: LCCOMB_X13_Y13_N22
\corr_long|Add17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add17~6_combout\ = (\corr_long|Mult19|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add17~5\ & VCC)) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add17~5\)))) # 
-- (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add17~5\)) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add17~5\) # (GND)))))
-- \corr_long|Add17~7\ = CARRY((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add17~5\)) # (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add17~5\) # 
-- (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult19|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult18|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add17~5\,
	combout => \corr_long|Add17~6_combout\,
	cout => \corr_long|Add17~7\);

-- Location: LCCOMB_X13_Y13_N24
\corr_long|Add17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add17~8_combout\ = ((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult19|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add17~7\)))) # (GND)
-- \corr_long|Add17~9\ = CARRY((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add17~7\))) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult19|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add17~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult18|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult19|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add17~7\,
	combout => \corr_long|Add17~8_combout\,
	cout => \corr_long|Add17~9\);

-- Location: LCCOMB_X13_Y13_N28
\corr_long|Add17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add17~12_combout\ = ((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult18|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add17~11\)))) # (GND)
-- \corr_long|Add17~13\ = CARRY((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add17~11\))) # (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult18|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add17~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult19|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult18|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add17~11\,
	combout => \corr_long|Add17~12_combout\,
	cout => \corr_long|Add17~13\);

-- Location: LCCOMB_X13_Y13_N30
\corr_long|Add17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add17~14_combout\ = (\corr_long|Mult18|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add17~13\ & VCC)) # (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\corr_long|Add17~13\)))) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add17~13\)) # (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add17~13\) # 
-- (GND)))))
-- \corr_long|Add17~15\ = CARRY((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add17~13\)) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add17~13\) # 
-- (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult18|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult19|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add17~13\,
	combout => \corr_long|Add17~14_combout\,
	cout => \corr_long|Add17~15\);

-- Location: LCCOMB_X13_Y12_N8
\corr_long|Add17~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add17~24_combout\ = ((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult19|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add17~23\)))) # (GND)
-- \corr_long|Add17~25\ = CARRY((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add17~23\))) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult19|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add17~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult18|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult19|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add17~23\,
	combout => \corr_long|Add17~24_combout\,
	cout => \corr_long|Add17~25\);

-- Location: LCCOMB_X13_Y12_N10
\corr_long|Add17~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add17~26_combout\ = (\corr_long|Mult18|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add17~25\ & VCC)) # (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\corr_long|Add17~25\)))) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add17~25\)) # (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add17~25\) # 
-- (GND)))))
-- \corr_long|Add17~27\ = CARRY((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add17~25\)) # (!\corr_long|Mult18|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add17~25\) # 
-- (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult18|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult19|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add17~25\,
	combout => \corr_long|Add17~26_combout\,
	cout => \corr_long|Add17~27\);

-- Location: LCCOMB_X13_Y12_N12
\corr_long|Add17~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add17~28_combout\ = ((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult18|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add17~27\)))) # (GND)
-- \corr_long|Add17~29\ = CARRY((\corr_long|Mult19|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult18|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add17~27\))) # (!\corr_long|Mult19|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult18|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add17~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult19|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult18|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add17~27\,
	combout => \corr_long|Add17~28_combout\,
	cout => \corr_long|Add17~29\);

-- Location: LCCOMB_X12_Y13_N16
\corr_long|Add18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~2_combout\ = (\corr_long|Add19~2_combout\ & ((\corr_long|Add17~2_combout\ & (\corr_long|Add18~1\ & VCC)) # (!\corr_long|Add17~2_combout\ & (!\corr_long|Add18~1\)))) # (!\corr_long|Add19~2_combout\ & ((\corr_long|Add17~2_combout\ & 
-- (!\corr_long|Add18~1\)) # (!\corr_long|Add17~2_combout\ & ((\corr_long|Add18~1\) # (GND)))))
-- \corr_long|Add18~3\ = CARRY((\corr_long|Add19~2_combout\ & (!\corr_long|Add17~2_combout\ & !\corr_long|Add18~1\)) # (!\corr_long|Add19~2_combout\ & ((!\corr_long|Add18~1\) # (!\corr_long|Add17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add19~2_combout\,
	datab => \corr_long|Add17~2_combout\,
	datad => VCC,
	cin => \corr_long|Add18~1\,
	combout => \corr_long|Add18~2_combout\,
	cout => \corr_long|Add18~3\);

-- Location: LCCOMB_X12_Y13_N28
\corr_long|Add18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~14_combout\ = (\corr_long|Add19~14_combout\ & ((\corr_long|Add17~14_combout\ & (\corr_long|Add18~13\ & VCC)) # (!\corr_long|Add17~14_combout\ & (!\corr_long|Add18~13\)))) # (!\corr_long|Add19~14_combout\ & ((\corr_long|Add17~14_combout\ & 
-- (!\corr_long|Add18~13\)) # (!\corr_long|Add17~14_combout\ & ((\corr_long|Add18~13\) # (GND)))))
-- \corr_long|Add18~15\ = CARRY((\corr_long|Add19~14_combout\ & (!\corr_long|Add17~14_combout\ & !\corr_long|Add18~13\)) # (!\corr_long|Add19~14_combout\ & ((!\corr_long|Add18~13\) # (!\corr_long|Add17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add19~14_combout\,
	datab => \corr_long|Add17~14_combout\,
	datad => VCC,
	cin => \corr_long|Add18~13\,
	combout => \corr_long|Add18~14_combout\,
	cout => \corr_long|Add18~15\);

-- Location: LCCOMB_X12_Y13_N30
\corr_long|Add18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~16_combout\ = ((\corr_long|Add17~16_combout\ $ (\corr_long|Add19~16_combout\ $ (!\corr_long|Add18~15\)))) # (GND)
-- \corr_long|Add18~17\ = CARRY((\corr_long|Add17~16_combout\ & ((\corr_long|Add19~16_combout\) # (!\corr_long|Add18~15\))) # (!\corr_long|Add17~16_combout\ & (\corr_long|Add19~16_combout\ & !\corr_long|Add18~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add17~16_combout\,
	datab => \corr_long|Add19~16_combout\,
	datad => VCC,
	cin => \corr_long|Add18~15\,
	combout => \corr_long|Add18~16_combout\,
	cout => \corr_long|Add18~17\);

-- Location: LCCOMB_X12_Y12_N2
\corr_long|Add18~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~20_combout\ = ((\corr_long|Add17~20_combout\ $ (\corr_long|Add19~20_combout\ $ (!\corr_long|Add18~19\)))) # (GND)
-- \corr_long|Add18~21\ = CARRY((\corr_long|Add17~20_combout\ & ((\corr_long|Add19~20_combout\) # (!\corr_long|Add18~19\))) # (!\corr_long|Add17~20_combout\ & (\corr_long|Add19~20_combout\ & !\corr_long|Add18~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add17~20_combout\,
	datab => \corr_long|Add19~20_combout\,
	datad => VCC,
	cin => \corr_long|Add18~19\,
	combout => \corr_long|Add18~20_combout\,
	cout => \corr_long|Add18~21\);

-- Location: LCCOMB_X12_Y12_N4
\corr_long|Add18~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~22_combout\ = (\corr_long|Add17~22_combout\ & ((\corr_long|Add19~22_combout\ & (\corr_long|Add18~21\ & VCC)) # (!\corr_long|Add19~22_combout\ & (!\corr_long|Add18~21\)))) # (!\corr_long|Add17~22_combout\ & ((\corr_long|Add19~22_combout\ & 
-- (!\corr_long|Add18~21\)) # (!\corr_long|Add19~22_combout\ & ((\corr_long|Add18~21\) # (GND)))))
-- \corr_long|Add18~23\ = CARRY((\corr_long|Add17~22_combout\ & (!\corr_long|Add19~22_combout\ & !\corr_long|Add18~21\)) # (!\corr_long|Add17~22_combout\ & ((!\corr_long|Add18~21\) # (!\corr_long|Add19~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add17~22_combout\,
	datab => \corr_long|Add19~22_combout\,
	datad => VCC,
	cin => \corr_long|Add18~21\,
	combout => \corr_long|Add18~22_combout\,
	cout => \corr_long|Add18~23\);

-- Location: LCCOMB_X12_Y12_N6
\corr_long|Add18~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~24_combout\ = ((\corr_long|Add19~24_combout\ $ (\corr_long|Add17~24_combout\ $ (!\corr_long|Add18~23\)))) # (GND)
-- \corr_long|Add18~25\ = CARRY((\corr_long|Add19~24_combout\ & ((\corr_long|Add17~24_combout\) # (!\corr_long|Add18~23\))) # (!\corr_long|Add19~24_combout\ & (\corr_long|Add17~24_combout\ & !\corr_long|Add18~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add19~24_combout\,
	datab => \corr_long|Add17~24_combout\,
	datad => VCC,
	cin => \corr_long|Add18~23\,
	combout => \corr_long|Add18~24_combout\,
	cout => \corr_long|Add18~25\);

-- Location: LCCOMB_X12_Y12_N16
\corr_long|Add18~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add18~34_combout\ = \corr_long|Add18~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add18~33\,
	combout => \corr_long|Add18~34_combout\);

-- Location: LCCOMB_X17_Y2_N16
\corr_long|input_adc_values_reduced~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~56_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(80))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(80),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(8),
	combout => \corr_long|input_adc_values_reduced~56_combout\);

-- Location: LCCOMB_X15_Y2_N4
\corr_long|input_adc_values_reduced~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~57_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(81))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(81),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(9),
	combout => \corr_long|input_adc_values_reduced~57_combout\);

-- Location: LCCOMB_X17_Y2_N10
\corr_long|input_adc_values_reduced~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~58_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(82))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(82),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(10),
	combout => \corr_long|input_adc_values_reduced~58_combout\);

-- Location: LCCOMB_X20_Y2_N28
\corr_long|input_adc_values_reduced~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~59_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(83))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(83),
	datac => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(11),
	combout => \corr_long|input_adc_values_reduced~59_combout\);

-- Location: LCCOMB_X20_Y2_N22
\corr_long|input_adc_values_reduced~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~60_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(84)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(12),
	datac => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(84),
	combout => \corr_long|input_adc_values_reduced~60_combout\);

-- Location: LCCOMB_X20_Y2_N8
\corr_long|input_adc_values_reduced~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~61_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(85)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(13),
	datac => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(85),
	combout => \corr_long|input_adc_values_reduced~61_combout\);

-- Location: LCCOMB_X20_Y2_N18
\corr_long|input_adc_values_reduced~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~62_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(86))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(86),
	datac => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(14),
	combout => \corr_long|input_adc_values_reduced~62_combout\);

-- Location: LCCOMB_X12_Y2_N8
\corr_long|input_adc_values_reduced~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~63_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(87))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(87),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(15),
	combout => \corr_long|input_adc_values_reduced~63_combout\);

-- Location: LCFF_X10_Y9_N5
\ADC_Manager1|c_1_func[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][0]~regout\);

-- Location: LCCOMB_X5_Y11_N28
\ADC_Manager1|Decoder0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~31_combout\ = (\ADC_Manager1|Decoder0~1_combout\ & (\ADC_Manager1|Decoder0~19_combout\ & (\ADC_Manager1|Equal0~0_combout\ & \ADC_Manager1|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~1_combout\,
	datab => \ADC_Manager1|Decoder0~19_combout\,
	datac => \ADC_Manager1|Equal0~0_combout\,
	datad => \ADC_Manager1|Decoder0~4_combout\,
	combout => \ADC_Manager1|Decoder0~31_combout\);

-- Location: LCFF_X10_Y2_N21
\ADC_Manager1|c_preamb_func[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[17][0]~regout\);

-- Location: LCCOMB_X10_Y2_N20
\ADC_Manager1|Selector149~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector149~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[17][0]~regout\) # ((\ADC_Manager1|c_1_func[7][0]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[7][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[7][0]~regout\,
	datac => \ADC_Manager1|c_preamb_func[17][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector149~1_combout\);

-- Location: LCCOMB_X17_Y2_N26
\ADC_Manager1|Selector149~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector149~2_combout\ = (\ADC_Manager1|Selector149~0_combout\) # ((\ADC_Manager1|Selector149~1_combout\) # ((\ADC_Manager1|c_long_func_input[17][0]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector149~0_combout\,
	datab => \ADC_Manager1|Selector149~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[17][0]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector149~2_combout\);

-- Location: LCFF_X17_Y2_N27
\ADC_Manager1|c_long_func_input[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector149~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[17][0]~regout\);

-- Location: LCCOMB_X6_Y13_N24
\ADC_Manager1|Decoder0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~27_combout\ = (\ADC_Manager1|ram_counter\(5) & \ADC_Manager1|ram_counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder0~27_combout\);

-- Location: LCCOMB_X6_Y13_N0
\ADC_Manager1|Decoder0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~30_combout\ = (\ADC_Manager1|Decoder0~26_combout\ & (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder0~27_combout\ & \ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~26_combout\,
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder0~27_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~30_combout\);

-- Location: LCFF_X10_Y13_N1
\ADC_Manager1|c_preamb_func[42][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[42][0]~regout\);

-- Location: LCCOMB_X10_Y13_N0
\ADC_Manager1|Selector349~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector349~0_combout\ = (\ADC_Manager1|c_preamb_func[42][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[42][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector349~0_combout\);

-- Location: LCFF_X17_Y2_N13
\ADC_Manager1|c_long_func_input[42][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector349~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[42][0]~regout\);

-- Location: LCCOMB_X17_Y2_N12
\corr_long|input_function_reduced~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~56_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[42][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[17][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[17][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[42][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~56_combout\);

-- Location: LCFF_X10_Y13_N31
\ADC_Manager1|c_preamb_func[42][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[42][1]~regout\);

-- Location: LCCOMB_X10_Y13_N30
\ADC_Manager1|Selector348~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector348~0_combout\ = (\ADC_Manager1|c_preamb_func[42][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[42][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector348~0_combout\);

-- Location: LCFF_X15_Y2_N27
\ADC_Manager1|c_long_func_input[42][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector348~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[42][1]~regout\);

-- Location: LCCOMB_X15_Y2_N26
\corr_long|input_function_reduced~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~57_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[42][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[17][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[17][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[42][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~57_combout\);

-- Location: LCCOMB_X10_Y3_N20
\ADC_Manager1|Selector147~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector147~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[7][2]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[7][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][2]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[7][2]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector147~0_combout\);

-- Location: LCCOMB_X17_Y2_N22
\ADC_Manager1|Selector147~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector147~2_combout\ = (\ADC_Manager1|Selector147~1_combout\) # ((\ADC_Manager1|Selector147~0_combout\) # ((\ADC_Manager1|c_long_func_input[17][2]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector147~1_combout\,
	datab => \ADC_Manager1|Selector147~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[17][2]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector147~2_combout\);

-- Location: LCFF_X17_Y2_N23
\ADC_Manager1|c_long_func_input[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector147~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[17][2]~regout\);

-- Location: LCFF_X10_Y13_N29
\ADC_Manager1|c_preamb_func[42][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[42][2]~regout\);

-- Location: LCCOMB_X10_Y13_N28
\ADC_Manager1|Selector347~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector347~0_combout\ = (\ADC_Manager1|c_preamb_func[42][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[42][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector347~0_combout\);

-- Location: LCFF_X17_Y2_N25
\ADC_Manager1|c_long_func_input[42][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector347~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[42][2]~regout\);

-- Location: LCCOMB_X17_Y2_N24
\corr_long|input_function_reduced~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~58_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[42][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[17][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[17][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[42][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~58_combout\);

-- Location: LCFF_X10_Y13_N7
\ADC_Manager1|c_preamb_func[42][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[42][3]~regout\);

-- Location: LCCOMB_X10_Y13_N6
\ADC_Manager1|Selector346~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector346~0_combout\ = (\ADC_Manager1|c_preamb_func[42][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[42][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector346~0_combout\);

-- Location: LCFF_X17_Y2_N21
\ADC_Manager1|c_long_func_input[42][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector346~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[42][3]~regout\);

-- Location: LCCOMB_X17_Y2_N20
\corr_long|input_function_reduced~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~59_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[42][3]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[17][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[17][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[42][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~59_combout\);

-- Location: LCCOMB_X10_Y3_N28
\ADC_Manager1|Selector145~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector145~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[7][4]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[7][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][4]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[7][4]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector145~0_combout\);

-- Location: LCCOMB_X18_Y2_N24
\ADC_Manager1|Selector145~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector145~2_combout\ = (\ADC_Manager1|Selector145~1_combout\) # ((\ADC_Manager1|Selector145~0_combout\) # ((\ADC_Manager1|c_long_func_input[17][4]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector145~1_combout\,
	datab => \ADC_Manager1|Selector145~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[17][4]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector145~2_combout\);

-- Location: LCFF_X18_Y2_N25
\ADC_Manager1|c_long_func_input[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector145~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[17][4]~regout\);

-- Location: LCFF_X10_Y13_N5
\ADC_Manager1|c_preamb_func[42][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[42][4]~regout\);

-- Location: LCCOMB_X10_Y13_N4
\ADC_Manager1|Selector345~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector345~0_combout\ = (\ADC_Manager1|c_preamb_func[42][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[42][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector345~0_combout\);

-- Location: LCFF_X17_Y2_N15
\ADC_Manager1|c_long_func_input[42][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector345~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[42][4]~regout\);

-- Location: LCCOMB_X17_Y2_N14
\corr_long|input_function_reduced~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~60_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[42][4]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[17][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[17][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[42][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~60_combout\);

-- Location: LCFF_X10_Y9_N11
\ADC_Manager1|c_1_func[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][5]~regout\);

-- Location: LCFF_X10_Y2_N17
\ADC_Manager1|c_preamb_func[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[17][5]~regout\);

-- Location: LCCOMB_X10_Y2_N16
\ADC_Manager1|Selector144~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector144~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[17][5]~regout\) # ((\ADC_Manager1|c_1_func[7][5]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[7][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[7][5]~regout\,
	datac => \ADC_Manager1|c_preamb_func[17][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector144~1_combout\);

-- Location: LCCOMB_X10_Y3_N30
\ADC_Manager1|Selector144~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector144~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[7][5]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[7][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][5]~regout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_0_func[7][5]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector144~0_combout\);

-- Location: LCCOMB_X13_Y2_N14
\ADC_Manager1|Selector144~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector144~2_combout\ = (\ADC_Manager1|Selector144~1_combout\) # ((\ADC_Manager1|Selector144~0_combout\) # ((\ADC_Manager1|c_long_func_input[17][5]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[17][5]~regout\,
	datab => \ADC_Manager1|Selector144~1_combout\,
	datac => \ADC_Manager1|Selector144~0_combout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector144~2_combout\);

-- Location: LCCOMB_X14_Y2_N28
\ADC_Manager1|c_long_func_input[17][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[17][5]~feeder_combout\ = \ADC_Manager1|Selector144~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector144~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[17][5]~feeder_combout\);

-- Location: LCFF_X14_Y2_N29
\ADC_Manager1|c_long_func_input[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[17][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[17][5]~regout\);

-- Location: LCFF_X10_Y13_N15
\ADC_Manager1|c_preamb_func[42][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[42][5]~regout\);

-- Location: LCCOMB_X10_Y13_N14
\ADC_Manager1|Selector344~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector344~0_combout\ = (\ADC_Manager1|c_preamb_func[42][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[42][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector344~0_combout\);

-- Location: LCFF_X15_Y2_N17
\ADC_Manager1|c_long_func_input[42][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector344~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[42][5]~regout\);

-- Location: LCCOMB_X15_Y2_N16
\corr_long|input_function_reduced~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~61_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[42][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[17][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[17][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[42][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~61_combout\);

-- Location: LCFF_X10_Y9_N29
\ADC_Manager1|c_1_func[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][6]~regout\);

-- Location: LCFF_X10_Y2_N31
\ADC_Manager1|c_preamb_func[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[17][6]~regout\);

-- Location: LCCOMB_X10_Y2_N30
\ADC_Manager1|Selector143~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector143~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[17][6]~regout\) # ((\ADC_Manager1|c_1_func[7][6]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[7][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[7][6]~regout\,
	datac => \ADC_Manager1|c_preamb_func[17][6]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector143~1_combout\);

-- Location: LCFF_X10_Y3_N5
\ADC_Manager1|c_0_func[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][6]~regout\);

-- Location: LCCOMB_X10_Y3_N4
\ADC_Manager1|Selector143~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector143~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[7][6]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[7][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][6]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[7][6]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector143~0_combout\);

-- Location: LCCOMB_X18_Y2_N30
\ADC_Manager1|Selector143~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector143~2_combout\ = (\ADC_Manager1|Selector143~1_combout\) # ((\ADC_Manager1|Selector143~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[17][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector143~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[17][6]~regout\,
	datad => \ADC_Manager1|Selector143~0_combout\,
	combout => \ADC_Manager1|Selector143~2_combout\);

-- Location: LCFF_X18_Y2_N31
\ADC_Manager1|c_long_func_input[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector143~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[17][6]~regout\);

-- Location: LCFF_X10_Y13_N17
\ADC_Manager1|c_preamb_func[42][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[42][6]~regout\);

-- Location: LCCOMB_X10_Y13_N16
\ADC_Manager1|Selector343~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector343~0_combout\ = (\ADC_Manager1|c_preamb_func[42][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[42][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector343~0_combout\);

-- Location: LCFF_X17_Y2_N5
\ADC_Manager1|c_long_func_input[42][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector343~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[42][6]~regout\);

-- Location: LCCOMB_X17_Y2_N4
\corr_long|input_function_reduced~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~62_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[42][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[17][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[17][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[42][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~62_combout\);

-- Location: LCFF_X10_Y13_N23
\ADC_Manager1|c_preamb_func[42][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[42][7]~regout\);

-- Location: LCCOMB_X10_Y13_N22
\ADC_Manager1|Selector342~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector342~0_combout\ = (\ADC_Manager1|c_preamb_func[42][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[42][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector342~0_combout\);

-- Location: LCFF_X15_Y2_N15
\ADC_Manager1|c_long_func_input[42][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector342~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[42][7]~regout\);

-- Location: LCCOMB_X10_Y3_N14
\ADC_Manager1|Selector142~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector142~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[7][7]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[7][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][7]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[7][7]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector142~0_combout\);

-- Location: LCCOMB_X18_Y2_N12
\ADC_Manager1|Selector142~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector142~2_combout\ = (\ADC_Manager1|Selector142~1_combout\) # ((\ADC_Manager1|Selector142~0_combout\) # ((\ADC_Manager1|c_long_func_input[17][7]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector142~1_combout\,
	datab => \ADC_Manager1|Selector142~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[17][7]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector142~2_combout\);

-- Location: LCFF_X18_Y2_N13
\ADC_Manager1|c_long_func_input[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector142~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[17][7]~regout\);

-- Location: LCCOMB_X15_Y2_N14
\corr_long|input_function_reduced~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~63_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[42][7]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[17][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[42][7]~regout\,
	datad => \ADC_Manager1|c_long_func_input[17][7]~regout\,
	combout => \corr_long|input_function_reduced~63_combout\);

-- Location: DSPMULT_X16_Y2_N1
\corr_long|Mult17|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult17|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult17|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult17|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y2_N8
\corr_long|input_adc_values_reduced~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~64_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(72))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(72),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(0),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~64_combout\);

-- Location: LCCOMB_X12_Y2_N2
\corr_long|input_adc_values_reduced~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~65_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(73)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(1),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(73),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~65_combout\);

-- Location: LCCOMB_X12_Y2_N28
\corr_long|input_adc_values_reduced~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~66_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(74)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(2),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(74),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~66_combout\);

-- Location: LCCOMB_X15_Y2_N2
\corr_long|input_adc_values_reduced~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~67_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(75))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(75),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(3),
	combout => \corr_long|input_adc_values_reduced~67_combout\);

-- Location: LCCOMB_X15_Y2_N28
\corr_long|input_adc_values_reduced~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~68_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(76)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(4),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(76),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~68_combout\);

-- Location: LCCOMB_X12_Y2_N10
\corr_long|input_adc_values_reduced~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~69_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(77)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(5),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(77),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~69_combout\);

-- Location: LCCOMB_X15_Y2_N30
\corr_long|input_adc_values_reduced~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~70_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(78))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(78),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(6),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~70_combout\);

-- Location: LCCOMB_X12_Y2_N24
\corr_long|input_adc_values_reduced~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~71_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(79)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(7),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(79),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~71_combout\);

-- Location: LCCOMB_X8_Y5_N4
\ADC_Manager1|Selector141~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector141~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[6][0]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[6][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|c_1_func[6][0]~regout\,
	datac => \ADC_Manager1|c_0_func[6][0]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector141~0_combout\);

-- Location: LCCOMB_X14_Y2_N22
\ADC_Manager1|Selector141~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector141~2_combout\ = (\ADC_Manager1|Selector141~1_combout\) # ((\ADC_Manager1|Selector141~0_combout\) # ((\ADC_Manager1|c_long_func_input[16][0]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector141~1_combout\,
	datab => \ADC_Manager1|Selector141~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[16][0]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector141~2_combout\);

-- Location: LCFF_X14_Y2_N23
\ADC_Manager1|c_long_func_input[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector141~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[16][0]~regout\);

-- Location: LCCOMB_X6_Y13_N2
\ADC_Manager1|Decoder0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~32_combout\ = (\ADC_Manager1|Decoder0~26_combout\ & (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder0~27_combout\ & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~26_combout\,
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder0~27_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~32_combout\);

-- Location: LCFF_X7_Y10_N9
\ADC_Manager1|c_preamb_func[41][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[41][0]~regout\);

-- Location: LCCOMB_X7_Y10_N8
\ADC_Manager1|Selector341~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector341~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[41][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[41][0]~regout\,
	combout => \ADC_Manager1|Selector341~0_combout\);

-- Location: LCFF_X15_Y2_N1
\ADC_Manager1|c_long_func_input[41][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector341~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[41][0]~regout\);

-- Location: LCCOMB_X15_Y2_N0
\corr_long|input_function_reduced~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~64_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[41][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[16][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[16][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[41][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~64_combout\);

-- Location: LCFF_X7_Y10_N27
\ADC_Manager1|c_preamb_func[41][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[41][1]~regout\);

-- Location: LCCOMB_X7_Y10_N26
\ADC_Manager1|Selector340~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector340~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[41][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[41][1]~regout\,
	combout => \ADC_Manager1|Selector340~0_combout\);

-- Location: LCFF_X15_Y2_N23
\ADC_Manager1|c_long_func_input[41][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector340~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[41][1]~regout\);

-- Location: LCCOMB_X15_Y2_N22
\corr_long|input_function_reduced~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~65_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[41][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[16][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[16][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[41][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~65_combout\);

-- Location: LCFF_X7_Y10_N17
\ADC_Manager1|c_preamb_func[41][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[41][2]~regout\);

-- Location: LCCOMB_X7_Y10_N16
\ADC_Manager1|Selector339~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector339~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[41][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[41][2]~regout\,
	combout => \ADC_Manager1|Selector339~0_combout\);

-- Location: LCFF_X15_Y2_N25
\ADC_Manager1|c_long_func_input[41][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector339~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[41][2]~regout\);

-- Location: LCCOMB_X5_Y6_N18
\ADC_Manager1|Decoder0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~33_combout\ = (!\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|LessThan1~0_combout\ & (\ADC_Manager1|Decoder0~10_combout\ & !\ADC_Manager1|ram_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datab => \ADC_Manager1|LessThan1~0_combout\,
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder0~33_combout\);

-- Location: LCFF_X8_Y2_N31
\ADC_Manager1|c_preamb_func[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[16][2]~regout\);

-- Location: LCCOMB_X8_Y2_N30
\ADC_Manager1|Selector139~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector139~1_combout\ = (\ADC_Manager1|c_1_func[6][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[16][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[6][2]~regout\ & (((\ADC_Manager1|c_preamb_func[16][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[6][2]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[16][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector139~1_combout\);

-- Location: LCCOMB_X12_Y2_N18
\ADC_Manager1|Selector139~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector139~2_combout\ = (\ADC_Manager1|Selector139~0_combout\) # ((\ADC_Manager1|Selector139~1_combout\) # ((\ADC_Manager1|c_long_func_input[16][2]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector139~0_combout\,
	datab => \ADC_Manager1|Selector139~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[16][2]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector139~2_combout\);

-- Location: LCFF_X12_Y2_N19
\ADC_Manager1|c_long_func_input[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector139~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[16][2]~regout\);

-- Location: LCCOMB_X15_Y2_N24
\corr_long|input_function_reduced~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~66_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[41][2]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[16][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[41][2]~regout\,
	datad => \ADC_Manager1|c_long_func_input[16][2]~regout\,
	combout => \corr_long|input_function_reduced~66_combout\);

-- Location: LCFF_X8_Y2_N21
\ADC_Manager1|c_preamb_func[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[16][3]~regout\);

-- Location: LCCOMB_X8_Y2_N20
\ADC_Manager1|Selector138~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector138~1_combout\ = (\ADC_Manager1|c_1_func[6][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[16][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[6][3]~regout\ & (((\ADC_Manager1|c_preamb_func[16][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[6][3]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[16][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector138~1_combout\);

-- Location: LCCOMB_X8_Y5_N28
\ADC_Manager1|Selector138~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector138~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[6][3]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[6][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|c_1_func[6][3]~regout\,
	datac => \ADC_Manager1|c_0_func[6][3]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector138~0_combout\);

-- Location: LCCOMB_X10_Y2_N2
\ADC_Manager1|Selector138~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector138~2_combout\ = (\ADC_Manager1|Selector138~1_combout\) # ((\ADC_Manager1|Selector138~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[16][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector138~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[16][3]~regout\,
	datad => \ADC_Manager1|Selector138~0_combout\,
	combout => \ADC_Manager1|Selector138~2_combout\);

-- Location: LCCOMB_X17_Y2_N28
\ADC_Manager1|c_long_func_input[16][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[16][3]~feeder_combout\ = \ADC_Manager1|Selector138~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector138~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[16][3]~feeder_combout\);

-- Location: LCFF_X17_Y2_N29
\ADC_Manager1|c_long_func_input[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[16][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[16][3]~regout\);

-- Location: LCFF_X7_Y10_N11
\ADC_Manager1|c_preamb_func[41][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[41][3]~regout\);

-- Location: LCCOMB_X7_Y10_N10
\ADC_Manager1|Selector338~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector338~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[41][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[41][3]~regout\,
	combout => \ADC_Manager1|Selector338~0_combout\);

-- Location: LCFF_X17_Y2_N3
\ADC_Manager1|c_long_func_input[41][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector338~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[41][3]~regout\);

-- Location: LCCOMB_X17_Y2_N2
\corr_long|input_function_reduced~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~67_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[41][3]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[16][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[16][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[41][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~67_combout\);

-- Location: LCFF_X7_Y10_N29
\ADC_Manager1|c_preamb_func[41][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[41][4]~regout\);

-- Location: LCCOMB_X7_Y10_N28
\ADC_Manager1|Selector337~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector337~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[41][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[41][4]~regout\,
	combout => \ADC_Manager1|Selector337~0_combout\);

-- Location: LCFF_X17_Y2_N31
\ADC_Manager1|c_long_func_input[41][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector337~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[41][4]~regout\);

-- Location: LCFF_X8_Y2_N3
\ADC_Manager1|c_preamb_func[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[16][4]~regout\);

-- Location: LCCOMB_X8_Y2_N2
\ADC_Manager1|Selector137~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector137~1_combout\ = (\ADC_Manager1|c_1_func[6][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[16][4]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[6][4]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[16][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[6][4]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[16][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector137~1_combout\);

-- Location: LCFF_X8_Y5_N3
\ADC_Manager1|c_1_func[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][4]~regout\);

-- Location: LCFF_X8_Y5_N13
\ADC_Manager1|c_0_func[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][4]~regout\);

-- Location: LCCOMB_X8_Y5_N12
\ADC_Manager1|Selector137~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector137~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[6][4]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[6][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|c_1_func[6][4]~regout\,
	datac => \ADC_Manager1|c_0_func[6][4]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector137~0_combout\);

-- Location: LCCOMB_X18_Y2_N2
\ADC_Manager1|Selector137~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector137~2_combout\ = (\ADC_Manager1|Selector137~1_combout\) # ((\ADC_Manager1|Selector137~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[16][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector137~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[16][4]~regout\,
	datad => \ADC_Manager1|Selector137~0_combout\,
	combout => \ADC_Manager1|Selector137~2_combout\);

-- Location: LCFF_X18_Y2_N3
\ADC_Manager1|c_long_func_input[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector137~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[16][4]~regout\);

-- Location: LCCOMB_X17_Y2_N30
\corr_long|input_function_reduced~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~68_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[41][4]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[16][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[41][4]~regout\,
	datad => \ADC_Manager1|c_long_func_input[16][4]~regout\,
	combout => \corr_long|input_function_reduced~68_combout\);

-- Location: LCCOMB_X8_Y5_N8
\ADC_Manager1|Selector136~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector136~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[6][5]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[6][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[6][5]~regout\,
	datad => \ADC_Manager1|c_1_func[6][5]~regout\,
	combout => \ADC_Manager1|Selector136~0_combout\);

-- Location: LCCOMB_X14_Y2_N18
\ADC_Manager1|Selector136~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector136~2_combout\ = (\ADC_Manager1|Selector136~1_combout\) # ((\ADC_Manager1|Selector136~0_combout\) # ((\ADC_Manager1|c_long_func_input[16][5]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector136~1_combout\,
	datab => \ADC_Manager1|Selector136~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[16][5]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector136~2_combout\);

-- Location: LCFF_X14_Y2_N19
\ADC_Manager1|c_long_func_input[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector136~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[16][5]~regout\);

-- Location: LCFF_X7_Y10_N31
\ADC_Manager1|c_preamb_func[41][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[41][5]~regout\);

-- Location: LCCOMB_X7_Y10_N30
\ADC_Manager1|Selector336~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector336~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[41][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[41][5]~regout\,
	combout => \ADC_Manager1|Selector336~0_combout\);

-- Location: LCFF_X15_Y2_N7
\ADC_Manager1|c_long_func_input[41][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector336~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[41][5]~regout\);

-- Location: LCCOMB_X15_Y2_N6
\corr_long|input_function_reduced~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~69_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[41][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[16][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[16][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[41][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~69_combout\);

-- Location: LCFF_X8_Y5_N19
\ADC_Manager1|c_1_func[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][6]~regout\);

-- Location: LCCOMB_X8_Y5_N20
\ADC_Manager1|Selector135~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector135~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[6][6]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[6][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[6][6]~regout\,
	datad => \ADC_Manager1|c_1_func[6][6]~regout\,
	combout => \ADC_Manager1|Selector135~0_combout\);

-- Location: LCFF_X8_Y2_N19
\ADC_Manager1|c_preamb_func[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[16][6]~regout\);

-- Location: LCCOMB_X8_Y2_N18
\ADC_Manager1|Selector135~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector135~1_combout\ = (\ADC_Manager1|c_1_func[6][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[16][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[6][6]~regout\ & (((\ADC_Manager1|c_preamb_func[16][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[6][6]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[16][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector135~1_combout\);

-- Location: LCCOMB_X8_Y2_N24
\ADC_Manager1|Selector135~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector135~2_combout\ = (\ADC_Manager1|Selector135~0_combout\) # ((\ADC_Manager1|Selector135~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[16][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector135~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[16][6]~regout\,
	datad => \ADC_Manager1|Selector135~1_combout\,
	combout => \ADC_Manager1|Selector135~2_combout\);

-- Location: LCCOMB_X14_Y2_N24
\ADC_Manager1|c_long_func_input[16][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[16][6]~feeder_combout\ = \ADC_Manager1|Selector135~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector135~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[16][6]~feeder_combout\);

-- Location: LCFF_X14_Y2_N25
\ADC_Manager1|c_long_func_input[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[16][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[16][6]~regout\);

-- Location: LCFF_X7_Y10_N21
\ADC_Manager1|c_preamb_func[41][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[41][6]~regout\);

-- Location: LCCOMB_X7_Y10_N20
\ADC_Manager1|Selector335~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector335~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[41][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[41][6]~regout\,
	combout => \ADC_Manager1|Selector335~0_combout\);

-- Location: LCFF_X15_Y2_N21
\ADC_Manager1|c_long_func_input[41][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector335~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[41][6]~regout\);

-- Location: LCCOMB_X15_Y2_N20
\corr_long|input_function_reduced~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~70_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[41][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[16][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[16][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[41][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~70_combout\);

-- Location: LCFF_X7_Y10_N19
\ADC_Manager1|c_preamb_func[41][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[41][7]~regout\);

-- Location: LCCOMB_X7_Y10_N18
\ADC_Manager1|Selector334~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector334~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[41][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[41][7]~regout\,
	combout => \ADC_Manager1|Selector334~0_combout\);

-- Location: LCFF_X17_Y2_N1
\ADC_Manager1|c_long_func_input[41][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector334~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[41][7]~regout\);

-- Location: LCFF_X8_Y2_N23
\ADC_Manager1|c_preamb_func[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[16][7]~regout\);

-- Location: LCCOMB_X8_Y2_N22
\ADC_Manager1|Selector134~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector134~1_combout\ = (\ADC_Manager1|c_1_func[6][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[16][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[6][7]~regout\ & (((\ADC_Manager1|c_preamb_func[16][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[6][7]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[16][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector134~1_combout\);

-- Location: LCCOMB_X13_Y2_N12
\ADC_Manager1|Selector134~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector134~2_combout\ = (\ADC_Manager1|Selector134~0_combout\) # ((\ADC_Manager1|Selector134~1_combout\) # ((\ADC_Manager1|c_long_func_input[16][7]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector134~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[16][7]~regout\,
	datac => \ADC_Manager1|Selector134~1_combout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector134~2_combout\);

-- Location: LCFF_X17_Y2_N11
\ADC_Manager1|c_long_func_input[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector134~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[16][7]~regout\);

-- Location: LCCOMB_X17_Y2_N0
\corr_long|input_function_reduced~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~71_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[41][7]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[16][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[41][7]~regout\,
	datad => \ADC_Manager1|c_long_func_input[16][7]~regout\,
	combout => \corr_long|input_function_reduced~71_combout\);

-- Location: DSPMULT_X16_Y2_N0
\corr_long|Mult16|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult16|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult16|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult16|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y5_N16
\corr_long|Add15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add15~0_combout\ = (\corr_long|Mult17|auto_generated|mac_out2~dataout\ & (\corr_long|Mult16|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|Mult17|auto_generated|mac_out2~dataout\ & (\corr_long|Mult16|auto_generated|mac_out2~dataout\ 
-- & VCC))
-- \corr_long|Add15~1\ = CARRY((\corr_long|Mult17|auto_generated|mac_out2~dataout\ & \corr_long|Mult16|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult17|auto_generated|mac_out2~dataout\,
	datab => \corr_long|Mult16|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|Add15~0_combout\,
	cout => \corr_long|Add15~1\);

-- Location: LCCOMB_X17_Y5_N22
\corr_long|Add15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add15~6_combout\ = (\corr_long|Mult17|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add15~5\ & VCC)) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add15~5\)))) # 
-- (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add15~5\)) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add15~5\) # (GND)))))
-- \corr_long|Add15~7\ = CARRY((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add15~5\)) # (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add15~5\) # 
-- (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult17|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult16|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add15~5\,
	combout => \corr_long|Add15~6_combout\,
	cout => \corr_long|Add15~7\);

-- Location: LCCOMB_X17_Y5_N26
\corr_long|Add15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add15~10_combout\ = (\corr_long|Mult17|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add15~9\ & VCC)) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add15~9\)))) 
-- # (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add15~9\)) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add15~9\) # (GND)))))
-- \corr_long|Add15~11\ = CARRY((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add15~9\)) # (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add15~9\) # 
-- (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult17|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult16|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add15~9\,
	combout => \corr_long|Add15~10_combout\,
	cout => \corr_long|Add15~11\);

-- Location: LCCOMB_X17_Y5_N30
\corr_long|Add15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add15~14_combout\ = (\corr_long|Mult16|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add15~13\ & VCC)) # (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\corr_long|Add15~13\)))) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add15~13\)) # (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add15~13\) # 
-- (GND)))))
-- \corr_long|Add15~15\ = CARRY((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add15~13\)) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add15~13\) # 
-- (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult16|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult17|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add15~13\,
	combout => \corr_long|Add15~14_combout\,
	cout => \corr_long|Add15~15\);

-- Location: LCCOMB_X17_Y4_N0
\corr_long|Add15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add15~16_combout\ = ((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult17|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add15~15\)))) # (GND)
-- \corr_long|Add15~17\ = CARRY((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add15~15\))) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult17|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add15~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult16|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult17|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add15~15\,
	combout => \corr_long|Add15~16_combout\,
	cout => \corr_long|Add15~17\);

-- Location: LCCOMB_X17_Y4_N2
\corr_long|Add15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add15~18_combout\ = (\corr_long|Mult16|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|Add15~17\ & VCC)) # (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|Add15~17\)))) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Add15~17\)) # (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|Add15~17\) # 
-- (GND)))))
-- \corr_long|Add15~19\ = CARRY((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|Add15~17\)) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT9\ & ((!\corr_long|Add15~17\) # 
-- (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult16|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|Mult17|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|Add15~17\,
	combout => \corr_long|Add15~18_combout\,
	cout => \corr_long|Add15~19\);

-- Location: LCCOMB_X17_Y4_N4
\corr_long|Add15~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add15~20_combout\ = ((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|Mult17|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add15~19\)))) # (GND)
-- \corr_long|Add15~21\ = CARRY((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add15~19\))) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|Mult17|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|Add15~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult16|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|Mult17|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add15~19\,
	combout => \corr_long|Add15~20_combout\,
	cout => \corr_long|Add15~21\);

-- Location: LCCOMB_X17_Y4_N6
\corr_long|Add15~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add15~22_combout\ = (\corr_long|Mult17|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add15~21\ & VCC)) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT11\ & 
-- (!\corr_long|Add15~21\)))) # (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult16|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add15~21\)) # (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add15~21\) # 
-- (GND)))))
-- \corr_long|Add15~23\ = CARRY((\corr_long|Mult17|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add15~21\)) # (!\corr_long|Mult17|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add15~21\) # 
-- (!\corr_long|Mult16|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult17|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult16|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add15~21\,
	combout => \corr_long|Add15~22_combout\,
	cout => \corr_long|Add15~23\);

-- Location: LCCOMB_X17_Y4_N16
\corr_long|Add15~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add15~32_combout\ = !\corr_long|Add15~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add15~31\,
	combout => \corr_long|Add15~32_combout\);

-- Location: LCCOMB_X15_Y5_N0
\corr_long|input_adc_values_reduced~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~72_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(64))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(120))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(64),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(120),
	combout => \corr_long|input_adc_values_reduced~72_combout\);

-- Location: LCCOMB_X15_Y5_N22
\corr_long|input_adc_values_reduced~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~73_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(65)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(121)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(121),
	datab => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(65),
	combout => \corr_long|input_adc_values_reduced~73_combout\);

-- Location: LCCOMB_X12_Y5_N28
\corr_long|input_adc_values_reduced~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~74_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(66))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(122))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(66),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(122),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~74_combout\);

-- Location: LCCOMB_X15_Y5_N8
\corr_long|input_adc_values_reduced~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~75_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(67)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(123)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(123),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(67),
	combout => \corr_long|input_adc_values_reduced~75_combout\);

-- Location: LCCOMB_X12_Y5_N22
\corr_long|input_adc_values_reduced~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~76_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(68))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(124))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(68),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(124),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~76_combout\);

-- Location: LCCOMB_X12_Y5_N20
\corr_long|input_adc_values_reduced~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~77_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(69))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(125))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(69),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(125),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~77_combout\);

-- Location: LCCOMB_X12_Y5_N30
\corr_long|input_adc_values_reduced~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~78_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(70)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(126)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(126),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(70),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~78_combout\);

-- Location: LCCOMB_X12_Y5_N4
\corr_long|input_adc_values_reduced~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~79_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(71)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(127)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(127),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(71),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~79_combout\);

-- Location: LCCOMB_X5_Y12_N8
\ADC_Manager1|Decoder0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~34_combout\ = (!\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|ram_counter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(5),
	combout => \ADC_Manager1|Decoder0~34_combout\);

-- Location: LCCOMB_X5_Y12_N6
\ADC_Manager1|Decoder0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~35_combout\ = (\ADC_Manager1|LessThan1~0_combout\ & (\ADC_Manager1|Decoder0~22_combout\ & (\ADC_Manager1|Decoder0~34_combout\ & \ADC_Manager1|ram_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan1~0_combout\,
	datab => \ADC_Manager1|Decoder0~22_combout\,
	datac => \ADC_Manager1|Decoder0~34_combout\,
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder0~35_combout\);

-- Location: LCFF_X7_Y5_N29
\ADC_Manager1|c_preamb_func[40][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[40][0]~regout\);

-- Location: LCCOMB_X7_Y5_N28
\ADC_Manager1|Selector333~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector333~0_combout\ = (\ADC_Manager1|c_preamb_func[40][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[40][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector333~0_combout\);

-- Location: LCFF_X18_Y5_N9
\ADC_Manager1|c_long_func_input[40][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector333~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[40][0]~regout\);

-- Location: LCCOMB_X5_Y6_N4
\ADC_Manager1|Decoder0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~36_combout\ = (!\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|Decoder0~10_combout\ & \ADC_Manager1|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(2),
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|Decoder0~8_combout\,
	combout => \ADC_Manager1|Decoder0~36_combout\);

-- Location: LCFF_X13_Y1_N27
\ADC_Manager1|c_preamb_func[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[15][0]~regout\);

-- Location: LCFF_X14_Y1_N13
\ADC_Manager1|c_1_func[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][0]~regout\);

-- Location: LCCOMB_X13_Y1_N26
\ADC_Manager1|Selector133~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector133~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[5][0]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[15][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[15][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[15][0]~regout\,
	datad => \ADC_Manager1|c_1_func[5][0]~regout\,
	combout => \ADC_Manager1|Selector133~1_combout\);

-- Location: LCCOMB_X18_Y5_N2
\ADC_Manager1|Selector133~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector133~2_combout\ = (\ADC_Manager1|Selector133~0_combout\) # ((\ADC_Manager1|Selector133~1_combout\) # ((\ADC_Manager1|c_long_func_input[15][0]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector133~0_combout\,
	datab => \ADC_Manager1|Selector133~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[15][0]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector133~2_combout\);

-- Location: LCFF_X18_Y5_N3
\ADC_Manager1|c_long_func_input[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector133~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[15][0]~regout\);

-- Location: LCCOMB_X18_Y5_N8
\corr_long|input_function_reduced~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~72_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[40][0]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[15][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[40][0]~regout\,
	datad => \ADC_Manager1|c_long_func_input[15][0]~regout\,
	combout => \corr_long|input_function_reduced~72_combout\);

-- Location: LCFF_X7_Y5_N7
\ADC_Manager1|c_preamb_func[40][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[40][1]~regout\);

-- Location: LCCOMB_X7_Y5_N6
\ADC_Manager1|Selector332~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector332~0_combout\ = (\ADC_Manager1|c_preamb_func[40][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[40][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector332~0_combout\);

-- Location: LCFF_X17_Y5_N13
\ADC_Manager1|c_long_func_input[40][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector332~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[40][1]~regout\);

-- Location: LCFF_X14_Y1_N11
\ADC_Manager1|c_1_func[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][1]~regout\);

-- Location: LCCOMB_X13_Y1_N12
\ADC_Manager1|Selector132~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector132~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[5][1]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[5][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_1_func[5][1]~regout\,
	datac => \ADC_Manager1|c_0_func[5][1]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector132~0_combout\);

-- Location: LCCOMB_X18_Y5_N4
\ADC_Manager1|Selector132~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector132~2_combout\ = (\ADC_Manager1|Selector132~1_combout\) # ((\ADC_Manager1|Selector132~0_combout\) # ((\ADC_Manager1|c_long_func_input[15][1]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector132~1_combout\,
	datab => \ADC_Manager1|Selector132~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[15][1]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector132~2_combout\);

-- Location: LCFF_X18_Y5_N5
\ADC_Manager1|c_long_func_input[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector132~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[15][1]~regout\);

-- Location: LCCOMB_X17_Y5_N12
\corr_long|input_function_reduced~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~73_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[40][1]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[15][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[40][1]~regout\,
	datad => \ADC_Manager1|c_long_func_input[15][1]~regout\,
	combout => \corr_long|input_function_reduced~73_combout\);

-- Location: LCFF_X10_Y2_N9
\ADC_Manager1|c_preamb_func[40][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[40][2]~regout\);

-- Location: LCCOMB_X10_Y2_N8
\ADC_Manager1|Selector331~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector331~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[40][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[40][2]~regout\,
	combout => \ADC_Manager1|Selector331~0_combout\);

-- Location: LCFF_X18_Y5_N27
\ADC_Manager1|c_long_func_input[40][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector331~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[40][2]~regout\);

-- Location: LCCOMB_X13_Y1_N4
\ADC_Manager1|Selector131~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector131~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[5][2]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[5][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|c_1_func[5][2]~regout\,
	datac => \ADC_Manager1|c_0_func[5][2]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector131~0_combout\);

-- Location: LCCOMB_X18_Y5_N0
\ADC_Manager1|Selector131~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector131~2_combout\ = (\ADC_Manager1|Selector131~1_combout\) # ((\ADC_Manager1|Selector131~0_combout\) # ((\ADC_Manager1|c_long_func_input[15][2]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector131~1_combout\,
	datab => \ADC_Manager1|Selector131~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[15][2]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector131~2_combout\);

-- Location: LCFF_X18_Y5_N1
\ADC_Manager1|c_long_func_input[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector131~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[15][2]~regout\);

-- Location: LCCOMB_X18_Y5_N26
\corr_long|input_function_reduced~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~74_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[40][2]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[15][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[40][2]~regout\,
	datad => \ADC_Manager1|c_long_func_input[15][2]~regout\,
	combout => \corr_long|input_function_reduced~74_combout\);

-- Location: LCFF_X13_Y1_N1
\ADC_Manager1|c_0_func[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][3]~regout\);

-- Location: LCCOMB_X13_Y1_N0
\ADC_Manager1|Selector130~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector130~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[5][3]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[5][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_0_func[5][3]~regout\,
	datad => \ADC_Manager1|c_1_func[5][3]~regout\,
	combout => \ADC_Manager1|Selector130~0_combout\);

-- Location: LCCOMB_X13_Y2_N30
\ADC_Manager1|Selector130~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector130~2_combout\ = (\ADC_Manager1|Selector130~1_combout\) # ((\ADC_Manager1|Selector130~0_combout\) # ((\ADC_Manager1|c_long_func_input[15][3]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector130~1_combout\,
	datab => \ADC_Manager1|Selector130~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[15][3]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector130~2_combout\);

-- Location: LCFF_X17_Y5_N5
\ADC_Manager1|c_long_func_input[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector130~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[15][3]~regout\);

-- Location: LCFF_X7_Y5_N25
\ADC_Manager1|c_preamb_func[40][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[40][3]~regout\);

-- Location: LCCOMB_X7_Y5_N24
\ADC_Manager1|Selector330~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector330~0_combout\ = (\ADC_Manager1|c_preamb_func[40][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[40][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector330~0_combout\);

-- Location: LCFF_X17_Y5_N7
\ADC_Manager1|c_long_func_input[40][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector330~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[40][3]~regout\);

-- Location: LCCOMB_X17_Y5_N6
\corr_long|input_function_reduced~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~75_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[40][3]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[15][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[15][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[40][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~75_combout\);

-- Location: LCFF_X10_Y2_N23
\ADC_Manager1|c_preamb_func[40][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[40][4]~regout\);

-- Location: LCCOMB_X10_Y2_N22
\ADC_Manager1|Selector329~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector329~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[40][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[40][4]~regout\,
	combout => \ADC_Manager1|Selector329~0_combout\);

-- Location: LCFF_X18_Y5_N11
\ADC_Manager1|c_long_func_input[40][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector329~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[40][4]~regout\);

-- Location: LCFF_X13_Y1_N11
\ADC_Manager1|c_preamb_func[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[15][4]~regout\);

-- Location: LCCOMB_X13_Y1_N10
\ADC_Manager1|Selector129~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector129~1_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[5][4]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[15][4]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[15][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[15][4]~regout\,
	datad => \ADC_Manager1|c_1_func[5][4]~regout\,
	combout => \ADC_Manager1|Selector129~1_combout\);

-- Location: LCCOMB_X19_Y5_N6
\ADC_Manager1|Selector129~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector129~2_combout\ = (\ADC_Manager1|Selector129~0_combout\) # ((\ADC_Manager1|Selector129~1_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[15][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector129~0_combout\,
	datab => \ADC_Manager1|Selector129~1_combout\,
	datac => \ADC_Manager1|Selector164~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[15][4]~regout\,
	combout => \ADC_Manager1|Selector129~2_combout\);

-- Location: LCCOMB_X18_Y5_N28
\ADC_Manager1|c_long_func_input[15][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[15][4]~feeder_combout\ = \ADC_Manager1|Selector129~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector129~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[15][4]~feeder_combout\);

-- Location: LCFF_X18_Y5_N29
\ADC_Manager1|c_long_func_input[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[15][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[15][4]~regout\);

-- Location: LCCOMB_X18_Y5_N10
\corr_long|input_function_reduced~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~76_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[40][4]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[15][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[40][4]~regout\,
	datad => \ADC_Manager1|c_long_func_input[15][4]~regout\,
	combout => \corr_long|input_function_reduced~76_combout\);

-- Location: LCFF_X10_Y2_N1
\ADC_Manager1|c_preamb_func[40][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[40][5]~regout\);

-- Location: LCCOMB_X10_Y2_N0
\ADC_Manager1|Selector328~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector328~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[40][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[40][5]~regout\,
	combout => \ADC_Manager1|Selector328~0_combout\);

-- Location: LCFF_X15_Y5_N19
\ADC_Manager1|c_long_func_input[40][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector328~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[40][5]~regout\);

-- Location: LCCOMB_X15_Y5_N18
\corr_long|input_function_reduced~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~77_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[40][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[15][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[15][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[40][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~77_combout\);

-- Location: LCFF_X10_Y2_N11
\ADC_Manager1|c_preamb_func[40][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[40][6]~regout\);

-- Location: LCCOMB_X10_Y2_N10
\ADC_Manager1|Selector327~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector327~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[40][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[40][6]~regout\,
	combout => \ADC_Manager1|Selector327~0_combout\);

-- Location: LCFF_X15_Y5_N21
\ADC_Manager1|c_long_func_input[40][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector327~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[40][6]~regout\);

-- Location: LCCOMB_X15_Y5_N20
\corr_long|input_function_reduced~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~78_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[40][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[15][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[15][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[40][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~78_combout\);

-- Location: LCFF_X7_Y5_N3
\ADC_Manager1|c_preamb_func[40][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[40][7]~regout\);

-- Location: LCCOMB_X7_Y5_N2
\ADC_Manager1|Selector326~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector326~0_combout\ = (\ADC_Manager1|c_preamb_func[40][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[40][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector326~0_combout\);

-- Location: LCFF_X19_Y5_N25
\ADC_Manager1|c_long_func_input[40][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector326~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[40][7]~regout\);

-- Location: LCFF_X13_Y1_N23
\ADC_Manager1|c_preamb_func[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[15][7]~regout\);

-- Location: LCCOMB_X13_Y1_N22
\ADC_Manager1|Selector126~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector126~1_combout\ = (\ADC_Manager1|c_1_func[5][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[15][7]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[5][7]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[15][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[5][7]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[15][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector126~1_combout\);

-- Location: LCFF_X14_Y1_N23
\ADC_Manager1|c_1_func[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][7]~regout\);

-- Location: LCCOMB_X13_Y1_N8
\ADC_Manager1|Selector126~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector126~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[5][7]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[5][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux104~1_combout\,
	datab => \ADC_Manager1|Selector165~0_combout\,
	datac => \ADC_Manager1|c_0_func[5][7]~regout\,
	datad => \ADC_Manager1|c_1_func[5][7]~regout\,
	combout => \ADC_Manager1|Selector126~0_combout\);

-- Location: LCCOMB_X19_Y5_N22
\ADC_Manager1|Selector126~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector126~2_combout\ = (\ADC_Manager1|Selector126~1_combout\) # ((\ADC_Manager1|Selector126~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[15][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~0_combout\,
	datab => \ADC_Manager1|Selector126~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[15][7]~regout\,
	datad => \ADC_Manager1|Selector126~0_combout\,
	combout => \ADC_Manager1|Selector126~2_combout\);

-- Location: LCFF_X19_Y5_N23
\ADC_Manager1|c_long_func_input[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector126~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[15][7]~regout\);

-- Location: LCCOMB_X19_Y5_N24
\corr_long|input_function_reduced~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~79_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[40][7]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[15][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[40][7]~regout\,
	datad => \ADC_Manager1|c_long_func_input[15][7]~regout\,
	combout => \corr_long|input_function_reduced~79_combout\);

-- Location: DSPMULT_X16_Y5_N1
\corr_long|Mult15|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult15|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult15|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult15|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X12_Y5_N26
\corr_long|input_adc_values_reduced~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~80_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(56)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(112)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(112),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(56),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~80_combout\);

-- Location: LCCOMB_X19_Y5_N28
\corr_long|input_adc_values_reduced~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~81_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(57))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(113))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(57),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(113),
	combout => \corr_long|input_adc_values_reduced~81_combout\);

-- Location: LCCOMB_X15_Y5_N26
\corr_long|input_adc_values_reduced~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~82_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(58)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(114)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(114),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(58),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~82_combout\);

-- Location: LCCOMB_X18_Y5_N14
\corr_long|input_adc_values_reduced~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~83_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(59))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(115))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(59),
	datac => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(115),
	combout => \corr_long|input_adc_values_reduced~83_combout\);

-- Location: LCCOMB_X15_Y5_N28
\corr_long|input_adc_values_reduced~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~84_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(60))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(116))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(60),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(116),
	combout => \corr_long|input_adc_values_reduced~84_combout\);

-- Location: LCCOMB_X20_Y5_N8
\corr_long|input_adc_values_reduced~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~85_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(61)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(117)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(117),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(61),
	combout => \corr_long|input_adc_values_reduced~85_combout\);

-- Location: LCCOMB_X19_Y5_N18
\corr_long|input_adc_values_reduced~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~86_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(62))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(118))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(62),
	datac => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(118),
	combout => \corr_long|input_adc_values_reduced~86_combout\);

-- Location: LCCOMB_X20_Y5_N2
\corr_long|input_adc_values_reduced~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~87_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(63))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(119))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(63),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(119),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~87_combout\);

-- Location: LCFF_X12_Y3_N21
\ADC_Manager1|c_0_func[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][0]~regout\);

-- Location: LCCOMB_X12_Y3_N20
\ADC_Manager1|Selector125~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector125~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[4][0]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|c_1_func[4][0]~regout\,
	datac => \ADC_Manager1|c_0_func[4][0]~regout\,
	datad => \ADC_Manager1|Mux104~1_combout\,
	combout => \ADC_Manager1|Selector125~0_combout\);

-- Location: LCCOMB_X5_Y6_N10
\ADC_Manager1|Decoder0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~38_combout\ = (!\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder0~10_combout\ & \ADC_Manager1|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|Decoder0~13_combout\,
	combout => \ADC_Manager1|Decoder0~38_combout\);

-- Location: LCFF_X12_Y3_N3
\ADC_Manager1|c_preamb_func[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][0]~regout\);

-- Location: LCCOMB_X12_Y3_N2
\ADC_Manager1|Selector125~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector125~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[14][0]~regout\) # ((\ADC_Manager1|c_1_func[4][0]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[4][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[4][0]~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector125~1_combout\);

-- Location: LCCOMB_X18_Y3_N12
\ADC_Manager1|Selector125~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector125~2_combout\ = (\ADC_Manager1|Selector125~0_combout\) # ((\ADC_Manager1|Selector125~1_combout\) # ((\ADC_Manager1|c_long_func_input[14][0]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[14][0]~regout\,
	datab => \ADC_Manager1|Selector125~0_combout\,
	datac => \ADC_Manager1|Selector125~1_combout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector125~2_combout\);

-- Location: LCCOMB_X17_Y5_N8
\ADC_Manager1|c_long_func_input[14][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[14][0]~feeder_combout\ = \ADC_Manager1|Selector125~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector125~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[14][0]~feeder_combout\);

-- Location: LCFF_X17_Y5_N9
\ADC_Manager1|c_long_func_input[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[14][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][0]~regout\);

-- Location: LCCOMB_X17_Y5_N4
\corr_long|input_function_reduced~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~80_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[39][0]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[14][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[39][0]~regout\,
	datab => \ADC_Manager1|c_long_func_input[14][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~80_combout\);

-- Location: LCFF_X12_Y3_N25
\ADC_Manager1|c_0_func[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][1]~regout\);

-- Location: LCCOMB_X12_Y3_N24
\ADC_Manager1|Selector124~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector124~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[4][1]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][1]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[4][1]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector124~0_combout\);

-- Location: LCCOMB_X18_Y6_N30
\ADC_Manager1|Selector124~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector124~2_combout\ = (\ADC_Manager1|Selector124~1_combout\) # ((\ADC_Manager1|Selector124~0_combout\) # ((\ADC_Manager1|c_long_func_input[14][1]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~1_combout\,
	datab => \ADC_Manager1|Selector124~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[14][1]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector124~2_combout\);

-- Location: LCFF_X18_Y6_N31
\ADC_Manager1|c_long_func_input[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector124~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][1]~regout\);

-- Location: LCCOMB_X6_Y13_N12
\ADC_Manager1|Decoder0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~37_combout\ = (\ADC_Manager1|Decoder0~34_combout\ & (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|ram_counter\(1) & \ADC_Manager1|Decoder0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~34_combout\,
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|Decoder0~26_combout\,
	combout => \ADC_Manager1|Decoder0~37_combout\);

-- Location: LCFF_X10_Y13_N19
\ADC_Manager1|c_preamb_func[39][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[39][1]~regout\);

-- Location: LCCOMB_X10_Y13_N18
\ADC_Manager1|Selector324~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector324~0_combout\ = (\ADC_Manager1|c_preamb_func[39][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[39][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector324~0_combout\);

-- Location: LCFF_X17_Y6_N15
\ADC_Manager1|c_long_func_input[39][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector324~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[39][1]~regout\);

-- Location: LCCOMB_X17_Y6_N14
\corr_long|input_function_reduced~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~81_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[39][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[14][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[14][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[39][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~81_combout\);

-- Location: LCFF_X12_Y3_N9
\ADC_Manager1|c_0_func[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][2]~regout\);

-- Location: LCFF_X13_Y3_N21
\ADC_Manager1|c_1_func[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][2]~regout\);

-- Location: LCCOMB_X12_Y3_N8
\ADC_Manager1|Selector123~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector123~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_0_func[4][2]~regout\)) # (!\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_1_func[4][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~0_combout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[4][2]~regout\,
	datad => \ADC_Manager1|c_1_func[4][2]~regout\,
	combout => \ADC_Manager1|Selector123~0_combout\);

-- Location: LCCOMB_X18_Y5_N24
\ADC_Manager1|Selector123~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector123~2_combout\ = (\ADC_Manager1|Selector123~1_combout\) # ((\ADC_Manager1|Selector123~0_combout\) # ((\ADC_Manager1|c_long_func_input[14][2]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector123~1_combout\,
	datab => \ADC_Manager1|Selector123~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[14][2]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector123~2_combout\);

-- Location: LCFF_X18_Y5_N25
\ADC_Manager1|c_long_func_input[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector123~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][2]~regout\);

-- Location: LCFF_X10_Y13_N9
\ADC_Manager1|c_preamb_func[39][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[39][2]~regout\);

-- Location: LCCOMB_X10_Y13_N8
\ADC_Manager1|Selector323~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector323~0_combout\ = (\ADC_Manager1|c_preamb_func[39][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[39][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector323~0_combout\);

-- Location: LCFF_X17_Y5_N15
\ADC_Manager1|c_long_func_input[39][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector323~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[39][2]~regout\);

-- Location: LCCOMB_X17_Y5_N14
\corr_long|input_function_reduced~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~82_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[39][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[14][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[14][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[39][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~82_combout\);

-- Location: LCFF_X10_Y13_N11
\ADC_Manager1|c_preamb_func[39][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[39][3]~regout\);

-- Location: LCCOMB_X10_Y13_N10
\ADC_Manager1|Selector322~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector322~0_combout\ = (\ADC_Manager1|c_preamb_func[39][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[39][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector322~0_combout\);

-- Location: LCFF_X18_Y5_N7
\ADC_Manager1|c_long_func_input[39][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector322~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[39][3]~regout\);

-- Location: LCCOMB_X12_Y3_N16
\ADC_Manager1|Selector122~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector122~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[4][3]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][3]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[4][3]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector122~0_combout\);

-- Location: LCCOMB_X18_Y5_N12
\ADC_Manager1|Selector122~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector122~2_combout\ = (\ADC_Manager1|Selector122~1_combout\) # ((\ADC_Manager1|Selector122~0_combout\) # ((\ADC_Manager1|c_long_func_input[14][3]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector122~1_combout\,
	datab => \ADC_Manager1|Selector122~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[14][3]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector122~2_combout\);

-- Location: LCFF_X18_Y5_N13
\ADC_Manager1|c_long_func_input[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector122~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][3]~regout\);

-- Location: LCCOMB_X18_Y5_N6
\corr_long|input_function_reduced~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~83_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[39][3]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[14][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[39][3]~regout\,
	datad => \ADC_Manager1|c_long_func_input[14][3]~regout\,
	combout => \corr_long|input_function_reduced~83_combout\);

-- Location: LCFF_X10_Y13_N13
\ADC_Manager1|c_preamb_func[39][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[39][4]~regout\);

-- Location: LCCOMB_X10_Y13_N12
\ADC_Manager1|Selector321~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector321~0_combout\ = (\ADC_Manager1|c_preamb_func[39][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[39][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector321~0_combout\);

-- Location: LCFF_X17_Y5_N1
\ADC_Manager1|c_long_func_input[39][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector321~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[39][4]~regout\);

-- Location: LCFF_X12_Y3_N1
\ADC_Manager1|c_0_func[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][4]~regout\);

-- Location: LCCOMB_X12_Y3_N0
\ADC_Manager1|Selector121~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector121~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[4][4]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[4][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][4]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[4][4]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector121~0_combout\);

-- Location: LCCOMB_X18_Y5_N22
\ADC_Manager1|Selector121~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector121~2_combout\ = (\ADC_Manager1|Selector121~1_combout\) # ((\ADC_Manager1|Selector121~0_combout\) # ((\ADC_Manager1|c_long_func_input[14][4]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector121~1_combout\,
	datab => \ADC_Manager1|Selector121~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[14][4]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector121~2_combout\);

-- Location: LCFF_X18_Y5_N23
\ADC_Manager1|c_long_func_input[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector121~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][4]~regout\);

-- Location: LCCOMB_X17_Y5_N0
\corr_long|input_function_reduced~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~84_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[39][4]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[14][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[39][4]~regout\,
	datad => \ADC_Manager1|c_long_func_input[14][4]~regout\,
	combout => \corr_long|input_function_reduced~84_combout\);

-- Location: LCFF_X10_Y13_N27
\ADC_Manager1|c_preamb_func[39][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[39][5]~regout\);

-- Location: LCCOMB_X10_Y13_N26
\ADC_Manager1|Selector320~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector320~0_combout\ = (\ADC_Manager1|c_preamb_func[39][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[39][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector320~0_combout\);

-- Location: LCFF_X18_Y5_N21
\ADC_Manager1|c_long_func_input[39][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector320~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[39][5]~regout\);

-- Location: LCFF_X12_Y3_N7
\ADC_Manager1|c_preamb_func[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][5]~regout\);

-- Location: LCCOMB_X12_Y3_N6
\ADC_Manager1|Selector120~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector120~1_combout\ = (\ADC_Manager1|c_1_func[4][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[14][5]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[4][5]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[14][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][5]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector120~1_combout\);

-- Location: LCCOMB_X18_Y5_N18
\ADC_Manager1|Selector120~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector120~2_combout\ = (\ADC_Manager1|Selector120~0_combout\) # ((\ADC_Manager1|Selector120~1_combout\) # ((\ADC_Manager1|c_long_func_input[14][5]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector120~0_combout\,
	datab => \ADC_Manager1|Selector120~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[14][5]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector120~2_combout\);

-- Location: LCFF_X18_Y5_N19
\ADC_Manager1|c_long_func_input[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector120~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][5]~regout\);

-- Location: LCCOMB_X18_Y5_N20
\corr_long|input_function_reduced~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~85_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[39][5]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[14][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[39][5]~regout\,
	datad => \ADC_Manager1|c_long_func_input[14][5]~regout\,
	combout => \corr_long|input_function_reduced~85_combout\);

-- Location: LCCOMB_X12_Y3_N28
\ADC_Manager1|Selector119~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector119~0_combout\ = (\ADC_Manager1|Selector165~0_combout\ & ((\ADC_Manager1|Mux104~1_combout\ & ((\ADC_Manager1|c_0_func[4][6]~regout\))) # (!\ADC_Manager1|Mux104~1_combout\ & (\ADC_Manager1|c_1_func[4][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][6]~regout\,
	datab => \ADC_Manager1|Mux104~1_combout\,
	datac => \ADC_Manager1|c_0_func[4][6]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector119~0_combout\);

-- Location: LCCOMB_X13_Y5_N4
\ADC_Manager1|Selector119~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector119~2_combout\ = (\ADC_Manager1|Selector119~1_combout\) # ((\ADC_Manager1|Selector119~0_combout\) # ((\ADC_Manager1|Selector164~0_combout\ & \ADC_Manager1|c_long_func_input[14][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector119~1_combout\,
	datab => \ADC_Manager1|Selector164~0_combout\,
	datac => \ADC_Manager1|Selector119~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[14][6]~regout\,
	combout => \ADC_Manager1|Selector119~2_combout\);

-- Location: LCFF_X17_Y5_N29
\ADC_Manager1|c_long_func_input[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector119~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][6]~regout\);

-- Location: LCFF_X10_Y13_N25
\ADC_Manager1|c_preamb_func[39][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[39][6]~regout\);

-- Location: LCCOMB_X10_Y13_N24
\ADC_Manager1|Selector319~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector319~0_combout\ = (\ADC_Manager1|c_preamb_func[39][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[39][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector319~0_combout\);

-- Location: LCFF_X17_Y5_N3
\ADC_Manager1|c_long_func_input[39][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector319~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[39][6]~regout\);

-- Location: LCCOMB_X17_Y5_N2
\corr_long|input_function_reduced~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~86_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[39][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[14][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[14][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[39][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~86_combout\);

-- Location: LCFF_X10_Y13_N3
\ADC_Manager1|c_preamb_func[39][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[39][7]~regout\);

-- Location: LCCOMB_X10_Y13_N2
\ADC_Manager1|Selector318~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector318~0_combout\ = (\ADC_Manager1|c_preamb_func[39][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[39][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector318~0_combout\);

-- Location: LCFF_X17_Y2_N7
\ADC_Manager1|c_long_func_input[39][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector318~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[39][7]~regout\);

-- Location: LCFF_X13_Y3_N11
\ADC_Manager1|c_1_func[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][7]~regout\);

-- Location: LCFF_X12_Y3_N19
\ADC_Manager1|c_preamb_func[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][7]~regout\);

-- Location: LCCOMB_X12_Y3_N18
\ADC_Manager1|Selector118~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector118~1_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[14][7]~regout\) # ((\ADC_Manager1|c_1_func[4][7]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[4][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[4][7]~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector118~1_combout\);

-- Location: LCCOMB_X18_Y2_N28
\ADC_Manager1|Selector118~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector118~2_combout\ = (\ADC_Manager1|Selector118~0_combout\) # ((\ADC_Manager1|Selector118~1_combout\) # ((\ADC_Manager1|c_long_func_input[14][7]~regout\ & \ADC_Manager1|Selector164~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector118~0_combout\,
	datab => \ADC_Manager1|Selector118~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[14][7]~regout\,
	datad => \ADC_Manager1|Selector164~0_combout\,
	combout => \ADC_Manager1|Selector118~2_combout\);

-- Location: LCFF_X18_Y2_N29
\ADC_Manager1|c_long_func_input[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector118~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][7]~regout\);

-- Location: LCCOMB_X17_Y2_N6
\corr_long|input_function_reduced~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~87_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[39][7]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[14][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[39][7]~regout\,
	datad => \ADC_Manager1|c_long_func_input[14][7]~regout\,
	combout => \corr_long|input_function_reduced~87_combout\);

-- Location: DSPMULT_X16_Y5_N0
\corr_long|Mult14|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult14|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult14|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult14|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X14_Y5_N18
\corr_long|Add13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add13~2_combout\ = (\corr_long|Mult15|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add13~1\ & VCC)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add13~1\)))) # 
-- (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add13~1\)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add13~1\) # (GND)))))
-- \corr_long|Add13~3\ = CARRY((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add13~1\)) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|Add13~1\) # 
-- (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult15|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add13~1\,
	combout => \corr_long|Add13~2_combout\,
	cout => \corr_long|Add13~3\);

-- Location: LCCOMB_X14_Y5_N20
\corr_long|Add13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add13~4_combout\ = ((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add13~3\)))) # (GND)
-- \corr_long|Add13~5\ = CARRY((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add13~3\))) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add13~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult15|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add13~3\,
	combout => \corr_long|Add13~4_combout\,
	cout => \corr_long|Add13~5\);

-- Location: LCCOMB_X14_Y5_N24
\corr_long|Add13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add13~8_combout\ = ((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add13~7\)))) # (GND)
-- \corr_long|Add13~9\ = CARRY((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add13~7\))) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add13~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult15|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add13~7\,
	combout => \corr_long|Add13~8_combout\,
	cout => \corr_long|Add13~9\);

-- Location: LCCOMB_X14_Y5_N28
\corr_long|Add13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add13~12_combout\ = ((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add13~11\)))) # (GND)
-- \corr_long|Add13~13\ = CARRY((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add13~11\))) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|Mult14|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|Add13~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult15|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add13~11\,
	combout => \corr_long|Add13~12_combout\,
	cout => \corr_long|Add13~13\);

-- Location: LCCOMB_X14_Y4_N8
\corr_long|Add13~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add13~24_combout\ = ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|Mult15|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add13~23\)))) # (GND)
-- \corr_long|Add13~25\ = CARRY((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add13~23\))) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|Mult15|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|Add13~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|Mult15|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add13~23\,
	combout => \corr_long|Add13~24_combout\,
	cout => \corr_long|Add13~25\);

-- Location: LCCOMB_X14_Y4_N10
\corr_long|Add13~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add13~26_combout\ = (\corr_long|Mult15|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add13~25\ & VCC)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\corr_long|Add13~25\)))) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add13~25\)) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add13~25\) # 
-- (GND)))))
-- \corr_long|Add13~27\ = CARRY((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add13~25\)) # (!\corr_long|Mult15|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add13~25\) # 
-- (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult15|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add13~25\,
	combout => \corr_long|Add13~26_combout\,
	cout => \corr_long|Add13~27\);

-- Location: LCCOMB_X14_Y4_N12
\corr_long|Add13~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add13~28_combout\ = ((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|Mult15|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|Add13~27\)))) # (GND)
-- \corr_long|Add13~29\ = CARRY((\corr_long|Mult14|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|Mult15|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|Add13~27\))) # (!\corr_long|Mult14|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|Mult15|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|Add13~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult14|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|Mult15|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|Add13~27\,
	combout => \corr_long|Add13~28_combout\,
	cout => \corr_long|Add13~29\);

-- Location: LCCOMB_X13_Y5_N14
\corr_long|Add14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~0_combout\ = (\corr_long|Add13~0_combout\ & (\corr_long|Add15~0_combout\ $ (VCC))) # (!\corr_long|Add13~0_combout\ & (\corr_long|Add15~0_combout\ & VCC))
-- \corr_long|Add14~1\ = CARRY((\corr_long|Add13~0_combout\ & \corr_long|Add15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add13~0_combout\,
	datab => \corr_long|Add15~0_combout\,
	datad => VCC,
	combout => \corr_long|Add14~0_combout\,
	cout => \corr_long|Add14~1\);

-- Location: LCCOMB_X13_Y5_N18
\corr_long|Add14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~4_combout\ = ((\corr_long|Add15~4_combout\ $ (\corr_long|Add13~4_combout\ $ (!\corr_long|Add14~3\)))) # (GND)
-- \corr_long|Add14~5\ = CARRY((\corr_long|Add15~4_combout\ & ((\corr_long|Add13~4_combout\) # (!\corr_long|Add14~3\))) # (!\corr_long|Add15~4_combout\ & (\corr_long|Add13~4_combout\ & !\corr_long|Add14~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add15~4_combout\,
	datab => \corr_long|Add13~4_combout\,
	datad => VCC,
	cin => \corr_long|Add14~3\,
	combout => \corr_long|Add14~4_combout\,
	cout => \corr_long|Add14~5\);

-- Location: LCCOMB_X13_Y5_N20
\corr_long|Add14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~6_combout\ = (\corr_long|Add13~6_combout\ & ((\corr_long|Add15~6_combout\ & (\corr_long|Add14~5\ & VCC)) # (!\corr_long|Add15~6_combout\ & (!\corr_long|Add14~5\)))) # (!\corr_long|Add13~6_combout\ & ((\corr_long|Add15~6_combout\ & 
-- (!\corr_long|Add14~5\)) # (!\corr_long|Add15~6_combout\ & ((\corr_long|Add14~5\) # (GND)))))
-- \corr_long|Add14~7\ = CARRY((\corr_long|Add13~6_combout\ & (!\corr_long|Add15~6_combout\ & !\corr_long|Add14~5\)) # (!\corr_long|Add13~6_combout\ & ((!\corr_long|Add14~5\) # (!\corr_long|Add15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add13~6_combout\,
	datab => \corr_long|Add15~6_combout\,
	datad => VCC,
	cin => \corr_long|Add14~5\,
	combout => \corr_long|Add14~6_combout\,
	cout => \corr_long|Add14~7\);

-- Location: LCCOMB_X13_Y5_N22
\corr_long|Add14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~8_combout\ = ((\corr_long|Add15~8_combout\ $ (\corr_long|Add13~8_combout\ $ (!\corr_long|Add14~7\)))) # (GND)
-- \corr_long|Add14~9\ = CARRY((\corr_long|Add15~8_combout\ & ((\corr_long|Add13~8_combout\) # (!\corr_long|Add14~7\))) # (!\corr_long|Add15~8_combout\ & (\corr_long|Add13~8_combout\ & !\corr_long|Add14~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add15~8_combout\,
	datab => \corr_long|Add13~8_combout\,
	datad => VCC,
	cin => \corr_long|Add14~7\,
	combout => \corr_long|Add14~8_combout\,
	cout => \corr_long|Add14~9\);

-- Location: LCCOMB_X13_Y5_N24
\corr_long|Add14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~10_combout\ = (\corr_long|Add13~10_combout\ & ((\corr_long|Add15~10_combout\ & (\corr_long|Add14~9\ & VCC)) # (!\corr_long|Add15~10_combout\ & (!\corr_long|Add14~9\)))) # (!\corr_long|Add13~10_combout\ & ((\corr_long|Add15~10_combout\ & 
-- (!\corr_long|Add14~9\)) # (!\corr_long|Add15~10_combout\ & ((\corr_long|Add14~9\) # (GND)))))
-- \corr_long|Add14~11\ = CARRY((\corr_long|Add13~10_combout\ & (!\corr_long|Add15~10_combout\ & !\corr_long|Add14~9\)) # (!\corr_long|Add13~10_combout\ & ((!\corr_long|Add14~9\) # (!\corr_long|Add15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add13~10_combout\,
	datab => \corr_long|Add15~10_combout\,
	datad => VCC,
	cin => \corr_long|Add14~9\,
	combout => \corr_long|Add14~10_combout\,
	cout => \corr_long|Add14~11\);

-- Location: LCCOMB_X13_Y5_N26
\corr_long|Add14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~12_combout\ = ((\corr_long|Add15~12_combout\ $ (\corr_long|Add13~12_combout\ $ (!\corr_long|Add14~11\)))) # (GND)
-- \corr_long|Add14~13\ = CARRY((\corr_long|Add15~12_combout\ & ((\corr_long|Add13~12_combout\) # (!\corr_long|Add14~11\))) # (!\corr_long|Add15~12_combout\ & (\corr_long|Add13~12_combout\ & !\corr_long|Add14~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add15~12_combout\,
	datab => \corr_long|Add13~12_combout\,
	datad => VCC,
	cin => \corr_long|Add14~11\,
	combout => \corr_long|Add14~12_combout\,
	cout => \corr_long|Add14~13\);

-- Location: LCCOMB_X13_Y4_N0
\corr_long|Add14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~18_combout\ = (\corr_long|Add13~18_combout\ & ((\corr_long|Add15~18_combout\ & (\corr_long|Add14~17\ & VCC)) # (!\corr_long|Add15~18_combout\ & (!\corr_long|Add14~17\)))) # (!\corr_long|Add13~18_combout\ & ((\corr_long|Add15~18_combout\ & 
-- (!\corr_long|Add14~17\)) # (!\corr_long|Add15~18_combout\ & ((\corr_long|Add14~17\) # (GND)))))
-- \corr_long|Add14~19\ = CARRY((\corr_long|Add13~18_combout\ & (!\corr_long|Add15~18_combout\ & !\corr_long|Add14~17\)) # (!\corr_long|Add13~18_combout\ & ((!\corr_long|Add14~17\) # (!\corr_long|Add15~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add13~18_combout\,
	datab => \corr_long|Add15~18_combout\,
	datad => VCC,
	cin => \corr_long|Add14~17\,
	combout => \corr_long|Add14~18_combout\,
	cout => \corr_long|Add14~19\);

-- Location: LCCOMB_X13_Y4_N8
\corr_long|Add14~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~26_combout\ = (\corr_long|Add15~26_combout\ & ((\corr_long|Add13~26_combout\ & (\corr_long|Add14~25\ & VCC)) # (!\corr_long|Add13~26_combout\ & (!\corr_long|Add14~25\)))) # (!\corr_long|Add15~26_combout\ & ((\corr_long|Add13~26_combout\ & 
-- (!\corr_long|Add14~25\)) # (!\corr_long|Add13~26_combout\ & ((\corr_long|Add14~25\) # (GND)))))
-- \corr_long|Add14~27\ = CARRY((\corr_long|Add15~26_combout\ & (!\corr_long|Add13~26_combout\ & !\corr_long|Add14~25\)) # (!\corr_long|Add15~26_combout\ & ((!\corr_long|Add14~25\) # (!\corr_long|Add13~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add15~26_combout\,
	datab => \corr_long|Add13~26_combout\,
	datad => VCC,
	cin => \corr_long|Add14~25\,
	combout => \corr_long|Add14~26_combout\,
	cout => \corr_long|Add14~27\);

-- Location: LCCOMB_X13_Y4_N10
\corr_long|Add14~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~28_combout\ = ((\corr_long|Add15~28_combout\ $ (\corr_long|Add13~28_combout\ $ (!\corr_long|Add14~27\)))) # (GND)
-- \corr_long|Add14~29\ = CARRY((\corr_long|Add15~28_combout\ & ((\corr_long|Add13~28_combout\) # (!\corr_long|Add14~27\))) # (!\corr_long|Add15~28_combout\ & (\corr_long|Add13~28_combout\ & !\corr_long|Add14~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add15~28_combout\,
	datab => \corr_long|Add13~28_combout\,
	datad => VCC,
	cin => \corr_long|Add14~27\,
	combout => \corr_long|Add14~28_combout\,
	cout => \corr_long|Add14~29\);

-- Location: LCCOMB_X13_Y4_N12
\corr_long|Add14~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add14~30_combout\ = (\corr_long|Add15~30_combout\ & ((\corr_long|Add13~30_combout\ & (\corr_long|Add14~29\ & VCC)) # (!\corr_long|Add13~30_combout\ & (!\corr_long|Add14~29\)))) # (!\corr_long|Add15~30_combout\ & ((\corr_long|Add13~30_combout\ & 
-- (!\corr_long|Add14~29\)) # (!\corr_long|Add13~30_combout\ & ((\corr_long|Add14~29\) # (GND)))))
-- \corr_long|Add14~31\ = CARRY((\corr_long|Add15~30_combout\ & (!\corr_long|Add13~30_combout\ & !\corr_long|Add14~29\)) # (!\corr_long|Add15~30_combout\ & ((!\corr_long|Add14~29\) # (!\corr_long|Add13~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add15~30_combout\,
	datab => \corr_long|Add13~30_combout\,
	datad => VCC,
	cin => \corr_long|Add14~29\,
	combout => \corr_long|Add14~30_combout\,
	cout => \corr_long|Add14~31\);

-- Location: LCCOMB_X12_Y9_N16
\corr_long|Add16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~2_combout\ = (\corr_long|Add14~2_combout\ & ((\corr_long|Add18~2_combout\ & (\corr_long|Add16~1\ & VCC)) # (!\corr_long|Add18~2_combout\ & (!\corr_long|Add16~1\)))) # (!\corr_long|Add14~2_combout\ & ((\corr_long|Add18~2_combout\ & 
-- (!\corr_long|Add16~1\)) # (!\corr_long|Add18~2_combout\ & ((\corr_long|Add16~1\) # (GND)))))
-- \corr_long|Add16~3\ = CARRY((\corr_long|Add14~2_combout\ & (!\corr_long|Add18~2_combout\ & !\corr_long|Add16~1\)) # (!\corr_long|Add14~2_combout\ & ((!\corr_long|Add16~1\) # (!\corr_long|Add18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add14~2_combout\,
	datab => \corr_long|Add18~2_combout\,
	datad => VCC,
	cin => \corr_long|Add16~1\,
	combout => \corr_long|Add16~2_combout\,
	cout => \corr_long|Add16~3\);

-- Location: LCCOMB_X12_Y9_N20
\corr_long|Add16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~6_combout\ = (\corr_long|Add18~6_combout\ & ((\corr_long|Add14~6_combout\ & (\corr_long|Add16~5\ & VCC)) # (!\corr_long|Add14~6_combout\ & (!\corr_long|Add16~5\)))) # (!\corr_long|Add18~6_combout\ & ((\corr_long|Add14~6_combout\ & 
-- (!\corr_long|Add16~5\)) # (!\corr_long|Add14~6_combout\ & ((\corr_long|Add16~5\) # (GND)))))
-- \corr_long|Add16~7\ = CARRY((\corr_long|Add18~6_combout\ & (!\corr_long|Add14~6_combout\ & !\corr_long|Add16~5\)) # (!\corr_long|Add18~6_combout\ & ((!\corr_long|Add16~5\) # (!\corr_long|Add14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add18~6_combout\,
	datab => \corr_long|Add14~6_combout\,
	datad => VCC,
	cin => \corr_long|Add16~5\,
	combout => \corr_long|Add16~6_combout\,
	cout => \corr_long|Add16~7\);

-- Location: LCCOMB_X12_Y9_N26
\corr_long|Add16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~12_combout\ = ((\corr_long|Add18~12_combout\ $ (\corr_long|Add14~12_combout\ $ (!\corr_long|Add16~11\)))) # (GND)
-- \corr_long|Add16~13\ = CARRY((\corr_long|Add18~12_combout\ & ((\corr_long|Add14~12_combout\) # (!\corr_long|Add16~11\))) # (!\corr_long|Add18~12_combout\ & (\corr_long|Add14~12_combout\ & !\corr_long|Add16~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add18~12_combout\,
	datab => \corr_long|Add14~12_combout\,
	datad => VCC,
	cin => \corr_long|Add16~11\,
	combout => \corr_long|Add16~12_combout\,
	cout => \corr_long|Add16~13\);

-- Location: LCCOMB_X12_Y8_N2
\corr_long|Add16~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~20_combout\ = ((\corr_long|Add14~20_combout\ $ (\corr_long|Add18~20_combout\ $ (!\corr_long|Add16~19\)))) # (GND)
-- \corr_long|Add16~21\ = CARRY((\corr_long|Add14~20_combout\ & ((\corr_long|Add18~20_combout\) # (!\corr_long|Add16~19\))) # (!\corr_long|Add14~20_combout\ & (\corr_long|Add18~20_combout\ & !\corr_long|Add16~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add14~20_combout\,
	datab => \corr_long|Add18~20_combout\,
	datad => VCC,
	cin => \corr_long|Add16~19\,
	combout => \corr_long|Add16~20_combout\,
	cout => \corr_long|Add16~21\);

-- Location: LCCOMB_X12_Y8_N4
\corr_long|Add16~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~22_combout\ = (\corr_long|Add14~22_combout\ & ((\corr_long|Add18~22_combout\ & (\corr_long|Add16~21\ & VCC)) # (!\corr_long|Add18~22_combout\ & (!\corr_long|Add16~21\)))) # (!\corr_long|Add14~22_combout\ & ((\corr_long|Add18~22_combout\ & 
-- (!\corr_long|Add16~21\)) # (!\corr_long|Add18~22_combout\ & ((\corr_long|Add16~21\) # (GND)))))
-- \corr_long|Add16~23\ = CARRY((\corr_long|Add14~22_combout\ & (!\corr_long|Add18~22_combout\ & !\corr_long|Add16~21\)) # (!\corr_long|Add14~22_combout\ & ((!\corr_long|Add16~21\) # (!\corr_long|Add18~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add14~22_combout\,
	datab => \corr_long|Add18~22_combout\,
	datad => VCC,
	cin => \corr_long|Add16~21\,
	combout => \corr_long|Add16~22_combout\,
	cout => \corr_long|Add16~23\);

-- Location: LCCOMB_X12_Y8_N6
\corr_long|Add16~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add16~24_combout\ = ((\corr_long|Add14~24_combout\ $ (\corr_long|Add18~24_combout\ $ (!\corr_long|Add16~23\)))) # (GND)
-- \corr_long|Add16~25\ = CARRY((\corr_long|Add14~24_combout\ & ((\corr_long|Add18~24_combout\) # (!\corr_long|Add16~23\))) # (!\corr_long|Add14~24_combout\ & (\corr_long|Add18~24_combout\ & !\corr_long|Add16~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add14~24_combout\,
	datab => \corr_long|Add18~24_combout\,
	datad => VCC,
	cin => \corr_long|Add16~23\,
	combout => \corr_long|Add16~24_combout\,
	cout => \corr_long|Add16~25\);

-- Location: LCCOMB_X13_Y11_N14
\corr_long|Add20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~0_combout\ = (\corr_long|Add16~0_combout\ & (\corr_long|Add12~0_combout\ $ (VCC))) # (!\corr_long|Add16~0_combout\ & (\corr_long|Add12~0_combout\ & VCC))
-- \corr_long|Add20~1\ = CARRY((\corr_long|Add16~0_combout\ & \corr_long|Add12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add16~0_combout\,
	datab => \corr_long|Add12~0_combout\,
	datad => VCC,
	combout => \corr_long|Add20~0_combout\,
	cout => \corr_long|Add20~1\);

-- Location: LCCOMB_X13_Y11_N18
\corr_long|Add20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~4_combout\ = ((\corr_long|Add16~4_combout\ $ (\corr_long|Add12~4_combout\ $ (!\corr_long|Add20~3\)))) # (GND)
-- \corr_long|Add20~5\ = CARRY((\corr_long|Add16~4_combout\ & ((\corr_long|Add12~4_combout\) # (!\corr_long|Add20~3\))) # (!\corr_long|Add16~4_combout\ & (\corr_long|Add12~4_combout\ & !\corr_long|Add20~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add16~4_combout\,
	datab => \corr_long|Add12~4_combout\,
	datad => VCC,
	cin => \corr_long|Add20~3\,
	combout => \corr_long|Add20~4_combout\,
	cout => \corr_long|Add20~5\);

-- Location: LCCOMB_X13_Y11_N22
\corr_long|Add20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~8_combout\ = ((\corr_long|Add16~8_combout\ $ (\corr_long|Add12~8_combout\ $ (!\corr_long|Add20~7\)))) # (GND)
-- \corr_long|Add20~9\ = CARRY((\corr_long|Add16~8_combout\ & ((\corr_long|Add12~8_combout\) # (!\corr_long|Add20~7\))) # (!\corr_long|Add16~8_combout\ & (\corr_long|Add12~8_combout\ & !\corr_long|Add20~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add16~8_combout\,
	datab => \corr_long|Add12~8_combout\,
	datad => VCC,
	cin => \corr_long|Add20~7\,
	combout => \corr_long|Add20~8_combout\,
	cout => \corr_long|Add20~9\);

-- Location: LCCOMB_X13_Y11_N24
\corr_long|Add20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~10_combout\ = (\corr_long|Add16~10_combout\ & ((\corr_long|Add12~10_combout\ & (\corr_long|Add20~9\ & VCC)) # (!\corr_long|Add12~10_combout\ & (!\corr_long|Add20~9\)))) # (!\corr_long|Add16~10_combout\ & ((\corr_long|Add12~10_combout\ & 
-- (!\corr_long|Add20~9\)) # (!\corr_long|Add12~10_combout\ & ((\corr_long|Add20~9\) # (GND)))))
-- \corr_long|Add20~11\ = CARRY((\corr_long|Add16~10_combout\ & (!\corr_long|Add12~10_combout\ & !\corr_long|Add20~9\)) # (!\corr_long|Add16~10_combout\ & ((!\corr_long|Add20~9\) # (!\corr_long|Add12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add16~10_combout\,
	datab => \corr_long|Add12~10_combout\,
	datad => VCC,
	cin => \corr_long|Add20~9\,
	combout => \corr_long|Add20~10_combout\,
	cout => \corr_long|Add20~11\);

-- Location: LCCOMB_X13_Y11_N28
\corr_long|Add20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~14_combout\ = (\corr_long|Add16~14_combout\ & ((\corr_long|Add12~14_combout\ & (\corr_long|Add20~13\ & VCC)) # (!\corr_long|Add12~14_combout\ & (!\corr_long|Add20~13\)))) # (!\corr_long|Add16~14_combout\ & ((\corr_long|Add12~14_combout\ & 
-- (!\corr_long|Add20~13\)) # (!\corr_long|Add12~14_combout\ & ((\corr_long|Add20~13\) # (GND)))))
-- \corr_long|Add20~15\ = CARRY((\corr_long|Add16~14_combout\ & (!\corr_long|Add12~14_combout\ & !\corr_long|Add20~13\)) # (!\corr_long|Add16~14_combout\ & ((!\corr_long|Add20~13\) # (!\corr_long|Add12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add16~14_combout\,
	datab => \corr_long|Add12~14_combout\,
	datad => VCC,
	cin => \corr_long|Add20~13\,
	combout => \corr_long|Add20~14_combout\,
	cout => \corr_long|Add20~15\);

-- Location: LCCOMB_X13_Y11_N30
\corr_long|Add20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~16_combout\ = ((\corr_long|Add16~16_combout\ $ (\corr_long|Add12~16_combout\ $ (!\corr_long|Add20~15\)))) # (GND)
-- \corr_long|Add20~17\ = CARRY((\corr_long|Add16~16_combout\ & ((\corr_long|Add12~16_combout\) # (!\corr_long|Add20~15\))) # (!\corr_long|Add16~16_combout\ & (\corr_long|Add12~16_combout\ & !\corr_long|Add20~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add16~16_combout\,
	datab => \corr_long|Add12~16_combout\,
	datad => VCC,
	cin => \corr_long|Add20~15\,
	combout => \corr_long|Add20~16_combout\,
	cout => \corr_long|Add20~17\);

-- Location: LCCOMB_X13_Y10_N0
\corr_long|Add20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~18_combout\ = (\corr_long|Add16~18_combout\ & ((\corr_long|Add12~18_combout\ & (\corr_long|Add20~17\ & VCC)) # (!\corr_long|Add12~18_combout\ & (!\corr_long|Add20~17\)))) # (!\corr_long|Add16~18_combout\ & ((\corr_long|Add12~18_combout\ & 
-- (!\corr_long|Add20~17\)) # (!\corr_long|Add12~18_combout\ & ((\corr_long|Add20~17\) # (GND)))))
-- \corr_long|Add20~19\ = CARRY((\corr_long|Add16~18_combout\ & (!\corr_long|Add12~18_combout\ & !\corr_long|Add20~17\)) # (!\corr_long|Add16~18_combout\ & ((!\corr_long|Add20~17\) # (!\corr_long|Add12~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add16~18_combout\,
	datab => \corr_long|Add12~18_combout\,
	datad => VCC,
	cin => \corr_long|Add20~17\,
	combout => \corr_long|Add20~18_combout\,
	cout => \corr_long|Add20~19\);

-- Location: LCCOMB_X13_Y10_N8
\corr_long|Add20~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~26_combout\ = (\corr_long|Add16~26_combout\ & ((\corr_long|Add12~26_combout\ & (\corr_long|Add20~25\ & VCC)) # (!\corr_long|Add12~26_combout\ & (!\corr_long|Add20~25\)))) # (!\corr_long|Add16~26_combout\ & ((\corr_long|Add12~26_combout\ & 
-- (!\corr_long|Add20~25\)) # (!\corr_long|Add12~26_combout\ & ((\corr_long|Add20~25\) # (GND)))))
-- \corr_long|Add20~27\ = CARRY((\corr_long|Add16~26_combout\ & (!\corr_long|Add12~26_combout\ & !\corr_long|Add20~25\)) # (!\corr_long|Add16~26_combout\ & ((!\corr_long|Add20~25\) # (!\corr_long|Add12~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add16~26_combout\,
	datab => \corr_long|Add12~26_combout\,
	datad => VCC,
	cin => \corr_long|Add20~25\,
	combout => \corr_long|Add20~26_combout\,
	cout => \corr_long|Add20~27\);

-- Location: LCCOMB_X13_Y10_N10
\corr_long|Add20~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~28_combout\ = ((\corr_long|Add16~28_combout\ $ (\corr_long|Add12~28_combout\ $ (!\corr_long|Add20~27\)))) # (GND)
-- \corr_long|Add20~29\ = CARRY((\corr_long|Add16~28_combout\ & ((\corr_long|Add12~28_combout\) # (!\corr_long|Add20~27\))) # (!\corr_long|Add16~28_combout\ & (\corr_long|Add12~28_combout\ & !\corr_long|Add20~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add16~28_combout\,
	datab => \corr_long|Add12~28_combout\,
	datad => VCC,
	cin => \corr_long|Add20~27\,
	combout => \corr_long|Add20~28_combout\,
	cout => \corr_long|Add20~29\);

-- Location: LCCOMB_X13_Y10_N12
\corr_long|Add20~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~30_combout\ = (\corr_long|Add16~30_combout\ & ((\corr_long|Add12~30_combout\ & (\corr_long|Add20~29\ & VCC)) # (!\corr_long|Add12~30_combout\ & (!\corr_long|Add20~29\)))) # (!\corr_long|Add16~30_combout\ & ((\corr_long|Add12~30_combout\ & 
-- (!\corr_long|Add20~29\)) # (!\corr_long|Add12~30_combout\ & ((\corr_long|Add20~29\) # (GND)))))
-- \corr_long|Add20~31\ = CARRY((\corr_long|Add16~30_combout\ & (!\corr_long|Add12~30_combout\ & !\corr_long|Add20~29\)) # (!\corr_long|Add16~30_combout\ & ((!\corr_long|Add20~29\) # (!\corr_long|Add12~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add16~30_combout\,
	datab => \corr_long|Add12~30_combout\,
	datad => VCC,
	cin => \corr_long|Add20~29\,
	combout => \corr_long|Add20~30_combout\,
	cout => \corr_long|Add20~31\);

-- Location: LCCOMB_X13_Y10_N14
\corr_long|Add20~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~32_combout\ = ((\corr_long|Add16~32_combout\ $ (\corr_long|Add12~32_combout\ $ (!\corr_long|Add20~31\)))) # (GND)
-- \corr_long|Add20~33\ = CARRY((\corr_long|Add16~32_combout\ & ((\corr_long|Add12~32_combout\) # (!\corr_long|Add20~31\))) # (!\corr_long|Add16~32_combout\ & (\corr_long|Add12~32_combout\ & !\corr_long|Add20~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add16~32_combout\,
	datab => \corr_long|Add12~32_combout\,
	datad => VCC,
	cin => \corr_long|Add20~31\,
	combout => \corr_long|Add20~32_combout\,
	cout => \corr_long|Add20~33\);

-- Location: LCCOMB_X13_Y10_N18
\corr_long|Add20~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add20~36_combout\ = \corr_long|Add16~36_combout\ $ (\corr_long|Add20~35\ $ (!\corr_long|Add12~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add16~36_combout\,
	datad => \corr_long|Add12~36_combout\,
	cin => \corr_long|Add20~35\,
	combout => \corr_long|Add20~36_combout\);

-- Location: LCCOMB_X12_Y7_N8
\corr_long|input_adc_values_reduced~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~16_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(8))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(64))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(8),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(64),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~16_combout\);

-- Location: LCCOMB_X12_Y7_N2
\corr_long|input_adc_values_reduced~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~17_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(9)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(65)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(65),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(9),
	combout => \corr_long|input_adc_values_reduced~17_combout\);

-- Location: LCCOMB_X19_Y1_N26
\corr_long|input_adc_values_reduced~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~18_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(10))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(10),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(66),
	combout => \corr_long|input_adc_values_reduced~18_combout\);

-- Location: LCCOMB_X19_Y5_N0
\corr_long|input_adc_values_reduced~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~19_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(11))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(11),
	datac => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(67),
	combout => \corr_long|input_adc_values_reduced~19_combout\);

-- Location: LCCOMB_X20_Y8_N16
\corr_long|input_adc_values_reduced~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~20_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(12))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(12),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(68),
	combout => \corr_long|input_adc_values_reduced~20_combout\);

-- Location: LCCOMB_X17_Y1_N12
\corr_long|input_adc_values_reduced~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~21_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(13))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(69))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(13),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(69),
	combout => \corr_long|input_adc_values_reduced~21_combout\);

-- Location: LCCOMB_X19_Y5_N10
\corr_long|input_adc_values_reduced~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~22_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(14))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(14),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(70),
	combout => \corr_long|input_adc_values_reduced~22_combout\);

-- Location: LCCOMB_X20_Y8_N14
\corr_long|input_adc_values_reduced~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~23_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(15)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(71)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(71),
	datab => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(15),
	combout => \corr_long|input_adc_values_reduced~23_combout\);

-- Location: LCCOMB_X19_Y1_N24
\ADC_Manager1|Selector205~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector205~0_combout\ = (\ADC_Manager1|c_preamb_func[24][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_preamb_func[24][0]~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector205~0_combout\);

-- Location: LCFF_X19_Y1_N25
\ADC_Manager1|c_long_func_input[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector205~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[24][0]~regout\);

-- Location: LCCOMB_X4_Y11_N26
\ADC_Manager1|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~2_combout\ = (\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|ram_counter\(4) & (\ADC_Manager1|Decoder0~1_combout\ & \ADC_Manager1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datab => \ADC_Manager1|ram_counter\(4),
	datac => \ADC_Manager1|Decoder0~1_combout\,
	datad => \ADC_Manager1|Equal0~0_combout\,
	combout => \ADC_Manager1|Decoder0~2_combout\);

-- Location: LCCOMB_X4_Y11_N28
\ADC_Manager1|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~3_combout\ = (\ADC_Manager1|LessThan2~9_combout\ & (\ADC_Manager1|Decoder0~2_combout\ & (!\ADC_Manager1|ram_counter\(31) & \ADC_Manager1|Decoder2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~9_combout\,
	datab => \ADC_Manager1|Decoder0~2_combout\,
	datac => \ADC_Manager1|ram_counter\(31),
	datad => \ADC_Manager1|Decoder2~0_combout\,
	combout => \ADC_Manager1|Decoder0~3_combout\);

-- Location: LCFF_X15_Y1_N21
\ADC_Manager1|c_preamb_func[49][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][0]~regout\);

-- Location: LCCOMB_X19_Y1_N12
\ADC_Manager1|Selector405~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector405~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[49][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[49][0]~regout\,
	combout => \ADC_Manager1|Selector405~0_combout\);

-- Location: LCFF_X19_Y1_N13
\ADC_Manager1|c_long_func_input[49][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector405~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][0]~regout\);

-- Location: LCCOMB_X19_Y1_N10
\corr_long|input_function_reduced~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~16_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[49][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[24][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[24][0]~regout\,
	datad => \ADC_Manager1|c_long_func_input[49][0]~regout\,
	combout => \corr_long|input_function_reduced~16_combout\);

-- Location: LCCOMB_X5_Y12_N18
\ADC_Manager1|Decoder0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~15_combout\ = (\ADC_Manager1|LessThan1~0_combout\ & (\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan1~0_combout\,
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|Decoder0~10_combout\,
	combout => \ADC_Manager1|Decoder0~15_combout\);

-- Location: LCFF_X7_Y9_N17
\ADC_Manager1|c_preamb_func[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[24][1]~regout\);

-- Location: LCCOMB_X19_Y9_N14
\ADC_Manager1|Selector204~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector204~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[24][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[24][1]~regout\,
	combout => \ADC_Manager1|Selector204~0_combout\);

-- Location: LCFF_X19_Y9_N15
\ADC_Manager1|c_long_func_input[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector204~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[24][1]~regout\);

-- Location: LCFF_X13_Y9_N13
\ADC_Manager1|c_preamb_func[49][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][1]~regout\);

-- Location: LCCOMB_X19_Y9_N12
\ADC_Manager1|Selector404~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector404~0_combout\ = (\ADC_Manager1|c_preamb_func[49][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[49][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector404~0_combout\);

-- Location: LCFF_X19_Y9_N13
\ADC_Manager1|c_long_func_input[49][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector404~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][1]~regout\);

-- Location: LCCOMB_X19_Y9_N28
\corr_long|input_function_reduced~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~17_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[49][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[24][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[24][1]~regout\,
	datad => \ADC_Manager1|c_long_func_input[49][1]~regout\,
	combout => \corr_long|input_function_reduced~17_combout\);

-- Location: LCFF_X15_Y1_N19
\ADC_Manager1|c_preamb_func[49][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][2]~regout\);

-- Location: LCCOMB_X15_Y1_N28
\ADC_Manager1|Selector403~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector403~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[49][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[49][2]~regout\,
	combout => \ADC_Manager1|Selector403~0_combout\);

-- Location: LCFF_X15_Y1_N29
\ADC_Manager1|c_long_func_input[49][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector403~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][2]~regout\);

-- Location: LCCOMB_X15_Y1_N18
\corr_long|input_function_reduced~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~18_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[49][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[24][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[24][2]~regout\,
	datab => \ADC_Manager1|c_long_func_input[49][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~18_combout\);

-- Location: LCFF_X7_Y9_N11
\ADC_Manager1|c_preamb_func[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[24][3]~regout\);

-- Location: LCCOMB_X15_Y1_N2
\ADC_Manager1|Selector202~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector202~0_combout\ = (\ADC_Manager1|c_preamb_func[24][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[24][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector202~0_combout\);

-- Location: LCFF_X15_Y1_N3
\ADC_Manager1|c_long_func_input[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector202~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[24][3]~regout\);

-- Location: LCCOMB_X15_Y1_N8
\corr_long|input_function_reduced~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~19_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[49][3]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[24][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[49][3]~regout\,
	datab => \ADC_Manager1|c_long_func_input[24][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~19_combout\);

-- Location: LCCOMB_X13_Y9_N10
\ADC_Manager1|c_preamb_func[49][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[49][4]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	combout => \ADC_Manager1|c_preamb_func[49][4]~feeder_combout\);

-- Location: LCFF_X13_Y9_N11
\ADC_Manager1|c_preamb_func[49][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[49][4]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][4]~regout\);

-- Location: LCCOMB_X20_Y9_N4
\ADC_Manager1|Selector401~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector401~0_combout\ = (\ADC_Manager1|c_preamb_func[49][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[49][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector401~0_combout\);

-- Location: LCFF_X20_Y9_N5
\ADC_Manager1|c_long_func_input[49][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector401~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][4]~regout\);

-- Location: LCCOMB_X7_Y9_N24
\ADC_Manager1|c_preamb_func[24][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[24][4]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	combout => \ADC_Manager1|c_preamb_func[24][4]~feeder_combout\);

-- Location: LCFF_X7_Y9_N25
\ADC_Manager1|c_preamb_func[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[24][4]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[24][4]~regout\);

-- Location: LCCOMB_X19_Y9_N30
\ADC_Manager1|Selector201~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector201~0_combout\ = (\ADC_Manager1|c_preamb_func[24][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[24][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector201~0_combout\);

-- Location: LCFF_X19_Y9_N31
\ADC_Manager1|c_long_func_input[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector201~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[24][4]~regout\);

-- Location: LCCOMB_X20_Y9_N2
\corr_long|input_function_reduced~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~20_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[49][4]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[24][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[49][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[24][4]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~20_combout\);

-- Location: LCCOMB_X7_Y9_N26
\ADC_Manager1|c_preamb_func[24][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[24][5]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	combout => \ADC_Manager1|c_preamb_func[24][5]~feeder_combout\);

-- Location: LCFF_X7_Y9_N27
\ADC_Manager1|c_preamb_func[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[24][5]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[24][5]~regout\);

-- Location: LCCOMB_X15_Y1_N22
\ADC_Manager1|Selector200~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector200~0_combout\ = (\ADC_Manager1|c_preamb_func[24][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[24][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector200~0_combout\);

-- Location: LCFF_X15_Y1_N23
\ADC_Manager1|c_long_func_input[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector200~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[24][5]~regout\);

-- Location: LCCOMB_X15_Y1_N4
\ADC_Manager1|c_preamb_func[49][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[49][5]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	combout => \ADC_Manager1|c_preamb_func[49][5]~feeder_combout\);

-- Location: LCFF_X15_Y1_N5
\ADC_Manager1|c_preamb_func[49][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[49][5]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][5]~regout\);

-- Location: LCCOMB_X15_Y1_N0
\ADC_Manager1|Selector400~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector400~0_combout\ = (\ADC_Manager1|c_preamb_func[49][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[49][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector400~0_combout\);

-- Location: LCFF_X15_Y1_N1
\ADC_Manager1|c_long_func_input[49][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector400~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][5]~regout\);

-- Location: LCCOMB_X15_Y1_N24
\corr_long|input_function_reduced~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~21_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[49][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[24][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[24][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[49][5]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~21_combout\);

-- Location: LCCOMB_X15_Y1_N10
\ADC_Manager1|c_preamb_func[49][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[49][6]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	combout => \ADC_Manager1|c_preamb_func[49][6]~feeder_combout\);

-- Location: LCFF_X15_Y1_N11
\ADC_Manager1|c_preamb_func[49][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[49][6]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][6]~regout\);

-- Location: LCCOMB_X15_Y1_N30
\ADC_Manager1|Selector399~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector399~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[49][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[49][6]~regout\,
	combout => \ADC_Manager1|Selector399~0_combout\);

-- Location: LCFF_X15_Y1_N31
\ADC_Manager1|c_long_func_input[49][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector399~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][6]~regout\);

-- Location: LCCOMB_X7_Y9_N20
\ADC_Manager1|c_preamb_func[24][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[24][6]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	combout => \ADC_Manager1|c_preamb_func[24][6]~feeder_combout\);

-- Location: LCFF_X7_Y9_N21
\ADC_Manager1|c_preamb_func[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[24][6]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[24][6]~regout\);

-- Location: LCCOMB_X15_Y1_N14
\ADC_Manager1|Selector199~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector199~0_combout\ = (\ADC_Manager1|c_preamb_func[24][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[24][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector199~0_combout\);

-- Location: LCFF_X15_Y1_N15
\ADC_Manager1|c_long_func_input[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector199~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[24][6]~regout\);

-- Location: LCCOMB_X15_Y1_N12
\corr_long|input_function_reduced~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~22_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[49][6]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[24][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[49][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[24][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~22_combout\);

-- Location: LCCOMB_X8_Y3_N20
\ADC_Manager1|Selector198~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector198~0_combout\ = (\ADC_Manager1|c_preamb_func[24][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_preamb_func[24][7]~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector198~0_combout\);

-- Location: LCFF_X8_Y3_N21
\ADC_Manager1|c_long_func_input[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector198~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[24][7]~regout\);

-- Location: LCCOMB_X8_Y3_N18
\corr_long|input_function_reduced~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~23_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[49][7]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[24][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[49][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[24][7]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~23_combout\);

-- Location: DSPMULT_X16_Y1_N0
\corr_long|Mult24|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult24|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult24|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult24|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X12_Y6_N2
\corr_long|input_adc_values_reduced~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~0_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(0))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(0),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(56),
	combout => \corr_long|input_adc_values_reduced~0_combout\);

-- Location: LCCOMB_X12_Y6_N12
\corr_long|input_adc_values_reduced~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~1_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(1)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(57),
	datab => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(1),
	combout => \corr_long|input_adc_values_reduced~1_combout\);

-- Location: LCCOMB_X17_Y6_N28
\corr_long|input_adc_values_reduced~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~2_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(2)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(58),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(2),
	combout => \corr_long|input_adc_values_reduced~2_combout\);

-- Location: LCCOMB_X12_Y6_N30
\corr_long|input_adc_values_reduced~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~3_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(3)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(59),
	datab => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(3),
	combout => \corr_long|input_adc_values_reduced~3_combout\);

-- Location: LCCOMB_X14_Y6_N28
\corr_long|input_adc_values_reduced~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~4_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(4))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(4),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(60),
	combout => \corr_long|input_adc_values_reduced~4_combout\);

-- Location: LCCOMB_X15_Y6_N28
\corr_long|input_adc_values_reduced~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~5_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(5))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(5),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(61),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~5_combout\);

-- Location: LCCOMB_X13_Y6_N22
\corr_long|input_adc_values_reduced~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~6_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(6))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(6),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(62),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~6_combout\);

-- Location: LCCOMB_X10_Y6_N6
\corr_long|input_adc_values_reduced~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~7_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(7))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(7),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(63),
	combout => \corr_long|input_adc_values_reduced~7_combout\);

-- Location: LCCOMB_X5_Y6_N26
\ADC_Manager1|Decoder0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~11_combout\ = (\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|Decoder0~10_combout\ & \ADC_Manager1|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(2),
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|Decoder0~8_combout\,
	combout => \ADC_Manager1|Decoder0~11_combout\);

-- Location: LCFF_X9_Y6_N23
\ADC_Manager1|c_preamb_func[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[23][0]~regout\);

-- Location: LCCOMB_X9_Y6_N22
\ADC_Manager1|Selector197~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector197~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[23][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[23][0]~regout\,
	combout => \ADC_Manager1|Selector197~0_combout\);

-- Location: LCFF_X15_Y6_N31
\ADC_Manager1|c_long_func_input[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector197~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[23][0]~regout\);

-- Location: LCCOMB_X8_Y6_N14
\ADC_Manager1|Selector397~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector397~0_combout\ = (\ADC_Manager1|c_preamb_func[48][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_preamb_func[48][0]~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector397~0_combout\);

-- Location: LCFF_X15_Y6_N27
\ADC_Manager1|c_long_func_input[48][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector397~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][0]~regout\);

-- Location: LCCOMB_X15_Y6_N30
\corr_long|input_function_reduced~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~0_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[48][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[23][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[23][0]~regout\,
	datad => \ADC_Manager1|c_long_func_input[48][0]~regout\,
	combout => \corr_long|input_function_reduced~0_combout\);

-- Location: LCFF_X8_Y6_N31
\ADC_Manager1|c_preamb_func[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[23][1]~regout\);

-- Location: LCCOMB_X8_Y6_N30
\ADC_Manager1|Selector196~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector196~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[23][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[23][1]~regout\,
	combout => \ADC_Manager1|Selector196~0_combout\);

-- Location: LCFF_X18_Y6_N5
\ADC_Manager1|c_long_func_input[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector196~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[23][1]~regout\);

-- Location: LCCOMB_X6_Y11_N16
\ADC_Manager1|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~6_combout\ = (\ADC_Manager1|Decoder0~4_combout\ & (\ADC_Manager1|LessThan1~0_combout\ & (\ADC_Manager1|ram_counter\(4) & \ADC_Manager1|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~4_combout\,
	datab => \ADC_Manager1|LessThan1~0_combout\,
	datac => \ADC_Manager1|ram_counter\(4),
	datad => \ADC_Manager1|Decoder0~5_combout\,
	combout => \ADC_Manager1|Decoder0~6_combout\);

-- Location: LCFF_X7_Y6_N11
\ADC_Manager1|c_preamb_func[48][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][1]~regout\);

-- Location: LCCOMB_X7_Y6_N10
\ADC_Manager1|Selector396~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector396~0_combout\ = (\ADC_Manager1|c_preamb_func[48][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[48][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector396~0_combout\);

-- Location: LCFF_X18_Y6_N13
\ADC_Manager1|c_long_func_input[48][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector396~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][1]~regout\);

-- Location: LCCOMB_X18_Y6_N4
\corr_long|input_function_reduced~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~1_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[48][1]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[23][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[23][1]~regout\,
	datad => \ADC_Manager1|c_long_func_input[48][1]~regout\,
	combout => \corr_long|input_function_reduced~1_combout\);

-- Location: LCFF_X7_Y6_N5
\ADC_Manager1|c_preamb_func[48][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][2]~regout\);

-- Location: LCCOMB_X7_Y6_N4
\ADC_Manager1|Selector395~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector395~0_combout\ = (\ADC_Manager1|c_preamb_func[48][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[48][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector395~0_combout\);

-- Location: LCCOMB_X12_Y6_N28
\ADC_Manager1|c_long_func_input[48][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[48][2]~feeder_combout\ = \ADC_Manager1|Selector395~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector395~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[48][2]~feeder_combout\);

-- Location: LCFF_X12_Y6_N29
\ADC_Manager1|c_long_func_input[48][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[48][2]~feeder_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][2]~regout\);

-- Location: LCFF_X8_Y6_N5
\ADC_Manager1|c_preamb_func[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[23][2]~regout\);

-- Location: LCCOMB_X8_Y6_N4
\ADC_Manager1|Selector195~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector195~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[23][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[23][2]~regout\,
	combout => \ADC_Manager1|Selector195~0_combout\);

-- Location: LCFF_X12_Y6_N21
\ADC_Manager1|c_long_func_input[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector195~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[23][2]~regout\);

-- Location: LCCOMB_X12_Y6_N20
\corr_long|input_function_reduced~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~2_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[48][2]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[23][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[48][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[23][2]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~2_combout\);

-- Location: LCFF_X7_Y6_N23
\ADC_Manager1|c_preamb_func[48][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][3]~regout\);

-- Location: LCCOMB_X7_Y6_N22
\ADC_Manager1|Selector394~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector394~0_combout\ = (\ADC_Manager1|c_preamb_func[48][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[48][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector394~0_combout\);

-- Location: LCFF_X13_Y6_N29
\ADC_Manager1|c_long_func_input[48][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector394~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][3]~regout\);

-- Location: LCFF_X9_Y6_N25
\ADC_Manager1|c_preamb_func[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[23][3]~regout\);

-- Location: LCCOMB_X9_Y6_N24
\ADC_Manager1|Selector194~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector194~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[23][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[23][3]~regout\,
	combout => \ADC_Manager1|Selector194~0_combout\);

-- Location: LCFF_X13_Y6_N25
\ADC_Manager1|c_long_func_input[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector194~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[23][3]~regout\);

-- Location: LCCOMB_X13_Y6_N24
\corr_long|input_function_reduced~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~3_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[48][3]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[23][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[48][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[23][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~3_combout\);

-- Location: LCFF_X7_Y6_N21
\ADC_Manager1|c_preamb_func[48][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][4]~regout\);

-- Location: LCCOMB_X7_Y6_N20
\ADC_Manager1|Selector393~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector393~0_combout\ = (\ADC_Manager1|c_preamb_func[48][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[48][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector393~0_combout\);

-- Location: LCFF_X13_Y6_N9
\ADC_Manager1|c_long_func_input[48][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector393~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][4]~regout\);

-- Location: LCFF_X8_Y6_N3
\ADC_Manager1|c_preamb_func[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[23][4]~regout\);

-- Location: LCCOMB_X8_Y6_N2
\ADC_Manager1|Selector193~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector193~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[23][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[23][4]~regout\,
	combout => \ADC_Manager1|Selector193~0_combout\);

-- Location: LCFF_X13_Y6_N23
\ADC_Manager1|c_long_func_input[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector193~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[23][4]~regout\);

-- Location: LCCOMB_X13_Y6_N28
\corr_long|input_function_reduced~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~4_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[48][4]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[23][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ADC_Manager1|c_long_func_input[48][4]~regout\,
	datad => \ADC_Manager1|c_long_func_input[23][4]~regout\,
	combout => \corr_long|input_function_reduced~4_combout\);

-- Location: LCFF_X8_Y6_N21
\ADC_Manager1|c_preamb_func[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[23][5]~regout\);

-- Location: LCCOMB_X8_Y6_N20
\ADC_Manager1|Selector192~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector192~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[23][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[23][5]~regout\,
	combout => \ADC_Manager1|Selector192~0_combout\);

-- Location: LCFF_X13_Y6_N27
\ADC_Manager1|c_long_func_input[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector192~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[23][5]~regout\);

-- Location: LCFF_X7_Y6_N27
\ADC_Manager1|c_preamb_func[48][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][5]~regout\);

-- Location: LCCOMB_X7_Y6_N26
\ADC_Manager1|Selector392~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector392~0_combout\ = (\ADC_Manager1|c_preamb_func[48][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[48][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector392~0_combout\);

-- Location: LCFF_X13_Y6_N7
\ADC_Manager1|c_long_func_input[48][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector392~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][5]~regout\);

-- Location: LCCOMB_X13_Y6_N26
\corr_long|input_function_reduced~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~5_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[48][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[23][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[23][5]~regout\,
	datad => \ADC_Manager1|c_long_func_input[48][5]~regout\,
	combout => \corr_long|input_function_reduced~5_combout\);

-- Location: LCFF_X8_Y6_N19
\ADC_Manager1|c_preamb_func[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[23][6]~regout\);

-- Location: LCCOMB_X8_Y6_N18
\ADC_Manager1|Selector191~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector191~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[23][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[23][6]~regout\,
	combout => \ADC_Manager1|Selector191~0_combout\);

-- Location: LCCOMB_X14_Y6_N18
\ADC_Manager1|c_long_func_input[23][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[23][6]~feeder_combout\ = \ADC_Manager1|Selector191~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector191~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[23][6]~feeder_combout\);

-- Location: LCFF_X14_Y6_N19
\ADC_Manager1|c_long_func_input[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[23][6]~feeder_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[23][6]~regout\);

-- Location: LCFF_X7_Y6_N29
\ADC_Manager1|c_preamb_func[48][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][6]~regout\);

-- Location: LCCOMB_X8_Y6_N24
\ADC_Manager1|Selector391~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector391~0_combout\ = (\ADC_Manager1|c_preamb_func[48][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[48][6]~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector391~0_combout\);

-- Location: LCFF_X14_Y6_N27
\ADC_Manager1|c_long_func_input[48][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector391~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][6]~regout\);

-- Location: LCCOMB_X14_Y6_N20
\corr_long|input_function_reduced~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~6_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[48][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[23][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ADC_Manager1|c_long_func_input[23][6]~regout\,
	datad => \ADC_Manager1|c_long_func_input[48][6]~regout\,
	combout => \corr_long|input_function_reduced~6_combout\);

-- Location: LCFF_X9_Y6_N31
\ADC_Manager1|c_preamb_func[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[23][7]~regout\);

-- Location: LCCOMB_X9_Y6_N30
\ADC_Manager1|Selector190~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector190~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[23][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[23][7]~regout\,
	combout => \ADC_Manager1|Selector190~0_combout\);

-- Location: LCFF_X10_Y6_N1
\ADC_Manager1|c_long_func_input[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector190~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[23][7]~regout\);

-- Location: LCFF_X7_Y6_N3
\ADC_Manager1|c_preamb_func[48][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][7]~regout\);

-- Location: LCCOMB_X10_Y6_N12
\ADC_Manager1|Selector390~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector390~0_combout\ = (\ADC_Manager1|c_preamb_func[48][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[48][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector390~0_combout\);

-- Location: LCFF_X10_Y6_N13
\ADC_Manager1|c_long_func_input[48][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector390~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][7]~regout\);

-- Location: LCCOMB_X10_Y6_N0
\corr_long|input_function_reduced~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~7_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[48][7]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[23][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[23][7]~regout\,
	datad => \ADC_Manager1|c_long_func_input[48][7]~regout\,
	combout => \corr_long|input_function_reduced~7_combout\);

-- Location: DSPMULT_X16_Y6_N1
\corr_long|Mult23|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult23|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult23|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult23|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X12_Y6_N22
\corr_long|input_adc_values_reduced~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~8_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(120))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(120),
	datab => \corr_long|first_part~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(48),
	combout => \corr_long|input_adc_values_reduced~8_combout\);

-- Location: LCCOMB_X12_Y6_N4
\corr_long|input_adc_values_reduced~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~9_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(121)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(49),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(121),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~9_combout\);

-- Location: LCCOMB_X12_Y6_N6
\corr_long|input_adc_values_reduced~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~10_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(122)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(50),
	datab => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(122),
	combout => \corr_long|input_adc_values_reduced~10_combout\);

-- Location: LCCOMB_X12_Y6_N0
\corr_long|input_adc_values_reduced~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~11_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(123)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(51),
	datab => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(123),
	combout => \corr_long|input_adc_values_reduced~11_combout\);

-- Location: LCCOMB_X10_Y6_N22
\corr_long|input_adc_values_reduced~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~12_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(124)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(52),
	datab => \corr_long|first_part~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(124),
	combout => \corr_long|input_adc_values_reduced~12_combout\);

-- Location: LCCOMB_X15_Y6_N24
\corr_long|input_adc_values_reduced~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~13_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(125))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(125),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(53),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~13_combout\);

-- Location: LCCOMB_X10_Y8_N16
\corr_long|input_adc_values_reduced~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~14_combout\ = (\corr_long|first_part~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(126)))) # (!\corr_long|first_part~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(54),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(126),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~14_combout\);

-- Location: LCCOMB_X12_Y6_N26
\corr_long|input_adc_values_reduced~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_values_reduced~15_combout\ = (\corr_long|first_part~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(127))) # (!\corr_long|first_part~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(127),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(55),
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_adc_values_reduced~15_combout\);

-- Location: LCCOMB_X7_Y9_N8
\ADC_Manager1|c_preamb_func[47][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[47][0]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	combout => \ADC_Manager1|c_preamb_func[47][0]~feeder_combout\);

-- Location: LCCOMB_X5_Y11_N14
\ADC_Manager1|Decoder0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~12_combout\ = (\ADC_Manager1|ram_counter\(4) & (\ADC_Manager1|Decoder0~8_combout\ & (\ADC_Manager1|Decoder0~5_combout\ & \ADC_Manager1|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(4),
	datab => \ADC_Manager1|Decoder0~8_combout\,
	datac => \ADC_Manager1|Decoder0~5_combout\,
	datad => \ADC_Manager1|Decoder0~4_combout\,
	combout => \ADC_Manager1|Decoder0~12_combout\);

-- Location: LCFF_X7_Y9_N9
\ADC_Manager1|c_preamb_func[47][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[47][0]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[47][0]~regout\);

-- Location: LCCOMB_X8_Y6_N8
\ADC_Manager1|Selector389~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector389~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[47][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[47][0]~regout\,
	combout => \ADC_Manager1|Selector389~0_combout\);

-- Location: LCFF_X15_Y6_N29
\ADC_Manager1|c_long_func_input[47][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector389~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[47][0]~regout\);

-- Location: LCCOMB_X15_Y6_N26
\corr_long|input_function_reduced~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~8_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[47][0]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[22][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[22][0]~regout\,
	datab => \ADC_Manager1|c_long_func_input[47][0]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~8_combout\);

-- Location: LCCOMB_X5_Y6_N0
\ADC_Manager1|Decoder0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~14_combout\ = (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder0~10_combout\ & \ADC_Manager1|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|Decoder0~13_combout\,
	combout => \ADC_Manager1|Decoder0~14_combout\);

-- Location: LCFF_X7_Y6_N15
\ADC_Manager1|c_preamb_func[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[22][1]~regout\);

-- Location: LCCOMB_X7_Y6_N14
\ADC_Manager1|Selector188~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector188~0_combout\ = (\ADC_Manager1|c_preamb_func[22][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[22][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector188~0_combout\);

-- Location: LCFF_X13_Y6_N31
\ADC_Manager1|c_long_func_input[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector188~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[22][1]~regout\);

-- Location: LCCOMB_X13_Y6_N30
\corr_long|input_function_reduced~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~9_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[47][1]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[22][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[47][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[22][1]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~9_combout\);

-- Location: LCFF_X7_Y6_N9
\ADC_Manager1|c_preamb_func[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[22][2]~regout\);

-- Location: LCCOMB_X7_Y6_N8
\ADC_Manager1|Selector187~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector187~0_combout\ = (\ADC_Manager1|c_preamb_func[22][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[22][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector187~0_combout\);

-- Location: LCFF_X18_Y6_N21
\ADC_Manager1|c_long_func_input[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector187~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[22][2]~regout\);

-- Location: LCCOMB_X7_Y8_N0
\ADC_Manager1|c_preamb_func[47][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[47][2]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	combout => \ADC_Manager1|c_preamb_func[47][2]~feeder_combout\);

-- Location: LCFF_X7_Y8_N1
\ADC_Manager1|c_preamb_func[47][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[47][2]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[47][2]~regout\);

-- Location: LCCOMB_X7_Y8_N18
\ADC_Manager1|Selector387~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector387~0_combout\ = (\ADC_Manager1|c_preamb_func[47][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[47][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector387~0_combout\);

-- Location: LCCOMB_X18_Y6_N6
\ADC_Manager1|c_long_func_input[47][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[47][2]~feeder_combout\ = \ADC_Manager1|Selector387~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector387~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[47][2]~feeder_combout\);

-- Location: LCFF_X18_Y6_N7
\ADC_Manager1|c_long_func_input[47][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[47][2]~feeder_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[47][2]~regout\);

-- Location: LCCOMB_X18_Y6_N20
\corr_long|input_function_reduced~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~10_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[47][2]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[22][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[22][2]~regout\,
	datad => \ADC_Manager1|c_long_func_input[47][2]~regout\,
	combout => \corr_long|input_function_reduced~10_combout\);

-- Location: LCFF_X7_Y9_N3
\ADC_Manager1|c_preamb_func[47][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[47][3]~regout\);

-- Location: LCCOMB_X7_Y9_N2
\ADC_Manager1|Selector386~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector386~0_combout\ = (\ADC_Manager1|c_preamb_func[47][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[47][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector386~0_combout\);

-- Location: LCFF_X15_Y9_N29
\ADC_Manager1|c_long_func_input[47][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector386~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[47][3]~regout\);

-- Location: LCFF_X7_Y6_N31
\ADC_Manager1|c_preamb_func[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[22][3]~regout\);

-- Location: LCCOMB_X7_Y6_N30
\ADC_Manager1|Selector186~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector186~0_combout\ = (\ADC_Manager1|c_preamb_func[22][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[22][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector186~0_combout\);

-- Location: LCFF_X15_Y9_N13
\ADC_Manager1|c_long_func_input[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector186~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[22][3]~regout\);

-- Location: LCCOMB_X15_Y9_N12
\corr_long|input_function_reduced~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~11_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[47][3]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[22][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[47][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[22][3]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~11_combout\);

-- Location: LCCOMB_X7_Y9_N4
\ADC_Manager1|c_preamb_func[47][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[47][4]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	combout => \ADC_Manager1|c_preamb_func[47][4]~feeder_combout\);

-- Location: LCFF_X7_Y9_N5
\ADC_Manager1|c_preamb_func[47][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[47][4]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[47][4]~regout\);

-- Location: LCCOMB_X7_Y6_N2
\ADC_Manager1|Selector385~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector385~0_combout\ = (\ADC_Manager1|c_preamb_func[47][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[47][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector385~0_combout\);

-- Location: LCFF_X18_Y6_N27
\ADC_Manager1|c_long_func_input[47][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector385~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[47][4]~regout\);

-- Location: LCFF_X7_Y6_N25
\ADC_Manager1|c_preamb_func[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[22][4]~regout\);

-- Location: LCCOMB_X18_Y6_N28
\ADC_Manager1|Selector185~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector185~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[22][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[22][4]~regout\,
	combout => \ADC_Manager1|Selector185~0_combout\);

-- Location: LCFF_X18_Y6_N29
\ADC_Manager1|c_long_func_input[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector185~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[22][4]~regout\);

-- Location: LCCOMB_X18_Y6_N26
\corr_long|input_function_reduced~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~12_combout\ = (\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[47][4]~regout\)) # (!\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[22][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[47][4]~regout\,
	datad => \ADC_Manager1|c_long_func_input[22][4]~regout\,
	combout => \corr_long|input_function_reduced~12_combout\);

-- Location: LCFF_X7_Y6_N7
\ADC_Manager1|c_preamb_func[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[22][5]~regout\);

-- Location: LCCOMB_X7_Y6_N6
\ADC_Manager1|Selector184~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector184~0_combout\ = (\ADC_Manager1|c_preamb_func[22][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[22][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector184~0_combout\);

-- Location: LCFF_X15_Y9_N1
\ADC_Manager1|c_long_func_input[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector184~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[22][5]~regout\);

-- Location: LCFF_X7_Y9_N19
\ADC_Manager1|c_preamb_func[47][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[47][5]~regout\);

-- Location: LCCOMB_X7_Y9_N18
\ADC_Manager1|Selector384~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector384~0_combout\ = (\ADC_Manager1|c_preamb_func[47][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[47][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector384~0_combout\);

-- Location: LCFF_X15_Y9_N7
\ADC_Manager1|c_long_func_input[47][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector384~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[47][5]~regout\);

-- Location: LCCOMB_X15_Y9_N0
\corr_long|input_function_reduced~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~13_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[47][5]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[22][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \ADC_Manager1|c_long_func_input[22][5]~regout\,
	datad => \ADC_Manager1|c_long_func_input[47][5]~regout\,
	combout => \corr_long|input_function_reduced~13_combout\);

-- Location: LCFF_X7_Y9_N29
\ADC_Manager1|c_preamb_func[47][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[47][6]~regout\);

-- Location: LCCOMB_X7_Y9_N28
\ADC_Manager1|Selector383~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector383~0_combout\ = (\ADC_Manager1|c_preamb_func[47][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[47][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector383~0_combout\);

-- Location: LCFF_X18_Y6_N19
\ADC_Manager1|c_long_func_input[47][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector383~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[47][6]~regout\);

-- Location: LCCOMB_X18_Y6_N18
\corr_long|input_function_reduced~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~14_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[47][6]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[22][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[22][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[47][6]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~14_combout\);

-- Location: LCFF_X7_Y6_N19
\ADC_Manager1|c_preamb_func[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[22][7]~regout\);

-- Location: LCCOMB_X18_Y6_N8
\ADC_Manager1|Selector182~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector182~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[22][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[22][7]~regout\,
	combout => \ADC_Manager1|Selector182~0_combout\);

-- Location: LCFF_X18_Y6_N9
\ADC_Manager1|c_long_func_input[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector182~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[22][7]~regout\);

-- Location: LCFF_X10_Y8_N25
\ADC_Manager1|c_preamb_func[47][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[47][7]~regout\);

-- Location: LCCOMB_X10_Y8_N24
\ADC_Manager1|Selector382~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector382~0_combout\ = (\ADC_Manager1|c_preamb_func[47][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[47][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector382~0_combout\);

-- Location: LCFF_X18_Y6_N15
\ADC_Manager1|c_long_func_input[47][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector382~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[47][7]~regout\);

-- Location: LCCOMB_X18_Y6_N14
\corr_long|input_function_reduced~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_function_reduced~15_combout\ = (\corr_long|first_part~regout\ & ((\ADC_Manager1|c_long_func_input[47][7]~regout\))) # (!\corr_long|first_part~regout\ & (\ADC_Manager1|c_long_func_input[22][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[22][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[47][7]~regout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|input_function_reduced~15_combout\);

-- Location: DSPMULT_X16_Y6_N0
\corr_long|Mult22|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|Mult22|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|Mult22|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|Mult22|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X9_Y7_N20
\corr_long|Add21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add21~4_combout\ = ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|Mult22|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|Add21~3\)))) # (GND)
-- \corr_long|Add21~5\ = CARRY((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|Add21~3\))) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|Mult22|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|Add21~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult23|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|Mult22|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|Add21~3\,
	combout => \corr_long|Add21~4_combout\,
	cout => \corr_long|Add21~5\);

-- Location: LCCOMB_X9_Y7_N22
\corr_long|Add21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add21~6_combout\ = (\corr_long|Mult22|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|Add21~5\ & VCC)) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add21~5\)))) # 
-- (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add21~5\)) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add21~5\) # (GND)))))
-- \corr_long|Add21~7\ = CARRY((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|Add21~5\)) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add21~5\) # 
-- (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult22|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Mult23|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|Add21~5\,
	combout => \corr_long|Add21~6_combout\,
	cout => \corr_long|Add21~7\);

-- Location: LCCOMB_X9_Y7_N24
\corr_long|Add21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add21~8_combout\ = ((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|Mult23|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|Add21~7\)))) # (GND)
-- \corr_long|Add21~9\ = CARRY((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|Add21~7\))) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|Mult23|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|Add21~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult22|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|Mult23|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|Add21~7\,
	combout => \corr_long|Add21~8_combout\,
	cout => \corr_long|Add21~9\);

-- Location: LCCOMB_X9_Y7_N26
\corr_long|Add21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add21~10_combout\ = (\corr_long|Mult22|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|Add21~9\ & VCC)) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add21~9\)))) 
-- # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Add21~9\)) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|Add21~9\) # (GND)))))
-- \corr_long|Add21~11\ = CARRY((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|Add21~9\)) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT5\ & ((!\corr_long|Add21~9\) # 
-- (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult22|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|Mult23|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|Add21~9\,
	combout => \corr_long|Add21~10_combout\,
	cout => \corr_long|Add21~11\);

-- Location: LCCOMB_X9_Y7_N30
\corr_long|Add21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add21~14_combout\ = (\corr_long|Mult23|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|Add21~13\ & VCC)) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\corr_long|Add21~13\)))) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Add21~13\)) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|Add21~13\) # 
-- (GND)))))
-- \corr_long|Add21~15\ = CARRY((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|Add21~13\)) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT7\ & ((!\corr_long|Add21~13\) # 
-- (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult23|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|Mult22|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|Add21~13\,
	combout => \corr_long|Add21~14_combout\,
	cout => \corr_long|Add21~15\);

-- Location: LCCOMB_X9_Y6_N0
\corr_long|Add21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add21~16_combout\ = ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|Mult22|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|Add21~15\)))) # (GND)
-- \corr_long|Add21~17\ = CARRY((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|Add21~15\))) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|Mult22|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|Add21~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult23|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|Mult22|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|Add21~15\,
	combout => \corr_long|Add21~16_combout\,
	cout => \corr_long|Add21~17\);

-- Location: LCCOMB_X9_Y6_N6
\corr_long|Add21~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add21~22_combout\ = (\corr_long|Mult22|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|Add21~21\ & VCC)) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT11\ & 
-- (!\corr_long|Add21~21\)))) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add21~21\)) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add21~21\) # 
-- (GND)))))
-- \corr_long|Add21~23\ = CARRY((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|Add21~21\)) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add21~21\) # 
-- (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult22|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Mult23|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|Add21~21\,
	combout => \corr_long|Add21~22_combout\,
	cout => \corr_long|Add21~23\);

-- Location: LCCOMB_X9_Y6_N10
\corr_long|Add21~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add21~26_combout\ = (\corr_long|Mult22|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|Add21~25\ & VCC)) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\corr_long|Add21~25\)))) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Mult23|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Add21~25\)) # (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|Add21~25\) # 
-- (GND)))))
-- \corr_long|Add21~27\ = CARRY((\corr_long|Mult22|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|Add21~25\)) # (!\corr_long|Mult22|auto_generated|mac_out2~DATAOUT13\ & ((!\corr_long|Add21~25\) # 
-- (!\corr_long|Mult23|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult22|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|Mult23|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|Add21~25\,
	combout => \corr_long|Add21~26_combout\,
	cout => \corr_long|Add21~27\);

-- Location: LCCOMB_X8_Y11_N16
\corr_long|Add22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~2_combout\ = (\corr_long|Add21~2_combout\ & ((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|Add22~1\ & VCC)) # (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add22~1\)))) # 
-- (!\corr_long|Add21~2_combout\ & ((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|Add22~1\)) # (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|Add22~1\) # (GND)))))
-- \corr_long|Add22~3\ = CARRY((\corr_long|Add21~2_combout\ & (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|Add22~1\)) # (!\corr_long|Add21~2_combout\ & ((!\corr_long|Add22~1\) # (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add21~2_combout\,
	datab => \corr_long|Mult24|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|Add22~1\,
	combout => \corr_long|Add22~2_combout\,
	cout => \corr_long|Add22~3\);

-- Location: LCCOMB_X8_Y11_N20
\corr_long|Add22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~6_combout\ = (\corr_long|Mult24|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add21~6_combout\ & (\corr_long|Add22~5\ & VCC)) # (!\corr_long|Add21~6_combout\ & (!\corr_long|Add22~5\)))) # 
-- (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|Add21~6_combout\ & (!\corr_long|Add22~5\)) # (!\corr_long|Add21~6_combout\ & ((\corr_long|Add22~5\) # (GND)))))
-- \corr_long|Add22~7\ = CARRY((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|Add21~6_combout\ & !\corr_long|Add22~5\)) # (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|Add22~5\) # (!\corr_long|Add21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult24|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|Add21~6_combout\,
	datad => VCC,
	cin => \corr_long|Add22~5\,
	combout => \corr_long|Add22~6_combout\,
	cout => \corr_long|Add22~7\);

-- Location: LCCOMB_X8_Y11_N26
\corr_long|Add22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~12_combout\ = ((\corr_long|Add21~12_combout\ $ (\corr_long|Mult24|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|Add22~11\)))) # (GND)
-- \corr_long|Add22~13\ = CARRY((\corr_long|Add21~12_combout\ & ((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|Add22~11\))) # (!\corr_long|Add21~12_combout\ & (\corr_long|Mult24|auto_generated|mac_out2~DATAOUT6\ & 
-- !\corr_long|Add22~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add21~12_combout\,
	datab => \corr_long|Mult24|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|Add22~11\,
	combout => \corr_long|Add22~12_combout\,
	cout => \corr_long|Add22~13\);

-- Location: LCCOMB_X8_Y10_N2
\corr_long|Add22~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~20_combout\ = ((\corr_long|Add21~20_combout\ $ (\corr_long|Mult24|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|Add22~19\)))) # (GND)
-- \corr_long|Add22~21\ = CARRY((\corr_long|Add21~20_combout\ & ((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|Add22~19\))) # (!\corr_long|Add21~20_combout\ & (\corr_long|Mult24|auto_generated|mac_out2~DATAOUT10\ & 
-- !\corr_long|Add22~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add21~20_combout\,
	datab => \corr_long|Mult24|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|Add22~19\,
	combout => \corr_long|Add22~20_combout\,
	cout => \corr_long|Add22~21\);

-- Location: LCCOMB_X8_Y10_N4
\corr_long|Add22~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~22_combout\ = (\corr_long|Mult24|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add21~22_combout\ & (\corr_long|Add22~21\ & VCC)) # (!\corr_long|Add21~22_combout\ & (!\corr_long|Add22~21\)))) # 
-- (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|Add21~22_combout\ & (!\corr_long|Add22~21\)) # (!\corr_long|Add21~22_combout\ & ((\corr_long|Add22~21\) # (GND)))))
-- \corr_long|Add22~23\ = CARRY((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|Add21~22_combout\ & !\corr_long|Add22~21\)) # (!\corr_long|Mult24|auto_generated|mac_out2~DATAOUT11\ & ((!\corr_long|Add22~21\) # 
-- (!\corr_long|Add21~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Mult24|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|Add21~22_combout\,
	datad => VCC,
	cin => \corr_long|Add22~21\,
	combout => \corr_long|Add22~22_combout\,
	cout => \corr_long|Add22~23\);

-- Location: LCCOMB_X8_Y10_N6
\corr_long|Add22~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~24_combout\ = ((\corr_long|Add21~24_combout\ $ (\corr_long|Mult24|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|Add22~23\)))) # (GND)
-- \corr_long|Add22~25\ = CARRY((\corr_long|Add21~24_combout\ & ((\corr_long|Mult24|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|Add22~23\))) # (!\corr_long|Add21~24_combout\ & (\corr_long|Mult24|auto_generated|mac_out2~DATAOUT12\ & 
-- !\corr_long|Add22~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add21~24_combout\,
	datab => \corr_long|Mult24|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|Add22~23\,
	combout => \corr_long|Add22~24_combout\,
	cout => \corr_long|Add22~25\);

-- Location: LCCOMB_X8_Y10_N16
\corr_long|Add22~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add22~34_combout\ = \corr_long|Add22~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add22~33\,
	combout => \corr_long|Add22~34_combout\);

-- Location: LCCOMB_X12_Y11_N14
\corr_long|Add23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~0_combout\ = (\corr_long|Add22~0_combout\ & (\corr_long|Add20~0_combout\ $ (VCC))) # (!\corr_long|Add22~0_combout\ & (\corr_long|Add20~0_combout\ & VCC))
-- \corr_long|Add23~1\ = CARRY((\corr_long|Add22~0_combout\ & \corr_long|Add20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add22~0_combout\,
	datab => \corr_long|Add20~0_combout\,
	datad => VCC,
	combout => \corr_long|Add23~0_combout\,
	cout => \corr_long|Add23~1\);

-- Location: LCCOMB_X12_Y11_N16
\corr_long|Add23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~2_combout\ = (\corr_long|Add20~2_combout\ & ((\corr_long|Add22~2_combout\ & (\corr_long|Add23~1\ & VCC)) # (!\corr_long|Add22~2_combout\ & (!\corr_long|Add23~1\)))) # (!\corr_long|Add20~2_combout\ & ((\corr_long|Add22~2_combout\ & 
-- (!\corr_long|Add23~1\)) # (!\corr_long|Add22~2_combout\ & ((\corr_long|Add23~1\) # (GND)))))
-- \corr_long|Add23~3\ = CARRY((\corr_long|Add20~2_combout\ & (!\corr_long|Add22~2_combout\ & !\corr_long|Add23~1\)) # (!\corr_long|Add20~2_combout\ & ((!\corr_long|Add23~1\) # (!\corr_long|Add22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add20~2_combout\,
	datab => \corr_long|Add22~2_combout\,
	datad => VCC,
	cin => \corr_long|Add23~1\,
	combout => \corr_long|Add23~2_combout\,
	cout => \corr_long|Add23~3\);

-- Location: LCCOMB_X12_Y11_N18
\corr_long|Add23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~4_combout\ = ((\corr_long|Add22~4_combout\ $ (\corr_long|Add20~4_combout\ $ (!\corr_long|Add23~3\)))) # (GND)
-- \corr_long|Add23~5\ = CARRY((\corr_long|Add22~4_combout\ & ((\corr_long|Add20~4_combout\) # (!\corr_long|Add23~3\))) # (!\corr_long|Add22~4_combout\ & (\corr_long|Add20~4_combout\ & !\corr_long|Add23~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add22~4_combout\,
	datab => \corr_long|Add20~4_combout\,
	datad => VCC,
	cin => \corr_long|Add23~3\,
	combout => \corr_long|Add23~4_combout\,
	cout => \corr_long|Add23~5\);

-- Location: LCCOMB_X12_Y11_N20
\corr_long|Add23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~6_combout\ = (\corr_long|Add20~6_combout\ & ((\corr_long|Add22~6_combout\ & (\corr_long|Add23~5\ & VCC)) # (!\corr_long|Add22~6_combout\ & (!\corr_long|Add23~5\)))) # (!\corr_long|Add20~6_combout\ & ((\corr_long|Add22~6_combout\ & 
-- (!\corr_long|Add23~5\)) # (!\corr_long|Add22~6_combout\ & ((\corr_long|Add23~5\) # (GND)))))
-- \corr_long|Add23~7\ = CARRY((\corr_long|Add20~6_combout\ & (!\corr_long|Add22~6_combout\ & !\corr_long|Add23~5\)) # (!\corr_long|Add20~6_combout\ & ((!\corr_long|Add23~5\) # (!\corr_long|Add22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add20~6_combout\,
	datab => \corr_long|Add22~6_combout\,
	datad => VCC,
	cin => \corr_long|Add23~5\,
	combout => \corr_long|Add23~6_combout\,
	cout => \corr_long|Add23~7\);

-- Location: LCCOMB_X12_Y11_N22
\corr_long|Add23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~8_combout\ = ((\corr_long|Add22~8_combout\ $ (\corr_long|Add20~8_combout\ $ (!\corr_long|Add23~7\)))) # (GND)
-- \corr_long|Add23~9\ = CARRY((\corr_long|Add22~8_combout\ & ((\corr_long|Add20~8_combout\) # (!\corr_long|Add23~7\))) # (!\corr_long|Add22~8_combout\ & (\corr_long|Add20~8_combout\ & !\corr_long|Add23~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add22~8_combout\,
	datab => \corr_long|Add20~8_combout\,
	datad => VCC,
	cin => \corr_long|Add23~7\,
	combout => \corr_long|Add23~8_combout\,
	cout => \corr_long|Add23~9\);

-- Location: LCCOMB_X12_Y11_N24
\corr_long|Add23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~10_combout\ = (\corr_long|Add22~10_combout\ & ((\corr_long|Add20~10_combout\ & (\corr_long|Add23~9\ & VCC)) # (!\corr_long|Add20~10_combout\ & (!\corr_long|Add23~9\)))) # (!\corr_long|Add22~10_combout\ & ((\corr_long|Add20~10_combout\ & 
-- (!\corr_long|Add23~9\)) # (!\corr_long|Add20~10_combout\ & ((\corr_long|Add23~9\) # (GND)))))
-- \corr_long|Add23~11\ = CARRY((\corr_long|Add22~10_combout\ & (!\corr_long|Add20~10_combout\ & !\corr_long|Add23~9\)) # (!\corr_long|Add22~10_combout\ & ((!\corr_long|Add23~9\) # (!\corr_long|Add20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add22~10_combout\,
	datab => \corr_long|Add20~10_combout\,
	datad => VCC,
	cin => \corr_long|Add23~9\,
	combout => \corr_long|Add23~10_combout\,
	cout => \corr_long|Add23~11\);

-- Location: LCCOMB_X12_Y11_N26
\corr_long|Add23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~12_combout\ = ((\corr_long|Add20~12_combout\ $ (\corr_long|Add22~12_combout\ $ (!\corr_long|Add23~11\)))) # (GND)
-- \corr_long|Add23~13\ = CARRY((\corr_long|Add20~12_combout\ & ((\corr_long|Add22~12_combout\) # (!\corr_long|Add23~11\))) # (!\corr_long|Add20~12_combout\ & (\corr_long|Add22~12_combout\ & !\corr_long|Add23~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add20~12_combout\,
	datab => \corr_long|Add22~12_combout\,
	datad => VCC,
	cin => \corr_long|Add23~11\,
	combout => \corr_long|Add23~12_combout\,
	cout => \corr_long|Add23~13\);

-- Location: LCCOMB_X12_Y11_N28
\corr_long|Add23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~14_combout\ = (\corr_long|Add22~14_combout\ & ((\corr_long|Add20~14_combout\ & (\corr_long|Add23~13\ & VCC)) # (!\corr_long|Add20~14_combout\ & (!\corr_long|Add23~13\)))) # (!\corr_long|Add22~14_combout\ & ((\corr_long|Add20~14_combout\ & 
-- (!\corr_long|Add23~13\)) # (!\corr_long|Add20~14_combout\ & ((\corr_long|Add23~13\) # (GND)))))
-- \corr_long|Add23~15\ = CARRY((\corr_long|Add22~14_combout\ & (!\corr_long|Add20~14_combout\ & !\corr_long|Add23~13\)) # (!\corr_long|Add22~14_combout\ & ((!\corr_long|Add23~13\) # (!\corr_long|Add20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add22~14_combout\,
	datab => \corr_long|Add20~14_combout\,
	datad => VCC,
	cin => \corr_long|Add23~13\,
	combout => \corr_long|Add23~14_combout\,
	cout => \corr_long|Add23~15\);

-- Location: LCCOMB_X12_Y11_N30
\corr_long|Add23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~16_combout\ = ((\corr_long|Add22~16_combout\ $ (\corr_long|Add20~16_combout\ $ (!\corr_long|Add23~15\)))) # (GND)
-- \corr_long|Add23~17\ = CARRY((\corr_long|Add22~16_combout\ & ((\corr_long|Add20~16_combout\) # (!\corr_long|Add23~15\))) # (!\corr_long|Add22~16_combout\ & (\corr_long|Add20~16_combout\ & !\corr_long|Add23~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add22~16_combout\,
	datab => \corr_long|Add20~16_combout\,
	datad => VCC,
	cin => \corr_long|Add23~15\,
	combout => \corr_long|Add23~16_combout\,
	cout => \corr_long|Add23~17\);

-- Location: LCCOMB_X12_Y10_N0
\corr_long|Add23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~18_combout\ = (\corr_long|Add22~18_combout\ & ((\corr_long|Add20~18_combout\ & (\corr_long|Add23~17\ & VCC)) # (!\corr_long|Add20~18_combout\ & (!\corr_long|Add23~17\)))) # (!\corr_long|Add22~18_combout\ & ((\corr_long|Add20~18_combout\ & 
-- (!\corr_long|Add23~17\)) # (!\corr_long|Add20~18_combout\ & ((\corr_long|Add23~17\) # (GND)))))
-- \corr_long|Add23~19\ = CARRY((\corr_long|Add22~18_combout\ & (!\corr_long|Add20~18_combout\ & !\corr_long|Add23~17\)) # (!\corr_long|Add22~18_combout\ & ((!\corr_long|Add23~17\) # (!\corr_long|Add20~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add22~18_combout\,
	datab => \corr_long|Add20~18_combout\,
	datad => VCC,
	cin => \corr_long|Add23~17\,
	combout => \corr_long|Add23~18_combout\,
	cout => \corr_long|Add23~19\);

-- Location: LCCOMB_X12_Y10_N2
\corr_long|Add23~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~20_combout\ = ((\corr_long|Add20~20_combout\ $ (\corr_long|Add22~20_combout\ $ (!\corr_long|Add23~19\)))) # (GND)
-- \corr_long|Add23~21\ = CARRY((\corr_long|Add20~20_combout\ & ((\corr_long|Add22~20_combout\) # (!\corr_long|Add23~19\))) # (!\corr_long|Add20~20_combout\ & (\corr_long|Add22~20_combout\ & !\corr_long|Add23~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add20~20_combout\,
	datab => \corr_long|Add22~20_combout\,
	datad => VCC,
	cin => \corr_long|Add23~19\,
	combout => \corr_long|Add23~20_combout\,
	cout => \corr_long|Add23~21\);

-- Location: LCCOMB_X12_Y10_N4
\corr_long|Add23~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~22_combout\ = (\corr_long|Add20~22_combout\ & ((\corr_long|Add22~22_combout\ & (\corr_long|Add23~21\ & VCC)) # (!\corr_long|Add22~22_combout\ & (!\corr_long|Add23~21\)))) # (!\corr_long|Add20~22_combout\ & ((\corr_long|Add22~22_combout\ & 
-- (!\corr_long|Add23~21\)) # (!\corr_long|Add22~22_combout\ & ((\corr_long|Add23~21\) # (GND)))))
-- \corr_long|Add23~23\ = CARRY((\corr_long|Add20~22_combout\ & (!\corr_long|Add22~22_combout\ & !\corr_long|Add23~21\)) # (!\corr_long|Add20~22_combout\ & ((!\corr_long|Add23~21\) # (!\corr_long|Add22~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add20~22_combout\,
	datab => \corr_long|Add22~22_combout\,
	datad => VCC,
	cin => \corr_long|Add23~21\,
	combout => \corr_long|Add23~22_combout\,
	cout => \corr_long|Add23~23\);

-- Location: LCCOMB_X12_Y10_N6
\corr_long|Add23~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~24_combout\ = ((\corr_long|Add20~24_combout\ $ (\corr_long|Add22~24_combout\ $ (!\corr_long|Add23~23\)))) # (GND)
-- \corr_long|Add23~25\ = CARRY((\corr_long|Add20~24_combout\ & ((\corr_long|Add22~24_combout\) # (!\corr_long|Add23~23\))) # (!\corr_long|Add20~24_combout\ & (\corr_long|Add22~24_combout\ & !\corr_long|Add23~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add20~24_combout\,
	datab => \corr_long|Add22~24_combout\,
	datad => VCC,
	cin => \corr_long|Add23~23\,
	combout => \corr_long|Add23~24_combout\,
	cout => \corr_long|Add23~25\);

-- Location: LCCOMB_X12_Y10_N8
\corr_long|Add23~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~26_combout\ = (\corr_long|Add22~26_combout\ & ((\corr_long|Add20~26_combout\ & (\corr_long|Add23~25\ & VCC)) # (!\corr_long|Add20~26_combout\ & (!\corr_long|Add23~25\)))) # (!\corr_long|Add22~26_combout\ & ((\corr_long|Add20~26_combout\ & 
-- (!\corr_long|Add23~25\)) # (!\corr_long|Add20~26_combout\ & ((\corr_long|Add23~25\) # (GND)))))
-- \corr_long|Add23~27\ = CARRY((\corr_long|Add22~26_combout\ & (!\corr_long|Add20~26_combout\ & !\corr_long|Add23~25\)) # (!\corr_long|Add22~26_combout\ & ((!\corr_long|Add23~25\) # (!\corr_long|Add20~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add22~26_combout\,
	datab => \corr_long|Add20~26_combout\,
	datad => VCC,
	cin => \corr_long|Add23~25\,
	combout => \corr_long|Add23~26_combout\,
	cout => \corr_long|Add23~27\);

-- Location: LCCOMB_X12_Y10_N10
\corr_long|Add23~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~28_combout\ = ((\corr_long|Add22~28_combout\ $ (\corr_long|Add20~28_combout\ $ (!\corr_long|Add23~27\)))) # (GND)
-- \corr_long|Add23~29\ = CARRY((\corr_long|Add22~28_combout\ & ((\corr_long|Add20~28_combout\) # (!\corr_long|Add23~27\))) # (!\corr_long|Add22~28_combout\ & (\corr_long|Add20~28_combout\ & !\corr_long|Add23~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add22~28_combout\,
	datab => \corr_long|Add20~28_combout\,
	datad => VCC,
	cin => \corr_long|Add23~27\,
	combout => \corr_long|Add23~28_combout\,
	cout => \corr_long|Add23~29\);

-- Location: LCCOMB_X12_Y10_N12
\corr_long|Add23~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~30_combout\ = (\corr_long|Add22~30_combout\ & ((\corr_long|Add20~30_combout\ & (\corr_long|Add23~29\ & VCC)) # (!\corr_long|Add20~30_combout\ & (!\corr_long|Add23~29\)))) # (!\corr_long|Add22~30_combout\ & ((\corr_long|Add20~30_combout\ & 
-- (!\corr_long|Add23~29\)) # (!\corr_long|Add20~30_combout\ & ((\corr_long|Add23~29\) # (GND)))))
-- \corr_long|Add23~31\ = CARRY((\corr_long|Add22~30_combout\ & (!\corr_long|Add20~30_combout\ & !\corr_long|Add23~29\)) # (!\corr_long|Add22~30_combout\ & ((!\corr_long|Add23~29\) # (!\corr_long|Add20~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add22~30_combout\,
	datab => \corr_long|Add20~30_combout\,
	datad => VCC,
	cin => \corr_long|Add23~29\,
	combout => \corr_long|Add23~30_combout\,
	cout => \corr_long|Add23~31\);

-- Location: LCCOMB_X12_Y10_N14
\corr_long|Add23~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~32_combout\ = ((\corr_long|Add22~32_combout\ $ (\corr_long|Add20~32_combout\ $ (!\corr_long|Add23~31\)))) # (GND)
-- \corr_long|Add23~33\ = CARRY((\corr_long|Add22~32_combout\ & ((\corr_long|Add20~32_combout\) # (!\corr_long|Add23~31\))) # (!\corr_long|Add22~32_combout\ & (\corr_long|Add20~32_combout\ & !\corr_long|Add23~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add22~32_combout\,
	datab => \corr_long|Add20~32_combout\,
	datad => VCC,
	cin => \corr_long|Add23~31\,
	combout => \corr_long|Add23~32_combout\,
	cout => \corr_long|Add23~33\);

-- Location: LCCOMB_X12_Y10_N16
\corr_long|Add23~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~34_combout\ = (\corr_long|Add20~34_combout\ & ((\corr_long|Add22~34_combout\ & (\corr_long|Add23~33\ & VCC)) # (!\corr_long|Add22~34_combout\ & (!\corr_long|Add23~33\)))) # (!\corr_long|Add20~34_combout\ & ((\corr_long|Add22~34_combout\ & 
-- (!\corr_long|Add23~33\)) # (!\corr_long|Add22~34_combout\ & ((\corr_long|Add23~33\) # (GND)))))
-- \corr_long|Add23~35\ = CARRY((\corr_long|Add20~34_combout\ & (!\corr_long|Add22~34_combout\ & !\corr_long|Add23~33\)) # (!\corr_long|Add20~34_combout\ & ((!\corr_long|Add23~33\) # (!\corr_long|Add22~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add20~34_combout\,
	datab => \corr_long|Add22~34_combout\,
	datad => VCC,
	cin => \corr_long|Add23~33\,
	combout => \corr_long|Add23~34_combout\,
	cout => \corr_long|Add23~35\);

-- Location: LCCOMB_X12_Y10_N18
\corr_long|Add23~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add23~36_combout\ = \corr_long|Add23~35\ $ (!\corr_long|Add20~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|Add20~36_combout\,
	cin => \corr_long|Add23~35\,
	combout => \corr_long|Add23~36_combout\);

-- Location: LCCOMB_X13_Y10_N30
\corr_long|temp_int~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~16_combout\ = (!\corr_long|first_part~regout\ & \corr_long|Add23~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \corr_long|first_part~regout\,
	datad => \corr_long|Add23~32_combout\,
	combout => \corr_long|temp_int~16_combout\);

-- Location: LCFF_X13_Y10_N31
\corr_long|temp_int[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~16_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(16));

-- Location: LCCOMB_X13_Y10_N28
\corr_long|temp_int~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~9_combout\ = (!\corr_long|first_part~regout\ & \corr_long|Add23~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datac => \corr_long|Add23~18_combout\,
	combout => \corr_long|temp_int~9_combout\);

-- Location: LCFF_X13_Y10_N29
\corr_long|temp_int[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~9_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(9));

-- Location: LCCOMB_X12_Y11_N10
\corr_long|temp_int~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~5_combout\ = (\corr_long|Add23~10_combout\ & !\corr_long|first_part~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \corr_long|Add23~10_combout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|temp_int~5_combout\);

-- Location: LCFF_X12_Y11_N11
\corr_long|temp_int[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~5_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(5));

-- Location: LCCOMB_X13_Y11_N0
\corr_long|temp_int~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~1_combout\ = (!\corr_long|first_part~regout\ & \corr_long|Add23~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \corr_long|Add23~2_combout\,
	combout => \corr_long|temp_int~1_combout\);

-- Location: LCFF_X13_Y11_N1
\corr_long|temp_int[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~1_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(1));

-- Location: LCCOMB_X13_Y11_N6
\corr_long|temp_int~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|temp_int~0_combout\ = (!\corr_long|first_part~regout\ & \corr_long|Add23~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|first_part~regout\,
	datac => \corr_long|Add23~0_combout\,
	combout => \corr_long|temp_int~0_combout\);

-- Location: LCFF_X13_Y11_N7
\corr_long|temp_int[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|temp_int~0_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|temp_int\(0));

-- Location: LCCOMB_X10_Y11_N12
\corr_long|Add24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~0_combout\ = (\corr_long|Add23~0_combout\ & (\corr_long|temp_int\(0) $ (VCC))) # (!\corr_long|Add23~0_combout\ & (\corr_long|temp_int\(0) & VCC))
-- \corr_long|Add24~1\ = CARRY((\corr_long|Add23~0_combout\ & \corr_long|temp_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add23~0_combout\,
	datab => \corr_long|temp_int\(0),
	datad => VCC,
	combout => \corr_long|Add24~0_combout\,
	cout => \corr_long|Add24~1\);

-- Location: LCCOMB_X10_Y11_N14
\corr_long|Add24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~2_combout\ = (\corr_long|Add23~2_combout\ & ((\corr_long|temp_int\(1) & (\corr_long|Add24~1\ & VCC)) # (!\corr_long|temp_int\(1) & (!\corr_long|Add24~1\)))) # (!\corr_long|Add23~2_combout\ & ((\corr_long|temp_int\(1) & 
-- (!\corr_long|Add24~1\)) # (!\corr_long|temp_int\(1) & ((\corr_long|Add24~1\) # (GND)))))
-- \corr_long|Add24~3\ = CARRY((\corr_long|Add23~2_combout\ & (!\corr_long|temp_int\(1) & !\corr_long|Add24~1\)) # (!\corr_long|Add23~2_combout\ & ((!\corr_long|Add24~1\) # (!\corr_long|temp_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add23~2_combout\,
	datab => \corr_long|temp_int\(1),
	datad => VCC,
	cin => \corr_long|Add24~1\,
	combout => \corr_long|Add24~2_combout\,
	cout => \corr_long|Add24~3\);

-- Location: LCCOMB_X10_Y11_N16
\corr_long|Add24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~4_combout\ = ((\corr_long|temp_int\(2) $ (\corr_long|Add23~4_combout\ $ (!\corr_long|Add24~3\)))) # (GND)
-- \corr_long|Add24~5\ = CARRY((\corr_long|temp_int\(2) & ((\corr_long|Add23~4_combout\) # (!\corr_long|Add24~3\))) # (!\corr_long|temp_int\(2) & (\corr_long|Add23~4_combout\ & !\corr_long|Add24~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|temp_int\(2),
	datab => \corr_long|Add23~4_combout\,
	datad => VCC,
	cin => \corr_long|Add24~3\,
	combout => \corr_long|Add24~4_combout\,
	cout => \corr_long|Add24~5\);

-- Location: LCCOMB_X10_Y11_N18
\corr_long|Add24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~6_combout\ = (\corr_long|temp_int\(3) & ((\corr_long|Add23~6_combout\ & (\corr_long|Add24~5\ & VCC)) # (!\corr_long|Add23~6_combout\ & (!\corr_long|Add24~5\)))) # (!\corr_long|temp_int\(3) & ((\corr_long|Add23~6_combout\ & 
-- (!\corr_long|Add24~5\)) # (!\corr_long|Add23~6_combout\ & ((\corr_long|Add24~5\) # (GND)))))
-- \corr_long|Add24~7\ = CARRY((\corr_long|temp_int\(3) & (!\corr_long|Add23~6_combout\ & !\corr_long|Add24~5\)) # (!\corr_long|temp_int\(3) & ((!\corr_long|Add24~5\) # (!\corr_long|Add23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|temp_int\(3),
	datab => \corr_long|Add23~6_combout\,
	datad => VCC,
	cin => \corr_long|Add24~5\,
	combout => \corr_long|Add24~6_combout\,
	cout => \corr_long|Add24~7\);

-- Location: LCCOMB_X10_Y11_N20
\corr_long|Add24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~8_combout\ = ((\corr_long|temp_int\(4) $ (\corr_long|Add23~8_combout\ $ (!\corr_long|Add24~7\)))) # (GND)
-- \corr_long|Add24~9\ = CARRY((\corr_long|temp_int\(4) & ((\corr_long|Add23~8_combout\) # (!\corr_long|Add24~7\))) # (!\corr_long|temp_int\(4) & (\corr_long|Add23~8_combout\ & !\corr_long|Add24~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|temp_int\(4),
	datab => \corr_long|Add23~8_combout\,
	datad => VCC,
	cin => \corr_long|Add24~7\,
	combout => \corr_long|Add24~8_combout\,
	cout => \corr_long|Add24~9\);

-- Location: LCCOMB_X10_Y11_N22
\corr_long|Add24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~10_combout\ = (\corr_long|Add23~10_combout\ & ((\corr_long|temp_int\(5) & (\corr_long|Add24~9\ & VCC)) # (!\corr_long|temp_int\(5) & (!\corr_long|Add24~9\)))) # (!\corr_long|Add23~10_combout\ & ((\corr_long|temp_int\(5) & 
-- (!\corr_long|Add24~9\)) # (!\corr_long|temp_int\(5) & ((\corr_long|Add24~9\) # (GND)))))
-- \corr_long|Add24~11\ = CARRY((\corr_long|Add23~10_combout\ & (!\corr_long|temp_int\(5) & !\corr_long|Add24~9\)) # (!\corr_long|Add23~10_combout\ & ((!\corr_long|Add24~9\) # (!\corr_long|temp_int\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add23~10_combout\,
	datab => \corr_long|temp_int\(5),
	datad => VCC,
	cin => \corr_long|Add24~9\,
	combout => \corr_long|Add24~10_combout\,
	cout => \corr_long|Add24~11\);

-- Location: LCCOMB_X10_Y11_N24
\corr_long|Add24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~12_combout\ = ((\corr_long|temp_int\(6) $ (\corr_long|Add23~12_combout\ $ (!\corr_long|Add24~11\)))) # (GND)
-- \corr_long|Add24~13\ = CARRY((\corr_long|temp_int\(6) & ((\corr_long|Add23~12_combout\) # (!\corr_long|Add24~11\))) # (!\corr_long|temp_int\(6) & (\corr_long|Add23~12_combout\ & !\corr_long|Add24~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|temp_int\(6),
	datab => \corr_long|Add23~12_combout\,
	datad => VCC,
	cin => \corr_long|Add24~11\,
	combout => \corr_long|Add24~12_combout\,
	cout => \corr_long|Add24~13\);

-- Location: LCCOMB_X10_Y11_N26
\corr_long|Add24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~14_combout\ = (\corr_long|temp_int\(7) & ((\corr_long|Add23~14_combout\ & (\corr_long|Add24~13\ & VCC)) # (!\corr_long|Add23~14_combout\ & (!\corr_long|Add24~13\)))) # (!\corr_long|temp_int\(7) & ((\corr_long|Add23~14_combout\ & 
-- (!\corr_long|Add24~13\)) # (!\corr_long|Add23~14_combout\ & ((\corr_long|Add24~13\) # (GND)))))
-- \corr_long|Add24~15\ = CARRY((\corr_long|temp_int\(7) & (!\corr_long|Add23~14_combout\ & !\corr_long|Add24~13\)) # (!\corr_long|temp_int\(7) & ((!\corr_long|Add24~13\) # (!\corr_long|Add23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|temp_int\(7),
	datab => \corr_long|Add23~14_combout\,
	datad => VCC,
	cin => \corr_long|Add24~13\,
	combout => \corr_long|Add24~14_combout\,
	cout => \corr_long|Add24~15\);

-- Location: LCCOMB_X10_Y11_N28
\corr_long|Add24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~16_combout\ = ((\corr_long|temp_int\(8) $ (\corr_long|Add23~16_combout\ $ (!\corr_long|Add24~15\)))) # (GND)
-- \corr_long|Add24~17\ = CARRY((\corr_long|temp_int\(8) & ((\corr_long|Add23~16_combout\) # (!\corr_long|Add24~15\))) # (!\corr_long|temp_int\(8) & (\corr_long|Add23~16_combout\ & !\corr_long|Add24~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|temp_int\(8),
	datab => \corr_long|Add23~16_combout\,
	datad => VCC,
	cin => \corr_long|Add24~15\,
	combout => \corr_long|Add24~16_combout\,
	cout => \corr_long|Add24~17\);

-- Location: LCCOMB_X10_Y11_N30
\corr_long|Add24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~18_combout\ = (\corr_long|Add23~18_combout\ & ((\corr_long|temp_int\(9) & (\corr_long|Add24~17\ & VCC)) # (!\corr_long|temp_int\(9) & (!\corr_long|Add24~17\)))) # (!\corr_long|Add23~18_combout\ & ((\corr_long|temp_int\(9) & 
-- (!\corr_long|Add24~17\)) # (!\corr_long|temp_int\(9) & ((\corr_long|Add24~17\) # (GND)))))
-- \corr_long|Add24~19\ = CARRY((\corr_long|Add23~18_combout\ & (!\corr_long|temp_int\(9) & !\corr_long|Add24~17\)) # (!\corr_long|Add23~18_combout\ & ((!\corr_long|Add24~17\) # (!\corr_long|temp_int\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add23~18_combout\,
	datab => \corr_long|temp_int\(9),
	datad => VCC,
	cin => \corr_long|Add24~17\,
	combout => \corr_long|Add24~18_combout\,
	cout => \corr_long|Add24~19\);

-- Location: LCCOMB_X10_Y10_N0
\corr_long|Add24~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~20_combout\ = ((\corr_long|temp_int\(10) $ (\corr_long|Add23~20_combout\ $ (!\corr_long|Add24~19\)))) # (GND)
-- \corr_long|Add24~21\ = CARRY((\corr_long|temp_int\(10) & ((\corr_long|Add23~20_combout\) # (!\corr_long|Add24~19\))) # (!\corr_long|temp_int\(10) & (\corr_long|Add23~20_combout\ & !\corr_long|Add24~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|temp_int\(10),
	datab => \corr_long|Add23~20_combout\,
	datad => VCC,
	cin => \corr_long|Add24~19\,
	combout => \corr_long|Add24~20_combout\,
	cout => \corr_long|Add24~21\);

-- Location: LCCOMB_X10_Y10_N2
\corr_long|Add24~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~22_combout\ = (\corr_long|temp_int\(11) & ((\corr_long|Add23~22_combout\ & (\corr_long|Add24~21\ & VCC)) # (!\corr_long|Add23~22_combout\ & (!\corr_long|Add24~21\)))) # (!\corr_long|temp_int\(11) & ((\corr_long|Add23~22_combout\ & 
-- (!\corr_long|Add24~21\)) # (!\corr_long|Add23~22_combout\ & ((\corr_long|Add24~21\) # (GND)))))
-- \corr_long|Add24~23\ = CARRY((\corr_long|temp_int\(11) & (!\corr_long|Add23~22_combout\ & !\corr_long|Add24~21\)) # (!\corr_long|temp_int\(11) & ((!\corr_long|Add24~21\) # (!\corr_long|Add23~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|temp_int\(11),
	datab => \corr_long|Add23~22_combout\,
	datad => VCC,
	cin => \corr_long|Add24~21\,
	combout => \corr_long|Add24~22_combout\,
	cout => \corr_long|Add24~23\);

-- Location: LCCOMB_X10_Y10_N4
\corr_long|Add24~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~24_combout\ = ((\corr_long|temp_int\(12) $ (\corr_long|Add23~24_combout\ $ (!\corr_long|Add24~23\)))) # (GND)
-- \corr_long|Add24~25\ = CARRY((\corr_long|temp_int\(12) & ((\corr_long|Add23~24_combout\) # (!\corr_long|Add24~23\))) # (!\corr_long|temp_int\(12) & (\corr_long|Add23~24_combout\ & !\corr_long|Add24~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|temp_int\(12),
	datab => \corr_long|Add23~24_combout\,
	datad => VCC,
	cin => \corr_long|Add24~23\,
	combout => \corr_long|Add24~24_combout\,
	cout => \corr_long|Add24~25\);

-- Location: LCCOMB_X10_Y10_N6
\corr_long|Add24~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~26_combout\ = (\corr_long|temp_int\(13) & ((\corr_long|Add23~26_combout\ & (\corr_long|Add24~25\ & VCC)) # (!\corr_long|Add23~26_combout\ & (!\corr_long|Add24~25\)))) # (!\corr_long|temp_int\(13) & ((\corr_long|Add23~26_combout\ & 
-- (!\corr_long|Add24~25\)) # (!\corr_long|Add23~26_combout\ & ((\corr_long|Add24~25\) # (GND)))))
-- \corr_long|Add24~27\ = CARRY((\corr_long|temp_int\(13) & (!\corr_long|Add23~26_combout\ & !\corr_long|Add24~25\)) # (!\corr_long|temp_int\(13) & ((!\corr_long|Add24~25\) # (!\corr_long|Add23~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|temp_int\(13),
	datab => \corr_long|Add23~26_combout\,
	datad => VCC,
	cin => \corr_long|Add24~25\,
	combout => \corr_long|Add24~26_combout\,
	cout => \corr_long|Add24~27\);

-- Location: LCCOMB_X10_Y10_N8
\corr_long|Add24~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~28_combout\ = ((\corr_long|temp_int\(14) $ (\corr_long|Add23~28_combout\ $ (!\corr_long|Add24~27\)))) # (GND)
-- \corr_long|Add24~29\ = CARRY((\corr_long|temp_int\(14) & ((\corr_long|Add23~28_combout\) # (!\corr_long|Add24~27\))) # (!\corr_long|temp_int\(14) & (\corr_long|Add23~28_combout\ & !\corr_long|Add24~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|temp_int\(14),
	datab => \corr_long|Add23~28_combout\,
	datad => VCC,
	cin => \corr_long|Add24~27\,
	combout => \corr_long|Add24~28_combout\,
	cout => \corr_long|Add24~29\);

-- Location: LCCOMB_X10_Y10_N10
\corr_long|Add24~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~30_combout\ = (\corr_long|temp_int\(15) & ((\corr_long|Add23~30_combout\ & (\corr_long|Add24~29\ & VCC)) # (!\corr_long|Add23~30_combout\ & (!\corr_long|Add24~29\)))) # (!\corr_long|temp_int\(15) & ((\corr_long|Add23~30_combout\ & 
-- (!\corr_long|Add24~29\)) # (!\corr_long|Add23~30_combout\ & ((\corr_long|Add24~29\) # (GND)))))
-- \corr_long|Add24~31\ = CARRY((\corr_long|temp_int\(15) & (!\corr_long|Add23~30_combout\ & !\corr_long|Add24~29\)) # (!\corr_long|temp_int\(15) & ((!\corr_long|Add24~29\) # (!\corr_long|Add23~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|temp_int\(15),
	datab => \corr_long|Add23~30_combout\,
	datad => VCC,
	cin => \corr_long|Add24~29\,
	combout => \corr_long|Add24~30_combout\,
	cout => \corr_long|Add24~31\);

-- Location: LCCOMB_X10_Y10_N12
\corr_long|Add24~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~32_combout\ = ((\corr_long|Add23~32_combout\ $ (\corr_long|temp_int\(16) $ (!\corr_long|Add24~31\)))) # (GND)
-- \corr_long|Add24~33\ = CARRY((\corr_long|Add23~32_combout\ & ((\corr_long|temp_int\(16)) # (!\corr_long|Add24~31\))) # (!\corr_long|Add23~32_combout\ & (\corr_long|temp_int\(16) & !\corr_long|Add24~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add23~32_combout\,
	datab => \corr_long|temp_int\(16),
	datad => VCC,
	cin => \corr_long|Add24~31\,
	combout => \corr_long|Add24~32_combout\,
	cout => \corr_long|Add24~33\);

-- Location: LCCOMB_X10_Y10_N14
\corr_long|Add24~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~34_combout\ = (\corr_long|temp_int\(17) & ((\corr_long|Add23~34_combout\ & (\corr_long|Add24~33\ & VCC)) # (!\corr_long|Add23~34_combout\ & (!\corr_long|Add24~33\)))) # (!\corr_long|temp_int\(17) & ((\corr_long|Add23~34_combout\ & 
-- (!\corr_long|Add24~33\)) # (!\corr_long|Add23~34_combout\ & ((\corr_long|Add24~33\) # (GND)))))
-- \corr_long|Add24~35\ = CARRY((\corr_long|temp_int\(17) & (!\corr_long|Add23~34_combout\ & !\corr_long|Add24~33\)) # (!\corr_long|temp_int\(17) & ((!\corr_long|Add24~33\) # (!\corr_long|Add23~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|temp_int\(17),
	datab => \corr_long|Add23~34_combout\,
	datad => VCC,
	cin => \corr_long|Add24~33\,
	combout => \corr_long|Add24~34_combout\,
	cout => \corr_long|Add24~35\);

-- Location: LCCOMB_X10_Y10_N16
\corr_long|Add24~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~36_combout\ = ((\corr_long|temp_int\(18) $ (\corr_long|Add23~36_combout\ $ (!\corr_long|Add24~35\)))) # (GND)
-- \corr_long|Add24~37\ = CARRY((\corr_long|temp_int\(18) & ((\corr_long|Add23~36_combout\) # (!\corr_long|Add24~35\))) # (!\corr_long|temp_int\(18) & (\corr_long|Add23~36_combout\ & !\corr_long|Add24~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|temp_int\(18),
	datab => \corr_long|Add23~36_combout\,
	datad => VCC,
	cin => \corr_long|Add24~35\,
	combout => \corr_long|Add24~36_combout\,
	cout => \corr_long|Add24~37\);

-- Location: LCCOMB_X10_Y10_N28
\corr_long|output_int~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~18_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & (\corr_long|Add24~36_combout\)) # (!\corr_long|first_part~regout\ & ((\corr_long|Add23~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \corr_long|Add24~36_combout\,
	datad => \corr_long|Add23~36_combout\,
	combout => \corr_long|output_int~18_combout\);

-- Location: LCFF_X10_Y10_N29
\corr_long|output_int[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(18));

-- Location: LCCOMB_X10_Y10_N22
\corr_long|output_int~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~17_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & (\corr_long|Add24~34_combout\)) # (!\corr_long|first_part~regout\ & ((\corr_long|Add23~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \corr_long|Add24~34_combout\,
	datad => \corr_long|Add23~34_combout\,
	combout => \corr_long|output_int~17_combout\);

-- Location: LCFF_X10_Y10_N23
\corr_long|output_int[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(17));

-- Location: LCCOMB_X9_Y10_N26
\ADC_Manager1|LessThan5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~0_combout\ = (\corr_long|output_int\(18) & \corr_long|output_int\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \corr_long|output_int\(18),
	datad => \corr_long|output_int\(17),
	combout => \ADC_Manager1|LessThan5~0_combout\);

-- Location: LCCOMB_X10_Y10_N18
\corr_long|Add24~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add24~38_combout\ = \corr_long|Add24~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|Add24~37\,
	combout => \corr_long|Add24~38_combout\);

-- Location: LCCOMB_X10_Y10_N26
\corr_long|output_int~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~19_combout\ = (\corr_long|first_part~regout\ & (\corr_long|Add24~38_combout\ & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \corr_long|Add24~38_combout\,
	combout => \corr_long|output_int~19_combout\);

-- Location: LCFF_X10_Y10_N27
\corr_long|output_int[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(19));

-- Location: LCCOMB_X10_Y11_N6
\corr_long|output_int~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~9_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & ((\corr_long|Add24~18_combout\))) # (!\corr_long|first_part~regout\ & (\corr_long|Add23~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \corr_long|first_part~regout\,
	datac => \corr_long|Add23~18_combout\,
	datad => \corr_long|Add24~18_combout\,
	combout => \corr_long|output_int~9_combout\);

-- Location: LCFF_X10_Y11_N7
\corr_long|output_int[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(9));

-- Location: LCCOMB_X9_Y10_N0
\corr_long|output_int~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~2_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & ((\corr_long|Add24~4_combout\))) # (!\corr_long|first_part~regout\ & (\corr_long|Add23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add23~4_combout\,
	datab => \corr_long|first_part~regout\,
	datac => \corr_long|Add24~4_combout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|output_int~2_combout\);

-- Location: LCFF_X9_Y10_N1
\corr_long|output_int[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(2));

-- Location: LCCOMB_X13_Y11_N4
\corr_long|output_int~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~0_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & ((\corr_long|Add24~0_combout\))) # (!\corr_long|first_part~regout\ & (\corr_long|Add23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \corr_long|first_part~regout\,
	datac => \corr_long|Add23~0_combout\,
	datad => \corr_long|Add24~0_combout\,
	combout => \corr_long|output_int~0_combout\);

-- Location: LCFF_X13_Y11_N5
\corr_long|output_int[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(0));

-- Location: LCCOMB_X13_Y11_N2
\corr_long|output_int~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~1_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & ((\corr_long|Add24~2_combout\))) # (!\corr_long|first_part~regout\ & (\corr_long|Add23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \corr_long|first_part~regout\,
	datac => \corr_long|Add23~2_combout\,
	datad => \corr_long|Add24~2_combout\,
	combout => \corr_long|output_int~1_combout\);

-- Location: LCFF_X13_Y11_N3
\corr_long|output_int[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(1));

-- Location: LCCOMB_X9_Y10_N14
\ADC_Manager1|LessThan5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~2_combout\ = (\ADC_Manager1|LessThan5~1_combout\) # ((\corr_long|output_int\(2)) # ((\corr_long|output_int\(0)) # (\corr_long|output_int\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan5~1_combout\,
	datab => \corr_long|output_int\(2),
	datac => \corr_long|output_int\(0),
	datad => \corr_long|output_int\(1),
	combout => \ADC_Manager1|LessThan5~2_combout\);

-- Location: LCCOMB_X10_Y11_N10
\corr_long|output_int~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~7_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & ((\corr_long|Add24~14_combout\))) # (!\corr_long|first_part~regout\ & (\corr_long|Add23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \corr_long|first_part~regout\,
	datac => \corr_long|Add23~14_combout\,
	datad => \corr_long|Add24~14_combout\,
	combout => \corr_long|output_int~7_combout\);

-- Location: LCFF_X10_Y11_N11
\corr_long|output_int[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(7));

-- Location: LCCOMB_X9_Y10_N28
\ADC_Manager1|LessThan5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~3_combout\ = (\corr_long|output_int\(9) & ((\corr_long|output_int\(8)) # ((\ADC_Manager1|LessThan5~2_combout\ & \corr_long|output_int\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_int\(8),
	datab => \corr_long|output_int\(9),
	datac => \ADC_Manager1|LessThan5~2_combout\,
	datad => \corr_long|output_int\(7),
	combout => \ADC_Manager1|LessThan5~3_combout\);

-- Location: LCCOMB_X12_Y10_N24
\corr_long|output_int~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~12_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & ((\corr_long|Add24~24_combout\))) # (!\corr_long|first_part~regout\ & (\corr_long|Add23~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add23~24_combout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \corr_long|first_part~regout\,
	datad => \corr_long|Add24~24_combout\,
	combout => \corr_long|output_int~12_combout\);

-- Location: LCFF_X12_Y10_N25
\corr_long|output_int[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(12));

-- Location: LCCOMB_X9_Y10_N10
\ADC_Manager1|LessThan5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~4_combout\ = (\corr_long|output_int\(11) & (\corr_long|output_int\(12) & ((\corr_long|output_int\(10)) # (\ADC_Manager1|LessThan5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_int\(10),
	datab => \ADC_Manager1|LessThan5~3_combout\,
	datac => \corr_long|output_int\(11),
	datad => \corr_long|output_int\(12),
	combout => \ADC_Manager1|LessThan5~4_combout\);

-- Location: LCCOMB_X9_Y10_N22
\ADC_Manager1|LessThan5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~6_combout\ = (\corr_long|output_int\(19)) # ((\ADC_Manager1|LessThan5~0_combout\ & ((\ADC_Manager1|LessThan5~5_combout\) # (\ADC_Manager1|LessThan5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan5~5_combout\,
	datab => \ADC_Manager1|LessThan5~0_combout\,
	datac => \corr_long|output_int\(19),
	datad => \ADC_Manager1|LessThan5~4_combout\,
	combout => \ADC_Manager1|LessThan5~6_combout\);

-- Location: LCCOMB_X14_Y13_N22
\ADC_Manager1|Selector3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector3~2_combout\ = (\ADC_Manager1|main_state.waiting_preambule~regout\) # (((\ADC_Manager1|main_state.finding_preambule~regout\ & !\ADC_Manager1|LessThan5~6_combout\)) # (!\ADC_Manager1|Selector2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|Selector2~4_combout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|LessThan5~6_combout\,
	combout => \ADC_Manager1|Selector3~2_combout\);

-- Location: LCCOMB_X14_Y13_N2
\ADC_Manager1|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector3~1_combout\ = (\ADC_Manager1|Selector3~0_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & (\ADC_Manager1|Mux246~0_combout\ & !\ADC_Manager1|Equal3~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector3~0_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Mux246~0_combout\,
	datad => \ADC_Manager1|Equal3~10_combout\,
	combout => \ADC_Manager1|Selector3~1_combout\);

-- Location: LCCOMB_X14_Y13_N20
\ADC_Manager1|Selector3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector3~3_combout\ = (\ADC_Manager1|Selector3~1_combout\) # ((\ADC_Manager1|Selector3~2_combout\ & \ADC_Manager1|main_next_state.waiting_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Selector3~2_combout\,
	datac => \ADC_Manager1|main_next_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Selector3~1_combout\,
	combout => \ADC_Manager1|Selector3~3_combout\);

-- Location: LCFF_X14_Y13_N21
\ADC_Manager1|main_next_state.waiting_bits\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_next_state.waiting_bits~regout\);

-- Location: LCFF_X14_Y13_N1
\ADC_Manager1|main_state.waiting_bits\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|main_next_state.waiting_bits~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.waiting_bits~regout\);

-- Location: LCCOMB_X25_Y4_N12
\ADC_Manager1|bit_counter[6]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[6]~44_combout\ = (\ADC_Manager1|bit_counter\(6) & (\ADC_Manager1|bit_counter[5]~43\ $ (GND))) # (!\ADC_Manager1|bit_counter\(6) & (!\ADC_Manager1|bit_counter[5]~43\ & VCC))
-- \ADC_Manager1|bit_counter[6]~45\ = CARRY((\ADC_Manager1|bit_counter\(6) & !\ADC_Manager1|bit_counter[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(6),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[5]~43\,
	combout => \ADC_Manager1|bit_counter[6]~44_combout\,
	cout => \ADC_Manager1|bit_counter[6]~45\);

-- Location: LCCOMB_X26_Y4_N0
\ADC_Manager1|Selector467~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector467~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(6),
	combout => \ADC_Manager1|Selector467~0_combout\);

-- Location: LCFF_X25_Y4_N13
\ADC_Manager1|bit_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[6]~44_combout\,
	sdata => \ADC_Manager1|Selector467~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(6));

-- Location: LCCOMB_X26_Y4_N30
\ADC_Manager1|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~1_combout\ = (!\ADC_Manager1|bit_counter\(5) & (!\ADC_Manager1|bit_counter\(6) & (!\ADC_Manager1|bit_counter\(7) & \ADC_Manager1|bit_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(5),
	datab => \ADC_Manager1|bit_counter\(6),
	datac => \ADC_Manager1|bit_counter\(7),
	datad => \ADC_Manager1|bit_counter\(4),
	combout => \ADC_Manager1|Equal2~1_combout\);

-- Location: LCCOMB_X25_Y4_N20
\ADC_Manager1|bit_counter[10]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[10]~52_combout\ = (\ADC_Manager1|bit_counter\(10) & (\ADC_Manager1|bit_counter[9]~51\ $ (GND))) # (!\ADC_Manager1|bit_counter\(10) & (!\ADC_Manager1|bit_counter[9]~51\ & VCC))
-- \ADC_Manager1|bit_counter[10]~53\ = CARRY((\ADC_Manager1|bit_counter\(10) & !\ADC_Manager1|bit_counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(10),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[9]~51\,
	combout => \ADC_Manager1|bit_counter[10]~52_combout\,
	cout => \ADC_Manager1|bit_counter[10]~53\);

-- Location: LCCOMB_X26_Y4_N12
\ADC_Manager1|Selector463~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector463~0_combout\ = (\ADC_Manager1|bit_counter\(10) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|bit_counter\(10),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector463~0_combout\);

-- Location: LCFF_X25_Y4_N21
\ADC_Manager1|bit_counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[10]~52_combout\,
	sdata => \ADC_Manager1|Selector463~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(10));

-- Location: LCCOMB_X25_Y4_N16
\ADC_Manager1|bit_counter[8]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[8]~48_combout\ = (\ADC_Manager1|bit_counter\(8) & (\ADC_Manager1|bit_counter[7]~47\ $ (GND))) # (!\ADC_Manager1|bit_counter\(8) & (!\ADC_Manager1|bit_counter[7]~47\ & VCC))
-- \ADC_Manager1|bit_counter[8]~49\ = CARRY((\ADC_Manager1|bit_counter\(8) & !\ADC_Manager1|bit_counter[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(8),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[7]~47\,
	combout => \ADC_Manager1|bit_counter[8]~48_combout\,
	cout => \ADC_Manager1|bit_counter[8]~49\);

-- Location: LCCOMB_X26_Y4_N2
\ADC_Manager1|Selector465~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector465~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(8),
	combout => \ADC_Manager1|Selector465~0_combout\);

-- Location: LCFF_X25_Y4_N17
\ADC_Manager1|bit_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[8]~48_combout\,
	sdata => \ADC_Manager1|Selector465~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(8));

-- Location: LCCOMB_X26_Y4_N24
\ADC_Manager1|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~2_combout\ = (!\ADC_Manager1|bit_counter\(9) & (!\ADC_Manager1|bit_counter\(11) & (!\ADC_Manager1|bit_counter\(10) & !\ADC_Manager1|bit_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(9),
	datab => \ADC_Manager1|bit_counter\(11),
	datac => \ADC_Manager1|bit_counter\(10),
	datad => \ADC_Manager1|bit_counter\(8),
	combout => \ADC_Manager1|Equal2~2_combout\);

-- Location: LCCOMB_X25_Y4_N6
\ADC_Manager1|bit_counter[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[3]~38_combout\ = (\ADC_Manager1|bit_counter\(3) & (!\ADC_Manager1|bit_counter[2]~37\)) # (!\ADC_Manager1|bit_counter\(3) & ((\ADC_Manager1|bit_counter[2]~37\) # (GND)))
-- \ADC_Manager1|bit_counter[3]~39\ = CARRY((!\ADC_Manager1|bit_counter[2]~37\) # (!\ADC_Manager1|bit_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(3),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[2]~37\,
	combout => \ADC_Manager1|bit_counter[3]~38_combout\,
	cout => \ADC_Manager1|bit_counter[3]~39\);

-- Location: LCCOMB_X26_Y4_N14
\ADC_Manager1|Selector470~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector470~0_combout\ = (\ADC_Manager1|bit_counter\(3) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|bit_counter\(3),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector470~0_combout\);

-- Location: LCFF_X25_Y4_N7
\ADC_Manager1|bit_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[3]~38_combout\,
	sdata => \ADC_Manager1|Selector470~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(3));

-- Location: LCCOMB_X26_Y4_N28
\ADC_Manager1|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~0_combout\ = (\ADC_Manager1|bit_counter\(0) & (!\ADC_Manager1|bit_counter\(3) & (!\ADC_Manager1|bit_counter\(2) & \ADC_Manager1|bit_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(0),
	datab => \ADC_Manager1|bit_counter\(3),
	datac => \ADC_Manager1|bit_counter\(2),
	datad => \ADC_Manager1|bit_counter\(1),
	combout => \ADC_Manager1|Equal2~0_combout\);

-- Location: LCCOMB_X26_Y4_N4
\ADC_Manager1|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~4_combout\ = (\ADC_Manager1|Equal2~3_combout\ & (\ADC_Manager1|Equal2~1_combout\ & (\ADC_Manager1|Equal2~2_combout\ & \ADC_Manager1|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal2~3_combout\,
	datab => \ADC_Manager1|Equal2~1_combout\,
	datac => \ADC_Manager1|Equal2~2_combout\,
	datad => \ADC_Manager1|Equal2~0_combout\,
	combout => \ADC_Manager1|Equal2~4_combout\);

-- Location: LCCOMB_X14_Y13_N0
\ADC_Manager1|Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector1~2_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((!\ADC_Manager1|Equal2~4_combout\) # (!\ADC_Manager1|Equal2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Equal2~9_combout\,
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Equal2~4_combout\,
	combout => \ADC_Manager1|Selector1~2_combout\);

-- Location: LCCOMB_X14_Y13_N14
\ADC_Manager1|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector0~0_combout\ = (\ADC_Manager1|main_next_state.read_init_mem~regout\) # ((\ADC_Manager1|Selector4~3_combout\ & (!\ADC_Manager1|ram_counter[0]~31_combout\ & !\ADC_Manager1|Selector1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector4~3_combout\,
	datab => \ADC_Manager1|ram_counter[0]~31_combout\,
	datac => \ADC_Manager1|main_next_state.read_init_mem~regout\,
	datad => \ADC_Manager1|Selector1~2_combout\,
	combout => \ADC_Manager1|Selector0~0_combout\);

-- Location: LCFF_X14_Y13_N15
\ADC_Manager1|main_next_state.read_init_mem\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_next_state.read_init_mem~regout\);

-- Location: LCFF_X14_Y13_N17
\ADC_Manager1|main_state.read_init_mem\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|main_next_state.read_init_mem~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.read_init_mem~regout\);

-- Location: LCCOMB_X4_Y12_N0
\ADC_Manager1|ram_counter[0]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[0]~31_combout\ = (!\ADC_Manager1|Equal0~4_combout\ & !\ADC_Manager1|main_state.read_init_mem~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~4_combout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|ram_counter[0]~31_combout\);

-- Location: LCCOMB_X14_Y13_N30
\ADC_Manager1|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector4~1_combout\ = (\ADC_Manager1|Selector4~0_combout\ & (!\ADC_Manager1|ram_counter[0]~31_combout\ & ((\ADC_Manager1|LessThan5~6_combout\) # (!\ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector4~0_combout\,
	datab => \ADC_Manager1|ram_counter[0]~31_combout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|LessThan5~6_combout\,
	combout => \ADC_Manager1|Selector4~1_combout\);

-- Location: LCCOMB_X21_Y13_N18
\ADC_Manager1|Equal2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~10_combout\ = (\ADC_Manager1|Equal2~9_combout\ & \ADC_Manager1|Equal2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|Equal2~9_combout\,
	datad => \ADC_Manager1|Equal2~4_combout\,
	combout => \ADC_Manager1|Equal2~10_combout\);

-- Location: LCCOMB_X21_Y13_N14
\ADC_Manager1|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector4~2_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|main_next_state.finding_bits~regout\) # (\ADC_Manager1|Equal2~10_combout\)))) # (!\ADC_Manager1|main_state.waiting_bits~regout\ & 
-- (!\ADC_Manager1|Selector4~1_combout\ & (\ADC_Manager1|main_next_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|Selector4~1_combout\,
	datac => \ADC_Manager1|main_next_state.finding_bits~regout\,
	datad => \ADC_Manager1|Equal2~10_combout\,
	combout => \ADC_Manager1|Selector4~2_combout\);

-- Location: LCFF_X21_Y13_N15
\ADC_Manager1|main_next_state.finding_bits\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_next_state.finding_bits~regout\);

-- Location: LCFF_X21_Y13_N11
\ADC_Manager1|main_state.finding_bits\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|main_next_state.finding_bits~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.finding_bits~regout\);

-- Location: LCCOMB_X25_Y5_N6
\ADC_Manager1|Selector473~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector473~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(0),
	combout => \ADC_Manager1|Selector473~0_combout\);

-- Location: LCFF_X25_Y4_N1
\ADC_Manager1|bit_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[0]~32_combout\,
	sdata => \ADC_Manager1|Selector473~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(0));

-- Location: LCCOMB_X25_Y4_N2
\ADC_Manager1|bit_counter[1]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[1]~34_combout\ = (\ADC_Manager1|bit_counter\(1) & (!\ADC_Manager1|bit_counter[0]~33\)) # (!\ADC_Manager1|bit_counter\(1) & ((\ADC_Manager1|bit_counter[0]~33\) # (GND)))
-- \ADC_Manager1|bit_counter[1]~35\ = CARRY((!\ADC_Manager1|bit_counter[0]~33\) # (!\ADC_Manager1|bit_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(1),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[0]~33\,
	combout => \ADC_Manager1|bit_counter[1]~34_combout\,
	cout => \ADC_Manager1|bit_counter[1]~35\);

-- Location: LCCOMB_X26_Y4_N6
\ADC_Manager1|Selector472~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector472~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(1),
	combout => \ADC_Manager1|Selector472~0_combout\);

-- Location: LCFF_X25_Y4_N3
\ADC_Manager1|bit_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[1]~34_combout\,
	sdata => \ADC_Manager1|Selector472~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(1));

-- Location: LCCOMB_X25_Y4_N4
\ADC_Manager1|bit_counter[2]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[2]~36_combout\ = (\ADC_Manager1|bit_counter\(2) & (\ADC_Manager1|bit_counter[1]~35\ $ (GND))) # (!\ADC_Manager1|bit_counter\(2) & (!\ADC_Manager1|bit_counter[1]~35\ & VCC))
-- \ADC_Manager1|bit_counter[2]~37\ = CARRY((\ADC_Manager1|bit_counter\(2) & !\ADC_Manager1|bit_counter[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(2),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[1]~35\,
	combout => \ADC_Manager1|bit_counter[2]~36_combout\,
	cout => \ADC_Manager1|bit_counter[2]~37\);

-- Location: LCCOMB_X26_Y4_N8
\ADC_Manager1|Selector471~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector471~0_combout\ = (\ADC_Manager1|bit_counter\(2) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|bit_counter\(2),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector471~0_combout\);

-- Location: LCFF_X25_Y4_N5
\ADC_Manager1|bit_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[2]~36_combout\,
	sdata => \ADC_Manager1|Selector471~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(2));

-- Location: LCCOMB_X25_Y4_N8
\ADC_Manager1|bit_counter[4]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[4]~40_combout\ = (\ADC_Manager1|bit_counter\(4) & (\ADC_Manager1|bit_counter[3]~39\ $ (GND))) # (!\ADC_Manager1|bit_counter\(4) & (!\ADC_Manager1|bit_counter[3]~39\ & VCC))
-- \ADC_Manager1|bit_counter[4]~41\ = CARRY((\ADC_Manager1|bit_counter\(4) & !\ADC_Manager1|bit_counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(4),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[3]~39\,
	combout => \ADC_Manager1|bit_counter[4]~40_combout\,
	cout => \ADC_Manager1|bit_counter[4]~41\);

-- Location: LCCOMB_X26_Y4_N20
\ADC_Manager1|Selector469~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector469~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(4),
	combout => \ADC_Manager1|Selector469~0_combout\);

-- Location: LCFF_X25_Y4_N9
\ADC_Manager1|bit_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[4]~40_combout\,
	sdata => \ADC_Manager1|Selector469~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(4));

-- Location: LCCOMB_X25_Y4_N14
\ADC_Manager1|bit_counter[7]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[7]~46_combout\ = (\ADC_Manager1|bit_counter\(7) & (!\ADC_Manager1|bit_counter[6]~45\)) # (!\ADC_Manager1|bit_counter\(7) & ((\ADC_Manager1|bit_counter[6]~45\) # (GND)))
-- \ADC_Manager1|bit_counter[7]~47\ = CARRY((!\ADC_Manager1|bit_counter[6]~45\) # (!\ADC_Manager1|bit_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(7),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[6]~45\,
	combout => \ADC_Manager1|bit_counter[7]~46_combout\,
	cout => \ADC_Manager1|bit_counter[7]~47\);

-- Location: LCCOMB_X25_Y5_N16
\ADC_Manager1|Selector466~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector466~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|bit_counter\(7),
	combout => \ADC_Manager1|Selector466~0_combout\);

-- Location: LCFF_X25_Y4_N15
\ADC_Manager1|bit_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[7]~46_combout\,
	sdata => \ADC_Manager1|Selector466~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(7));

-- Location: LCCOMB_X25_Y4_N18
\ADC_Manager1|bit_counter[9]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[9]~50_combout\ = (\ADC_Manager1|bit_counter\(9) & (!\ADC_Manager1|bit_counter[8]~49\)) # (!\ADC_Manager1|bit_counter\(9) & ((\ADC_Manager1|bit_counter[8]~49\) # (GND)))
-- \ADC_Manager1|bit_counter[9]~51\ = CARRY((!\ADC_Manager1|bit_counter[8]~49\) # (!\ADC_Manager1|bit_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(9),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[8]~49\,
	combout => \ADC_Manager1|bit_counter[9]~50_combout\,
	cout => \ADC_Manager1|bit_counter[9]~51\);

-- Location: LCCOMB_X25_Y5_N10
\ADC_Manager1|Selector464~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector464~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(9),
	combout => \ADC_Manager1|Selector464~0_combout\);

-- Location: LCFF_X25_Y4_N19
\ADC_Manager1|bit_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[9]~50_combout\,
	sdata => \ADC_Manager1|Selector464~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(9));

-- Location: LCCOMB_X25_Y4_N22
\ADC_Manager1|bit_counter[11]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[11]~54_combout\ = (\ADC_Manager1|bit_counter\(11) & (!\ADC_Manager1|bit_counter[10]~53\)) # (!\ADC_Manager1|bit_counter\(11) & ((\ADC_Manager1|bit_counter[10]~53\) # (GND)))
-- \ADC_Manager1|bit_counter[11]~55\ = CARRY((!\ADC_Manager1|bit_counter[10]~53\) # (!\ADC_Manager1|bit_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(11),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[10]~53\,
	combout => \ADC_Manager1|bit_counter[11]~54_combout\,
	cout => \ADC_Manager1|bit_counter[11]~55\);

-- Location: LCCOMB_X26_Y4_N10
\ADC_Manager1|Selector462~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector462~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(11),
	combout => \ADC_Manager1|Selector462~0_combout\);

-- Location: LCFF_X25_Y4_N23
\ADC_Manager1|bit_counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[11]~54_combout\,
	sdata => \ADC_Manager1|Selector462~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(11));

-- Location: LCCOMB_X25_Y4_N26
\ADC_Manager1|bit_counter[13]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[13]~58_combout\ = (\ADC_Manager1|bit_counter\(13) & (!\ADC_Manager1|bit_counter[12]~57\)) # (!\ADC_Manager1|bit_counter\(13) & ((\ADC_Manager1|bit_counter[12]~57\) # (GND)))
-- \ADC_Manager1|bit_counter[13]~59\ = CARRY((!\ADC_Manager1|bit_counter[12]~57\) # (!\ADC_Manager1|bit_counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(13),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[12]~57\,
	combout => \ADC_Manager1|bit_counter[13]~58_combout\,
	cout => \ADC_Manager1|bit_counter[13]~59\);

-- Location: LCCOMB_X26_Y4_N16
\ADC_Manager1|Selector460~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector460~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(13),
	combout => \ADC_Manager1|Selector460~0_combout\);

-- Location: LCFF_X25_Y4_N27
\ADC_Manager1|bit_counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[13]~58_combout\,
	sdata => \ADC_Manager1|Selector460~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(13));

-- Location: LCCOMB_X25_Y4_N28
\ADC_Manager1|bit_counter[14]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[14]~60_combout\ = (\ADC_Manager1|bit_counter\(14) & (\ADC_Manager1|bit_counter[13]~59\ $ (GND))) # (!\ADC_Manager1|bit_counter\(14) & (!\ADC_Manager1|bit_counter[13]~59\ & VCC))
-- \ADC_Manager1|bit_counter[14]~61\ = CARRY((\ADC_Manager1|bit_counter\(14) & !\ADC_Manager1|bit_counter[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(14),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[13]~59\,
	combout => \ADC_Manager1|bit_counter[14]~60_combout\,
	cout => \ADC_Manager1|bit_counter[14]~61\);

-- Location: LCCOMB_X26_Y4_N26
\ADC_Manager1|Selector459~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector459~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(14),
	combout => \ADC_Manager1|Selector459~0_combout\);

-- Location: LCFF_X25_Y4_N29
\ADC_Manager1|bit_counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[14]~60_combout\,
	sdata => \ADC_Manager1|Selector459~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(14));

-- Location: LCCOMB_X25_Y4_N30
\ADC_Manager1|bit_counter[15]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[15]~62_combout\ = (\ADC_Manager1|bit_counter\(15) & (!\ADC_Manager1|bit_counter[14]~61\)) # (!\ADC_Manager1|bit_counter\(15) & ((\ADC_Manager1|bit_counter[14]~61\) # (GND)))
-- \ADC_Manager1|bit_counter[15]~63\ = CARRY((!\ADC_Manager1|bit_counter[14]~61\) # (!\ADC_Manager1|bit_counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(15),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[14]~61\,
	combout => \ADC_Manager1|bit_counter[15]~62_combout\,
	cout => \ADC_Manager1|bit_counter[15]~63\);

-- Location: LCCOMB_X24_Y4_N4
\ADC_Manager1|Selector458~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector458~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(15),
	combout => \ADC_Manager1|Selector458~0_combout\);

-- Location: LCFF_X25_Y4_N31
\ADC_Manager1|bit_counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[15]~62_combout\,
	sdata => \ADC_Manager1|Selector458~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(15));

-- Location: LCCOMB_X25_Y3_N0
\ADC_Manager1|bit_counter[16]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[16]~64_combout\ = (\ADC_Manager1|bit_counter\(16) & (\ADC_Manager1|bit_counter[15]~63\ $ (GND))) # (!\ADC_Manager1|bit_counter\(16) & (!\ADC_Manager1|bit_counter[15]~63\ & VCC))
-- \ADC_Manager1|bit_counter[16]~65\ = CARRY((\ADC_Manager1|bit_counter\(16) & !\ADC_Manager1|bit_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(16),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[15]~63\,
	combout => \ADC_Manager1|bit_counter[16]~64_combout\,
	cout => \ADC_Manager1|bit_counter[16]~65\);

-- Location: LCCOMB_X25_Y5_N26
\ADC_Manager1|Selector457~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector457~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(16),
	combout => \ADC_Manager1|Selector457~0_combout\);

-- Location: LCFF_X25_Y3_N1
\ADC_Manager1|bit_counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[16]~64_combout\,
	sdata => \ADC_Manager1|Selector457~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(16));

-- Location: LCCOMB_X25_Y3_N2
\ADC_Manager1|bit_counter[17]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[17]~66_combout\ = (\ADC_Manager1|bit_counter\(17) & (!\ADC_Manager1|bit_counter[16]~65\)) # (!\ADC_Manager1|bit_counter\(17) & ((\ADC_Manager1|bit_counter[16]~65\) # (GND)))
-- \ADC_Manager1|bit_counter[17]~67\ = CARRY((!\ADC_Manager1|bit_counter[16]~65\) # (!\ADC_Manager1|bit_counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(17),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[16]~65\,
	combout => \ADC_Manager1|bit_counter[17]~66_combout\,
	cout => \ADC_Manager1|bit_counter[17]~67\);

-- Location: LCCOMB_X25_Y5_N20
\ADC_Manager1|Selector456~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector456~0_combout\ = (\ADC_Manager1|bit_counter\(17) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(17),
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector456~0_combout\);

-- Location: LCFF_X25_Y3_N3
\ADC_Manager1|bit_counter[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[17]~66_combout\,
	sdata => \ADC_Manager1|Selector456~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(17));

-- Location: LCCOMB_X25_Y3_N4
\ADC_Manager1|bit_counter[18]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[18]~68_combout\ = (\ADC_Manager1|bit_counter\(18) & (\ADC_Manager1|bit_counter[17]~67\ $ (GND))) # (!\ADC_Manager1|bit_counter\(18) & (!\ADC_Manager1|bit_counter[17]~67\ & VCC))
-- \ADC_Manager1|bit_counter[18]~69\ = CARRY((\ADC_Manager1|bit_counter\(18) & !\ADC_Manager1|bit_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(18),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[17]~67\,
	combout => \ADC_Manager1|bit_counter[18]~68_combout\,
	cout => \ADC_Manager1|bit_counter[18]~69\);

-- Location: LCCOMB_X25_Y5_N22
\ADC_Manager1|Selector455~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector455~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|bit_counter\(18),
	combout => \ADC_Manager1|Selector455~0_combout\);

-- Location: LCFF_X25_Y3_N5
\ADC_Manager1|bit_counter[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[18]~68_combout\,
	sdata => \ADC_Manager1|Selector455~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(18));

-- Location: LCCOMB_X25_Y3_N8
\ADC_Manager1|bit_counter[20]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[20]~72_combout\ = (\ADC_Manager1|bit_counter\(20) & (\ADC_Manager1|bit_counter[19]~71\ $ (GND))) # (!\ADC_Manager1|bit_counter\(20) & (!\ADC_Manager1|bit_counter[19]~71\ & VCC))
-- \ADC_Manager1|bit_counter[20]~73\ = CARRY((\ADC_Manager1|bit_counter\(20) & !\ADC_Manager1|bit_counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(20),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[19]~71\,
	combout => \ADC_Manager1|bit_counter[20]~72_combout\,
	cout => \ADC_Manager1|bit_counter[20]~73\);

-- Location: LCCOMB_X24_Y3_N0
\ADC_Manager1|Selector453~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector453~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|bit_counter\(20),
	combout => \ADC_Manager1|Selector453~0_combout\);

-- Location: LCFF_X25_Y3_N9
\ADC_Manager1|bit_counter[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[20]~72_combout\,
	sdata => \ADC_Manager1|Selector453~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(20));

-- Location: LCCOMB_X25_Y3_N14
\ADC_Manager1|bit_counter[23]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[23]~78_combout\ = (\ADC_Manager1|bit_counter\(23) & (!\ADC_Manager1|bit_counter[22]~77\)) # (!\ADC_Manager1|bit_counter\(23) & ((\ADC_Manager1|bit_counter[22]~77\) # (GND)))
-- \ADC_Manager1|bit_counter[23]~79\ = CARRY((!\ADC_Manager1|bit_counter[22]~77\) # (!\ADC_Manager1|bit_counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(23),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[22]~77\,
	combout => \ADC_Manager1|bit_counter[23]~78_combout\,
	cout => \ADC_Manager1|bit_counter[23]~79\);

-- Location: LCCOMB_X24_Y3_N22
\ADC_Manager1|Selector450~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector450~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|bit_counter\(23),
	combout => \ADC_Manager1|Selector450~0_combout\);

-- Location: LCFF_X25_Y3_N15
\ADC_Manager1|bit_counter[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[23]~78_combout\,
	sdata => \ADC_Manager1|Selector450~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(23));

-- Location: LCCOMB_X25_Y3_N16
\ADC_Manager1|bit_counter[24]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[24]~80_combout\ = (\ADC_Manager1|bit_counter\(24) & (\ADC_Manager1|bit_counter[23]~79\ $ (GND))) # (!\ADC_Manager1|bit_counter\(24) & (!\ADC_Manager1|bit_counter[23]~79\ & VCC))
-- \ADC_Manager1|bit_counter[24]~81\ = CARRY((\ADC_Manager1|bit_counter\(24) & !\ADC_Manager1|bit_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(24),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[23]~79\,
	combout => \ADC_Manager1|bit_counter[24]~80_combout\,
	cout => \ADC_Manager1|bit_counter[24]~81\);

-- Location: LCCOMB_X25_Y3_N18
\ADC_Manager1|bit_counter[25]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[25]~82_combout\ = (\ADC_Manager1|bit_counter\(25) & (!\ADC_Manager1|bit_counter[24]~81\)) # (!\ADC_Manager1|bit_counter\(25) & ((\ADC_Manager1|bit_counter[24]~81\) # (GND)))
-- \ADC_Manager1|bit_counter[25]~83\ = CARRY((!\ADC_Manager1|bit_counter[24]~81\) # (!\ADC_Manager1|bit_counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(25),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[24]~81\,
	combout => \ADC_Manager1|bit_counter[25]~82_combout\,
	cout => \ADC_Manager1|bit_counter[25]~83\);

-- Location: LCCOMB_X24_Y3_N2
\ADC_Manager1|Selector448~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector448~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(25),
	combout => \ADC_Manager1|Selector448~0_combout\);

-- Location: LCFF_X25_Y3_N19
\ADC_Manager1|bit_counter[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[25]~82_combout\,
	sdata => \ADC_Manager1|Selector448~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(25));

-- Location: LCCOMB_X24_Y3_N28
\ADC_Manager1|Selector449~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector449~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|bit_counter\(24),
	combout => \ADC_Manager1|Selector449~0_combout\);

-- Location: LCFF_X25_Y3_N17
\ADC_Manager1|bit_counter[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[24]~80_combout\,
	sdata => \ADC_Manager1|Selector449~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(24));

-- Location: LCCOMB_X25_Y3_N20
\ADC_Manager1|bit_counter[26]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[26]~84_combout\ = (\ADC_Manager1|bit_counter\(26) & (\ADC_Manager1|bit_counter[25]~83\ $ (GND))) # (!\ADC_Manager1|bit_counter\(26) & (!\ADC_Manager1|bit_counter[25]~83\ & VCC))
-- \ADC_Manager1|bit_counter[26]~85\ = CARRY((\ADC_Manager1|bit_counter\(26) & !\ADC_Manager1|bit_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(26),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[25]~83\,
	combout => \ADC_Manager1|bit_counter[26]~84_combout\,
	cout => \ADC_Manager1|bit_counter[26]~85\);

-- Location: LCCOMB_X24_Y3_N4
\ADC_Manager1|Selector447~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector447~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(26),
	combout => \ADC_Manager1|Selector447~0_combout\);

-- Location: LCFF_X25_Y3_N21
\ADC_Manager1|bit_counter[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[26]~84_combout\,
	sdata => \ADC_Manager1|Selector447~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(26));

-- Location: LCCOMB_X24_Y3_N26
\ADC_Manager1|Equal2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~7_combout\ = (!\ADC_Manager1|bit_counter\(27) & (!\ADC_Manager1|bit_counter\(25) & (!\ADC_Manager1|bit_counter\(24) & !\ADC_Manager1|bit_counter\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(27),
	datab => \ADC_Manager1|bit_counter\(25),
	datac => \ADC_Manager1|bit_counter\(24),
	datad => \ADC_Manager1|bit_counter\(26),
	combout => \ADC_Manager1|Equal2~7_combout\);

-- Location: LCCOMB_X25_Y3_N22
\ADC_Manager1|bit_counter[27]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[27]~86_combout\ = (\ADC_Manager1|bit_counter\(27) & (!\ADC_Manager1|bit_counter[26]~85\)) # (!\ADC_Manager1|bit_counter\(27) & ((\ADC_Manager1|bit_counter[26]~85\) # (GND)))
-- \ADC_Manager1|bit_counter[27]~87\ = CARRY((!\ADC_Manager1|bit_counter[26]~85\) # (!\ADC_Manager1|bit_counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(27),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[26]~85\,
	combout => \ADC_Manager1|bit_counter[27]~86_combout\,
	cout => \ADC_Manager1|bit_counter[27]~87\);

-- Location: LCCOMB_X24_Y3_N18
\ADC_Manager1|Selector446~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector446~0_combout\ = (\ADC_Manager1|bit_counter\(27) & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(27),
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector446~0_combout\);

-- Location: LCFF_X25_Y3_N23
\ADC_Manager1|bit_counter[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[27]~86_combout\,
	sdata => \ADC_Manager1|Selector446~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(27));

-- Location: LCCOMB_X25_Y3_N24
\ADC_Manager1|bit_counter[28]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[28]~88_combout\ = (\ADC_Manager1|bit_counter\(28) & (\ADC_Manager1|bit_counter[27]~87\ $ (GND))) # (!\ADC_Manager1|bit_counter\(28) & (!\ADC_Manager1|bit_counter[27]~87\ & VCC))
-- \ADC_Manager1|bit_counter[28]~89\ = CARRY((\ADC_Manager1|bit_counter\(28) & !\ADC_Manager1|bit_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(28),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[27]~87\,
	combout => \ADC_Manager1|bit_counter[28]~88_combout\,
	cout => \ADC_Manager1|bit_counter[28]~89\);

-- Location: LCCOMB_X25_Y3_N26
\ADC_Manager1|bit_counter[29]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|bit_counter[29]~90_combout\ = (\ADC_Manager1|bit_counter\(29) & (!\ADC_Manager1|bit_counter[28]~89\)) # (!\ADC_Manager1|bit_counter\(29) & ((\ADC_Manager1|bit_counter[28]~89\) # (GND)))
-- \ADC_Manager1|bit_counter[29]~91\ = CARRY((!\ADC_Manager1|bit_counter[28]~89\) # (!\ADC_Manager1|bit_counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(29),
	datad => VCC,
	cin => \ADC_Manager1|bit_counter[28]~89\,
	combout => \ADC_Manager1|bit_counter[29]~90_combout\,
	cout => \ADC_Manager1|bit_counter[29]~91\);

-- Location: LCCOMB_X24_Y3_N10
\ADC_Manager1|Selector444~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector444~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|bit_counter\(29),
	combout => \ADC_Manager1|Selector444~0_combout\);

-- Location: LCFF_X25_Y3_N27
\ADC_Manager1|bit_counter[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[29]~90_combout\,
	sdata => \ADC_Manager1|Selector444~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(29));

-- Location: LCCOMB_X24_Y3_N20
\ADC_Manager1|Selector443~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector443~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(30),
	combout => \ADC_Manager1|Selector443~0_combout\);

-- Location: LCFF_X25_Y3_N29
\ADC_Manager1|bit_counter[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[30]~92_combout\,
	sdata => \ADC_Manager1|Selector443~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(30));

-- Location: LCCOMB_X24_Y3_N24
\ADC_Manager1|Selector445~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector445~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|bit_counter\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|bit_counter\(28),
	combout => \ADC_Manager1|Selector445~0_combout\);

-- Location: LCFF_X25_Y3_N25
\ADC_Manager1|bit_counter[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|bit_counter[28]~88_combout\,
	sdata => \ADC_Manager1|Selector445~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(28));

-- Location: LCCOMB_X24_Y3_N8
\ADC_Manager1|Equal2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~8_combout\ = (!\ADC_Manager1|bit_counter\(31) & (!\ADC_Manager1|bit_counter\(30) & (!\ADC_Manager1|bit_counter\(29) & !\ADC_Manager1|bit_counter\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(31),
	datab => \ADC_Manager1|bit_counter\(30),
	datac => \ADC_Manager1|bit_counter\(29),
	datad => \ADC_Manager1|bit_counter\(28),
	combout => \ADC_Manager1|Equal2~8_combout\);

-- Location: LCCOMB_X25_Y5_N8
\ADC_Manager1|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~5_combout\ = (!\ADC_Manager1|bit_counter\(19) & (!\ADC_Manager1|bit_counter\(17) & (!\ADC_Manager1|bit_counter\(18) & !\ADC_Manager1|bit_counter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(19),
	datab => \ADC_Manager1|bit_counter\(17),
	datac => \ADC_Manager1|bit_counter\(18),
	datad => \ADC_Manager1|bit_counter\(16),
	combout => \ADC_Manager1|Equal2~5_combout\);

-- Location: LCCOMB_X24_Y3_N14
\ADC_Manager1|Equal2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~9_combout\ = (\ADC_Manager1|Equal2~6_combout\ & (\ADC_Manager1|Equal2~7_combout\ & (\ADC_Manager1|Equal2~8_combout\ & \ADC_Manager1|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal2~6_combout\,
	datab => \ADC_Manager1|Equal2~7_combout\,
	datac => \ADC_Manager1|Equal2~8_combout\,
	datad => \ADC_Manager1|Equal2~5_combout\,
	combout => \ADC_Manager1|Equal2~9_combout\);

-- Location: LCCOMB_X14_Y13_N18
\ADC_Manager1|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector1~0_combout\ = (\ADC_Manager1|Selector4~3_combout\ & (((\ADC_Manager1|Equal2~9_combout\ & \ADC_Manager1|Equal2~4_combout\)) # (!\ADC_Manager1|main_state.waiting_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector4~3_combout\,
	datab => \ADC_Manager1|Equal2~9_combout\,
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Equal2~4_combout\,
	combout => \ADC_Manager1|Selector1~0_combout\);

-- Location: LCCOMB_X14_Y13_N8
\ADC_Manager1|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector1~1_combout\ = (\ADC_Manager1|main_next_state.finding_preambule~regout\ & (((!\ADC_Manager1|main_state.read_init_mem~regout\) # (!\ADC_Manager1|Selector1~0_combout\)))) # (!\ADC_Manager1|main_next_state.finding_preambule~regout\ & 
-- (\ADC_Manager1|Equal0~4_combout\ & ((!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~4_combout\,
	datab => \ADC_Manager1|Selector1~0_combout\,
	datac => \ADC_Manager1|main_next_state.finding_preambule~regout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Selector1~1_combout\);

-- Location: LCFF_X14_Y13_N9
\ADC_Manager1|main_next_state.finding_preambule\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_next_state.finding_preambule~regout\);

-- Location: LCFF_X14_Y13_N29
\ADC_Manager1|main_state.finding_preambule\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|main_next_state.finding_preambule~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.finding_preambule~regout\);

-- Location: LCCOMB_X18_Y6_N22
\corr_long|first_part~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|first_part~0_combout\ = (!\corr_long|first_part~regout\ & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \corr_long|first_part~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|first_part~0_combout\);

-- Location: LCFF_X18_Y6_N23
\corr_long|first_part\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|first_part~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|first_part~regout\);

-- Location: LCCOMB_X9_Y10_N20
\corr_long|output_int~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~11_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & ((\corr_long|Add24~22_combout\))) # (!\corr_long|first_part~regout\ & (\corr_long|Add23~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \corr_long|first_part~regout\,
	datac => \corr_long|Add23~22_combout\,
	datad => \corr_long|Add24~22_combout\,
	combout => \corr_long|output_int~11_combout\);

-- Location: LCFF_X9_Y10_N21
\corr_long|output_int[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(11));

-- Location: LCCOMB_X2_Y3_N28
\ADC_Manager1|c_00_value[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_00_value[11]~feeder_combout\ = \corr_long|output_int\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(11),
	combout => \ADC_Manager1|c_00_value[11]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N20
\ADC_Manager1|c_00_value[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_00_value[11]~0_combout\ = (!\ADC_Manager1|c_short_func_input_index\(0) & \ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|c_00_value[11]~0_combout\);

-- Location: LCCOMB_X21_Y11_N26
\ADC_Manager1|c_00_value[11]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_00_value[11]~1_combout\ = (!\ADC_Manager1|c_short_func_input_index\(2) & (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_00_value[11]~0_combout\ & \ADC_Manager1|c_short_func_input_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_00_value[11]~0_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|c_00_value[11]~1_combout\);

-- Location: LCFF_X2_Y3_N29
\ADC_Manager1|c_00_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_00_value[11]~feeder_combout\,
	ena => \ADC_Manager1|c_00_value[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(11));

-- Location: LCCOMB_X21_Y11_N8
\ADC_Manager1|c_01_value[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_01_value[11]~0_combout\ = (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_00_value[11]~0_combout\ & !\ADC_Manager1|c_short_func_input_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_00_value[11]~0_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|c_01_value[11]~0_combout\);

-- Location: LCFF_X3_Y2_N25
\ADC_Manager1|c_01_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(11),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(11));

-- Location: LCCOMB_X9_Y10_N6
\corr_long|output_int~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~10_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & (\corr_long|Add24~20_combout\)) # (!\corr_long|first_part~regout\ & ((\corr_long|Add23~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \corr_long|first_part~regout\,
	datac => \corr_long|Add24~20_combout\,
	datad => \corr_long|Add23~20_combout\,
	combout => \corr_long|output_int~10_combout\);

-- Location: LCFF_X9_Y10_N7
\corr_long|output_int[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(10));

-- Location: LCCOMB_X5_Y3_N12
\ADC_Manager1|c_00_value[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_00_value[10]~feeder_combout\ = \corr_long|output_int\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(10),
	combout => \ADC_Manager1|c_00_value[10]~feeder_combout\);

-- Location: LCFF_X5_Y3_N13
\ADC_Manager1|c_00_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_00_value[10]~feeder_combout\,
	ena => \ADC_Manager1|c_00_value[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(10));

-- Location: LCFF_X4_Y3_N29
\ADC_Manager1|c_00_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(9),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(9));

-- Location: LCCOMB_X10_Y11_N4
\corr_long|output_int~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~8_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & ((\corr_long|Add24~16_combout\))) # (!\corr_long|first_part~regout\ & (\corr_long|Add23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \corr_long|first_part~regout\,
	datac => \corr_long|Add23~16_combout\,
	datad => \corr_long|Add24~16_combout\,
	combout => \corr_long|output_int~8_combout\);

-- Location: LCFF_X10_Y11_N5
\corr_long|output_int[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(8));

-- Location: LCFF_X5_Y3_N27
\ADC_Manager1|c_00_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(8),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(8));

-- Location: LCFF_X1_Y3_N15
\ADC_Manager1|c_01_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(7),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(7));

-- Location: LCCOMB_X10_Y11_N8
\corr_long|output_int~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~6_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & (\corr_long|Add24~12_combout\)) # (!\corr_long|first_part~regout\ & ((\corr_long|Add23~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \corr_long|first_part~regout\,
	datac => \corr_long|Add24~12_combout\,
	datad => \corr_long|Add23~12_combout\,
	combout => \corr_long|output_int~6_combout\);

-- Location: LCFF_X10_Y11_N9
\corr_long|output_int[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(6));

-- Location: LCCOMB_X5_Y3_N18
\ADC_Manager1|c_00_value[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_00_value[6]~feeder_combout\ = \corr_long|output_int\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(6),
	combout => \ADC_Manager1|c_00_value[6]~feeder_combout\);

-- Location: LCFF_X5_Y3_N19
\ADC_Manager1|c_00_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_00_value[6]~feeder_combout\,
	ena => \ADC_Manager1|c_00_value[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(6));

-- Location: LCCOMB_X10_Y11_N2
\corr_long|output_int~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~5_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & ((\corr_long|Add24~10_combout\))) # (!\corr_long|first_part~regout\ & (\corr_long|Add23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \corr_long|first_part~regout\,
	datac => \corr_long|Add23~10_combout\,
	datad => \corr_long|Add24~10_combout\,
	combout => \corr_long|output_int~5_combout\);

-- Location: LCFF_X10_Y11_N3
\corr_long|output_int[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(5));

-- Location: LCFF_X4_Y3_N27
\ADC_Manager1|c_00_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(5),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(5));

-- Location: LCCOMB_X10_Y11_N0
\corr_long|output_int~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~4_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & (\corr_long|Add24~8_combout\)) # (!\corr_long|first_part~regout\ & ((\corr_long|Add23~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \corr_long|first_part~regout\,
	datac => \corr_long|Add24~8_combout\,
	datad => \corr_long|Add23~8_combout\,
	combout => \corr_long|output_int~4_combout\);

-- Location: LCFF_X10_Y11_N1
\corr_long|output_int[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(4));

-- Location: LCFF_X4_Y3_N19
\ADC_Manager1|c_00_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(4),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(4));

-- Location: LCCOMB_X12_Y11_N0
\corr_long|output_int~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~3_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & ((\corr_long|Add24~6_combout\))) # (!\corr_long|first_part~regout\ & (\corr_long|Add23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add23~6_combout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \corr_long|Add24~6_combout\,
	datad => \corr_long|first_part~regout\,
	combout => \corr_long|output_int~3_combout\);

-- Location: LCFF_X12_Y11_N1
\corr_long|output_int[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(3));

-- Location: LCFF_X5_Y3_N17
\ADC_Manager1|c_00_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(3),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(3));

-- Location: LCCOMB_X5_Y3_N30
\ADC_Manager1|c_00_value[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_00_value[2]~feeder_combout\ = \corr_long|output_int\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(2),
	combout => \ADC_Manager1|c_00_value[2]~feeder_combout\);

-- Location: LCFF_X5_Y3_N31
\ADC_Manager1|c_00_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_00_value[2]~feeder_combout\,
	ena => \ADC_Manager1|c_00_value[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(2));

-- Location: LCFF_X4_Y3_N23
\ADC_Manager1|c_00_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(1),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(1));

-- Location: LCCOMB_X1_Y3_N0
\ADC_Manager1|c_01_value[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_01_value[0]~feeder_combout\ = \corr_long|output_int\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(0),
	combout => \ADC_Manager1|c_01_value[0]~feeder_combout\);

-- Location: LCFF_X1_Y3_N1
\ADC_Manager1|c_01_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_01_value[0]~feeder_combout\,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(0));

-- Location: LCCOMB_X1_Y3_N2
\ADC_Manager1|LessThan14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~1_cout\ = CARRY((\ADC_Manager1|c_00_value\(0) & !\ADC_Manager1|c_01_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(0),
	datab => \ADC_Manager1|c_01_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan14~1_cout\);

-- Location: LCCOMB_X1_Y3_N4
\ADC_Manager1|LessThan14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~3_cout\ = CARRY((\ADC_Manager1|c_01_value\(1) & ((!\ADC_Manager1|LessThan14~1_cout\) # (!\ADC_Manager1|c_00_value\(1)))) # (!\ADC_Manager1|c_01_value\(1) & (!\ADC_Manager1|c_00_value\(1) & !\ADC_Manager1|LessThan14~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(1),
	datab => \ADC_Manager1|c_00_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~1_cout\,
	cout => \ADC_Manager1|LessThan14~3_cout\);

-- Location: LCCOMB_X1_Y3_N6
\ADC_Manager1|LessThan14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~5_cout\ = CARRY((\ADC_Manager1|c_01_value\(2) & (\ADC_Manager1|c_00_value\(2) & !\ADC_Manager1|LessThan14~3_cout\)) # (!\ADC_Manager1|c_01_value\(2) & ((\ADC_Manager1|c_00_value\(2)) # (!\ADC_Manager1|LessThan14~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(2),
	datab => \ADC_Manager1|c_00_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~3_cout\,
	cout => \ADC_Manager1|LessThan14~5_cout\);

-- Location: LCCOMB_X1_Y3_N8
\ADC_Manager1|LessThan14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~7_cout\ = CARRY((\ADC_Manager1|c_01_value\(3) & ((!\ADC_Manager1|LessThan14~5_cout\) # (!\ADC_Manager1|c_00_value\(3)))) # (!\ADC_Manager1|c_01_value\(3) & (!\ADC_Manager1|c_00_value\(3) & !\ADC_Manager1|LessThan14~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(3),
	datab => \ADC_Manager1|c_00_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~5_cout\,
	cout => \ADC_Manager1|LessThan14~7_cout\);

-- Location: LCCOMB_X1_Y3_N10
\ADC_Manager1|LessThan14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~9_cout\ = CARRY((\ADC_Manager1|c_01_value\(4) & (\ADC_Manager1|c_00_value\(4) & !\ADC_Manager1|LessThan14~7_cout\)) # (!\ADC_Manager1|c_01_value\(4) & ((\ADC_Manager1|c_00_value\(4)) # (!\ADC_Manager1|LessThan14~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(4),
	datab => \ADC_Manager1|c_00_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~7_cout\,
	cout => \ADC_Manager1|LessThan14~9_cout\);

-- Location: LCCOMB_X1_Y3_N12
\ADC_Manager1|LessThan14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~11_cout\ = CARRY((\ADC_Manager1|c_01_value\(5) & ((!\ADC_Manager1|LessThan14~9_cout\) # (!\ADC_Manager1|c_00_value\(5)))) # (!\ADC_Manager1|c_01_value\(5) & (!\ADC_Manager1|c_00_value\(5) & !\ADC_Manager1|LessThan14~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(5),
	datab => \ADC_Manager1|c_00_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~9_cout\,
	cout => \ADC_Manager1|LessThan14~11_cout\);

-- Location: LCCOMB_X1_Y3_N14
\ADC_Manager1|LessThan14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~13_cout\ = CARRY((\ADC_Manager1|c_01_value\(6) & (\ADC_Manager1|c_00_value\(6) & !\ADC_Manager1|LessThan14~11_cout\)) # (!\ADC_Manager1|c_01_value\(6) & ((\ADC_Manager1|c_00_value\(6)) # (!\ADC_Manager1|LessThan14~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(6),
	datab => \ADC_Manager1|c_00_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~11_cout\,
	cout => \ADC_Manager1|LessThan14~13_cout\);

-- Location: LCCOMB_X1_Y3_N16
\ADC_Manager1|LessThan14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~15_cout\ = CARRY((\ADC_Manager1|c_00_value\(7) & (\ADC_Manager1|c_01_value\(7) & !\ADC_Manager1|LessThan14~13_cout\)) # (!\ADC_Manager1|c_00_value\(7) & ((\ADC_Manager1|c_01_value\(7)) # (!\ADC_Manager1|LessThan14~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(7),
	datab => \ADC_Manager1|c_01_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~13_cout\,
	cout => \ADC_Manager1|LessThan14~15_cout\);

-- Location: LCCOMB_X1_Y3_N18
\ADC_Manager1|LessThan14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~17_cout\ = CARRY((\ADC_Manager1|c_01_value\(8) & (\ADC_Manager1|c_00_value\(8) & !\ADC_Manager1|LessThan14~15_cout\)) # (!\ADC_Manager1|c_01_value\(8) & ((\ADC_Manager1|c_00_value\(8)) # (!\ADC_Manager1|LessThan14~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(8),
	datab => \ADC_Manager1|c_00_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~15_cout\,
	cout => \ADC_Manager1|LessThan14~17_cout\);

-- Location: LCCOMB_X1_Y3_N20
\ADC_Manager1|LessThan14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~19_cout\ = CARRY((\ADC_Manager1|c_01_value\(9) & ((!\ADC_Manager1|LessThan14~17_cout\) # (!\ADC_Manager1|c_00_value\(9)))) # (!\ADC_Manager1|c_01_value\(9) & (!\ADC_Manager1|c_00_value\(9) & !\ADC_Manager1|LessThan14~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(9),
	datab => \ADC_Manager1|c_00_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~17_cout\,
	cout => \ADC_Manager1|LessThan14~19_cout\);

-- Location: LCCOMB_X1_Y3_N22
\ADC_Manager1|LessThan14~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~21_cout\ = CARRY((\ADC_Manager1|c_01_value\(10) & (\ADC_Manager1|c_00_value\(10) & !\ADC_Manager1|LessThan14~19_cout\)) # (!\ADC_Manager1|c_01_value\(10) & ((\ADC_Manager1|c_00_value\(10)) # (!\ADC_Manager1|LessThan14~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(10),
	datab => \ADC_Manager1|c_00_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~19_cout\,
	cout => \ADC_Manager1|LessThan14~21_cout\);

-- Location: LCCOMB_X1_Y3_N24
\ADC_Manager1|LessThan14~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~22_combout\ = (\ADC_Manager1|c_00_value\(11) & ((\ADC_Manager1|LessThan14~21_cout\) # (!\ADC_Manager1|c_01_value\(11)))) # (!\ADC_Manager1|c_00_value\(11) & (\ADC_Manager1|LessThan14~21_cout\ & !\ADC_Manager1|c_01_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_00_value\(11),
	datad => \ADC_Manager1|c_01_value\(11),
	cin => \ADC_Manager1|LessThan14~21_cout\,
	combout => \ADC_Manager1|LessThan14~22_combout\);

-- Location: LCCOMB_X21_Y11_N16
\ADC_Manager1|c_11_value[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_11_value[11]~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_00_value[11]~0_combout\ & !\ADC_Manager1|c_short_func_input_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_00_value[11]~0_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|c_11_value[11]~0_combout\);

-- Location: LCFF_X3_Y2_N3
\ADC_Manager1|c_11_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(11),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(11));

-- Location: LCCOMB_X5_Y3_N4
\ADC_Manager1|c_00_value[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_00_value[7]~feeder_combout\ = \corr_long|output_int\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(7),
	combout => \ADC_Manager1|c_00_value[7]~feeder_combout\);

-- Location: LCFF_X5_Y3_N5
\ADC_Manager1|c_00_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_00_value[7]~feeder_combout\,
	ena => \ADC_Manager1|c_00_value[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(7));

-- Location: LCFF_X3_Y2_N7
\ADC_Manager1|c_11_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(5),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(5));

-- Location: LCFF_X3_Y2_N31
\ADC_Manager1|c_11_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(3),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(3));

-- Location: LCCOMB_X3_Y2_N28
\ADC_Manager1|c_11_value[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_11_value[2]~feeder_combout\ = \corr_long|output_int\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(2),
	combout => \ADC_Manager1|c_11_value[2]~feeder_combout\);

-- Location: LCFF_X3_Y2_N29
\ADC_Manager1|c_11_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_11_value[2]~feeder_combout\,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(2));

-- Location: LCFF_X3_Y3_N25
\ADC_Manager1|c_11_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(0),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(0));

-- Location: LCCOMB_X5_Y2_N4
\ADC_Manager1|LessThan16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~1_cout\ = CARRY((\ADC_Manager1|c_00_value\(0) & !\ADC_Manager1|c_11_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(0),
	datab => \ADC_Manager1|c_11_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan16~1_cout\);

-- Location: LCCOMB_X5_Y2_N6
\ADC_Manager1|LessThan16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~3_cout\ = CARRY((\ADC_Manager1|c_11_value\(1) & ((!\ADC_Manager1|LessThan16~1_cout\) # (!\ADC_Manager1|c_00_value\(1)))) # (!\ADC_Manager1|c_11_value\(1) & (!\ADC_Manager1|c_00_value\(1) & !\ADC_Manager1|LessThan16~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(1),
	datab => \ADC_Manager1|c_00_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~1_cout\,
	cout => \ADC_Manager1|LessThan16~3_cout\);

-- Location: LCCOMB_X5_Y2_N8
\ADC_Manager1|LessThan16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~5_cout\ = CARRY((\ADC_Manager1|c_00_value\(2) & ((!\ADC_Manager1|LessThan16~3_cout\) # (!\ADC_Manager1|c_11_value\(2)))) # (!\ADC_Manager1|c_00_value\(2) & (!\ADC_Manager1|c_11_value\(2) & !\ADC_Manager1|LessThan16~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(2),
	datab => \ADC_Manager1|c_11_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~3_cout\,
	cout => \ADC_Manager1|LessThan16~5_cout\);

-- Location: LCCOMB_X5_Y2_N10
\ADC_Manager1|LessThan16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~7_cout\ = CARRY((\ADC_Manager1|c_00_value\(3) & (\ADC_Manager1|c_11_value\(3) & !\ADC_Manager1|LessThan16~5_cout\)) # (!\ADC_Manager1|c_00_value\(3) & ((\ADC_Manager1|c_11_value\(3)) # (!\ADC_Manager1|LessThan16~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(3),
	datab => \ADC_Manager1|c_11_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~5_cout\,
	cout => \ADC_Manager1|LessThan16~7_cout\);

-- Location: LCCOMB_X5_Y2_N12
\ADC_Manager1|LessThan16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~9_cout\ = CARRY((\ADC_Manager1|c_11_value\(4) & (\ADC_Manager1|c_00_value\(4) & !\ADC_Manager1|LessThan16~7_cout\)) # (!\ADC_Manager1|c_11_value\(4) & ((\ADC_Manager1|c_00_value\(4)) # (!\ADC_Manager1|LessThan16~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(4),
	datab => \ADC_Manager1|c_00_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~7_cout\,
	cout => \ADC_Manager1|LessThan16~9_cout\);

-- Location: LCCOMB_X5_Y2_N14
\ADC_Manager1|LessThan16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~11_cout\ = CARRY((\ADC_Manager1|c_00_value\(5) & (\ADC_Manager1|c_11_value\(5) & !\ADC_Manager1|LessThan16~9_cout\)) # (!\ADC_Manager1|c_00_value\(5) & ((\ADC_Manager1|c_11_value\(5)) # (!\ADC_Manager1|LessThan16~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(5),
	datab => \ADC_Manager1|c_11_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~9_cout\,
	cout => \ADC_Manager1|LessThan16~11_cout\);

-- Location: LCCOMB_X5_Y2_N16
\ADC_Manager1|LessThan16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~13_cout\ = CARRY((\ADC_Manager1|c_11_value\(6) & (\ADC_Manager1|c_00_value\(6) & !\ADC_Manager1|LessThan16~11_cout\)) # (!\ADC_Manager1|c_11_value\(6) & ((\ADC_Manager1|c_00_value\(6)) # (!\ADC_Manager1|LessThan16~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(6),
	datab => \ADC_Manager1|c_00_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~11_cout\,
	cout => \ADC_Manager1|LessThan16~13_cout\);

-- Location: LCCOMB_X5_Y2_N18
\ADC_Manager1|LessThan16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~15_cout\ = CARRY((\ADC_Manager1|c_11_value\(7) & ((!\ADC_Manager1|LessThan16~13_cout\) # (!\ADC_Manager1|c_00_value\(7)))) # (!\ADC_Manager1|c_11_value\(7) & (!\ADC_Manager1|c_00_value\(7) & !\ADC_Manager1|LessThan16~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(7),
	datab => \ADC_Manager1|c_00_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~13_cout\,
	cout => \ADC_Manager1|LessThan16~15_cout\);

-- Location: LCCOMB_X5_Y2_N20
\ADC_Manager1|LessThan16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~17_cout\ = CARRY((\ADC_Manager1|c_11_value\(8) & (\ADC_Manager1|c_00_value\(8) & !\ADC_Manager1|LessThan16~15_cout\)) # (!\ADC_Manager1|c_11_value\(8) & ((\ADC_Manager1|c_00_value\(8)) # (!\ADC_Manager1|LessThan16~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(8),
	datab => \ADC_Manager1|c_00_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~15_cout\,
	cout => \ADC_Manager1|LessThan16~17_cout\);

-- Location: LCCOMB_X5_Y2_N22
\ADC_Manager1|LessThan16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~19_cout\ = CARRY((\ADC_Manager1|c_11_value\(9) & ((!\ADC_Manager1|LessThan16~17_cout\) # (!\ADC_Manager1|c_00_value\(9)))) # (!\ADC_Manager1|c_11_value\(9) & (!\ADC_Manager1|c_00_value\(9) & !\ADC_Manager1|LessThan16~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_00_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~17_cout\,
	cout => \ADC_Manager1|LessThan16~19_cout\);

-- Location: LCCOMB_X5_Y2_N24
\ADC_Manager1|LessThan16~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~21_cout\ = CARRY((\ADC_Manager1|c_11_value\(10) & (\ADC_Manager1|c_00_value\(10) & !\ADC_Manager1|LessThan16~19_cout\)) # (!\ADC_Manager1|c_11_value\(10) & ((\ADC_Manager1|c_00_value\(10)) # (!\ADC_Manager1|LessThan16~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(10),
	datab => \ADC_Manager1|c_00_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~19_cout\,
	cout => \ADC_Manager1|LessThan16~21_cout\);

-- Location: LCCOMB_X5_Y2_N26
\ADC_Manager1|LessThan16~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~22_combout\ = (\ADC_Manager1|c_00_value\(11) & ((\ADC_Manager1|LessThan16~21_cout\) # (!\ADC_Manager1|c_11_value\(11)))) # (!\ADC_Manager1|c_00_value\(11) & (!\ADC_Manager1|c_11_value\(11) & \ADC_Manager1|LessThan16~21_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010110010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(11),
	datab => \ADC_Manager1|c_11_value\(11),
	cin => \ADC_Manager1|LessThan16~21_cout\,
	combout => \ADC_Manager1|LessThan16~22_combout\);

-- Location: LCCOMB_X21_Y11_N22
\ADC_Manager1|c_10_value[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_10_value[11]~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_00_value[11]~0_combout\ & !\ADC_Manager1|c_short_func_input_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_00_value[11]~0_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|c_10_value[11]~0_combout\);

-- Location: LCFF_X3_Y3_N23
\ADC_Manager1|c_10_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(11),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(11));

-- Location: LCFF_X3_Y3_N5
\ADC_Manager1|c_10_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(10),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(10));

-- Location: LCFF_X4_Y3_N25
\ADC_Manager1|c_10_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(9),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(9));

-- Location: LCCOMB_X3_Y3_N6
\ADC_Manager1|c_10_value[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_10_value[8]~feeder_combout\ = \corr_long|output_int\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(8),
	combout => \ADC_Manager1|c_10_value[8]~feeder_combout\);

-- Location: LCFF_X3_Y3_N7
\ADC_Manager1|c_10_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_10_value[8]~feeder_combout\,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(8));

-- Location: LCFF_X3_Y3_N1
\ADC_Manager1|c_10_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(6),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(6));

-- Location: LCFF_X4_Y3_N15
\ADC_Manager1|c_10_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(4),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(4));

-- Location: LCFF_X4_Y3_N11
\ADC_Manager1|c_10_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(2),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(2));

-- Location: LCCOMB_X2_Y3_N26
\ADC_Manager1|c_00_value[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_00_value[0]~feeder_combout\ = \corr_long|output_int\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(0),
	combout => \ADC_Manager1|c_00_value[0]~feeder_combout\);

-- Location: LCFF_X2_Y3_N27
\ADC_Manager1|c_00_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_00_value[0]~feeder_combout\,
	ena => \ADC_Manager1|c_00_value[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(0));

-- Location: LCCOMB_X2_Y1_N0
\ADC_Manager1|LessThan15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~1_cout\ = CARRY((!\ADC_Manager1|c_10_value\(0) & \ADC_Manager1|c_00_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(0),
	datab => \ADC_Manager1|c_00_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan15~1_cout\);

-- Location: LCCOMB_X2_Y1_N2
\ADC_Manager1|LessThan15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~3_cout\ = CARRY((\ADC_Manager1|c_10_value\(1) & ((!\ADC_Manager1|LessThan15~1_cout\) # (!\ADC_Manager1|c_00_value\(1)))) # (!\ADC_Manager1|c_10_value\(1) & (!\ADC_Manager1|c_00_value\(1) & !\ADC_Manager1|LessThan15~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(1),
	datab => \ADC_Manager1|c_00_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~1_cout\,
	cout => \ADC_Manager1|LessThan15~3_cout\);

-- Location: LCCOMB_X2_Y1_N4
\ADC_Manager1|LessThan15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~5_cout\ = CARRY((\ADC_Manager1|c_00_value\(2) & ((!\ADC_Manager1|LessThan15~3_cout\) # (!\ADC_Manager1|c_10_value\(2)))) # (!\ADC_Manager1|c_00_value\(2) & (!\ADC_Manager1|c_10_value\(2) & !\ADC_Manager1|LessThan15~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(2),
	datab => \ADC_Manager1|c_10_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~3_cout\,
	cout => \ADC_Manager1|LessThan15~5_cout\);

-- Location: LCCOMB_X2_Y1_N6
\ADC_Manager1|LessThan15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~7_cout\ = CARRY((\ADC_Manager1|c_10_value\(3) & ((!\ADC_Manager1|LessThan15~5_cout\) # (!\ADC_Manager1|c_00_value\(3)))) # (!\ADC_Manager1|c_10_value\(3) & (!\ADC_Manager1|c_00_value\(3) & !\ADC_Manager1|LessThan15~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(3),
	datab => \ADC_Manager1|c_00_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~5_cout\,
	cout => \ADC_Manager1|LessThan15~7_cout\);

-- Location: LCCOMB_X2_Y1_N8
\ADC_Manager1|LessThan15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~9_cout\ = CARRY((\ADC_Manager1|c_00_value\(4) & ((!\ADC_Manager1|LessThan15~7_cout\) # (!\ADC_Manager1|c_10_value\(4)))) # (!\ADC_Manager1|c_00_value\(4) & (!\ADC_Manager1|c_10_value\(4) & !\ADC_Manager1|LessThan15~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(4),
	datab => \ADC_Manager1|c_10_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~7_cout\,
	cout => \ADC_Manager1|LessThan15~9_cout\);

-- Location: LCCOMB_X2_Y1_N10
\ADC_Manager1|LessThan15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~11_cout\ = CARRY((\ADC_Manager1|c_10_value\(5) & ((!\ADC_Manager1|LessThan15~9_cout\) # (!\ADC_Manager1|c_00_value\(5)))) # (!\ADC_Manager1|c_10_value\(5) & (!\ADC_Manager1|c_00_value\(5) & !\ADC_Manager1|LessThan15~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(5),
	datab => \ADC_Manager1|c_00_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~9_cout\,
	cout => \ADC_Manager1|LessThan15~11_cout\);

-- Location: LCCOMB_X2_Y1_N12
\ADC_Manager1|LessThan15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~13_cout\ = CARRY((\ADC_Manager1|c_00_value\(6) & ((!\ADC_Manager1|LessThan15~11_cout\) # (!\ADC_Manager1|c_10_value\(6)))) # (!\ADC_Manager1|c_00_value\(6) & (!\ADC_Manager1|c_10_value\(6) & !\ADC_Manager1|LessThan15~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(6),
	datab => \ADC_Manager1|c_10_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~11_cout\,
	cout => \ADC_Manager1|LessThan15~13_cout\);

-- Location: LCCOMB_X2_Y1_N14
\ADC_Manager1|LessThan15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~15_cout\ = CARRY((\ADC_Manager1|c_10_value\(7) & ((!\ADC_Manager1|LessThan15~13_cout\) # (!\ADC_Manager1|c_00_value\(7)))) # (!\ADC_Manager1|c_10_value\(7) & (!\ADC_Manager1|c_00_value\(7) & !\ADC_Manager1|LessThan15~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(7),
	datab => \ADC_Manager1|c_00_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~13_cout\,
	cout => \ADC_Manager1|LessThan15~15_cout\);

-- Location: LCCOMB_X2_Y1_N16
\ADC_Manager1|LessThan15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~17_cout\ = CARRY((\ADC_Manager1|c_00_value\(8) & ((!\ADC_Manager1|LessThan15~15_cout\) # (!\ADC_Manager1|c_10_value\(8)))) # (!\ADC_Manager1|c_00_value\(8) & (!\ADC_Manager1|c_10_value\(8) & !\ADC_Manager1|LessThan15~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_10_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~15_cout\,
	cout => \ADC_Manager1|LessThan15~17_cout\);

-- Location: LCCOMB_X2_Y1_N18
\ADC_Manager1|LessThan15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~19_cout\ = CARRY((\ADC_Manager1|c_00_value\(9) & (\ADC_Manager1|c_10_value\(9) & !\ADC_Manager1|LessThan15~17_cout\)) # (!\ADC_Manager1|c_00_value\(9) & ((\ADC_Manager1|c_10_value\(9)) # (!\ADC_Manager1|LessThan15~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(9),
	datab => \ADC_Manager1|c_10_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~17_cout\,
	cout => \ADC_Manager1|LessThan15~19_cout\);

-- Location: LCCOMB_X2_Y1_N20
\ADC_Manager1|LessThan15~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~21_cout\ = CARRY((\ADC_Manager1|c_00_value\(10) & ((!\ADC_Manager1|LessThan15~19_cout\) # (!\ADC_Manager1|c_10_value\(10)))) # (!\ADC_Manager1|c_00_value\(10) & (!\ADC_Manager1|c_10_value\(10) & 
-- !\ADC_Manager1|LessThan15~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(10),
	datab => \ADC_Manager1|c_10_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~19_cout\,
	cout => \ADC_Manager1|LessThan15~21_cout\);

-- Location: LCCOMB_X2_Y1_N22
\ADC_Manager1|LessThan15~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~22_combout\ = (\ADC_Manager1|c_00_value\(11) & ((\ADC_Manager1|LessThan15~21_cout\) # (!\ADC_Manager1|c_10_value\(11)))) # (!\ADC_Manager1|c_00_value\(11) & (\ADC_Manager1|LessThan15~21_cout\ & !\ADC_Manager1|c_10_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_00_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan15~21_cout\,
	combout => \ADC_Manager1|LessThan15~22_combout\);

-- Location: LCCOMB_X2_Y3_N24
\ADC_Manager1|process_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|process_1~1_combout\ = ((!\ADC_Manager1|LessThan15~22_combout\) # (!\ADC_Manager1|LessThan16~22_combout\)) # (!\ADC_Manager1|LessThan14~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|LessThan14~22_combout\,
	datac => \ADC_Manager1|LessThan16~22_combout\,
	datad => \ADC_Manager1|LessThan15~22_combout\,
	combout => \ADC_Manager1|process_1~1_combout\);

-- Location: LCFF_X1_Y3_N5
\ADC_Manager1|c_01_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(8),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(8));

-- Location: LCCOMB_X3_Y2_N0
\ADC_Manager1|c_01_value[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_01_value[1]~feeder_combout\ = \corr_long|output_int\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(1),
	combout => \ADC_Manager1|c_01_value[1]~feeder_combout\);

-- Location: LCFF_X3_Y2_N1
\ADC_Manager1|c_01_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_01_value[1]~feeder_combout\,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(1));

-- Location: LCCOMB_X2_Y3_N0
\ADC_Manager1|LessThan7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~1_cout\ = CARRY((\ADC_Manager1|c_01_value\(0) & !\ADC_Manager1|c_00_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(0),
	datab => \ADC_Manager1|c_00_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan7~1_cout\);

-- Location: LCCOMB_X2_Y3_N2
\ADC_Manager1|LessThan7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~3_cout\ = CARRY((\ADC_Manager1|c_00_value\(1) & ((!\ADC_Manager1|LessThan7~1_cout\) # (!\ADC_Manager1|c_01_value\(1)))) # (!\ADC_Manager1|c_00_value\(1) & (!\ADC_Manager1|c_01_value\(1) & !\ADC_Manager1|LessThan7~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(1),
	datab => \ADC_Manager1|c_01_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~1_cout\,
	cout => \ADC_Manager1|LessThan7~3_cout\);

-- Location: LCCOMB_X2_Y3_N4
\ADC_Manager1|LessThan7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~5_cout\ = CARRY((\ADC_Manager1|c_01_value\(2) & ((!\ADC_Manager1|LessThan7~3_cout\) # (!\ADC_Manager1|c_00_value\(2)))) # (!\ADC_Manager1|c_01_value\(2) & (!\ADC_Manager1|c_00_value\(2) & !\ADC_Manager1|LessThan7~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(2),
	datab => \ADC_Manager1|c_00_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~3_cout\,
	cout => \ADC_Manager1|LessThan7~5_cout\);

-- Location: LCCOMB_X2_Y3_N6
\ADC_Manager1|LessThan7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~7_cout\ = CARRY((\ADC_Manager1|c_01_value\(3) & (\ADC_Manager1|c_00_value\(3) & !\ADC_Manager1|LessThan7~5_cout\)) # (!\ADC_Manager1|c_01_value\(3) & ((\ADC_Manager1|c_00_value\(3)) # (!\ADC_Manager1|LessThan7~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(3),
	datab => \ADC_Manager1|c_00_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~5_cout\,
	cout => \ADC_Manager1|LessThan7~7_cout\);

-- Location: LCCOMB_X2_Y3_N8
\ADC_Manager1|LessThan7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~9_cout\ = CARRY((\ADC_Manager1|c_01_value\(4) & ((!\ADC_Manager1|LessThan7~7_cout\) # (!\ADC_Manager1|c_00_value\(4)))) # (!\ADC_Manager1|c_01_value\(4) & (!\ADC_Manager1|c_00_value\(4) & !\ADC_Manager1|LessThan7~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(4),
	datab => \ADC_Manager1|c_00_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~7_cout\,
	cout => \ADC_Manager1|LessThan7~9_cout\);

-- Location: LCCOMB_X2_Y3_N10
\ADC_Manager1|LessThan7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~11_cout\ = CARRY((\ADC_Manager1|c_01_value\(5) & (\ADC_Manager1|c_00_value\(5) & !\ADC_Manager1|LessThan7~9_cout\)) # (!\ADC_Manager1|c_01_value\(5) & ((\ADC_Manager1|c_00_value\(5)) # (!\ADC_Manager1|LessThan7~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(5),
	datab => \ADC_Manager1|c_00_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~9_cout\,
	cout => \ADC_Manager1|LessThan7~11_cout\);

-- Location: LCCOMB_X2_Y3_N12
\ADC_Manager1|LessThan7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~13_cout\ = CARRY((\ADC_Manager1|c_01_value\(6) & ((!\ADC_Manager1|LessThan7~11_cout\) # (!\ADC_Manager1|c_00_value\(6)))) # (!\ADC_Manager1|c_01_value\(6) & (!\ADC_Manager1|c_00_value\(6) & !\ADC_Manager1|LessThan7~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(6),
	datab => \ADC_Manager1|c_00_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~11_cout\,
	cout => \ADC_Manager1|LessThan7~13_cout\);

-- Location: LCCOMB_X2_Y3_N14
\ADC_Manager1|LessThan7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~15_cout\ = CARRY((\ADC_Manager1|c_01_value\(7) & (\ADC_Manager1|c_00_value\(7) & !\ADC_Manager1|LessThan7~13_cout\)) # (!\ADC_Manager1|c_01_value\(7) & ((\ADC_Manager1|c_00_value\(7)) # (!\ADC_Manager1|LessThan7~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(7),
	datab => \ADC_Manager1|c_00_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~13_cout\,
	cout => \ADC_Manager1|LessThan7~15_cout\);

-- Location: LCCOMB_X2_Y3_N16
\ADC_Manager1|LessThan7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~17_cout\ = CARRY((\ADC_Manager1|c_00_value\(8) & (\ADC_Manager1|c_01_value\(8) & !\ADC_Manager1|LessThan7~15_cout\)) # (!\ADC_Manager1|c_00_value\(8) & ((\ADC_Manager1|c_01_value\(8)) # (!\ADC_Manager1|LessThan7~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_01_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~15_cout\,
	cout => \ADC_Manager1|LessThan7~17_cout\);

-- Location: LCCOMB_X2_Y3_N18
\ADC_Manager1|LessThan7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~19_cout\ = CARRY((\ADC_Manager1|c_01_value\(9) & (\ADC_Manager1|c_00_value\(9) & !\ADC_Manager1|LessThan7~17_cout\)) # (!\ADC_Manager1|c_01_value\(9) & ((\ADC_Manager1|c_00_value\(9)) # (!\ADC_Manager1|LessThan7~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(9),
	datab => \ADC_Manager1|c_00_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~17_cout\,
	cout => \ADC_Manager1|LessThan7~19_cout\);

-- Location: LCCOMB_X2_Y3_N20
\ADC_Manager1|LessThan7~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~21_cout\ = CARRY((\ADC_Manager1|c_01_value\(10) & ((!\ADC_Manager1|LessThan7~19_cout\) # (!\ADC_Manager1|c_00_value\(10)))) # (!\ADC_Manager1|c_01_value\(10) & (!\ADC_Manager1|c_00_value\(10) & !\ADC_Manager1|LessThan7~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(10),
	datab => \ADC_Manager1|c_00_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~19_cout\,
	cout => \ADC_Manager1|LessThan7~21_cout\);

-- Location: LCCOMB_X2_Y3_N22
\ADC_Manager1|LessThan7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~22_combout\ = (\ADC_Manager1|c_01_value\(11) & ((\ADC_Manager1|LessThan7~21_cout\) # (!\ADC_Manager1|c_00_value\(11)))) # (!\ADC_Manager1|c_01_value\(11) & (\ADC_Manager1|LessThan7~21_cout\ & !\ADC_Manager1|c_00_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_01_value\(11),
	datad => \ADC_Manager1|c_00_value\(11),
	cin => \ADC_Manager1|LessThan7~21_cout\,
	combout => \ADC_Manager1|LessThan7~22_combout\);

-- Location: LCFF_X3_Y3_N11
\ADC_Manager1|c_10_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(7),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(7));

-- Location: LCFF_X4_Y3_N17
\ADC_Manager1|c_10_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(5),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(5));

-- Location: LCFF_X3_Y2_N9
\ADC_Manager1|c_01_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(3),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(3));

-- Location: LCCOMB_X2_Y2_N8
\ADC_Manager1|LessThan6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~1_cout\ = CARRY((!\ADC_Manager1|c_10_value\(0) & \ADC_Manager1|c_01_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(0),
	datab => \ADC_Manager1|c_01_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan6~1_cout\);

-- Location: LCCOMB_X2_Y2_N10
\ADC_Manager1|LessThan6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~3_cout\ = CARRY((\ADC_Manager1|c_10_value\(1) & ((!\ADC_Manager1|LessThan6~1_cout\) # (!\ADC_Manager1|c_01_value\(1)))) # (!\ADC_Manager1|c_10_value\(1) & (!\ADC_Manager1|c_01_value\(1) & !\ADC_Manager1|LessThan6~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(1),
	datab => \ADC_Manager1|c_01_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~1_cout\,
	cout => \ADC_Manager1|LessThan6~3_cout\);

-- Location: LCCOMB_X2_Y2_N12
\ADC_Manager1|LessThan6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~5_cout\ = CARRY((\ADC_Manager1|c_01_value\(2) & ((!\ADC_Manager1|LessThan6~3_cout\) # (!\ADC_Manager1|c_10_value\(2)))) # (!\ADC_Manager1|c_01_value\(2) & (!\ADC_Manager1|c_10_value\(2) & !\ADC_Manager1|LessThan6~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(2),
	datab => \ADC_Manager1|c_10_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~3_cout\,
	cout => \ADC_Manager1|LessThan6~5_cout\);

-- Location: LCCOMB_X2_Y2_N14
\ADC_Manager1|LessThan6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~7_cout\ = CARRY((\ADC_Manager1|c_10_value\(3) & ((!\ADC_Manager1|LessThan6~5_cout\) # (!\ADC_Manager1|c_01_value\(3)))) # (!\ADC_Manager1|c_10_value\(3) & (!\ADC_Manager1|c_01_value\(3) & !\ADC_Manager1|LessThan6~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(3),
	datab => \ADC_Manager1|c_01_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~5_cout\,
	cout => \ADC_Manager1|LessThan6~7_cout\);

-- Location: LCCOMB_X2_Y2_N16
\ADC_Manager1|LessThan6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~9_cout\ = CARRY((\ADC_Manager1|c_01_value\(4) & ((!\ADC_Manager1|LessThan6~7_cout\) # (!\ADC_Manager1|c_10_value\(4)))) # (!\ADC_Manager1|c_01_value\(4) & (!\ADC_Manager1|c_10_value\(4) & !\ADC_Manager1|LessThan6~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(4),
	datab => \ADC_Manager1|c_10_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~7_cout\,
	cout => \ADC_Manager1|LessThan6~9_cout\);

-- Location: LCCOMB_X2_Y2_N18
\ADC_Manager1|LessThan6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~11_cout\ = CARRY((\ADC_Manager1|c_01_value\(5) & (\ADC_Manager1|c_10_value\(5) & !\ADC_Manager1|LessThan6~9_cout\)) # (!\ADC_Manager1|c_01_value\(5) & ((\ADC_Manager1|c_10_value\(5)) # (!\ADC_Manager1|LessThan6~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(5),
	datab => \ADC_Manager1|c_10_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~9_cout\,
	cout => \ADC_Manager1|LessThan6~11_cout\);

-- Location: LCCOMB_X2_Y2_N20
\ADC_Manager1|LessThan6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~13_cout\ = CARRY((\ADC_Manager1|c_01_value\(6) & ((!\ADC_Manager1|LessThan6~11_cout\) # (!\ADC_Manager1|c_10_value\(6)))) # (!\ADC_Manager1|c_01_value\(6) & (!\ADC_Manager1|c_10_value\(6) & !\ADC_Manager1|LessThan6~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(6),
	datab => \ADC_Manager1|c_10_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~11_cout\,
	cout => \ADC_Manager1|LessThan6~13_cout\);

-- Location: LCCOMB_X2_Y2_N22
\ADC_Manager1|LessThan6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~15_cout\ = CARRY((\ADC_Manager1|c_01_value\(7) & (\ADC_Manager1|c_10_value\(7) & !\ADC_Manager1|LessThan6~13_cout\)) # (!\ADC_Manager1|c_01_value\(7) & ((\ADC_Manager1|c_10_value\(7)) # (!\ADC_Manager1|LessThan6~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(7),
	datab => \ADC_Manager1|c_10_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~13_cout\,
	cout => \ADC_Manager1|LessThan6~15_cout\);

-- Location: LCCOMB_X2_Y2_N24
\ADC_Manager1|LessThan6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~17_cout\ = CARRY((\ADC_Manager1|c_01_value\(8) & ((!\ADC_Manager1|LessThan6~15_cout\) # (!\ADC_Manager1|c_10_value\(8)))) # (!\ADC_Manager1|c_01_value\(8) & (!\ADC_Manager1|c_10_value\(8) & !\ADC_Manager1|LessThan6~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(8),
	datab => \ADC_Manager1|c_10_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~15_cout\,
	cout => \ADC_Manager1|LessThan6~17_cout\);

-- Location: LCCOMB_X2_Y2_N26
\ADC_Manager1|LessThan6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~19_cout\ = CARRY((\ADC_Manager1|c_01_value\(9) & (\ADC_Manager1|c_10_value\(9) & !\ADC_Manager1|LessThan6~17_cout\)) # (!\ADC_Manager1|c_01_value\(9) & ((\ADC_Manager1|c_10_value\(9)) # (!\ADC_Manager1|LessThan6~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(9),
	datab => \ADC_Manager1|c_10_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~17_cout\,
	cout => \ADC_Manager1|LessThan6~19_cout\);

-- Location: LCCOMB_X2_Y2_N28
\ADC_Manager1|LessThan6~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~21_cout\ = CARRY((\ADC_Manager1|c_01_value\(10) & ((!\ADC_Manager1|LessThan6~19_cout\) # (!\ADC_Manager1|c_10_value\(10)))) # (!\ADC_Manager1|c_01_value\(10) & (!\ADC_Manager1|c_10_value\(10) & !\ADC_Manager1|LessThan6~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(10),
	datab => \ADC_Manager1|c_10_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~19_cout\,
	cout => \ADC_Manager1|LessThan6~21_cout\);

-- Location: LCCOMB_X2_Y2_N30
\ADC_Manager1|LessThan6~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~22_combout\ = (\ADC_Manager1|c_10_value\(11) & (\ADC_Manager1|c_01_value\(11) & \ADC_Manager1|LessThan6~21_cout\)) # (!\ADC_Manager1|c_10_value\(11) & ((\ADC_Manager1|c_01_value\(11)) # (\ADC_Manager1|LessThan6~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(11),
	datab => \ADC_Manager1|c_01_value\(11),
	cin => \ADC_Manager1|LessThan6~21_cout\,
	combout => \ADC_Manager1|LessThan6~22_combout\);

-- Location: LCFF_X3_Y2_N19
\ADC_Manager1|c_01_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(10),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(10));

-- Location: LCFF_X1_Y3_N17
\ADC_Manager1|c_01_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(9),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(9));

-- Location: LCFF_X3_Y3_N9
\ADC_Manager1|c_11_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(7),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(7));

-- Location: LCFF_X3_Y2_N15
\ADC_Manager1|c_11_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(6),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(6));

-- Location: LCFF_X3_Y2_N13
\ADC_Manager1|c_01_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(5),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(5));

-- Location: LCFF_X3_Y2_N23
\ADC_Manager1|c_01_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(4),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(4));

-- Location: LCCOMB_X3_Y2_N26
\ADC_Manager1|c_11_value[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_11_value[1]~feeder_combout\ = \corr_long|output_int\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(1),
	combout => \ADC_Manager1|c_11_value[1]~feeder_combout\);

-- Location: LCFF_X3_Y2_N27
\ADC_Manager1|c_11_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_11_value[1]~feeder_combout\,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(1));

-- Location: LCCOMB_X3_Y2_N2
\ADC_Manager1|LessThan8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~1_cout\ = CARRY((\ADC_Manager1|c_01_value\(0) & !\ADC_Manager1|c_11_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(0),
	datab => \ADC_Manager1|c_11_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan8~1_cout\);

-- Location: LCCOMB_X3_Y2_N4
\ADC_Manager1|LessThan8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~3_cout\ = CARRY((\ADC_Manager1|c_01_value\(1) & (\ADC_Manager1|c_11_value\(1) & !\ADC_Manager1|LessThan8~1_cout\)) # (!\ADC_Manager1|c_01_value\(1) & ((\ADC_Manager1|c_11_value\(1)) # (!\ADC_Manager1|LessThan8~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(1),
	datab => \ADC_Manager1|c_11_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~1_cout\,
	cout => \ADC_Manager1|LessThan8~3_cout\);

-- Location: LCCOMB_X3_Y2_N6
\ADC_Manager1|LessThan8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~5_cout\ = CARRY((\ADC_Manager1|c_01_value\(2) & ((!\ADC_Manager1|LessThan8~3_cout\) # (!\ADC_Manager1|c_11_value\(2)))) # (!\ADC_Manager1|c_01_value\(2) & (!\ADC_Manager1|c_11_value\(2) & !\ADC_Manager1|LessThan8~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(2),
	datab => \ADC_Manager1|c_11_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~3_cout\,
	cout => \ADC_Manager1|LessThan8~5_cout\);

-- Location: LCCOMB_X3_Y2_N8
\ADC_Manager1|LessThan8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~7_cout\ = CARRY((\ADC_Manager1|c_01_value\(3) & (\ADC_Manager1|c_11_value\(3) & !\ADC_Manager1|LessThan8~5_cout\)) # (!\ADC_Manager1|c_01_value\(3) & ((\ADC_Manager1|c_11_value\(3)) # (!\ADC_Manager1|LessThan8~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(3),
	datab => \ADC_Manager1|c_11_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~5_cout\,
	cout => \ADC_Manager1|LessThan8~7_cout\);

-- Location: LCCOMB_X3_Y2_N10
\ADC_Manager1|LessThan8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~9_cout\ = CARRY((\ADC_Manager1|c_11_value\(4) & (\ADC_Manager1|c_01_value\(4) & !\ADC_Manager1|LessThan8~7_cout\)) # (!\ADC_Manager1|c_11_value\(4) & ((\ADC_Manager1|c_01_value\(4)) # (!\ADC_Manager1|LessThan8~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(4),
	datab => \ADC_Manager1|c_01_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~7_cout\,
	cout => \ADC_Manager1|LessThan8~9_cout\);

-- Location: LCCOMB_X3_Y2_N12
\ADC_Manager1|LessThan8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~11_cout\ = CARRY((\ADC_Manager1|c_11_value\(5) & ((!\ADC_Manager1|LessThan8~9_cout\) # (!\ADC_Manager1|c_01_value\(5)))) # (!\ADC_Manager1|c_11_value\(5) & (!\ADC_Manager1|c_01_value\(5) & !\ADC_Manager1|LessThan8~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(5),
	datab => \ADC_Manager1|c_01_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~9_cout\,
	cout => \ADC_Manager1|LessThan8~11_cout\);

-- Location: LCCOMB_X3_Y2_N14
\ADC_Manager1|LessThan8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~13_cout\ = CARRY((\ADC_Manager1|c_01_value\(6) & ((!\ADC_Manager1|LessThan8~11_cout\) # (!\ADC_Manager1|c_11_value\(6)))) # (!\ADC_Manager1|c_01_value\(6) & (!\ADC_Manager1|c_11_value\(6) & !\ADC_Manager1|LessThan8~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(6),
	datab => \ADC_Manager1|c_11_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~11_cout\,
	cout => \ADC_Manager1|LessThan8~13_cout\);

-- Location: LCCOMB_X3_Y2_N16
\ADC_Manager1|LessThan8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~15_cout\ = CARRY((\ADC_Manager1|c_01_value\(7) & (\ADC_Manager1|c_11_value\(7) & !\ADC_Manager1|LessThan8~13_cout\)) # (!\ADC_Manager1|c_01_value\(7) & ((\ADC_Manager1|c_11_value\(7)) # (!\ADC_Manager1|LessThan8~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(7),
	datab => \ADC_Manager1|c_11_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~13_cout\,
	cout => \ADC_Manager1|LessThan8~15_cout\);

-- Location: LCCOMB_X3_Y2_N18
\ADC_Manager1|LessThan8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~17_cout\ = CARRY((\ADC_Manager1|c_11_value\(8) & (\ADC_Manager1|c_01_value\(8) & !\ADC_Manager1|LessThan8~15_cout\)) # (!\ADC_Manager1|c_11_value\(8) & ((\ADC_Manager1|c_01_value\(8)) # (!\ADC_Manager1|LessThan8~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(8),
	datab => \ADC_Manager1|c_01_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~15_cout\,
	cout => \ADC_Manager1|LessThan8~17_cout\);

-- Location: LCCOMB_X3_Y2_N20
\ADC_Manager1|LessThan8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~19_cout\ = CARRY((\ADC_Manager1|c_11_value\(9) & ((!\ADC_Manager1|LessThan8~17_cout\) # (!\ADC_Manager1|c_01_value\(9)))) # (!\ADC_Manager1|c_11_value\(9) & (!\ADC_Manager1|c_01_value\(9) & !\ADC_Manager1|LessThan8~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_01_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~17_cout\,
	cout => \ADC_Manager1|LessThan8~19_cout\);

-- Location: LCCOMB_X3_Y2_N22
\ADC_Manager1|LessThan8~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~21_cout\ = CARRY((\ADC_Manager1|c_11_value\(10) & (\ADC_Manager1|c_01_value\(10) & !\ADC_Manager1|LessThan8~19_cout\)) # (!\ADC_Manager1|c_11_value\(10) & ((\ADC_Manager1|c_01_value\(10)) # (!\ADC_Manager1|LessThan8~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(10),
	datab => \ADC_Manager1|c_01_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~19_cout\,
	cout => \ADC_Manager1|LessThan8~21_cout\);

-- Location: LCCOMB_X3_Y2_N24
\ADC_Manager1|LessThan8~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~22_combout\ = (\ADC_Manager1|c_01_value\(11) & ((\ADC_Manager1|LessThan8~21_cout\) # (!\ADC_Manager1|c_11_value\(11)))) # (!\ADC_Manager1|c_01_value\(11) & (\ADC_Manager1|LessThan8~21_cout\ & !\ADC_Manager1|c_11_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(11),
	datad => \ADC_Manager1|c_11_value\(11),
	cin => \ADC_Manager1|LessThan8~21_cout\,
	combout => \ADC_Manager1|LessThan8~22_combout\);

-- Location: LCCOMB_X6_Y3_N28
\ADC_Manager1|process_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|process_1~0_combout\ = (\ADC_Manager1|LessThan7~22_combout\ & (\ADC_Manager1|LessThan6~22_combout\ & \ADC_Manager1|LessThan8~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|LessThan7~22_combout\,
	datac => \ADC_Manager1|LessThan6~22_combout\,
	datad => \ADC_Manager1|LessThan8~22_combout\,
	combout => \ADC_Manager1|process_1~0_combout\);

-- Location: LCCOMB_X3_Y3_N8
\ADC_Manager1|LessThan10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~1_cout\ = CARRY((\ADC_Manager1|c_10_value\(0) & !\ADC_Manager1|c_01_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(0),
	datab => \ADC_Manager1|c_01_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan10~1_cout\);

-- Location: LCCOMB_X3_Y3_N10
\ADC_Manager1|LessThan10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~3_cout\ = CARRY((\ADC_Manager1|c_10_value\(1) & (\ADC_Manager1|c_01_value\(1) & !\ADC_Manager1|LessThan10~1_cout\)) # (!\ADC_Manager1|c_10_value\(1) & ((\ADC_Manager1|c_01_value\(1)) # (!\ADC_Manager1|LessThan10~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(1),
	datab => \ADC_Manager1|c_01_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~1_cout\,
	cout => \ADC_Manager1|LessThan10~3_cout\);

-- Location: LCCOMB_X3_Y3_N12
\ADC_Manager1|LessThan10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~5_cout\ = CARRY((\ADC_Manager1|c_01_value\(2) & (\ADC_Manager1|c_10_value\(2) & !\ADC_Manager1|LessThan10~3_cout\)) # (!\ADC_Manager1|c_01_value\(2) & ((\ADC_Manager1|c_10_value\(2)) # (!\ADC_Manager1|LessThan10~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(2),
	datab => \ADC_Manager1|c_10_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~3_cout\,
	cout => \ADC_Manager1|LessThan10~5_cout\);

-- Location: LCCOMB_X3_Y3_N14
\ADC_Manager1|LessThan10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~7_cout\ = CARRY((\ADC_Manager1|c_10_value\(3) & (\ADC_Manager1|c_01_value\(3) & !\ADC_Manager1|LessThan10~5_cout\)) # (!\ADC_Manager1|c_10_value\(3) & ((\ADC_Manager1|c_01_value\(3)) # (!\ADC_Manager1|LessThan10~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(3),
	datab => \ADC_Manager1|c_01_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~5_cout\,
	cout => \ADC_Manager1|LessThan10~7_cout\);

-- Location: LCCOMB_X3_Y3_N16
\ADC_Manager1|LessThan10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~9_cout\ = CARRY((\ADC_Manager1|c_01_value\(4) & (\ADC_Manager1|c_10_value\(4) & !\ADC_Manager1|LessThan10~7_cout\)) # (!\ADC_Manager1|c_01_value\(4) & ((\ADC_Manager1|c_10_value\(4)) # (!\ADC_Manager1|LessThan10~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(4),
	datab => \ADC_Manager1|c_10_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~7_cout\,
	cout => \ADC_Manager1|LessThan10~9_cout\);

-- Location: LCCOMB_X3_Y3_N18
\ADC_Manager1|LessThan10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~11_cout\ = CARRY((\ADC_Manager1|c_01_value\(5) & ((!\ADC_Manager1|LessThan10~9_cout\) # (!\ADC_Manager1|c_10_value\(5)))) # (!\ADC_Manager1|c_01_value\(5) & (!\ADC_Manager1|c_10_value\(5) & !\ADC_Manager1|LessThan10~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(5),
	datab => \ADC_Manager1|c_10_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~9_cout\,
	cout => \ADC_Manager1|LessThan10~11_cout\);

-- Location: LCCOMB_X3_Y3_N20
\ADC_Manager1|LessThan10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~13_cout\ = CARRY((\ADC_Manager1|c_01_value\(6) & (\ADC_Manager1|c_10_value\(6) & !\ADC_Manager1|LessThan10~11_cout\)) # (!\ADC_Manager1|c_01_value\(6) & ((\ADC_Manager1|c_10_value\(6)) # (!\ADC_Manager1|LessThan10~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(6),
	datab => \ADC_Manager1|c_10_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~11_cout\,
	cout => \ADC_Manager1|LessThan10~13_cout\);

-- Location: LCCOMB_X3_Y3_N22
\ADC_Manager1|LessThan10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~15_cout\ = CARRY((\ADC_Manager1|c_10_value\(7) & (\ADC_Manager1|c_01_value\(7) & !\ADC_Manager1|LessThan10~13_cout\)) # (!\ADC_Manager1|c_10_value\(7) & ((\ADC_Manager1|c_01_value\(7)) # (!\ADC_Manager1|LessThan10~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(7),
	datab => \ADC_Manager1|c_01_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~13_cout\,
	cout => \ADC_Manager1|LessThan10~15_cout\);

-- Location: LCCOMB_X3_Y3_N24
\ADC_Manager1|LessThan10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~17_cout\ = CARRY((\ADC_Manager1|c_10_value\(8) & ((!\ADC_Manager1|LessThan10~15_cout\) # (!\ADC_Manager1|c_01_value\(8)))) # (!\ADC_Manager1|c_10_value\(8) & (!\ADC_Manager1|c_01_value\(8) & !\ADC_Manager1|LessThan10~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(8),
	datab => \ADC_Manager1|c_01_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~15_cout\,
	cout => \ADC_Manager1|LessThan10~17_cout\);

-- Location: LCCOMB_X3_Y3_N26
\ADC_Manager1|LessThan10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~19_cout\ = CARRY((\ADC_Manager1|c_10_value\(9) & (\ADC_Manager1|c_01_value\(9) & !\ADC_Manager1|LessThan10~17_cout\)) # (!\ADC_Manager1|c_10_value\(9) & ((\ADC_Manager1|c_01_value\(9)) # (!\ADC_Manager1|LessThan10~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(9),
	datab => \ADC_Manager1|c_01_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~17_cout\,
	cout => \ADC_Manager1|LessThan10~19_cout\);

-- Location: LCCOMB_X3_Y3_N28
\ADC_Manager1|LessThan10~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~21_cout\ = CARRY((\ADC_Manager1|c_01_value\(10) & (\ADC_Manager1|c_10_value\(10) & !\ADC_Manager1|LessThan10~19_cout\)) # (!\ADC_Manager1|c_01_value\(10) & ((\ADC_Manager1|c_10_value\(10)) # (!\ADC_Manager1|LessThan10~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(10),
	datab => \ADC_Manager1|c_10_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~19_cout\,
	cout => \ADC_Manager1|LessThan10~21_cout\);

-- Location: LCCOMB_X3_Y3_N30
\ADC_Manager1|LessThan10~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~22_combout\ = (\ADC_Manager1|c_01_value\(11) & (\ADC_Manager1|LessThan10~21_cout\ & \ADC_Manager1|c_10_value\(11))) # (!\ADC_Manager1|c_01_value\(11) & ((\ADC_Manager1|LessThan10~21_cout\) # (\ADC_Manager1|c_10_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan10~21_cout\,
	combout => \ADC_Manager1|LessThan10~22_combout\);

-- Location: LCFF_X3_Y2_N5
\ADC_Manager1|c_11_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(10),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(10));

-- Location: LCFF_X3_Y2_N11
\ADC_Manager1|c_11_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(4),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(4));

-- Location: LCFF_X4_Y3_N13
\ADC_Manager1|c_10_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(3),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(3));

-- Location: LCFF_X4_Y3_N9
\ADC_Manager1|c_10_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|output_int\(1),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(1));

-- Location: LCCOMB_X3_Y1_N8
\ADC_Manager1|LessThan12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~1_cout\ = CARRY((\ADC_Manager1|c_10_value\(0) & !\ADC_Manager1|c_11_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(0),
	datab => \ADC_Manager1|c_11_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan12~1_cout\);

-- Location: LCCOMB_X3_Y1_N10
\ADC_Manager1|LessThan12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~3_cout\ = CARRY((\ADC_Manager1|c_11_value\(1) & ((!\ADC_Manager1|LessThan12~1_cout\) # (!\ADC_Manager1|c_10_value\(1)))) # (!\ADC_Manager1|c_11_value\(1) & (!\ADC_Manager1|c_10_value\(1) & !\ADC_Manager1|LessThan12~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(1),
	datab => \ADC_Manager1|c_10_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~1_cout\,
	cout => \ADC_Manager1|LessThan12~3_cout\);

-- Location: LCCOMB_X3_Y1_N12
\ADC_Manager1|LessThan12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~5_cout\ = CARRY((\ADC_Manager1|c_11_value\(2) & (\ADC_Manager1|c_10_value\(2) & !\ADC_Manager1|LessThan12~3_cout\)) # (!\ADC_Manager1|c_11_value\(2) & ((\ADC_Manager1|c_10_value\(2)) # (!\ADC_Manager1|LessThan12~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(2),
	datab => \ADC_Manager1|c_10_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~3_cout\,
	cout => \ADC_Manager1|LessThan12~5_cout\);

-- Location: LCCOMB_X3_Y1_N14
\ADC_Manager1|LessThan12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~7_cout\ = CARRY((\ADC_Manager1|c_11_value\(3) & ((!\ADC_Manager1|LessThan12~5_cout\) # (!\ADC_Manager1|c_10_value\(3)))) # (!\ADC_Manager1|c_11_value\(3) & (!\ADC_Manager1|c_10_value\(3) & !\ADC_Manager1|LessThan12~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(3),
	datab => \ADC_Manager1|c_10_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~5_cout\,
	cout => \ADC_Manager1|LessThan12~7_cout\);

-- Location: LCCOMB_X3_Y1_N16
\ADC_Manager1|LessThan12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~9_cout\ = CARRY((\ADC_Manager1|c_10_value\(4) & ((!\ADC_Manager1|LessThan12~7_cout\) # (!\ADC_Manager1|c_11_value\(4)))) # (!\ADC_Manager1|c_10_value\(4) & (!\ADC_Manager1|c_11_value\(4) & !\ADC_Manager1|LessThan12~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(4),
	datab => \ADC_Manager1|c_11_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~7_cout\,
	cout => \ADC_Manager1|LessThan12~9_cout\);

-- Location: LCCOMB_X3_Y1_N18
\ADC_Manager1|LessThan12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~11_cout\ = CARRY((\ADC_Manager1|c_11_value\(5) & ((!\ADC_Manager1|LessThan12~9_cout\) # (!\ADC_Manager1|c_10_value\(5)))) # (!\ADC_Manager1|c_11_value\(5) & (!\ADC_Manager1|c_10_value\(5) & !\ADC_Manager1|LessThan12~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(5),
	datab => \ADC_Manager1|c_10_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~9_cout\,
	cout => \ADC_Manager1|LessThan12~11_cout\);

-- Location: LCCOMB_X3_Y1_N20
\ADC_Manager1|LessThan12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~13_cout\ = CARRY((\ADC_Manager1|c_10_value\(6) & ((!\ADC_Manager1|LessThan12~11_cout\) # (!\ADC_Manager1|c_11_value\(6)))) # (!\ADC_Manager1|c_10_value\(6) & (!\ADC_Manager1|c_11_value\(6) & !\ADC_Manager1|LessThan12~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(6),
	datab => \ADC_Manager1|c_11_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~11_cout\,
	cout => \ADC_Manager1|LessThan12~13_cout\);

-- Location: LCCOMB_X3_Y1_N22
\ADC_Manager1|LessThan12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~15_cout\ = CARRY((\ADC_Manager1|c_10_value\(7) & (\ADC_Manager1|c_11_value\(7) & !\ADC_Manager1|LessThan12~13_cout\)) # (!\ADC_Manager1|c_10_value\(7) & ((\ADC_Manager1|c_11_value\(7)) # (!\ADC_Manager1|LessThan12~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(7),
	datab => \ADC_Manager1|c_11_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~13_cout\,
	cout => \ADC_Manager1|LessThan12~15_cout\);

-- Location: LCCOMB_X3_Y1_N24
\ADC_Manager1|LessThan12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~17_cout\ = CARRY((\ADC_Manager1|c_11_value\(8) & (\ADC_Manager1|c_10_value\(8) & !\ADC_Manager1|LessThan12~15_cout\)) # (!\ADC_Manager1|c_11_value\(8) & ((\ADC_Manager1|c_10_value\(8)) # (!\ADC_Manager1|LessThan12~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(8),
	datab => \ADC_Manager1|c_10_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~15_cout\,
	cout => \ADC_Manager1|LessThan12~17_cout\);

-- Location: LCCOMB_X3_Y1_N26
\ADC_Manager1|LessThan12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~19_cout\ = CARRY((\ADC_Manager1|c_11_value\(9) & ((!\ADC_Manager1|LessThan12~17_cout\) # (!\ADC_Manager1|c_10_value\(9)))) # (!\ADC_Manager1|c_11_value\(9) & (!\ADC_Manager1|c_10_value\(9) & !\ADC_Manager1|LessThan12~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_10_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~17_cout\,
	cout => \ADC_Manager1|LessThan12~19_cout\);

-- Location: LCCOMB_X3_Y1_N28
\ADC_Manager1|LessThan12~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~21_cout\ = CARRY((\ADC_Manager1|c_10_value\(10) & ((!\ADC_Manager1|LessThan12~19_cout\) # (!\ADC_Manager1|c_11_value\(10)))) # (!\ADC_Manager1|c_10_value\(10) & (!\ADC_Manager1|c_11_value\(10) & 
-- !\ADC_Manager1|LessThan12~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(10),
	datab => \ADC_Manager1|c_11_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~19_cout\,
	cout => \ADC_Manager1|LessThan12~21_cout\);

-- Location: LCCOMB_X3_Y1_N30
\ADC_Manager1|LessThan12~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~22_combout\ = (\ADC_Manager1|c_10_value\(11) & ((\ADC_Manager1|LessThan12~21_cout\) # (!\ADC_Manager1|c_11_value\(11)))) # (!\ADC_Manager1|c_10_value\(11) & (\ADC_Manager1|LessThan12~21_cout\ & !\ADC_Manager1|c_11_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(11),
	datad => \ADC_Manager1|c_11_value\(11),
	cin => \ADC_Manager1|LessThan12~21_cout\,
	combout => \ADC_Manager1|LessThan12~22_combout\);

-- Location: LCCOMB_X4_Y3_N4
\ADC_Manager1|c_10_value[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_10_value[0]~feeder_combout\ = \corr_long|output_int\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_int\(0),
	combout => \ADC_Manager1|c_10_value[0]~feeder_combout\);

-- Location: LCFF_X4_Y3_N5
\ADC_Manager1|c_10_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_10_value[0]~feeder_combout\,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(0));

-- Location: LCCOMB_X4_Y3_N6
\ADC_Manager1|LessThan11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~1_cout\ = CARRY((!\ADC_Manager1|c_00_value\(0) & \ADC_Manager1|c_10_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(0),
	datab => \ADC_Manager1|c_10_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan11~1_cout\);

-- Location: LCCOMB_X4_Y3_N8
\ADC_Manager1|LessThan11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~3_cout\ = CARRY((\ADC_Manager1|c_10_value\(1) & (\ADC_Manager1|c_00_value\(1) & !\ADC_Manager1|LessThan11~1_cout\)) # (!\ADC_Manager1|c_10_value\(1) & ((\ADC_Manager1|c_00_value\(1)) # (!\ADC_Manager1|LessThan11~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(1),
	datab => \ADC_Manager1|c_00_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~1_cout\,
	cout => \ADC_Manager1|LessThan11~3_cout\);

-- Location: LCCOMB_X4_Y3_N10
\ADC_Manager1|LessThan11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~5_cout\ = CARRY((\ADC_Manager1|c_10_value\(2) & ((!\ADC_Manager1|LessThan11~3_cout\) # (!\ADC_Manager1|c_00_value\(2)))) # (!\ADC_Manager1|c_10_value\(2) & (!\ADC_Manager1|c_00_value\(2) & !\ADC_Manager1|LessThan11~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(2),
	datab => \ADC_Manager1|c_00_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~3_cout\,
	cout => \ADC_Manager1|LessThan11~5_cout\);

-- Location: LCCOMB_X4_Y3_N12
\ADC_Manager1|LessThan11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~7_cout\ = CARRY((\ADC_Manager1|c_00_value\(3) & ((!\ADC_Manager1|LessThan11~5_cout\) # (!\ADC_Manager1|c_10_value\(3)))) # (!\ADC_Manager1|c_00_value\(3) & (!\ADC_Manager1|c_10_value\(3) & !\ADC_Manager1|LessThan11~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(3),
	datab => \ADC_Manager1|c_10_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~5_cout\,
	cout => \ADC_Manager1|LessThan11~7_cout\);

-- Location: LCCOMB_X4_Y3_N14
\ADC_Manager1|LessThan11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~9_cout\ = CARRY((\ADC_Manager1|c_10_value\(4) & ((!\ADC_Manager1|LessThan11~7_cout\) # (!\ADC_Manager1|c_00_value\(4)))) # (!\ADC_Manager1|c_10_value\(4) & (!\ADC_Manager1|c_00_value\(4) & !\ADC_Manager1|LessThan11~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(4),
	datab => \ADC_Manager1|c_00_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~7_cout\,
	cout => \ADC_Manager1|LessThan11~9_cout\);

-- Location: LCCOMB_X4_Y3_N16
\ADC_Manager1|LessThan11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~11_cout\ = CARRY((\ADC_Manager1|c_10_value\(5) & (\ADC_Manager1|c_00_value\(5) & !\ADC_Manager1|LessThan11~9_cout\)) # (!\ADC_Manager1|c_10_value\(5) & ((\ADC_Manager1|c_00_value\(5)) # (!\ADC_Manager1|LessThan11~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(5),
	datab => \ADC_Manager1|c_00_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~9_cout\,
	cout => \ADC_Manager1|LessThan11~11_cout\);

-- Location: LCCOMB_X4_Y3_N18
\ADC_Manager1|LessThan11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~13_cout\ = CARRY((\ADC_Manager1|c_10_value\(6) & ((!\ADC_Manager1|LessThan11~11_cout\) # (!\ADC_Manager1|c_00_value\(6)))) # (!\ADC_Manager1|c_10_value\(6) & (!\ADC_Manager1|c_00_value\(6) & !\ADC_Manager1|LessThan11~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(6),
	datab => \ADC_Manager1|c_00_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~11_cout\,
	cout => \ADC_Manager1|LessThan11~13_cout\);

-- Location: LCCOMB_X4_Y3_N20
\ADC_Manager1|LessThan11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~15_cout\ = CARRY((\ADC_Manager1|c_00_value\(7) & ((!\ADC_Manager1|LessThan11~13_cout\) # (!\ADC_Manager1|c_10_value\(7)))) # (!\ADC_Manager1|c_00_value\(7) & (!\ADC_Manager1|c_10_value\(7) & !\ADC_Manager1|LessThan11~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(7),
	datab => \ADC_Manager1|c_10_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~13_cout\,
	cout => \ADC_Manager1|LessThan11~15_cout\);

-- Location: LCCOMB_X4_Y3_N22
\ADC_Manager1|LessThan11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~17_cout\ = CARRY((\ADC_Manager1|c_00_value\(8) & (\ADC_Manager1|c_10_value\(8) & !\ADC_Manager1|LessThan11~15_cout\)) # (!\ADC_Manager1|c_00_value\(8) & ((\ADC_Manager1|c_10_value\(8)) # (!\ADC_Manager1|LessThan11~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_10_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~15_cout\,
	cout => \ADC_Manager1|LessThan11~17_cout\);

-- Location: LCCOMB_X4_Y3_N24
\ADC_Manager1|LessThan11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~19_cout\ = CARRY((\ADC_Manager1|c_10_value\(9) & (\ADC_Manager1|c_00_value\(9) & !\ADC_Manager1|LessThan11~17_cout\)) # (!\ADC_Manager1|c_10_value\(9) & ((\ADC_Manager1|c_00_value\(9)) # (!\ADC_Manager1|LessThan11~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(9),
	datab => \ADC_Manager1|c_00_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~17_cout\,
	cout => \ADC_Manager1|LessThan11~19_cout\);

-- Location: LCCOMB_X4_Y3_N26
\ADC_Manager1|LessThan11~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~21_cout\ = CARRY((\ADC_Manager1|c_00_value\(10) & (\ADC_Manager1|c_10_value\(10) & !\ADC_Manager1|LessThan11~19_cout\)) # (!\ADC_Manager1|c_00_value\(10) & ((\ADC_Manager1|c_10_value\(10)) # (!\ADC_Manager1|LessThan11~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(10),
	datab => \ADC_Manager1|c_10_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~19_cout\,
	cout => \ADC_Manager1|LessThan11~21_cout\);

-- Location: LCCOMB_X4_Y3_N28
\ADC_Manager1|LessThan11~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~22_combout\ = (\ADC_Manager1|c_00_value\(11) & (\ADC_Manager1|LessThan11~21_cout\ & \ADC_Manager1|c_10_value\(11))) # (!\ADC_Manager1|c_00_value\(11) & ((\ADC_Manager1|LessThan11~21_cout\) # (\ADC_Manager1|c_10_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_00_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan11~21_cout\,
	combout => \ADC_Manager1|LessThan11~22_combout\);

-- Location: LCCOMB_X6_Y3_N22
\ADC_Manager1|process_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|process_1~2_combout\ = (\ADC_Manager1|LessThan10~22_combout\ & (\ADC_Manager1|LessThan12~22_combout\ & \ADC_Manager1|LessThan11~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|LessThan10~22_combout\,
	datac => \ADC_Manager1|LessThan12~22_combout\,
	datad => \ADC_Manager1|LessThan11~22_combout\,
	combout => \ADC_Manager1|process_1~2_combout\);

-- Location: LCCOMB_X6_Y3_N8
\ADC_Manager1|Mux213~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux213~0_combout\ = (\ADC_Manager1|process_1~0_combout\) # ((\ADC_Manager1|process_1~1_combout\ & !\ADC_Manager1|process_1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|process_1~1_combout\,
	datac => \ADC_Manager1|process_1~0_combout\,
	datad => \ADC_Manager1|process_1~2_combout\,
	combout => \ADC_Manager1|Mux213~0_combout\);

-- Location: LCCOMB_X2_Y1_N28
\ADC_Manager1|LessThan17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan17~0_combout\ = (\ADC_Manager1|c_00_value\(2)) # ((\ADC_Manager1|c_00_value\(5)) # ((\ADC_Manager1|c_00_value\(4)) # (\ADC_Manager1|c_00_value\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(2),
	datab => \ADC_Manager1|c_00_value\(5),
	datac => \ADC_Manager1|c_00_value\(4),
	datad => \ADC_Manager1|c_00_value\(3),
	combout => \ADC_Manager1|LessThan17~0_combout\);

-- Location: LCCOMB_X2_Y1_N30
\ADC_Manager1|LessThan17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan17~1_combout\ = (\ADC_Manager1|c_00_value\(6)) # ((\ADC_Manager1|c_00_value\(7)) # ((\ADC_Manager1|c_00_value\(9)) # (\ADC_Manager1|c_00_value\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(6),
	datab => \ADC_Manager1|c_00_value\(7),
	datac => \ADC_Manager1|c_00_value\(9),
	datad => \ADC_Manager1|c_00_value\(8),
	combout => \ADC_Manager1|LessThan17~1_combout\);

-- Location: LCCOMB_X2_Y1_N24
\ADC_Manager1|LessThan17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan17~2_combout\ = (\ADC_Manager1|c_00_value\(10)) # ((\ADC_Manager1|LessThan17~0_combout\) # ((\ADC_Manager1|c_00_value\(11)) # (\ADC_Manager1|LessThan17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(10),
	datab => \ADC_Manager1|LessThan17~0_combout\,
	datac => \ADC_Manager1|c_00_value\(11),
	datad => \ADC_Manager1|LessThan17~1_combout\,
	combout => \ADC_Manager1|LessThan17~2_combout\);

-- Location: LCCOMB_X6_Y3_N26
\ADC_Manager1|data_buffer[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[0]~6_combout\ = (!\ADC_Manager1|process_1~2_combout\ & ((\ADC_Manager1|process_1~1_combout\ & (!\ADC_Manager1|data_buffer[2]~5_combout\)) # (!\ADC_Manager1|process_1~1_combout\ & ((!\ADC_Manager1|LessThan17~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[2]~5_combout\,
	datab => \ADC_Manager1|process_1~1_combout\,
	datac => \ADC_Manager1|LessThan17~2_combout\,
	datad => \ADC_Manager1|process_1~2_combout\,
	combout => \ADC_Manager1|data_buffer[0]~6_combout\);

-- Location: LCCOMB_X7_Y3_N4
\ADC_Manager1|data_buffer[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[0]~0_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & (\ADC_Manager1|Mux246~0_combout\ & ((\ADC_Manager1|LessThan9~2_combout\) # (!\ADC_Manager1|process_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan9~2_combout\,
	datab => \ADC_Manager1|process_1~0_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Mux246~0_combout\,
	combout => \ADC_Manager1|data_buffer[0]~0_combout\);

-- Location: LCCOMB_X6_Y3_N4
\ADC_Manager1|data_buffer[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[0]~7_combout\ = (\ADC_Manager1|data_buffer[0]~0_combout\ & ((\ADC_Manager1|process_1~0_combout\) # ((\ADC_Manager1|data_buffer[2]~4_combout\ & !\ADC_Manager1|data_buffer[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[2]~4_combout\,
	datab => \ADC_Manager1|data_buffer[0]~6_combout\,
	datac => \ADC_Manager1|process_1~0_combout\,
	datad => \ADC_Manager1|data_buffer[0]~0_combout\,
	combout => \ADC_Manager1|data_buffer[0]~7_combout\);

-- Location: LCFF_X6_Y3_N9
\ADC_Manager1|data_buffer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Mux213~0_combout\,
	ena => \ADC_Manager1|data_buffer[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(0));

-- Location: LCCOMB_X6_Y3_N6
\ADC_Manager1|Mux212~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux212~0_combout\ = (!\ADC_Manager1|process_1~0_combout\ & ((\ADC_Manager1|process_1~1_combout\) # (\ADC_Manager1|process_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|process_1~1_combout\,
	datac => \ADC_Manager1|process_1~0_combout\,
	datad => \ADC_Manager1|process_1~2_combout\,
	combout => \ADC_Manager1|Mux212~0_combout\);

-- Location: LCFF_X6_Y3_N7
\ADC_Manager1|data_buffer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Mux212~0_combout\,
	ena => \ADC_Manager1|data_buffer[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(1));

-- Location: LCCOMB_X6_Y3_N30
\ADC_Manager1|data_buffer[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~8_combout\ = (\ADC_Manager1|data_buffer[0]~6_combout\ & (((!\ADC_Manager1|LessThan6~22_combout\) # (!\ADC_Manager1|LessThan8~22_combout\)) # (!\ADC_Manager1|LessThan7~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan7~22_combout\,
	datab => \ADC_Manager1|LessThan8~22_combout\,
	datac => \ADC_Manager1|LessThan6~22_combout\,
	datad => \ADC_Manager1|data_buffer[0]~6_combout\,
	combout => \ADC_Manager1|data_buffer[2]~8_combout\);

-- Location: LCCOMB_X6_Y3_N12
\ADC_Manager1|data_buffer[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~11_combout\ = (\ADC_Manager1|data_buffer\(2) & (((\ADC_Manager1|data_buffer[2]~8_combout\) # (\ADC_Manager1|data_buffer\(0))))) # (!\ADC_Manager1|data_buffer\(2) & (!\ADC_Manager1|data_buffer[2]~10_combout\ & 
-- ((\ADC_Manager1|data_buffer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[2]~10_combout\,
	datab => \ADC_Manager1|data_buffer[2]~8_combout\,
	datac => \ADC_Manager1|data_buffer\(2),
	datad => \ADC_Manager1|data_buffer\(0),
	combout => \ADC_Manager1|data_buffer[2]~11_combout\);

-- Location: LCCOMB_X6_Y3_N16
\ADC_Manager1|data_buffer[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~4_combout\ = (\ADC_Manager1|data_buffer[2]~3_combout\) # (((!\ADC_Manager1|LessThan11~22_combout\) # (!\ADC_Manager1|LessThan12~22_combout\)) # (!\ADC_Manager1|LessThan10~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[2]~3_combout\,
	datab => \ADC_Manager1|LessThan10~22_combout\,
	datac => \ADC_Manager1|LessThan12~22_combout\,
	datad => \ADC_Manager1|LessThan11~22_combout\,
	combout => \ADC_Manager1|data_buffer[2]~4_combout\);

-- Location: LCCOMB_X7_Y3_N14
\ADC_Manager1|data_buffer[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~12_combout\ = (\ADC_Manager1|data_counts[31]~32_combout\ & ((\ADC_Manager1|process_1~0_combout\ & (\ADC_Manager1|LessThan9~2_combout\)) # (!\ADC_Manager1|process_1~0_combout\ & ((\ADC_Manager1|data_buffer[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan9~2_combout\,
	datab => \ADC_Manager1|process_1~0_combout\,
	datac => \ADC_Manager1|data_counts[31]~32_combout\,
	datad => \ADC_Manager1|data_buffer[2]~4_combout\,
	combout => \ADC_Manager1|data_buffer[2]~12_combout\);

-- Location: LCFF_X6_Y3_N13
\ADC_Manager1|data_buffer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_buffer[2]~11_combout\,
	ena => \ADC_Manager1|data_buffer[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(2));

-- Location: LCCOMB_X6_Y3_N18
\ADC_Manager1|data_buffer[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[3]~13_combout\ = (\ADC_Manager1|data_buffer\(3) & (((\ADC_Manager1|data_buffer[2]~8_combout\) # (\ADC_Manager1|data_buffer\(1))))) # (!\ADC_Manager1|data_buffer\(3) & (!\ADC_Manager1|data_buffer[2]~10_combout\ & 
-- ((\ADC_Manager1|data_buffer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[2]~10_combout\,
	datab => \ADC_Manager1|data_buffer[2]~8_combout\,
	datac => \ADC_Manager1|data_buffer\(3),
	datad => \ADC_Manager1|data_buffer\(1),
	combout => \ADC_Manager1|data_buffer[3]~13_combout\);

-- Location: LCFF_X6_Y3_N19
\ADC_Manager1|data_buffer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_buffer[3]~13_combout\,
	ena => \ADC_Manager1|data_buffer[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(3));

-- Location: LCCOMB_X6_Y3_N20
\ADC_Manager1|data_buffer[4]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[4]~14_combout\ = (\ADC_Manager1|data_buffer\(4) & (((\ADC_Manager1|data_buffer[2]~8_combout\) # (\ADC_Manager1|data_buffer\(2))))) # (!\ADC_Manager1|data_buffer\(4) & (!\ADC_Manager1|data_buffer[2]~10_combout\ & 
-- ((\ADC_Manager1|data_buffer\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[2]~10_combout\,
	datab => \ADC_Manager1|data_buffer[2]~8_combout\,
	datac => \ADC_Manager1|data_buffer\(4),
	datad => \ADC_Manager1|data_buffer\(2),
	combout => \ADC_Manager1|data_buffer[4]~14_combout\);

-- Location: LCFF_X6_Y3_N21
\ADC_Manager1|data_buffer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_buffer[4]~14_combout\,
	ena => \ADC_Manager1|data_buffer[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(4));

-- Location: LCCOMB_X6_Y3_N2
\ADC_Manager1|data_buffer[5]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[5]~15_combout\ = (\ADC_Manager1|data_buffer\(5) & (((\ADC_Manager1|data_buffer[2]~8_combout\) # (\ADC_Manager1|data_buffer\(3))))) # (!\ADC_Manager1|data_buffer\(5) & (!\ADC_Manager1|data_buffer[2]~10_combout\ & 
-- ((\ADC_Manager1|data_buffer\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[2]~10_combout\,
	datab => \ADC_Manager1|data_buffer[2]~8_combout\,
	datac => \ADC_Manager1|data_buffer\(5),
	datad => \ADC_Manager1|data_buffer\(3),
	combout => \ADC_Manager1|data_buffer[5]~15_combout\);

-- Location: LCFF_X6_Y3_N3
\ADC_Manager1|data_buffer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_buffer[5]~15_combout\,
	ena => \ADC_Manager1|data_buffer[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(5));

-- Location: LCCOMB_X2_Y6_N0
\clock_divider1|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~0_combout\ = \clock_divider1|counter\(0) $ (VCC)
-- \clock_divider1|Add1~1\ = CARRY(\clock_divider1|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(0),
	datad => VCC,
	combout => \clock_divider1|Add1~0_combout\,
	cout => \clock_divider1|Add1~1\);

-- Location: LCCOMB_X2_Y6_N2
\clock_divider1|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~2_combout\ = (\clock_divider1|counter\(1) & (!\clock_divider1|Add1~1\)) # (!\clock_divider1|counter\(1) & ((\clock_divider1|Add1~1\) # (GND)))
-- \clock_divider1|Add1~3\ = CARRY((!\clock_divider1|Add1~1\) # (!\clock_divider1|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(1),
	datad => VCC,
	cin => \clock_divider1|Add1~1\,
	combout => \clock_divider1|Add1~2_combout\,
	cout => \clock_divider1|Add1~3\);

-- Location: LCFF_X2_Y6_N3
\clock_divider1|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(1));

-- Location: LCCOMB_X2_Y6_N8
\clock_divider1|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~8_combout\ = (\clock_divider1|counter\(4) & (\clock_divider1|Add1~7\ $ (GND))) # (!\clock_divider1|counter\(4) & (!\clock_divider1|Add1~7\ & VCC))
-- \clock_divider1|Add1~9\ = CARRY((\clock_divider1|counter\(4) & !\clock_divider1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(4),
	datad => VCC,
	cin => \clock_divider1|Add1~7\,
	combout => \clock_divider1|Add1~8_combout\,
	cout => \clock_divider1|Add1~9\);

-- Location: LCFF_X2_Y6_N9
\clock_divider1|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(4));

-- Location: LCCOMB_X2_Y6_N14
\clock_divider1|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~14_combout\ = (\clock_divider1|counter\(7) & (!\clock_divider1|Add1~13\)) # (!\clock_divider1|counter\(7) & ((\clock_divider1|Add1~13\) # (GND)))
-- \clock_divider1|Add1~15\ = CARRY((!\clock_divider1|Add1~13\) # (!\clock_divider1|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(7),
	datad => VCC,
	cin => \clock_divider1|Add1~13\,
	combout => \clock_divider1|Add1~14_combout\,
	cout => \clock_divider1|Add1~15\);

-- Location: LCFF_X2_Y6_N15
\clock_divider1|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(7));

-- Location: LCCOMB_X2_Y6_N18
\clock_divider1|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~18_combout\ = (\clock_divider1|counter\(9) & (!\clock_divider1|Add1~17\)) # (!\clock_divider1|counter\(9) & ((\clock_divider1|Add1~17\) # (GND)))
-- \clock_divider1|Add1~19\ = CARRY((!\clock_divider1|Add1~17\) # (!\clock_divider1|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(9),
	datad => VCC,
	cin => \clock_divider1|Add1~17\,
	combout => \clock_divider1|Add1~18_combout\,
	cout => \clock_divider1|Add1~19\);

-- Location: LCFF_X2_Y6_N19
\clock_divider1|counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(9));

-- Location: LCCOMB_X2_Y6_N20
\clock_divider1|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~20_combout\ = (\clock_divider1|counter\(10) & (\clock_divider1|Add1~19\ $ (GND))) # (!\clock_divider1|counter\(10) & (!\clock_divider1|Add1~19\ & VCC))
-- \clock_divider1|Add1~21\ = CARRY((\clock_divider1|counter\(10) & !\clock_divider1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(10),
	datad => VCC,
	cin => \clock_divider1|Add1~19\,
	combout => \clock_divider1|Add1~20_combout\,
	cout => \clock_divider1|Add1~21\);

-- Location: LCCOMB_X2_Y6_N22
\clock_divider1|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~22_combout\ = (\clock_divider1|counter\(11) & (!\clock_divider1|Add1~21\)) # (!\clock_divider1|counter\(11) & ((\clock_divider1|Add1~21\) # (GND)))
-- \clock_divider1|Add1~23\ = CARRY((!\clock_divider1|Add1~21\) # (!\clock_divider1|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(11),
	datad => VCC,
	cin => \clock_divider1|Add1~21\,
	combout => \clock_divider1|Add1~22_combout\,
	cout => \clock_divider1|Add1~23\);

-- Location: LCFF_X2_Y6_N23
\clock_divider1|counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(11));

-- Location: LCCOMB_X2_Y6_N24
\clock_divider1|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~24_combout\ = (\clock_divider1|counter\(12) & (\clock_divider1|Add1~23\ $ (GND))) # (!\clock_divider1|counter\(12) & (!\clock_divider1|Add1~23\ & VCC))
-- \clock_divider1|Add1~25\ = CARRY((\clock_divider1|counter\(12) & !\clock_divider1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(12),
	datad => VCC,
	cin => \clock_divider1|Add1~23\,
	combout => \clock_divider1|Add1~24_combout\,
	cout => \clock_divider1|Add1~25\);

-- Location: LCCOMB_X2_Y6_N26
\clock_divider1|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~26_combout\ = (\clock_divider1|counter\(13) & (!\clock_divider1|Add1~25\)) # (!\clock_divider1|counter\(13) & ((\clock_divider1|Add1~25\) # (GND)))
-- \clock_divider1|Add1~27\ = CARRY((!\clock_divider1|Add1~25\) # (!\clock_divider1|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(13),
	datad => VCC,
	cin => \clock_divider1|Add1~25\,
	combout => \clock_divider1|Add1~26_combout\,
	cout => \clock_divider1|Add1~27\);

-- Location: LCFF_X2_Y6_N27
\clock_divider1|counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(13));

-- Location: LCCOMB_X2_Y6_N28
\clock_divider1|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~28_combout\ = (\clock_divider1|counter\(14) & (\clock_divider1|Add1~27\ $ (GND))) # (!\clock_divider1|counter\(14) & (!\clock_divider1|Add1~27\ & VCC))
-- \clock_divider1|Add1~29\ = CARRY((\clock_divider1|counter\(14) & !\clock_divider1|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(14),
	datad => VCC,
	cin => \clock_divider1|Add1~27\,
	combout => \clock_divider1|Add1~28_combout\,
	cout => \clock_divider1|Add1~29\);

-- Location: LCFF_X2_Y6_N29
\clock_divider1|counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(14));

-- Location: LCFF_X2_Y6_N25
\clock_divider1|counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(12));

-- Location: LCCOMB_X1_Y6_N0
\clock_divider1|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~0_combout\ = (!\clock_divider1|counter\(11) & (!\clock_divider1|counter\(14) & (!\clock_divider1|counter\(13) & !\clock_divider1|counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(11),
	datab => \clock_divider1|counter\(14),
	datac => \clock_divider1|counter\(13),
	datad => \clock_divider1|counter\(12),
	combout => \clock_divider1|LessThan0~0_combout\);

-- Location: LCCOMB_X2_Y6_N30
\clock_divider1|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~30_combout\ = \clock_divider1|Add1~29\ $ (\clock_divider1|counter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider1|counter\(15),
	cin => \clock_divider1|Add1~29\,
	combout => \clock_divider1|Add1~30_combout\);

-- Location: LCFF_X2_Y6_N31
\clock_divider1|counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(15));

-- Location: LCCOMB_X1_Y6_N8
\clock_divider1|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~3_combout\ = (!\clock_divider1|counter\(15) & !\clock_divider1|counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(15),
	datad => \clock_divider1|counter\(1),
	combout => \clock_divider1|LessThan0~3_combout\);

-- Location: LCFF_X2_Y6_N21
\clock_divider1|counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(10));

-- Location: LCCOMB_X1_Y6_N18
\clock_divider1|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~1_combout\ = (!\clock_divider1|counter\(8) & (!\clock_divider1|counter\(9) & (!\clock_divider1|counter\(7) & !\clock_divider1|counter\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(8),
	datab => \clock_divider1|counter\(9),
	datac => \clock_divider1|counter\(7),
	datad => \clock_divider1|counter\(10),
	combout => \clock_divider1|LessThan0~1_combout\);

-- Location: LCCOMB_X1_Y6_N2
\clock_divider1|LessThan0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~4_combout\ = (\clock_divider1|LessThan0~2_combout\ & (\clock_divider1|LessThan0~0_combout\ & (\clock_divider1|LessThan0~3_combout\ & \clock_divider1|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|LessThan0~2_combout\,
	datab => \clock_divider1|LessThan0~0_combout\,
	datac => \clock_divider1|LessThan0~3_combout\,
	datad => \clock_divider1|LessThan0~1_combout\,
	combout => \clock_divider1|LessThan0~4_combout\);

-- Location: LCCOMB_X1_Y4_N4
\UART_Controller_1|uart_clk_divider|half_clock[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|half_clock[6]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \UART_Controller_1|uart_clk_divider|half_clock[6]~feeder_combout\);

-- Location: LCFF_X1_Y4_N5
\UART_Controller_1|uart_clk_divider|half_clock[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|half_clock[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|half_clock\(6));

-- Location: LCCOMB_X1_Y6_N14
\clock_divider1|counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|counter~5_combout\ = (\clock_divider1|Add1~0_combout\ & (((\clock_divider1|counter\(0)) # (!\clock_divider1|LessThan0~4_combout\)) # (!\clock_divider1|counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(2),
	datab => \clock_divider1|Add1~0_combout\,
	datac => \clock_divider1|counter\(0),
	datad => \clock_divider1|LessThan0~4_combout\,
	combout => \clock_divider1|counter~5_combout\);

-- Location: LCFF_X1_Y6_N15
\clock_divider1|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|counter~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(0));

-- Location: LCCOMB_X1_Y6_N30
\clock_divider1|counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|counter~4_combout\ = (\clock_divider1|Add1~4_combout\ & ((\clock_divider1|counter\(0)) # ((!\clock_divider1|LessThan0~4_combout\) # (!\clock_divider1|counter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|Add1~4_combout\,
	datab => \clock_divider1|counter\(0),
	datac => \clock_divider1|counter\(2),
	datad => \clock_divider1|LessThan0~4_combout\,
	combout => \clock_divider1|counter~4_combout\);

-- Location: LCFF_X1_Y6_N31
\clock_divider1|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|counter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(2));

-- Location: LCCOMB_X1_Y6_N22
\clock_divider1|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~5_combout\ = ((\clock_divider1|counter\(2)) # (!\UART_Controller_1|uart_clk_divider|half_clock\(6))) # (!\clock_divider1|LessThan0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|LessThan0~4_combout\,
	datac => \UART_Controller_1|uart_clk_divider|half_clock\(6),
	datad => \clock_divider1|counter\(2),
	combout => \clock_divider1|LessThan0~5_combout\);

-- Location: LCCOMB_X1_Y6_N16
\clock_divider1|clock_out~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|clock_out~feeder_combout\ = \clock_divider1|LessThan0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider1|LessThan0~5_combout\,
	combout => \clock_divider1|clock_out~feeder_combout\);

-- Location: LCFF_X1_Y6_N17
\clock_divider1|clock_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~combout\,
	datain => \clock_divider1|clock_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|clock_out~regout\);

-- Location: LCCOMB_X2_Y4_N0
\UART_Controller_1|uart_clk_divider|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~0_combout\ = \UART_Controller_1|uart_clk_divider|counter\(0) $ (VCC)
-- \UART_Controller_1|uart_clk_divider|Add1~1\ = CARRY(\UART_Controller_1|uart_clk_divider|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(0),
	datad => VCC,
	combout => \UART_Controller_1|uart_clk_divider|Add1~0_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~1\);

-- Location: LCFF_X2_Y4_N1
\UART_Controller_1|uart_clk_divider|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(0));

-- Location: LCCOMB_X2_Y4_N2
\UART_Controller_1|uart_clk_divider|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~2_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(1) & (!\UART_Controller_1|uart_clk_divider|Add1~1\)) # (!\UART_Controller_1|uart_clk_divider|counter\(1) & ((\UART_Controller_1|uart_clk_divider|Add1~1\) # 
-- (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~3\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~1\) # (!\UART_Controller_1|uart_clk_divider|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(1),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~1\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~2_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~3\);

-- Location: LCFF_X2_Y4_N3
\UART_Controller_1|uart_clk_divider|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(1));

-- Location: LCCOMB_X2_Y4_N4
\UART_Controller_1|uart_clk_divider|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~4_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(2) & (\UART_Controller_1|uart_clk_divider|Add1~3\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(2) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~3\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~5\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(2) & !\UART_Controller_1|uart_clk_divider|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(2),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~3\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~4_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~5\);

-- Location: LCFF_X2_Y4_N5
\UART_Controller_1|uart_clk_divider|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(2));

-- Location: LCCOMB_X2_Y4_N6
\UART_Controller_1|uart_clk_divider|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~6_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(3) & (!\UART_Controller_1|uart_clk_divider|Add1~5\)) # (!\UART_Controller_1|uart_clk_divider|counter\(3) & ((\UART_Controller_1|uart_clk_divider|Add1~5\) # 
-- (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~7\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~5\) # (!\UART_Controller_1|uart_clk_divider|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(3),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~5\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~6_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~7\);

-- Location: LCCOMB_X2_Y4_N8
\UART_Controller_1|uart_clk_divider|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~8_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(4) & (\UART_Controller_1|uart_clk_divider|Add1~7\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(4) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~7\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~9\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(4) & !\UART_Controller_1|uart_clk_divider|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(4),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~7\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~8_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~9\);

-- Location: LCFF_X2_Y4_N9
\UART_Controller_1|uart_clk_divider|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(4));

-- Location: LCCOMB_X2_Y4_N10
\UART_Controller_1|uart_clk_divider|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~10_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(5) & (!\UART_Controller_1|uart_clk_divider|Add1~9\)) # (!\UART_Controller_1|uart_clk_divider|counter\(5) & ((\UART_Controller_1|uart_clk_divider|Add1~9\) 
-- # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~11\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~9\) # (!\UART_Controller_1|uart_clk_divider|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(5),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~9\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~10_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~11\);

-- Location: LCCOMB_X2_Y4_N12
\UART_Controller_1|uart_clk_divider|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~12_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(6) & (\UART_Controller_1|uart_clk_divider|Add1~11\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(6) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~11\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~13\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(6) & !\UART_Controller_1|uart_clk_divider|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(6),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~11\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~12_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~13\);

-- Location: LCFF_X2_Y4_N13
\UART_Controller_1|uart_clk_divider|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(6));

-- Location: LCFF_X2_Y4_N11
\UART_Controller_1|uart_clk_divider|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(5));

-- Location: LCCOMB_X2_Y4_N14
\UART_Controller_1|uart_clk_divider|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~14_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(7) & (!\UART_Controller_1|uart_clk_divider|Add1~13\)) # (!\UART_Controller_1|uart_clk_divider|counter\(7) & 
-- ((\UART_Controller_1|uart_clk_divider|Add1~13\) # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~15\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~13\) # (!\UART_Controller_1|uart_clk_divider|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(7),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~13\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~14_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~15\);

-- Location: LCCOMB_X1_Y4_N30
\UART_Controller_1|uart_clk_divider|counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~1_combout\ = (\UART_Controller_1|uart_clk_divider|Add1~14_combout\ & !\UART_Controller_1|uart_clk_divider|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_clk_divider|Add1~14_combout\,
	datad => \UART_Controller_1|uart_clk_divider|Equal0~4_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~1_combout\);

-- Location: LCFF_X1_Y4_N31
\UART_Controller_1|uart_clk_divider|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(7));

-- Location: LCCOMB_X1_Y4_N26
\UART_Controller_1|uart_clk_divider|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Equal0~2_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(4) & (\UART_Controller_1|uart_clk_divider|counter\(6) & (\UART_Controller_1|uart_clk_divider|counter\(5) & 
-- !\UART_Controller_1|uart_clk_divider|counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(4),
	datab => \UART_Controller_1|uart_clk_divider|counter\(6),
	datac => \UART_Controller_1|uart_clk_divider|counter\(5),
	datad => \UART_Controller_1|uart_clk_divider|counter\(7),
	combout => \UART_Controller_1|uart_clk_divider|Equal0~2_combout\);

-- Location: LCCOMB_X2_Y4_N16
\UART_Controller_1|uart_clk_divider|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~16_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(8) & (\UART_Controller_1|uart_clk_divider|Add1~15\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(8) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~15\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~17\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(8) & !\UART_Controller_1|uart_clk_divider|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(8),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~15\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~16_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~17\);

-- Location: LCCOMB_X1_Y4_N28
\UART_Controller_1|uart_clk_divider|counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~2_combout\ = (\UART_Controller_1|uart_clk_divider|Add1~16_combout\ & !\UART_Controller_1|uart_clk_divider|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_clk_divider|Add1~16_combout\,
	datad => \UART_Controller_1|uart_clk_divider|Equal0~4_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~2_combout\);

-- Location: LCFF_X1_Y4_N29
\UART_Controller_1|uart_clk_divider|counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(8));

-- Location: LCCOMB_X2_Y4_N18
\UART_Controller_1|uart_clk_divider|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~18_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(9) & (!\UART_Controller_1|uart_clk_divider|Add1~17\)) # (!\UART_Controller_1|uart_clk_divider|counter\(9) & 
-- ((\UART_Controller_1|uart_clk_divider|Add1~17\) # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~19\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~17\) # (!\UART_Controller_1|uart_clk_divider|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(9),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~17\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~18_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~19\);

-- Location: LCFF_X2_Y4_N19
\UART_Controller_1|uart_clk_divider|counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(9));

-- Location: LCCOMB_X2_Y4_N20
\UART_Controller_1|uart_clk_divider|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~20_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(10) & (\UART_Controller_1|uart_clk_divider|Add1~19\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(10) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~19\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~21\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(10) & !\UART_Controller_1|uart_clk_divider|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(10),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~19\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~20_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~21\);

-- Location: LCCOMB_X2_Y4_N22
\UART_Controller_1|uart_clk_divider|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~22_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(11) & (!\UART_Controller_1|uart_clk_divider|Add1~21\)) # (!\UART_Controller_1|uart_clk_divider|counter\(11) & 
-- ((\UART_Controller_1|uart_clk_divider|Add1~21\) # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~23\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~21\) # (!\UART_Controller_1|uart_clk_divider|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(11),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~21\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~22_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~23\);

-- Location: LCFF_X2_Y4_N23
\UART_Controller_1|uart_clk_divider|counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(11));

-- Location: LCCOMB_X1_Y4_N24
\UART_Controller_1|uart_clk_divider|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Equal0~1_combout\ = (!\UART_Controller_1|uart_clk_divider|counter\(9) & (!\UART_Controller_1|uart_clk_divider|counter\(11) & (\UART_Controller_1|uart_clk_divider|counter\(10) & 
-- \UART_Controller_1|uart_clk_divider|counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(9),
	datab => \UART_Controller_1|uart_clk_divider|counter\(11),
	datac => \UART_Controller_1|uart_clk_divider|counter\(10),
	datad => \UART_Controller_1|uart_clk_divider|counter\(8),
	combout => \UART_Controller_1|uart_clk_divider|Equal0~1_combout\);

-- Location: LCFF_X2_Y4_N7
\UART_Controller_1|uart_clk_divider|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(3));

-- Location: LCCOMB_X1_Y4_N12
\UART_Controller_1|uart_clk_divider|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Equal0~3_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(1) & (\UART_Controller_1|uart_clk_divider|counter\(2) & (\UART_Controller_1|uart_clk_divider|counter\(0) & 
-- \UART_Controller_1|uart_clk_divider|counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(1),
	datab => \UART_Controller_1|uart_clk_divider|counter\(2),
	datac => \UART_Controller_1|uart_clk_divider|counter\(0),
	datad => \UART_Controller_1|uart_clk_divider|counter\(3),
	combout => \UART_Controller_1|uart_clk_divider|Equal0~3_combout\);

-- Location: LCCOMB_X1_Y4_N18
\UART_Controller_1|uart_clk_divider|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Equal0~4_combout\ = (\UART_Controller_1|uart_clk_divider|Equal0~0_combout\ & (\UART_Controller_1|uart_clk_divider|Equal0~2_combout\ & (\UART_Controller_1|uart_clk_divider|Equal0~1_combout\ & 
-- \UART_Controller_1|uart_clk_divider|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|Equal0~0_combout\,
	datab => \UART_Controller_1|uart_clk_divider|Equal0~2_combout\,
	datac => \UART_Controller_1|uart_clk_divider|Equal0~1_combout\,
	datad => \UART_Controller_1|uart_clk_divider|Equal0~3_combout\,
	combout => \UART_Controller_1|uart_clk_divider|Equal0~4_combout\);

-- Location: LCCOMB_X1_Y4_N16
\UART_Controller_1|uart_clk_divider|counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~3_combout\ = (!\UART_Controller_1|uart_clk_divider|Equal0~4_combout\ & \UART_Controller_1|uart_clk_divider|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|Equal0~4_combout\,
	datad => \UART_Controller_1|uart_clk_divider|Add1~20_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~3_combout\);

-- Location: LCFF_X1_Y4_N17
\UART_Controller_1|uart_clk_divider|counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(10));

-- Location: LCCOMB_X1_Y4_N22
\UART_Controller_1|uart_clk_divider|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~2_combout\ = (!\UART_Controller_1|uart_clk_divider|counter\(10) & !\UART_Controller_1|uart_clk_divider|counter\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_clk_divider|counter\(10),
	datad => \UART_Controller_1|uart_clk_divider|counter\(11),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~2_combout\);

-- Location: LCCOMB_X2_Y4_N24
\UART_Controller_1|uart_clk_divider|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~24_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(12) & (\UART_Controller_1|uart_clk_divider|Add1~23\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(12) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~23\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~25\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(12) & !\UART_Controller_1|uart_clk_divider|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(12),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~23\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~24_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~25\);

-- Location: LCCOMB_X2_Y4_N28
\UART_Controller_1|uart_clk_divider|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~28_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(14) & (\UART_Controller_1|uart_clk_divider|Add1~27\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(14) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~27\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~29\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(14) & !\UART_Controller_1|uart_clk_divider|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(14),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~27\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~28_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~29\);

-- Location: LCFF_X2_Y4_N29
\UART_Controller_1|uart_clk_divider|counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(14));

-- Location: LCCOMB_X2_Y4_N30
\UART_Controller_1|uart_clk_divider|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~30_combout\ = \UART_Controller_1|uart_clk_divider|Add1~29\ $ (\UART_Controller_1|uart_clk_divider|counter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_clk_divider|counter\(15),
	cin => \UART_Controller_1|uart_clk_divider|Add1~29\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~30_combout\);

-- Location: LCFF_X2_Y4_N31
\UART_Controller_1|uart_clk_divider|counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(15));

-- Location: LCCOMB_X1_Y4_N20
\UART_Controller_1|uart_clk_divider|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~0_combout\ = (!\UART_Controller_1|uart_clk_divider|counter\(13) & (!\UART_Controller_1|uart_clk_divider|counter\(14) & (\UART_Controller_1|uart_clk_divider|half_clock\(6) & 
-- !\UART_Controller_1|uart_clk_divider|counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(13),
	datab => \UART_Controller_1|uart_clk_divider|counter\(14),
	datac => \UART_Controller_1|uart_clk_divider|half_clock\(6),
	datad => \UART_Controller_1|uart_clk_divider|counter\(15),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~0_combout\);

-- Location: LCFF_X2_Y4_N25
\UART_Controller_1|uart_clk_divider|counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(12));

-- Location: LCCOMB_X1_Y4_N0
\UART_Controller_1|uart_clk_divider|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~3_combout\ = ((\UART_Controller_1|uart_clk_divider|counter\(12) & ((!\UART_Controller_1|uart_clk_divider|LessThan0~2_combout\) # (!\UART_Controller_1|uart_clk_divider|LessThan0~1_combout\)))) # 
-- (!\UART_Controller_1|uart_clk_divider|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|LessThan0~1_combout\,
	datab => \UART_Controller_1|uart_clk_divider|LessThan0~2_combout\,
	datac => \UART_Controller_1|uart_clk_divider|LessThan0~0_combout\,
	datad => \UART_Controller_1|uart_clk_divider|counter\(12),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~3_combout\);

-- Location: LCCOMB_X1_Y6_N12
\UART_Controller_1|uart_clk_divider|clock_out~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|clock_out~feeder_combout\ = \UART_Controller_1|uart_clk_divider|LessThan0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_clk_divider|LessThan0~3_combout\,
	combout => \UART_Controller_1|uart_clk_divider|clock_out~feeder_combout\);

-- Location: LCFF_X1_Y6_N13
\UART_Controller_1|uart_clk_divider|clock_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~combout\,
	datain => \UART_Controller_1|uart_clk_divider|clock_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|clock_out~regout\);

-- Location: LCCOMB_X5_Y5_N14
\UART_Controller_1|uart_tx_1|data_index[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_index[0]~2_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & (((\UART_Controller_1|uart_tx_1|data_index[2]~0_combout\)))) # (!\UART_Controller_1|uart_tx_1|data_index\(0) & 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & (\UART_Controller_1|uart_clk_divider|clock_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datab => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datac => \UART_Controller_1|uart_tx_1|data_index\(0),
	datad => \UART_Controller_1|uart_tx_1|data_index[2]~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|data_index[0]~2_combout\);

-- Location: LCFF_X5_Y5_N15
\UART_Controller_1|uart_tx_1|data_index[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_index[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_index\(0));

-- Location: LCCOMB_X5_Y5_N30
\UART_Controller_1|uart_tx_1|data_index[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_index[1]~1_combout\ = (\UART_Controller_1|uart_tx_1|data_index[2]~0_combout\ & (((\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|data_index[2]~0_combout\ & 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & (\UART_Controller_1|uart_tx_1|data_index\(1) $ (\UART_Controller_1|uart_tx_1|data_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datab => \UART_Controller_1|uart_tx_1|data_index[2]~0_combout\,
	datac => \UART_Controller_1|uart_tx_1|data_index\(1),
	datad => \UART_Controller_1|uart_tx_1|data_index\(0),
	combout => \UART_Controller_1|uart_tx_1|data_index[1]~1_combout\);

-- Location: LCFF_X5_Y5_N31
\UART_Controller_1|uart_tx_1|data_index[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_index[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_index\(1));

-- Location: LCCOMB_X4_Y5_N26
\UART_Controller_1|uart_tx_1|tx_next_state~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_next_state~12_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(2) & (\UART_Controller_1|uart_tx_1|data_index\(0) & \UART_Controller_1|uart_tx_1|data_index\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|data_index\(2),
	datac => \UART_Controller_1|uart_tx_1|data_index\(0),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|tx_next_state~12_combout\);

-- Location: LCCOMB_X4_Y5_N18
\UART_Controller_1|uart_tx_1|data_index[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_index[2]~0_combout\ = ((!\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state~12_combout\) # (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\)))) # 
-- (!\UART_Controller_1|uart_clk_divider|clock_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_next_state~12_combout\,
	datac => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|data_index[2]~0_combout\);

-- Location: LCCOMB_X4_Y5_N0
\UART_Controller_1|uart_tx_1|data_index[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\ = (\UART_Controller_1|uart_tx_1|data_index[2]~0_combout\ & (((\UART_Controller_1|uart_tx_1|data_index\(2))))) # (!\UART_Controller_1|uart_tx_1|data_index[2]~0_combout\ & 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & (\UART_Controller_1|uart_tx_1|Add0~0_combout\ $ (\UART_Controller_1|uart_tx_1|data_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Add0~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datac => \UART_Controller_1|uart_tx_1|data_index\(2),
	datad => \UART_Controller_1|uart_tx_1|data_index[2]~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\);

-- Location: LCFF_X4_Y5_N1
\UART_Controller_1|uart_tx_1|data_index[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_index\(2));

-- Location: LCCOMB_X4_Y5_N10
\UART_Controller_1|uart_tx_1|tx_next_state~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\ = (\UART_Controller_1|uart_clk_divider|clock_out~regout\ & (\UART_Controller_1|uart_tx_1|data_index\(2) & (\UART_Controller_1|uart_tx_1|data_index\(0) & \UART_Controller_1|uart_tx_1|data_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datab => \UART_Controller_1|uart_tx_1|data_index\(2),
	datac => \UART_Controller_1|uart_tx_1|data_index\(0),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\);

-- Location: LCCOMB_X3_Y5_N24
\UART_Controller_1|uart_tx_1|Selector6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector6~1_combout\ = (\UART_Controller_1|uart_tx_1|Selector6~0_combout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\) # ((\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & 
-- \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\)))) # (!\UART_Controller_1|uart_tx_1|Selector6~0_combout\ & (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Selector6~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector6~1_combout\);

-- Location: LCFF_X3_Y5_N25
\UART_Controller_1|uart_tx_1|tx_next_state.stop\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\);

-- Location: LCFF_X3_Y5_N31
\UART_Controller_1|uart_tx_1|tx_curr_state.stop\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\);

-- Location: LCCOMB_X3_Y5_N4
\UART_Controller_1|uart_tx_1|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector4~1_combout\ = (\UART_Controller_1|uart_clk_divider|clock_out~regout\ & (!\UART_Controller_1|uart_tx_1|tx_next_state.start~regout\)) # (!\UART_Controller_1|uart_clk_divider|clock_out~regout\ & 
-- (\UART_Controller_1|uart_tx_1|tx_next_state.start~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\) # (\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector4~1_combout\);

-- Location: LCCOMB_X3_Y5_N2
\UART_Controller_1|uart_tx_1|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector2~1_combout\ = (\UART_Controller_1|uart_tx_1|Selector2~0_combout\ & (((\UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\ & !\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\)))) # 
-- (!\UART_Controller_1|uart_tx_1|Selector2~0_combout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\) # ((\UART_Controller_1|uart_tx_1|Selector4~0_combout\ & !\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Selector2~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|Selector4~0_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector2~1_combout\);

-- Location: LCFF_X3_Y5_N3
\UART_Controller_1|uart_tx_1|tx_next_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\);

-- Location: LCCOMB_X3_Y5_N22
\UART_Controller_1|uart_tx_1|tx_curr_state.idle~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_curr_state.idle~feeder_combout\ = \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\,
	combout => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~feeder_combout\);

-- Location: LCFF_X3_Y5_N23
\UART_Controller_1|uart_tx_1|tx_curr_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\);

-- Location: LCCOMB_X3_Y5_N0
\UART_Controller_1|uart_tx_1|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector4~0_combout\ = (\UART_Controller_1|START_SEND_DATA~2_combout\ & (((\UART_Controller_1|uart_tx_1|tx_next_state~13_combout\)) # (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\))) # 
-- (!\UART_Controller_1|START_SEND_DATA~2_combout\ & (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state~13_combout\) # (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|START_SEND_DATA~2_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector4~0_combout\);

-- Location: LCCOMB_X3_Y5_N26
\UART_Controller_1|uart_tx_1|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector4~2_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ & ((\UART_Controller_1|uart_tx_1|Selector4~1_combout\) # ((\UART_Controller_1|uart_tx_1|tx_next_state.start~regout\)))) # 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ & (\UART_Controller_1|uart_tx_1|tx_next_state.start~regout\ & ((\UART_Controller_1|uart_tx_1|Selector4~1_combout\) # (!\UART_Controller_1|uart_tx_1|Selector4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datab => \UART_Controller_1|uart_tx_1|Selector4~1_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\,
	datad => \UART_Controller_1|uart_tx_1|Selector4~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector4~2_combout\);

-- Location: LCFF_X3_Y5_N27
\UART_Controller_1|uart_tx_1|tx_next_state.start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\);

-- Location: LCCOMB_X3_Y5_N14
\UART_Controller_1|uart_tx_1|tx_curr_state.start~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_curr_state.start~feeder_combout\ = \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\,
	combout => \UART_Controller_1|uart_tx_1|tx_curr_state.start~feeder_combout\);

-- Location: LCFF_X3_Y5_N15
\UART_Controller_1|uart_tx_1|tx_curr_state.start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|tx_curr_state.start~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\);

-- Location: LCCOMB_X3_Y5_N18
\UART_Controller_1|uart_tx_1|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector3~0_combout\ = (!\UART_Controller_1|uart_clk_divider|clock_out~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\) # ((\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\) # 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector3~0_combout\);

-- Location: LCCOMB_X3_Y5_N8
\UART_Controller_1|uart_tx_1|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector3~1_combout\ = (\UART_Controller_1|uart_tx_1|Selector3~0_combout\) # (((!\UART_Controller_1|uart_tx_1|tx_next_state~13_combout\ & \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\)) # 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datac => \UART_Controller_1|uart_tx_1|Selector3~0_combout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector3~1_combout\);

-- Location: LCCOMB_X3_Y5_N20
\UART_Controller_1|uart_tx_1|Selector3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector3~2_combout\ = (\UART_Controller_1|START_SEND_DATA~2_combout\ & (((\UART_Controller_1|uart_tx_1|Selector3~1_combout\ & \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\)) # 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\))) # (!\UART_Controller_1|START_SEND_DATA~2_combout\ & (\UART_Controller_1|uart_tx_1|Selector3~1_combout\ & (\UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|START_SEND_DATA~2_combout\,
	datab => \UART_Controller_1|uart_tx_1|Selector3~1_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector3~2_combout\);

-- Location: LCFF_X3_Y5_N21
\UART_Controller_1|uart_tx_1|tx_next_state.sync\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\);

-- Location: LCFF_X3_Y5_N13
\UART_Controller_1|uart_tx_1|tx_curr_state.sync\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\);

-- Location: LCCOMB_X4_Y5_N2
\UART_Controller_1|uart_tx_1|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector5~0_combout\ = (\UART_Controller_1|uart_clk_divider|clock_out~regout\ & (((!\UART_Controller_1|uart_tx_1|tx_next_state.data~regout\)))) # (!\UART_Controller_1|uart_clk_divider|clock_out~regout\ & 
-- (\UART_Controller_1|uart_tx_1|tx_next_state.data~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\) # (\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datac => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector5~0_combout\);

-- Location: LCCOMB_X4_Y5_N22
\UART_Controller_1|uart_tx_1|Selector5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector5~1_combout\ = (\UART_Controller_1|uart_tx_1|Selector5~0_combout\ & (((\UART_Controller_1|uart_tx_1|tx_next_state.data~regout\) # (\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\)))) # 
-- (!\UART_Controller_1|uart_tx_1|Selector5~0_combout\ & (\UART_Controller_1|uart_tx_1|tx_next_state.data~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\) # (!\UART_Controller_1|uart_tx_1|Selector4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Selector4~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|Selector5~0_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector5~1_combout\);

-- Location: LCFF_X4_Y5_N23
\UART_Controller_1|uart_tx_1|tx_next_state.data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\);

-- Location: LCCOMB_X4_Y5_N30
\UART_Controller_1|uart_tx_1|tx_curr_state.data~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_curr_state.data~feeder_combout\ = \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|tx_curr_state.data~feeder_combout\);

-- Location: LCFF_X4_Y5_N31
\UART_Controller_1|uart_tx_1|tx_curr_state.data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|tx_curr_state.data~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\);

-- Location: LCCOMB_X5_Y5_N26
\UART_Controller_1|uart_tx_1|data_send[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_send[1]~feeder_combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	combout => \UART_Controller_1|uart_tx_1|data_send[1]~feeder_combout\);

-- Location: LCFF_X5_Y5_N27
\UART_Controller_1|uart_tx_1|data_send[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_send[1]~feeder_combout\,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(1));

-- Location: LCFF_X5_Y5_N5
\UART_Controller_1|uart_tx_1|data_send[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(0));

-- Location: LCCOMB_X5_Y5_N4
\UART_Controller_1|uart_tx_1|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~2_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & ((\UART_Controller_1|uart_tx_1|data_send\(1)) # ((\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|data_index\(0) & 
-- (((\UART_Controller_1|uart_tx_1|data_send\(0) & !\UART_Controller_1|uart_tx_1|data_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_index\(0),
	datab => \UART_Controller_1|uart_tx_1|data_send\(1),
	datac => \UART_Controller_1|uart_tx_1|data_send\(0),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Mux0~2_combout\);

-- Location: LCFF_X5_Y5_N11
\UART_Controller_1|uart_tx_1|data_send[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(3));

-- Location: LCCOMB_X5_Y5_N10
\UART_Controller_1|uart_tx_1|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~3_combout\ = (\UART_Controller_1|uart_tx_1|Mux0~2_combout\ & (((\UART_Controller_1|uart_tx_1|data_send\(3)) # (!\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|Mux0~2_combout\ & 
-- (\UART_Controller_1|uart_tx_1|data_send\(2) & ((\UART_Controller_1|uart_tx_1|data_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_send\(2),
	datab => \UART_Controller_1|uart_tx_1|Mux0~2_combout\,
	datac => \UART_Controller_1|uart_tx_1|data_send\(3),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Mux0~3_combout\);

-- Location: LCCOMB_X5_Y5_N22
\UART_Controller_1|uart_tx_1|data_send[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_send[7]~feeder_combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	combout => \UART_Controller_1|uart_tx_1|data_send[7]~feeder_combout\);

-- Location: LCFF_X5_Y5_N23
\UART_Controller_1|uart_tx_1|data_send[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_send[7]~feeder_combout\,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(7));

-- Location: LCFF_X5_Y5_N25
\UART_Controller_1|uart_tx_1|data_send[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(6));

-- Location: LCCOMB_X5_Y5_N24
\UART_Controller_1|uart_tx_1|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~1_combout\ = (\UART_Controller_1|uart_tx_1|Mux0~0_combout\ & ((\UART_Controller_1|uart_tx_1|data_send\(7)) # ((!\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|Mux0~0_combout\ & 
-- (((\UART_Controller_1|uart_tx_1|data_send\(6) & \UART_Controller_1|uart_tx_1|data_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Mux0~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|data_send\(7),
	datac => \UART_Controller_1|uart_tx_1|data_send\(6),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Mux0~1_combout\);

-- Location: LCCOMB_X4_Y5_N28
\UART_Controller_1|uart_tx_1|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector0~0_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(2) & ((\UART_Controller_1|uart_tx_1|Mux0~1_combout\))) # (!\UART_Controller_1|uart_tx_1|data_index\(2) & (\UART_Controller_1|uart_tx_1|Mux0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|data_index\(2),
	datac => \UART_Controller_1|uart_tx_1|Mux0~3_combout\,
	datad => \UART_Controller_1|uart_tx_1|Mux0~1_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector0~0_combout\);

-- Location: LCCOMB_X3_Y5_N28
\UART_Controller_1|uart_tx_1|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector0~1_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & ((\UART_Controller_1|uart_tx_1|Selector0~0_combout\))) # (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datad => \UART_Controller_1|uart_tx_1|Selector0~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector0~1_combout\);

-- Location: LCFF_X3_Y5_N29
\UART_Controller_1|uart_tx_1|TX\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|TX~regout\);

-- Location: LCCOMB_X12_Y10_N22
\corr_long|output_int~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~13_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & ((\corr_long|Add24~26_combout\))) # (!\corr_long|first_part~regout\ & (\corr_long|Add23~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \corr_long|Add23~26_combout\,
	datad => \corr_long|Add24~26_combout\,
	combout => \corr_long|output_int~13_combout\);

-- Location: LCFF_X12_Y10_N23
\corr_long|output_int[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(13));

-- Location: LCCOMB_X10_Y10_N24
\corr_long|output_int~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~14_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & (\corr_long|Add24~28_combout\)) # (!\corr_long|first_part~regout\ & ((\corr_long|Add23~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \corr_long|Add24~28_combout\,
	datad => \corr_long|Add23~28_combout\,
	combout => \corr_long|output_int~14_combout\);

-- Location: LCFF_X10_Y10_N25
\corr_long|output_int[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(14));

-- Location: LCCOMB_X10_Y10_N30
\corr_long|output_int~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~15_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & ((\corr_long|Add24~30_combout\))) # (!\corr_long|first_part~regout\ & (\corr_long|Add23~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \corr_long|Add23~30_combout\,
	datad => \corr_long|Add24~30_combout\,
	combout => \corr_long|output_int~15_combout\);

-- Location: LCFF_X10_Y10_N31
\corr_long|output_int[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(15));

-- Location: LCCOMB_X10_Y10_N20
\corr_long|output_int~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_int~16_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|first_part~regout\ & ((\corr_long|Add24~32_combout\))) # (!\corr_long|first_part~regout\ & (\corr_long|Add23~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|first_part~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \corr_long|Add23~32_combout\,
	datad => \corr_long|Add24~32_combout\,
	combout => \corr_long|output_int~16_combout\);

-- Location: LCFF_X10_Y10_N21
\corr_long|output_int[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_int~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_int\(16));

-- Location: LCFF_X13_Y4_N27
\ADC_Manager1|c_preamb_func[49][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][3]~regout\);

-- Location: LCCOMB_X15_Y1_N6
\ADC_Manager1|Selector402~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector402~0_combout\ = (\ADC_Manager1|c_preamb_func[49][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[49][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector402~0_combout\);

-- Location: LCFF_X15_Y1_N7
\ADC_Manager1|c_long_func_input[49][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector402~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][3]~regout\);

-- Location: LCFF_X8_Y3_N31
\ADC_Manager1|c_preamb_func[49][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][7]~regout\);

-- Location: LCCOMB_X8_Y3_N12
\ADC_Manager1|Selector398~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector398~0_combout\ = (\ADC_Manager1|c_preamb_func[49][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[49][7]~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector398~0_combout\);

-- Location: LCFF_X8_Y3_N13
\ADC_Manager1|c_long_func_input[49][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector398~0_combout\,
	ena => \ADC_Manager1|Selector405~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][7]~regout\);

-- Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(0));

-- Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(1));

-- Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(2));

-- Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(3));

-- Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(4));

-- Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(5));

-- Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SYNC~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \clock_divider1|clock_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SYNC);

-- Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\UART_TX~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \UART_Controller_1|uart_tx_1|TX~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_UART_TX);

-- Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\UART_RX~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_UART_RX);

-- Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(0));

-- Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(1));

-- Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(2));

-- Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(3));

-- Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(4));

-- Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(5));

-- Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(6));

-- Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(7));

-- Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(8));

-- Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(9));

-- Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(10));

-- Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(11));

-- Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(12));

-- Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(13));

-- Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(14));

-- Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(15));

-- Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(16));

-- Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(17));

-- Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(18));

-- Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \corr_long|output_int\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val(19));

-- Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(0));

-- Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(1));

-- Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(2));

-- Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(3));

-- Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[49][0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(4));

-- Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[49][1]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(5));

-- Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[49][2]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(6));

-- Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[49][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(7));

-- Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[49][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(8));

-- Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[49][5]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(9));

-- Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[49][6]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(10));

-- Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[49][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(11));

-- Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[48][0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(12));

-- Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[48][1]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(13));

-- Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[48][2]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(14));

-- Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[48][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(15));

-- Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[48][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(16));

-- Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[48][5]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(17));

-- Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[48][6]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(18));

-- Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_val2[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|c_long_func_input[48][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_val2(19));
END structure;


