Accel-Sim [build accelsim-commit-e24e9b673dd081bc10ffe5aec04f047ee9fda2fe_modified_1.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-fcdb666c7f418d67664d19072fd200d8be34ae89_modified_2.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      40 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    1 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           24 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                  257 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    1 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    1 # Seperate_Write_Queue_Enable
-dram_write_queue_size           128:108:32 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./util/tracer_nvbit/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  8,4 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  8,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 48
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007100 	high:15 low:8
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000eff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f6f5f100000,1048576
launching memcpy command : MemcpyHtoD,0x00007f6f5f800000,1048576
launching memcpy command : MemcpyHtoD,0x00007f6f5f900000,1048576
launching memcpy command : MemcpyHtoD,0x00007f6f5fa00000,1048576
Processing kernel ./util/tracer_nvbit/traces/kernel-1.traceg
-kernel name = _Z5saxpyifPfS_
-kernel id = 1
-grid dim = (256,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f6f95000000
-local mem base_addr = 0x00007f6f93000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ./util/tracer_nvbit/traces/kernel-1.traceg
Processing kernel ./util/tracer_nvbit/traces/kernel-2.traceg
-kernel name = _Z5scaleifPf
-kernel id = 2
-grid dim = (256,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 8
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f6f95000000
-local mem base_addr = 0x00007f6f93000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ./util/tracer_nvbit/traces/kernel-2.traceg
Processing kernel ./util/tracer_nvbit/traces/kernel-3.traceg
-kernel name = _Z5saxpyifPfS_
-kernel id = 3
-grid dim = (256,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 70
-cuda stream id = 93864869445264
-shmem base_addr = 0x00007f6f95000000
-local mem base_addr = 0x00007f6f93000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ./util/tracer_nvbit/traces/kernel-3.traceg
Processing kernel ./util/tracer_nvbit/traces/kernel-4.traceg
-kernel name = _Z3addiPfS_
-kernel id = 4
-grid dim = (256,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 12
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f6f95000000
-local mem base_addr = 0x00007f6f93000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ./util/tracer_nvbit/traces/kernel-4.traceg
launching kernel name: _Z5saxpyifPfS_ uid: 1 cuda_stream_id: 0
gpgpu_sim::launch: kernelID = 1, streamID = 0
gpgpu_sim::launch start_cycle=0, end_cycle=0
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
thread block = 1,0,0
thread block = 2,0,0
thread block = 3,0,0
thread block = 4,0,0
thread block = 5,0,0
thread block = 6,0,0
thread block = 7,0,0
thread block = 8,0,0
thread block = 9,0,0
thread block = 10,0,0
thread block = 11,0,0
thread block = 12,0,0
thread block = 13,0,0
thread block = 14,0,0
thread block = 15,0,0
thread block = 16,0,0
thread block = 17,0,0
thread block = 18,0,0
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
gpgpu_sim::set_kernel_done start_cycle=0, end_cycle=7393
Destroy streams for kernel 1: size 0
kernel_name = _Z5saxpyifPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 7394
gpu_sim_insn = 3407872
gpu_ipc =     460.8969
gpu_tot_sim_cycle = 7394
gpu_tot_sim_insn = 3407872
gpu_tot_ipc =     460.8969
gpu_tot_issued_cta = 256
gpu_occupancy = 73.3160% 
gpu_tot_occupancy = 73.3160% 
max_total_param_size = 0
gpu_stall_dramfull = 31007
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      13.2951
partiton_level_parallism_total  =      13.2951
partiton_level_parallism_util =      14.3740
partiton_level_parallism_util_total  =      14.3740
L2_BW  =     510.5320 GB/Sec
L2_BW_total  =     510.5320 GB/Sec
gpu_total_sim_rate=262144

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2304, Miss = 1536, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5934
	L1D_cache_core[1]: Access = 1920, Miss = 1280, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7303
	L1D_cache_core[2]: Access = 3072, Miss = 2048, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4484
	L1D_cache_core[3]: Access = 2304, Miss = 1536, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6531
	L1D_cache_core[4]: Access = 2688, Miss = 1792, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5876
	L1D_cache_core[5]: Access = 3072, Miss = 2048, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5877
	L1D_cache_core[6]: Access = 3072, Miss = 2048, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4851
	L1D_cache_core[7]: Access = 1920, Miss = 1280, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5094
	L1D_cache_core[8]: Access = 3072, Miss = 2048, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4934
	L1D_cache_core[9]: Access = 3072, Miss = 2048, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5174
	L1D_cache_core[10]: Access = 3072, Miss = 2048, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4821
	L1D_cache_core[11]: Access = 3072, Miss = 2048, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4348
	L1D_cache_core[12]: Access = 3072, Miss = 2048, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5113
	L1D_cache_core[13]: Access = 3072, Miss = 2048, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4520
	L1D_cache_core[14]: Access = 2688, Miss = 1792, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6313
	L1D_cache_core[15]: Access = 2304, Miss = 1536, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4387
	L1D_cache_core[16]: Access = 3072, Miss = 2048, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5842
	L1D_cache_core[17]: Access = 1920, Miss = 1280, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5915
	L1D_cache_core[18]: Access = 2688, Miss = 1792, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5981
	L1D_cache_core[19]: Access = 3072, Miss = 2048, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5810
	L1D_cache_core[20]: Access = 2304, Miss = 1536, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6433
	L1D_cache_core[21]: Access = 2688, Miss = 1792, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5605
	L1D_cache_core[22]: Access = 2304, Miss = 1536, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7601
	L1D_cache_core[23]: Access = 1536, Miss = 1024, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5444
	L1D_cache_core[24]: Access = 3072, Miss = 2048, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7026
	L1D_cache_core[25]: Access = 2688, Miss = 1792, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7105
	L1D_cache_core[26]: Access = 1536, Miss = 1024, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5399
	L1D_cache_core[27]: Access = 2688, Miss = 1792, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7482
	L1D_cache_core[28]: Access = 2304, Miss = 1536, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6094
	L1D_cache_core[29]: Access = 1920, Miss = 1280, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6518
	L1D_cache_core[30]: Access = 2304, Miss = 1536, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6136
	L1D_cache_core[31]: Access = 1920, Miss = 1280, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5359
	L1D_cache_core[32]: Access = 1536, Miss = 1024, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5383
	L1D_cache_core[33]: Access = 2304, Miss = 1536, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6037
	L1D_cache_core[34]: Access = 2688, Miss = 1792, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6444
	L1D_cache_core[35]: Access = 1536, Miss = 1024, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5968
	L1D_cache_core[36]: Access = 1920, Miss = 1280, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5227
	L1D_cache_core[37]: Access = 2304, Miss = 1536, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6673
	L1D_cache_core[38]: Access = 2688, Miss = 1792, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5357
	L1D_cache_core[39]: Access = 1536, Miss = 1024, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4545
	L1D_total_cache_accesses = 98304
	L1D_total_cache_misses = 65536
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 230944
	L1D_cache_data_port_util = 0.062
	L1D_cache_fill_port_util = 0.124
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][MISS] = 16384
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][RESERVATION_FAIL] = 222165
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][SECTOR_MISS] = 49152
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][HIT] = 32768
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][RESERVATION_FAIL] = 8779
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][TOTAL_ACCESS] = 65536
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[Stream_0][GLOBAL_ACC_R][MISS_QUEUE_FULL] = 222165
	Total_core_cache_fail_stats_breakdown[Stream_0][GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8779
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 3932160
gpgpu_n_tot_w_icount = 122880
gpgpu_n_stall_shd_mem = 88472
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 524288
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 88472
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:349631	W0_Idle:303473	W0_Scoreboard:1348084	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106496
single_issue_nums: WS0:30720	WS1:30720	WS2:30720	WS3:30720	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2621440 {40:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
maxmflatency = 3887 
max_icnt2mem_latency = 3061 
maxmrqlatency = 802 
max_icnt2sh_latency = 804 
averagemflatency = 1140 
avg_icnt2mem_latency = 677 
avg_mrq_latency = 36 
avg_icnt2sh_latency = 106 
mrq_lat_table:9401 	9842 	6237 	7186 	8256 	11027 	10161 	2954 	407 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4098 	14910 	32982 	34898 	11416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	8469 	5508 	7944 	11731 	15036 	26788 	18457 	4371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26581 	8171 	5930 	6478 	7928 	12563 	17515 	11177 	1961 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	6 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        68        72        96        96        84        71        76        69        78        82        16        28        67        25        14        23 
dram[1]:        83        73        96        96        86        49        79        70        70        77        24        29        56        42        22        25 
dram[2]:        69        88        96        96        83        47        80        78        65        79        40        29        44        37        41        30 
dram[3]:        64        60        96        96        75        43        80        78        77        76        17        35        63        35        29        39 
dram[4]:        72        82        96        96        79        36        80        82        78        78        26        27        43        49        28        31 
dram[5]:        76        74        96        96        84        42        79        88        74        78        18        27        69        53        24        46 
dram[6]:        76        73        96        96        81        48        76        72        72        76        19        26        54        51        22        33 
dram[7]:        72        78        96        96        90        46        75        76        75        85        26        27        43        51        19        33 
dram[8]:        28        32        64        64        64        64        32        38        64        64        40        61        18        27        43        41 
dram[9]:        32        29        64        64        64        64        30        40        63        60        37        48        24        25        38        21 
dram[10]:        32        30        64        64        64        64        28        46        63        60        45        48        25        30        37        24 
dram[11]:        28        32        64        64        64        64        32        36        64        64        26        63        24        30        39        34 
dram[12]:        32        32        64        64        64        64        32        42        64        60        29        40        22        33        54        32 
dram[13]:        24        32        64        64        64        64        32        30        64        64        44        57        18        31        52        25 
dram[14]:        28        32        64        64        64        64        32        30        64        64        37        58        17        28        51        20 
dram[15]:        32        28        64        64        64        64        30        32        64        60        48        45        25        34        51        22 
dram[16]:        63        64        32        32        18        32        48        64        64        41        43        35        42        39        17        18 
dram[17]:        59        48        32        32        26        32        47        60        64        64        40        33        42        39        19        31 
dram[18]:        40        52        32        32        21        32        46        64        64        64        49        31        51        38        40        26 
dram[19]:        56        64        32        32        24        32        50        60        64        48        45        22        54        36        18        16 
dram[20]:        64        52        32        32        28        30        42        64        64        64        27        18        52        40        20        14 
dram[21]:        42        48        32        32        31        30        40        64        64        30        25        21        48        39        30        24 
dram[22]:        40        64        32        32        31        30        42        60        64        37        44        23        54        41        18        29 
dram[23]:        64        52        32        32        32        32        42        64        64        64        22        44        50        36        19        26 
maximum service time to same row:
dram[0]:      2164      1448      2957      2891      2245      2280      1148       734      1743      2566      1584      1272      1616      1353      1425      1282 
dram[1]:      2473      1805      2897      2517      1263      2579       768      1197      2369      1868      1602      1311      1675      1364      1424      1287 
dram[2]:      1725      2639      2927      2833      1224      2857       600       800      2212      1963      2010      1680      1702      1366      1425      1292 
dram[3]:      1292      1457      2953      2855      1427      1690      1204       762      1798      2327      1556      1480      1696      1370      1474      1350 
dram[4]:      1273      1400      3096      2737      1214      2550       677       790      2098      1831      1560      1483      1459      1233      1380      1414 
dram[5]:       969      1576      2997      2877      2308      1317      1169       934      1920      1937      1340      1594      1448      1217      1408      1435 
dram[6]:      1124      1210      3089      2897      1179      2747       987       785      1891      2031      1487      1562      1481      1288      1388      1409 
dram[7]:      1736      1390      3105      2867      2174      2877       645       778      2077      2324      1546      1536      1446      1230      1404      1433 
dram[8]:      2918      2881      2060      2147      4430      4369      2256      2553      3061      3689      3516      2726      1412      1414      1415      1323 
dram[9]:      3600      2616      2105      2190      4402      4349      3345      2833      3072      3328      3454      4143      1412      1417      1408      1216 
dram[10]:      3594      2786      2253      2052      4428      4392      3224      2467      3095      2996      3512      4098      1414      1422      1515      1213 
dram[11]:      1697      2864      2254      2057      4430      4427      2386      2394      3162      3884      3333      2561      1537      1433      1418      1212 
dram[12]:      3567      3118      2408      2306      4332      4365      3351      3248      2891      2833      3231      4019      1363      1198      1514      1388 
dram[13]:      2924      3088      2316      2311      4380      4381      2154      2400      2906      3861      3501      2376      1371      1201      1537      1402 
dram[14]:      2301      3187      2415      2347      4393      4425      2213      2356      2904      3636      3341      2448      1463      1202      1606      1407 
dram[15]:      3569      2669      2406      2334      4262      4310      3346      3110      2912      2938      3516      4080      1369      1425      1609      1384 
dram[16]:      3014      2962      3271      3032      2455      3292      2782      3736      3871      2684      3395      3343      1210      1432      1607      1346 
dram[17]:      2961      1458      3484      3067      3670      4298      2948      2231      3581      4026      2375      2979      1219      1417      1590      1435 
dram[18]:      1382      2695      3504      3119      3607      4267      3003      2280      3792      3919      2313      2949      1216      1419      1513      1364 
dram[19]:      2681      2931      3400      2952      3002      3272      2903      3676      3891      3302      3059      3025      1321      1424      1481      1345 
dram[20]:      3039      2289      3431      3059      3785      4210      2952      2144      3471      3933      2467      2571      1198      1169      1678      1546 
dram[21]:      2414      1464      3261      3134      3432      4342      3153      3683      3780      3073      2726      3340      1195      1191      1672      1531 
dram[22]:      1392      3203      3457      3131      2255      4212      3207      3711      3770      3354      2800      2760      1301      1172      1572      1553 
dram[23]:      3104      2260      3458      3257      4017      4316      2847      2092      3907      3868      2463      2493      1199      1168      1585      1522 
average row accesses per activate:
dram[0]: 26.666666 19.692308 96.000000 96.000000  9.333333 10.580646  8.347826 10.105263  9.818182 12.705882  8.727273  9.931034 12.800000  8.727273  8.000000 10.105263 
dram[1]: 21.818182 23.272728 96.000000 96.000000  8.842105  9.371428  8.727273 12.000000 16.615385 11.368421  8.727273  9.600000  9.600000 11.294118 10.666667  9.142858 
dram[2]: 18.461538 23.272728 96.000000 96.000000  8.615385 10.933333  9.365853 13.714286 14.400000 12.000000 11.520000 11.076923 10.666667  9.142858 10.666667 11.294118 
dram[3]: 14.117647 19.692308 96.000000 96.000000  8.400000 10.250000 10.666667 12.000000 12.705882 12.705882  8.727273  9.290322 14.769231  8.347826  9.600000  9.600000 
dram[4]: 18.461538 15.058824 96.000000 96.000000  9.081081  9.939394  8.347826 12.387096 19.636364 14.400000  8.727273 10.666667 10.105263 17.454546  8.347826 13.714286 
dram[5]: 18.461538 28.444445 96.000000 96.000000 10.500000  9.111111 10.105263 12.800000 15.428572 11.368421  8.228572  9.600000 11.294118 13.714286  8.727273 16.000000 
dram[6]: 14.117647 28.444445 96.000000 96.000000  8.400000  9.647058  8.930233  9.600000 11.368421 12.000000  8.727273  9.600000 11.294118 13.714286  9.142858 12.800000 
dram[7]: 18.461538 15.058824 96.000000 96.000000  9.882353 10.933333  8.533334 12.387096 16.615385 18.000000  8.228572 10.666667 10.105263 13.714286 10.666667 12.800000 
dram[8]: 19.200001 32.000000 64.000000 64.000000 11.294118 27.428572  7.272727  8.421053 40.000000 37.333332 12.307693 16.000000 16.000000 24.000000 12.000000  9.600000 
dram[9]: 32.000000 13.714286 64.000000 64.000000 13.714286 38.400002  8.421053  8.888889 24.000000 28.000000 10.666667 22.857143 16.000000  9.600000 12.000000  8.727273 
dram[10]: 32.000000 19.200001 64.000000 64.000000 12.000000 21.333334  7.619048  8.888889 24.000000 28.000000 11.428572 22.857143 16.000000 10.666667 12.000000  8.727273 
dram[11]: 13.714286 32.000000 64.000000 64.000000 10.666667 21.333334  7.272727  8.421053 40.000000 37.333332 10.666667 26.666666 24.000000 24.000000 12.000000  6.000000 
dram[12]: 32.000000 32.000000 64.000000 64.000000 12.800000 27.428572  9.411765 10.000000 40.000000 28.000000 11.428572 17.777779  8.000000  8.000000 13.714286  7.384615 
dram[13]: 10.666667 32.000000 64.000000 64.000000 12.800000 21.333334  7.272727  8.421053 40.000000 37.333332 11.428572 12.307693  8.000000  9.600000 19.200001  8.727273 
dram[14]: 13.714286 32.000000 64.000000 64.000000 11.294118 27.428572  7.272727  9.411765 40.000000 37.333332 17.777779 14.545455 12.000000  6.857143 10.666667  7.384615 
dram[15]: 32.000000 10.666667 64.000000 64.000000 13.714286 27.428572  8.421053 13.333333 40.000000 18.666666 11.428572 22.857143 16.000000 12.000000 10.666667  7.384615 
dram[16]: 33.599998 56.000000 32.000000 32.000000  5.454545 10.181818  8.000000 28.000000 40.000000 16.000000 18.285715  9.846154  8.727273  6.857143  8.000000  8.727273 
dram[17]: 18.666666 33.599998 32.000000 32.000000  5.714286 11.200000  8.615385 13.176471 40.000000 37.333332  8.533334  9.846154  7.384615  8.727273  7.384615 10.666667 
dram[18]: 33.599998 24.000000 32.000000 32.000000  6.315790  9.333333  9.333333 22.400000 40.000000 37.333332 11.636364  8.533334  8.727273 10.666667  9.600000  7.384615 
dram[19]: 24.000000 56.000000 32.000000 32.000000  5.714286  8.615385  9.333333 22.400000 40.000000 22.400000 14.222222  7.529412 10.666667  8.000000  8.000000  8.727273 
dram[20]: 56.000000 33.599998 32.000000 32.000000  8.000000  9.333333 10.181818 18.666666 40.000000 37.333332 11.636364  8.000000 13.714286  7.384615  7.384615  5.647059 
dram[21]: 24.000000 24.000000 32.000000 32.000000 13.333333  9.333333 10.181818 28.000000 40.000000 16.000000 14.222222  8.533334 19.200001  6.400000  8.727273  8.727273 
dram[22]: 18.666666 56.000000 32.000000 32.000000  6.315790 14.000000  9.333333 18.666666 40.000000 12.444445 18.285715  8.533334 13.714286 12.000000  8.727273  6.400000 
dram[23]: 56.000000 33.599998 32.000000 32.000000 30.000000 18.666666  9.333333 18.666666 40.000000 37.333332  9.846154 12.800000 10.666667  7.384615  8.727273  5.647059 
average row locality = 65536/5078 = 12.905869
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       192       192       192       192       232       240       288       288       288       288       264       280       288       288       288       288 
dram[1]:       192       192       192       192       232       240       288       288       288       288       264       280       288       288       288       288 
dram[2]:       192       192       192       192       232       240       288       288       288       288       264       280       288       288       288       288 
dram[3]:       192       192       192       192       232       240       288       288       288       288       264       280       288       288       288       288 
dram[4]:       192       192       192       192       232       240       288       288       288       288       264       280       288       288       288       288 
dram[5]:       192       192       192       192       232       240       288       288       288       288       264       280       288       288       288       288 
dram[6]:       192       192       192       192       232       240       288       288       288       288       264       280       288       288       288       288 
dram[7]:       192       192       192       192       232       240       288       288       288       288       264       280       288       288       288       288 
dram[8]:       128       128        64        64        64        64       192       192       192       192       120       112        96        96       192       192 
dram[9]:       128       128        64        64        64        64       192       192       192       192       120       112        96        96       192       192 
dram[10]:       128       128        64        64        64        64       192       192       192       192       120       112        96        96       192       192 
dram[11]:       128       128        64        64        64        64       192       192       192       192       120       112        96        96       192       192 
dram[12]:       128       128        64        64        64        64       192       192       192       192       120       112        96        96       192       192 
dram[13]:       128       128        64        64        64        64       192       192       192       192       120       112        96        96       192       192 
dram[14]:       128       128        64        64        64        64       192       192       192       192       120       112        96        96       192       192 
dram[15]:       128       128        64        64        64        64       192       192       192       192       120       112        96        96       192       192 
dram[16]:        64        64       128       128       144       152        96        96        96        96       192       184       192       192        96        96 
dram[17]:        64        64       128       128       144       152        96        96        96        96       192       184       192       192        96        96 
dram[18]:        64        64       128       128       144       152        96        96        96        96       192       184       192       192        96        96 
dram[19]:        64        64       128       128       144       152        96        96        96        96       192       184       192       192        96        96 
dram[20]:        64        64       128       128       144       152        96        96        96        96       192       184       192       192        96        96 
dram[21]:        64        64       128       128       144       152        96        96        96        96       192       184       192       192        96        96 
dram[22]:        64        64       128       128       144       152        96        96        96        96       192       184       192       192        96        96 
dram[23]:        64        64       128       128       144       152        96        96        96        96       192       184       192       192        96        96 
total dram reads = 65536
bank skew: 288/64 = 4.50
chip skew: 4088/2016 = 2.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2656      2796      2487      2494      1909      1858      1854      1996      1476      1594      1756      1962      2246      2527      2332      2523
dram[1]:       2657      2908      2457      2431      1817      1888      1772      1943      1245      1340      1699      1832      2310      2571      2374      2561
dram[2]:       2637      2852      2486      2454      1754      1939      1782      2022      1423      1552      1732      1911      2265      2556      2384      2590
dram[3]:       2600      2731      2258      2307      1775      1894      1782      1908      1266      1429      1647      1890      2239      2480      2347      2518
dram[4]:       2688      2846      2553      2575      1914      1985      1845      2019      1458      1573      1727      1882      2270      2533      2317      2492
dram[5]:       2659      2760      2466      2506      1837      1830      1788      1960      1494      1662      1813      1984      2270      2478      2279      2486
dram[6]:       2670      2835      2434      2428      1881      1848      1764      1859      1185      1362      1657      1832      2252      2491      2292      2497
dram[7]:       2734      2887      2628      2623      1896      1959      1822      2036      1555      1671      1802      1994      2348      2575      2349      2557
dram[8]:       1853      1848      1587      1432      1298      1181      1199      1145       805       803      1100      1276      1604      1457      1596      1476
dram[9]:       1798      1790      1618      1403      1231      1084      1044       993       788       793       962      1191      1574      1456      1563      1466
dram[10]:       1800      1782      1627      1452      1366      1163      1119      1103       789       744       990      1222      1529      1419      1578      1474
dram[11]:       1841      1881      1593      1434      1232      1135      1129      1093       780       765      1039      1168      1642      1518      1613      1473
dram[12]:       1818      1792      1586      1545      1366      1229      1118      1099       772       782       971      1216      1619      1493      1578      1480
dram[13]:       1805      1766      1516      1513      1275      1206      1175      1123       712       740      1044      1205      1557      1428      1512      1365
dram[14]:       1804      1806      1539      1511      1252      1261      1224      1158       752       753      1073      1198      1646      1479      1615      1485
dram[15]:       1826      1807      1599      1551      1394      1242      1119      1107       791       793       992      1247      1641      1467      1593      1485
dram[16]:       1486      1434      1338      1307      1228      1189      1046      1139       770       900      1293      1199      1476      1419      1700      1555
dram[17]:       1524      1569      1363      1320      1166      1141      1119      1081       676       875      1258      1211      1493      1429      1682      1508
dram[18]:       1583      1553      1400      1345      1181      1173      1101      1093       725       915      1285      1223      1542      1468      1699      1563
dram[19]:       1392      1482      1298      1332      1198      1174       980      1094       652       782      1194      1108      1394      1359      1578      1433
dram[20]:       1506      1528      1362      1310      1127      1114      1081      1086       638       839      1201      1154      1493      1446      1683      1529
dram[21]:       1489      1514      1371      1313      1208      1159       959      1107       780       921      1227      1138      1532      1494      1766      1601
dram[22]:       1456      1537      1406      1300      1219      1201       994      1065       727       886      1233      1149      1501      1485      1754      1542
dram[23]:       1572      1539      1361      1297      1173      1147      1085      1065       726       877      1224      1173      1530      1464      1696      1612
maximum mf latency per bank:
dram[0]:       3463      3557      3675      3243      3694      3186      3390      3339      2908      2878      3015      2981      3070      3777      3263      3782
dram[1]:       3191      3589      3481      3249      3648      3496      3556      3301      3082      2882      3198      3233      3272      3677      3263      3743
dram[2]:       3105      3536      3464      3202      3701      3367      3586      3373      3146      2998      3283      2997      3029      3627      3301      3814
dram[3]:       3005      3543      3365      3112      3707      3444      3487      3455      2921      2843      3108      2992      3392      3739      3310      3696
dram[4]:       3229      3621      3421      3198      3384      3303      3479      3358      3521      2922      3415      3140      3887      3825      3454      3849
dram[5]:       3090      3582      3526      3293      3420      3341      3692      3219      3338      3000      3059      3023      3634      3774      3409      3658
dram[6]:       3134      3612      3593      3161      3709      3334      3436      3318      3397      2941      3151      3312      3598      3720      3336      3733
dram[7]:       3268      3588      3378      3198      3491      3353      3436      3350      3384      2969      2942      3205      3705      3344      3387      3487
dram[8]:       2230      2477      2033      1957      2250      1822      2120      2051      1210      1335      1814      1379      2015      1560      2236      2361
dram[9]:       2023      2506      1882      1959      1743      1629      1829      1767      1806      1995      1317      1802      1752      1805      2081      2182
dram[10]:       2160      2513      1968      2023      2121      1888      2035      2116      1825      1955      1562      1897      2185      1516      2183      2304
dram[11]:       1959      2474      2069      2064      2003      1626      1874      2095      1252      1329      1916      1565      1938      1465      1993      2139
dram[12]:       2111      2467      2087      2307      2229      2113      2151      2295      2148      1371      1638      1648      2389      1833      2050      2159
dram[13]:       2037      2111      2122      2028      2221      1871      2230      2271      1101      1317      1661      1495      2191      1897      2193      2044
dram[14]:       2072      2098      2163      2090      2204      1857      2318      2210      1241      1356      1901      1560      2357      1661      2127      2177
dram[15]:       2314      2108      2025      2219      2323      1977      2255      2315      1932      1637      1689      1927      2352      1579      2306      2316
dram[16]:       1990      1770      2015      2077      2259      2222      2063      1993      1666      1243      1695      1534      2285      2430      2175      2346
dram[17]:       2008      1985      2183      2201      2093      2199      1994      1932       956      1232      1567      1889      2092      2337      2020      2193
dram[18]:       2104      1943      2213      2365      1913      2184      2113      1738       985      1243      1812      2011      2166      2284      2152      2243
dram[19]:       1583      1908      2196      2112      2234      1927      2094      1797      1074      1020      1682      1496      2228      2301      1990      2010
dram[20]:       1808      2066      2054      2301      2137      1807      2043      1783       834      1093      1730      1792      2064      2121      2232      2128
dram[21]:       1920      2006      2107      2037      2160      1953      2076      1558      1652      1279      1706      1466      1992      2163      2082      2193
dram[22]:       1776      2068      2140      2082      2086      2185      2087      1677      1175      1205      1891      1468      1984      1810      2235      2196
dram[23]:       2091      2313      2082      2217      2060      2150      2214      1669       880      1238      1789      1821      2080      1854      2357      2218
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=1116 n_act=358 n_pre=342 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7806
n_activity=4371 dram_eff=0.9353
bk0: 240a 4500i bk1: 256a 4395i bk2: 192a 4873i bk3: 192a 4896i bk4: 336a 3635i bk5: 328a 3717i bk6: 384a 3028i bk7: 384a 2963i bk8: 216a 3892i bk9: 216a 4026i bk10: 288a 3219i bk11: 288a 3084i bk12: 192a 4105i bk13: 192a 3962i bk14: 192a 3630i bk15: 192a 3644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912427
Row_Buffer_Locality_read = 0.912427
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.096154
Bank_Level_Parallism_Col = 4.621420
Bank_Level_Parallism_Ready = 2.816536
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.036321 

BW Util details:
bwutil = 0.780600 
total_CMD = 5237 
util_bw = 4088 
Wasted_Col = 209 
Wasted_Row = 19 
Idle = 921 

BW Util Bottlenecks: 
RCDc_limit = 211 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 217 
rwq = 0 
CCDLc_limit_alone = 217 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 1116 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 358 
n_pre = 342 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 700 
issued_total_col = 4088 
Row_Bus_Util =  0.133664 
CoL_Bus_Util = 0.780600 
Either_Row_CoL_Bus_Util = 0.786901 
Issued_on_Two_Bus_Simul_Util = 0.127363 
issued_two_Eff = 0.161854 
queue_avg = 24.623831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=24.6238
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=1116 n_act=346 n_pre=330 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7806
n_activity=4351 dram_eff=0.9396
bk0: 240a 4498i bk1: 256a 4451i bk2: 192a 4870i bk3: 192a 4860i bk4: 336a 3514i bk5: 328a 3578i bk6: 384a 2938i bk7: 384a 2952i bk8: 216a 4159i bk9: 216a 4031i bk10: 288a 3170i bk11: 288a 3137i bk12: 192a 3992i bk13: 192a 3978i bk14: 192a 3634i bk15: 192a 3580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915362
Row_Buffer_Locality_read = 0.915362
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.165892
Bank_Level_Parallism_Col = 4.721587
Bank_Level_Parallism_Ready = 2.910225
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.052275 

BW Util details:
bwutil = 0.780600 
total_CMD = 5237 
util_bw = 4088 
Wasted_Col = 199 
Wasted_Row = 17 
Idle = 933 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 1116 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 346 
n_pre = 330 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 676 
issued_total_col = 4088 
Row_Bus_Util =  0.129082 
CoL_Bus_Util = 0.780600 
Either_Row_CoL_Bus_Util = 0.786901 
Issued_on_Two_Bus_Simul_Util = 0.122780 
issued_two_Eff = 0.156030 
queue_avg = 27.696390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=27.6964
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=1110 n_act=324 n_pre=308 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7806
n_activity=4317 dram_eff=0.947
bk0: 240a 4379i bk1: 256a 4501i bk2: 192a 4847i bk3: 192a 4865i bk4: 336a 3530i bk5: 328a 3816i bk6: 384a 3048i bk7: 384a 2985i bk8: 216a 4135i bk9: 216a 4062i bk10: 288a 3328i bk11: 288a 3225i bk12: 192a 4050i bk13: 192a 3878i bk14: 192a 3644i bk15: 192a 3723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920744
Row_Buffer_Locality_read = 0.920744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.027499
Bank_Level_Parallism_Col = 4.675543
Bank_Level_Parallism_Ready = 2.898483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.103247 

BW Util details:
bwutil = 0.780600 
total_CMD = 5237 
util_bw = 4088 
Wasted_Col = 196 
Wasted_Row = 7 
Idle = 946 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 216 
rwq = 0 
CCDLc_limit_alone = 216 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 1110 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 324 
n_pre = 308 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 632 
issued_total_col = 4088 
Row_Bus_Util =  0.120680 
CoL_Bus_Util = 0.780600 
Either_Row_CoL_Bus_Util = 0.788047 
Issued_on_Two_Bus_Simul_Util = 0.113233 
issued_two_Eff = 0.143688 
queue_avg = 31.009548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=31.0095
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=1103 n_act=348 n_pre=332 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7806
n_activity=4348 dram_eff=0.9402
bk0: 240a 4264i bk1: 256a 4492i bk2: 192a 4754i bk3: 192a 4790i bk4: 336a 3483i bk5: 328a 3552i bk6: 384a 3265i bk7: 384a 2976i bk8: 216a 4034i bk9: 216a 4111i bk10: 288a 3096i bk11: 288a 3164i bk12: 192a 4181i bk13: 192a 3883i bk14: 192a 3751i bk15: 192a 3771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914873
Row_Buffer_Locality_read = 0.914873
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.116457
Bank_Level_Parallism_Col = 4.692398
Bank_Level_Parallism_Ready = 2.882583
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.100513 

BW Util details:
bwutil = 0.780600 
total_CMD = 5237 
util_bw = 4088 
Wasted_Col = 202 
Wasted_Row = 12 
Idle = 935 

BW Util Bottlenecks: 
RCDc_limit = 266 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 1103 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 348 
n_pre = 332 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 680 
issued_total_col = 4088 
Row_Bus_Util =  0.129845 
CoL_Bus_Util = 0.780600 
Either_Row_CoL_Bus_Util = 0.789383 
Issued_on_Two_Bus_Simul_Util = 0.121062 
issued_two_Eff = 0.153362 
queue_avg = 31.594997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.595
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=1113 n_act=334 n_pre=318 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7806
n_activity=4358 dram_eff=0.938
bk0: 240a 4450i bk1: 256a 4286i bk2: 192a 4825i bk3: 192a 4811i bk4: 336a 3573i bk5: 328a 3621i bk6: 384a 2815i bk7: 384a 2765i bk8: 216a 4202i bk9: 216a 4250i bk10: 288a 3230i bk11: 288a 3015i bk12: 192a 4007i bk13: 192a 4000i bk14: 192a 3637i bk15: 192a 3693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918297
Row_Buffer_Locality_read = 0.918297
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.193459
Bank_Level_Parallism_Col = 4.827602
Bank_Level_Parallism_Ready = 3.013943
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.124912 

BW Util details:
bwutil = 0.780600 
total_CMD = 5237 
util_bw = 4088 
Wasted_Col = 192 
Wasted_Row = 31 
Idle = 926 

BW Util Bottlenecks: 
RCDc_limit = 203 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 1113 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 334 
n_pre = 318 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 652 
issued_total_col = 4088 
Row_Bus_Util =  0.124499 
CoL_Bus_Util = 0.780600 
Either_Row_CoL_Bus_Util = 0.787474 
Issued_on_Two_Bus_Simul_Util = 0.117625 
issued_two_Eff = 0.149370 
queue_avg = 28.001528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=28.0015
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=1121 n_act=325 n_pre=309 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7806
n_activity=4285 dram_eff=0.954
bk0: 240a 4452i bk1: 256a 4532i bk2: 192a 4812i bk3: 192a 4849i bk4: 336a 3713i bk5: 328a 3496i bk6: 384a 2999i bk7: 384a 2963i bk8: 216a 4027i bk9: 216a 4059i bk10: 288a 3052i bk11: 288a 2994i bk12: 192a 4072i bk13: 192a 4027i bk14: 192a 3772i bk15: 192a 3926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920499
Row_Buffer_Locality_read = 0.920499
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.143630
Bank_Level_Parallism_Col = 4.816019
Bank_Level_Parallism_Ready = 3.015166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.146054 

BW Util details:
bwutil = 0.780600 
total_CMD = 5237 
util_bw = 4088 
Wasted_Col = 158 
Wasted_Row = 8 
Idle = 983 

BW Util Bottlenecks: 
RCDc_limit = 150 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 190 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 1121 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 325 
n_pre = 309 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 634 
issued_total_col = 4088 
Row_Bus_Util =  0.121062 
CoL_Bus_Util = 0.780600 
Either_Row_CoL_Bus_Util = 0.785946 
Issued_on_Two_Bus_Simul_Util = 0.115715 
issued_two_Eff = 0.147230 
queue_avg = 29.789764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=29.7898
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=1121 n_act=354 n_pre=338 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7806
n_activity=4338 dram_eff=0.9424
bk0: 240a 4377i bk1: 256a 4578i bk2: 192a 4804i bk3: 192a 4829i bk4: 336a 3574i bk5: 328a 3600i bk6: 384a 2987i bk7: 384a 2762i bk8: 216a 3965i bk9: 216a 3995i bk10: 288a 2968i bk11: 288a 3188i bk12: 192a 4089i bk13: 192a 4106i bk14: 192a 3750i bk15: 192a 3781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913405
Row_Buffer_Locality_read = 0.913405
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.183450
Bank_Level_Parallism_Col = 4.731057
Bank_Level_Parallism_Ready = 2.913894
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.130964 

BW Util details:
bwutil = 0.780600 
total_CMD = 5237 
util_bw = 4088 
Wasted_Col = 190 
Wasted_Row = 12 
Idle = 947 

BW Util Bottlenecks: 
RCDc_limit = 188 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 1121 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 354 
n_pre = 338 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 692 
issued_total_col = 4088 
Row_Bus_Util =  0.132137 
CoL_Bus_Util = 0.780600 
Either_Row_CoL_Bus_Util = 0.785946 
Issued_on_Two_Bus_Simul_Util = 0.126790 
issued_two_Eff = 0.161322 
queue_avg = 25.544205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=25.5442
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=1114 n_act=327 n_pre=311 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7806
n_activity=4305 dram_eff=0.9496
bk0: 240a 4488i bk1: 256a 4355i bk2: 192a 4801i bk3: 192a 4847i bk4: 336a 3686i bk5: 328a 3746i bk6: 384a 2952i bk7: 384a 3081i bk8: 216a 4288i bk9: 216a 4269i bk10: 288a 3259i bk11: 288a 3244i bk12: 192a 3931i bk13: 192a 3977i bk14: 192a 3695i bk15: 192a 3801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920010
Row_Buffer_Locality_read = 0.920010
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.947208
Bank_Level_Parallism_Col = 4.644768
Bank_Level_Parallism_Ready = 2.870842
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.074378 

BW Util details:
bwutil = 0.780600 
total_CMD = 5237 
util_bw = 4088 
Wasted_Col = 178 
Wasted_Row = 15 
Idle = 956 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 199 
rwq = 0 
CCDLc_limit_alone = 199 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 1114 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 327 
n_pre = 311 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 638 
issued_total_col = 4088 
Row_Bus_Util =  0.121825 
CoL_Bus_Util = 0.780600 
Either_Row_CoL_Bus_Util = 0.787283 
Issued_on_Two_Bus_Simul_Util = 0.115142 
issued_two_Eff = 0.146253 
queue_avg = 25.922857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=25.9229
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=3075 n_act=134 n_pre=118 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.3987
n_activity=3324 dram_eff=0.6282
bk0: 96a 4953i bk1: 96a 5090i bk2: 128a 4937i bk3: 128a 5033i bk4: 192a 4552i bk5: 192a 4865i bk6: 160a 4327i bk7: 160a 4433i bk8: 120a 5004i bk9: 112a 5027i bk10: 160a 4547i bk11: 160a 4698i bk12: 96a 4959i bk13: 96a 4969i bk14: 96a 4838i bk15: 96a 4733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935824
Row_Buffer_Locality_read = 0.935824
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.220737
Bank_Level_Parallism_Col = 2.644531
Bank_Level_Parallism_Ready = 1.828544
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.096875 

BW Util details:
bwutil = 0.398702 
total_CMD = 5237 
util_bw = 2088 
Wasted_Col = 489 
Wasted_Row = 191 
Idle = 2469 

BW Util Bottlenecks: 
RCDc_limit = 430 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 310 
rwq = 0 
CCDLc_limit_alone = 310 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 3075 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 2088 
Row_Bus_Util =  0.048119 
CoL_Bus_Util = 0.398702 
Either_Row_CoL_Bus_Util = 0.412832 
Issued_on_Two_Bus_Simul_Util = 0.033989 
issued_two_Eff = 0.082331 
queue_avg = 6.025396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=6.0254
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=3075 n_act=136 n_pre=120 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.3987
n_activity=3220 dram_eff=0.6484
bk0: 96a 5012i bk1: 96a 4950i bk2: 128a 4984i bk3: 128a 5045i bk4: 192a 4635i bk5: 192a 4883i bk6: 160a 4501i bk7: 160a 4308i bk8: 120a 4913i bk9: 112a 5021i bk10: 160a 4492i bk11: 160a 4625i bk12: 96a 4926i bk13: 96a 4819i bk14: 96a 4870i bk15: 96a 4736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934866
Row_Buffer_Locality_read = 0.934866
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.296150
Bank_Level_Parallism_Col = 2.692662
Bank_Level_Parallism_Ready = 1.867816
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.127545 

BW Util details:
bwutil = 0.398702 
total_CMD = 5237 
util_bw = 2088 
Wasted_Col = 528 
Wasted_Row = 163 
Idle = 2458 

BW Util Bottlenecks: 
RCDc_limit = 465 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 396 
rwq = 0 
CCDLc_limit_alone = 396 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 3075 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 2088 
Row_Bus_Util =  0.048883 
CoL_Bus_Util = 0.398702 
Either_Row_CoL_Bus_Util = 0.412832 
Issued_on_Two_Bus_Simul_Util = 0.034753 
issued_two_Eff = 0.084181 
queue_avg = 5.832920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=5.83292
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=3062 n_act=140 n_pre=124 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.3987
n_activity=3381 dram_eff=0.6176
bk0: 96a 5040i bk1: 96a 5036i bk2: 128a 5051i bk3: 128a 5073i bk4: 192a 4581i bk5: 192a 4780i bk6: 160a 4370i bk7: 160a 4418i bk8: 120a 4896i bk9: 112a 5061i bk10: 160a 4570i bk11: 160a 4857i bk12: 96a 4949i bk13: 96a 4855i bk14: 96a 4854i bk15: 96a 4676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932950
Row_Buffer_Locality_read = 0.932950
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.172426
Bank_Level_Parallism_Col = 2.492266
Bank_Level_Parallism_Ready = 1.700192
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.038670 

BW Util details:
bwutil = 0.398702 
total_CMD = 5237 
util_bw = 2088 
Wasted_Col = 513 
Wasted_Row = 177 
Idle = 2459 

BW Util Bottlenecks: 
RCDc_limit = 484 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 322 
rwq = 0 
CCDLc_limit_alone = 322 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 3062 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 2088 
Row_Bus_Util =  0.050411 
CoL_Bus_Util = 0.398702 
Either_Row_CoL_Bus_Util = 0.415314 
Issued_on_Two_Bus_Simul_Util = 0.033798 
issued_two_Eff = 0.081379 
queue_avg = 5.499331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=5.49933
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=3067 n_act=141 n_pre=125 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.3987
n_activity=3388 dram_eff=0.6163
bk0: 96a 4902i bk1: 96a 5061i bk2: 128a 4990i bk3: 128a 5088i bk4: 192a 4495i bk5: 192a 4741i bk6: 160a 4298i bk7: 160a 4353i bk8: 120a 4978i bk9: 112a 5028i bk10: 160a 4517i bk11: 160a 4788i bk12: 96a 4959i bk13: 96a 4956i bk14: 96a 4774i bk15: 96a 4464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932471
Row_Buffer_Locality_read = 0.932471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.338494
Bank_Level_Parallism_Col = 2.758152
Bank_Level_Parallism_Ready = 1.904693
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.126941 

BW Util details:
bwutil = 0.398702 
total_CMD = 5237 
util_bw = 2088 
Wasted_Col = 505 
Wasted_Row = 249 
Idle = 2395 

BW Util Bottlenecks: 
RCDc_limit = 498 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 3067 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 2088 
Row_Bus_Util =  0.050792 
CoL_Bus_Util = 0.398702 
Either_Row_CoL_Bus_Util = 0.414359 
Issued_on_Two_Bus_Simul_Util = 0.035135 
issued_two_Eff = 0.084793 
queue_avg = 6.263510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=6.26351
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=3071 n_act=139 n_pre=123 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.3987
n_activity=3218 dram_eff=0.6489
bk0: 96a 4948i bk1: 96a 5053i bk2: 128a 4998i bk3: 128a 5060i bk4: 192a 4664i bk5: 192a 4823i bk6: 160a 4577i bk7: 160a 4496i bk8: 120a 4944i bk9: 112a 4961i bk10: 160a 4439i bk11: 160a 4691i bk12: 96a 4819i bk13: 96a 4756i bk14: 96a 4801i bk15: 96a 4534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933429
Row_Buffer_Locality_read = 0.933429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.421227
Bank_Level_Parallism_Col = 2.706313
Bank_Level_Parallism_Ready = 1.830939
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.102771 

BW Util details:
bwutil = 0.398702 
total_CMD = 5237 
util_bw = 2088 
Wasted_Col = 525 
Wasted_Row = 110 
Idle = 2514 

BW Util Bottlenecks: 
RCDc_limit = 470 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 394 
rwq = 0 
CCDLc_limit_alone = 394 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 3071 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 2088 
Row_Bus_Util =  0.050029 
CoL_Bus_Util = 0.398702 
Either_Row_CoL_Bus_Util = 0.413596 
Issued_on_Two_Bus_Simul_Util = 0.035135 
issued_two_Eff = 0.084949 
queue_avg = 5.970594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=5.97059
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=3066 n_act=152 n_pre=136 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.3987
n_activity=3180 dram_eff=0.6566
bk0: 96a 4858i bk1: 96a 5045i bk2: 128a 5031i bk3: 128a 5075i bk4: 192a 4599i bk5: 192a 4776i bk6: 160a 4354i bk7: 160a 4325i bk8: 120a 4993i bk9: 112a 5032i bk10: 160a 4589i bk11: 160a 4558i bk12: 96a 4744i bk13: 96a 4823i bk14: 96a 4900i bk15: 96a 4653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927203
Row_Buffer_Locality_read = 0.927203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.481360
Bank_Level_Parallism_Col = 2.659730
Bank_Level_Parallism_Ready = 1.779215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.125241 

BW Util details:
bwutil = 0.398702 
total_CMD = 5237 
util_bw = 2088 
Wasted_Col = 520 
Wasted_Row = 128 
Idle = 2501 

BW Util Bottlenecks: 
RCDc_limit = 499 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 368 
rwq = 0 
CCDLc_limit_alone = 368 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 3066 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 152 
n_pre = 136 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 288 
issued_total_col = 2088 
Row_Bus_Util =  0.054993 
CoL_Bus_Util = 0.398702 
Either_Row_CoL_Bus_Util = 0.414550 
Issued_on_Two_Bus_Simul_Util = 0.039145 
issued_two_Eff = 0.094427 
queue_avg = 5.957036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=5.95704
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=3063 n_act=147 n_pre=131 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.3987
n_activity=3351 dram_eff=0.6231
bk0: 96a 4925i bk1: 96a 5082i bk2: 128a 5070i bk3: 128a 5089i bk4: 192a 4531i bk5: 192a 4828i bk6: 160a 4359i bk7: 160a 4428i bk8: 120a 4938i bk9: 112a 5017i bk10: 160a 4686i bk11: 160a 4551i bk12: 96a 4883i bk13: 96a 4645i bk14: 96a 4794i bk15: 96a 4654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929598
Row_Buffer_Locality_read = 0.929598
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.298246
Bank_Level_Parallism_Col = 2.658087
Bank_Level_Parallism_Ready = 1.818966
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.167499 

BW Util details:
bwutil = 0.398702 
total_CMD = 5237 
util_bw = 2088 
Wasted_Col = 535 
Wasted_Row = 227 
Idle = 2387 

BW Util Bottlenecks: 
RCDc_limit = 506 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 334 
rwq = 0 
CCDLc_limit_alone = 334 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 3063 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 147 
n_pre = 131 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 278 
issued_total_col = 2088 
Row_Bus_Util =  0.053084 
CoL_Bus_Util = 0.398702 
Either_Row_CoL_Bus_Util = 0.415123 
Issued_on_Two_Bus_Simul_Util = 0.036662 
issued_two_Eff = 0.088316 
queue_avg = 5.721214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=5.72121
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=3070 n_act=134 n_pre=118 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.3987
n_activity=3277 dram_eff=0.6372
bk0: 96a 4998i bk1: 96a 4839i bk2: 128a 5055i bk3: 128a 5047i bk4: 192a 4576i bk5: 192a 4844i bk6: 160a 4505i bk7: 160a 4534i bk8: 120a 4991i bk9: 112a 4923i bk10: 160a 4560i bk11: 160a 4709i bk12: 96a 4974i bk13: 96a 4904i bk14: 96a 4821i bk15: 96a 4591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935824
Row_Buffer_Locality_read = 0.935824
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.281967
Bank_Level_Parallism_Col = 2.623127
Bank_Level_Parallism_Ready = 1.818008
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.070688 

BW Util details:
bwutil = 0.398702 
total_CMD = 5237 
util_bw = 2088 
Wasted_Col = 530 
Wasted_Row = 127 
Idle = 2492 

BW Util Bottlenecks: 
RCDc_limit = 452 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 370 
rwq = 0 
CCDLc_limit_alone = 370 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 3070 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 2088 
Row_Bus_Util =  0.048119 
CoL_Bus_Util = 0.398702 
Either_Row_CoL_Bus_Util = 0.413787 
Issued_on_Two_Bus_Simul_Util = 0.033034 
issued_two_Eff = 0.079834 
queue_avg = 5.993699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=5.9937
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=3128 n_act=159 n_pre=143 n_ref_event=0 n_req=2016 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.385
n_activity=3204 dram_eff=0.6292
bk0: 168a 4914i bk1: 168a 5074i bk2: 64a 5039i bk3: 64a 5116i bk4: 120a 4438i bk5: 112a 4804i bk6: 224a 4132i bk7: 224a 4741i bk8: 120a 5004i bk9: 112a 4924i bk10: 128a 4810i bk11: 128a 4694i bk12: 96a 4749i bk13: 96a 4626i bk14: 96a 4744i bk15: 96a 4678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921131
Row_Buffer_Locality_read = 0.921131
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.415537
Bank_Level_Parallism_Col = 2.574017
Bank_Level_Parallism_Ready = 1.754960
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.083655 

BW Util details:
bwutil = 0.384953 
total_CMD = 5237 
util_bw = 2016 
Wasted_Col = 595 
Wasted_Row = 118 
Idle = 2508 

BW Util Bottlenecks: 
RCDc_limit = 615 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 412 
rwq = 0 
CCDLc_limit_alone = 412 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 3128 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 159 
n_pre = 143 
n_ref = 0 
n_req = 2016 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 302 
issued_total_col = 2016 
Row_Bus_Util =  0.057667 
CoL_Bus_Util = 0.384953 
Either_Row_CoL_Bus_Util = 0.402711 
Issued_on_Two_Bus_Simul_Util = 0.039908 
issued_two_Eff = 0.099099 
queue_avg = 4.679015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=4.67901
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=3108 n_act=172 n_pre=156 n_ref_event=0 n_req=2016 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.385
n_activity=3383 dram_eff=0.5959
bk0: 168a 4822i bk1: 168a 5018i bk2: 64a 5087i bk3: 64a 5138i bk4: 120a 4428i bk5: 112a 4852i bk6: 224a 4140i bk7: 224a 4376i bk8: 120a 5034i bk9: 112a 5035i bk10: 128a 4636i bk11: 128a 4688i bk12: 96a 4615i bk13: 96a 4684i bk14: 96a 4684i bk15: 96a 4787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914683
Row_Buffer_Locality_read = 0.914683
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.386639
Bank_Level_Parallism_Col = 2.550587
Bank_Level_Parallism_Ready = 1.714782
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.048124 

BW Util details:
bwutil = 0.384953 
total_CMD = 5237 
util_bw = 2016 
Wasted_Col = 644 
Wasted_Row = 229 
Idle = 2348 

BW Util Bottlenecks: 
RCDc_limit = 701 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 416 
rwq = 0 
CCDLc_limit_alone = 416 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 3108 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 2016 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 2016 
Row_Bus_Util =  0.062631 
CoL_Bus_Util = 0.384953 
Either_Row_CoL_Bus_Util = 0.406530 
Issued_on_Two_Bus_Simul_Util = 0.041054 
issued_two_Eff = 0.100986 
queue_avg = 5.737636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=5.73764
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=3127 n_act=156 n_pre=140 n_ref_event=0 n_req=2016 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.385
n_activity=3268 dram_eff=0.6169
bk0: 168a 4930i bk1: 168a 4909i bk2: 64a 5117i bk3: 64a 5132i bk4: 120a 4498i bk5: 112a 4797i bk6: 224a 4246i bk7: 224a 4735i bk8: 120a 5081i bk9: 112a 5027i bk10: 128a 4696i bk11: 128a 4654i bk12: 96a 4731i bk13: 96a 4779i bk14: 96a 4727i bk15: 96a 4616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922619
Row_Buffer_Locality_read = 0.922619
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.209065
Bank_Level_Parallism_Col = 2.431679
Bank_Level_Parallism_Ready = 1.668651
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.983206 

BW Util details:
bwutil = 0.384953 
total_CMD = 5237 
util_bw = 2016 
Wasted_Col = 624 
Wasted_Row = 206 
Idle = 2391 

BW Util Bottlenecks: 
RCDc_limit = 618 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 3127 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 156 
n_pre = 140 
n_ref = 0 
n_req = 2016 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 2016 
Row_Bus_Util =  0.056521 
CoL_Bus_Util = 0.384953 
Either_Row_CoL_Bus_Util = 0.402902 
Issued_on_Two_Bus_Simul_Util = 0.038572 
issued_two_Eff = 0.095735 
queue_avg = 5.514035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=5.51403
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=3096 n_act=160 n_pre=144 n_ref_event=0 n_req=2016 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.385
n_activity=3229 dram_eff=0.6243
bk0: 168a 4859i bk1: 168a 5055i bk2: 64a 5118i bk3: 64a 5098i bk4: 120a 4381i bk5: 112a 4757i bk6: 224a 4233i bk7: 224a 4619i bk8: 120a 5036i bk9: 112a 5002i bk10: 128a 4773i bk11: 128a 4473i bk12: 96a 4797i bk13: 96a 4711i bk14: 96a 4737i bk15: 96a 4677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920635
Row_Buffer_Locality_read = 0.920635
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.324684
Bank_Level_Parallism_Col = 2.531274
Bank_Level_Parallism_Ready = 1.747024
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.018463 

BW Util details:
bwutil = 0.384953 
total_CMD = 5237 
util_bw = 2016 
Wasted_Col = 660 
Wasted_Row = 176 
Idle = 2385 

BW Util Bottlenecks: 
RCDc_limit = 675 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 3096 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 160 
n_pre = 144 
n_ref = 0 
n_req = 2016 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 304 
issued_total_col = 2016 
Row_Bus_Util =  0.058049 
CoL_Bus_Util = 0.384953 
Either_Row_CoL_Bus_Util = 0.408822 
Issued_on_Two_Bus_Simul_Util = 0.034180 
issued_two_Eff = 0.083606 
queue_avg = 5.002864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=5.00286
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=3104 n_act=156 n_pre=140 n_ref_event=0 n_req=2016 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.385
n_activity=3244 dram_eff=0.6215
bk0: 168a 4979i bk1: 168a 5026i bk2: 64a 5094i bk3: 64a 5143i bk4: 120a 4647i bk5: 112a 4757i bk6: 224a 4275i bk7: 224a 4562i bk8: 120a 5012i bk9: 112a 5059i bk10: 128a 4653i bk11: 128a 4491i bk12: 96a 4779i bk13: 96a 4686i bk14: 96a 4682i bk15: 96a 4531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922619
Row_Buffer_Locality_read = 0.922619
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.412446
Bank_Level_Parallism_Col = 2.594927
Bank_Level_Parallism_Ready = 1.778274
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.054573 

BW Util details:
bwutil = 0.384953 
total_CMD = 5237 
util_bw = 2016 
Wasted_Col = 605 
Wasted_Row = 143 
Idle = 2473 

BW Util Bottlenecks: 
RCDc_limit = 685 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 405 
rwq = 0 
CCDLc_limit_alone = 405 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 3104 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 156 
n_pre = 140 
n_ref = 0 
n_req = 2016 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 2016 
Row_Bus_Util =  0.056521 
CoL_Bus_Util = 0.384953 
Either_Row_CoL_Bus_Util = 0.407294 
Issued_on_Two_Bus_Simul_Util = 0.034180 
issued_two_Eff = 0.083919 
queue_avg = 5.239832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=5.23983
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=3130 n_act=145 n_pre=129 n_ref_event=0 n_req=2016 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.385
n_activity=3265 dram_eff=0.6175
bk0: 168a 4767i bk1: 168a 4899i bk2: 64a 5141i bk3: 64a 5142i bk4: 120a 4815i bk5: 112a 4757i bk6: 224a 4313i bk7: 224a 4746i bk8: 120a 5056i bk9: 112a 4942i bk10: 128a 4807i bk11: 128a 4605i bk12: 96a 4907i bk13: 96a 4608i bk14: 96a 4818i bk15: 96a 4736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928075
Row_Buffer_Locality_read = 0.928075
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.218911
Bank_Level_Parallism_Col = 2.470497
Bank_Level_Parallism_Ready = 1.683532
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.020963 

BW Util details:
bwutil = 0.384953 
total_CMD = 5237 
util_bw = 2016 
Wasted_Col = 572 
Wasted_Row = 130 
Idle = 2519 

BW Util Bottlenecks: 
RCDc_limit = 573 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 430 
rwq = 0 
CCDLc_limit_alone = 430 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 3130 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 145 
n_pre = 129 
n_ref = 0 
n_req = 2016 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 274 
issued_total_col = 2016 
Row_Bus_Util =  0.052320 
CoL_Bus_Util = 0.384953 
Either_Row_CoL_Bus_Util = 0.402330 
Issued_on_Two_Bus_Simul_Util = 0.034944 
issued_two_Eff = 0.086853 
queue_avg = 5.199160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=5.19916
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=3124 n_act=154 n_pre=138 n_ref_event=0 n_req=2016 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.385
n_activity=3207 dram_eff=0.6286
bk0: 168a 4736i bk1: 168a 5058i bk2: 64a 5136i bk3: 64a 5160i bk4: 120a 4531i bk5: 112a 4886i bk6: 224a 4284i bk7: 224a 4600i bk8: 120a 5043i bk9: 112a 4869i bk10: 128a 4858i bk11: 128a 4588i bk12: 96a 4860i bk13: 96a 4923i bk14: 96a 4785i bk15: 96a 4532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923611
Row_Buffer_Locality_read = 0.923611
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.250726
Bank_Level_Parallism_Col = 2.401533
Bank_Level_Parallism_Ready = 1.613095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.984291 

BW Util details:
bwutil = 0.384953 
total_CMD = 5237 
util_bw = 2016 
Wasted_Col = 606 
Wasted_Row = 134 
Idle = 2481 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 435 
rwq = 0 
CCDLc_limit_alone = 435 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 3124 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 154 
n_pre = 138 
n_ref = 0 
n_req = 2016 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 292 
issued_total_col = 2016 
Row_Bus_Util =  0.055757 
CoL_Bus_Util = 0.384953 
Either_Row_CoL_Bus_Util = 0.403475 
Issued_on_Two_Bus_Simul_Util = 0.037235 
issued_two_Eff = 0.092286 
queue_avg = 5.271148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=5.27115
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5237 n_nop=3151 n_act=137 n_pre=121 n_ref_event=0 n_req=2016 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.385
n_activity=3182 dram_eff=0.6336
bk0: 168a 4991i bk1: 168a 4966i bk2: 64a 5140i bk3: 64a 5127i bk4: 120a 5013i bk5: 112a 4970i bk6: 224a 4273i bk7: 224a 4631i bk8: 120a 5059i bk9: 112a 5070i bk10: 128a 4558i bk11: 128a 4738i bk12: 96a 4782i bk13: 96a 4682i bk14: 96a 4784i bk15: 96a 4497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932044
Row_Buffer_Locality_read = 0.932044
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.138388
Bank_Level_Parallism_Col = 2.402703
Bank_Level_Parallism_Ready = 1.689484
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.988031 

BW Util details:
bwutil = 0.384953 
total_CMD = 5237 
util_bw = 2016 
Wasted_Col = 588 
Wasted_Row = 113 
Idle = 2520 

BW Util Bottlenecks: 
RCDc_limit = 557 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 392 
rwq = 0 
CCDLc_limit_alone = 392 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5237 
n_nop = 3151 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 121 
n_ref = 0 
n_req = 2016 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 258 
issued_total_col = 2016 
Row_Bus_Util =  0.049265 
CoL_Bus_Util = 0.384953 
Either_Row_CoL_Bus_Util = 0.398320 
Issued_on_Two_Bus_Simul_Util = 0.035898 
issued_two_Eff = 0.090125 
queue_avg = 5.349627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=5.34963

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3592, Miss = 2440, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 54
L2_cache_bank[1]: Access = 2528, Miss = 1648, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3592, Miss = 2440, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[3]: Access = 2528, Miss = 1648, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3592, Miss = 2440, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 142
L2_cache_bank[5]: Access = 2528, Miss = 1648, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3592, Miss = 2440, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 144
L2_cache_bank[7]: Access = 2528, Miss = 1648, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3592, Miss = 2440, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 80
L2_cache_bank[9]: Access = 2528, Miss = 1648, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3592, Miss = 2440, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 89
L2_cache_bank[11]: Access = 2528, Miss = 1648, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3592, Miss = 2440, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2528, Miss = 1648, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3592, Miss = 2440, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2528, Miss = 1648, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1832, Miss = 1256, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1280, Miss = 832, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1832, Miss = 1256, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1280, Miss = 832, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1832, Miss = 1256, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1280, Miss = 832, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1832, Miss = 1256, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1280, Miss = 832, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1832, Miss = 1256, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1280, Miss = 832, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1832, Miss = 1256, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1280, Miss = 832, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1832, Miss = 1256, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1280, Miss = 832, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1832, Miss = 1256, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1280, Miss = 832, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1744, Miss = 1168, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1312, Miss = 848, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1744, Miss = 1168, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1312, Miss = 848, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1744, Miss = 1168, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1312, Miss = 848, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1744, Miss = 1168, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1312, Miss = 848, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1744, Miss = 1168, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1312, Miss = 848, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1744, Miss = 1168, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1312, Miss = 848, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1744, Miss = 1168, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1312, Miss = 848, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1744, Miss = 1168, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1312, Miss = 848, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 98304
L2_total_cache_misses = 65536
L2_total_cache_miss_rate = 0.6667
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 514
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][RESERVATION_FAIL] = 514
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][SECTOR_MISS] = 49152
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][HIT] = 32768
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][TOTAL_ACCESS] = 65536
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[Stream_0][GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 514
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.185

icnt_total_pkts_mem_to_simt=98304
icnt_total_pkts_simt_to_mem=98304
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 98304
Req_Network_cycles = 7394
Req_Network_injected_packets_per_cycle =      13.2951 
Req_Network_conflicts_per_cycle =      11.9512
Req_Network_conflicts_per_cycle_util =      12.9192
Req_Bank_Level_Parallism =      14.3719
Req_Network_in_buffer_full_per_cycle =       7.5671
Req_Network_in_buffer_avg_util =     136.9857
Req_Network_out_buffer_full_per_cycle =       0.1420
Req_Network_out_buffer_avg_util =      49.0398

Reply_Network_injected_packets_num = 98304
Reply_Network_cycles = 7394
Reply_Network_injected_packets_per_cycle =       13.2951
Reply_Network_conflicts_per_cycle =       16.4950
Reply_Network_conflicts_per_cycle_util =      17.9570
Reply_Bank_Level_Parallism =      14.4735
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      28.1987
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3324
----------------------------END-of-Interconnect-DETAILS-------------------------
GLOBAL_TIMER=7394, gpu_tot_sim_cycle=7394, gpu_sim_cycle=7394
gpgpu_sim::update_stats() last_streamID=0, last_uid=1, start_cycle=0, end_cycle=7393, sim cycle for this kernel is 7394


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 262144 (inst/sec)
gpgpu_simulation_rate = 568 (cycle/sec)
gpgpu_silicon_slowdown = 2112676x
launching kernel name: _Z5scaleifPf uid: 2 cuda_stream_id: 0
gpgpu_sim::launch: kernelID = 2, streamID = 0
gpgpu_sim::launch start_cycle=7394, end_cycle=0
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
thread block = 1,0,0
thread block = 2,0,0
thread block = 3,0,0
thread block = 4,0,0
thread block = 5,0,0
thread block = 6,0,0
thread block = 7,0,0
thread block = 8,0,0
thread block = 9,0,0
thread block = 10,0,0
thread block = 11,0,0
thread block = 12,0,0
thread block = 13,0,0
thread block = 14,0,0
thread block = 15,0,0
thread block = 16,0,0
thread block = 17,0,0
thread block = 18,0,0
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
gpgpu_sim::set_kernel_done start_cycle=7394, end_cycle=11347
Destroy streams for kernel 2: size 0
kernel_name = _Z5scaleifPf 
kernel_launch_uid = 2 
gpu_sim_cycle = 3954
gpu_sim_insn = 2883584
gpu_ipc =     729.2828
gpu_tot_sim_cycle = 11348
gpu_tot_sim_insn = 6291456
gpu_tot_ipc =     554.4110
gpu_tot_issued_cta = 512
gpu_occupancy = 77.9369% 
gpu_tot_occupancy = 74.8791% 
max_total_param_size = 0
gpu_stall_dramfull = 31007
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      16.5746
partiton_level_parallism_total  =      14.4378
partiton_level_parallism_util =      19.1850
partiton_level_parallism_util_total  =      15.9766
L2_BW  =     636.4649 GB/Sec
L2_BW_total  =     554.4110 GB/Sec
gpu_total_sim_rate=314572

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4352, Miss = 2560, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 7536
	L1D_cache_core[1]: Access = 3968, Miss = 2304, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 8989
	L1D_cache_core[2]: Access = 5120, Miss = 3072, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 6190
	L1D_cache_core[3]: Access = 3840, Miss = 2304, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 7676
	L1D_cache_core[4]: Access = 3712, Miss = 2304, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 6708
	L1D_cache_core[5]: Access = 5120, Miss = 3072, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 7567
	L1D_cache_core[6]: Access = 4864, Miss = 2944, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 6364
	L1D_cache_core[7]: Access = 3456, Miss = 2048, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 6481
	L1D_cache_core[8]: Access = 4608, Miss = 2816, Miss_rate = 0.611, Pending_hits = 0, Reservation_fails = 6084
	L1D_cache_core[9]: Access = 4608, Miss = 2816, Miss_rate = 0.611, Pending_hits = 0, Reservation_fails = 6401
	L1D_cache_core[10]: Access = 4096, Miss = 2560, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 5592
	L1D_cache_core[11]: Access = 4096, Miss = 2560, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 5170
	L1D_cache_core[12]: Access = 5120, Miss = 3072, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 6794
	L1D_cache_core[13]: Access = 4352, Miss = 2688, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 5440
	L1D_cache_core[14]: Access = 3712, Miss = 2304, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 7086
	L1D_cache_core[15]: Access = 4352, Miss = 2560, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 6151
	L1D_cache_core[16]: Access = 5120, Miss = 3072, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 7343
	L1D_cache_core[17]: Access = 2944, Miss = 1792, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 6737
	L1D_cache_core[18]: Access = 4736, Miss = 2816, Miss_rate = 0.595, Pending_hits = 0, Reservation_fails = 7803
	L1D_cache_core[19]: Access = 5120, Miss = 3072, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 7444
	L1D_cache_core[20]: Access = 3328, Miss = 2048, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 7259
	L1D_cache_core[21]: Access = 4736, Miss = 2816, Miss_rate = 0.595, Pending_hits = 0, Reservation_fails = 7271
	L1D_cache_core[22]: Access = 4352, Miss = 2560, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 9136
	L1D_cache_core[23]: Access = 2816, Miss = 1664, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 6461
	L1D_cache_core[24]: Access = 4096, Miss = 2560, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 7796
	L1D_cache_core[25]: Access = 4736, Miss = 2816, Miss_rate = 0.595, Pending_hits = 0, Reservation_fails = 8633
	L1D_cache_core[26]: Access = 2816, Miss = 1664, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 6324
	L1D_cache_core[27]: Access = 3712, Miss = 2304, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 8227
	L1D_cache_core[28]: Access = 3840, Miss = 2304, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 7240
	L1D_cache_core[29]: Access = 3200, Miss = 1920, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 7490
	L1D_cache_core[30]: Access = 3584, Miss = 2176, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 7040
	L1D_cache_core[31]: Access = 3456, Miss = 2048, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 6454
	L1D_cache_core[32]: Access = 3584, Miss = 2048, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 6790
	L1D_cache_core[33]: Access = 3328, Miss = 2048, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 6776
	L1D_cache_core[34]: Access = 4736, Miss = 2816, Miss_rate = 0.595, Pending_hits = 0, Reservation_fails = 8143
	L1D_cache_core[35]: Access = 3584, Miss = 2048, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 7849
	L1D_cache_core[36]: Access = 3968, Miss = 2304, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 7021
	L1D_cache_core[37]: Access = 4352, Miss = 2560, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 8387
	L1D_cache_core[38]: Access = 4736, Miss = 2816, Miss_rate = 0.595, Pending_hits = 0, Reservation_fails = 7072
	L1D_cache_core[39]: Access = 3584, Miss = 2048, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 6322
	L1D_total_cache_accesses = 163840
	L1D_total_cache_misses = 98304
	L1D_total_cache_miss_rate = 0.6000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 283247
	L1D_cache_data_port_util = 0.082
	L1D_cache_fill_port_util = 0.123
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][MISS] = 24576
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][RESERVATION_FAIL] = 267495
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][SECTOR_MISS] = 73728
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][HIT] = 65536
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][RESERVATION_FAIL] = 15752
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][TOTAL_ACCESS] = 65536

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[Stream_0][GLOBAL_ACC_R][MISS_QUEUE_FULL] = 267495
	Total_core_cache_fail_stats_breakdown[Stream_0][GLOBAL_ACC_W][MISS_QUEUE_FULL] = 15752
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 
gpgpu_n_tot_thrd_icount = 7340032
gpgpu_n_tot_w_icount = 229376
gpgpu_n_stall_shd_mem = 105866
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 98304
gpgpu_n_mem_write_global = 65536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 786432
gpgpu_n_store_insn = 524288
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 105866
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:469470	W0_Idle:722360	W0_Scoreboard:1796802	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:57344	WS1:57344	WS2:57344	WS3:57344	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 786432 {8:98304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2621440 {40:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3932160 {40:98304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 524288 {8:65536,}
maxmflatency = 3887 
max_icnt2mem_latency = 3061 
maxmrqlatency = 802 
max_icnt2sh_latency = 804 
averagemflatency = 932 
avg_icnt2mem_latency = 579 
avg_mrq_latency = 36 
avg_icnt2sh_latency = 79 
mrq_lat_table:9401 	9842 	6237 	7186 	8256 	11027 	10161 	2954 	407 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7582 	32129 	76006 	36707 	11416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	9200 	7675 	11920 	21543 	40637 	49469 	19025 	4371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	39225 	16517 	15289 	16607 	18769 	22658 	21277 	11537 	1961 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        68        72        96        96        84        71        76        69        78        82        16        28        67        25        14        23 
dram[1]:        83        73        96        96        86        49        79        70        70        77        24        29        56        42        22        25 
dram[2]:        69        88        96        96        83        47        80        78        65        79        40        29        44        37        41        30 
dram[3]:        64        60        96        96        75        43        80        78        77        76        17        35        63        35        29        39 
dram[4]:        72        82        96        96        79        36        80        82        78        78        26        27        43        49        28        31 
dram[5]:        76        74        96        96        84        42        79        88        74        78        18        27        69        53        24        46 
dram[6]:        76        73        96        96        81        48        76        72        72        76        19        26        54        51        22        33 
dram[7]:        72        78        96        96        90        46        75        76        75        85        26        27        43        51        19        33 
dram[8]:        28        32        64        64        64        64        32        38        64        64        40        61        18        27        43        41 
dram[9]:        32        29        64        64        64        64        30        40        63        60        37        48        24        25        38        21 
dram[10]:        32        30        64        64        64        64        28        46        63        60        45        48        25        30        37        24 
dram[11]:        28        32        64        64        64        64        32        36        64        64        26        63        24        30        39        34 
dram[12]:        32        32        64        64        64        64        32        42        64        60        29        40        22        33        54        32 
dram[13]:        24        32        64        64        64        64        32        30        64        64        44        57        18        31        52        25 
dram[14]:        28        32        64        64        64        64        32        30        64        64        37        58        17        28        51        20 
dram[15]:        32        28        64        64        64        64        30        32        64        60        48        45        25        34        51        22 
dram[16]:        63        64        32        32        18        32        48        64        64        41        43        35        42        39        17        18 
dram[17]:        59        48        32        32        26        32        47        60        64        64        40        33        42        39        19        31 
dram[18]:        40        52        32        32        21        32        46        64        64        64        49        31        51        38        40        26 
dram[19]:        56        64        32        32        24        32        50        60        64        48        45        22        54        36        18        16 
dram[20]:        64        52        32        32        28        30        42        64        64        64        27        18        52        40        20        14 
dram[21]:        42        48        32        32        31        30        40        64        64        30        25        21        48        39        30        24 
dram[22]:        40        64        32        32        31        30        42        60        64        37        44        23        54        41        18        29 
dram[23]:        64        52        32        32        32        32        42        64        64        64        22        44        50        36        19        26 
maximum service time to same row:
dram[0]:      2164      1448      2957      2891      2245      2280      1148       734      1743      2566      1584      1272      1616      1353      1425      1282 
dram[1]:      2473      1805      2897      2517      1263      2579       768      1197      2369      1868      1602      1311      1675      1364      1424      1287 
dram[2]:      1725      2639      2927      2833      1224      2857       600       800      2212      1963      2010      1680      1702      1366      1425      1292 
dram[3]:      1292      1457      2953      2855      1427      1690      1204       762      1798      2327      1556      1480      1696      1370      1474      1350 
dram[4]:      1273      1400      3096      2737      1214      2550       677       790      2098      1831      1560      1483      1459      1233      1380      1414 
dram[5]:       969      1576      2997      2877      2308      1317      1169       934      1920      1937      1340      1594      1448      1217      1408      1435 
dram[6]:      1124      1210      3089      2897      1179      2747       987       785      1891      2031      1487      1562      1481      1288      1388      1409 
dram[7]:      1736      1390      3105      2867      2174      2877       645       778      2077      2324      1546      1536      1446      1230      1404      1433 
dram[8]:      2918      2881      2060      2147      4430      4369      2256      2553      3061      3689      3516      2726      1412      1414      1415      1323 
dram[9]:      3600      2616      2105      2190      4402      4349      3345      2833      3072      3328      3454      4143      1412      1417      1408      1216 
dram[10]:      3594      2786      2253      2052      4428      4392      3224      2467      3095      2996      3512      4098      1414      1422      1515      1213 
dram[11]:      1697      2864      2254      2057      4430      4427      2386      2394      3162      3884      3333      2561      1537      1433      1418      1212 
dram[12]:      3567      3118      2408      2306      4332      4365      3351      3248      2891      2833      3231      4019      1363      1198      1514      1388 
dram[13]:      2924      3088      2316      2311      4380      4381      2154      2400      2906      3861      3501      2376      1371      1201      1537      1402 
dram[14]:      2301      3187      2415      2347      4393      4425      2213      2356      2904      3636      3341      2448      1463      1202      1606      1407 
dram[15]:      3569      2669      2406      2334      4262      4310      3346      3110      2912      2938      3516      4080      1369      1425      1609      1384 
dram[16]:      3014      2962      3271      3032      2455      3292      2782      3736      3871      2684      3395      3343      1210      1432      1607      1346 
dram[17]:      2961      1458      3484      3067      3670      4298      2948      2231      3581      4026      2375      2979      1219      1417      1590      1435 
dram[18]:      1382      2695      3504      3119      3607      4267      3003      2280      3792      3919      2313      2949      1216      1419      1513      1364 
dram[19]:      2681      2931      3400      2952      3002      3272      2903      3676      3891      3302      3059      3025      1321      1424      1481      1345 
dram[20]:      3039      2289      3431      3059      3785      4210      2952      2144      3471      3933      2467      2571      1198      1169      1678      1546 
dram[21]:      2414      1464      3261      3134      3432      4342      3153      3683      3780      3073      2726      3340      1195      1191      1672      1531 
dram[22]:      1392      3203      3457      3131      2255      4212      3207      3711      3770      3354      2800      2760      1301      1172      1572      1553 
dram[23]:      3104      2260      3458      3257      4017      4316      2847      2092      3907      3868      2463      2493      1199      1168      1585      1522 
average row accesses per activate:
dram[0]: 26.666666 19.692308 96.000000 96.000000  9.333333 10.580646  8.347826 10.105263  9.818182 12.705882  8.727273  9.931034 12.800000  8.727273  8.000000 10.105263 
dram[1]: 21.818182 23.272728 96.000000 96.000000  8.842105  9.371428  8.727273 12.000000 16.615385 11.368421  8.727273  9.600000  9.600000 11.294118 10.666667  9.142858 
dram[2]: 18.461538 23.272728 96.000000 96.000000  8.615385 10.933333  9.365853 13.714286 14.400000 12.000000 11.520000 11.076923 10.666667  9.142858 10.666667 11.294118 
dram[3]: 14.117647 19.692308 96.000000 96.000000  8.400000 10.250000 10.666667 12.000000 12.705882 12.705882  8.727273  9.290322 14.769231  8.347826  9.600000  9.600000 
dram[4]: 18.461538 15.058824 96.000000 96.000000  9.081081  9.939394  8.347826 12.387096 19.636364 14.400000  8.727273 10.666667 10.105263 17.454546  8.347826 13.714286 
dram[5]: 18.461538 28.444445 96.000000 96.000000 10.500000  9.111111 10.105263 12.800000 15.428572 11.368421  8.228572  9.600000 11.294118 13.714286  8.727273 16.000000 
dram[6]: 14.117647 28.444445 96.000000 96.000000  8.400000  9.647058  8.930233  9.600000 11.368421 12.000000  8.727273  9.600000 11.294118 13.714286  9.142858 12.800000 
dram[7]: 18.461538 15.058824 96.000000 96.000000  9.882353 10.933333  8.533334 12.387096 16.615385 18.000000  8.228572 10.666667 10.105263 13.714286 10.666667 12.800000 
dram[8]: 19.200001 32.000000 64.000000 64.000000 11.294118 27.428572  7.272727  8.421053 40.000000 37.333332 12.307693 16.000000 16.000000 24.000000 12.000000  9.600000 
dram[9]: 32.000000 13.714286 64.000000 64.000000 13.714286 38.400002  8.421053  8.888889 24.000000 28.000000 10.666667 22.857143 16.000000  9.600000 12.000000  8.727273 
dram[10]: 32.000000 19.200001 64.000000 64.000000 12.000000 21.333334  7.619048  8.888889 24.000000 28.000000 11.428572 22.857143 16.000000 10.666667 12.000000  8.727273 
dram[11]: 13.714286 32.000000 64.000000 64.000000 10.666667 21.333334  7.272727  8.421053 40.000000 37.333332 10.666667 26.666666 24.000000 24.000000 12.000000  6.000000 
dram[12]: 32.000000 32.000000 64.000000 64.000000 12.800000 27.428572  9.411765 10.000000 40.000000 28.000000 11.428572 17.777779  8.000000  8.000000 13.714286  7.384615 
dram[13]: 10.666667 32.000000 64.000000 64.000000 12.800000 21.333334  7.272727  8.421053 40.000000 37.333332 11.428572 12.307693  8.000000  9.600000 19.200001  8.727273 
dram[14]: 13.714286 32.000000 64.000000 64.000000 11.294118 27.428572  7.272727  9.411765 40.000000 37.333332 17.777779 14.545455 12.000000  6.857143 10.666667  7.384615 
dram[15]: 32.000000 10.666667 64.000000 64.000000 13.714286 27.428572  8.421053 13.333333 40.000000 18.666666 11.428572 22.857143 16.000000 12.000000 10.666667  7.384615 
dram[16]: 33.599998 56.000000 32.000000 32.000000  5.454545 10.181818  8.000000 28.000000 40.000000 16.000000 18.285715  9.846154  8.727273  6.857143  8.000000  8.727273 
dram[17]: 18.666666 33.599998 32.000000 32.000000  5.714286 11.200000  8.615385 13.176471 40.000000 37.333332  8.533334  9.846154  7.384615  8.727273  7.384615 10.666667 
dram[18]: 33.599998 24.000000 32.000000 32.000000  6.315790  9.333333  9.333333 22.400000 40.000000 37.333332 11.636364  8.533334  8.727273 10.666667  9.600000  7.384615 
dram[19]: 24.000000 56.000000 32.000000 32.000000  5.714286  8.615385  9.333333 22.400000 40.000000 22.400000 14.222222  7.529412 10.666667  8.000000  8.000000  8.727273 
dram[20]: 56.000000 33.599998 32.000000 32.000000  8.000000  9.333333 10.181818 18.666666 40.000000 37.333332 11.636364  8.000000 13.714286  7.384615  7.384615  5.647059 
dram[21]: 24.000000 24.000000 32.000000 32.000000 13.333333  9.333333 10.181818 28.000000 40.000000 16.000000 14.222222  8.533334 19.200001  6.400000  8.727273  8.727273 
dram[22]: 18.666666 56.000000 32.000000 32.000000  6.315790 14.000000  9.333333 18.666666 40.000000 12.444445 18.285715  8.533334 13.714286 12.000000  8.727273  6.400000 
dram[23]: 56.000000 33.599998 32.000000 32.000000 30.000000 18.666666  9.333333 18.666666 40.000000 37.333332  9.846154 12.800000 10.666667  7.384615  8.727273  5.647059 
average row locality = 65536/5078 = 12.905869
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       192       192       192       192       232       240       288       288       288       288       264       280       288       288       288       288 
dram[1]:       192       192       192       192       232       240       288       288       288       288       264       280       288       288       288       288 
dram[2]:       192       192       192       192       232       240       288       288       288       288       264       280       288       288       288       288 
dram[3]:       192       192       192       192       232       240       288       288       288       288       264       280       288       288       288       288 
dram[4]:       192       192       192       192       232       240       288       288       288       288       264       280       288       288       288       288 
dram[5]:       192       192       192       192       232       240       288       288       288       288       264       280       288       288       288       288 
dram[6]:       192       192       192       192       232       240       288       288       288       288       264       280       288       288       288       288 
dram[7]:       192       192       192       192       232       240       288       288       288       288       264       280       288       288       288       288 
dram[8]:       128       128        64        64        64        64       192       192       192       192       120       112        96        96       192       192 
dram[9]:       128       128        64        64        64        64       192       192       192       192       120       112        96        96       192       192 
dram[10]:       128       128        64        64        64        64       192       192       192       192       120       112        96        96       192       192 
dram[11]:       128       128        64        64        64        64       192       192       192       192       120       112        96        96       192       192 
dram[12]:       128       128        64        64        64        64       192       192       192       192       120       112        96        96       192       192 
dram[13]:       128       128        64        64        64        64       192       192       192       192       120       112        96        96       192       192 
dram[14]:       128       128        64        64        64        64       192       192       192       192       120       112        96        96       192       192 
dram[15]:       128       128        64        64        64        64       192       192       192       192       120       112        96        96       192       192 
dram[16]:        64        64       128       128       144       152        96        96        96        96       192       184       192       192        96        96 
dram[17]:        64        64       128       128       144       152        96        96        96        96       192       184       192       192        96        96 
dram[18]:        64        64       128       128       144       152        96        96        96        96       192       184       192       192        96        96 
dram[19]:        64        64       128       128       144       152        96        96        96        96       192       184       192       192        96        96 
dram[20]:        64        64       128       128       144       152        96        96        96        96       192       184       192       192        96        96 
dram[21]:        64        64       128       128       144       152        96        96        96        96       192       184       192       192        96        96 
dram[22]:        64        64       128       128       144       152        96        96        96        96       192       184       192       192        96        96 
dram[23]:        64        64       128       128       144       152        96        96        96        96       192       184       192       192        96        96 
total dram reads = 65536
bank skew: 288/64 = 4.50
chip skew: 4088/2016 = 2.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3262      3556      3203      3253      2515      2492      2408      2582      1807      1954      2365      2612      3025      3341      3038      3243
dram[1]:       3274      3696      3189      3193      2421      2496      2333      2551      1577      1701      2323      2492      3080      3419      3082      3278
dram[2]:       3284      3577      3206      3220      2383      2594      2341      2624      1754      1908      2318      2549      3012      3351      3079      3331
dram[3]:       3254      3475      2982      3062      2385      2522      2347      2549      1587      1774      2268      2559      3022      3353      3072      3272
dram[4]:       3338      3573      3279      3313      2506      2588      2362      2558      1792      1936      2359      2528      3098      3400      3033      3279
dram[5]:       3320      3483      3199      3251      2418      2385      2304      2510      1814      2014      2436      2621      3058      3336      2976      3232
dram[6]:       3317      3522      3147      3170      2510      2502      2312      2453      1510      1730      2302      2485      3028      3351      2994      3262
dram[7]:       3386      3611      3359      3373      2593      2663      2454      2725      1992      2137      2580      2778      3132      3440      3054      3321
dram[8]:       2610      2448      2272      2164      1895      1945      1764      1656      1112      1137      1644      1859      2425      2193      2249      2180
dram[9]:       2531      2451      2287      2148      1963      1832      1574      1507      1137      1150      1517      1757      2368      2207      2237      2180
dram[10]:       2525      2454      2310      2182      1948      1918      1654      1609      1088      1085      1532      1794      2332      2122      2233      2159
dram[11]:       2555      2533      2230      2169      1976      1875      1643      1587      1103      1090      1556      1707      2407      2232      2332      2203
dram[12]:       2566      2386      2255      2232      1944      1956      1646      1630      1090      1113      1514      1804      2372      2190      2292      2186
dram[13]:       2538      2357      2157      2262      2012      1898      1700      1628      1049      1088      1578      1777      2332      2197      2272      2078
dram[14]:       2512      2428      2215      2212      1826      1989      1755      1674      1081      1074      1612      1806      2466      2245      2362      2215
dram[15]:       2581      2433      2296      2315      2108      1970      1661      1654      1126      1122      1519      1815      2411      2184      2303      2175
dram[16]:       2085      2044      2100      2004      1894      1765      1557      1598      1070      1260      1868      1787      2229      2208      2394      2178
dram[17]:       2100      2211      2169      2065      1841      1720      1642      1515      1005      1240      1822      1821      2254      2220      2386      2146
dram[18]:       2245      2191      2166      2042      1873      1757      1621      1551      1067      1280      1872      1818      2323      2214      2358      2194
dram[19]:       1986      2143      2082      2063      1871      1738      1498      1538       987      1131      1755      1675      2177      2127      2261      2088
dram[20]:       2108      2162      2151      2026      1781      1682      1586      1525       984      1214      1787      1745      2341      2200      2381      2223
dram[21]:       2078      2154      2149      2045      1871      1712      1457      1540      1119      1286      1813      1710      2352      2240      2438      2264
dram[22]:       2070      2170      2189      2014      1893      1769      1498      1501      1056      1235      1819      1723      2351      2301      2491      2262
dram[23]:       2191      2181      2170      2061      1855      1695      1586      1508      1045      1203      1793      1748      2324      2239      2404      2291
maximum mf latency per bank:
dram[0]:       3463      3557      3675      3243      3694      3186      3390      3339      2908      2878      3015      2981      3070      3777      3263      3782
dram[1]:       3191      3589      3481      3249      3648      3496      3556      3301      3082      2882      3198      3233      3272      3677      3263      3743
dram[2]:       3105      3536      3464      3202      3701      3367      3586      3373      3146      2998      3283      2997      3029      3627      3301      3814
dram[3]:       3005      3543      3365      3112      3707      3444      3487      3455      2921      2843      3108      2992      3392      3739      3310      3696
dram[4]:       3229      3621      3421      3198      3384      3303      3479      3358      3521      2922      3415      3140      3887      3825      3454      3849
dram[5]:       3090      3582      3526      3293      3420      3341      3692      3219      3338      3000      3059      3023      3634      3774      3409      3658
dram[6]:       3134      3612      3593      3161      3709      3334      3436      3318      3397      2941      3151      3312      3598      3720      3336      3733
dram[7]:       3268      3588      3378      3198      3491      3353      3436      3350      3384      2969      2942      3205      3705      3344      3387      3487
dram[8]:       2230      2477      2033      1957      2250      1822      2120      2051      1210      1335      1814      1379      2015      1560      2236      2361
dram[9]:       2023      2506      1882      1959      1743      1629      1829      1767      1806      1995      1317      1802      1752      1805      2081      2182
dram[10]:       2160      2513      1968      2023      2121      1888      2035      2116      1825      1955      1562      1897      2185      1516      2183      2304
dram[11]:       1959      2474      2069      2064      2003      1626      1874      2095      1252      1329      1916      1565      1938      1465      1993      2139
dram[12]:       2111      2467      2087      2307      2229      2113      2151      2295      2148      1371      1638      1648      2389      1833      2050      2159
dram[13]:       2037      2111      2122      2028      2221      1871      2230      2271      1101      1317      1661      1495      2191      1897      2193      2044
dram[14]:       2072      2098      2163      2090      2204      1857      2318      2210      1241      1356      1901      1560      2357      1661      2127      2177
dram[15]:       2314      2108      2025      2219      2323      1977      2255      2315      1932      1637      1689      1927      2352      1579      2306      2316
dram[16]:       1990      1770      2015      2077      2259      2222      2063      1993      1666      1243      1695      1534      2285      2430      2175      2346
dram[17]:       2008      1985      2183      2201      2093      2199      1994      1932       956      1232      1567      1889      2092      2337      2020      2193
dram[18]:       2104      1943      2213      2365      1913      2184      2113      1738       985      1243      1812      2011      2166      2284      2152      2243
dram[19]:       1583      1908      2196      2112      2234      1927      2094      1797      1074      1020      1682      1496      2228      2301      1990      2010
dram[20]:       1808      2066      2054      2301      2137      1807      2043      1783       897      1093      1730      1792      2064      2121      2232      2128
dram[21]:       1920      2006      2107      2037      2160      1953      2076      1558      1652      1279      1706      1466      1992      2163      2082      2193
dram[22]:       1776      2068      2140      2082      2086      2185      2087      1677      1175      1205      1891      1468      1984      1810      2235      2196
dram[23]:       2091      2313      2082      2217      2060      2150      2214      1669       880      1238      1789      1821      2080      1854      2357      2218
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=3917 n_act=358 n_pre=342 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.5086
n_activity=4371 dram_eff=0.9353
bk0: 240a 7301i bk1: 256a 7196i bk2: 192a 7674i bk3: 192a 7697i bk4: 336a 6436i bk5: 328a 6518i bk6: 384a 5829i bk7: 384a 5764i bk8: 216a 6693i bk9: 216a 6827i bk10: 288a 6020i bk11: 288a 5885i bk12: 192a 6906i bk13: 192a 6763i bk14: 192a 6431i bk15: 192a 6445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912427
Row_Buffer_Locality_read = 0.912427
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.096154
Bank_Level_Parallism_Col = 4.621420
Bank_Level_Parallism_Ready = 2.816536
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.036321 

BW Util details:
bwutil = 0.508584 
total_CMD = 8038 
util_bw = 4088 
Wasted_Col = 209 
Wasted_Row = 19 
Idle = 3722 

BW Util Bottlenecks: 
RCDc_limit = 211 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 217 
rwq = 0 
CCDLc_limit_alone = 217 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 3917 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 358 
n_pre = 342 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 700 
issued_total_col = 4088 
Row_Bus_Util =  0.087086 
CoL_Bus_Util = 0.508584 
Either_Row_CoL_Bus_Util = 0.512690 
Issued_on_Two_Bus_Simul_Util = 0.082981 
issued_two_Eff = 0.161854 
queue_avg = 16.043169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=16.0432
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=3917 n_act=346 n_pre=330 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.5086
n_activity=4351 dram_eff=0.9396
bk0: 240a 7299i bk1: 256a 7252i bk2: 192a 7671i bk3: 192a 7661i bk4: 336a 6315i bk5: 328a 6379i bk6: 384a 5739i bk7: 384a 5753i bk8: 216a 6960i bk9: 216a 6832i bk10: 288a 5971i bk11: 288a 5938i bk12: 192a 6793i bk13: 192a 6779i bk14: 192a 6435i bk15: 192a 6381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915362
Row_Buffer_Locality_read = 0.915362
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.165892
Bank_Level_Parallism_Col = 4.721587
Bank_Level_Parallism_Ready = 2.910225
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.052275 

BW Util details:
bwutil = 0.508584 
total_CMD = 8038 
util_bw = 4088 
Wasted_Col = 199 
Wasted_Row = 17 
Idle = 3734 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 3917 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 346 
n_pre = 330 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 676 
issued_total_col = 4088 
Row_Bus_Util =  0.084101 
CoL_Bus_Util = 0.508584 
Either_Row_CoL_Bus_Util = 0.512690 
Issued_on_Two_Bus_Simul_Util = 0.079995 
issued_two_Eff = 0.156030 
queue_avg = 18.045036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=18.045
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=3911 n_act=324 n_pre=308 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.5086
n_activity=4317 dram_eff=0.947
bk0: 240a 7180i bk1: 256a 7302i bk2: 192a 7648i bk3: 192a 7666i bk4: 336a 6331i bk5: 328a 6617i bk6: 384a 5849i bk7: 384a 5786i bk8: 216a 6936i bk9: 216a 6863i bk10: 288a 6129i bk11: 288a 6026i bk12: 192a 6851i bk13: 192a 6679i bk14: 192a 6445i bk15: 192a 6524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920744
Row_Buffer_Locality_read = 0.920744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.027499
Bank_Level_Parallism_Col = 4.675543
Bank_Level_Parallism_Ready = 2.898483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.103247 

BW Util details:
bwutil = 0.508584 
total_CMD = 8038 
util_bw = 4088 
Wasted_Col = 196 
Wasted_Row = 7 
Idle = 3747 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 216 
rwq = 0 
CCDLc_limit_alone = 216 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 3911 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 324 
n_pre = 308 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 632 
issued_total_col = 4088 
Row_Bus_Util =  0.078627 
CoL_Bus_Util = 0.508584 
Either_Row_CoL_Bus_Util = 0.513436 
Issued_on_Two_Bus_Simul_Util = 0.073775 
issued_two_Eff = 0.143688 
queue_avg = 20.203657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=20.2037
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=3904 n_act=348 n_pre=332 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.5086
n_activity=4348 dram_eff=0.9402
bk0: 240a 7065i bk1: 256a 7293i bk2: 192a 7555i bk3: 192a 7591i bk4: 336a 6284i bk5: 328a 6353i bk6: 384a 6066i bk7: 384a 5777i bk8: 216a 6835i bk9: 216a 6912i bk10: 288a 5897i bk11: 288a 5965i bk12: 192a 6982i bk13: 192a 6684i bk14: 192a 6552i bk15: 192a 6572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914873
Row_Buffer_Locality_read = 0.914873
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.116457
Bank_Level_Parallism_Col = 4.692398
Bank_Level_Parallism_Ready = 2.882583
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.100513 

BW Util details:
bwutil = 0.508584 
total_CMD = 8038 
util_bw = 4088 
Wasted_Col = 202 
Wasted_Row = 12 
Idle = 3736 

BW Util Bottlenecks: 
RCDc_limit = 266 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 3904 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 348 
n_pre = 332 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 680 
issued_total_col = 4088 
Row_Bus_Util =  0.084598 
CoL_Bus_Util = 0.508584 
Either_Row_CoL_Bus_Util = 0.514307 
Issued_on_Two_Bus_Simul_Util = 0.078875 
issued_two_Eff = 0.153362 
queue_avg = 20.585096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.5851
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=3914 n_act=334 n_pre=318 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.5086
n_activity=4358 dram_eff=0.938
bk0: 240a 7251i bk1: 256a 7087i bk2: 192a 7626i bk3: 192a 7612i bk4: 336a 6374i bk5: 328a 6422i bk6: 384a 5616i bk7: 384a 5566i bk8: 216a 7003i bk9: 216a 7051i bk10: 288a 6031i bk11: 288a 5816i bk12: 192a 6808i bk13: 192a 6801i bk14: 192a 6438i bk15: 192a 6494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918297
Row_Buffer_Locality_read = 0.918297
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.193459
Bank_Level_Parallism_Col = 4.827602
Bank_Level_Parallism_Ready = 3.013943
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.124912 

BW Util details:
bwutil = 0.508584 
total_CMD = 8038 
util_bw = 4088 
Wasted_Col = 192 
Wasted_Row = 31 
Idle = 3727 

BW Util Bottlenecks: 
RCDc_limit = 203 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 3914 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 334 
n_pre = 318 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 652 
issued_total_col = 4088 
Row_Bus_Util =  0.081115 
CoL_Bus_Util = 0.508584 
Either_Row_CoL_Bus_Util = 0.513063 
Issued_on_Two_Bus_Simul_Util = 0.076636 
issued_two_Eff = 0.149370 
queue_avg = 18.243841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=18.2438
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=3922 n_act=325 n_pre=309 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.5086
n_activity=4285 dram_eff=0.954
bk0: 240a 7253i bk1: 256a 7333i bk2: 192a 7613i bk3: 192a 7650i bk4: 336a 6514i bk5: 328a 6297i bk6: 384a 5800i bk7: 384a 5764i bk8: 216a 6828i bk9: 216a 6860i bk10: 288a 5853i bk11: 288a 5795i bk12: 192a 6873i bk13: 192a 6828i bk14: 192a 6573i bk15: 192a 6727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920499
Row_Buffer_Locality_read = 0.920499
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.143630
Bank_Level_Parallism_Col = 4.816019
Bank_Level_Parallism_Ready = 3.015166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.146054 

BW Util details:
bwutil = 0.508584 
total_CMD = 8038 
util_bw = 4088 
Wasted_Col = 158 
Wasted_Row = 8 
Idle = 3784 

BW Util Bottlenecks: 
RCDc_limit = 150 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 190 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 3922 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 325 
n_pre = 309 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 634 
issued_total_col = 4088 
Row_Bus_Util =  0.078875 
CoL_Bus_Util = 0.508584 
Either_Row_CoL_Bus_Util = 0.512068 
Issued_on_Two_Bus_Simul_Util = 0.075392 
issued_two_Eff = 0.147230 
queue_avg = 19.408932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=19.4089
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=3922 n_act=354 n_pre=338 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.5086
n_activity=4338 dram_eff=0.9424
bk0: 240a 7178i bk1: 256a 7379i bk2: 192a 7605i bk3: 192a 7630i bk4: 336a 6375i bk5: 328a 6401i bk6: 384a 5788i bk7: 384a 5563i bk8: 216a 6766i bk9: 216a 6796i bk10: 288a 5769i bk11: 288a 5989i bk12: 192a 6890i bk13: 192a 6907i bk14: 192a 6551i bk15: 192a 6582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913405
Row_Buffer_Locality_read = 0.913405
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.183450
Bank_Level_Parallism_Col = 4.731057
Bank_Level_Parallism_Ready = 2.913894
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.130964 

BW Util details:
bwutil = 0.508584 
total_CMD = 8038 
util_bw = 4088 
Wasted_Col = 190 
Wasted_Row = 12 
Idle = 3748 

BW Util Bottlenecks: 
RCDc_limit = 188 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 3922 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 354 
n_pre = 338 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 692 
issued_total_col = 4088 
Row_Bus_Util =  0.086091 
CoL_Bus_Util = 0.508584 
Either_Row_CoL_Bus_Util = 0.512068 
Issued_on_Two_Bus_Simul_Util = 0.082608 
issued_two_Eff = 0.161322 
queue_avg = 16.642822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=16.6428
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=3915 n_act=327 n_pre=311 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.5086
n_activity=4305 dram_eff=0.9496
bk0: 240a 7289i bk1: 256a 7156i bk2: 192a 7602i bk3: 192a 7648i bk4: 336a 6487i bk5: 328a 6547i bk6: 384a 5753i bk7: 384a 5882i bk8: 216a 7089i bk9: 216a 7070i bk10: 288a 6060i bk11: 288a 6045i bk12: 192a 6732i bk13: 192a 6778i bk14: 192a 6496i bk15: 192a 6602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920010
Row_Buffer_Locality_read = 0.920010
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.947208
Bank_Level_Parallism_Col = 4.644768
Bank_Level_Parallism_Ready = 2.870842
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.074378 

BW Util details:
bwutil = 0.508584 
total_CMD = 8038 
util_bw = 4088 
Wasted_Col = 178 
Wasted_Row = 15 
Idle = 3757 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 199 
rwq = 0 
CCDLc_limit_alone = 199 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 3915 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 327 
n_pre = 311 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 638 
issued_total_col = 4088 
Row_Bus_Util =  0.079373 
CoL_Bus_Util = 0.508584 
Either_Row_CoL_Bus_Util = 0.512939 
Issued_on_Two_Bus_Simul_Util = 0.075019 
issued_two_Eff = 0.146253 
queue_avg = 16.889524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=16.8895
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=5876 n_act=134 n_pre=118 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2598
n_activity=3324 dram_eff=0.6282
bk0: 96a 7754i bk1: 96a 7891i bk2: 128a 7738i bk3: 128a 7834i bk4: 192a 7353i bk5: 192a 7666i bk6: 160a 7128i bk7: 160a 7234i bk8: 120a 7805i bk9: 112a 7828i bk10: 160a 7348i bk11: 160a 7499i bk12: 96a 7760i bk13: 96a 7770i bk14: 96a 7639i bk15: 96a 7534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935824
Row_Buffer_Locality_read = 0.935824
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.220737
Bank_Level_Parallism_Col = 2.644531
Bank_Level_Parallism_Ready = 1.828544
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.096875 

BW Util details:
bwutil = 0.259766 
total_CMD = 8038 
util_bw = 2088 
Wasted_Col = 489 
Wasted_Row = 191 
Idle = 5270 

BW Util Bottlenecks: 
RCDc_limit = 430 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 310 
rwq = 0 
CCDLc_limit_alone = 310 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 5876 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 2088 
Row_Bus_Util =  0.031351 
CoL_Bus_Util = 0.259766 
Either_Row_CoL_Bus_Util = 0.268972 
Issued_on_Two_Bus_Simul_Util = 0.022145 
issued_two_Eff = 0.082331 
queue_avg = 3.925728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=3.92573
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=5876 n_act=136 n_pre=120 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2598
n_activity=3220 dram_eff=0.6484
bk0: 96a 7813i bk1: 96a 7751i bk2: 128a 7785i bk3: 128a 7846i bk4: 192a 7436i bk5: 192a 7684i bk6: 160a 7302i bk7: 160a 7109i bk8: 120a 7714i bk9: 112a 7822i bk10: 160a 7293i bk11: 160a 7426i bk12: 96a 7727i bk13: 96a 7620i bk14: 96a 7671i bk15: 96a 7537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934866
Row_Buffer_Locality_read = 0.934866
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.296150
Bank_Level_Parallism_Col = 2.692662
Bank_Level_Parallism_Ready = 1.867816
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.127545 

BW Util details:
bwutil = 0.259766 
total_CMD = 8038 
util_bw = 2088 
Wasted_Col = 528 
Wasted_Row = 163 
Idle = 5259 

BW Util Bottlenecks: 
RCDc_limit = 465 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 396 
rwq = 0 
CCDLc_limit_alone = 396 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 5876 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 2088 
Row_Bus_Util =  0.031849 
CoL_Bus_Util = 0.259766 
Either_Row_CoL_Bus_Util = 0.268972 
Issued_on_Two_Bus_Simul_Util = 0.022642 
issued_two_Eff = 0.084181 
queue_avg = 3.800323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=3.80032
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=5863 n_act=140 n_pre=124 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2598
n_activity=3381 dram_eff=0.6176
bk0: 96a 7841i bk1: 96a 7837i bk2: 128a 7852i bk3: 128a 7874i bk4: 192a 7382i bk5: 192a 7581i bk6: 160a 7171i bk7: 160a 7219i bk8: 120a 7697i bk9: 112a 7862i bk10: 160a 7371i bk11: 160a 7658i bk12: 96a 7750i bk13: 96a 7656i bk14: 96a 7655i bk15: 96a 7477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932950
Row_Buffer_Locality_read = 0.932950
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.172426
Bank_Level_Parallism_Col = 2.492266
Bank_Level_Parallism_Ready = 1.700192
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.038670 

BW Util details:
bwutil = 0.259766 
total_CMD = 8038 
util_bw = 2088 
Wasted_Col = 513 
Wasted_Row = 177 
Idle = 5260 

BW Util Bottlenecks: 
RCDc_limit = 484 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 322 
rwq = 0 
CCDLc_limit_alone = 322 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 5863 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 2088 
Row_Bus_Util =  0.032844 
CoL_Bus_Util = 0.259766 
Either_Row_CoL_Bus_Util = 0.270590 
Issued_on_Two_Bus_Simul_Util = 0.022020 
issued_two_Eff = 0.081379 
queue_avg = 3.582981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=3.58298
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=5868 n_act=141 n_pre=125 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2598
n_activity=3388 dram_eff=0.6163
bk0: 96a 7703i bk1: 96a 7862i bk2: 128a 7791i bk3: 128a 7889i bk4: 192a 7296i bk5: 192a 7542i bk6: 160a 7099i bk7: 160a 7154i bk8: 120a 7779i bk9: 112a 7829i bk10: 160a 7318i bk11: 160a 7589i bk12: 96a 7760i bk13: 96a 7757i bk14: 96a 7575i bk15: 96a 7265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932471
Row_Buffer_Locality_read = 0.932471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.338494
Bank_Level_Parallism_Col = 2.758152
Bank_Level_Parallism_Ready = 1.904693
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.126941 

BW Util details:
bwutil = 0.259766 
total_CMD = 8038 
util_bw = 2088 
Wasted_Col = 505 
Wasted_Row = 249 
Idle = 5196 

BW Util Bottlenecks: 
RCDc_limit = 498 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 5868 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 2088 
Row_Bus_Util =  0.033093 
CoL_Bus_Util = 0.259766 
Either_Row_CoL_Bus_Util = 0.269968 
Issued_on_Two_Bus_Simul_Util = 0.022891 
issued_two_Eff = 0.084793 
queue_avg = 4.080866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=4.08087
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=5872 n_act=139 n_pre=123 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2598
n_activity=3218 dram_eff=0.6489
bk0: 96a 7749i bk1: 96a 7854i bk2: 128a 7799i bk3: 128a 7861i bk4: 192a 7465i bk5: 192a 7624i bk6: 160a 7378i bk7: 160a 7297i bk8: 120a 7745i bk9: 112a 7762i bk10: 160a 7240i bk11: 160a 7492i bk12: 96a 7620i bk13: 96a 7557i bk14: 96a 7602i bk15: 96a 7335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933429
Row_Buffer_Locality_read = 0.933429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.421227
Bank_Level_Parallism_Col = 2.706313
Bank_Level_Parallism_Ready = 1.830939
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.102771 

BW Util details:
bwutil = 0.259766 
total_CMD = 8038 
util_bw = 2088 
Wasted_Col = 525 
Wasted_Row = 110 
Idle = 5315 

BW Util Bottlenecks: 
RCDc_limit = 470 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 394 
rwq = 0 
CCDLc_limit_alone = 394 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 5872 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 2088 
Row_Bus_Util =  0.032595 
CoL_Bus_Util = 0.259766 
Either_Row_CoL_Bus_Util = 0.269470 
Issued_on_Two_Bus_Simul_Util = 0.022891 
issued_two_Eff = 0.084949 
queue_avg = 3.890022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=3.89002
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=5867 n_act=152 n_pre=136 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2598
n_activity=3180 dram_eff=0.6566
bk0: 96a 7659i bk1: 96a 7846i bk2: 128a 7832i bk3: 128a 7876i bk4: 192a 7400i bk5: 192a 7577i bk6: 160a 7155i bk7: 160a 7126i bk8: 120a 7794i bk9: 112a 7833i bk10: 160a 7390i bk11: 160a 7359i bk12: 96a 7545i bk13: 96a 7624i bk14: 96a 7701i bk15: 96a 7454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927203
Row_Buffer_Locality_read = 0.927203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.481360
Bank_Level_Parallism_Col = 2.659730
Bank_Level_Parallism_Ready = 1.779215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.125241 

BW Util details:
bwutil = 0.259766 
total_CMD = 8038 
util_bw = 2088 
Wasted_Col = 520 
Wasted_Row = 128 
Idle = 5302 

BW Util Bottlenecks: 
RCDc_limit = 499 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 368 
rwq = 0 
CCDLc_limit_alone = 368 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 5867 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 152 
n_pre = 136 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 288 
issued_total_col = 2088 
Row_Bus_Util =  0.035830 
CoL_Bus_Util = 0.259766 
Either_Row_CoL_Bus_Util = 0.270092 
Issued_on_Two_Bus_Simul_Util = 0.025504 
issued_two_Eff = 0.094427 
queue_avg = 3.881189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=3.88119
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=5864 n_act=147 n_pre=131 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2598
n_activity=3351 dram_eff=0.6231
bk0: 96a 7726i bk1: 96a 7883i bk2: 128a 7871i bk3: 128a 7890i bk4: 192a 7332i bk5: 192a 7629i bk6: 160a 7160i bk7: 160a 7229i bk8: 120a 7739i bk9: 112a 7818i bk10: 160a 7487i bk11: 160a 7352i bk12: 96a 7684i bk13: 96a 7446i bk14: 96a 7595i bk15: 96a 7455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929598
Row_Buffer_Locality_read = 0.929598
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.298246
Bank_Level_Parallism_Col = 2.658087
Bank_Level_Parallism_Ready = 1.818966
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.167499 

BW Util details:
bwutil = 0.259766 
total_CMD = 8038 
util_bw = 2088 
Wasted_Col = 535 
Wasted_Row = 227 
Idle = 5188 

BW Util Bottlenecks: 
RCDc_limit = 506 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 334 
rwq = 0 
CCDLc_limit_alone = 334 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 5864 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 147 
n_pre = 131 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 278 
issued_total_col = 2088 
Row_Bus_Util =  0.034586 
CoL_Bus_Util = 0.259766 
Either_Row_CoL_Bus_Util = 0.270465 
Issued_on_Two_Bus_Simul_Util = 0.023887 
issued_two_Eff = 0.088316 
queue_avg = 3.727544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=3.72754
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=5871 n_act=134 n_pre=118 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2598
n_activity=3277 dram_eff=0.6372
bk0: 96a 7799i bk1: 96a 7640i bk2: 128a 7856i bk3: 128a 7848i bk4: 192a 7377i bk5: 192a 7645i bk6: 160a 7306i bk7: 160a 7335i bk8: 120a 7792i bk9: 112a 7724i bk10: 160a 7361i bk11: 160a 7510i bk12: 96a 7775i bk13: 96a 7705i bk14: 96a 7622i bk15: 96a 7392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935824
Row_Buffer_Locality_read = 0.935824
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.281967
Bank_Level_Parallism_Col = 2.623127
Bank_Level_Parallism_Ready = 1.818008
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.070688 

BW Util details:
bwutil = 0.259766 
total_CMD = 8038 
util_bw = 2088 
Wasted_Col = 530 
Wasted_Row = 127 
Idle = 5293 

BW Util Bottlenecks: 
RCDc_limit = 452 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 370 
rwq = 0 
CCDLc_limit_alone = 370 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 5871 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 2088 
Row_Bus_Util =  0.031351 
CoL_Bus_Util = 0.259766 
Either_Row_CoL_Bus_Util = 0.269594 
Issued_on_Two_Bus_Simul_Util = 0.021523 
issued_two_Eff = 0.079834 
queue_avg = 3.905076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=3.90508
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=5929 n_act=159 n_pre=143 n_ref_event=0 n_req=2016 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2508
n_activity=3204 dram_eff=0.6292
bk0: 168a 7715i bk1: 168a 7875i bk2: 64a 7840i bk3: 64a 7917i bk4: 120a 7239i bk5: 112a 7605i bk6: 224a 6933i bk7: 224a 7542i bk8: 120a 7805i bk9: 112a 7725i bk10: 128a 7611i bk11: 128a 7495i bk12: 96a 7550i bk13: 96a 7427i bk14: 96a 7545i bk15: 96a 7479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921131
Row_Buffer_Locality_read = 0.921131
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.415537
Bank_Level_Parallism_Col = 2.574017
Bank_Level_Parallism_Ready = 1.754960
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.083655 

BW Util details:
bwutil = 0.250809 
total_CMD = 8038 
util_bw = 2016 
Wasted_Col = 595 
Wasted_Row = 118 
Idle = 5309 

BW Util Bottlenecks: 
RCDc_limit = 615 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 412 
rwq = 0 
CCDLc_limit_alone = 412 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 5929 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 159 
n_pre = 143 
n_ref = 0 
n_req = 2016 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 302 
issued_total_col = 2016 
Row_Bus_Util =  0.037572 
CoL_Bus_Util = 0.250809 
Either_Row_CoL_Bus_Util = 0.262379 
Issued_on_Two_Bus_Simul_Util = 0.026001 
issued_two_Eff = 0.099099 
queue_avg = 3.048520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=3.04852
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=5909 n_act=172 n_pre=156 n_ref_event=0 n_req=2016 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2508
n_activity=3383 dram_eff=0.5959
bk0: 168a 7623i bk1: 168a 7819i bk2: 64a 7888i bk3: 64a 7939i bk4: 120a 7229i bk5: 112a 7653i bk6: 224a 6941i bk7: 224a 7177i bk8: 120a 7835i bk9: 112a 7836i bk10: 128a 7437i bk11: 128a 7489i bk12: 96a 7416i bk13: 96a 7485i bk14: 96a 7485i bk15: 96a 7588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914683
Row_Buffer_Locality_read = 0.914683
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.386639
Bank_Level_Parallism_Col = 2.550587
Bank_Level_Parallism_Ready = 1.714782
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.048124 

BW Util details:
bwutil = 0.250809 
total_CMD = 8038 
util_bw = 2016 
Wasted_Col = 644 
Wasted_Row = 229 
Idle = 5149 

BW Util Bottlenecks: 
RCDc_limit = 701 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 416 
rwq = 0 
CCDLc_limit_alone = 416 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 5909 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 2016 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 2016 
Row_Bus_Util =  0.040806 
CoL_Bus_Util = 0.250809 
Either_Row_CoL_Bus_Util = 0.264867 
Issued_on_Two_Bus_Simul_Util = 0.026748 
issued_two_Eff = 0.100986 
queue_avg = 3.738243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=3.73824
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=5928 n_act=156 n_pre=140 n_ref_event=0 n_req=2016 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2508
n_activity=3268 dram_eff=0.6169
bk0: 168a 7731i bk1: 168a 7710i bk2: 64a 7918i bk3: 64a 7933i bk4: 120a 7299i bk5: 112a 7598i bk6: 224a 7047i bk7: 224a 7536i bk8: 120a 7882i bk9: 112a 7828i bk10: 128a 7497i bk11: 128a 7455i bk12: 96a 7532i bk13: 96a 7580i bk14: 96a 7528i bk15: 96a 7417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922619
Row_Buffer_Locality_read = 0.922619
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.209065
Bank_Level_Parallism_Col = 2.431679
Bank_Level_Parallism_Ready = 1.668651
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.983206 

BW Util details:
bwutil = 0.250809 
total_CMD = 8038 
util_bw = 2016 
Wasted_Col = 624 
Wasted_Row = 206 
Idle = 5192 

BW Util Bottlenecks: 
RCDc_limit = 618 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 5928 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 156 
n_pre = 140 
n_ref = 0 
n_req = 2016 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 2016 
Row_Bus_Util =  0.036825 
CoL_Bus_Util = 0.250809 
Either_Row_CoL_Bus_Util = 0.262503 
Issued_on_Two_Bus_Simul_Util = 0.025131 
issued_two_Eff = 0.095735 
queue_avg = 3.592560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=3.59256
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=5897 n_act=160 n_pre=144 n_ref_event=0 n_req=2016 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2508
n_activity=3229 dram_eff=0.6243
bk0: 168a 7660i bk1: 168a 7856i bk2: 64a 7919i bk3: 64a 7899i bk4: 120a 7182i bk5: 112a 7558i bk6: 224a 7034i bk7: 224a 7420i bk8: 120a 7837i bk9: 112a 7803i bk10: 128a 7574i bk11: 128a 7274i bk12: 96a 7598i bk13: 96a 7512i bk14: 96a 7538i bk15: 96a 7478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920635
Row_Buffer_Locality_read = 0.920635
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.324684
Bank_Level_Parallism_Col = 2.531274
Bank_Level_Parallism_Ready = 1.747024
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.018463 

BW Util details:
bwutil = 0.250809 
total_CMD = 8038 
util_bw = 2016 
Wasted_Col = 660 
Wasted_Row = 176 
Idle = 5186 

BW Util Bottlenecks: 
RCDc_limit = 675 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 5897 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 160 
n_pre = 144 
n_ref = 0 
n_req = 2016 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 304 
issued_total_col = 2016 
Row_Bus_Util =  0.037820 
CoL_Bus_Util = 0.250809 
Either_Row_CoL_Bus_Util = 0.266360 
Issued_on_Two_Bus_Simul_Util = 0.022269 
issued_two_Eff = 0.083606 
queue_avg = 3.259517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=3.25952
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=5905 n_act=156 n_pre=140 n_ref_event=0 n_req=2016 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2508
n_activity=3244 dram_eff=0.6215
bk0: 168a 7780i bk1: 168a 7827i bk2: 64a 7895i bk3: 64a 7944i bk4: 120a 7448i bk5: 112a 7558i bk6: 224a 7076i bk7: 224a 7363i bk8: 120a 7813i bk9: 112a 7860i bk10: 128a 7454i bk11: 128a 7292i bk12: 96a 7580i bk13: 96a 7487i bk14: 96a 7483i bk15: 96a 7332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922619
Row_Buffer_Locality_read = 0.922619
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.412446
Bank_Level_Parallism_Col = 2.594927
Bank_Level_Parallism_Ready = 1.778274
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.054573 

BW Util details:
bwutil = 0.250809 
total_CMD = 8038 
util_bw = 2016 
Wasted_Col = 605 
Wasted_Row = 143 
Idle = 5274 

BW Util Bottlenecks: 
RCDc_limit = 685 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 405 
rwq = 0 
CCDLc_limit_alone = 405 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 5905 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 156 
n_pre = 140 
n_ref = 0 
n_req = 2016 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 2016 
Row_Bus_Util =  0.036825 
CoL_Bus_Util = 0.250809 
Either_Row_CoL_Bus_Util = 0.265365 
Issued_on_Two_Bus_Simul_Util = 0.022269 
issued_two_Eff = 0.083919 
queue_avg = 3.413909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=3.41391
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=5931 n_act=145 n_pre=129 n_ref_event=0 n_req=2016 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2508
n_activity=3265 dram_eff=0.6175
bk0: 168a 7568i bk1: 168a 7700i bk2: 64a 7942i bk3: 64a 7943i bk4: 120a 7616i bk5: 112a 7558i bk6: 224a 7114i bk7: 224a 7547i bk8: 120a 7857i bk9: 112a 7743i bk10: 128a 7608i bk11: 128a 7406i bk12: 96a 7708i bk13: 96a 7409i bk14: 96a 7619i bk15: 96a 7537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928075
Row_Buffer_Locality_read = 0.928075
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.218911
Bank_Level_Parallism_Col = 2.470497
Bank_Level_Parallism_Ready = 1.683532
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.020963 

BW Util details:
bwutil = 0.250809 
total_CMD = 8038 
util_bw = 2016 
Wasted_Col = 572 
Wasted_Row = 130 
Idle = 5320 

BW Util Bottlenecks: 
RCDc_limit = 573 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 430 
rwq = 0 
CCDLc_limit_alone = 430 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 5931 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 145 
n_pre = 129 
n_ref = 0 
n_req = 2016 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 274 
issued_total_col = 2016 
Row_Bus_Util =  0.034088 
CoL_Bus_Util = 0.250809 
Either_Row_CoL_Bus_Util = 0.262130 
Issued_on_Two_Bus_Simul_Util = 0.022767 
issued_two_Eff = 0.086853 
queue_avg = 3.387410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=3.38741
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=5925 n_act=154 n_pre=138 n_ref_event=0 n_req=2016 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2508
n_activity=3207 dram_eff=0.6286
bk0: 168a 7537i bk1: 168a 7859i bk2: 64a 7937i bk3: 64a 7961i bk4: 120a 7332i bk5: 112a 7687i bk6: 224a 7085i bk7: 224a 7401i bk8: 120a 7844i bk9: 112a 7670i bk10: 128a 7659i bk11: 128a 7389i bk12: 96a 7661i bk13: 96a 7724i bk14: 96a 7586i bk15: 96a 7333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923611
Row_Buffer_Locality_read = 0.923611
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.250726
Bank_Level_Parallism_Col = 2.401533
Bank_Level_Parallism_Ready = 1.613095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.984291 

BW Util details:
bwutil = 0.250809 
total_CMD = 8038 
util_bw = 2016 
Wasted_Col = 606 
Wasted_Row = 134 
Idle = 5282 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 435 
rwq = 0 
CCDLc_limit_alone = 435 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 5925 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 154 
n_pre = 138 
n_ref = 0 
n_req = 2016 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 292 
issued_total_col = 2016 
Row_Bus_Util =  0.036327 
CoL_Bus_Util = 0.250809 
Either_Row_CoL_Bus_Util = 0.262876 
Issued_on_Two_Bus_Simul_Util = 0.024260 
issued_two_Eff = 0.092286 
queue_avg = 3.434312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=3.43431
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038 n_nop=5952 n_act=137 n_pre=121 n_ref_event=0 n_req=2016 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2508
n_activity=3182 dram_eff=0.6336
bk0: 168a 7792i bk1: 168a 7767i bk2: 64a 7941i bk3: 64a 7928i bk4: 120a 7814i bk5: 112a 7771i bk6: 224a 7074i bk7: 224a 7432i bk8: 120a 7860i bk9: 112a 7871i bk10: 128a 7359i bk11: 128a 7539i bk12: 96a 7583i bk13: 96a 7483i bk14: 96a 7585i bk15: 96a 7298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932044
Row_Buffer_Locality_read = 0.932044
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.138388
Bank_Level_Parallism_Col = 2.402703
Bank_Level_Parallism_Ready = 1.689484
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.988031 

BW Util details:
bwutil = 0.250809 
total_CMD = 8038 
util_bw = 2016 
Wasted_Col = 588 
Wasted_Row = 113 
Idle = 5321 

BW Util Bottlenecks: 
RCDc_limit = 557 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 392 
rwq = 0 
CCDLc_limit_alone = 392 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8038 
n_nop = 5952 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 121 
n_ref = 0 
n_req = 2016 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 258 
issued_total_col = 2016 
Row_Bus_Util =  0.032098 
CoL_Bus_Util = 0.250809 
Either_Row_CoL_Bus_Util = 0.259517 
Issued_on_Two_Bus_Simul_Util = 0.023389 
issued_two_Eff = 0.090125 
queue_avg = 3.485444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=3.48544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5896, Miss = 2440, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 54
L2_cache_bank[1]: Access = 4288, Miss = 1648, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5896, Miss = 2440, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[3]: Access = 4288, Miss = 1648, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5896, Miss = 2440, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 142
L2_cache_bank[5]: Access = 4288, Miss = 1648, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5896, Miss = 2440, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 144
L2_cache_bank[7]: Access = 4288, Miss = 1648, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5896, Miss = 2440, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 80
L2_cache_bank[9]: Access = 4288, Miss = 1648, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5896, Miss = 2440, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 89
L2_cache_bank[11]: Access = 4288, Miss = 1648, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5896, Miss = 2440, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4288, Miss = 1648, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5896, Miss = 2440, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4288, Miss = 1648, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2984, Miss = 1256, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2176, Miss = 832, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2984, Miss = 1256, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2176, Miss = 832, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2984, Miss = 1256, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2176, Miss = 832, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2984, Miss = 1256, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2176, Miss = 832, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2984, Miss = 1256, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2176, Miss = 832, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2984, Miss = 1256, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2176, Miss = 832, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2984, Miss = 1256, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2176, Miss = 832, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2984, Miss = 1256, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2176, Miss = 832, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2896, Miss = 1168, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2240, Miss = 848, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2896, Miss = 1168, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 2240, Miss = 848, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2896, Miss = 1168, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 2240, Miss = 848, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2896, Miss = 1168, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 2240, Miss = 848, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2896, Miss = 1168, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 2240, Miss = 848, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2896, Miss = 1168, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 2240, Miss = 848, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2896, Miss = 1168, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 2240, Miss = 848, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2896, Miss = 1168, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 2240, Miss = 848, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163840
L2_total_cache_misses = 65536
L2_total_cache_miss_rate = 0.4000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 514
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][HIT] = 32768
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][RESERVATION_FAIL] = 514
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][SECTOR_MISS] = 49152
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][HIT] = 65536
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][TOTAL_ACCESS] = 98304
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][TOTAL_ACCESS] = 65536
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[Stream_0][GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 514
L2_cache_data_port_util = 0.180
L2_cache_fill_port_util = 0.120

icnt_total_pkts_mem_to_simt=163840
icnt_total_pkts_simt_to_mem=163840
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163840
Req_Network_cycles = 11348
Req_Network_injected_packets_per_cycle =      14.4378 
Req_Network_conflicts_per_cycle =      12.9865
Req_Network_conflicts_per_cycle_util =      14.3692
Req_Bank_Level_Parallism =      15.9750
Req_Network_in_buffer_full_per_cycle =       4.9305
Req_Network_in_buffer_avg_util =     143.6693
Req_Network_out_buffer_full_per_cycle =       0.0925
Req_Network_out_buffer_avg_util =      32.0731

Reply_Network_injected_packets_num = 163840
Reply_Network_cycles = 11348
Reply_Network_injected_packets_per_cycle =       14.4378
Reply_Network_conflicts_per_cycle =       18.0212
Reply_Network_conflicts_per_cycle_util =      19.7934
Reply_Bank_Level_Parallism =      15.8575
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      22.8577
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3609
----------------------------END-of-Interconnect-DETAILS-------------------------
GLOBAL_TIMER=11348, gpu_tot_sim_cycle=11348, gpu_sim_cycle=3954
gpgpu_sim::update_stats() last_streamID=0, last_uid=2, start_cycle=7394, end_cycle=11347, sim cycle for this kernel is 3954


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 314572 (inst/sec)
gpgpu_simulation_rate = 567 (cycle/sec)
gpgpu_silicon_slowdown = 2116402x
launching kernel name: _Z5saxpyifPfS_ uid: 3 cuda_stream_id: 93864869445264
gpgpu_sim::launch: kernelID = 3, streamID = 93864869445264
gpgpu_sim::launch start_cycle=11348, end_cycle=0
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
thread block = 1,0,0
thread block = 2,0,0
thread block = 3,0,0
thread block = 4,0,0
thread block = 5,0,0
thread block = 6,0,0
thread block = 7,0,0
thread block = 8,0,0
thread block = 9,0,0
thread block = 10,0,0
thread block = 11,0,0
thread block = 12,0,0
thread block = 13,0,0
thread block = 14,0,0
thread block = 15,0,0
thread block = 16,0,0
thread block = 17,0,0
thread block = 18,0,0
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
gpgpu_sim::set_kernel_done start_cycle=11348, end_cycle=18132
Destroy streams for kernel 3: size 0
kernel_name = _Z5saxpyifPfS_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 6785
gpu_sim_insn = 3407872
gpu_ipc =     502.2656
gpu_tot_sim_cycle = 18133
gpu_tot_sim_insn = 9699328
gpu_tot_ipc =     534.8992
gpu_tot_issued_cta = 768
gpu_occupancy = 75.5500% 
gpu_tot_occupancy = 75.1214% 
max_total_param_size = 0
gpu_stall_dramfull = 43984
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      14.4884
partiton_level_parallism_total  =      14.4567
partiton_level_parallism_util =      15.7640
partiton_level_parallism_util_total  =      15.8962
L2_BW  =     556.3557 GB/Sec
L2_BW_total  =     555.1387 GB/Sec
gpu_total_sim_rate=293919

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7424, Miss = 4608, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 13425
	L1D_cache_core[1]: Access = 7040, Miss = 4352, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 15911
	L1D_cache_core[2]: Access = 7808, Miss = 4864, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 10912
	L1D_cache_core[3]: Access = 6912, Miss = 4352, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 10822
	L1D_cache_core[4]: Access = 6784, Miss = 4352, Miss_rate = 0.642, Pending_hits = 0, Reservation_fails = 13348
	L1D_cache_core[5]: Access = 7424, Miss = 4608, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 11846
	L1D_cache_core[6]: Access = 7936, Miss = 4992, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 9456
	L1D_cache_core[7]: Access = 5760, Miss = 3584, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 12204
	L1D_cache_core[8]: Access = 7680, Miss = 4864, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 11377
	L1D_cache_core[9]: Access = 7680, Miss = 4864, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 12077
	L1D_cache_core[10]: Access = 7168, Miss = 4608, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 11335
	L1D_cache_core[11]: Access = 6016, Miss = 3840, Miss_rate = 0.638, Pending_hits = 0, Reservation_fails = 10014
	L1D_cache_core[12]: Access = 6656, Miss = 4096, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 10958
	L1D_cache_core[13]: Access = 5888, Miss = 3712, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 10038
	L1D_cache_core[14]: Access = 6016, Miss = 3840, Miss_rate = 0.638, Pending_hits = 0, Reservation_fails = 13259
	L1D_cache_core[15]: Access = 6272, Miss = 3840, Miss_rate = 0.612, Pending_hits = 0, Reservation_fails = 11325
	L1D_cache_core[16]: Access = 7040, Miss = 4352, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 11067
	L1D_cache_core[17]: Access = 6016, Miss = 3840, Miss_rate = 0.638, Pending_hits = 0, Reservation_fails = 11412
	L1D_cache_core[18]: Access = 6656, Miss = 4096, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 12722
	L1D_cache_core[19]: Access = 7424, Miss = 4608, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 11479
	L1D_cache_core[20]: Access = 6016, Miss = 3840, Miss_rate = 0.638, Pending_hits = 0, Reservation_fails = 10659
	L1D_cache_core[21]: Access = 7424, Miss = 4608, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 13808
	L1D_cache_core[22]: Access = 6656, Miss = 4096, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 13634
	L1D_cache_core[23]: Access = 5888, Miss = 3712, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 11959
	L1D_cache_core[24]: Access = 7168, Miss = 4608, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 15188
	L1D_cache_core[25]: Access = 6272, Miss = 3840, Miss_rate = 0.612, Pending_hits = 0, Reservation_fails = 14651
	L1D_cache_core[26]: Access = 5888, Miss = 3712, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 11199
	L1D_cache_core[27]: Access = 6400, Miss = 4096, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 12652
	L1D_cache_core[28]: Access = 5376, Miss = 3328, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 12695
	L1D_cache_core[29]: Access = 4736, Miss = 2944, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 13657
	L1D_cache_core[30]: Access = 6656, Miss = 4224, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 13528
	L1D_cache_core[31]: Access = 5760, Miss = 3584, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 10798
	L1D_cache_core[32]: Access = 5120, Miss = 3072, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 11686
	L1D_cache_core[33]: Access = 6400, Miss = 4096, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 12670
	L1D_cache_core[34]: Access = 6656, Miss = 4096, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 13046
	L1D_cache_core[35]: Access = 5504, Miss = 3328, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 13070
	L1D_cache_core[36]: Access = 6656, Miss = 4096, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 11959
	L1D_cache_core[37]: Access = 7424, Miss = 4608, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 13196
	L1D_cache_core[38]: Access = 6656, Miss = 4096, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 12268
	L1D_cache_core[39]: Access = 5888, Miss = 3584, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 10556
	L1D_total_cache_accesses = 262144
	L1D_total_cache_misses = 163840
	L1D_total_cache_miss_rate = 0.6250
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 487866
	L1D_cache_data_port_util = 0.079
	L1D_cache_fill_port_util = 0.131
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_R][MISS] = 16384
	Total_core_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_R][RESERVATION_FAIL] = 181456
	Total_core_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_R][SECTOR_MISS] = 49152
	Total_core_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_W][HIT] = 32768
	Total_core_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_W][RESERVATION_FAIL] = 23163
	Total_core_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_R][TOTAL_ACCESS] = 65536
	Total_core_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_R][MISS_QUEUE_FULL] = 181456
	Total_core_cache_fail_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_W][MISS_QUEUE_FULL] = 23163
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 86, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 
gpgpu_n_tot_thrd_icount = 11272192
gpgpu_n_tot_w_icount = 352256
gpgpu_n_stall_shd_mem = 179461
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 163840
gpgpu_n_mem_write_global = 98304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1310720
gpgpu_n_store_insn = 786432
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 179461
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:766943	W0_Idle:1028914	W0_Scoreboard:2887187	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:303104
single_issue_nums: WS0:88064	WS1:88064	WS2:88064	WS3:88064	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1310720 {8:163840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3932160 {40:98304,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6553600 {40:163840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 786432 {8:98304,}
maxmflatency = 3887 
max_icnt2mem_latency = 3061 
maxmrqlatency = 2713 
max_icnt2sh_latency = 804 
averagemflatency = 939 
avg_icnt2mem_latency = 581 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 79 
mrq_lat_table:21213 	19133 	9005 	10064 	11266 	14481 	13342 	4116 	1121 	1186 	464 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12382 	45564 	115931 	74580 	13687 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	13394 	11207 	18668 	33275 	60883 	83869 	36477 	4371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	58738 	26836 	24379 	25983 	31951 	36639 	34339 	21015 	2264 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	3 	18 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        96        96        96        96        84        71        76        69        79        82        96        96        96        96        49        51 
dram[1]:        96        96        96        96        86        49        79        70        70        77        96        96        96        96        44        37 
dram[2]:        96        96        96        96        83        51        80        78        77        79        96        96        96        96        78        74 
dram[3]:        96        92        96        96        75        50        80        78        77        76        96        96        96        96        69        49 
dram[4]:        96        96        96        96        79        36        80        82        78        78        96        96        96        96        59        73 
dram[5]:        96        96        96        96        84        52        79        88        74        78        96        96        96        96        60        96 
dram[6]:        96        96        96        96        81        48        76        72        72        76        96        96        96        96        53        48 
dram[7]:        96        96        96        96        90        46        75        76        75        85        96        96        96        96        52        96 
dram[8]:        32        32        64        64        64        64        32        38        64        64        64        64        45        43        64        64 
dram[9]:        32        32        64        64        64        64        30        40        64        64        64        64        61        32        64        64 
dram[10]:        32        32        64        64        64        64        28        46        64        64        64        64        59        32        64        64 
dram[11]:        32        32        64        64        64        64        32        36        64        64        64        64        52        35        64        64 
dram[12]:        32        32        64        64        64        64        32        42        64        64        64        64        32        33        64        64 
dram[13]:        32        32        64        64        64        64        32        30        64        64        64        64        32        32        64        64 
dram[14]:        32        32        64        64        64        64        32        30        64        64        64        64        32        32        64        64 
dram[15]:        32        32        64        64        64        64        30        32        64        64        64        64        49        34        64        64 
dram[16]:        64        64        32        32        18        32        48        64        64        41        43        35        64        64        32        32 
dram[17]:        64        64        32        32        26        32        47        61        64        64        40        33        64        64        32        32 
dram[18]:        64        64        32        32        21        32        46        64        64        64        49        32        64        64        40        32 
dram[19]:        64        64        32        32        24        32        50        60        64        48        45        32        64        64        32        32 
dram[20]:        64        64        32        32        28        30        42        64        64        64        32        32        64        64        32        32 
dram[21]:        64        64        32        32        31        30        40        64        64        32        32        32        64        64        32        32 
dram[22]:        64        64        32        32        31        30        42        60        64        37        44        32        64        64        32        32 
dram[23]:        64        64        32        32        32        32        42        64        64        64        32        44        64        64        32        32 
maximum service time to same row:
dram[0]:      2854      2545      2957      2891      2245      2280      1224      1394      1743      2566      1584      1925      3310      3124      1532      1959 
dram[1]:      2918      3048      2897      2517      1263      2579      1202      1197      2369      1868      1903      1375      3363      3119      1456      1565 
dram[2]:      3285      2639      2927      2833      1224      2857      1271      1035      2212      1963      2010      1680      3343      3182      1768      1534 
dram[3]:      3279      3070      2953      2855      1427      1690      1214       935      1798      2327      1556      1631      3298      3128      1651      2208 
dram[4]:      3270      2773      3096      2737      1214      2550      1043      1210      2098      1831      1560      1483      3319      3150      1686      1771 
dram[5]:      2915      3161      2997      2877      2308      1317      1494       934      1920      1937      1340      1619      3428      3216      2149      3291 
dram[6]:      2825      2338      3089      2897      1353      2747      1112      1481      1891      2031      1487      1562      3269      3202      2235      2005 
dram[7]:      2988      2907      3105      2867      2174      2877      1221      1510      2077      2324      1546      1536      3377      3118      2060      3315 
dram[8]:      2918      2881      2060      2147      4430      4369      2256      2553      3413      3689      3516      2726      3688      3398      3443      3403 
dram[9]:      3600      2616      2105      2190      4402      4349      3345      2833      3424      3674      3454      4143      3603      3460      3425      3317 
dram[10]:      3594      2786      2253      2052      4428      4392      3224      2467      3456      3430      3512      4098      3842      3386      3367      3401 
dram[11]:      1697      2864      2254      2057      4430      4427      2386      2394      3380      3884      3333      2561      3713      3237      3397      3302 
dram[12]:      3567      3118      2408      2306      4332      4365      3351      3248      3343      3432      3231      4019      3516      3351      3444      3368 
dram[13]:      2924      3088      2316      2311      4380      4381      2154      2400      3339      3861      3501      2376      3391      2982      3403      3312 
dram[14]:      2301      3187      2415      2347      4393      4425      2213      2356      3353      3636      3341      2448      3397      3382      3468      3292 
dram[15]:      3569      2669      2406      2334      4262      4310      3346      3110      3438      3567      3516      4080      3415      3000      3555      3317 
dram[16]:      3014      2962      3271      3032      2455      3292      2782      3736      3871      3555      3395      3343      3206      3093      3623      3391 
dram[17]:      2961      1458      3484      3067      3670      4298      2948      2231      3581      4026      2375      2979      3258      3123      3706      3154 
dram[18]:      1382      2695      3504      3119      3607      4267      3003      2280      3792      3919      2313      2949      3095      3162      3573      3224 
dram[19]:      2681      2931      3400      2952      3002      3272      2903      3676      3891      3380      3059      3025      3294      3154      3685      3234 
dram[20]:      3039      2289      3431      3059      3785      4210      2952      2144      3528      3933      2467      2571      2963      3183      3468      3153 
dram[21]:      2414      1464      3261      3134      3432      4342      3153      3683      3780      3398      2726      3340      3236      3173      3651      3454 
dram[22]:      1392      3203      3457      3131      2255      4212      3207      3711      3770      3354      2800      2760      3301      3076      3442      3322 
dram[23]:      3104      2260      3458      3257      4017      4316      2847      2092      3907      3868      2463      2493      3262      3106      3467      3103 
average row accesses per activate:
dram[0]: 30.909090 23.933332 74.000000 73.000000  9.781818  9.854546  9.796875  9.439394 12.566667 14.142858  8.475410 10.833333 20.421053 15.000000  9.780488 13.066667 
dram[1]: 26.153847 27.538462 74.000000 76.000000  8.951612  9.385965  9.424242 10.741380 12.121212 14.142858  8.830508  9.923077 16.166666 18.523809 13.551724 13.100000 
dram[2]: 22.600000 27.538462 74.000000 75.000000 10.075472 10.222222 10.213115 12.480000 18.428572 11.428572 10.591837 12.093023 17.636364 15.600000 16.166666 14.107142 
dram[3]: 17.842106 22.250000 74.000000 74.000000  8.338462  9.785714 11.703704 10.706897 12.156250 12.375000  8.644068 10.400000 22.823530 14.444445 13.413794 14.518518 
dram[4]: 22.666666 18.894737 73.000000 96.000000  8.375000 11.531915  8.666667 11.363636 13.379311 14.142858  8.046154 10.078431 17.636364 25.933332 11.909091 19.400000 
dram[5]: 22.666666 32.545456 74.000000 96.000000  9.413794  9.000000  9.205882 11.574074 11.558824 10.500000  8.830508  9.811320 18.476191 20.578947 12.933333 24.125000 
dram[6]: 17.894737 32.727272 96.000000 96.000000  8.793651  9.310345  9.477612 10.048388 10.179487 11.135135  9.105263  9.711538 18.476191 21.555555 12.645162 18.476191 
dram[7]: 22.533333 18.000000 73.000000 73.000000  8.950820 10.938775  8.289474 13.000000 10.256411 12.000000  8.847458 11.239130 16.869566 21.666666 13.857142 20.315790 
dram[8]: 26.666666 40.000000 53.333332 53.333332 12.444445 28.000000  9.739130 11.200000 44.799999 44.799999 13.714286 17.454546 20.000000 26.666666 22.400000 18.666666 
dram[9]: 40.000000 20.000000 53.333332 53.333332 14.933333 37.333332 11.200000 11.789474 32.000000 37.333332 12.000000 24.000000 20.000000 13.333333 22.400000 17.230770 
dram[10]: 40.000000 26.666666 53.333332 53.333332 13.176471 22.400000 10.181818 11.789474 32.000000 37.333332 12.800000 24.000000 20.000000 14.545455 22.400000 17.230770 
dram[11]: 20.000000 40.000000 53.333332 53.333332 11.789474 22.400000  9.739130 11.200000 44.799999 44.799999 12.000000 27.428572 26.666666 26.666666 22.400000 12.444445 
dram[12]: 40.000000 40.000000 53.333332 53.333332 14.000000 28.000000 12.444445 13.176471 44.799999 37.333332 12.800000 19.200001 11.428572 11.428572 24.888889 14.933333 
dram[13]: 16.000000 40.000000 53.333332 53.333332 14.000000 22.400000  9.739130 11.200000 44.799999 44.799999 12.800000 13.714286 11.428572 13.333333 32.000000 17.230770 
dram[14]: 20.000000 40.000000 53.333332 53.333332 12.444445 28.000000  9.739130 12.444445 44.799999 44.799999 19.200001 16.000000 16.000000 10.000000 20.363636 14.933333 
dram[15]: 40.000000 16.000000 53.333332 53.333332 14.933333 28.000000 11.200000 17.230770 44.799999 28.000000 12.800000 24.000000 20.000000 16.000000 20.363636 14.933333 
dram[16]: 33.333332 50.000000 42.666668 42.666668  8.000000 14.666667  8.827586 28.444445 36.799999 19.555555 24.000000 13.714286 17.230770 14.000000 11.428572 12.307693 
dram[17]: 20.000000 33.333332 42.666668 42.666668  8.363636 16.000000  9.481482 14.222222 36.799999 35.200001 12.000000 13.714286 14.933333 17.230770 10.666667 14.545455 
dram[18]: 33.333332 25.000000 42.666668 42.666668  9.200000 13.538462 10.240000 23.272728 36.799999 35.200001 16.000000 12.000000 17.230770 20.363636 13.333333 10.666667 
dram[19]: 25.000000 50.000000 42.666668 42.666668  8.363636 12.571428 10.240000 23.272728 36.799999 25.142857 19.200001 10.666667 20.363636 16.000000 11.428572 12.307693 
dram[20]: 50.000000 33.333332 42.666668 42.666668 11.500000 13.538462 11.130435 19.692308 36.799999 35.200001 16.000000 11.294118 24.888889 14.933333 10.666667  8.421053 
dram[21]: 25.000000 25.000000 42.666668 42.666668 18.400000 13.538462 11.130435 28.444445 36.799999 19.555555 19.200001 12.000000 32.000000 13.176471 12.307693 12.307693 
dram[22]: 20.000000 50.000000 42.666668 42.666668  9.200000 19.555555 10.240000 19.692308 36.799999 16.000000 24.000000 12.000000 24.888889 22.400000 12.307693  9.411765 
dram[23]: 50.000000 33.333332 42.666668 42.666668 36.799999 25.142857 10.240000 19.692308 36.799999 35.200001 13.714286 17.454546 20.363636 14.933333 12.307693  8.421053 
average row locality = 105497/7066 = 14.930229
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       392       388       384       384       476       464       504       508       460       456       420       432       384       384       392       400 
dram[1]:       392       400       384       384       472       480       508       500       460       472       416       436       384       384       392       392 
dram[2]:       392       396       384       384       484       464       504       504       468       464       416       432       384       384       392       388 
dram[3]:       392       392       384       384       480       468       504       512       464       464       416       428       384       384       388       388 
dram[4]:       388       384       384       384       480       476       500       504       460       460       412       436       384       384       388       392 
dram[5]:       392       384       384       384       476       484       496       504       484       468       420       436       384       384       384       388 
dram[6]:       384       384       384       384       476       480       504       508       480       472       404       436       384       384       388       392 
dram[7]:       388       388       384       384       472       484       496       504       476       476       416       436       384       384       384       388 
dram[8]:       192       192       192       192       176       168       224       224       224       224       184       176       160       160       224       224 
dram[9]:       192       192       192       192       176       168       224       224       224       224       184       176       160       160       224       224 
dram[10]:       192       192       192       192       176       168       224       224       224       224       184       176       160       160       224       224 
dram[11]:       192       192       192       192       176       168       224       224       224       224       184       176       160       160       224       224 
dram[12]:       192       192       192       192       176       168       224       224       224       224       184       176       160       160       224       224 
dram[13]:       192       192       192       192       176       168       224       224       224       224       184       176       160       160       224       224 
dram[14]:       192       192       192       192       176       168       224       224       224       224       184       176       160       160       224       224 
dram[15]:       192       192       192       192       176       168       224       224       224       224       184       176       160       160       224       224 
dram[16]:       192       192       192       192       208       216       160       160       160       160       224       216       224       224       160       160 
dram[17]:       192       192       192       192       208       216       160       160       160       160       224       216       224       224       160       160 
dram[18]:       192       192       192       192       208       216       160       160       160       160       224       216       224       224       160       160 
dram[19]:       192       192       192       192       208       216       160       160       160       160       224       216       224       224       160       160 
dram[20]:       192       192       192       192       208       216       160       160       160       160       224       216       224       224       160       160 
dram[21]:       192       192       192       192       208       216       160       160       160       160       224       216       224       224       160       160 
dram[22]:       192       192       192       192       208       216       160       160       160       160       224       216       224       224       160       160 
dram[23]:       192       192       192       192       208       216       160       160       160       160       224       216       224       224       160       160 
total dram reads = 104120
bank skew: 512/160 = 3.20
chip skew: 6856/3040 = 2.26
number of total write accesses:
dram[0]:        64        64        64        64         0         4        24        16         0         0        16        28       128       128       108       108 
dram[1]:        64        64        64        64         4         4        24        16         0         0        16        24       128       128       108       108 
dram[2]:        64        64        64        64        12         0        24        16         0         0        12        24       128       128       112       104 
dram[3]:        64        64        64        64        16         4        24        16         0         0        12        16       128       128       112       104 
dram[4]:        64        64        64        64         0         4        24        16         0         0        16        28       128       128       112       104 
dram[5]:        64        68        64        64         8         0        24        16         0         0        16        24       128       128       112       104 
dram[6]:        64        64        64        64         0         0        24        16         0         0        16        32       128       128       112       104 
dram[7]:        64        64        64        64         8         0        24        16         0         0         8        32       128       128       112       104 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 6532
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2514      2776      2531      2502      2100      2270      2131      2304      2065      2285      2279      2376      2295      2543      2365      2524
dram[1]:       2539      2790      2512      2461      2052      2169      2040      2261      1898      2062      2250      2296      2325      2574      2381      2588
dram[2]:       2567      2789      2536      2482      1995      2305      2089      2340      2011      2261      2253      2342      2312      2567      2370      2660
dram[3]:       2483      2696      2387      2380      1947      2154      2051      2241      1877      2153      2236      2418      2207      2485      2348      2593
dram[4]:       2595      2798      2603      2561      2113      2262      2165      2322      2105      2278      2311      2363      2346      2594      2335      2629
dram[5]:       2578      2739      2533      2493      2064      2136      2116      2277      1998      2270      2288      2427      2316      2539      2353      2624
dram[6]:       2564      2771      2503      2471      2089      2219      2051      2171      1835      2081      2234      2277      2276      2547      2321      2597
dram[7]:       2612      2838      2645      2568      2142      2326      2163      2377      2120      2332      2441      2505      2380      2586      2384      2650
dram[8]:       2619      2476      1972      1878      1737      1816      2177      2064      1604      1638      1998      2086      2278      2189      2368      2349
dram[9]:       2567      2478      1988      1850      1709      1695      2018      1883      1606      1640      1874      2008      2248      2186      2346      2299
dram[10]:       2583      2462      1964      1897      1751      1784      2097      1990      1600      1578      1909      2021      2221      2139      2357      2317
dram[11]:       2606      2550      1966      1892      1746      1747      2072      1966      1605      1570      1907      1967      2261      2199      2434      2342
dram[12]:       2583      2455      1931      1884      1751      1784      2105      1999      1607      1639      1866      2024      2243      2170      2393      2323
dram[13]:       2563      2463      1915      1908      1768      1779      2086      1961      1564      1597      1894      2053      2250      2182      2380      2223
dram[14]:       2541      2457      1909      1887      1697      1797      2150      2031      1569      1578      1916      1996      2309      2199      2443      2326
dram[15]:       2592      2484      1948      1890      1811      1805      2053      2022      1613      1630      1867      2078      2272      2200      2400      2328
dram[16]:       1923      1954      2150      2061      2060      1870      2010      2087      1755      1769      2121      2059      2461      2477      2259      1961
dram[17]:       1911      1982      2150      2078      2012      1831      2023      1953      1695      1786      2076      2050      2483      2475      2220      1925
dram[18]:       1986      1998      2168      2036      2035      1797      2074      1996      1718      1757      2143      2100      2550      2457      2233      1930
dram[19]:       1919      2010      2102      2053      2004      1799      2029      2015      1740      1766      2037      1961      2411      2379      2195      1914
dram[20]:       1922      1983      2159      2056      1987      1739      2110      1939      1695      1816      2079      1994      2563      2444      2282      1944
dram[21]:       1937      1993      2158      2049      2035      1776      1974      2023      1781      1852      2117      1947      2556      2467      2255      1979
dram[22]:       1919      1995      2121      2007      2062      1844      1995      1949      1694      1786      2131      1998      2584      2523      2301      2002
dram[23]:       1982      2034      2147      2051      2027      1776      2054      1950      1772      1757      2085      2007      2577      2470      2208      2010
maximum mf latency per bank:
dram[0]:       3463      3557      3675      3243      3694      3186      3390      3339      2908      2878      3015      2981      3070      3777      3263      3782
dram[1]:       3191      3589      3481      3249      3648      3496      3556      3301      3082      2882      3198      3233      3272      3677      3263      3743
dram[2]:       3105      3536      3464      3202      3701      3367      3586      3373      3146      2998      3283      2997      3029      3627      3301      3814
dram[3]:       3005      3543      3365      3112      3707      3444      3487      3455      2921      2843      3108      2992      3392      3739      3310      3696
dram[4]:       3229      3621      3421      3198      3384      3303      3479      3358      3521      2922      3415      3140      3887      3825      3454      3849
dram[5]:       3090      3582      3526      3293      3420      3341      3692      3219      3338      3000      3059      3023      3634      3774      3409      3658
dram[6]:       3134      3612      3593      3161      3709      3334      3436      3318      3397      2941      3151      3312      3598      3720      3336      3733
dram[7]:       3268      3588      3378      3198      3491      3353      3436      3350      3384      2969      2942      3205      3705      3344      3387      3487
dram[8]:       2230      2477      2033      1957      2250      1897      2120      2051      1741      1480      1894      1915      2015      1849      2236      2361
dram[9]:       2023      2506      1882      1959      1857      1964      1829      1767      1806      1995      1879      1870      1752      1805      2081      2182
dram[10]:       2160      2513      1968      2023      2121      1888      2035      2116      1829      1955      1993      1931      2185      1658      2183      2304
dram[11]:       1959      2474      2069      2064      2003      1802      1874      2095      1611      1607      1920      1912      1938      1707      1993      2139
dram[12]:       2111      2467      2087      2307      2229      2113      2151      2295      2148      1588      1876      1925      2389      1833      2050      2159
dram[13]:       2037      2111      2122      2028      2221      1871      2230      2271      1711      1774      1950      2022      2191      1897      2193      2044
dram[14]:       2072      2098      2163      2090      2204      1857      2318      2210      1872      1551      1920      1871      2357      1691      2127      2177
dram[15]:       2314      2108      2025      2219      2323      1977      2255      2315      1932      1760      1958      1927      2352      1750      2306      2316
dram[16]:       1990      1770      2015      2077      2259      2222      2063      1993      2071      1883      1820      1859      2285      2430      2175      2346
dram[17]:       2008      1985      2183      2201      2093      2199      1994      1932      1890      1726      1723      1889      2092      2337      2020      2193
dram[18]:       2104      1943      2213      2365      1913      2184      2113      1895      1935      1712      1818      2011      2166      2284      2152      2243
dram[19]:       1594      1908      2196      2112      2234      1927      2094      1841      1924      1696      1682      1765      2228      2301      1990      2010
dram[20]:       1808      2066      2054      2301      2137      1807      2043      1783      1846      1690      1730      1792      2064      2121      2232      2128
dram[21]:       1920      2006      2107      2037      2160      1953      2076      1911      1963      1810      1725      1828      1992      2163      2082      2193
dram[22]:       1776      2068      2140      2082      2086      2185      2087      1866      1972      1717      1891      1718      1984      1883      2235      2196
dram[23]:       2091      2313      2082      2217      2060      2150      2214      1876      1815      1614      1789      1821      2080      1854      2357      2218
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=5241 n_act=562 n_pre=546 n_ref_event=0 n_req=7032 n_rd=6828 n_rd_L2_A=0 n_write=0 n_wr_bk=680 bw_util=0.5846
n_activity=8372 dram_eff=0.8968
bk0: 336a 11783i bk1: 352a 11644i bk2: 296a 12259i bk3: 292a 12263i bk4: 512a 9922i bk5: 516a 9806i bk6: 604a 9015i bk7: 600a 7865i bk8: 368a 10473i bk9: 380a 10173i bk10: 504a 8680i bk11: 508a 8643i bk12: 384a 10883i bk13: 384a 10695i bk14: 400a 10122i bk15: 392a 10215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920406
Row_Buffer_Locality_read = 0.921060
Row_Buffer_Locality_write = 0.894118
Bank_Level_Parallism = 5.956252
Bank_Level_Parallism_Col = 4.731371
Bank_Level_Parallism_Ready = 2.984150
write_to_read_ratio_blp_rw_average = 0.106581
GrpLevelPara = 2.997871 

BW Util details:
bwutil = 0.584553 
total_CMD = 12844 
util_bw = 7508 
Wasted_Col = 487 
Wasted_Row = 74 
Idle = 4775 

BW Util Bottlenecks: 
RCDc_limit = 419 
RCDWRc_limit = 31 
WTRc_limit = 52 
RTWc_limit = 44 
CCDLc_limit = 447 
rwq = 0 
CCDLc_limit_alone = 437 
WTRc_limit_alone = 50 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 12844 
n_nop = 5241 
Read = 6828 
Write = 0 
L2_Alloc = 0 
L2_WB = 680 
n_act = 562 
n_pre = 546 
n_ref = 0 
n_req = 7032 
total_req = 7508 

Dual Bus Interface Util: 
issued_total_row = 1108 
issued_total_col = 7508 
Row_Bus_Util =  0.086266 
CoL_Bus_Util = 0.584553 
Either_Row_CoL_Bus_Util = 0.591950 
Issued_on_Two_Bus_Simul_Util = 0.078870 
issued_two_Eff = 0.133237 
queue_avg = 18.464029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=5194 n_act=559 n_pre=543 n_ref_event=0 n_req=7060 n_rd=6856 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.5877
n_activity=8265 dram_eff=0.9132
bk0: 336a 11871i bk1: 352a 11790i bk2: 296a 12315i bk3: 304a 12193i bk4: 528a 9623i bk5: 508a 9646i bk6: 600a 8754i bk7: 604a 8458i bk8: 384a 10079i bk9: 380a 10145i bk10: 508a 8570i bk11: 504a 8651i bk12: 384a 10771i bk13: 384a 10520i bk14: 392a 10207i bk15: 392a 10226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921326
Row_Buffer_Locality_read = 0.922112
Row_Buffer_Locality_write = 0.890173
Bank_Level_Parallism = 6.015559
Bank_Level_Parallism_Col = 4.771297
Bank_Level_Parallism_Ready = 3.070747
write_to_read_ratio_blp_rw_average = 0.086567
GrpLevelPara = 3.037347 

BW Util details:
bwutil = 0.587667 
total_CMD = 12844 
util_bw = 7548 
Wasted_Col = 465 
Wasted_Row = 85 
Idle = 4746 

BW Util Bottlenecks: 
RCDc_limit = 451 
RCDWRc_limit = 42 
WTRc_limit = 62 
RTWc_limit = 9 
CCDLc_limit = 365 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 57 
RTWc_limit_alone = 9 

Commands details: 
total_CMD = 12844 
n_nop = 5194 
Read = 6856 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 559 
n_pre = 543 
n_ref = 0 
n_req = 7060 
total_req = 7548 

Dual Bus Interface Util: 
issued_total_row = 1102 
issued_total_col = 7548 
Row_Bus_Util =  0.085799 
CoL_Bus_Util = 0.587667 
Either_Row_CoL_Bus_Util = 0.595609 
Issued_on_Two_Bus_Simul_Util = 0.077857 
issued_two_Eff = 0.130719 
queue_avg = 20.841793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.8418
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=5199 n_act=506 n_pre=490 n_ref_event=0 n_req=7044 n_rd=6840 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.5864
n_activity=8301 dram_eff=0.9074
bk0: 336a 11650i bk1: 352a 11784i bk2: 296a 12214i bk3: 300a 12188i bk4: 508a 9926i bk5: 524a 9667i bk6: 600a 8769i bk7: 604a 8580i bk8: 376a 10420i bk9: 388a 9859i bk10: 504a 8603i bk11: 504a 8614i bk12: 384a 10653i bk13: 384a 10364i bk14: 388a 10297i bk15: 392a 9997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928561
Row_Buffer_Locality_read = 0.929386
Row_Buffer_Locality_write = 0.895954
Bank_Level_Parallism = 6.054442
Bank_Level_Parallism_Col = 4.969522
Bank_Level_Parallism_Ready = 3.271641
write_to_read_ratio_blp_rw_average = 0.087346
GrpLevelPara = 3.119528 

BW Util details:
bwutil = 0.586422 
total_CMD = 12844 
util_bw = 7532 
Wasted_Col = 451 
Wasted_Row = 99 
Idle = 4762 

BW Util Bottlenecks: 
RCDc_limit = 473 
RCDWRc_limit = 47 
WTRc_limit = 125 
RTWc_limit = 0 
CCDLc_limit = 434 
rwq = 0 
CCDLc_limit_alone = 416 
WTRc_limit_alone = 107 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 5199 
Read = 6840 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 506 
n_pre = 490 
n_ref = 0 
n_req = 7044 
total_req = 7532 

Dual Bus Interface Util: 
issued_total_row = 996 
issued_total_col = 7532 
Row_Bus_Util =  0.077546 
CoL_Bus_Util = 0.586422 
Either_Row_CoL_Bus_Util = 0.595220 
Issued_on_Two_Bus_Simul_Util = 0.068748 
issued_two_Eff = 0.115500 
queue_avg = 22.285658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.2857
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=5210 n_act=555 n_pre=539 n_ref_event=0 n_req=7036 n_rd=6832 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.5855
n_activity=8292 dram_eff=0.9069
bk0: 336a 11622i bk1: 352a 11751i bk2: 296a 12150i bk3: 296a 12186i bk4: 516a 9668i bk5: 520a 9510i bk6: 608a 9159i bk7: 600a 8521i bk8: 376a 9949i bk9: 384a 9912i bk10: 500a 8394i bk11: 504a 8672i bk12: 384a 11220i bk13: 384a 10538i bk14: 388a 10354i bk15: 388a 10316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921616
Row_Buffer_Locality_read = 0.922278
Row_Buffer_Locality_write = 0.895349
Bank_Level_Parallism = 6.022062
Bank_Level_Parallism_Col = 4.806973
Bank_Level_Parallism_Ready = 3.101197
write_to_read_ratio_blp_rw_average = 0.086478
GrpLevelPara = 3.051047 

BW Util details:
bwutil = 0.585487 
total_CMD = 12844 
util_bw = 7520 
Wasted_Col = 461 
Wasted_Row = 87 
Idle = 4776 

BW Util Bottlenecks: 
RCDc_limit = 487 
RCDWRc_limit = 42 
WTRc_limit = 82 
RTWc_limit = 0 
CCDLc_limit = 469 
rwq = 0 
CCDLc_limit_alone = 459 
WTRc_limit_alone = 72 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 5210 
Read = 6832 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 555 
n_pre = 539 
n_ref = 0 
n_req = 7036 
total_req = 7520 

Dual Bus Interface Util: 
issued_total_row = 1094 
issued_total_col = 7520 
Row_Bus_Util =  0.085176 
CoL_Bus_Util = 0.585487 
Either_Row_CoL_Bus_Util = 0.594363 
Issued_on_Two_Bus_Simul_Util = 0.076300 
issued_two_Eff = 0.128373 
queue_avg = 21.297726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.2977
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=5247 n_act=548 n_pre=532 n_ref_event=0 n_req=7020 n_rd=6816 n_rd_L2_A=0 n_write=0 n_wr_bk=676 bw_util=0.5833
n_activity=8312 dram_eff=0.9013
bk0: 336a 11731i bk1: 352a 11558i bk2: 292a 12207i bk3: 288a 12193i bk4: 512a 9689i bk5: 516a 9903i bk6: 604a 8528i bk7: 608a 8299i bk8: 372a 10193i bk9: 380a 10299i bk10: 508a 8471i bk11: 500a 8349i bk12: 384a 10598i bk13: 384a 10522i bk14: 392a 10233i bk15: 388a 10376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922405
Row_Buffer_Locality_read = 0.923122
Row_Buffer_Locality_write = 0.893491
Bank_Level_Parallism = 6.140635
Bank_Level_Parallism_Col = 4.948802
Bank_Level_Parallism_Ready = 3.220502
write_to_read_ratio_blp_rw_average = 0.086190
GrpLevelPara = 3.110845 

BW Util details:
bwutil = 0.583307 
total_CMD = 12844 
util_bw = 7492 
Wasted_Col = 449 
Wasted_Row = 94 
Idle = 4809 

BW Util Bottlenecks: 
RCDc_limit = 469 
RCDWRc_limit = 75 
WTRc_limit = 80 
RTWc_limit = 72 
CCDLc_limit = 408 
rwq = 0 
CCDLc_limit_alone = 400 
WTRc_limit_alone = 73 
RTWc_limit_alone = 71 

Commands details: 
total_CMD = 12844 
n_nop = 5247 
Read = 6816 
Write = 0 
L2_Alloc = 0 
L2_WB = 676 
n_act = 548 
n_pre = 532 
n_ref = 0 
n_req = 7020 
total_req = 7492 

Dual Bus Interface Util: 
issued_total_row = 1080 
issued_total_col = 7492 
Row_Bus_Util =  0.084086 
CoL_Bus_Util = 0.583307 
Either_Row_CoL_Bus_Util = 0.591482 
Issued_on_Two_Bus_Simul_Util = 0.075911 
issued_two_Eff = 0.128340 
queue_avg = 20.647928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.6479
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=5194 n_act=550 n_pre=534 n_ref_event=0 n_req=7057 n_rd=6852 n_rd_L2_A=0 n_write=0 n_wr_bk=696 bw_util=0.5877
n_activity=8277 dram_eff=0.9119
bk0: 336a 11789i bk1: 352a 11897i bk2: 296a 12130i bk3: 288a 12284i bk4: 520a 9824i bk5: 512a 9511i bk6: 604a 8484i bk7: 604a 8502i bk8: 380a 9855i bk9: 404a 9753i bk10: 508a 8405i bk11: 508a 8413i bk12: 384a 10770i bk13: 384a 10584i bk14: 388a 10501i bk15: 384a 10721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922431
Row_Buffer_Locality_read = 0.923234
Row_Buffer_Locality_write = 0.890805
Bank_Level_Parallism = 6.104040
Bank_Level_Parallism_Col = 4.916248
Bank_Level_Parallism_Ready = 3.194091
write_to_read_ratio_blp_rw_average = 0.087778
GrpLevelPara = 3.128076 

BW Util details:
bwutil = 0.587667 
total_CMD = 12844 
util_bw = 7548 
Wasted_Col = 424 
Wasted_Row = 73 
Idle = 4799 

BW Util Bottlenecks: 
RCDc_limit = 400 
RCDWRc_limit = 64 
WTRc_limit = 71 
RTWc_limit = 54 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 404 
WTRc_limit_alone = 64 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 12844 
n_nop = 5194 
Read = 6852 
Write = 0 
L2_Alloc = 0 
L2_WB = 696 
n_act = 550 
n_pre = 534 
n_ref = 0 
n_req = 7057 
total_req = 7548 

Dual Bus Interface Util: 
issued_total_row = 1084 
issued_total_col = 7548 
Row_Bus_Util =  0.084397 
CoL_Bus_Util = 0.587667 
Either_Row_CoL_Bus_Util = 0.595609 
Issued_on_Two_Bus_Simul_Util = 0.076456 
issued_two_Eff = 0.128366 
queue_avg = 20.310417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.3104
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=5214 n_act=566 n_pre=550 n_ref_event=0 n_req=7048 n_rd=6844 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.5867
n_activity=8351 dram_eff=0.9024
bk0: 336a 11656i bk1: 352a 11857i bk2: 288a 12263i bk3: 288a 12300i bk4: 528a 9640i bk5: 512a 9509i bk6: 608a 8637i bk7: 600a 7715i bk8: 384a 9744i bk9: 400a 9702i bk10: 508a 8258i bk11: 492a 8618i bk12: 384a 10631i bk13: 384a 10631i bk14: 392a 10280i bk15: 388a 10435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919909
Row_Buffer_Locality_read = 0.920514
Row_Buffer_Locality_write = 0.895954
Bank_Level_Parallism = 6.256331
Bank_Level_Parallism_Col = 5.023334
Bank_Level_Parallism_Ready = 3.220939
write_to_read_ratio_blp_rw_average = 0.113630
GrpLevelPara = 3.105316 

BW Util details:
bwutil = 0.586733 
total_CMD = 12844 
util_bw = 7536 
Wasted_Col = 487 
Wasted_Row = 72 
Idle = 4749 

BW Util Bottlenecks: 
RCDc_limit = 397 
RCDWRc_limit = 64 
WTRc_limit = 45 
RTWc_limit = 141 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 448 
WTRc_limit_alone = 42 
RTWc_limit_alone = 121 

Commands details: 
total_CMD = 12844 
n_nop = 5214 
Read = 6844 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 566 
n_pre = 550 
n_ref = 0 
n_req = 7048 
total_req = 7536 

Dual Bus Interface Util: 
issued_total_row = 1116 
issued_total_col = 7536 
Row_Bus_Util =  0.086889 
CoL_Bus_Util = 0.586733 
Either_Row_CoL_Bus_Util = 0.594052 
Issued_on_Two_Bus_Simul_Util = 0.079570 
issued_two_Eff = 0.133945 
queue_avg = 19.379009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.379
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=5206 n_act=547 n_pre=531 n_ref_event=0 n_req=7048 n_rd=6844 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.5867
n_activity=8295 dram_eff=0.9085
bk0: 336a 11870i bk1: 352a 11622i bk2: 292a 12202i bk3: 292a 12196i bk4: 520a 9727i bk5: 508a 9949i bk6: 604a 8472i bk7: 604a 8190i bk8: 388a 9962i bk9: 396a 9990i bk10: 508a 8626i bk11: 504a 8895i bk12: 384a 10706i bk13: 384a 10577i bk14: 388a 10302i bk15: 384a 10801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922616
Row_Buffer_Locality_read = 0.923290
Row_Buffer_Locality_write = 0.895954
Bank_Level_Parallism = 6.012165
Bank_Level_Parallism_Col = 4.848006
Bank_Level_Parallism_Ready = 3.077097
write_to_read_ratio_blp_rw_average = 0.111579
GrpLevelPara = 3.078254 

BW Util details:
bwutil = 0.586733 
total_CMD = 12844 
util_bw = 7536 
Wasted_Col = 447 
Wasted_Row = 73 
Idle = 4788 

BW Util Bottlenecks: 
RCDc_limit = 428 
RCDWRc_limit = 34 
WTRc_limit = 66 
RTWc_limit = 62 
CCDLc_limit = 444 
rwq = 0 
CCDLc_limit_alone = 414 
WTRc_limit_alone = 59 
RTWc_limit_alone = 39 

Commands details: 
total_CMD = 12844 
n_nop = 5206 
Read = 6844 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 547 
n_pre = 531 
n_ref = 0 
n_req = 7048 
total_req = 7536 

Dual Bus Interface Util: 
issued_total_row = 1078 
issued_total_col = 7536 
Row_Bus_Util =  0.083930 
CoL_Bus_Util = 0.586733 
Either_Row_CoL_Bus_Util = 0.594675 
Issued_on_Two_Bus_Simul_Util = 0.075989 
issued_two_Eff = 0.127782 
queue_avg = 19.329725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.3297
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=9604 n_act=156 n_pre=140 n_ref_event=0 n_req=3136 n_rd=3136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2442
n_activity=6339 dram_eff=0.4947
bk0: 160a 12502i bk1: 160a 12651i bk2: 160a 12512i bk3: 160a 12601i bk4: 224a 12118i bk5: 224a 12429i bk6: 224a 11890i bk7: 224a 11990i bk8: 224a 12500i bk9: 224a 12553i bk10: 192a 12103i bk11: 192a 12275i bk12: 160a 12496i bk13: 160a 12495i bk14: 224a 12325i bk15: 224a 12244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950255
Row_Buffer_Locality_read = 0.950255
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.611058
Bank_Level_Parallism_Col = 2.188577
Bank_Level_Parallism_Ready = 1.612564
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.802161 

BW Util details:
bwutil = 0.244161 
total_CMD = 12844 
util_bw = 3136 
Wasted_Col = 776 
Wasted_Row = 284 
Idle = 8648 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 9604 
Read = 3136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 156 
n_pre = 140 
n_ref = 0 
n_req = 3136 
total_req = 3136 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 3136 
Row_Bus_Util =  0.023046 
CoL_Bus_Util = 0.244161 
Either_Row_CoL_Bus_Util = 0.252258 
Issued_on_Two_Bus_Simul_Util = 0.014949 
issued_two_Eff = 0.059259 
queue_avg = 2.500467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=2.50047
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=9606 n_act=158 n_pre=142 n_ref_event=0 n_req=3136 n_rd=3136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2442
n_activity=6277 dram_eff=0.4996
bk0: 160a 12583i bk1: 160a 12516i bk2: 160a 12561i bk3: 160a 12620i bk4: 224a 12202i bk5: 224a 12457i bk6: 224a 12046i bk7: 224a 11875i bk8: 224a 12441i bk9: 224a 12543i bk10: 192a 12054i bk11: 192a 12190i bk12: 160a 12450i bk13: 160a 12360i bk14: 224a 12371i bk15: 224a 12252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949617
Row_Buffer_Locality_read = 0.949617
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.626122
Bank_Level_Parallism_Col = 2.192561
Bank_Level_Parallism_Ready = 1.616709
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.806680 

BW Util details:
bwutil = 0.244161 
total_CMD = 12844 
util_bw = 3136 
Wasted_Col = 836 
Wasted_Row = 262 
Idle = 8610 

BW Util Bottlenecks: 
RCDc_limit = 626 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 584 
rwq = 0 
CCDLc_limit_alone = 584 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 9606 
Read = 3136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 158 
n_pre = 142 
n_ref = 0 
n_req = 3136 
total_req = 3136 

Dual Bus Interface Util: 
issued_total_row = 300 
issued_total_col = 3136 
Row_Bus_Util =  0.023357 
CoL_Bus_Util = 0.244161 
Either_Row_CoL_Bus_Util = 0.252102 
Issued_on_Two_Bus_Simul_Util = 0.015416 
issued_two_Eff = 0.061149 
queue_avg = 2.439349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.43935
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=9591 n_act=162 n_pre=146 n_ref_event=0 n_req=3136 n_rd=3136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2442
n_activity=6327 dram_eff=0.4957
bk0: 160a 12601i bk1: 160a 12597i bk2: 160a 12632i bk3: 160a 12638i bk4: 224a 12148i bk5: 224a 12353i bk6: 224a 11925i bk7: 224a 11984i bk8: 224a 12421i bk9: 224a 12589i bk10: 192a 12124i bk11: 192a 12429i bk12: 160a 12473i bk13: 160a 12392i bk14: 224a 12350i bk15: 224a 12171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948342
Row_Buffer_Locality_read = 0.948342
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.566580
Bank_Level_Parallism_Col = 2.079082
Bank_Level_Parallism_Ready = 1.518176
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.759694 

BW Util details:
bwutil = 0.244161 
total_CMD = 12844 
util_bw = 3136 
Wasted_Col = 803 
Wasted_Row = 274 
Idle = 8631 

BW Util Bottlenecks: 
RCDc_limit = 655 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 515 
rwq = 0 
CCDLc_limit_alone = 515 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 9591 
Read = 3136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 162 
n_pre = 146 
n_ref = 0 
n_req = 3136 
total_req = 3136 

Dual Bus Interface Util: 
issued_total_row = 308 
issued_total_col = 3136 
Row_Bus_Util =  0.023980 
CoL_Bus_Util = 0.244161 
Either_Row_CoL_Bus_Util = 0.253270 
Issued_on_Two_Bus_Simul_Util = 0.014871 
issued_two_Eff = 0.058715 
queue_avg = 2.292822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.29282
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=9588 n_act=163 n_pre=147 n_ref_event=0 n_req=3136 n_rd=3136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2442
n_activity=6360 dram_eff=0.4931
bk0: 160a 12450i bk1: 160a 12623i bk2: 160a 12565i bk3: 160a 12660i bk4: 224a 12067i bk5: 224a 12312i bk6: 224a 11872i bk7: 224a 11922i bk8: 224a 12491i bk9: 224a 12548i bk10: 192a 12082i bk11: 192a 12367i bk12: 160a 12483i bk13: 160a 12485i bk14: 224a 12279i bk15: 224a 11975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948023
Row_Buffer_Locality_read = 0.948023
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.690538
Bank_Level_Parallism_Col = 2.264190
Bank_Level_Parallism_Ready = 1.652742
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820433 

BW Util details:
bwutil = 0.244161 
total_CMD = 12844 
util_bw = 3136 
Wasted_Col = 765 
Wasted_Row = 358 
Idle = 8585 

BW Util Bottlenecks: 
RCDc_limit = 663 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 9588 
Read = 3136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 163 
n_pre = 147 
n_ref = 0 
n_req = 3136 
total_req = 3136 

Dual Bus Interface Util: 
issued_total_row = 310 
issued_total_col = 3136 
Row_Bus_Util =  0.024136 
CoL_Bus_Util = 0.244161 
Either_Row_CoL_Bus_Util = 0.253504 
Issued_on_Two_Bus_Simul_Util = 0.014793 
issued_two_Eff = 0.058354 
queue_avg = 2.593507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=2.59351
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=9598 n_act=161 n_pre=145 n_ref_event=0 n_req=3136 n_rd=3136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2442
n_activity=6188 dram_eff=0.5068
bk0: 160a 12504i bk1: 160a 12609i bk2: 160a 12569i bk3: 160a 12633i bk4: 224a 12226i bk5: 224a 12382i bk6: 224a 12142i bk7: 224a 12062i bk8: 224a 12463i bk9: 224a 12474i bk10: 192a 12010i bk11: 192a 12267i bk12: 160a 12328i bk13: 160a 12277i bk14: 224a 12301i bk15: 224a 12022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948661
Row_Buffer_Locality_read = 0.948661
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.722941
Bank_Level_Parallism_Col = 2.230028
Bank_Level_Parallism_Ready = 1.614158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.803956 

BW Util details:
bwutil = 0.244161 
total_CMD = 12844 
util_bw = 3136 
Wasted_Col = 833 
Wasted_Row = 207 
Idle = 8668 

BW Util Bottlenecks: 
RCDc_limit = 630 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 587 
rwq = 0 
CCDLc_limit_alone = 587 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 9598 
Read = 3136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 161 
n_pre = 145 
n_ref = 0 
n_req = 3136 
total_req = 3136 

Dual Bus Interface Util: 
issued_total_row = 306 
issued_total_col = 3136 
Row_Bus_Util =  0.023824 
CoL_Bus_Util = 0.244161 
Either_Row_CoL_Bus_Util = 0.252725 
Issued_on_Two_Bus_Simul_Util = 0.015260 
issued_two_Eff = 0.060382 
queue_avg = 2.483339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.48334
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=9595 n_act=174 n_pre=158 n_ref_event=0 n_req=3136 n_rd=3136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2442
n_activity=6075 dram_eff=0.5162
bk0: 160a 12419i bk1: 160a 12615i bk2: 160a 12610i bk3: 160a 12638i bk4: 224a 12164i bk5: 224a 12336i bk6: 224a 11913i bk7: 224a 11889i bk8: 224a 12509i bk9: 224a 12533i bk10: 192a 12158i bk11: 192a 12120i bk12: 160a 12269i bk13: 160a 12331i bk14: 224a 12373i bk15: 224a 12174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944515
Row_Buffer_Locality_read = 0.944515
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.779803
Bank_Level_Parallism_Col = 2.208450
Bank_Level_Parallism_Ready = 1.586735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.832273 

BW Util details:
bwutil = 0.244161 
total_CMD = 12844 
util_bw = 3136 
Wasted_Col = 813 
Wasted_Row = 220 
Idle = 8675 

BW Util Bottlenecks: 
RCDc_limit = 663 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 557 
rwq = 0 
CCDLc_limit_alone = 557 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 9595 
Read = 3136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 174 
n_pre = 158 
n_ref = 0 
n_req = 3136 
total_req = 3136 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 3136 
Row_Bus_Util =  0.025849 
CoL_Bus_Util = 0.244161 
Either_Row_CoL_Bus_Util = 0.252959 
Issued_on_Two_Bus_Simul_Util = 0.017051 
issued_two_Eff = 0.067405 
queue_avg = 2.475319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.47532
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=9594 n_act=169 n_pre=153 n_ref_event=0 n_req=3136 n_rd=3136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2442
n_activity=6353 dram_eff=0.4936
bk0: 160a 12485i bk1: 160a 12650i bk2: 160a 12643i bk3: 160a 12662i bk4: 224a 12100i bk5: 224a 12392i bk6: 224a 11933i bk7: 224a 11982i bk8: 224a 12449i bk9: 224a 12529i bk10: 192a 12238i bk11: 192a 12124i bk12: 160a 12422i bk13: 160a 12178i bk14: 224a 12294i bk15: 224a 12157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946110
Row_Buffer_Locality_read = 0.946110
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.665264
Bank_Level_Parallism_Col = 2.195774
Bank_Level_Parallism_Ready = 1.596620
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.851324 

BW Util details:
bwutil = 0.244161 
total_CMD = 12844 
util_bw = 3136 
Wasted_Col = 819 
Wasted_Row = 323 
Idle = 8566 

BW Util Bottlenecks: 
RCDc_limit = 660 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 9594 
Read = 3136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 169 
n_pre = 153 
n_ref = 0 
n_req = 3136 
total_req = 3136 

Dual Bus Interface Util: 
issued_total_row = 322 
issued_total_col = 3136 
Row_Bus_Util =  0.025070 
CoL_Bus_Util = 0.244161 
Either_Row_CoL_Bus_Util = 0.253036 
Issued_on_Two_Bus_Simul_Util = 0.016194 
issued_two_Eff = 0.064000 
queue_avg = 2.386250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.38625
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=9598 n_act=156 n_pre=140 n_ref_event=0 n_req=3136 n_rd=3136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2442
n_activity=6238 dram_eff=0.5027
bk0: 160a 12551i bk1: 160a 12394i bk2: 160a 12634i bk3: 160a 12611i bk4: 224a 12136i bk5: 224a 12414i bk6: 224a 12078i bk7: 224a 12100i bk8: 224a 12518i bk9: 224a 12433i bk10: 192a 12129i bk11: 192a 12271i bk12: 160a 12515i bk13: 160a 12426i bk14: 224a 12339i bk15: 224a 12112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950255
Row_Buffer_Locality_read = 0.950255
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.610319
Bank_Level_Parallism_Col = 2.152036
Bank_Level_Parallism_Ready = 1.591199
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.773084 

BW Util details:
bwutil = 0.244161 
total_CMD = 12844 
util_bw = 3136 
Wasted_Col = 840 
Wasted_Row = 230 
Idle = 8638 

BW Util Bottlenecks: 
RCDc_limit = 623 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 554 
rwq = 0 
CCDLc_limit_alone = 554 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 9598 
Read = 3136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 156 
n_pre = 140 
n_ref = 0 
n_req = 3136 
total_req = 3136 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 3136 
Row_Bus_Util =  0.023046 
CoL_Bus_Util = 0.244161 
Either_Row_CoL_Bus_Util = 0.252725 
Issued_on_Two_Bus_Simul_Util = 0.014481 
issued_two_Eff = 0.057301 
queue_avg = 2.502414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.50241
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=9681 n_act=181 n_pre=165 n_ref_event=0 n_req=3040 n_rd=3040 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2367
n_activity=5893 dram_eff=0.5159
bk0: 200a 12467i bk1: 200a 12632i bk2: 128a 12599i bk3: 128a 12671i bk4: 184a 12009i bk5: 176a 12353i bk6: 256a 11695i bk7: 256a 12314i bk8: 184a 12534i bk9: 176a 12450i bk10: 192a 12380i bk11: 192a 12248i bk12: 224a 12251i bk13: 224a 12125i bk14: 160a 12272i bk15: 160a 12209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940461
Row_Buffer_Locality_read = 0.940461
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.738584
Bank_Level_Parallism_Col = 2.144135
Bank_Level_Parallism_Ready = 1.559868
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.793253 

BW Util details:
bwutil = 0.236686 
total_CMD = 12844 
util_bw = 3040 
Wasted_Col = 897 
Wasted_Row = 202 
Idle = 8705 

BW Util Bottlenecks: 
RCDc_limit = 788 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 608 
rwq = 0 
CCDLc_limit_alone = 608 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 9681 
Read = 3040 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 181 
n_pre = 165 
n_ref = 0 
n_req = 3040 
total_req = 3040 

Dual Bus Interface Util: 
issued_total_row = 346 
issued_total_col = 3040 
Row_Bus_Util =  0.026939 
CoL_Bus_Util = 0.236686 
Either_Row_CoL_Bus_Util = 0.246263 
Issued_on_Two_Bus_Simul_Util = 0.017362 
issued_two_Eff = 0.070503 
queue_avg = 1.960293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=1.96029
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=9653 n_act=194 n_pre=178 n_ref_event=0 n_req=3040 n_rd=3040 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2367
n_activity=6113 dram_eff=0.4973
bk0: 200a 12395i bk1: 200a 12569i bk2: 128a 12636i bk3: 128a 12700i bk4: 184a 11987i bk5: 176a 12388i bk6: 256a 11711i bk7: 256a 11953i bk8: 184a 12571i bk9: 176a 12558i bk10: 192a 12196i bk11: 192a 12255i bk12: 224a 12115i bk13: 224a 12174i bk14: 160a 12217i bk15: 160a 12330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936184
Row_Buffer_Locality_read = 0.936184
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.731464
Bank_Level_Parallism_Col = 2.147658
Bank_Level_Parallism_Ready = 1.527961
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781059 

BW Util details:
bwutil = 0.236686 
total_CMD = 12844 
util_bw = 3040 
Wasted_Col = 923 
Wasted_Row = 353 
Idle = 8528 

BW Util Bottlenecks: 
RCDc_limit = 869 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 598 
rwq = 0 
CCDLc_limit_alone = 598 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 9653 
Read = 3040 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 194 
n_pre = 178 
n_ref = 0 
n_req = 3040 
total_req = 3040 

Dual Bus Interface Util: 
issued_total_row = 372 
issued_total_col = 3040 
Row_Bus_Util =  0.028963 
CoL_Bus_Util = 0.236686 
Either_Row_CoL_Bus_Util = 0.248443 
Issued_on_Two_Bus_Simul_Util = 0.017206 
issued_two_Eff = 0.069257 
queue_avg = 2.390377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.39038
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=9678 n_act=178 n_pre=162 n_ref_event=0 n_req=3040 n_rd=3040 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2367
n_activity=5938 dram_eff=0.512
bk0: 200a 12500i bk1: 200a 12483i bk2: 128a 12672i bk3: 128a 12686i bk4: 184a 12064i bk5: 176a 12345i bk6: 256a 11820i bk7: 256a 12308i bk8: 184a 12615i bk9: 176a 12568i bk10: 192a 12257i bk11: 192a 12215i bk12: 224a 12238i bk13: 224a 12278i bk14: 160a 12260i bk15: 160a 12147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941447
Row_Buffer_Locality_read = 0.941447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.564885
Bank_Level_Parallism_Col = 2.028788
Bank_Level_Parallism_Ready = 1.490461
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.711364 

BW Util details:
bwutil = 0.236686 
total_CMD = 12844 
util_bw = 3040 
Wasted_Col = 952 
Wasted_Row = 331 
Idle = 8521 

BW Util Bottlenecks: 
RCDc_limit = 789 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 612 
rwq = 0 
CCDLc_limit_alone = 612 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 9678 
Read = 3040 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 178 
n_pre = 162 
n_ref = 0 
n_req = 3040 
total_req = 3040 

Dual Bus Interface Util: 
issued_total_row = 340 
issued_total_col = 3040 
Row_Bus_Util =  0.026472 
CoL_Bus_Util = 0.236686 
Either_Row_CoL_Bus_Util = 0.246496 
Issued_on_Two_Bus_Simul_Util = 0.016661 
issued_two_Eff = 0.067593 
queue_avg = 2.314388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=2.31439
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=9649 n_act=182 n_pre=166 n_ref_event=0 n_req=3040 n_rd=3040 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2367
n_activity=5943 dram_eff=0.5115
bk0: 200a 12429i bk1: 200a 12623i bk2: 128a 12677i bk3: 128a 12665i bk4: 184a 11947i bk5: 176a 12312i bk6: 256a 11803i bk7: 256a 12189i bk8: 184a 12568i bk9: 176a 12535i bk10: 192a 12338i bk11: 192a 12033i bk12: 224a 12318i bk13: 224a 12214i bk14: 160a 12272i bk15: 160a 12217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940132
Row_Buffer_Locality_read = 0.940132
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.657036
Bank_Level_Parallism_Col = 2.105144
Bank_Level_Parallism_Ready = 1.534868
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745587 

BW Util details:
bwutil = 0.236686 
total_CMD = 12844 
util_bw = 3040 
Wasted_Col = 955 
Wasted_Row = 297 
Idle = 8552 

BW Util Bottlenecks: 
RCDc_limit = 837 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 665 
rwq = 0 
CCDLc_limit_alone = 665 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 9649 
Read = 3040 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 182 
n_pre = 166 
n_ref = 0 
n_req = 3040 
total_req = 3040 

Dual Bus Interface Util: 
issued_total_row = 348 
issued_total_col = 3040 
Row_Bus_Util =  0.027094 
CoL_Bus_Util = 0.236686 
Either_Row_CoL_Bus_Util = 0.248754 
Issued_on_Two_Bus_Simul_Util = 0.015026 
issued_two_Eff = 0.060407 
queue_avg = 2.091949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.09195
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=9652 n_act=178 n_pre=162 n_ref_event=0 n_req=3040 n_rd=3040 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2367
n_activity=6064 dram_eff=0.5013
bk0: 200a 12540i bk1: 200a 12593i bk2: 128a 12662i bk3: 128a 12694i bk4: 184a 12197i bk5: 176a 12316i bk6: 256a 11846i bk7: 256a 12131i bk8: 184a 12553i bk9: 176a 12602i bk10: 192a 12214i bk11: 192a 12047i bk12: 224a 12286i bk13: 224a 12207i bk14: 160a 12214i bk15: 160a 12049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941447
Row_Buffer_Locality_read = 0.941447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.658810
Bank_Level_Parallism_Col = 2.123550
Bank_Level_Parallism_Ready = 1.568750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.753404 

BW Util details:
bwutil = 0.236686 
total_CMD = 12844 
util_bw = 3040 
Wasted_Col = 961 
Wasted_Row = 284 
Idle = 8559 

BW Util Bottlenecks: 
RCDc_limit = 884 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 594 
rwq = 0 
CCDLc_limit_alone = 594 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 9652 
Read = 3040 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 178 
n_pre = 162 
n_ref = 0 
n_req = 3040 
total_req = 3040 

Dual Bus Interface Util: 
issued_total_row = 340 
issued_total_col = 3040 
Row_Bus_Util =  0.026472 
CoL_Bus_Util = 0.236686 
Either_Row_CoL_Bus_Util = 0.248521 
Issued_on_Two_Bus_Simul_Util = 0.014637 
issued_two_Eff = 0.058897 
queue_avg = 2.179617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=2.17962
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=9682 n_act=167 n_pre=151 n_ref_event=0 n_req=3040 n_rd=3040 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2367
n_activity=5975 dram_eff=0.5088
bk0: 200a 12335i bk1: 200a 12467i bk2: 128a 12707i bk3: 128a 12702i bk4: 184a 12371i bk5: 176a 12319i bk6: 256a 11887i bk7: 256a 12323i bk8: 184a 12589i bk9: 176a 12485i bk10: 192a 12374i bk11: 192a 12166i bk12: 224a 12413i bk13: 224a 12104i bk14: 160a 12358i bk15: 160a 12275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945066
Row_Buffer_Locality_read = 0.945066
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.568986
Bank_Level_Parallism_Col = 2.047924
Bank_Level_Parallism_Ready = 1.496711
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.737571 

BW Util details:
bwutil = 0.236686 
total_CMD = 12844 
util_bw = 3040 
Wasted_Col = 883 
Wasted_Row = 230 
Idle = 8691 

BW Util Bottlenecks: 
RCDc_limit = 745 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 613 
rwq = 0 
CCDLc_limit_alone = 613 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 9682 
Read = 3040 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 167 
n_pre = 151 
n_ref = 0 
n_req = 3040 
total_req = 3040 

Dual Bus Interface Util: 
issued_total_row = 318 
issued_total_col = 3040 
Row_Bus_Util =  0.024759 
CoL_Bus_Util = 0.236686 
Either_Row_CoL_Bus_Util = 0.246185 
Issued_on_Two_Bus_Simul_Util = 0.015260 
issued_two_Eff = 0.061986 
queue_avg = 2.153457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=2.15346
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=9674 n_act=176 n_pre=160 n_ref_event=0 n_req=3040 n_rd=3040 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2367
n_activity=5828 dram_eff=0.5216
bk0: 200a 12309i bk1: 200a 12631i bk2: 128a 12705i bk3: 128a 12706i bk4: 184a 12086i bk5: 176a 12439i bk6: 256a 11857i bk7: 256a 12172i bk8: 184a 12582i bk9: 176a 12407i bk10: 192a 12416i bk11: 192a 12159i bk12: 224a 12359i bk13: 224a 12423i bk14: 160a 12324i bk15: 160a 12065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942105
Row_Buffer_Locality_read = 0.942105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.616751
Bank_Level_Parallism_Col = 2.027422
Bank_Level_Parallism_Ready = 1.451974
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.730138 

BW Util details:
bwutil = 0.236686 
total_CMD = 12844 
util_bw = 3040 
Wasted_Col = 884 
Wasted_Row = 243 
Idle = 8677 

BW Util Bottlenecks: 
RCDc_limit = 755 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 614 
rwq = 0 
CCDLc_limit_alone = 614 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 9674 
Read = 3040 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 176 
n_pre = 160 
n_ref = 0 
n_req = 3040 
total_req = 3040 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 3040 
Row_Bus_Util =  0.026160 
CoL_Bus_Util = 0.236686 
Either_Row_CoL_Bus_Util = 0.246808 
Issued_on_Two_Bus_Simul_Util = 0.016039 
issued_two_Eff = 0.064984 
queue_avg = 2.185067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=2.18507
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12844 n_nop=9704 n_act=159 n_pre=143 n_ref_event=0 n_req=3040 n_rd=3040 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2367
n_activity=6009 dram_eff=0.5059
bk0: 200a 12564i bk1: 200a 12539i bk2: 128a 12692i bk3: 128a 12679i bk4: 184a 12566i bk5: 176a 12509i bk6: 256a 11849i bk7: 256a 12209i bk8: 184a 12597i bk9: 176a 12606i bk10: 192a 12119i bk11: 192a 12299i bk12: 224a 12282i bk13: 224a 12187i bk14: 160a 12315i bk15: 160a 12022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947697
Row_Buffer_Locality_read = 0.947697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.538034
Bank_Level_Parallism_Col = 2.025064
Bank_Level_Parallism_Ready = 1.510526
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.728133 

BW Util details:
bwutil = 0.236686 
total_CMD = 12844 
util_bw = 3040 
Wasted_Col = 890 
Wasted_Row = 211 
Idle = 8703 

BW Util Bottlenecks: 
RCDc_limit = 722 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 590 
rwq = 0 
CCDLc_limit_alone = 590 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12844 
n_nop = 9704 
Read = 3040 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 159 
n_pre = 143 
n_ref = 0 
n_req = 3040 
total_req = 3040 

Dual Bus Interface Util: 
issued_total_row = 302 
issued_total_col = 3040 
Row_Bus_Util =  0.023513 
CoL_Bus_Util = 0.236686 
Either_Row_CoL_Bus_Util = 0.244472 
Issued_on_Two_Bus_Simul_Util = 0.015727 
issued_two_Eff = 0.064331 
queue_avg = 2.229134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.22913

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9488, Miss = 4272, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 54
L2_cache_bank[1]: Access = 6800, Miss = 2556, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 9488, Miss = 4296, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[3]: Access = 6800, Miss = 2560, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 9488, Miss = 4288, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 142
L2_cache_bank[5]: Access = 6800, Miss = 2552, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9488, Miss = 4288, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 144
L2_cache_bank[7]: Access = 6800, Miss = 2544, Miss_rate = 0.374, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9488, Miss = 4280, Miss_rate = 0.451, Pending_hits = 0, Reservation_fails = 322
L2_cache_bank[9]: Access = 6800, Miss = 2536, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 9488, Miss = 4320, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 89
L2_cache_bank[11]: Access = 6800, Miss = 2532, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9488, Miss = 4312, Miss_rate = 0.454, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6800, Miss = 2532, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 9488, Miss = 4312, Miss_rate = 0.454, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6800, Miss = 2532, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4816, Miss = 1832, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3504, Miss = 1304, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4816, Miss = 1832, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3504, Miss = 1304, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4816, Miss = 1832, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3504, Miss = 1304, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4816, Miss = 1832, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3504, Miss = 1304, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4816, Miss = 1832, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3504, Miss = 1304, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4816, Miss = 1832, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3504, Miss = 1304, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4816, Miss = 1832, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3504, Miss = 1304, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4816, Miss = 1832, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3504, Miss = 1304, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4640, Miss = 1744, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3520, Miss = 1296, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4640, Miss = 1744, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3520, Miss = 1296, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4640, Miss = 1744, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3520, Miss = 1296, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4640, Miss = 1744, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3520, Miss = 1296, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4640, Miss = 1744, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3520, Miss = 1296, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4640, Miss = 1744, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3520, Miss = 1296, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4640, Miss = 1744, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3520, Miss = 1296, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4640, Miss = 1744, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3520, Miss = 1296, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 262144
L2_total_cache_misses = 104120
L2_total_cache_miss_rate = 0.3972
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 756
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_R][HIT] = 26952
	L2_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_R][MISS] = 9646
	L2_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_R][RESERVATION_FAIL] = 242
	L2_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_R][SECTOR_MISS] = 28938
	L2_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_W][HIT] = 32768
	L2_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_R][TOTAL_ACCESS] = 65536
	L2_cache_stats_breakdown[Stream_93864869445264][GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[Stream_93864869445264][GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 242
L2_cache_data_port_util = 0.182
L2_cache_fill_port_util = 0.120

icnt_total_pkts_mem_to_simt=262144
icnt_total_pkts_simt_to_mem=262144
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 262144
Req_Network_cycles = 18133
Req_Network_injected_packets_per_cycle =      14.4567 
Req_Network_conflicts_per_cycle =      13.1456
Req_Network_conflicts_per_cycle_util =      14.4844
Req_Bank_Level_Parallism =      15.9290
Req_Network_in_buffer_full_per_cycle =       5.8805
Req_Network_in_buffer_avg_util =     154.3816
Req_Network_out_buffer_full_per_cycle =       0.0603
Req_Network_out_buffer_avg_util =      26.1895

Reply_Network_injected_packets_num = 262144
Reply_Network_cycles = 18133
Reply_Network_injected_packets_per_cycle =       14.4567
Reply_Network_conflicts_per_cycle =       17.2864
Reply_Network_conflicts_per_cycle_util =      18.7877
Reply_Bank_Level_Parallism =      15.7123
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      23.2620
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3614
----------------------------END-of-Interconnect-DETAILS-------------------------
GLOBAL_TIMER=18133, gpu_tot_sim_cycle=18133, gpu_sim_cycle=6785
gpgpu_sim::update_stats() last_streamID=93864869445264, last_uid=3, start_cycle=11348, end_cycle=18132, sim cycle for this kernel is 6785


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 293919 (inst/sec)
gpgpu_simulation_rate = 549 (cycle/sec)
gpgpu_silicon_slowdown = 2185792x
launching kernel name: _Z3addiPfS_ uid: 4 cuda_stream_id: 0
gpgpu_sim::launch: kernelID = 4, streamID = 0
gpgpu_sim::launch start_cycle=18133, end_cycle=0
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
thread block = 1,0,0
thread block = 2,0,0
thread block = 3,0,0
thread block = 4,0,0
thread block = 5,0,0
thread block = 6,0,0
thread block = 7,0,0
thread block = 8,0,0
thread block = 9,0,0
thread block = 10,0,0
thread block = 11,0,0
thread block = 12,0,0
thread block = 13,0,0
thread block = 14,0,0
thread block = 15,0,0
thread block = 16,0,0
thread block = 17,0,0
thread block = 18,0,0
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
gpgpu_sim::set_kernel_done start_cycle=18133, end_cycle=25251
Destroy streams for kernel 4: size 0
kernel_name = _Z3addiPfS_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 7119
gpu_sim_insn = 4456448
gpu_ipc =     625.9935
gpu_tot_sim_cycle = 25252
gpu_tot_sim_insn = 14155776
gpu_tot_ipc =     560.5804
gpu_tot_issued_cta = 1024
gpu_occupancy = 82.0379% 
gpu_tot_occupancy = 77.1207% 
max_total_param_size = 0
gpu_stall_dramfull = 75212
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.5072
partiton_level_parallism_total  =      13.6252
partiton_level_parallism_util =      13.6853
partiton_level_parallism_util_total  =      15.3074
L2_BW  =     441.8778 GB/Sec
L2_BW_total  =     523.2084 GB/Sec
gpu_total_sim_rate=294912

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9856, Miss = 6016, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 15509
	L1D_cache_core[1]: Access = 9472, Miss = 5760, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 17999
	L1D_cache_core[2]: Access = 9728, Miss = 6016, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 13019
	L1D_cache_core[3]: Access = 9344, Miss = 5760, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 13576
	L1D_cache_core[4]: Access = 8704, Miss = 5504, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 16392
	L1D_cache_core[5]: Access = 9856, Miss = 6016, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 14369
	L1D_cache_core[6]: Access = 9984, Miss = 6272, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 14955
	L1D_cache_core[7]: Access = 7296, Miss = 4608, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 17474
	L1D_cache_core[8]: Access = 9984, Miss = 6272, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 15425
	L1D_cache_core[9]: Access = 9216, Miss = 5888, Miss_rate = 0.639, Pending_hits = 0, Reservation_fails = 17510
	L1D_cache_core[10]: Access = 9216, Miss = 5888, Miss_rate = 0.639, Pending_hits = 0, Reservation_fails = 16928
	L1D_cache_core[11]: Access = 8576, Miss = 5376, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 14164
	L1D_cache_core[12]: Access = 9216, Miss = 5632, Miss_rate = 0.611, Pending_hits = 0, Reservation_fails = 14638
	L1D_cache_core[13]: Access = 8192, Miss = 5120, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 13046
	L1D_cache_core[14]: Access = 8448, Miss = 5248, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 15633
	L1D_cache_core[15]: Access = 8192, Miss = 4992, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 12992
	L1D_cache_core[16]: Access = 9216, Miss = 5632, Miss_rate = 0.611, Pending_hits = 0, Reservation_fails = 12918
	L1D_cache_core[17]: Access = 8704, Miss = 5376, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 13638
	L1D_cache_core[18]: Access = 9088, Miss = 5504, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 14629
	L1D_cache_core[19]: Access = 9856, Miss = 6016, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 13298
	L1D_cache_core[20]: Access = 8192, Miss = 5120, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 12704
	L1D_cache_core[21]: Access = 9344, Miss = 5760, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 15822
	L1D_cache_core[22]: Access = 8832, Miss = 5376, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 15314
	L1D_cache_core[23]: Access = 7296, Miss = 4608, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 14424
	L1D_cache_core[24]: Access = 9344, Miss = 5888, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 18156
	L1D_cache_core[25]: Access = 8448, Miss = 5120, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 16734
	L1D_cache_core[26]: Access = 7296, Miss = 4608, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 13712
	L1D_cache_core[27]: Access = 8576, Miss = 5376, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 15501
	L1D_cache_core[28]: Access = 7040, Miss = 4352, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 15447
	L1D_cache_core[29]: Access = 6144, Miss = 3840, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 15403
	L1D_cache_core[30]: Access = 8576, Miss = 5376, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 16481
	L1D_cache_core[31]: Access = 7168, Miss = 4480, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 13339
	L1D_cache_core[32]: Access = 7040, Miss = 4224, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 13480
	L1D_cache_core[33]: Access = 8832, Miss = 5504, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 15604
	L1D_cache_core[34]: Access = 8064, Miss = 4992, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 14702
	L1D_cache_core[35]: Access = 7168, Miss = 4352, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 15136
	L1D_cache_core[36]: Access = 8576, Miss = 5248, Miss_rate = 0.612, Pending_hits = 0, Reservation_fails = 14076
	L1D_cache_core[37]: Access = 9344, Miss = 5760, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 16159
	L1D_cache_core[38]: Access = 8832, Miss = 5376, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 14539
	L1D_cache_core[39]: Access = 7808, Miss = 4736, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 12755
	L1D_total_cache_accesses = 344064
	L1D_total_cache_misses = 212992
	L1D_total_cache_miss_rate = 0.6190
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 597600
	L1D_cache_data_port_util = 0.075
	L1D_cache_fill_port_util = 0.121
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][MISS] = 36864
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][RESERVATION_FAIL] = 376010
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][SECTOR_MISS] = 110592
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][HIT] = 98304
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][RESERVATION_FAIL] = 16971
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][TOTAL_ACCESS] = 98304

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[Stream_0][GLOBAL_ACC_R][MISS_QUEUE_FULL] = 376010
	Total_core_cache_fail_stats_breakdown[Stream_0][GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16971
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 113, 
gpgpu_n_tot_thrd_icount = 16777216
gpgpu_n_tot_w_icount = 524288
gpgpu_n_stall_shd_mem = 221136
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 212992
gpgpu_n_mem_write_global = 131072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1703936
gpgpu_n_store_insn = 1048576
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 221136
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1033199	W0_Idle:1321171	W0_Scoreboard:4216702	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:442368
single_issue_nums: WS0:131072	WS1:131072	WS2:131072	WS3:131072	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1703936 {8:212992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5242880 {40:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8519680 {40:212992,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1048576 {8:131072,}
maxmflatency = 4365 
max_icnt2mem_latency = 4115 
maxmrqlatency = 7483 
max_icnt2sh_latency = 804 
averagemflatency = 1015 
avg_icnt2mem_latency = 645 
avg_mrq_latency = 63 
avg_icnt2sh_latency = 77 
mrq_lat_table:30492 	27505 	13052 	14029 	14924 	18123 	15358 	5281 	2093 	2345 	805 	496 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13902 	61562 	144355 	94254 	29841 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	15876 	15374 	25593 	44983 	77089 	98742 	52633 	13772 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	79038 	33928 	30799 	33088 	41585 	48772 	50914 	23639 	2301 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	5 	23 	17 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        96        96        96        96        84        71        76        77        96        96        96        96        96        96        96        96 
dram[1]:        96        96        96        96        86        55        79        70        70        77        96        96        96        96        96        96 
dram[2]:        96        96        96        96        83        53        80        81        77        79        96        96        96        96        96        96 
dram[3]:        96        92        96        96        75        56        80        78        96        96        96        96        96        96        96        96 
dram[4]:        96        96        96        96        79        53        80        86        96        96        96        96        96        96        95        96 
dram[5]:        96        96        96        96        84        52        79        88        74        78        96        96        96        96        96        96 
dram[6]:        96        96        96        96        81        60        76        72        72        76        96        96        96        96        96        96 
dram[7]:        96        96        96        96        90        52        75        76        75        85        96        96        96        96        96        96 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        45        43        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        61        32        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        59        32        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        52        35        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        32        33        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        32        32        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        32        32        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        49        34        64        64 
dram[16]:        64        64        64        64        64        64        48        64        64        41        64        64        64        64        32        32 
dram[17]:        64        64        64        64        64        64        47        61        64        64        64        64        64        64        32        32 
dram[18]:        64        64        64        64        64        64        46        64        64        64        64        64        64        64        40        32 
dram[19]:        64        64        64        64        64        64        50        60        64        48        64        64        64        64        32        32 
dram[20]:        64        64        64        64        64        64        42        64        64        64        64        64        64        64        32        32 
dram[21]:        64        64        64        64        64        64        40        64        64        32        64        64        64        64        32        32 
dram[22]:        64        64        64        64        64        64        42        60        64        37        64        64        64        64        32        32 
dram[23]:        64        64        64        64        64        64        42        64        64        64        64        64        64        64        32        32 
maximum service time to same row:
dram[0]:      2854      2545      2957      2891      2245      2725      1701      1597      2122      2566      1584      1925      3310      3124      2317      2274 
dram[1]:      2918      3048      2897      2517      1828      2619      1515      1604      2369      2615      1903      1375      3363      3119      2089      1565 
dram[2]:      3285      2639      2927      2833      1947      2857      2448      1637      2212      2409      2010      1755      3343      3182      1834      1534 
dram[3]:      3279      3070      2953      2855      1853      2301      1874      1859      1798      2327      1556      1697      3298      3128      2240      2266 
dram[4]:      3270      2773      3096      2737      1888      2550      1865      1679      2098      1831      1560      1715      3319      3150      2184      2338 
dram[5]:      2915      3161      2997      2877      2308      1698      1811      1831      1920      2338      1340      1619      3428      3216      2149      3291 
dram[6]:      2825      2338      3089      2897      2120      2747      1675      1699      2172      2460      1487      1829      3269      3202      2235      2005 
dram[7]:      2988      2907      3105      2867      2174      2877      1749      1845      2077      2324      1546      2071      3377      3118      2060      3315 
dram[8]:      2918      2881      2060      2147      5022      5068      4696      4922      3413      3689      4075      4341      3688      3398      3443      3403 
dram[9]:      3600      2616      2105      2190      4915      5077      4836      4870      3424      3674      4104      4293      3603      3460      3425      3317 
dram[10]:      3594      2786      2253      2052      5068      5123      4816      4853      3456      3430      4056      4207      3842      3386      3367      3401 
dram[11]:      1697      2864      2254      2057      4862      5059      4819      4855      3380      3884      4138      4276      3713      3237      3397      3302 
dram[12]:      3567      3118      2408      2306      5063      5150      4808      4854      3343      3432      3982      4360      3516      3351      3444      3368 
dram[13]:      2924      3088      2316      2311      4991      5121      4757      4827      3339      3861      4075      4346      3391      2982      3403      3312 
dram[14]:      2301      3187      2415      2347      5061      5163      4800      4839      3353      3636      4084      4381      3397      3382      3468      3292 
dram[15]:      3569      2669      2406      2334      4999      5098      4800      4813      3438      3567      4086      4341      3415      3000      3555      3317 
dram[16]:      3014      2962      3271      3032      4954      5176      4737      4819      3871      3555      4422      4409      3206      3093      3623      3391 
dram[17]:      2961      1458      3484      3067      5042      5063      4725      4834      3581      4026      4429      4404      3258      3123      3706      3154 
dram[18]:      1382      2695      3504      3119      4952      5190      4733      4748      3792      3919      4418      4396      3095      3162      3573      3224 
dram[19]:      2681      2931      3400      2952      5053      5189      4745      4825      3891      3380      4425      4405      3294      3154      3685      3234 
dram[20]:      3039      2289      3431      3059      4956      5195      4878      4816      3528      3933      4295      4396      2963      3183      3468      3153 
dram[21]:      2414      1464      3261      3134      4952      5200      4875      4848      3780      3398      4362      4411      3236      3173      3651      3454 
dram[22]:      1392      3203      3457      3131      4999      5196      4797      4855      3770      3354      4392      4380      3301      3076      3442      3322 
dram[23]:      3104      2260      3458      3257      5054      5175      4762      4859      3907      3868      4418      4406      3262      3106      3467      3103 
average row accesses per activate:
dram[0]: 24.789474 21.041666 45.222221 44.888889 10.068493 10.955224 12.054054 10.470589 13.043478 15.789474 10.630137 12.015385 19.692308 16.000000 11.333333 14.105263 
dram[1]: 20.818182 25.200001 44.555557 45.666668  8.857142  9.526316 10.447059 11.736842 11.259259 17.028572  9.873418 11.938461 16.483871 20.360001 15.757576 12.571428 
dram[2]: 20.043478 22.636364 44.666668 45.555557  9.917809 10.724638 12.136987 14.866667 15.000000 13.422222 12.317460 14.641509 18.285715 17.066668 17.166666 15.028571 
dram[3]: 17.000000 21.913044 45.333332 45.222221  8.098901 10.000000 14.000000 13.253732 12.428572 15.461538 10.293333 12.933333 22.260870 15.147058 14.777778 13.641026 
dram[4]: 19.458334 18.071428 40.500000 50.000000  8.975610 13.381818 10.619047 13.606061 12.872340 14.261905  9.629630 13.561403 18.285715 24.380953 12.666667 18.344828 
dram[5]: 19.333334 26.263159 44.444443 49.250000  9.558441  9.972603 11.150000 13.117647 12.583333 14.418605 10.985915 13.220339 19.653847 21.291666 14.250000 19.148148 
dram[6]: 18.320000 27.888889 49.875000 49.625000  9.538462 10.550725 11.341772 11.972973 11.471698 15.024390 11.142858 13.642858 18.925926 23.181818 14.444445 16.677420 
dram[7]: 17.148148 17.206896 44.000000 44.555557  9.945946 11.312500 10.136364 15.649123 10.372881 13.909091 10.400000 15.520000 18.285715 21.291666 15.088235 14.388889 
dram[8]: 32.000000 44.799999 48.000000 48.000000 14.000000 27.200001 12.800000 14.545455 46.666668 45.333332 18.000000 22.153847 24.888889 32.000000 23.272728 19.692308 
dram[9]: 44.799999 24.888889 48.000000 48.000000 16.470589 34.000000 14.545455 15.238095 35.000000 38.857143 16.000000 28.799999 24.888889 17.230770 23.272728 18.285715 
dram[10]: 44.799999 32.000000 48.000000 48.000000 14.736842 22.666666 13.333333 15.238095 35.000000 38.857143 16.941177 28.799999 24.888889 18.666666 23.272728 18.285715 
dram[11]: 24.888889 44.799999 48.000000 48.000000 13.333333 22.666666 12.800000 14.545455 46.666668 45.333332 16.000000 32.000000 32.000000 32.000000 23.272728 13.473684 
dram[12]: 44.799999 44.799999 48.000000 48.000000 15.555555 27.200001 16.000000 16.842106 46.666668 38.857143 16.941177 24.000000 14.933333 14.933333 25.600000 16.000000 
dram[13]: 20.363636 44.799999 48.000000 48.000000 15.555555 22.666666 12.800000 14.545455 46.666668 45.333332 16.941177 18.000000 14.933333 17.230770 32.000000 18.285715 
dram[14]: 24.888889 44.799999 48.000000 48.000000 14.000000 27.200001 12.800000 16.000000 46.666668 45.333332 24.000000 20.571428 20.363636 13.176471 21.333334 16.000000 
dram[15]: 44.799999 20.363636 48.000000 48.000000 16.470589 27.200001 14.545455 21.333334 46.666668 30.222221 16.941177 28.799999 24.888889 20.363636 21.333334 16.000000 
dram[16]: 33.142857 46.400002 48.000000 48.000000 10.880000 18.285715 11.354838 32.000000 41.333332 24.000000 28.799999 18.000000 18.285715 15.058824 14.933333 16.000000 
dram[17]: 21.090910 33.142857 48.000000 48.000000 11.333333 19.692308 12.137931 17.600000 41.333332 40.000000 16.000000 18.000000 16.000000 18.285715 14.000000 18.666666 
dram[18]: 33.142857 25.777779 48.000000 48.000000 12.363636 17.066668 13.037037 27.076923 41.333332 40.000000 20.571428 16.000000 18.285715 21.333334 17.230770 14.000000 
dram[19]: 25.777779 46.400002 48.000000 48.000000 11.333333 16.000000 13.037037 27.076923 41.333332 30.000000 24.000000 14.400000 21.333334 17.066668 14.933333 16.000000 
dram[20]: 46.400002 33.142857 48.000000 48.000000 15.111111 17.066668 14.080000 23.466667 41.333332 40.000000 20.571428 15.157895 25.600000 16.000000 14.000000 11.200000 
dram[21]: 25.777779 25.777779 48.000000 48.000000 22.666666 17.066668 14.080000 32.000000 41.333332 24.000000 24.000000 16.000000 32.000000 14.222222 16.000000 16.000000 
dram[22]: 21.090910 46.400002 48.000000 48.000000 12.363636 23.272728 13.037037 23.466667 41.333332 20.000000 28.799999 16.000000 25.600000 23.272728 16.000000 12.444445 
dram[23]: 46.400002 33.142857 48.000000 48.000000 38.857143 28.444445 13.037037 23.466667 41.333332 40.000000 18.000000 22.153847 21.333334 16.000000 16.000000 11.200000 
average row locality = 144617/8717 = 16.590225
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       552       548       544       544       636       624       696       700       652       648       556       584       544       544       552       560 
dram[1]:       552       560       544       544       632       640       700       692       652       664       552       588       544       544       552       552 
dram[2]:       552       556       544       544       644       624       696       696       660       656       552       584       544       544       552       548 
dram[3]:       552       552       544       544       640       628       696       704       656       656       552       580       544       544       548       548 
dram[4]:       548       544       544       544       640       636       692       696       652       652       548       588       544       544       548       552 
dram[5]:       552       544       544       544       636       644       688       696       676       660       556       588       544       544       544       548 
dram[6]:       544       544       544       544       636       640       696       700       672       664       540       588       544       544       548       552 
dram[7]:       548       548       544       544       632       644       688       696       668       668       552       588       544       544       544       548 
dram[8]:       224       224       256       256       256       256       288       288       288       288       272       256       224       224       256       256 
dram[9]:       224       224       256       256       256       256       288       288       288       288       272       256       224       224       256       256 
dram[10]:       224       224       256       256       256       256       288       288       288       288       272       256       224       224       256       256 
dram[11]:       224       224       256       256       256       256       288       288       288       288       272       256       224       224       256       256 
dram[12]:       224       224       256       256       256       256       288       288       288       288       272       256       224       224       256       256 
dram[13]:       224       224       256       256       256       256       288       288       288       288       272       256       224       224       256       256 
dram[14]:       224       224       256       256       256       256       288       288       288       288       272       256       224       224       256       256 
dram[15]:       224       224       256       256       256       256       288       288       288       288       272       256       224       224       256       256 
dram[16]:       256       256       224       224       240       248       288       288       288       288       280       264       256       256       224       224 
dram[17]:       256       256       224       224       240       248       288       288       288       288       280       264       256       256       224       224 
dram[18]:       256       256       224       224       240       248       288       288       288       288       280       264       256       256       224       224 
dram[19]:       256       256       224       224       240       248       288       288       288       288       280       264       256       256       224       224 
dram[20]:       256       256       224       224       240       248       288       288       288       288       280       264       256       256       224       224 
dram[21]:       256       256       224       224       240       248       288       288       288       288       280       264       256       256       224       224 
dram[22]:       256       256       224       224       240       248       288       288       288       288       280       264       256       256       224       224 
dram[23]:       256       256       224       224       240       248       288       288       288       288       280       264       256       256       224       224 
total dram reads = 141688
bank skew: 704/224 = 3.14
chip skew: 9512/4104 = 2.32
number of total write accesses:
dram[0]:       128       128       128       128       100        80        64        68        92        72        80       104       184       156       144       128 
dram[1]:       128       128       128       128        96        80        64        64        92        76        80        96       172       160       136       128 
dram[2]:       132       128       128       128        96        72        64        68        96        80        80       104       172       152       140       128 
dram[3]:       140       128       128       128       100        76        64        64        88        80        80        96       188       164       144       132 
dram[4]:       128       128       128       128       100        76        64        68        96        80        80       104       180       148       140       128 
dram[5]:       132       128       128       128       104        80        64        64        84        76        80        96       168       152       140       128 
dram[6]:       128       128       128       128        96        88        64        68        80        80        80        96       188       144       136       128 
dram[7]:       128       128       128       128        96        84        64        64        88        80        84        96       172       156       144       128 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 14164
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2709      2862      2551      2465      1824      2011      2005      2055      1744      1943      2194      2271      2434      2758      2594      2830
dram[1]:       2734      2926      2529      2475      1817      1989      1953      2072      1647      1800      2163      2252      2555      2793      2677      2893
dram[2]:       2716      2910      2558      2472      1817      2045      1947      2091      1704      1888      2205      2208      2520      2802      2640      2916
dram[3]:       2617      2832      2446      2397      1785      1950      1921      2059      1653      1799      2171      2230      2362      2718      2588      2832
dram[4]:       2791      2898      2612      2532      1850      2083      2024      2078      1780      1927      2198      2216      2491      2810      2633      2934
dram[5]:       2720      2848      2526      2457      1804      1969      1968      2098      1734      1902      2188      2275      2475      2732      2623      2857
dram[6]:       2745      2865      2505      2445      1822      1947      1882      1961      1643      1769      2137      2212      2387      2771      2604      2899
dram[7]:       2792      2929      2628      2546      1899      2063      1998      2136      1809      1946      2242      2351      2529      2800      2635      2898
dram[8]:       2950      2902      2110      2005      1797      1845      2078      1934      1500      1574      1908      2143      2361      2205      2648      2542
dram[9]:       2921      2922      2135      1967      1784      1776      1958      1834      1522      1560      1841      2047      2306      2195      2640      2487
dram[10]:       2964      2862      2100      2005      1759      1795      1994      1872      1484      1504      1856      2013      2303      2116      2650      2521
dram[11]:       2930      2975      2107      1982      1823      1800      1983      1882      1518      1512      1864      1958      2321      2158      2732      2553
dram[12]:       2907      2894      2092      1998      1756      1763      1982      1854      1474      1554      1799      2075      2283      2098      2660      2521
dram[13]:       2921      2914      2097      2009      1771      1830      1973      1848      1459      1528      1827      2001      2262      2161      2682      2470
dram[14]:       2851      2894      2077      2001      1752      1863      2026      1919      1484      1545      1847      2001      2351      2132      2764      2509
dram[15]:       2924      2939      2141      2004      1839      1850      1958      1931      1524      1608      1817      2032      2373      2144      2699      2552
dram[16]:       2419      2371      2852      2506      2301      1937      1733      1789      1558      1551      2135      2175      2732      2733      2319      2059
dram[17]:       2425      2397      2855      2513      2277      1951      1767      1743      1536      1599      2135      2158      2780      2754      2308      2066
dram[18]:       2475      2405      2892      2526      2286      1876      1838      1690      1512      1530      2125      2230      2787      2732      2305      2054
dram[19]:       2394      2413      2804      2519      2256      1907      1879      1712      1512      1553      2091      2066      2690      2637      2277      2027
dram[20]:       2415      2402      2850      2511      2245      1844      1849      1679      1557      1582      2165      2149      2888      2724      2319      2071
dram[21]:       2431      2388      2867      2509      2283      1898      1741      1705      1531      1596      2170      2040      2815      2740      2343      2096
dram[22]:       2402      2387      2841      2449      2309      1917      1743      1692      1520      1576      2168      2138      2875      2761      2351      2078
dram[23]:       2444      2437      2853      2493      2275      1905      1764      1679      1555      1547      2155      2086      2915      2723      2282      2111
maximum mf latency per bank:
dram[0]:       4060      3774      4268      3812      3694      3186      3589      3339      2908      3135      3244      3621      4041      4247      3958      4312
dram[1]:       4209      4073      4311      3932      3648      3496      3925      3365      3082      3360      3475      3809      4048      4311      4068      4304
dram[2]:       4094      4113      4318      3852      3701      3367      3664      3373      3146      3115      3334      3440      4047      4329      4058      4300
dram[3]:       3964      3877      4286      3939      3707      3444      3566      3455      2921      2843      3108      3385      4026      4275      3904      4192
dram[4]:       4029      3931      4289      4365      3384      3303      3893      3478      3521      3227      3415      3182      3887      4093      3986      4326
dram[5]:       3898      3747      4223      3685      3420      3341      3692      3219      3338      3085      3184      3422      3681      4099      3852      4258
dram[6]:       3983      3913      4263      3749      3709      3334      3436      3421      3397      2941      3200      3312      4043      3892      3907      4271
dram[7]:       3955      3830      4323      3804      3491      3353      3436      3350      3384      2969      4131      3333      4095      4332      3901      4338
dram[8]:       2230      3008      2930      3118      2364      3090      2226      2286      1741      1694      2290      3338      3539      2452      2236      2473
dram[9]:       2316      2948      3067      3125      2359      2715      2216      2502      1806      1995      3066      2497      3623      2210      2206      2345
dram[10]:       2362      2577      2932      3117      2358      2783      2193      2180      1829      1955      2946      2151      3220      2455      2223      2457
dram[11]:       1959      2946      2924      3147      2964      2787      2203      3109      1611      1688      3020      2210      2386      2218      2299      2465
dram[12]:       2252      2871      2931      3117      2357      2810      2224      2295      2148      1893      2275      3490      2389      2025      2242      2411
dram[13]:       2224      2958      2980      3135      2312      2904      2230      2519      1711      1940      2945      2157      2366      2305      2392      2460
dram[14]:       2372      2948      2953      3163      2377      2697      2318      2210      1872      2028      2957      3342      3637      2053      2223      2406
dram[15]:       2314      2956      2948      3155      2356      2886      2255      2517      1932      1947      2290      3347      3252      2270      2306      2503
dram[16]:       3303      2829      3699      3188      3134      2222      2875      2443      2071      2362      2697      2294      2463      2950      2976      2346
dram[17]:       3295      2877      3490      2579      3063      2199      2725      2964      2899      2371      2391      2406      2478      2953      2515      2193
dram[18]:       3254      2880      3524      2504      3185      2246      3442      2418      1935      2335      2419      2373      2459      2483      2450      2243
dram[19]:       3215      2974      3444      2568      3064      2114      3378      2605      1924      2062      2402      2431      2628      3123      2527      2010
dram[20]:       3334      2802      3670      2453      3186      2226      2866      2403      2004      2363      2515      2293      3008      2486      2378      2128
dram[21]:       3274      2809      3556      2467      3009      2146      2694      2721      1963      3131      2536      2316      2976      3256      2365      2372
dram[22]:       3215      2825      3648      2462      3009      2185      2859      2134      1972      3149      2991      2254      2494      3256      2276      2196
dram[23]:       3202      2761      3536      2497      3041      2188      2292      2711      1815      2367      2889      2352      2499      2477      2381      2218
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=6560 n_act=743 n_pre=727 n_ref_event=0 n_req=9930 n_rd=9484 n_rd_L2_A=0 n_write=0 n_wr_bk=1660 bw_util=0.623
n_activity=12634 dram_eff=0.8821
bk0: 448a 15316i bk1: 480a 15201i bk2: 392a 16190i bk3: 388a 16171i bk4: 696a 13405i bk5: 700a 13602i bk6: 860a 12744i bk7: 856a 11175i bk8: 576a 13941i bk9: 580a 14304i bk10: 760a 12322i bk11: 764a 12044i bk12: 480a 15011i bk13: 480a 14801i bk14: 512a 13719i bk15: 512a 13653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926659
Row_Buffer_Locality_read = 0.928617
Row_Buffer_Locality_write = 0.881928
Bank_Level_Parallism = 5.988600
Bank_Level_Parallism_Col = 4.896001
Bank_Level_Parallism_Ready = 3.235732
write_to_read_ratio_blp_rw_average = 0.154985
GrpLevelPara = 2.973143 

BW Util details:
bwutil = 0.623022 
total_CMD = 17887 
util_bw = 11144 
Wasted_Col = 823 
Wasted_Row = 138 
Idle = 5782 

BW Util Bottlenecks: 
RCDc_limit = 638 
RCDWRc_limit = 110 
WTRc_limit = 171 
RTWc_limit = 168 
CCDLc_limit = 733 
rwq = 0 
CCDLc_limit_alone = 710 
WTRc_limit_alone = 160 
RTWc_limit_alone = 156 

Commands details: 
total_CMD = 17887 
n_nop = 6560 
Read = 9484 
Write = 0 
L2_Alloc = 0 
L2_WB = 1660 
n_act = 743 
n_pre = 727 
n_ref = 0 
n_req = 9930 
total_req = 11144 

Dual Bus Interface Util: 
issued_total_row = 1470 
issued_total_col = 11144 
Row_Bus_Util =  0.082183 
CoL_Bus_Util = 0.623022 
Either_Row_CoL_Bus_Util = 0.633253 
Issued_on_Two_Bus_Simul_Util = 0.071952 
issued_two_Eff = 0.113622 
queue_avg = 19.385643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.3856
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=6817 n_act=763 n_pre=747 n_ref_event=0 n_req=9951 n_rd=9512 n_rd_L2_A=0 n_write=0 n_wr_bk=1352 bw_util=0.6074
n_activity=12295 dram_eff=0.8836
bk0: 448a 15700i bk1: 480a 14912i bk2: 392a 16564i bk3: 400a 16313i bk4: 712a 13351i bk5: 692a 13351i bk6: 856a 12124i bk7: 860a 11838i bk8: 592a 14091i bk9: 580a 14441i bk10: 764a 12208i bk11: 760a 12415i bk12: 480a 14951i bk13: 480a 14608i bk14: 504a 14256i bk15: 512a 13924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924365
Row_Buffer_Locality_read = 0.925568
Row_Buffer_Locality_write = 0.890533
Bank_Level_Parallism = 5.987602
Bank_Level_Parallism_Col = 4.803003
Bank_Level_Parallism_Ready = 3.127301
write_to_read_ratio_blp_rw_average = 0.128036
GrpLevelPara = 2.959304 

BW Util details:
bwutil = 0.607368 
total_CMD = 17887 
util_bw = 10864 
Wasted_Col = 868 
Wasted_Row = 125 
Idle = 6030 

BW Util Bottlenecks: 
RCDc_limit = 929 
RCDWRc_limit = 94 
WTRc_limit = 191 
RTWc_limit = 204 
CCDLc_limit = 658 
rwq = 0 
CCDLc_limit_alone = 632 
WTRc_limit_alone = 170 
RTWc_limit_alone = 199 

Commands details: 
total_CMD = 17887 
n_nop = 6817 
Read = 9512 
Write = 0 
L2_Alloc = 0 
L2_WB = 1352 
n_act = 763 
n_pre = 747 
n_ref = 0 
n_req = 9951 
total_req = 10864 

Dual Bus Interface Util: 
issued_total_row = 1510 
issued_total_col = 10864 
Row_Bus_Util =  0.084419 
CoL_Bus_Util = 0.607368 
Either_Row_CoL_Bus_Util = 0.618885 
Issued_on_Two_Bus_Simul_Util = 0.072902 
issued_two_Eff = 0.117796 
queue_avg = 22.457819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.4578
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=6850 n_act=676 n_pre=660 n_ref_event=0 n_req=9938 n_rd=9496 n_rd_L2_A=0 n_write=0 n_wr_bk=1352 bw_util=0.6065
n_activity=12300 dram_eff=0.882
bk0: 448a 15516i bk1: 480a 15231i bk2: 392a 16423i bk3: 396a 16256i bk4: 692a 13745i bk5: 708a 13489i bk6: 856a 12197i bk7: 860a 11814i bk8: 584a 14101i bk9: 588a 13894i bk10: 760a 12397i bk11: 760a 12470i bk12: 480a 14551i bk13: 480a 14582i bk14: 500a 14201i bk15: 512a 13867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932683
Row_Buffer_Locality_read = 0.934393
Row_Buffer_Locality_write = 0.884615
Bank_Level_Parallism = 6.043744
Bank_Level_Parallism_Col = 5.025022
Bank_Level_Parallism_Ready = 3.325221
write_to_read_ratio_blp_rw_average = 0.128734
GrpLevelPara = 3.034480 

BW Util details:
bwutil = 0.606474 
total_CMD = 17887 
util_bw = 10848 
Wasted_Col = 797 
Wasted_Row = 151 
Idle = 6091 

BW Util Bottlenecks: 
RCDc_limit = 695 
RCDWRc_limit = 143 
WTRc_limit = 217 
RTWc_limit = 280 
CCDLc_limit = 675 
rwq = 0 
CCDLc_limit_alone = 639 
WTRc_limit_alone = 196 
RTWc_limit_alone = 265 

Commands details: 
total_CMD = 17887 
n_nop = 6850 
Read = 9496 
Write = 0 
L2_Alloc = 0 
L2_WB = 1352 
n_act = 676 
n_pre = 660 
n_ref = 0 
n_req = 9938 
total_req = 10848 

Dual Bus Interface Util: 
issued_total_row = 1336 
issued_total_col = 10848 
Row_Bus_Util =  0.074691 
CoL_Bus_Util = 0.606474 
Either_Row_CoL_Bus_Util = 0.617040 
Issued_on_Two_Bus_Simul_Util = 0.064125 
issued_two_Eff = 0.103923 
queue_avg = 22.838934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.8389
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=6529 n_act=739 n_pre=723 n_ref_event=0 n_req=9938 n_rd=9488 n_rd_L2_A=0 n_write=0 n_wr_bk=1676 bw_util=0.6241
n_activity=12494 dram_eff=0.8935
bk0: 448a 15072i bk1: 480a 15133i bk2: 392a 15797i bk3: 392a 15810i bk4: 700a 12740i bk5: 704a 12891i bk6: 864a 12816i bk7: 856a 11976i bk8: 584a 13497i bk9: 584a 13801i bk10: 756a 11492i bk11: 760a 12045i bk12: 480a 15414i bk13: 480a 14622i bk14: 500a 14016i bk15: 508a 13622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927324
Row_Buffer_Locality_read = 0.928963
Row_Buffer_Locality_write = 0.890215
Bank_Level_Parallism = 6.232322
Bank_Level_Parallism_Col = 5.147545
Bank_Level_Parallism_Ready = 3.393855
write_to_read_ratio_blp_rw_average = 0.132032
GrpLevelPara = 3.020478 

BW Util details:
bwutil = 0.624140 
total_CMD = 17887 
util_bw = 11164 
Wasted_Col = 767 
Wasted_Row = 160 
Idle = 5796 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 99 
WTRc_limit = 258 
RTWc_limit = 18 
CCDLc_limit = 743 
rwq = 0 
CCDLc_limit_alone = 703 
WTRc_limit_alone = 218 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 17887 
n_nop = 6529 
Read = 9488 
Write = 0 
L2_Alloc = 0 
L2_WB = 1676 
n_act = 739 
n_pre = 723 
n_ref = 0 
n_req = 9938 
total_req = 11164 

Dual Bus Interface Util: 
issued_total_row = 1462 
issued_total_col = 11164 
Row_Bus_Util =  0.081735 
CoL_Bus_Util = 0.624140 
Either_Row_CoL_Bus_Util = 0.634986 
Issued_on_Two_Bus_Simul_Util = 0.070889 
issued_two_Eff = 0.111639 
queue_avg = 22.287191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.2872
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=6564 n_act=731 n_pre=715 n_ref_event=0 n_req=9916 n_rd=9472 n_rd_L2_A=0 n_write=0 n_wr_bk=1652 bw_util=0.6219
n_activity=12625 dram_eff=0.8811
bk0: 448a 15322i bk1: 480a 14979i bk2: 388a 15889i bk3: 384a 16015i bk4: 696a 12952i bk5: 700a 13759i bk6: 860a 11910i bk7: 864a 11269i bk8: 580a 13763i bk9: 580a 14173i bk10: 764a 12120i bk11: 756a 12132i bk12: 480a 14600i bk13: 480a 13820i bk14: 504a 13663i bk15: 508a 13763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928781
Row_Buffer_Locality_read = 0.930954
Row_Buffer_Locality_write = 0.878935
Bank_Level_Parallism = 6.257559
Bank_Level_Parallism_Col = 5.187898
Bank_Level_Parallism_Ready = 3.495415
write_to_read_ratio_blp_rw_average = 0.154627
GrpLevelPara = 3.046284 

BW Util details:
bwutil = 0.621904 
total_CMD = 17887 
util_bw = 11124 
Wasted_Col = 841 
Wasted_Row = 172 
Idle = 5750 

BW Util Bottlenecks: 
RCDc_limit = 724 
RCDWRc_limit = 199 
WTRc_limit = 185 
RTWc_limit = 283 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 668 
WTRc_limit_alone = 167 
RTWc_limit_alone = 275 

Commands details: 
total_CMD = 17887 
n_nop = 6564 
Read = 9472 
Write = 0 
L2_Alloc = 0 
L2_WB = 1652 
n_act = 731 
n_pre = 715 
n_ref = 0 
n_req = 9916 
total_req = 11124 

Dual Bus Interface Util: 
issued_total_row = 1446 
issued_total_col = 11124 
Row_Bus_Util =  0.080841 
CoL_Bus_Util = 0.621904 
Either_Row_CoL_Bus_Util = 0.633030 
Issued_on_Two_Bus_Simul_Util = 0.069715 
issued_two_Eff = 0.110130 
queue_avg = 21.320400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.3204
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=6876 n_act=709 n_pre=693 n_ref_event=0 n_req=9946 n_rd=9508 n_rd_L2_A=0 n_write=0 n_wr_bk=1332 bw_util=0.606
n_activity=12295 dram_eff=0.8817
bk0: 448a 15571i bk1: 480a 15853i bk2: 392a 16308i bk3: 384a 16409i bk4: 704a 13665i bk5: 696a 13540i bk6: 860a 12140i bk7: 860a 12049i bk8: 588a 13424i bk9: 604a 14250i bk10: 764a 12067i bk11: 764a 12194i bk12: 480a 14989i bk13: 480a 14716i bk14: 500a 14343i bk15: 504a 14308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929682
Row_Buffer_Locality_read = 0.931321
Row_Buffer_Locality_write = 0.882883
Bank_Level_Parallism = 5.998548
Bank_Level_Parallism_Col = 4.925006
Bank_Level_Parallism_Ready = 3.292712
write_to_read_ratio_blp_rw_average = 0.113268
GrpLevelPara = 3.020154 

BW Util details:
bwutil = 0.606027 
total_CMD = 17887 
util_bw = 10840 
Wasted_Col = 733 
Wasted_Row = 131 
Idle = 6183 

BW Util Bottlenecks: 
RCDc_limit = 594 
RCDWRc_limit = 117 
WTRc_limit = 176 
RTWc_limit = 93 
CCDLc_limit = 712 
rwq = 0 
CCDLc_limit_alone = 698 
WTRc_limit_alone = 164 
RTWc_limit_alone = 91 

Commands details: 
total_CMD = 17887 
n_nop = 6876 
Read = 9508 
Write = 0 
L2_Alloc = 0 
L2_WB = 1332 
n_act = 709 
n_pre = 693 
n_ref = 0 
n_req = 9946 
total_req = 10840 

Dual Bus Interface Util: 
issued_total_row = 1402 
issued_total_col = 10840 
Row_Bus_Util =  0.078381 
CoL_Bus_Util = 0.606027 
Either_Row_CoL_Bus_Util = 0.615587 
Issued_on_Two_Bus_Simul_Util = 0.068821 
issued_two_Eff = 0.111797 
queue_avg = 20.283781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.2838
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=6881 n_act=709 n_pre=693 n_ref_event=0 n_req=9940 n_rd=9500 n_rd_L2_A=0 n_write=0 n_wr_bk=1344 bw_util=0.6063
n_activity=12299 dram_eff=0.8817
bk0: 448a 15566i bk1: 480a 15719i bk2: 384a 16206i bk3: 384a 16251i bk4: 712a 13542i bk5: 696a 13448i bk6: 864a 11953i bk7: 856a 10789i bk8: 592a 13537i bk9: 600a 13596i bk10: 764a 11853i bk11: 748a 12217i bk12: 480a 14798i bk13: 480a 14796i bk14: 504a 14160i bk15: 508a 14097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929341
Row_Buffer_Locality_read = 0.930632
Row_Buffer_Locality_write = 0.892857
Bank_Level_Parallism = 6.246282
Bank_Level_Parallism_Col = 5.178707
Bank_Level_Parallism_Ready = 3.400959
write_to_read_ratio_blp_rw_average = 0.124100
GrpLevelPara = 3.015259 

BW Util details:
bwutil = 0.606250 
total_CMD = 17887 
util_bw = 10844 
Wasted_Col = 769 
Wasted_Row = 154 
Idle = 6120 

BW Util Bottlenecks: 
RCDc_limit = 613 
RCDWRc_limit = 94 
WTRc_limit = 158 
RTWc_limit = 155 
CCDLc_limit = 710 
rwq = 0 
CCDLc_limit_alone = 672 
WTRc_limit_alone = 140 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 17887 
n_nop = 6881 
Read = 9500 
Write = 0 
L2_Alloc = 0 
L2_WB = 1344 
n_act = 709 
n_pre = 693 
n_ref = 0 
n_req = 9940 
total_req = 10844 

Dual Bus Interface Util: 
issued_total_row = 1402 
issued_total_col = 10844 
Row_Bus_Util =  0.078381 
CoL_Bus_Util = 0.606250 
Either_Row_CoL_Bus_Util = 0.615307 
Issued_on_Two_Bus_Simul_Util = 0.069324 
issued_two_Eff = 0.112666 
queue_avg = 19.732151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7322
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=6855 n_act=722 n_pre=706 n_ref_event=0 n_req=9942 n_rd=9500 n_rd_L2_A=0 n_write=0 n_wr_bk=1348 bw_util=0.6065
n_activity=12296 dram_eff=0.8822
bk0: 448a 15114i bk1: 480a 15651i bk2: 388a 16466i bk3: 388a 16232i bk4: 704a 13679i bk5: 692a 13833i bk6: 860a 12101i bk7: 860a 11681i bk8: 596a 13605i bk9: 596a 13873i bk10: 764a 12115i bk11: 760a 12585i bk12: 480a 14834i bk13: 480a 14735i bk14: 500a 14123i bk15: 504a 14251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928128
Row_Buffer_Locality_read = 0.929684
Row_Buffer_Locality_write = 0.884273
Bank_Level_Parallism = 6.019543
Bank_Level_Parallism_Col = 4.942166
Bank_Level_Parallism_Ready = 3.239122
write_to_read_ratio_blp_rw_average = 0.147133
GrpLevelPara = 2.986099 

BW Util details:
bwutil = 0.606474 
total_CMD = 17887 
util_bw = 10848 
Wasted_Col = 822 
Wasted_Row = 150 
Idle = 6067 

BW Util Bottlenecks: 
RCDc_limit = 705 
RCDWRc_limit = 115 
WTRc_limit = 128 
RTWc_limit = 285 
CCDLc_limit = 754 
rwq = 0 
CCDLc_limit_alone = 711 
WTRc_limit_alone = 118 
RTWc_limit_alone = 252 

Commands details: 
total_CMD = 17887 
n_nop = 6855 
Read = 9500 
Write = 0 
L2_Alloc = 0 
L2_WB = 1348 
n_act = 722 
n_pre = 706 
n_ref = 0 
n_req = 9942 
total_req = 10848 

Dual Bus Interface Util: 
issued_total_row = 1428 
issued_total_col = 10848 
Row_Bus_Util =  0.079835 
CoL_Bus_Util = 0.606474 
Either_Row_CoL_Bus_Util = 0.616761 
Issued_on_Two_Bus_Simul_Util = 0.069548 
issued_two_Eff = 0.112763 
queue_avg = 19.990105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.9901
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=13650 n_act=178 n_pre=162 n_ref_event=0 n_req=4112 n_rd=4112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2299
n_activity=8778 dram_eff=0.4684
bk0: 224a 17441i bk1: 224a 17527i bk2: 192a 17427i bk3: 192a 17543i bk4: 280a 17046i bk5: 272a 17320i bk6: 320a 16739i bk7: 320a 16803i bk8: 280a 17380i bk9: 272a 17532i bk10: 288a 16983i bk11: 288a 17163i bk12: 224a 17460i bk13: 224a 17464i bk14: 256a 17270i bk15: 256a 17184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956712
Row_Buffer_Locality_read = 0.956712
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.544828
Bank_Level_Parallism_Col = 2.196757
Bank_Level_Parallism_Ready = 1.667072
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.796600 

BW Util details:
bwutil = 0.229888 
total_CMD = 17887 
util_bw = 4112 
Wasted_Col = 1037 
Wasted_Row = 361 
Idle = 12377 

BW Util Bottlenecks: 
RCDc_limit = 723 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 689 
rwq = 0 
CCDLc_limit_alone = 689 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17887 
n_nop = 13650 
Read = 4112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 178 
n_pre = 162 
n_ref = 0 
n_req = 4112 
total_req = 4112 

Dual Bus Interface Util: 
issued_total_row = 340 
issued_total_col = 4112 
Row_Bus_Util =  0.019008 
CoL_Bus_Util = 0.229888 
Either_Row_CoL_Bus_Util = 0.236876 
Issued_on_Two_Bus_Simul_Util = 0.012020 
issued_two_Eff = 0.050743 
queue_avg = 2.033767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=2.03377
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=13648 n_act=180 n_pre=164 n_ref_event=0 n_req=4112 n_rd=4112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2299
n_activity=8734 dram_eff=0.4708
bk0: 224a 17536i bk1: 224a 17487i bk2: 192a 17557i bk3: 192a 17612i bk4: 280a 17146i bk5: 272a 17415i bk6: 320a 16951i bk7: 320a 16740i bk8: 280a 17395i bk9: 272a 17530i bk10: 288a 16956i bk11: 288a 17063i bk12: 224a 17446i bk13: 224a 17342i bk14: 256a 17338i bk15: 256a 17245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956226
Row_Buffer_Locality_read = 0.956226
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.437466
Bank_Level_Parallism_Col = 2.072556
Bank_Level_Parallism_Ready = 1.573687
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.734219 

BW Util details:
bwutil = 0.229888 
total_CMD = 17887 
util_bw = 4112 
Wasted_Col = 1109 
Wasted_Row = 336 
Idle = 12330 

BW Util Bottlenecks: 
RCDc_limit = 753 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 790 
rwq = 0 
CCDLc_limit_alone = 790 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17887 
n_nop = 13648 
Read = 4112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 180 
n_pre = 164 
n_ref = 0 
n_req = 4112 
total_req = 4112 

Dual Bus Interface Util: 
issued_total_row = 344 
issued_total_col = 4112 
Row_Bus_Util =  0.019232 
CoL_Bus_Util = 0.229888 
Either_Row_CoL_Bus_Util = 0.236988 
Issued_on_Two_Bus_Simul_Util = 0.012132 
issued_two_Eff = 0.051191 
queue_avg = 1.914687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.91469
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=13635 n_act=184 n_pre=168 n_ref_event=0 n_req=4112 n_rd=4112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2299
n_activity=8792 dram_eff=0.4677
bk0: 224a 17490i bk1: 224a 17496i bk2: 192a 17515i bk3: 192a 17604i bk4: 280a 17055i bk5: 272a 17286i bk6: 320a 16773i bk7: 320a 16852i bk8: 280a 17405i bk9: 272a 17562i bk10: 288a 16978i bk11: 288a 17274i bk12: 224a 17443i bk13: 224a 17389i bk14: 256a 17312i bk15: 256a 17152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955253
Row_Buffer_Locality_read = 0.955253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.497360
Bank_Level_Parallism_Col = 2.098652
Bank_Level_Parallism_Ready = 1.586819
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.762649 

BW Util details:
bwutil = 0.229888 
total_CMD = 17887 
util_bw = 4112 
Wasted_Col = 1032 
Wasted_Row = 349 
Idle = 12394 

BW Util Bottlenecks: 
RCDc_limit = 753 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 687 
rwq = 0 
CCDLc_limit_alone = 687 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17887 
n_nop = 13635 
Read = 4112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 184 
n_pre = 168 
n_ref = 0 
n_req = 4112 
total_req = 4112 

Dual Bus Interface Util: 
issued_total_row = 352 
issued_total_col = 4112 
Row_Bus_Util =  0.019679 
CoL_Bus_Util = 0.229888 
Either_Row_CoL_Bus_Util = 0.237715 
Issued_on_Two_Bus_Simul_Util = 0.011852 
issued_two_Eff = 0.049859 
queue_avg = 1.880807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=1.88081
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=13634 n_act=185 n_pre=169 n_ref_event=0 n_req=4112 n_rd=4112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2299
n_activity=8825 dram_eff=0.4659
bk0: 224a 17376i bk1: 224a 17583i bk2: 192a 17550i bk3: 192a 17634i bk4: 280a 16965i bk5: 272a 17252i bk6: 320a 16763i bk7: 320a 16795i bk8: 280a 17453i bk9: 272a 17543i bk10: 288a 17008i bk11: 288a 17248i bk12: 224a 17472i bk13: 224a 17482i bk14: 256a 17253i bk15: 256a 16956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955010
Row_Buffer_Locality_read = 0.955010
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.508259
Bank_Level_Parallism_Col = 2.139539
Bank_Level_Parallism_Ready = 1.617218
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751366 

BW Util details:
bwutil = 0.229888 
total_CMD = 17887 
util_bw = 4112 
Wasted_Col = 1042 
Wasted_Row = 416 
Idle = 12317 

BW Util Bottlenecks: 
RCDc_limit = 778 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 677 
rwq = 0 
CCDLc_limit_alone = 677 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17887 
n_nop = 13634 
Read = 4112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 185 
n_pre = 169 
n_ref = 0 
n_req = 4112 
total_req = 4112 

Dual Bus Interface Util: 
issued_total_row = 354 
issued_total_col = 4112 
Row_Bus_Util =  0.019791 
CoL_Bus_Util = 0.229888 
Either_Row_CoL_Bus_Util = 0.237770 
Issued_on_Two_Bus_Simul_Util = 0.011908 
issued_two_Eff = 0.050082 
queue_avg = 2.011964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=2.01196
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=13645 n_act=183 n_pre=167 n_ref_event=0 n_req=4112 n_rd=4112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2299
n_activity=8520 dram_eff=0.4826
bk0: 224a 17418i bk1: 224a 17560i bk2: 192a 17540i bk3: 192a 17564i bk4: 280a 17153i bk5: 272a 17337i bk6: 320a 17015i bk7: 320a 16930i bk8: 280a 17418i bk9: 272a 17455i bk10: 288a 16876i bk11: 288a 17153i bk12: 224a 17304i bk13: 224a 17256i bk14: 256a 17278i bk15: 256a 16997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955496
Row_Buffer_Locality_read = 0.955496
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.560598
Bank_Level_Parallism_Col = 2.149652
Bank_Level_Parallism_Ready = 1.605545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.762568 

BW Util details:
bwutil = 0.229888 
total_CMD = 17887 
util_bw = 4112 
Wasted_Col = 1092 
Wasted_Row = 283 
Idle = 12400 

BW Util Bottlenecks: 
RCDc_limit = 745 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 796 
rwq = 0 
CCDLc_limit_alone = 796 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17887 
n_nop = 13645 
Read = 4112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 183 
n_pre = 167 
n_ref = 0 
n_req = 4112 
total_req = 4112 

Dual Bus Interface Util: 
issued_total_row = 350 
issued_total_col = 4112 
Row_Bus_Util =  0.019567 
CoL_Bus_Util = 0.229888 
Either_Row_CoL_Bus_Util = 0.237155 
Issued_on_Two_Bus_Simul_Util = 0.012299 
issued_two_Eff = 0.051862 
queue_avg = 1.972438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=1.97244
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=13637 n_act=196 n_pre=180 n_ref_event=0 n_req=4112 n_rd=4112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2299
n_activity=8514 dram_eff=0.483
bk0: 224a 17376i bk1: 224a 17591i bk2: 192a 17595i bk3: 192a 17621i bk4: 280a 17117i bk5: 272a 17308i bk6: 320a 16821i bk7: 320a 16761i bk8: 280a 17493i bk9: 272a 17496i bk10: 288a 17068i bk11: 288a 16998i bk12: 224a 17239i bk13: 224a 17317i bk14: 256a 17348i bk15: 256a 17156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952335
Row_Buffer_Locality_read = 0.952335
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.547125
Bank_Level_Parallism_Col = 2.081774
Bank_Level_Parallism_Ready = 1.539397
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.747734 

BW Util details:
bwutil = 0.229888 
total_CMD = 17887 
util_bw = 4112 
Wasted_Col = 1098 
Wasted_Row = 286 
Idle = 12391 

BW Util Bottlenecks: 
RCDc_limit = 781 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 806 
rwq = 0 
CCDLc_limit_alone = 806 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17887 
n_nop = 13637 
Read = 4112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 196 
n_pre = 180 
n_ref = 0 
n_req = 4112 
total_req = 4112 

Dual Bus Interface Util: 
issued_total_row = 376 
issued_total_col = 4112 
Row_Bus_Util =  0.021021 
CoL_Bus_Util = 0.229888 
Either_Row_CoL_Bus_Util = 0.237603 
Issued_on_Two_Bus_Simul_Util = 0.013306 
issued_two_Eff = 0.056000 
queue_avg = 1.912953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.91295
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=13639 n_act=191 n_pre=175 n_ref_event=0 n_req=4112 n_rd=4112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2299
n_activity=8754 dram_eff=0.4697
bk0: 224a 17411i bk1: 224a 17613i bk2: 192a 17618i bk3: 192a 17613i bk4: 280a 17038i bk5: 272a 17328i bk6: 320a 16855i bk7: 320a 16860i bk8: 280a 17428i bk9: 272a 17504i bk10: 288a 17149i bk11: 288a 17023i bk12: 224a 17413i bk13: 224a 17178i bk14: 256a 17279i bk15: 256a 17136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953551
Row_Buffer_Locality_read = 0.953551
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.475969
Bank_Level_Parallism_Col = 2.085222
Bank_Level_Parallism_Ready = 1.564202
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.779779 

BW Util details:
bwutil = 0.229888 
total_CMD = 17887 
util_bw = 4112 
Wasted_Col = 1083 
Wasted_Row = 402 
Idle = 12290 

BW Util Bottlenecks: 
RCDc_limit = 783 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 705 
rwq = 0 
CCDLc_limit_alone = 705 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17887 
n_nop = 13639 
Read = 4112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 191 
n_pre = 175 
n_ref = 0 
n_req = 4112 
total_req = 4112 

Dual Bus Interface Util: 
issued_total_row = 366 
issued_total_col = 4112 
Row_Bus_Util =  0.020462 
CoL_Bus_Util = 0.229888 
Either_Row_CoL_Bus_Util = 0.237491 
Issued_on_Two_Bus_Simul_Util = 0.012859 
issued_two_Eff = 0.054143 
queue_avg = 1.875552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=1.87555
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=13643 n_act=178 n_pre=162 n_ref_event=0 n_req=4112 n_rd=4112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2299
n_activity=8700 dram_eff=0.4726
bk0: 224a 17506i bk1: 224a 17364i bk2: 192a 17606i bk3: 192a 17576i bk4: 280a 17072i bk5: 272a 17378i bk6: 320a 16973i bk7: 320a 16950i bk8: 280a 17458i bk9: 272a 17437i bk10: 288a 17065i bk11: 288a 17190i bk12: 224a 17494i bk13: 224a 17402i bk14: 256a 17332i bk15: 256a 17099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956712
Row_Buffer_Locality_read = 0.956712
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.435399
Bank_Level_Parallism_Col = 2.050638
Bank_Level_Parallism_Ready = 1.546206
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.712408 

BW Util details:
bwutil = 0.229888 
total_CMD = 17887 
util_bw = 4112 
Wasted_Col = 1092 
Wasted_Row = 299 
Idle = 12384 

BW Util Bottlenecks: 
RCDc_limit = 740 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 755 
rwq = 0 
CCDLc_limit_alone = 755 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17887 
n_nop = 13643 
Read = 4112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 178 
n_pre = 162 
n_ref = 0 
n_req = 4112 
total_req = 4112 

Dual Bus Interface Util: 
issued_total_row = 340 
issued_total_col = 4112 
Row_Bus_Util =  0.019008 
CoL_Bus_Util = 0.229888 
Either_Row_CoL_Bus_Util = 0.237267 
Issued_on_Two_Bus_Simul_Util = 0.011629 
issued_two_Eff = 0.049010 
queue_avg = 1.972662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.97266
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=13637 n_act=203 n_pre=187 n_ref_event=0 n_req=4104 n_rd=4104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2294
n_activity=7925 dram_eff=0.5179
bk0: 232a 17442i bk1: 232a 17555i bk2: 192a 17420i bk3: 192a 17474i bk4: 272a 16820i bk5: 256a 17131i bk6: 352a 16376i bk7: 352a 17155i bk8: 248a 17521i bk9: 240a 17423i bk10: 288a 17181i bk11: 288a 17065i bk12: 256a 17191i bk13: 256a 17104i bk14: 224a 17165i bk15: 224a 17089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950536
Row_Buffer_Locality_read = 0.950536
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.789638
Bank_Level_Parallism_Col = 2.317220
Bank_Level_Parallism_Ready = 1.747076
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.864492 

BW Util details:
bwutil = 0.229440 
total_CMD = 17887 
util_bw = 4104 
Wasted_Col = 1076 
Wasted_Row = 263 
Idle = 12444 

BW Util Bottlenecks: 
RCDc_limit = 881 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 744 
rwq = 0 
CCDLc_limit_alone = 744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17887 
n_nop = 13637 
Read = 4104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 203 
n_pre = 187 
n_ref = 0 
n_req = 4104 
total_req = 4104 

Dual Bus Interface Util: 
issued_total_row = 390 
issued_total_col = 4104 
Row_Bus_Util =  0.021804 
CoL_Bus_Util = 0.229440 
Either_Row_CoL_Bus_Util = 0.237603 
Issued_on_Two_Bus_Simul_Util = 0.013641 
issued_two_Eff = 0.057412 
queue_avg = 1.877676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=1.87768
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=13610 n_act=216 n_pre=200 n_ref_event=0 n_req=4104 n_rd=4104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2294
n_activity=8260 dram_eff=0.4969
bk0: 232a 17352i bk1: 232a 17532i bk2: 192a 17462i bk3: 192a 17553i bk4: 272a 16791i bk5: 256a 17025i bk6: 352a 16517i bk7: 352a 16795i bk8: 248a 17549i bk9: 240a 17530i bk10: 288a 17063i bk11: 288a 17031i bk12: 256a 17096i bk13: 256a 17183i bk14: 224a 17092i bk15: 224a 17169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947368
Row_Buffer_Locality_read = 0.947368
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.766495
Bank_Level_Parallism_Col = 2.304440
Bank_Level_Parallism_Ready = 1.715887
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873764 

BW Util details:
bwutil = 0.229440 
total_CMD = 17887 
util_bw = 4104 
Wasted_Col = 1092 
Wasted_Row = 427 
Idle = 12264 

BW Util Bottlenecks: 
RCDc_limit = 966 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 722 
rwq = 0 
CCDLc_limit_alone = 722 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17887 
n_nop = 13610 
Read = 4104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 216 
n_pre = 200 
n_ref = 0 
n_req = 4104 
total_req = 4104 

Dual Bus Interface Util: 
issued_total_row = 416 
issued_total_col = 4104 
Row_Bus_Util =  0.023257 
CoL_Bus_Util = 0.229440 
Either_Row_CoL_Bus_Util = 0.239112 
Issued_on_Two_Bus_Simul_Util = 0.013585 
issued_two_Eff = 0.056816 
queue_avg = 2.205233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.20523
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=13637 n_act=200 n_pre=184 n_ref_event=0 n_req=4104 n_rd=4104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2294
n_activity=8001 dram_eff=0.5129
bk0: 232a 17376i bk1: 232a 17418i bk2: 192a 17484i bk3: 192a 17495i bk4: 272a 16747i bk5: 256a 17078i bk6: 352a 16485i bk7: 352a 16978i bk8: 248a 17609i bk9: 240a 17541i bk10: 288a 16973i bk11: 288a 16985i bk12: 256a 17124i bk13: 256a 17226i bk14: 224a 17098i bk15: 224a 16937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951267
Row_Buffer_Locality_read = 0.951267
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.789157
Bank_Level_Parallism_Col = 2.371094
Bank_Level_Parallism_Ready = 1.835283
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.840713 

BW Util details:
bwutil = 0.229440 
total_CMD = 17887 
util_bw = 4104 
Wasted_Col = 1149 
Wasted_Row = 391 
Idle = 12243 

BW Util Bottlenecks: 
RCDc_limit = 903 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 738 
rwq = 0 
CCDLc_limit_alone = 738 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17887 
n_nop = 13637 
Read = 4104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 200 
n_pre = 184 
n_ref = 0 
n_req = 4104 
total_req = 4104 

Dual Bus Interface Util: 
issued_total_row = 384 
issued_total_col = 4104 
Row_Bus_Util =  0.021468 
CoL_Bus_Util = 0.229440 
Either_Row_CoL_Bus_Util = 0.237603 
Issued_on_Two_Bus_Simul_Util = 0.013306 
issued_two_Eff = 0.056000 
queue_avg = 2.300162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=2.30016
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=13608 n_act=204 n_pre=188 n_ref_event=0 n_req=4104 n_rd=4104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2294
n_activity=8029 dram_eff=0.5111
bk0: 232a 17393i bk1: 232a 17563i bk2: 192a 17529i bk3: 192a 17511i bk4: 272a 16678i bk5: 256a 17026i bk6: 352a 16570i bk7: 352a 17013i bk8: 248a 17530i bk9: 240a 17490i bk10: 288a 17167i bk11: 288a 16860i bk12: 256a 17255i bk13: 256a 17212i bk14: 224a 17116i bk15: 224a 17034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950292
Row_Buffer_Locality_read = 0.950292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.742852
Bank_Level_Parallism_Col = 2.298138
Bank_Level_Parallism_Ready = 1.750244
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.860626 

BW Util details:
bwutil = 0.229440 
total_CMD = 17887 
util_bw = 4104 
Wasted_Col = 1139 
Wasted_Row = 353 
Idle = 12291 

BW Util Bottlenecks: 
RCDc_limit = 939 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 803 
rwq = 0 
CCDLc_limit_alone = 803 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17887 
n_nop = 13608 
Read = 4104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 204 
n_pre = 188 
n_ref = 0 
n_req = 4104 
total_req = 4104 

Dual Bus Interface Util: 
issued_total_row = 392 
issued_total_col = 4104 
Row_Bus_Util =  0.021915 
CoL_Bus_Util = 0.229440 
Either_Row_CoL_Bus_Util = 0.239224 
Issued_on_Two_Bus_Simul_Util = 0.012132 
issued_two_Eff = 0.050713 
queue_avg = 1.990608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=1.99061
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=13611 n_act=200 n_pre=184 n_ref_event=0 n_req=4104 n_rd=4104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2294
n_activity=8104 dram_eff=0.5064
bk0: 232a 17512i bk1: 232a 17550i bk2: 192a 17512i bk3: 192a 17539i bk4: 272a 17026i bk5: 256a 17205i bk6: 352a 16727i bk7: 352a 17034i bk8: 248a 17526i bk9: 240a 17574i bk10: 288a 17067i bk11: 288a 16928i bk12: 256a 17239i bk13: 256a 17191i bk14: 224a 17085i bk15: 224a 16856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951267
Row_Buffer_Locality_read = 0.951267
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.616847
Bank_Level_Parallism_Col = 2.172842
Bank_Level_Parallism_Ready = 1.641082
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.781131 

BW Util details:
bwutil = 0.229440 
total_CMD = 17887 
util_bw = 4104 
Wasted_Col = 1171 
Wasted_Row = 352 
Idle = 12260 

BW Util Bottlenecks: 
RCDc_limit = 993 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 753 
rwq = 0 
CCDLc_limit_alone = 753 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17887 
n_nop = 13611 
Read = 4104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 200 
n_pre = 184 
n_ref = 0 
n_req = 4104 
total_req = 4104 

Dual Bus Interface Util: 
issued_total_row = 384 
issued_total_col = 4104 
Row_Bus_Util =  0.021468 
CoL_Bus_Util = 0.229440 
Either_Row_CoL_Bus_Util = 0.239056 
Issued_on_Two_Bus_Simul_Util = 0.011852 
issued_two_Eff = 0.049579 
queue_avg = 2.009001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=2.009
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=13644 n_act=189 n_pre=173 n_ref_event=0 n_req=4104 n_rd=4104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2294
n_activity=7958 dram_eff=0.5157
bk0: 232a 17276i bk1: 232a 17389i bk2: 192a 17587i bk3: 192a 17530i bk4: 272a 17101i bk5: 256a 16970i bk6: 352a 16725i bk7: 352a 17178i bk8: 248a 17571i bk9: 240a 17465i bk10: 288a 17216i bk11: 288a 16992i bk12: 256a 17370i bk13: 256a 17099i bk14: 224a 17205i bk15: 224a 17129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953947
Row_Buffer_Locality_read = 0.953947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.659754
Bank_Level_Parallism_Col = 2.238475
Bank_Level_Parallism_Ready = 1.709064
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.846528 

BW Util details:
bwutil = 0.229440 
total_CMD = 17887 
util_bw = 4104 
Wasted_Col = 1061 
Wasted_Row = 284 
Idle = 12438 

BW Util Bottlenecks: 
RCDc_limit = 837 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 740 
rwq = 0 
CCDLc_limit_alone = 740 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17887 
n_nop = 13644 
Read = 4104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 189 
n_pre = 173 
n_ref = 0 
n_req = 4104 
total_req = 4104 

Dual Bus Interface Util: 
issued_total_row = 362 
issued_total_col = 4104 
Row_Bus_Util =  0.020238 
CoL_Bus_Util = 0.229440 
Either_Row_CoL_Bus_Util = 0.237211 
Issued_on_Two_Bus_Simul_Util = 0.012467 
issued_two_Eff = 0.052557 
queue_avg = 2.116118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=2.11612
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=13632 n_act=198 n_pre=182 n_ref_event=0 n_req=4104 n_rd=4104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2294
n_activity=7918 dram_eff=0.5183
bk0: 232a 17281i bk1: 232a 17611i bk2: 192a 17596i bk3: 192a 17602i bk4: 272a 16939i bk5: 256a 17275i bk6: 352a 16696i bk7: 352a 17061i bk8: 248a 17569i bk9: 240a 17371i bk10: 288a 17237i bk11: 288a 16980i bk12: 256a 17301i bk13: 256a 17425i bk14: 224a 17208i bk15: 224a 16939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951754
Row_Buffer_Locality_read = 0.951754
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.594521
Bank_Level_Parallism_Col = 2.112556
Bank_Level_Parallism_Ready = 1.569201
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.771589 

BW Util details:
bwutil = 0.229440 
total_CMD = 17887 
util_bw = 4104 
Wasted_Col = 1076 
Wasted_Row = 295 
Idle = 12412 

BW Util Bottlenecks: 
RCDc_limit = 858 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 746 
rwq = 0 
CCDLc_limit_alone = 746 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17887 
n_nop = 13632 
Read = 4104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 198 
n_pre = 182 
n_ref = 0 
n_req = 4104 
total_req = 4104 

Dual Bus Interface Util: 
issued_total_row = 380 
issued_total_col = 4104 
Row_Bus_Util =  0.021244 
CoL_Bus_Util = 0.229440 
Either_Row_CoL_Bus_Util = 0.237882 
Issued_on_Two_Bus_Simul_Util = 0.012803 
issued_two_Eff = 0.053819 
queue_avg = 1.826634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=1.82663
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=13664 n_act=181 n_pre=165 n_ref_event=0 n_req=4104 n_rd=4104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2294
n_activity=7953 dram_eff=0.516
bk0: 232a 17506i bk1: 232a 17476i bk2: 192a 17490i bk3: 192a 17485i bk4: 272a 17372i bk5: 256a 17293i bk6: 352a 16683i bk7: 352a 17053i bk8: 248a 17582i bk9: 240a 17575i bk10: 288a 16952i bk11: 288a 17095i bk12: 256a 17211i bk13: 256a 17186i bk14: 224a 17184i bk15: 224a 16893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955897
Row_Buffer_Locality_read = 0.955897
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.606471
Bank_Level_Parallism_Col = 2.191498
Bank_Level_Parallism_Ready = 1.683236
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.823575 

BW Util details:
bwutil = 0.229440 
total_CMD = 17887 
util_bw = 4104 
Wasted_Col = 1097 
Wasted_Row = 270 
Idle = 12416 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 733 
rwq = 0 
CCDLc_limit_alone = 733 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17887 
n_nop = 13664 
Read = 4104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 181 
n_pre = 165 
n_ref = 0 
n_req = 4104 
total_req = 4104 

Dual Bus Interface Util: 
issued_total_row = 346 
issued_total_col = 4104 
Row_Bus_Util =  0.019344 
CoL_Bus_Util = 0.229440 
Either_Row_CoL_Bus_Util = 0.236093 
Issued_on_Two_Bus_Simul_Util = 0.012691 
issued_two_Eff = 0.053753 
queue_avg = 2.157321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.15732

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11792, Miss = 5552, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 54
L2_cache_bank[1]: Access = 9592, Miss = 3932, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 11792, Miss = 5576, Miss_rate = 0.473, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[3]: Access = 9592, Miss = 3936, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11792, Miss = 5568, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 142
L2_cache_bank[5]: Access = 9592, Miss = 3928, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11792, Miss = 5568, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 144
L2_cache_bank[7]: Access = 9592, Miss = 3920, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 11792, Miss = 5560, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 322
L2_cache_bank[9]: Access = 9592, Miss = 3912, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[10]: Access = 11792, Miss = 5600, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 89
L2_cache_bank[11]: Access = 9592, Miss = 3908, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 11792, Miss = 5592, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 9592, Miss = 3908, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 11792, Miss = 5592, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 9592, Miss = 3908, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5968, Miss = 2216, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4816, Miss = 1896, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5968, Miss = 2216, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4816, Miss = 1896, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5968, Miss = 2216, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4816, Miss = 1896, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5968, Miss = 2216, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4816, Miss = 1896, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5968, Miss = 2216, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4816, Miss = 1896, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5968, Miss = 2216, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4816, Miss = 1896, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 5968, Miss = 2216, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4816, Miss = 1896, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 5968, Miss = 2216, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4816, Miss = 1896, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 5792, Miss = 2128, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 5048, Miss = 1976, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5792, Miss = 2128, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 5048, Miss = 1976, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 5792, Miss = 2128, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 5048, Miss = 1976, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 5792, Miss = 2128, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 5048, Miss = 1976, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 5792, Miss = 2128, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 5048, Miss = 1976, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 5792, Miss = 2128, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 5048, Miss = 1976, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 5792, Miss = 2128, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 5048, Miss = 1976, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 5792, Miss = 2128, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 5048, Miss = 1976, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 344064
L2_total_cache_misses = 141688
L2_total_cache_miss_rate = 0.4118
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 761
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][HIT] = 44352
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][MISS] = 25776
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][RESERVATION_FAIL] = 519
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][SECTOR_MISS] = 77328
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][HIT] = 98304
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[Stream_0][L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_R][TOTAL_ACCESS] = 147456
	L2_cache_stats_breakdown[Stream_0][GLOBAL_ACC_W][TOTAL_ACCESS] = 98304
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[Stream_0][GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5
	L2_cache_stats_fail_breakdown[Stream_0][GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 514
L2_cache_data_port_util = 0.167
L2_cache_fill_port_util = 0.117

icnt_total_pkts_mem_to_simt=344064
icnt_total_pkts_simt_to_mem=344064
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 344064
Req_Network_cycles = 25252
Req_Network_injected_packets_per_cycle =      13.6252 
Req_Network_conflicts_per_cycle =      15.1009
Req_Network_conflicts_per_cycle_util =      16.6518
Req_Bank_Level_Parallism =      15.0246
Req_Network_in_buffer_full_per_cycle =       5.0738
Req_Network_in_buffer_avg_util =     161.3016
Req_Network_out_buffer_full_per_cycle =       0.2345
Req_Network_out_buffer_avg_util =      31.0119

Reply_Network_injected_packets_num = 344064
Reply_Network_cycles = 25252
Reply_Network_injected_packets_per_cycle =       13.6252
Reply_Network_conflicts_per_cycle =       16.3014
Reply_Network_conflicts_per_cycle_util =      17.8501
Reply_Bank_Level_Parallism =      14.9197
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      21.3917
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3406
----------------------------END-of-Interconnect-DETAILS-------------------------
GLOBAL_TIMER=25252, gpu_tot_sim_cycle=25252, gpu_sim_cycle=7119
gpgpu_sim::update_stats() last_streamID=0, last_uid=4, start_cycle=18133, end_cycle=25251, sim cycle for this kernel is 7119


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 294912 (inst/sec)
gpgpu_simulation_rate = 526 (cycle/sec)
gpgpu_silicon_slowdown = 2281368x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
