-- VHDL for IBM SMS ALD page 14.18.12.1
-- Title: 1401 FULL BINARY TO 2-5 TRANS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/27/2020 2:35:27 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_18_12_1_1401_FULL_BINARY_TO_2_5_TRANS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_ASSEMBLY_CH_A_BIT:	 in STD_LOGIC;
		PS_AUX_BIN_ADDER_8_BIT:	 in STD_LOGIC;
		PS_AUX_BIN_ADDER_4_BIT:	 in STD_LOGIC;
		MS_ASSEMBLY_CH_B_BIT:	 in STD_LOGIC;
		PS_TSLT_BINARY_TO_TH_POS_2:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_THP_0_BIT_D:	 out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_0_BIT_E:	 out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_0_BIT_F:	 out STD_LOGIC);
end ALD_14_18_12_1_1401_FULL_BINARY_TO_2_5_TRANS;

architecture behavioral of ALD_14_18_12_1_1401_FULL_BINARY_TO_2_5_TRANS is 

	signal OUT_3A_C: STD_LOGIC;
	signal OUT_3B_D: STD_LOGIC;
	signal OUT_3D_R: STD_LOGIC;
	signal OUT_3E_E: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_3H_K: STD_LOGIC;
	signal OUT_DOT_1A: STD_LOGIC;
	signal OUT_DOT_1D: STD_LOGIC;
	signal OUT_DOT_1G: STD_LOGIC;

begin

	OUT_3A_C <= NOT(PS_AUX_BIN_ADDER_4_BIT AND PS_AUX_BIN_ADDER_8_BIT );
	OUT_3B_D <= NOT(MS_ASSEMBLY_CH_A_BIT AND PS_TSLT_BINARY_TO_TH_POS_2 );
	OUT_3D_R <= NOT(PS_AUX_BIN_ADDER_8_BIT AND MS_ASSEMBLY_CH_B_BIT );
	OUT_3E_E <= NOT(MS_ASSEMBLY_CH_A_BIT AND PS_TSLT_BINARY_TO_TH_POS_2 );
	OUT_3G_C <= NOT(PS_AUX_BIN_ADDER_4_BIT AND MS_ASSEMBLY_CH_B_BIT );
	OUT_3H_K <= NOT(MS_ASSEMBLY_CH_A_BIT AND PS_TSLT_BINARY_TO_TH_POS_2 );
	OUT_DOT_1A <= OUT_3A_C OR OUT_3B_D;
	OUT_DOT_1D <= OUT_3D_R OR OUT_3E_E;
	OUT_DOT_1G <= OUT_3G_C OR OUT_3H_K;

	MS_COMPAT_TSLTR_THP_0_BIT_D <= OUT_DOT_1A;
	MS_COMPAT_TSLTR_THP_0_BIT_E <= OUT_DOT_1D;
	MS_COMPAT_TSLTR_THP_0_BIT_F <= OUT_DOT_1G;


end;
