/************************************************************/
/*				Copy Right (C) HED.Inc						*/
/*				All Right Reserved							*/
/*文件名称：CIU96S320A.h									*/
/*作    者：												*/
/*当前版本：V1.0.0											*/
/*日    期：2012-08-26										*/
/*功能描述：	   											*/
/*		    本文件用于定义CIU96S320A芯片各个寄存器的地址    */
/*修改内容：初版做成										*/
/************************************************************/
#ifndef __CIU98320A_H__
#define __CIU98320A_H__

#define WATCHDOG_BASE_ADDR			0x000F0000
#define WDT_LOAD					(WATCHDOG_BASE_ADDR+0x000)
#define WDT_VAL						(WATCHDOG_BASE_ADDR+0x004)
#define WDT_CTRL					(WATCHDOG_BASE_ADDR+0x008)
#define WDT_INTSTAT					(WATCHDOG_BASE_ADDR+0x00C)

#define TIMER_BASE_ADDR				0x000F0800
#define TMR0_LOAD					(TIMER_BASE_ADDR+0x000)
#define TMR0_VAL					(TIMER_BASE_ADDR+0x004)
#define TMR0_CTRL					(TIMER_BASE_ADDR+0x008)
#define TMR0_INTSTAT				(TIMER_BASE_ADDR+0x00C)
#define TMR1_LOAD					(TIMER_BASE_ADDR+0x020)
#define TMR1_VAL					(TIMER_BASE_ADDR+0x024)
#define TMR1_CTRL					(TIMER_BASE_ADDR+0x028)
#define TMR1_INTSTAT				(TIMER_BASE_ADDR+0x02C)
#define TMR2_LOAD					(TIMER_BASE_ADDR+0x040)
#define TMR2_VAL					(TIMER_BASE_ADDR+0x044)
#define TMR2_CTRL					(TIMER_BASE_ADDR+0x048)
#define TMR2_INTSTAT				(TIMER_BASE_ADDR+0x04C)
#define TMR3_LOAD					(TIMER_BASE_ADDR+0x060)
#define TMR3_VAL					(TIMER_BASE_ADDR+0x064)
#define TMR3_CTRL					(TIMER_BASE_ADDR+0x068)
#define TMR3_INTSTAT				(TIMER_BASE_ADDR+0x06C)

#define SCI_BASE_ADDR				0x000F1000				   //?
#define SCI_BUF						(SCI_BASE_ADDR+0x000)	   //?
#define SCI_CTRL					(SCI_BASE_ADDR+0x001)	   //?
#define SCI_STAT					(SCI_BASE_ADDR+0x002)	   //?
#define SCI_ETU_LOAD				(SCI_BASE_ADDR+0x003)	   //?
#define SCI_TX_CTRL					(SCI_BASE_ADDR+0x004)	   //?
#define SCI_RX_CTRL					(SCI_BASE_ADDR+0x005)	   //?

#define SPI0_BASE_ADDR				0x000F1800
#define SPI0_CTRL					(SPI0_BASE_ADDR+0x000)
#define SPI0_DATALEN				(SPI0_BASE_ADDR+0x004)
#define SPI0_STAT					(SPI0_BASE_ADDR+0x008)
#define SPI0_DIV					(SPI0_BASE_ADDR+0x00C)
#define SPI0_IE						(SPI0_BASE_ADDR+0x010)
#define SPI0_INTSTAT				(SPI0_BASE_ADDR+0x014)
#define SPI0_STR					(SPI0_BASE_ADDR+0x018)
#define SPI0_DATA					(SPI0_BASE_ADDR+0x040)

#define CRC_BASE_ADDR				0x000F2000					//？
#define CRC_CTRL					(CRC_BASE_ADDR+0x000)		//？CRC寄存器地址
#define CRC_DATA					(CRC_BASE_ADDR+0x004)		//？ 有待校验
#define CRC_LOAD					(CRC_BASE_ADDR+0x008)		//？

#define RNG_BASE_ADDR				0x000F2800
#define RNG_CTRL					(RNG_BASE_ADDR+0x000)
#define RNG_STAT					(RNG_BASE_ADDR+0x004)
#define RNG_OUT						(RNG_BASE_ADDR+0x008)
#define RNG_SEED					(RNG_BASE_ADDR+0x00C)
#define RNG_MODE					(RNG_BASE_ADDR+0x010)
#define TRNG_TST_EN					(RNG_BASE_ADDR+0x014)
#define TRNG_TST_CTRL				(RNG_BASE_ADDR+0x018)
#define TRNG_DATA					(RNG_BASE_ADDR+0x020)

#define GPIO_BASE_ADDR				0x000F3000
#define GPIO_DATA					(GPIO_BASE_ADDR+0x000)
#define GPIO_DIR					(GPIO_BASE_ADDR+0x004)
#define GPIO_INT_SENS				(GPIO_BASE_ADDR+0x008)
#define GPIO_EDGE_TRIP				(GPIO_BASE_ADDR+0x00C)
#define GPIO_TRIP_MODE				(GPIO_BASE_ADDR+0x010)
#define GPIO_IE						(GPIO_BASE_ADDR+0x014)
#define GPIO_RAWINT					(GPIO_BASE_ADDR+0x018)		//?
#define GPIO_INTSTAT				(GPIO_BASE_ADDR+0x01C)		//?
#define GPIO_INTCLR					(GPIO_BASE_ADDR+0x020)

#define M7816_BASE_ADDR				0x000F4800
#define M7816_BUF					(M7816_BASE_ADDR+0x070)
#define M7816_CFG					(M7816_BASE_ADDR+0x074)
#define M7816_CTRL					(M7816_BASE_ADDR+0x078)
#define M7816_STAT					(M7816_BASE_ADDR+0x07C)
#define M7816_CLK_CTRL				(M7816_BASE_ADDR+0x080)
#define M7816_ETU_LOAD				(M7816_BASE_ADDR+0x084)
#define M7816_IE					(M7816_BASE_ADDR+0x088)

#define I2C_BASE_ADDR				0x000F5000
#define I2C_RX_DATA					(I2C_BASE_ADDR+0x000)
#define I2C_CTRL					(I2C_BASE_ADDR+0x004)
#define I2C_STAT					(I2C_BASE_ADDR+0x008)
#define I2C_ADDR					(I2C_BASE_ADDR+0x00C)
#define I2C_TX_DATA					(I2C_BASE_ADDR+0x010)
#define I2C_TIMEOUT					(I2C_BASE_ADDR+0x014)
#define I2C_PRER					(I2C_BASE_ADDR+0x018)

#define UART_BASE_ADDR				0x000F5800
#define UART_CTRL					(UART_BASE_ADDR+0x000)		//---------------改动过
#define UART_BAUD_FREQ				(UART_BASE_ADDR+0x004)
#define UART_BAUD_LIMIT				(UART_BASE_ADDR+0x008)
#define UART_RX_DATA				(UART_BASE_ADDR+0x00C)
#define UART_TX_DATA				(UART_BASE_ADDR+0x010)

#define SPI1_BASE_ADDR				0x000F6000
#define SPI1_CTRL					(SPI1_BASE_ADDR+0x000)
#define SPI1_DATALEN				(SPI1_BASE_ADDR+0x004)
#define SPI1_STAT					(SPI1_BASE_ADDR+0x008)
#define SPI1_DIV					(SPI1_BASE_ADDR+0x00C)
#define SPI1_IE						(SPI1_BASE_ADDR+0x010)
#define SPI1_INTSTAT				(SPI1_BASE_ADDR+0x014)
#define SPI1_STR					(SPI1_BASE_ADDR+0x018)
#define SPI1_DATA					(SPI1_BASE_ADDR+0x040)

#define MSEQ_BASE_ADDR				0x000F6800					//?

#define DES_BASE_ADDR				0x000F8000
#define DES_CTRL					(DES_BASE_ADDR+0x000)
#define DES_MODE					(DES_BASE_ADDR+0x004)
#define DES_IV						(DES_BASE_ADDR+0x008)
#define DES_DATA					(DES_BASE_ADDR+0x00C)
#define DES_KEY1					(DES_BASE_ADDR+0x010)
#define DES_KEY2					(DES_BASE_ADDR+0x014)

#define PKE_BASE_ADDR				0x000F8800

#define SM1_BASE_ADDR				0x000F9800
#define SM1_CTRL					(SM1_BASE_ADDR+0x000)		//?
#define SM1_CFG						(SM1_BASE_ADDR+0x004)		//?
#define SM1_SK						(SM1_BASE_ADDR+0x008)		//?
#define SM1_MK						(SM1_BASE_ADDR+0x00C)		//?
#define SM1_IV						(SM1_BASE_ADDR+0x010)		//?
#define SM1_DATA					(SM1_BASE_ADDR+0x014)		//?

#define USB_BASE_ADDR				0x000FA000
#define USB_CTRL					(USB_BASE_ADDR+0x080)		//?
#define USB_CMD						(USB_BASE_ADDR+0x084)		//?
#define USB_DATA					(USB_BASE_ADDR+0x088)		//?

#define AES_BASE_ADDR				0x000FA800
#define AES_CTRL					(AES_BASE_ADDR+0x000)		//?
#define AES_KEY						(AES_BASE_ADDR+0x004)		//?
#define AES_IV						(AES_BASE_ADDR+0x008)		//?
#define AES_DATA					(AES_BASE_ADDR+0x00C)		//?

#define SYS_CTRL_BASE_ADDR			0x000FF000
#define	SYS_EMMU_MAP				(SYS_CTRL_BASE_ADDR+0x000)
#define	SYS_EMMU_MAPSIZE			(SYS_CTRL_BASE_ADDR+0x004)
#define	SYS_EMMU_MAP0				(SYS_CTRL_BASE_ADDR+0x00C)
#define	SYS_EMMU_MAP1				(SYS_CTRL_BASE_ADDR+0x010)
#define	SYS_EMMU_MAP2				(SYS_CTRL_BASE_ADDR+0x014)
#define SYS_NVM_STATUS				(SYS_CTRL_BASE_ADDR+0x080)
#define SYS_NVM_MODE				(SYS_CTRL_BASE_ADDR+0x084)
#define SYS_NVM_PARASEL				(SYS_CTRL_BASE_ADDR+0x088)
#define SYS_NVM_PARA				(SYS_CTRL_BASE_ADDR+0x08C)
#define SYS_RAM_PRT					(SYS_CTRL_BASE_ADDR+0x100)
#define SYS_INFST					(SYS_CTRL_BASE_ADDR+0x180)
#define SYS_RST_FLAG				(SYS_CTRL_BASE_ADDR+0x184)
#define SYS_RST_CFG					(SYS_CTRL_BASE_ADDR+0x188)
#define SYS_RST_CTRL				(SYS_CTRL_BASE_ADDR+0x18C)
#define SYS_SCICSTAT				(SYS_CTRL_BASE_ADDR+0x190)
#define SYS_GRST_CTRL				(SYS_CTRL_BASE_ADDR+0x194)
#define SYS_CLK_EN					(SYS_CTRL_BASE_ADDR+0x200)
#define SYS_CLK_CLR					(SYS_CTRL_BASE_ADDR+0x204)
#define SYS_CLK_CFG					(SYS_CTRL_BASE_ADDR+0x208)
#define SYS_CLK_PLLEN				(SYS_CTRL_BASE_ADDR+0x210)
#define SYS_CLK_PLLCFG				(SYS_CTRL_BASE_ADDR+0x214)
#define SYS_CLK_FWCCFG				(SYS_CTRL_BASE_ADDR+0x220)
#define SYS_PCON1					(SYS_CTRL_BASE_ADDR+0x280)
#define SYS_PCON2					(SYS_CTRL_BASE_ADDR+0x284)
#define SYS_WKEN					(SYS_CTRL_BASE_ADDR+0x288)
#define SYS_GPWK_CTRL1				(SYS_CTRL_BASE_ADDR+0x28C)
#define SYS_GPWK_CTRL2				(SYS_CTRL_BASE_ADDR+0x290)
#define SYS_REGPRT					(SYS_CTRL_BASE_ADDR+0x3FC)
#define SYS_WKSRC					(SYS_CTRL_BASE_ADDR+0x400)
#define SYS_COMCON					(SYS_CTRL_BASE_ADDR+0x404)
#define SYS_PULLDIS1				(SYS_CTRL_BASE_ADDR+0x408)
#define SYS_PULLMOD					(SYS_CTRL_BASE_ADDR+0x410)
#define SYS_DRIVEMODE				(SYS_CTRL_BASE_ADDR+0x414)
#define SYS_GPWK					(SYS_CTRL_BASE_ADDR+0x418)
#define SYS_ADCTL					(SYS_CTRL_BASE_ADDR+0x41C)
#define SYS_CHIPCONFIG				(SYS_CTRL_BASE_ADDR+0x420)
#define SYS_TEST					(SYS_CTRL_BASE_ADDR+0x424)
#define SYS_USBRAM_REUSE			(SYS_CTRL_BASE_ADDR+0x428)

#define VIC_BASE_ADDR				0x000FF800
#define VIC_IRQ_STATUS				(VIC_BASE_ADDR+0x000)
#define VIC_FIQ_STATUS				(VIC_BASE_ADDR+0x004)
#define VIC_RAW_INT					(VIC_BASE_ADDR+0x008)
#define VIC_INT_SELECT				(VIC_BASE_ADDR+0x00C)
#define VIC_INT_ENABLE				(VIC_BASE_ADDR+0x010)
#define VIC_INT_ENCLEAR				(VIC_BASE_ADDR+0x014)
#define VIC_SOFT_INT				(VIC_BASE_ADDR+0x018)
#define VIC_SOFT_INTCLEAR			(VIC_BASE_ADDR+0x01C)
#define VIC_SWP_RIORITY				(VIC_BASE_ADDR+0x020)
#define VIC_PROTECTION				(VIC_BASE_ADDR+0x024)
#define VIC_ADDRESS					(VIC_BASE_ADDR+0x030)
#define VIC_VECT_PRIORITY0			(VIC_BASE_ADDR+0x200)
#define VIC_VECT_PRIORITY1			(VIC_BASE_ADDR+0x204)
#define VIC_VECT_PRIORITY2			(VIC_BASE_ADDR+0x208)
#define VIC_VECT_PRIORITY3			(VIC_BASE_ADDR+0x20C)
#define VIC_VECT_PRIORITY4			(VIC_BASE_ADDR+0x210)
#define VIC_VECT_PRIORITY5			(VIC_BASE_ADDR+0x214)
#define VIC_VECT_PRIORITY6			(VIC_BASE_ADDR+0x218)
#define VIC_VECT_PRIORITY7			(VIC_BASE_ADDR+0x21C)
#define VIC_VECT_PRIORITY8			(VIC_BASE_ADDR+0x220)
#define VIC_VECT_PRIORITY9			(VIC_BASE_ADDR+0x224)
#define VIC_VECT_PRIORITY10			(VIC_BASE_ADDR+0x228)
#define VIC_VECT_PRIORITY11			(VIC_BASE_ADDR+0x22C)
#define VIC_VECT_PRIORITY12			(VIC_BASE_ADDR+0x230)
#define VIC_VECT_PRIORITY13			(VIC_BASE_ADDR+0x234)
#define VIC_VECT_PRIORITY14			(VIC_BASE_ADDR+0x238)
#define VIC_VECT_PRIORITY15			(VIC_BASE_ADDR+0x23C)
#define VIC_VECT_PRIORITY16			(VIC_BASE_ADDR+0x240)
#define VIC_VECT_PRIORITY17			(VIC_BASE_ADDR+0x244)
#define VIC_VECT_PRIORITY18			(VIC_BASE_ADDR+0x248)
#define VIC_VECT_PRIORITY19			(VIC_BASE_ADDR+0x24C)
#define VIC_VECT_PRIORITY20			(VIC_BASE_ADDR+0x250)
#define VIC_VECT_PRIORITY21			(VIC_BASE_ADDR+0x254)
#define VIC_VECT_PRIORITY22			(VIC_BASE_ADDR+0x258)
#define VIC_VECT_PRIORITY23			(VIC_BASE_ADDR+0x25C)
#define VIC_VECT_PRIORITY24			(VIC_BASE_ADDR+0x260)
#define VIC_VECT_PRIORITY25			(VIC_BASE_ADDR+0x264)
#define VIC_VECT_PRIORITY26			(VIC_BASE_ADDR+0x268)
#define VIC_VECT_PRIORITY27			(VIC_BASE_ADDR+0x26C)
#define VIC_VECT_PRIORITY28			(VIC_BASE_ADDR+0x270)
#define VIC_VECT_PRIORITY29			(VIC_BASE_ADDR+0x274)
#define VIC_VECT_PRIORITY30			(VIC_BASE_ADDR+0x278)
#define VIC_VECT_PRIORITY31			(VIC_BASE_ADDR+0x27C)


#endif

/************************************************************/
/*															*/
/*				End of this file							*/
/*				All Right Reserved							*/
/*															*/
/************************************************************/
