Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): funccts_wst func1_wst func1_bst
Version: N-2017.09
Date   : Thu Nov 19 19:41:24 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            12.0000
  Critical Path Length:        6.6597
  Critical Path Slack:        -2.3252
  Critical Path Clk Period:    5.4000
  Total Negative Slack:      -24.7322
  No. of Violating Paths:     34.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        2.4888
  Critical Path Slack:         3.8899
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        3.3056
  Critical Path Slack:        -0.6298
  Critical Path Clk Period:    5.4000
  Total Negative Slack:       -3.2227
  No. of Violating Paths:      7.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            10.0000
  Critical Path Length:        8.9329
  Critical Path Slack:        -4.4021
  Critical Path Clk Period:    5.4000
  Total Negative Slack:    -1619.4734
  No. of Violating Paths:   1388.0000
  Worst Hold Violation:       -0.1329
  Total Hold Violation:       -5.2902
  No. of Hold Violations:    128.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             4.0000
  Critical Path Length:        3.5970
  Critical Path Slack:        -0.1571
  Critical Path Clk Period:   10.8000
  Total Negative Slack:       -0.2714
  No. of Violating Paths:      2.0000
  Worst Hold Violation:       -0.0218
  Total Hold Violation:       -0.0226
  No. of Hold Violations:      2.0000
  -----------------------------------


  Scenario 'func1_bst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            12.0000
  Critical Path Length:        2.3922
  Critical Path Slack:         2.4707
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.5317
  Critical Path Slack:         4.2649
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        1.3968
  Critical Path Slack:         2.3432
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            10.0000
  Critical Path Length:        3.2622
  Critical Path Slack:         1.7306
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0541
  Total Hold Violation:       -1.6160
  No. of Hold Violations:    116.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             4.0000
  Critical Path Length:        1.2754
  Critical Path Slack:         2.9944
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31703
  Buf/Inv Cell Count:            7008
  Buf Cell Count:                2194
  Inv Cell Count:                4814
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26299
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      84528.3196
  Noncombinational Area:   46412.1604
  Buf/Inv Area:            13146.8800
  Total Buffer Area:        4611.2000
  Total Inverter Area:      8535.6800
  Macro/Black Box Area:        0.0000
  Net Area:                    0.0000
  Net XLength        :  17521952.0000
  Net YLength        :  15523778.0000
  -----------------------------------
  Cell Area:              130940.4800
  Design Area:            130940.4800
  Net Length        :   33045730.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         34151
  Nets With Violations:         15660
  Max Trans Violations:           911
  Max Cap Violations:             129
  Max Net Length Violations:    15202
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            289.2280
  -----------------------------------------
  Overall Compile Time:            290.5988
  Overall Compile Wall Clock Time: 291.6300

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 4.4021  TNS: 1647.6996  Number of Violating Paths: 1431
  Scenario: func1_bst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
  Design  WNS: 4.4021  TNS: 1647.6996  Number of Violating Paths: 1431


  Scenario: func1_wst  (Hold)  WNS: 0.1329  TNS: 5.3128  Number of Violating Paths: 130
  Scenario: func1_bst  (Hold)  WNS: 0.0541  TNS: 1.6160  Number of Violating Paths: 116
  Design (Hold)  WNS: 0.1329  TNS: 5.4204  Number of Violating Paths: 147

  --------------------------------------------------------------------


1
