# ðŸ“˜ Digital Design Projects (SystemVerilog)

This repository contains a collection of digital logic design projects implemented in **SystemVerilog/Verilog**, covering fundamental to intermediate hardware design concepts. Each module includes a **testbench**, waveform verification, and clear documentation.  
The projects span across **counters, shift registers, FSMs, arithmetic circuits, and memory structures**, reflecting hands-on RTL design and simulation experience.

## ðŸ“‚ Included Projects

### **1. Counters**
- **Basic Up Counter**
- **Up Counter with Load**
- **Up/Down Counter**
- **Up/Down Range Counter**
- **Modulus-48 Counter (8-bit)** â€” custom counter with rollover logic
- **Frequency Divider (Ã·2)**
- **Frequency Divider (Ã·4)**

### **2. Shift Registers**
- **Left Shift Register**
- **Right Shift Register**
- **Universal Shift Register (5-bit)** â€” parallel load, shift-left, shift-right, hold
- **Twin Register System**

### **3. Sequential Circuits**
- **D-Latch (Dataflow & Behavioral)**
- **D Flip-Flop (Behavioral)**
- **Mealy Sequence Detector** â€” detects `001` using a 3-state FSM

### **4. Combinational Circuits**
- **1-bit Full Adder (Behavioral)**
- **2Ã—1 Multiplexer**
- **4Ã—1 Multiplexer (Dataflow)**
- **4-bit Comparator**
- **4Ã—2 Encoder**
- **3Ã—8 Decoder (Dataflow)**

### **5. Memory & Storage**
- **Single-Clock FIFO (64-byte)** â€” synchronous FIFO with write/read logic and testbench

### **6. Arithmetic & Logic**
- **ALU** â€” performs multiple arithmetic and logic operations via opcode selection
