$date
	Wed Nov 16 16:53:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_tb $end
$var wire 32 ! c [31:0] $end
$var wire 1 " C_out $end
$var reg 32 # a [31:0] $end
$var reg 32 $ b [31:0] $end
$scope module dut $end
$var wire 32 % a [31:0] $end
$var wire 32 & b [31:0] $end
$var wire 32 ' c [31:0] $end
$var wire 1 " C_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#10
b11111111111111111111111111111111 !
b11111111111111111111111111111111 '
b11111111111111111111111111111111 #
b11111111111111111111111111111111 %
#25
b11111111111111111111111111111110 !
b11111111111111111111111111111110 '
1"
b11111111111111111111111111111111 $
b11111111111111111111111111111111 &
#45
b0 !
b0 '
b1 #
b1 %
#55
b1111111111111111111111111111111 !
b1111111111111111111111111111111 '
b10000000000000000000000000000000 #
b10000000000000000000000000000000 %
#65
b0 !
b0 '
b10000000000000000000000000000000 $
b10000000000000000000000000000000 &
#75
b10000000000000000000000000000000 !
b10000000000000000000000000000000 '
0"
b0 #
b0 %
#85
b0 !
b0 '
b0 $
b0 &
