INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shuzisheji/logic_y/logic_y.srcs/sources_1/new/logic_gates_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shuzisheji/logic_y/logic_y.srcs/sources_1/new/not_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shuzisheji/logic_y/logic_y.srcs/sources_1/new/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/shuzisheji/logic_y/logic_y.srcs/sources_1/new/and_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/shuzisheji/logic_y/logic_y.srcs/sources_1/new/logic_gates.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/shuzisheji/logic_y/logic_y.srcs/sim_1/new/logic_gates_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates_tb
