static const uint8_t ff_hevc_mask_arr [ 16 * 2 ] __attribute__ ( ( aligned ( 0x40 ) ) ) { 0 1 1 2 2 3 3 4 4 5 5 6 6 7 7 8 0 1 1 2 2 3 3 4 16 17 17 18 18 19 19 20 } ; ; out0 , out1 ; { v4i32 out0_r , out1_r , out0_l , out1_l ; ILVR_H2_SW ( in0 , vec0 , in1 , vec1 , out0_r , out1_r ) ; ILVL_H2_SW ( in0 , vec0 , in1 , vec1 , out0_l , out1_l ) ; out0_r = __msa_dpadd_s_w ( offset , ( v8i16 ) out0_r , ( v8i16 ) wgt ) ; out1_r = __msa_dpadd_s_w ( offset , ( v8i16 ) out1_r , ( v8i16 ) wgt ) ; out0_l = __msa_dpadd_s_w ( offset , ( v8i16 ) out0_l , ( v8i16 ) wgt ) ; out1_l = __msa_dpadd_s_w ( offset , ( v8i16 ) out1_l , ( v8i16 ) wgt ) ; SRAR_W4_SW ( out0_r , out1_r , out0_l , out1_l , rnd ) ; CLIP_SW4_0_255 ( out0_l , out0_r , out1_l , out1_r ) ; } 