
+incdir+${PROJ_PATH}/rtl

${PROJ_PATH}/rtl/if_stage.sv
${PROJ_PATH}/rtl/sync_fifo.v
${PROJ_PATH}/rtl/id_stage.v
${PROJ_PATH}/rtl/ex_stage.v
${PROJ_PATH}/rtl/mem_stage.v
${PROJ_PATH}/rtl/wb_stage.v
${PROJ_PATH}/rtl/data_bypass.v
${PROJ_PATH}/rtl/register_file.v
${PROJ_PATH}/rtl/controller.v

${PROJ_PATH}/rtl/riscv_core.v


${PROJ_PATH}/rtl/tb_memory.v
${PROJ_PATH}/rtl/arbiter.v
${PROJ_PATH}/rtl/tb.v
