+define+ASSERT_ON
+define+ARM_ASSERT_ON
+define+OVL_ASSERT_ON
+define+ARM_APB_ASSERT_ON
//+define+ARM_AHB_ASSERT_ON

+incdir+../../std_ovl
+libext+.vlib
-y ../../std_ovl

../../logical/models/clkgate/cmsdk_clock_gate.v
../../excercises/logical/testbench/tb_frbm_example.v
../../logical/cmsdk_ahb_fileread_masters/verilog/cmsdk_ahb_fileread_master32.v
../../logical/cmsdk_ahb_fileread_masters/verilog/cmsdk_ahb_fileread_funnel.v
../../logical/cmsdk_ahb_fileread_masters/verilog/cmsdk_ahb_filereadcore.v
../../logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v

../../excercises/logical/cmsdk_apb4_eg_slave/verilog/cmsdk_apb4_eg_slave.v
../../excercises/logical/cmsdk_apb4_eg_slave/verilog/cmsdk_apb4_eg_slave_interface.v
../../excercises/logical/cmsdk_apb4_eg_slave/verilog/cmsdk_apb4_eg_slave_reg.v


