{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727175970774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727175970774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 18:06:10 2024 " "Processing started: Tue Sep 24 18:06:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727175970774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175970774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Assessment_3_Milestone1 -c Assessment_3_Milestone1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Assessment_3_Milestone1 -c Assessment_3_Milestone1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175970774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727175971011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727175971011 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.sv(60) " "Verilog HDL warning at sdram_write.sv(60): extended using \"x\" or \"z\"" {  } { { "a/sdram_write.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_write.sv" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1727175976828 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.sv(61) " "Verilog HDL warning at sdram_write.sv(61): extended using \"x\" or \"z\"" {  } { { "a/sdram_write.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_write.sv" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1727175976828 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.sv(62) " "Verilog HDL warning at sdram_write.sv(62): extended using \"x\" or \"z\"" {  } { { "a/sdram_write.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_write.sv" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1727175976828 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.sv(63) " "Verilog HDL warning at sdram_write.sv(63): extended using \"x\" or \"z\"" {  } { { "a/sdram_write.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_write.sv" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1727175976828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a/sdram_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file a/sdram_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_write " "Found entity 1: sdram_write" {  } { { "a/sdram_write.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_write.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727175976829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976829 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_read.sv(70) " "Verilog HDL warning at sdram_read.sv(70): extended using \"x\" or \"z\"" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1727175976830 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_read.sv(71) " "Verilog HDL warning at sdram_read.sv(71): extended using \"x\" or \"z\"" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1727175976830 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_read.sv(72) " "Verilog HDL warning at sdram_read.sv(72): extended using \"x\" or \"z\"" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1727175976830 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_read.sv(73) " "Verilog HDL warning at sdram_read.sv(73): extended using \"x\" or \"z\"" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1727175976830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a/sdram_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file a/sdram_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_read " "Found entity 1: sdram_read" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727175976830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976830 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_initialize.sv(105) " "Verilog HDL warning at sdram_initialize.sv(105): extended using \"x\" or \"z\"" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1727175976831 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_initialize.sv(106) " "Verilog HDL warning at sdram_initialize.sv(106): extended using \"x\" or \"z\"" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1727175976831 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_initialize.sv(107) " "Verilog HDL warning at sdram_initialize.sv(107): extended using \"x\" or \"z\"" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1727175976831 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_initialize.sv(108) " "Verilog HDL warning at sdram_initialize.sv(108): extended using \"x\" or \"z\"" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 108 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1727175976831 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_initialize.sv(111) " "Verilog HDL warning at sdram_initialize.sv(111): extended using \"x\" or \"z\"" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 111 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1727175976831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a/sdram_initialize.sv 1 1 " "Found 1 design units, including 1 entities, in source file a/sdram_initialize.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_initialize " "Found entity 1: sdram_initialize" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727175976831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a/sdram_controller_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file a/sdram_controller_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller_test " "Found entity 1: sdram_controller_test" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727175976832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init_fin INIT_FIN sdram_controller.sv(60) " "Verilog HDL Declaration information at sdram_controller.sv(60): object \"init_fin\" differs only in case from object \"INIT_FIN\" in the same scope" {  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727175976833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read_fin READ_FIN sdram_controller.sv(76) " "Verilog HDL Declaration information at sdram_controller.sv(76): object \"read_fin\" differs only in case from object \"READ_FIN\" in the same scope" {  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727175976833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read_ack READ_ACK sdram_controller.sv(52) " "Verilog HDL Declaration information at sdram_controller.sv(52): object \"read_ack\" differs only in case from object \"READ_ACK\" in the same scope" {  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727175976833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a/sdram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file a/sdram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727175976833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976833 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_controller_test " "Elaborating entity \"sdram_controller_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727175976847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 22 sdram_controller_test.sv(81) " "Verilog HDL assignment warning at sdram_controller_test.sv(81): truncated value with size 24 to match size of target (22)" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727175976847 "|sdram_controller_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idle_flag 0 sdram_controller_test.sv(27) " "Net \"idle_flag\" at sdram_controller_test.sv(27) has no driver or initial value, using a default initial value '0'" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727175976849 "|sdram_controller_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nop1_flag 0 sdram_controller_test.sv(28) " "Net \"nop1_flag\" at sdram_controller_test.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727175976849 "|sdram_controller_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pre_flag 0 sdram_controller_test.sv(29) " "Net \"pre_flag\" at sdram_controller_test.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727175976849 "|sdram_controller_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_flag 0 sdram_controller_test.sv(30) " "Net \"ref_flag\" at sdram_controller_test.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727175976849 "|sdram_controller_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nop2_flag 0 sdram_controller_test.sv(31) " "Net \"nop2_flag\" at sdram_controller_test.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727175976849 "|sdram_controller_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "load_flag 0 sdram_controller_test.sv(32) " "Net \"load_flag\" at sdram_controller_test.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727175976849 "|sdram_controller_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nop3_flag 0 sdram_controller_test.sv(33) " "Net \"nop3_flag\" at sdram_controller_test.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727175976849 "|sdram_controller_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fin_flag 0 sdram_controller_test.sv(34) " "Net \"fin_flag\" at sdram_controller_test.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727175976849 "|sdram_controller_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gpio_ref_cycles 0 sdram_controller_test.sv(35) " "Net \"gpio_ref_cycles\" at sdram_controller_test.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727175976849 "|sdram_controller_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gpio_init_begin_counter 0 sdram_controller_test.sv(36) " "Net \"gpio_init_begin_counter\" at sdram_controller_test.sv(36) has no driver or initial value, using a default initial value '0'" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727175976849 "|sdram_controller_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO\[31..23\] sdram_controller_test.sv(25) " "Output port \"GPIO\[31..23\]\" at sdram_controller_test.sv(25) has no driver" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727175976849 "|sdram_controller_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:u0 " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:u0\"" {  } { { "a/sdram_controller_test.sv" "u0" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727175976858 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_prior sdram_controller.sv(185) " "Verilog HDL Always Construct warning at sdram_controller.sv(185): inferring latch(es) for variable \"next_prior\", which holds its previous value in one or more paths through the always construct" {  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 185 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727175976859 "|sdram_controller_test|sdram_controller:u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "idle_flag sdram_controller.sv(33) " "Output port \"idle_flag\" at sdram_controller.sv(33) has no driver" {  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727175976859 "|sdram_controller_test|sdram_controller:u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nop1_flag sdram_controller.sv(34) " "Output port \"nop1_flag\" at sdram_controller.sv(34) has no driver" {  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727175976859 "|sdram_controller_test|sdram_controller:u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pre_flag sdram_controller.sv(35) " "Output port \"pre_flag\" at sdram_controller.sv(35) has no driver" {  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727175976859 "|sdram_controller_test|sdram_controller:u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ref_flag sdram_controller.sv(36) " "Output port \"ref_flag\" at sdram_controller.sv(36) has no driver" {  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727175976859 "|sdram_controller_test|sdram_controller:u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nop2_flag sdram_controller.sv(37) " "Output port \"nop2_flag\" at sdram_controller.sv(37) has no driver" {  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727175976859 "|sdram_controller_test|sdram_controller:u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "load_flag sdram_controller.sv(38) " "Output port \"load_flag\" at sdram_controller.sv(38) has no driver" {  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727175976859 "|sdram_controller_test|sdram_controller:u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nop3_flag sdram_controller.sv(39) " "Output port \"nop3_flag\" at sdram_controller.sv(39) has no driver" {  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727175976859 "|sdram_controller_test|sdram_controller:u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fin_flag sdram_controller.sv(40) " "Output port \"fin_flag\" at sdram_controller.sv(40) has no driver" {  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727175976859 "|sdram_controller_test|sdram_controller:u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio_ref_cycles sdram_controller.sv(41) " "Output port \"gpio_ref_cycles\" at sdram_controller.sv(41) has no driver" {  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727175976859 "|sdram_controller_test|sdram_controller:u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio_init_begin_counter sdram_controller.sv(43) " "Output port \"gpio_init_begin_counter\" at sdram_controller.sv(43) has no driver" {  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727175976859 "|sdram_controller_test|sdram_controller:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_prior sdram_controller.sv(185) " "Inferred latch for \"next_prior\" at sdram_controller.sv(185)" {  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976859 "|sdram_controller_test|sdram_controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_initialize sdram_controller:u0\|sdram_initialize:sdram_init " "Elaborating entity \"sdram_initialize\" for hierarchy \"sdram_controller:u0\|sdram_initialize:sdram_init\"" {  } { { "a/sdram_controller.sv" "sdram_init" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727175976859 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dqm sdram_initialize.sv(78) " "Verilog HDL warning at sdram_initialize.sv(78): object dqm used but never assigned" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 78 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "idle_flag sdram_initialize.sv(172) " "Verilog HDL Always Construct warning at sdram_initialize.sv(172): inferring latch(es) for variable \"idle_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 172 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nop1_flag sdram_initialize.sv(172) " "Verilog HDL Always Construct warning at sdram_initialize.sv(172): inferring latch(es) for variable \"nop1_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 172 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pre_flag sdram_initialize.sv(172) " "Verilog HDL Always Construct warning at sdram_initialize.sv(172): inferring latch(es) for variable \"pre_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 172 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ref_flag sdram_initialize.sv(172) " "Verilog HDL Always Construct warning at sdram_initialize.sv(172): inferring latch(es) for variable \"ref_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 172 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nop2_flag sdram_initialize.sv(172) " "Verilog HDL Always Construct warning at sdram_initialize.sv(172): inferring latch(es) for variable \"nop2_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 172 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load_flag sdram_initialize.sv(172) " "Verilog HDL Always Construct warning at sdram_initialize.sv(172): inferring latch(es) for variable \"load_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 172 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nop3_flag sdram_initialize.sv(172) " "Verilog HDL Always Construct warning at sdram_initialize.sv(172): inferring latch(es) for variable \"nop3_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 172 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fin_flag sdram_initialize.sv(172) " "Verilog HDL Always Construct warning at sdram_initialize.sv(172): inferring latch(es) for variable \"fin_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 172 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dqm 0 sdram_initialize.sv(78) " "Net \"dqm\" at sdram_initialize.sv(78) has no driver or initial value, using a default initial value '0'" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fin_flag sdram_initialize.sv(172) " "Inferred latch for \"fin_flag\" at sdram_initialize.sv(172)" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nop3_flag sdram_initialize.sv(172) " "Inferred latch for \"nop3_flag\" at sdram_initialize.sv(172)" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_flag sdram_initialize.sv(172) " "Inferred latch for \"load_flag\" at sdram_initialize.sv(172)" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nop2_flag sdram_initialize.sv(172) " "Inferred latch for \"nop2_flag\" at sdram_initialize.sv(172)" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_flag sdram_initialize.sv(172) " "Inferred latch for \"ref_flag\" at sdram_initialize.sv(172)" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_flag sdram_initialize.sv(172) " "Inferred latch for \"pre_flag\" at sdram_initialize.sv(172)" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nop1_flag sdram_initialize.sv(172) " "Inferred latch for \"nop1_flag\" at sdram_initialize.sv(172)" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idle_flag sdram_initialize.sv(172) " "Inferred latch for \"idle_flag\" at sdram_initialize.sv(172)" {  } { { "a/sdram_initialize.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_initialize.sv" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976860 "|sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_write sdram_controller:u0\|sdram_write:sdram_write " "Elaborating entity \"sdram_write\" for hierarchy \"sdram_controller:u0\|sdram_write:sdram_write\"" {  } { { "a/sdram_controller.sv" "sdram_write" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727175976861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_read sdram_controller:u0\|sdram_read:sdram_read " "Elaborating entity \"sdram_read\" for hierarchy \"sdram_controller:u0\|sdram_read:sdram_read\"" {  } { { "a/sdram_controller.sv" "sdram_read" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727175976861 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "irow sdram_read.sv(156) " "Verilog HDL Always Construct warning at sdram_read.sv(156): variable \"irow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ibank sdram_read.sv(157) " "Verilog HDL Always Construct warning at sdram_read.sv(157): variable \"ibank\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "icolumn sdram_read.sv(178) " "Verilog HDL Always Construct warning at sdram_read.sv(178): variable \"icolumn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ibank sdram_read.sv(179) " "Verilog HDL Always Construct warning at sdram_read.sv(179): variable \"ibank\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dqm_count sdram_read.sv(213) " "Verilog HDL Always Construct warning at sdram_read.sv(213): variable \"dqm_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DRAM_DQ sdram_read.sv(214) " "Verilog HDL Always Construct warning at sdram_read.sv(214): variable \"DRAM_DQ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data sdram_read.sv(138) " "Verilog HDL Always Construct warning at sdram_read.sv(138): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 138 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] sdram_read.sv(138) " "Inferred latch for \"data\[0\]\" at sdram_read.sv(138)" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] sdram_read.sv(138) " "Inferred latch for \"data\[1\]\" at sdram_read.sv(138)" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] sdram_read.sv(138) " "Inferred latch for \"data\[2\]\" at sdram_read.sv(138)" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] sdram_read.sv(138) " "Inferred latch for \"data\[3\]\" at sdram_read.sv(138)" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] sdram_read.sv(138) " "Inferred latch for \"data\[4\]\" at sdram_read.sv(138)" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] sdram_read.sv(138) " "Inferred latch for \"data\[5\]\" at sdram_read.sv(138)" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] sdram_read.sv(138) " "Inferred latch for \"data\[6\]\" at sdram_read.sv(138)" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] sdram_read.sv(138) " "Inferred latch for \"data\[7\]\" at sdram_read.sv(138)" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] sdram_read.sv(138) " "Inferred latch for \"data\[8\]\" at sdram_read.sv(138)" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] sdram_read.sv(138) " "Inferred latch for \"data\[9\]\" at sdram_read.sv(138)" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] sdram_read.sv(138) " "Inferred latch for \"data\[10\]\" at sdram_read.sv(138)" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] sdram_read.sv(138) " "Inferred latch for \"data\[11\]\" at sdram_read.sv(138)" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] sdram_read.sv(138) " "Inferred latch for \"data\[12\]\" at sdram_read.sv(138)" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] sdram_read.sv(138) " "Inferred latch for \"data\[13\]\" at sdram_read.sv(138)" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] sdram_read.sv(138) " "Inferred latch for \"data\[14\]\" at sdram_read.sv(138)" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] sdram_read.sv(138) " "Inferred latch for \"data\[15\]\" at sdram_read.sv(138)" {  } { { "a/sdram_read.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_read.sv" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175976862 "|sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727175977159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_controller:u0\|next_prior " "Latch sdram_controller:u0\|next_prior has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_controller:u0\|state.READ_ACK " "Ports D and ENA on the latch are fed by the same signal sdram_controller:u0\|state.READ_ACK" {  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727175977163 ""}  } { { "a/sdram_controller.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller.sv" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727175977163 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[10\] GND " "Pin \"GPIO\[10\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[11\] GND " "Pin \"GPIO\[11\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[12\] GND " "Pin \"GPIO\[12\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[13\] GND " "Pin \"GPIO\[13\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[14\] GND " "Pin \"GPIO\[14\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[15\] GND " "Pin \"GPIO\[15\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[16\] GND " "Pin \"GPIO\[16\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[17\] GND " "Pin \"GPIO\[17\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[18\] GND " "Pin \"GPIO\[18\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[19\] GND " "Pin \"GPIO\[19\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[23\] GND " "Pin \"GPIO\[23\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[24\] GND " "Pin \"GPIO\[24\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[25\] GND " "Pin \"GPIO\[25\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[26\] GND " "Pin \"GPIO\[26\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[27\] GND " "Pin \"GPIO\[27\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[28\] GND " "Pin \"GPIO\[28\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[29\] GND " "Pin \"GPIO\[29\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[30\] GND " "Pin \"GPIO\[30\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[31\] GND " "Pin \"GPIO\[31\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|GPIO[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "idle_flag GND " "Pin \"idle_flag\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|idle_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "nop1_flag GND " "Pin \"nop1_flag\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|nop1_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "pre_flag GND " "Pin \"pre_flag\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|pre_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "ref_flag GND " "Pin \"ref_flag\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|ref_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "nop2_flag GND " "Pin \"nop2_flag\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|nop2_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "load_flag GND " "Pin \"load_flag\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|load_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "nop3_flag GND " "Pin \"nop3_flag\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|nop3_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "fin_flag GND " "Pin \"fin_flag\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|fin_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_ref_cycles GND " "Pin \"gpio_ref_cycles\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|gpio_ref_cycles"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_init_begin_counter GND " "Pin \"gpio_init_begin_counter\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|gpio_init_begin_counter"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "a/sdram_controller_test.sv" "" { Text "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/a/sdram_controller_test.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727175977184 "|sdram_controller_test|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727175977184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727175977236 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727175977371 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Assessment_3_Milestone3 24 " "Ignored 24 assignments for entity \"Assessment_3_Milestone3\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Assessment_3_Milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Assessment_3_Milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977378 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1727175977378 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "milestone3 24 " "Ignored 24 assignments for entity \"milestone3\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity milestone3 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity milestone3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity milestone3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727175977379 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1727175977379 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/output_files/Assessment_3_Milestone1.map.smsg " "Generated suppressed messages file C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone1/output_files/Assessment_3_Milestone1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175977397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727175977484 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727175977484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "219 " "Implemented 219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727175977518 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727175977518 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727175977518 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727175977518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727175977534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 18:06:17 2024 " "Processing ended: Tue Sep 24 18:06:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727175977534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727175977534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727175977534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727175977534 ""}
