# Digital-Logic-Design
Various projects written in Verilog

Lab 2 - Design of a Decoder and Multiplexer

Lab 3 - Seven-segment Display

Lab 4 - FSMs and Clock Divider

Lab 5 - Datapath components

Lab 6 - Design of a stopwatch using a HLSM. The stopwatch supports "countup" and "countdown" functionality. 
