#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar  8 16:38:11 2023
# Process ID: 27428
# Current directory: D:/2MASTER/Vivado_Project/全代码注释版本的FPGA-can-main/Axi_Can_Lite
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30588 D:\2MASTER\Vivado_Project\全代码注释版本的FPGA-can-main\Axi_Can_Lite\Axi_Can_Lite.xpr
# Log file: D:/2MASTER/Vivado_Project/全代码注释版本的FPGA-can-main/Axi_Can_Lite/vivado.log
# Journal file: D:/2MASTER/Vivado_Project/全代码注释版本的FPGA-can-main/Axi_Can_Lite\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/2MASTER/Vivado_Project/全代码注释版本的FPGA-can-main/Axi_Can_Lite/Axi_Can_Lite.xpr
INFO: [Project 1-313] Project file moved from 'D:/2MASTER/Vivado_Project/Axi_Can_Lite' since last save.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/2MASTER/Vivado_Project/全代码注释版本的FPGA-can-main/IP_CANLITE'; using path 'D:/2MASTER/Vivado_Project/IP_CANLITE' instead.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/2MASTER/Vivado_Project/全代码注释版本的FPGA-can-main/Axi_Can_Lite/Axi_Can_Lite.gen/sources_1', nor could it be found using path 'D:/2MASTER/Vivado_Project/Axi_Can_Lite/Axi_Can_Lite.gen/sources_1'.
WARNING: [Project 1-312] File not found as 'D:/2MASTER/Vivado_Project/全代码注释版本的FPGA-can-main/IP_CANLITE/component.xml'; using path 'D:/2MASTER/Vivado_Project/IP_CANLITE/component.xml' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/2MASTER/Vivado_Project/IP_CANLITE'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  9 09:20:50 2023...
