{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592060895768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592060895781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 13 17:08:15 2020 " "Processing started: Sat Jun 13 17:08:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592060895781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060895781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ClockWork -c ClockWork " "Command: quartus_map --read_settings_files=on --write_settings_files=off ClockWork -c ClockWork" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060895781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592060896802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592060896802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkGen_verilog " "Found entity 1: clkGen_verilog" {  } { { "clkGen_verilog.v" "" { Text "D:/quartus17/project/ClockWork_restored/clkGen_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060909468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060909468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updown_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file updown_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 updown_counter " "Found entity 1: updown_counter" {  } { { "updown_counter.v" "" { Text "D:/quartus17/project/ClockWork_restored/updown_counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060909474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060909474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkenable.v 1 1 " "Found 1 design units, including 1 entities, in source file clkenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkEnable " "Found entity 1: clkEnable" {  } { { "clkEnable.v" "" { Text "D:/quartus17/project/ClockWork_restored/clkEnable.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060909481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060909481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timeanddateclock.v 1 1 " "Found 1 design units, including 1 entities, in source file timeanddateclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 timeAndDateClock " "Found entity 1: timeAndDateClock" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060909488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060909488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setfixtimeanddate.v 1 1 " "Found 1 design units, including 1 entities, in source file setfixtimeanddate.v" { { "Info" "ISGN_ENTITY_NAME" "1 setFixTimeAndDate " "Found entity 1: setFixTimeAndDate" {  } { { "setFixTimeAndDate.v" "" { Text "D:/quartus17/project/ClockWork_restored/setFixTimeAndDate.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060909495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060909495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdsteuerung.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcdsteuerung.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDsteuerung-a " "Found design unit 1: LCDsteuerung-a" {  } { { "LCDsteuerung.vhd" "" { Text "D:/quartus17/project/ClockWork_restored/LCDsteuerung.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060910621 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDsteuerung " "Found entity 1: LCDsteuerung" {  } { { "LCDsteuerung.vhd" "" { Text "D:/quartus17/project/ClockWork_restored/LCDsteuerung.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060910621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060910621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcddriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcddriver-communicate " "Found design unit 1: lcddriver-communicate" {  } { { "lcddriver.vhd" "" { Text "D:/quartus17/project/ClockWork_restored/lcddriver.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060910630 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcddriver " "Found entity 1: lcddriver" {  } { { "lcddriver.vhd" "" { Text "D:/quartus17/project/ClockWork_restored/lcddriver.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060910630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060910630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "FIFO.vhd" "" { Text "D:/quartus17/project/ClockWork_restored/FIFO.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060910641 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "D:/quartus17/project/ClockWork_restored/FIFO.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060910641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060910641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockwork.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockwork.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockWork " "Found entity 1: ClockWork" {  } { { "ClockWork.bdf" "" { Schematic "D:/quartus17/project/ClockWork_restored/ClockWork.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060910699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060910699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_10m.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_10m.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_10M " "Found entity 1: Clk_10M" {  } { { "Clk_10M.v" "" { Text "D:/quartus17/project/ClockWork_restored/Clk_10M.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060910710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060910710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_1Hz " "Found entity 1: pll_1Hz" {  } { { "pll_1Hz.v" "" { Text "D:/quartus17/project/ClockWork_restored/pll_1Hz.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060910722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060910722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ClockWork " "Elaborating entity \"ClockWork\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592060911084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcddriver lcddriver:inst2 " "Elaborating entity \"lcddriver\" for hierarchy \"lcddriver:inst2\"" {  } { { "ClockWork.bdf" "inst2" { Schematic "D:/quartus17/project/ClockWork_restored/ClockWork.bdf" { { 336 992 1256 576 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060911185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO lcddriver:inst2\|FIFO:MAP_FIFO " "Elaborating entity \"FIFO\" for hierarchy \"lcddriver:inst2\|FIFO:MAP_FIFO\"" {  } { { "lcddriver.vhd" "MAP_FIFO" { Text "D:/quartus17/project/ClockWork_restored/lcddriver.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060911228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\"" {  } { { "FIFO.vhd" "scfifo_component" { Text "D:/quartus17/project/ClockWork_restored/FIFO.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060912450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\"" {  } { { "FIFO.vhd" "" { Text "D:/quartus17/project/ClockWork_restored/FIFO.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060912470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family APEX20KE " "Parameter \"intended_device_family\" = \"APEX20KE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060912470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060912470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060912470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060912470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060912470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060912470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060912470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060912470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060912470 ""}  } { { "FIFO.vhd" "" { Text "D:/quartus17/project/ClockWork_restored/FIFO.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592060912470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_so01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_so01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_so01 " "Found entity 1: scfifo_so01" {  } { { "db/scfifo_so01.tdf" "" { Text "D:/quartus17/project/ClockWork_restored/db/scfifo_so01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060912688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060912688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_so01 lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated " "Elaborating entity \"scfifo_so01\" for hierarchy \"lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060912691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3v01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3v01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3v01 " "Found entity 1: a_dpfifo_3v01" {  } { { "db/a_dpfifo_3v01.tdf" "" { Text "D:/quartus17/project/ClockWork_restored/db/a_dpfifo_3v01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060912745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060912745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3v01 lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo " "Elaborating entity \"a_dpfifo_3v01\" for hierarchy \"lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\"" {  } { { "db/scfifo_so01.tdf" "dpfifo" { Text "D:/quartus17/project/ClockWork_restored/db/scfifo_so01.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060912749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rpb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rpb1 " "Found entity 1: altsyncram_rpb1" {  } { { "db/altsyncram_rpb1.tdf" "" { Text "D:/quartus17/project/ClockWork_restored/db/altsyncram_rpb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060912875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060912875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rpb1 lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|altsyncram_rpb1:FIFOram " "Elaborating entity \"altsyncram_rpb1\" for hierarchy \"lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|altsyncram_rpb1:FIFOram\"" {  } { { "db/a_dpfifo_3v01.tdf" "FIFOram" { Text "D:/quartus17/project/ClockWork_restored/db/a_dpfifo_3v01.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060912879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "D:/quartus17/project/ClockWork_restored/db/cmpr_is8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060912988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060912988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3v01.tdf" "almost_full_comparer" { Text "D:/quartus17/project/ClockWork_restored/db/a_dpfifo_3v01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060912992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cmpr_is8:three_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cmpr_is8:three_comparison\"" {  } { { "db/a_dpfifo_3v01.tdf" "three_comparison" { Text "D:/quartus17/project/ClockWork_restored/db/a_dpfifo_3v01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060913012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "D:/quartus17/project/ClockWork_restored/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060913087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060913087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_vnb:rd_ptr_msb " "Elaborating entity \"cntr_vnb\" for hierarchy \"lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_vnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3v01.tdf" "rd_ptr_msb" { Text "D:/quartus17/project/ClockWork_restored/db/a_dpfifo_3v01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060913091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "D:/quartus17/project/ClockWork_restored/db/cntr_co7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060913190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060913190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_co7:usedw_counter " "Elaborating entity \"cntr_co7\" for hierarchy \"lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_co7:usedw_counter\"" {  } { { "db/a_dpfifo_3v01.tdf" "usedw_counter" { Text "D:/quartus17/project/ClockWork_restored/db/a_dpfifo_3v01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060913193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "D:/quartus17/project/ClockWork_restored/db/cntr_0ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060913266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060913266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_0ob:wr_ptr " "Elaborating entity \"cntr_0ob\" for hierarchy \"lcddriver:inst2\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_0ob:wr_ptr\"" {  } { { "db/a_dpfifo_3v01.tdf" "wr_ptr" { Text "D:/quartus17/project/ClockWork_restored/db/a_dpfifo_3v01.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060913270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_10M Clk_10M:inst9 " "Elaborating entity \"Clk_10M\" for hierarchy \"Clk_10M:inst9\"" {  } { { "ClockWork.bdf" "inst9" { Schematic "D:/quartus17/project/ClockWork_restored/ClockWork.bdf" { { 304 -472 -232 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060913300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clk_10M:inst9\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clk_10M:inst9\|altpll:altpll_component\"" {  } { { "Clk_10M.v" "altpll_component" { Text "D:/quartus17/project/ClockWork_restored/Clk_10M.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060913596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clk_10M:inst9\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clk_10M:inst9\|altpll:altpll_component\"" {  } { { "Clk_10M.v" "" { Text "D:/quartus17/project/ClockWork_restored/Clk_10M.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060913622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clk_10M:inst9\|altpll:altpll_component " "Instantiated megafunction \"Clk_10M:inst9\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clk_10M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clk_10M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060913622 ""}  } { { "Clk_10M.v" "" { Text "D:/quartus17/project/ClockWork_restored/Clk_10M.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592060913622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_10m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_10m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_10M_altpll " "Found entity 1: Clk_10M_altpll" {  } { { "db/clk_10m_altpll.v" "" { Text "D:/quartus17/project/ClockWork_restored/db/clk_10m_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592060913745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060913745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_10M_altpll Clk_10M:inst9\|altpll:altpll_component\|Clk_10M_altpll:auto_generated " "Elaborating entity \"Clk_10M_altpll\" for hierarchy \"Clk_10M:inst9\|altpll:altpll_component\|Clk_10M_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060913748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDsteuerung LCDsteuerung:inst1 " "Elaborating entity \"LCDsteuerung\" for hierarchy \"LCDsteuerung:inst1\"" {  } { { "ClockWork.bdf" "inst1" { Schematic "D:/quartus17/project/ClockWork_restored/ClockWork.bdf" { { 376 656 944 584 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060913799 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DCF_Enable_in LCDsteuerung.vhd(274) " "VHDL Process Statement warning at LCDsteuerung.vhd(274): signal \"DCF_Enable_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCDsteuerung.vhd" "" { Text "D:/quartus17/project/ClockWork_restored/LCDsteuerung.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592060913827 "|ClockWork|LCDsteuerung:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timeAndDateClock timeAndDateClock:inst " "Elaborating entity \"timeAndDateClock\" for hierarchy \"timeAndDateClock:inst\"" {  } { { "ClockWork.bdf" "inst" { Schematic "D:/quartus17/project/ClockWork_restored/ClockWork.bdf" { { 456 288 584 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060913830 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timeAndDate_Out timeAndDateClock.v(51) " "Verilog HDL Always Construct warning at timeAndDateClock.v(51): inferring latch(es) for variable \"timeAndDate_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592060913842 "|ClockWork|timeAndDateClock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 timeAndDateClock.v(87) " "Verilog HDL assignment warning at timeAndDateClock.v(87): truncated value with size 32 to match size of target (3)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592060913843 "|ClockWork|timeAndDateClock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timeAndDateClock.v(97) " "Verilog HDL assignment warning at timeAndDateClock.v(97): truncated value with size 32 to match size of target (4)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592060913848 "|ClockWork|timeAndDateClock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 timeAndDateClock.v(117) " "Verilog HDL assignment warning at timeAndDateClock.v(117): truncated value with size 32 to match size of target (3)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592060913848 "|ClockWork|timeAndDateClock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timeAndDateClock.v(127) " "Verilog HDL assignment warning at timeAndDateClock.v(127): truncated value with size 32 to match size of target (4)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592060913849 "|ClockWork|timeAndDateClock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 timeAndDateClock.v(147) " "Verilog HDL assignment warning at timeAndDateClock.v(147): truncated value with size 32 to match size of target (2)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592060913849 "|ClockWork|timeAndDateClock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timeAndDateClock.v(157) " "Verilog HDL assignment warning at timeAndDateClock.v(157): truncated value with size 32 to match size of target (4)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592060913849 "|ClockWork|timeAndDateClock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 timeAndDateClock.v(177) " "Verilog HDL assignment warning at timeAndDateClock.v(177): truncated value with size 32 to match size of target (2)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592060913850 "|ClockWork|timeAndDateClock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timeAndDateClock.v(187) " "Verilog HDL assignment warning at timeAndDateClock.v(187): truncated value with size 32 to match size of target (4)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592060913850 "|ClockWork|timeAndDateClock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 timeAndDateClock.v(208) " "Verilog HDL assignment warning at timeAndDateClock.v(208): truncated value with size 32 to match size of target (3)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592060913850 "|ClockWork|timeAndDateClock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timeAndDateClock.v(227) " "Verilog HDL assignment warning at timeAndDateClock.v(227): truncated value with size 32 to match size of target (1)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592060913851 "|ClockWork|timeAndDateClock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timeAndDateClock.v(237) " "Verilog HDL assignment warning at timeAndDateClock.v(237): truncated value with size 32 to match size of target (4)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592060913851 "|ClockWork|timeAndDateClock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timeAndDateClock.v(255) " "Verilog HDL assignment warning at timeAndDateClock.v(255): truncated value with size 32 to match size of target (4)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592060913851 "|ClockWork|timeAndDateClock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timeAndDateClock.v(263) " "Verilog HDL assignment warning at timeAndDateClock.v(263): truncated value with size 32 to match size of target (4)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592060913851 "|ClockWork|timeAndDateClock:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_Out\[42\] timeAndDateClock.v(51) " "Inferred latch for \"timeAndDate_Out\[42\]\" at timeAndDateClock.v(51)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060913855 "|ClockWork|timeAndDateClock:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_Out\[43\] timeAndDateClock.v(51) " "Inferred latch for \"timeAndDate_Out\[43\]\" at timeAndDateClock.v(51)" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060913856 "|ClockWork|timeAndDateClock:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkGen_verilog clkGen_verilog:inst10 " "Elaborating entity \"clkGen_verilog\" for hierarchy \"clkGen_verilog:inst10\"" {  } { { "ClockWork.bdf" "inst10" { Schematic "D:/quartus17/project/ClockWork_restored/ClockWork.bdf" { { 472 -104 120 584 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060913871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 clkGen_verilog.v(27) " "Verilog HDL assignment warning at clkGen_verilog.v(27): truncated value with size 32 to match size of target (24)" {  } { { "clkGen_verilog.v" "" { Text "D:/quartus17/project/ClockWork_restored/clkGen_verilog.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592060913964 "|clkGen_verilog"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst6 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst6\"" {  } { { "ClockWork.bdf" "inst6" { Schematic "D:/quartus17/project/ClockWork_restored/ClockWork.bdf" { { 544 -384 -272 592 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060914059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst6 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst6\"" {  } { { "ClockWork.bdf" "" { Schematic "D:/quartus17/project/ClockWork_restored/ClockWork.bdf" { { 544 -384 -272 592 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060914073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst6 " "Instantiated megafunction \"LPM_CONSTANT:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 10000000 " "Parameter \"LPM_CVALUE\" = \"10000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060914073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592060914073 ""}  } { { "ClockWork.bdf" "" { Schematic "D:/quartus17/project/ClockWork_restored/ClockWork.bdf" { { 544 -384 -272 592 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592060914073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setFixTimeAndDate setFixTimeAndDate:inst3 " "Elaborating entity \"setFixTimeAndDate\" for hierarchy \"setFixTimeAndDate:inst3\"" {  } { { "ClockWork.bdf" "inst3" { Schematic "D:/quartus17/project/ClockWork_restored/ClockWork.bdf" { { 608 -104 96 688 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060914079 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LCDsteuerung.vhd" "" { Text "D:/quartus17/project/ClockWork_restored/LCDsteuerung.vhd" 612 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592060915638 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592060915638 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[4\] timeAndDateClock:inst\|timeAndDate_Out\[4\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[4\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[6\] timeAndDateClock:inst\|timeAndDate_Out\[6\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[6\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[6\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[11\] timeAndDateClock:inst\|timeAndDate_Out\[11\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[11\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[11\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[13\] timeAndDateClock:inst\|timeAndDate_Out\[13\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[13\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[13\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[19\] timeAndDateClock:inst\|timeAndDate_Out\[19\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[19\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[19\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[40\] timeAndDateClock:inst\|timeAndDate_Out\[40\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[40\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[40\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[24\] timeAndDateClock:inst\|timeAndDate_Out\[24\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[24\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[24\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[25\] timeAndDateClock:inst\|timeAndDate_Out\[25\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[25\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[25\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[0\] timeAndDateClock:inst\|timeAndDate_Out\[0\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[0\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[0\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[2\] timeAndDateClock:inst\|timeAndDate_Out\[2\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[2\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[2\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[7\] timeAndDateClock:inst\|timeAndDate_Out\[7\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[7\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[7\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[10\] timeAndDateClock:inst\|timeAndDate_Out\[10\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[10\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[10\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[14\] timeAndDateClock:inst\|timeAndDate_Out\[14\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[14\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[14\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[15\] timeAndDateClock:inst\|timeAndDate_Out\[15\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[15\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[15\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[20\] timeAndDateClock:inst\|timeAndDate_Out\[20\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[20\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[20\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[26\] timeAndDateClock:inst\|timeAndDate_Out\[26\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[26\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[26\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[27\] timeAndDateClock:inst\|timeAndDate_Out\[27\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[27\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[27\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[28\] timeAndDateClock:inst\|timeAndDate_Out\[28\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[28\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[28\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[31\] timeAndDateClock:inst\|timeAndDate_Out\[31\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[31\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[31\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[34\] timeAndDateClock:inst\|timeAndDate_Out\[34\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[34\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[34\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|timeAndDate_Out\[35\] timeAndDateClock:inst\|timeAndDate_Out\[35\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|timeAndDate_Out\[35\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|timeAndDate_Out\[35\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|timeAndDate_Out[35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|sec_count\[4\] timeAndDateClock:inst\|sec_count\[4\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|sec_count\[4\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|sec_count\[4\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|sec_count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|sec_count\[6\] timeAndDateClock:inst\|sec_count\[6\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|sec_count\[6\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|sec_count\[6\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|sec_count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|min_count\[4\] timeAndDateClock:inst\|min_count\[4\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|min_count\[4\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|min_count\[4\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|min_count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|min_count\[6\] timeAndDateClock:inst\|min_count\[6\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|min_count\[6\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|min_count\[6\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|min_count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|hour_count\[5\] timeAndDateClock:inst\|hour_count\[5\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|hour_count\[5\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|hour_count\[5\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|hour_count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|weekday_count\[0\] timeAndDateClock:inst\|weekday_count\[0\]~_emulated timeAndDateClock:inst\|weekday_count\[0\]~1 " "Register \"timeAndDateClock:inst\|weekday_count\[0\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|weekday_count\[0\]~_emulated\" and latch \"timeAndDateClock:inst\|weekday_count\[0\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|weekday_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|weekday_count\[1\] timeAndDateClock:inst\|weekday_count\[1\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|weekday_count\[1\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|weekday_count\[1\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|weekday_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|day_count\[4\] timeAndDateClock:inst\|day_count\[4\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|day_count\[4\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|day_count\[4\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 174 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|day_count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|day_count\[5\] timeAndDateClock:inst\|day_count\[5\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|day_count\[5\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|day_count\[5\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 174 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|day_count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|sec_count\[0\] timeAndDateClock:inst\|sec_count\[0\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|sec_count\[0\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|sec_count\[0\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|sec_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|sec_count\[2\] timeAndDateClock:inst\|sec_count\[2\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|sec_count\[2\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|sec_count\[2\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|sec_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|min_count\[0\] timeAndDateClock:inst\|min_count\[0\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|min_count\[0\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|min_count\[0\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|min_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|min_count\[3\] timeAndDateClock:inst\|min_count\[3\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|min_count\[3\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|min_count\[3\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|min_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|hour_count\[0\] timeAndDateClock:inst\|hour_count\[0\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|hour_count\[0\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|hour_count\[0\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|hour_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|hour_count\[1\] timeAndDateClock:inst\|hour_count\[1\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|hour_count\[1\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|hour_count\[1\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 144 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|hour_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|day_count\[0\] timeAndDateClock:inst\|day_count\[0\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|day_count\[0\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|day_count\[0\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 174 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|day_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|mon_count\[0\] timeAndDateClock:inst\|mon_count\[0\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|mon_count\[0\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|mon_count\[0\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 224 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|mon_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|mon_count\[1\] timeAndDateClock:inst\|mon_count\[1\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|mon_count\[1\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|mon_count\[1\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 224 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|mon_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|mon_count\[2\] timeAndDateClock:inst\|mon_count\[2\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|mon_count\[2\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|mon_count\[2\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 224 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|mon_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|year_count\[0\] timeAndDateClock:inst\|year_count\[0\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|year_count\[0\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|year_count\[0\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 252 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|year_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|year_count\[3\] timeAndDateClock:inst\|year_count\[3\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|year_count\[3\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|year_count\[3\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 252 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|year_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeAndDateClock:inst\|year_count\[4\] timeAndDateClock:inst\|year_count\[4\]~_emulated timeAndDateClock:inst\|timeAndDate_Out\[4\]~1 " "Register \"timeAndDateClock:inst\|year_count\[4\]\" is converted into an equivalent circuit using register \"timeAndDateClock:inst\|year_count\[4\]~_emulated\" and latch \"timeAndDateClock:inst\|timeAndDate_Out\[4\]~1\"" {  } { { "timeAndDateClock.v" "" { Text "D:/quartus17/project/ClockWork_restored/timeAndDateClock.v" 252 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1592060915641 "|ClockWork|timeAndDateClock:inst|year_count[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1592060915641 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592060916011 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592060917239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592060917239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "627 " "Implemented 627 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592060917407 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592060917407 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1592060917407 ""} { "Info" "ICUT_CUT_TM_LCELLS" "596 " "Implemented 596 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592060917407 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1592060917407 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1592060917407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592060917407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592060917433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 13 17:08:37 2020 " "Processing ended: Sat Jun 13 17:08:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592060917433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592060917433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592060917433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592060917433 ""}
