// Seed: 1935275217
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output tri0 id_2#(
        .id_11(1),
        .id_12(1),
        .id_13(1'h0 == -1),
        .id_14(-1),
        .id_15(1),
        .id_16(1)
    ),
    input tri0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    output supply1 id_6,
    output tri0 id_7,
    input wire id_8,
    input wire id_9
);
  wor id_17 = -1 - 1;
  always @(*) assert (id_8);
endmodule
module module_1 #(
    parameter id_4 = 32'd99
) (
    input tri id_0,
    input wand id_1,
    input wand id_2,
    input supply1 id_3,
    input supply0 _id_4,
    input wand id_5,
    input tri id_6,
    input supply0 id_7,
    output wor id_8,
    input tri id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12,
    input wand id_13#(.id_15(1))
);
  logic [7:0] id_16;
  assign id_16[1] = ~id_6;
  parameter [1 : -1 'b0 -  id_4] id_17 = -1;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_8,
      id_5,
      id_1,
      id_8,
      id_8,
      id_8,
      id_0,
      id_11
  );
  assign modCall_1.id_3 = 0;
endmodule
