-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spk_packet_tx is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    mua_stream_V_data_V_dout : IN STD_LOGIC_VECTOR (191 downto 0);
    mua_stream_V_data_V_empty_n : IN STD_LOGIC;
    mua_stream_V_data_V_read : OUT STD_LOGIC;
    out_pre_TUSER : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_pre_TVALID : OUT STD_LOGIC;
    out_pre_TREADY : IN STD_LOGIC;
    out_pre_TID : OUT STD_LOGIC_VECTOR (11 downto 0);
    out_pre_TLAST : OUT STD_LOGIC;
    out_pre_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    out_pre_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_post_TUSER : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_post_TVALID : OUT STD_LOGIC;
    out_post_TREADY : IN STD_LOGIC;
    out_post_TID : OUT STD_LOGIC_VECTOR (11 downto 0);
    out_post_TLAST : OUT STD_LOGIC;
    out_post_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    out_post_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    time_stamp_V_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    time_stamp_V_TVALID : OUT STD_LOGIC;
    time_stamp_V_TREADY : IN STD_LOGIC );
end;


architecture behav of spk_packet_tx is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "spk_packet_tx,hls_ip_2016_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k325tffg900-2,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.410000,HLS_SYN_LAT=10,HLS_SYN_TPT=none,HLS_SYN_MEM=64,HLS_SYN_DSP=0,HLS_SYN_FF=883,HLS_SYN_LUT=353}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000100000000";
    constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_ST_st11_fsm_10 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000010000000000";
    constant ap_ST_st12_fsm_11 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000100000000000";
    constant ap_ST_st13_fsm_12 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000000000000";
    constant ap_ST_st14_fsm_13 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010000000000000";
    constant ap_ST_st15_fsm_14 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000000000000";
    constant ap_ST_st16_fsm_15 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000000000000";
    constant ap_ST_st17_fsm_16 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_ST_st18_fsm_17 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000000000000";
    constant ap_ST_st19_fsm_18 : STD_LOGIC_VECTOR (22 downto 0) := "00001000000000000000000";
    constant ap_ST_st20_fsm_19 : STD_LOGIC_VECTOR (22 downto 0) := "00010000000000000000000";
    constant ap_ST_st21_fsm_20 : STD_LOGIC_VECTOR (22 downto 0) := "00100000000000000000000";
    constant ap_ST_st22_fsm_21 : STD_LOGIC_VECTOR (22 downto 0) := "01000000000000000000000";
    constant ap_ST_st23_fsm_22 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_true : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_FFFFFFF5 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111110101";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_BB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111011";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101011";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000100";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";

    signal ap_rst_n_inv : STD_LOGIC;
    signal out_pre_V_user_V_1_data_in : STD_LOGIC_VECTOR (7 downto 0);
    signal out_pre_V_user_V_1_vld_in : STD_LOGIC;
    signal out_pre_V_user_V_1_ack_in : STD_LOGIC;
    signal out_pre_V_user_V_1_ack_out : STD_LOGIC;
    signal out_pre_V_user_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_pre_V_user_V_1_sRdy : STD_LOGIC;
    signal out_pre_V_user_V_1_mVld : STD_LOGIC := '0';
    signal out_pre_V_user_V_1_areset_d : STD_LOGIC;
    signal out_pre_V_id_V_1_data_in : STD_LOGIC_VECTOR (11 downto 0);
    signal out_pre_V_id_V_1_vld_in : STD_LOGIC;
    signal out_pre_V_id_V_1_ack_out : STD_LOGIC;
    signal out_pre_V_id_V_1_data_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal out_pre_V_id_V_1_sRdy : STD_LOGIC;
    signal out_pre_V_id_V_1_mVld : STD_LOGIC := '0';
    signal out_pre_V_id_V_1_areset_d : STD_LOGIC;
    signal out_pre_V_last_1_data_in : STD_LOGIC;
    signal out_pre_V_last_1_vld_in : STD_LOGIC;
    signal out_pre_V_last_1_ack_out : STD_LOGIC;
    signal out_pre_V_last_1_data_reg : STD_LOGIC;
    signal out_pre_V_last_1_sRdy : STD_LOGIC;
    signal out_pre_V_last_1_mVld : STD_LOGIC := '0';
    signal out_pre_V_last_1_areset_d : STD_LOGIC;
    signal out_pre_V_data_V_1_vld_in : STD_LOGIC;
    signal out_pre_V_data_V_1_ack_out : STD_LOGIC;
    signal out_pre_V_data_V_1_data_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal out_pre_V_data_V_1_sRdy : STD_LOGIC;
    signal out_pre_V_data_V_1_mVld : STD_LOGIC := '0';
    signal out_pre_V_data_V_1_areset_d : STD_LOGIC;
    signal out_pre_V_dest_V_1_data_in : STD_LOGIC_VECTOR (0 downto 0);
    signal out_pre_V_dest_V_1_vld_in : STD_LOGIC;
    signal out_pre_V_dest_V_1_ack_out : STD_LOGIC;
    signal out_pre_V_dest_V_1_data_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_pre_V_dest_V_1_sRdy : STD_LOGIC;
    signal out_pre_V_dest_V_1_mVld : STD_LOGIC := '0';
    signal out_pre_V_dest_V_1_areset_d : STD_LOGIC;
    signal out_post_V_user_V_1_data_in : STD_LOGIC_VECTOR (7 downto 0);
    signal out_post_V_user_V_1_vld_in : STD_LOGIC;
    signal out_post_V_user_V_1_ack_in : STD_LOGIC;
    signal out_post_V_user_V_1_ack_out : STD_LOGIC;
    signal out_post_V_user_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_post_V_user_V_1_sRdy : STD_LOGIC;
    signal out_post_V_user_V_1_mVld : STD_LOGIC := '0';
    signal out_post_V_user_V_1_areset_d : STD_LOGIC;
    signal out_post_V_id_V_1_data_in : STD_LOGIC_VECTOR (11 downto 0);
    signal out_post_V_id_V_1_vld_in : STD_LOGIC;
    signal out_post_V_id_V_1_ack_out : STD_LOGIC;
    signal out_post_V_id_V_1_data_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal out_post_V_id_V_1_sRdy : STD_LOGIC;
    signal out_post_V_id_V_1_mVld : STD_LOGIC := '0';
    signal out_post_V_id_V_1_areset_d : STD_LOGIC;
    signal out_post_V_last_1_data_in : STD_LOGIC;
    signal out_post_V_last_1_vld_in : STD_LOGIC;
    signal out_post_V_last_1_ack_out : STD_LOGIC;
    signal out_post_V_last_1_data_reg : STD_LOGIC;
    signal out_post_V_last_1_sRdy : STD_LOGIC;
    signal out_post_V_last_1_mVld : STD_LOGIC := '0';
    signal out_post_V_last_1_areset_d : STD_LOGIC;
    signal out_post_V_data_V_1_vld_in : STD_LOGIC;
    signal out_post_V_data_V_1_ack_out : STD_LOGIC;
    signal out_post_V_data_V_1_data_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal out_post_V_data_V_1_sRdy : STD_LOGIC;
    signal out_post_V_data_V_1_mVld : STD_LOGIC := '0';
    signal out_post_V_data_V_1_areset_d : STD_LOGIC;
    signal out_post_V_dest_V_1_data_in : STD_LOGIC_VECTOR (0 downto 0);
    signal out_post_V_dest_V_1_vld_in : STD_LOGIC;
    signal out_post_V_dest_V_1_ack_out : STD_LOGIC;
    signal out_post_V_dest_V_1_data_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_post_V_dest_V_1_sRdy : STD_LOGIC;
    signal out_post_V_dest_V_1_mVld : STD_LOGIC := '0';
    signal out_post_V_dest_V_1_areset_d : STD_LOGIC;
    signal time_stamp_V_1_vld_in : STD_LOGIC;
    signal time_stamp_V_1_ack_in : STD_LOGIC;
    signal time_stamp_V_1_ack_out : STD_LOGIC;
    signal time_stamp_V_1_data_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal time_stamp_V_1_sRdy : STD_LOGIC;
    signal time_stamp_V_1_mVld : STD_LOGIC := '0';
    signal time_stamp_V_1_areset_d : STD_LOGIC;
    signal buf_2d_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal buf_2d_V_ce0 : STD_LOGIC;
    signal buf_2d_V_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal buf_2d_V_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal buf_2d_V_ce1 : STD_LOGIC;
    signal buf_2d_V_we1 : STD_LOGIC;
    signal state_A_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_A_ce0 : STD_LOGIC;
    signal state_A_we0 : STD_LOGIC;
    signal state_A_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal state_A_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal cnt_A_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal cnt_A_V_ce0 : STD_LOGIC;
    signal cnt_A_V_we0 : STD_LOGIC;
    signal cnt_A_V_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_A_V_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_busy_A_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_busy_A_V_ce0 : STD_LOGIC;
    signal p_busy_A_V_we0 : STD_LOGIC;
    signal p_busy_A_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_busy_A_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal state_B_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_B_ce0 : STD_LOGIC;
    signal state_B_we0 : STD_LOGIC;
    signal state_B_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal state_B_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal cnt_B_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal cnt_B_V_ce0 : STD_LOGIC;
    signal cnt_B_V_we0 : STD_LOGIC;
    signal cnt_B_V_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_B_V_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mua_stream_V_data_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_341 : BOOLEAN;
    signal out_pre_TDATA_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_349 : BOOLEAN;
    signal state_A_load_reg_847 : STD_LOGIC_VECTOR (1 downto 0);
    signal is_peak_V_reg_816 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st11_fsm_10 : STD_LOGIC;
    signal ap_sig_365 : BOOLEAN;
    signal tmp_5_reg_894 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st9_fsm_8 : STD_LOGIC;
    signal ap_sig_381 : BOOLEAN;
    signal tmp_5_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_898 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st20_fsm_19 : STD_LOGIC;
    signal ap_sig_406 : BOOLEAN;
    signal ap_sig_cseq_ST_st21_fsm_20 : STD_LOGIC;
    signal ap_sig_418 : BOOLEAN;
    signal ap_sig_cseq_ST_st18_fsm_17 : STD_LOGIC;
    signal ap_sig_426 : BOOLEAN;
    signal tmp_16_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st19_fsm_18 : STD_LOGIC;
    signal ap_sig_438 : BOOLEAN;
    signal tmp_16_reg_960 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_964 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_post_TDATA_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_463 : BOOLEAN;
    signal tmp_10_fu_645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_871 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_875 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st15_fsm_14 : STD_LOGIC;
    signal ap_sig_502 : BOOLEAN;
    signal tmp_21_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st16_fsm_15 : STD_LOGIC;
    signal ap_sig_514 : BOOLEAN;
    signal tmp_21_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_951 : STD_LOGIC_VECTOR (0 downto 0);
    signal time_stamp_V_TDATA_blk_n : STD_LOGIC;
    signal reg_401 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_543 : BOOLEAN;
    signal ap_sig_cseq_ST_st8_fsm_7 : STD_LOGIC;
    signal ap_sig_550 : BOOLEAN;
    signal ap_sig_cseq_ST_st10_fsm_9 : STD_LOGIC;
    signal ap_sig_558 : BOOLEAN;
    signal grp_fu_395_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_410 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st14_fsm_13 : STD_LOGIC;
    signal ap_sig_588 : BOOLEAN;
    signal ap_sig_cseq_ST_st17_fsm_16 : STD_LOGIC;
    signal ap_sig_595 : BOOLEAN;
    signal grp_fu_420_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal reg_426 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st22_fsm_21 : STD_LOGIC;
    signal ap_sig_611 : BOOLEAN;
    signal ch_last_in_group_V_fu_431_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ch_last_in_group_V_reg_775 : STD_LOGIC_VECTOR (11 downto 0);
    signal ch_w_V_fu_441_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ch_w_V_reg_786 : STD_LOGIC_VECTOR (11 downto 0);
    signal frameNo_reg_794 : STD_LOGIC_VECTOR (31 downto 0);
    signal tetrode_data_V_fu_461_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal tetrode_data_V_reg_799 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_25_fu_499_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_25_reg_805 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_9_fu_505_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_reg_810 : STD_LOGIC_VECTOR (4 downto 0);
    signal is_peak_V_fu_563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_569_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_7_reg_820 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_637 : BOOLEAN;
    signal tmp_30_fu_622_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_30_reg_832 : STD_LOGIC_VECTOR (13 downto 0);
    signal state_A_addr_reg_837 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_650 : BOOLEAN;
    signal pre_V_reg_851 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_658 : BOOLEAN;
    signal cnt_A_V_addr_3_reg_856 : STD_LOGIC_VECTOR (7 downto 0);
    signal cnt_A_V_addr_2_gep_fu_272_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal cnt_A_V_addr_2_reg_861 : STD_LOGIC_VECTOR (7 downto 0);
    signal cnt_A_V_addr_reg_866 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_4_fu_663_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_414_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_13_reg_884 : STD_LOGIC_VECTOR (4 downto 0);
    signal state_B_addr_reg_889 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_fu_680_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_2_fu_695_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_700_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_reg_912 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_reg_917 : STD_LOGIC_VECTOR (4 downto 0);
    signal state_B_load_reg_922 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st12_fsm_11 : STD_LOGIC;
    signal ap_sig_721 : BOOLEAN;
    signal cnt_B_V_addr_2_reg_926 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_cseq_ST_st13_fsm_12 : STD_LOGIC;
    signal ap_sig_730 : BOOLEAN;
    signal cnt_B_V_addr_gep_fu_350_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal cnt_B_V_addr_reg_931 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_710_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_reg_936 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_user_V_9_fu_732_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_5_fu_749_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_7_fu_764_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_769_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_18_reg_978 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_busy_A_V_load_reg_983 : STD_LOGIC_VECTOR (0 downto 0);
    signal cnt_B_V_addr_3_reg_987 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_cast_fu_585_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_36_cast_fu_628_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_632_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_636_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal cnt_A_V_addr_1_gep_fu_281_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_640_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_20_fu_706_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal cnt_B_V_addr_1_gep_fu_371_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_cseq_ST_st23_fsm_22 : STD_LOGIC;
    signal ap_sig_1095 : BOOLEAN;
    signal ap_sig_1118 : BOOLEAN;
    signal t_V_fu_465_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_8_fu_475_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_15_fu_487_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl2_cast_fu_483_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl3_cast_fu_495_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_fu_511_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_515_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_523_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_531_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_cast_fu_573_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_31_cast_fu_576_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_26_fu_579_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_27_fu_590_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_28_fu_601_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl_cast_fu_597_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl1_cast_fu_608_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_fu_612_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_35_cast_fu_618_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal spk_post_user_V_1_fu_657_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_34_fu_685_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal spk_post_user_V_fu_689_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal spk_post_user_V_3_fu_726_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_36_fu_754_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal spk_post_user_V_2_fu_758_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (22 downto 0);

    component spk_packet_tx_buf_2d_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component spk_packet_tx_state_A IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (1 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component spk_packet_tx_cnt_A_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component spk_packet_tx_p_busy_A_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    buf_2d_V_U : component spk_packet_tx_buf_2d_V
    generic map (
        DataWidth => 128,
        AddressRange => 5120,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_V_address0,
        ce0 => buf_2d_V_ce0,
        q0 => buf_2d_V_q0,
        address1 => buf_2d_V_address1,
        ce1 => buf_2d_V_ce1,
        we1 => buf_2d_V_we1,
        d1 => tetrode_data_V_reg_799);

    state_A_U : component spk_packet_tx_state_A
    generic map (
        DataWidth => 2,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => state_A_address0,
        ce0 => state_A_ce0,
        we0 => state_A_we0,
        d0 => state_A_d0,
        q0 => state_A_q0);

    cnt_A_V_U : component spk_packet_tx_cnt_A_V
    generic map (
        DataWidth => 5,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cnt_A_V_address0,
        ce0 => cnt_A_V_ce0,
        we0 => cnt_A_V_we0,
        d0 => cnt_A_V_d0,
        q0 => cnt_A_V_q0);

    p_busy_A_V_U : component spk_packet_tx_p_busy_A_V
    generic map (
        DataWidth => 1,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_busy_A_V_address0,
        ce0 => p_busy_A_V_ce0,
        we0 => p_busy_A_V_we0,
        d0 => p_busy_A_V_d0,
        q0 => p_busy_A_V_q0);

    state_B_U : component spk_packet_tx_state_A
    generic map (
        DataWidth => 2,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => state_B_address0,
        ce0 => state_B_ce0,
        we0 => state_B_we0,
        d0 => state_B_d0,
        q0 => state_B_q0);

    cnt_B_V_U : component spk_packet_tx_cnt_A_V
    generic map (
        DataWidth => 5,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cnt_B_V_address0,
        ce0 => cnt_B_V_ce0,
        we0 => cnt_B_V_we0,
        d0 => cnt_B_V_d0,
        q0 => cnt_B_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    out_post_V_data_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_post_V_data_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_post_V_data_V_1_vld_in)) then 
                    out_post_V_data_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_post_V_data_V_1_ack_out)) then 
                    out_post_V_data_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_post_V_dest_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_post_V_dest_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_post_V_dest_V_1_vld_in)) then 
                    out_post_V_dest_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_post_V_dest_V_1_ack_out)) then 
                    out_post_V_dest_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_post_V_id_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_post_V_id_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_post_V_id_V_1_vld_in)) then 
                    out_post_V_id_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_post_V_id_V_1_ack_out)) then 
                    out_post_V_id_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_post_V_last_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_post_V_last_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_post_V_last_1_vld_in)) then 
                    out_post_V_last_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_post_V_last_1_ack_out)) then 
                    out_post_V_last_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_post_V_user_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_post_V_user_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_post_V_user_V_1_vld_in)) then 
                    out_post_V_user_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_post_V_user_V_1_ack_out)) then 
                    out_post_V_user_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_pre_V_data_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_pre_V_data_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_pre_V_data_V_1_vld_in)) then 
                    out_pre_V_data_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_pre_V_data_V_1_ack_out)) then 
                    out_pre_V_data_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_pre_V_dest_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_pre_V_dest_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_pre_V_dest_V_1_vld_in)) then 
                    out_pre_V_dest_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_pre_V_dest_V_1_ack_out)) then 
                    out_pre_V_dest_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_pre_V_id_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_pre_V_id_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_pre_V_id_V_1_vld_in)) then 
                    out_pre_V_id_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_pre_V_id_V_1_ack_out)) then 
                    out_pre_V_id_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_pre_V_last_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_pre_V_last_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_pre_V_last_1_vld_in)) then 
                    out_pre_V_last_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_pre_V_last_1_ack_out)) then 
                    out_pre_V_last_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_pre_V_user_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_pre_V_user_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_pre_V_user_V_1_vld_in)) then 
                    out_pre_V_user_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_pre_V_user_V_1_ack_out)) then 
                    out_pre_V_user_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    time_stamp_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                time_stamp_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = time_stamp_V_1_vld_in)) then 
                    time_stamp_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = time_stamp_V_1_ack_out)) then 
                    time_stamp_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((mua_stream_V_data_V_empty_n = ap_const_logic_0)))) then
                ch_last_in_group_V_reg_775 <= mua_stream_V_data_V_dout(187 downto 176);
                ch_w_V_reg_786 <= mua_stream_V_data_V_dout(171 downto 160);
                frameNo_reg_794 <= mua_stream_V_data_V_dout(159 downto 128);
                is_peak_V_reg_816 <= is_peak_V_fu_563_p2;
                tetrode_data_V_reg_799 <= tetrode_data_V_fu_461_p1;
                    tmp_25_reg_805(12 downto 5) <= tmp_25_fu_499_p2(12 downto 5);
                tmp_9_reg_810 <= tmp_9_fu_505_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then
                cnt_A_V_addr_2_reg_861 <= tmp_7_reg_820(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then
                cnt_A_V_addr_3_reg_856 <= tmp_7_reg_820(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then
                cnt_A_V_addr_reg_866 <= tmp_4_fu_640_p1(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and (ap_const_lv2_2 = state_B_load_reg_922))) then
                cnt_B_V_addr_2_reg_926 <= tmp_7_reg_820(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                cnt_B_V_addr_3_reg_987 <= tmp_17_reg_936(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and (ap_const_lv2_1 = state_B_load_reg_922))) then
                cnt_B_V_addr_reg_931 <= tmp_7_reg_820(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_const_logic_1)) then
                out_post_V_data_V_1_areset_d <= ap_rst_n_inv;
                out_post_V_dest_V_1_areset_d <= ap_rst_n_inv;
                out_post_V_id_V_1_areset_d <= ap_rst_n_inv;
                out_post_V_last_1_areset_d <= ap_rst_n_inv;
                out_post_V_user_V_1_areset_d <= ap_rst_n_inv;
                out_pre_V_data_V_1_areset_d <= ap_rst_n_inv;
                out_pre_V_dest_V_1_areset_d <= ap_rst_n_inv;
                out_pre_V_id_V_1_areset_d <= ap_rst_n_inv;
                out_pre_V_last_1_areset_d <= ap_rst_n_inv;
                out_pre_V_user_V_1_areset_d <= ap_rst_n_inv;
                time_stamp_V_1_areset_d <= ap_rst_n_inv;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_post_V_data_V_1_vld_in) and (ap_const_logic_1 = out_post_V_data_V_1_sRdy))) then
                out_post_V_data_V_1_data_reg <= tetrode_data_V_reg_799;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_post_V_dest_V_1_vld_in) and (ap_const_logic_1 = out_post_V_dest_V_1_sRdy))) then
                out_post_V_dest_V_1_data_reg <= out_post_V_dest_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_post_V_id_V_1_vld_in) and (ap_const_logic_1 = out_post_V_id_V_1_sRdy))) then
                out_post_V_id_V_1_data_reg <= out_post_V_id_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_post_V_last_1_vld_in) and (ap_const_logic_1 = out_post_V_last_1_sRdy))) then
                out_post_V_last_1_data_reg <= out_post_V_last_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_post_V_user_V_1_vld_in) and (ap_const_logic_1 = out_post_V_user_V_1_sRdy))) then
                out_post_V_user_V_1_data_reg <= out_post_V_user_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_pre_V_data_V_1_vld_in) and (ap_const_logic_1 = out_pre_V_data_V_1_sRdy))) then
                out_pre_V_data_V_1_data_reg <= pre_V_reg_851;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_pre_V_dest_V_1_vld_in) and (ap_const_logic_1 = out_pre_V_dest_V_1_sRdy))) then
                out_pre_V_dest_V_1_data_reg <= out_pre_V_dest_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_pre_V_id_V_1_vld_in) and (ap_const_logic_1 = out_pre_V_id_V_1_sRdy))) then
                out_pre_V_id_V_1_data_reg <= out_pre_V_id_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_pre_V_last_1_vld_in) and (ap_const_logic_1 = out_pre_V_last_1_sRdy))) then
                out_pre_V_last_1_data_reg <= out_pre_V_last_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_pre_V_user_V_1_vld_in) and (ap_const_logic_1 = out_pre_V_user_V_1_sRdy))) then
                out_pre_V_user_V_1_data_reg <= out_pre_V_user_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                p_busy_A_V_load_reg_983 <= p_busy_A_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
                pre_V_reg_851 <= buf_2d_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9))) then
                reg_401 <= cnt_A_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) or ((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and not(((ap_const_logic_0 = out_post_V_user_V_1_ack_in) or (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)))))) then
                reg_410 <= cnt_B_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and not((((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or (ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_21))) then
                reg_426 <= grp_fu_420_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                state_A_addr_reg_837 <= tmp_7_fu_569_p1(8 - 1 downto 0);
                tmp_30_reg_832 <= tmp_30_fu_622_p2;
                    tmp_7_reg_820(11 downto 0) <= tmp_7_fu_569_p1(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                state_A_load_reg_847 <= state_A_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                state_B_addr_reg_889 <= tmp_7_reg_820(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then
                state_B_load_reg_922 <= state_B_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = time_stamp_V_1_vld_in) and (ap_const_logic_1 = time_stamp_V_1_sRdy))) then
                time_stamp_V_1_data_reg <= grp_fu_395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_10_reg_871 <= tmp_10_fu_645_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_11_reg_912 <= tmp_11_fu_700_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_12_reg_898 <= tmp_12_fu_674_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and not((((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_13_reg_884 <= grp_fu_414_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_10_fu_645_p2) and not((((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_14_reg_875 <= tmp_14_fu_651_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_16_reg_960 <= tmp_16_fu_737_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and (ap_const_lv2_0 = state_B_load_reg_922))) then
                    tmp_17_reg_936(11 downto 0) <= tmp_17_fu_710_p1(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_18_reg_978 <= tmp_18_fu_769_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_19_reg_964 <= tmp_19_fu_743_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not((((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_21_reg_947 <= tmp_21_fu_714_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = tmp_21_fu_714_p2) and not((((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_24_reg_951 <= tmp_24_fu_720_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_5_reg_894 <= tmp_5_fu_668_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and not(((ap_const_logic_0 = out_post_V_user_V_1_ack_in) or (ap_const_logic_0 = out_pre_V_user_V_1_ack_in))))) then
                tmp_6_reg_917 <= grp_fu_414_p2;
            end if;
        end if;
    end process;
    tmp_25_reg_805(4 downto 0) <= "00000";
    tmp_7_reg_820(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    tmp_17_reg_936(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (mua_stream_V_data_V_empty_n, out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, p_busy_A_V_q0, ap_CS_fsm, state_A_load_reg_847, is_peak_V_reg_816, tmp_5_reg_894, tmp_5_fu_668_p2, tmp_12_reg_898, tmp_12_fu_674_p2, tmp_16_fu_737_p2, tmp_16_reg_960, tmp_19_fu_743_p2, tmp_19_reg_964, tmp_10_fu_645_p2, tmp_10_reg_871, tmp_14_fu_651_p2, tmp_14_reg_875, tmp_21_fu_714_p2, tmp_21_reg_947, tmp_24_fu_720_p2, tmp_24_reg_951, state_B_load_reg_922, ap_sig_1118)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((mua_stream_V_data_V_empty_n = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                if (((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_st10_fsm_9;
                elsif ((state_A_load_reg_847 = ap_const_lv2_1)) then
                    ap_NS_fsm <= ap_ST_st8_fsm_7;
                elsif ((state_A_load_reg_847 = ap_const_lv2_2)) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                end if;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_st6_fsm_5;
            when ap_ST_st6_fsm_5 => 
                if (not((((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                end if;
            when ap_ST_st7_fsm_6 => 
                if (not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) then
                    ap_NS_fsm <= ap_ST_st12_fsm_11;
                else
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                end if;
            when ap_ST_st8_fsm_7 => 
                ap_NS_fsm <= ap_ST_st9_fsm_8;
            when ap_ST_st9_fsm_8 => 
                if (not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st9_fsm_8;
                end if;
            when ap_ST_st10_fsm_9 => 
                ap_NS_fsm <= ap_ST_st11_fsm_10;
            when ap_ST_st11_fsm_10 => 
                if (not(((ap_const_logic_0 = out_post_V_user_V_1_ack_in) or (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st11_fsm_10;
                end if;
            when ap_ST_st12_fsm_11 => 
                ap_NS_fsm <= ap_ST_st13_fsm_12;
            when ap_ST_st13_fsm_12 => 
                if ((ap_const_lv2_0 = state_B_load_reg_922)) then
                    ap_NS_fsm <= ap_ST_st20_fsm_19;
                elsif ((ap_const_lv2_2 = state_B_load_reg_922)) then
                    ap_NS_fsm <= ap_ST_st14_fsm_13;
                elsif ((state_B_load_reg_922 = ap_const_lv2_3)) then
                    ap_NS_fsm <= ap_ST_st23_fsm_22;
                else
                    ap_NS_fsm <= ap_ST_st17_fsm_16;
                end if;
            when ap_ST_st14_fsm_13 => 
                ap_NS_fsm <= ap_ST_st15_fsm_14;
            when ap_ST_st15_fsm_14 => 
                if (not((((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) then
                    ap_NS_fsm <= ap_ST_st16_fsm_15;
                else
                    ap_NS_fsm <= ap_ST_st15_fsm_14;
                end if;
            when ap_ST_st16_fsm_15 => 
                if (not((((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_reg_947)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) then
                    ap_NS_fsm <= ap_ST_st23_fsm_22;
                else
                    ap_NS_fsm <= ap_ST_st16_fsm_15;
                end if;
            when ap_ST_st17_fsm_16 => 
                ap_NS_fsm <= ap_ST_st18_fsm_17;
            when ap_ST_st18_fsm_17 => 
                if (not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) then
                    ap_NS_fsm <= ap_ST_st19_fsm_18;
                else
                    ap_NS_fsm <= ap_ST_st18_fsm_17;
                end if;
            when ap_ST_st19_fsm_18 => 
                if (not((((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) then
                    ap_NS_fsm <= ap_ST_st23_fsm_22;
                else
                    ap_NS_fsm <= ap_ST_st19_fsm_18;
                end if;
            when ap_ST_st20_fsm_19 => 
                if ((not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))) and ((is_peak_V_reg_816 = ap_const_lv1_0) or (p_busy_A_V_q0 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_st23_fsm_22;
                elsif ((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                    ap_NS_fsm <= ap_ST_st21_fsm_20;
                else
                    ap_NS_fsm <= ap_ST_st20_fsm_19;
                end if;
            when ap_ST_st21_fsm_20 => 
                if (not(((ap_const_logic_0 = out_post_V_user_V_1_ack_in) or (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)))) then
                    ap_NS_fsm <= ap_ST_st22_fsm_21;
                else
                    ap_NS_fsm <= ap_ST_st21_fsm_20;
                end if;
            when ap_ST_st22_fsm_21 => 
                ap_NS_fsm <= ap_ST_st23_fsm_22;
            when ap_ST_st23_fsm_22 => 
                if (not(ap_sig_1118)) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st23_fsm_22;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_1095_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1095 <= (ap_const_lv1_1 = ap_CS_fsm(22 downto 22));
    end process;


    ap_sig_1118_assign_proc : process(out_pre_V_user_V_1_sRdy, out_pre_V_id_V_1_sRdy, out_pre_V_last_1_sRdy, out_pre_V_data_V_1_sRdy, out_pre_V_dest_V_1_sRdy, out_post_V_user_V_1_sRdy, out_post_V_id_V_1_sRdy, out_post_V_last_1_sRdy, out_post_V_data_V_1_sRdy, out_post_V_dest_V_1_sRdy, time_stamp_V_1_sRdy)
    begin
                ap_sig_1118 <= ((out_pre_V_user_V_1_sRdy = ap_const_logic_0) or (out_pre_V_id_V_1_sRdy = ap_const_logic_0) or (out_pre_V_last_1_sRdy = ap_const_logic_0) or (out_pre_V_data_V_1_sRdy = ap_const_logic_0) or (out_pre_V_dest_V_1_sRdy = ap_const_logic_0) or (out_post_V_user_V_1_sRdy = ap_const_logic_0) or (out_post_V_id_V_1_sRdy = ap_const_logic_0) or (out_post_V_last_1_sRdy = ap_const_logic_0) or (out_post_V_data_V_1_sRdy = ap_const_logic_0) or (out_post_V_dest_V_1_sRdy = ap_const_logic_0) or (time_stamp_V_1_sRdy = ap_const_logic_0));
    end process;


    ap_sig_341_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_341 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_349_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_349 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_365_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_365 <= (ap_const_lv1_1 = ap_CS_fsm(10 downto 10));
    end process;


    ap_sig_381_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_381 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_406_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_406 <= (ap_const_lv1_1 = ap_CS_fsm(19 downto 19));
    end process;


    ap_sig_418_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_418 <= (ap_const_lv1_1 = ap_CS_fsm(20 downto 20));
    end process;


    ap_sig_426_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_426 <= (ap_const_lv1_1 = ap_CS_fsm(17 downto 17));
    end process;


    ap_sig_438_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_438 <= (ap_const_lv1_1 = ap_CS_fsm(18 downto 18));
    end process;


    ap_sig_463_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_463 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_502_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_502 <= (ap_const_lv1_1 = ap_CS_fsm(14 downto 14));
    end process;


    ap_sig_514_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_514 <= (ap_const_lv1_1 = ap_CS_fsm(15 downto 15));
    end process;


    ap_sig_543_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_543 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_550_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_550 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_558_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_558 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_588_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_588 <= (ap_const_lv1_1 = ap_CS_fsm(13 downto 13));
    end process;


    ap_sig_595_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_595 <= (ap_const_lv1_1 = ap_CS_fsm(16 downto 16));
    end process;


    ap_sig_611_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_611 <= (ap_const_lv1_1 = ap_CS_fsm(21 downto 21));
    end process;


    ap_sig_637_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_637 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_650_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_650 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_658_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_658 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_721_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_721 <= (ap_const_lv1_1 = ap_CS_fsm(11 downto 11));
    end process;


    ap_sig_730_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_730 <= (ap_const_lv1_1 = ap_CS_fsm(12 downto 12));
    end process;


    ap_sig_cseq_ST_st10_fsm_9_assign_proc : process(ap_sig_558)
    begin
        if (ap_sig_558) then 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st11_fsm_10_assign_proc : process(ap_sig_365)
    begin
        if (ap_sig_365) then 
            ap_sig_cseq_ST_st11_fsm_10 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st11_fsm_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st12_fsm_11_assign_proc : process(ap_sig_721)
    begin
        if (ap_sig_721) then 
            ap_sig_cseq_ST_st12_fsm_11 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st12_fsm_11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st13_fsm_12_assign_proc : process(ap_sig_730)
    begin
        if (ap_sig_730) then 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st14_fsm_13_assign_proc : process(ap_sig_588)
    begin
        if (ap_sig_588) then 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st15_fsm_14_assign_proc : process(ap_sig_502)
    begin
        if (ap_sig_502) then 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st16_fsm_15_assign_proc : process(ap_sig_514)
    begin
        if (ap_sig_514) then 
            ap_sig_cseq_ST_st16_fsm_15 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st16_fsm_15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st17_fsm_16_assign_proc : process(ap_sig_595)
    begin
        if (ap_sig_595) then 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st18_fsm_17_assign_proc : process(ap_sig_426)
    begin
        if (ap_sig_426) then 
            ap_sig_cseq_ST_st18_fsm_17 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st18_fsm_17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st19_fsm_18_assign_proc : process(ap_sig_438)
    begin
        if (ap_sig_438) then 
            ap_sig_cseq_ST_st19_fsm_18 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st19_fsm_18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_341)
    begin
        if (ap_sig_341) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st20_fsm_19_assign_proc : process(ap_sig_406)
    begin
        if (ap_sig_406) then 
            ap_sig_cseq_ST_st20_fsm_19 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st20_fsm_19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st21_fsm_20_assign_proc : process(ap_sig_418)
    begin
        if (ap_sig_418) then 
            ap_sig_cseq_ST_st21_fsm_20 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st21_fsm_20 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st22_fsm_21_assign_proc : process(ap_sig_611)
    begin
        if (ap_sig_611) then 
            ap_sig_cseq_ST_st22_fsm_21 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st22_fsm_21 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st23_fsm_22_assign_proc : process(ap_sig_1095)
    begin
        if (ap_sig_1095) then 
            ap_sig_cseq_ST_st23_fsm_22 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st23_fsm_22 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_637)
    begin
        if (ap_sig_637) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_650)
    begin
        if (ap_sig_650) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_658)
    begin
        if (ap_sig_658) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_543)
    begin
        if (ap_sig_543) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_463)
    begin
        if (ap_sig_463) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_349)
    begin
        if (ap_sig_349) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st8_fsm_7_assign_proc : process(ap_sig_550)
    begin
        if (ap_sig_550) then 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st9_fsm_8_assign_proc : process(ap_sig_381)
    begin
        if (ap_sig_381) then 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_V_address0 <= tmp_36_cast_fu_628_p1(13 - 1 downto 0);
    buf_2d_V_address1 <= tmp_32_cast_fu_585_p1(13 - 1 downto 0);

    buf_2d_V_ce0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            buf_2d_V_ce0 <= ap_const_logic_1;
        else 
            buf_2d_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_V_ce1_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_V_ce1 <= ap_const_logic_1;
        else 
            buf_2d_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_V_we1_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            buf_2d_V_we1 <= ap_const_logic_1;
        else 
            buf_2d_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ch_last_in_group_V_fu_431_p4 <= mua_stream_V_data_V_dout(187 downto 176);
    ch_w_V_fu_441_p4 <= mua_stream_V_data_V_dout(171 downto 160);
    cnt_A_V_addr_1_gep_fu_281_p3 <= tmp_7_reg_820(8 - 1 downto 0);
    cnt_A_V_addr_2_gep_fu_272_p3 <= tmp_7_reg_820(8 - 1 downto 0);

    cnt_A_V_address0_assign_proc : process(ap_sig_cseq_ST_st7_fsm_6, state_A_load_reg_847, is_peak_V_reg_816, tmp_5_reg_894, ap_sig_cseq_ST_st9_fsm_8, tmp_12_reg_898, tmp_10_reg_871, tmp_7_reg_820, ap_sig_cseq_ST_st4_fsm_3, cnt_A_V_addr_3_reg_856, cnt_A_V_addr_2_gep_fu_272_p3, cnt_A_V_addr_2_reg_861, cnt_A_V_addr_reg_866, cnt_A_V_addr_1_gep_fu_281_p3, tmp_4_fu_640_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)))) then 
            cnt_A_V_address0 <= cnt_A_V_addr_reg_866;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894))) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898))))) then 
            cnt_A_V_address0 <= cnt_A_V_addr_2_reg_861;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871)))) then 
            cnt_A_V_address0 <= cnt_A_V_addr_3_reg_856;
        elsif (((state_A_load_reg_847 = ap_const_lv2_0) and (is_peak_V_reg_816 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then 
            cnt_A_V_address0 <= cnt_A_V_addr_1_gep_fu_281_p3;
        elsif (((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then 
            cnt_A_V_address0 <= tmp_4_fu_640_p1(8 - 1 downto 0);
        elsif (((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then 
            cnt_A_V_address0 <= cnt_A_V_addr_2_gep_fu_272_p3;
        elsif (((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then 
            cnt_A_V_address0 <= tmp_7_reg_820(8 - 1 downto 0);
        else 
            cnt_A_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    cnt_A_V_ce0_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st7_fsm_6, state_A_load_reg_847, is_peak_V_reg_816, tmp_5_reg_894, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_reg_898, tmp_12_fu_674_p2, tmp_10_reg_871, tmp_14_reg_875, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((state_A_load_reg_847 = ap_const_lv2_0) and (is_peak_V_reg_816 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            cnt_A_V_ce0 <= ap_const_logic_1;
        else 
            cnt_A_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnt_A_V_d0_assign_proc : process(ap_sig_cseq_ST_st7_fsm_6, state_A_load_reg_847, is_peak_V_reg_816, tmp_5_reg_894, ap_sig_cseq_ST_st9_fsm_8, tmp_12_reg_898, tmp_10_reg_871, ap_sig_cseq_ST_st4_fsm_3, tmp_13_reg_884, tmp_11_reg_912, tmp_6_reg_917)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)))) then 
            cnt_A_V_d0 <= tmp_6_reg_917;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)))) then 
            cnt_A_V_d0 <= tmp_11_reg_912;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)))) then 
            cnt_A_V_d0 <= ap_const_lv5_7;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)))) then 
            cnt_A_V_d0 <= tmp_13_reg_884;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or ((state_A_load_reg_847 = ap_const_lv2_0) and (is_peak_V_reg_816 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871)))) then 
            cnt_A_V_d0 <= ap_const_lv5_0;
        else 
            cnt_A_V_d0 <= "XXXXX";
        end if; 
    end process;


    cnt_A_V_we0_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st7_fsm_6, state_A_load_reg_847, is_peak_V_reg_816, tmp_5_reg_894, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_reg_898, tmp_12_fu_674_p2, tmp_10_reg_871, tmp_14_reg_875, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((((state_A_load_reg_847 = ap_const_lv2_0) and (is_peak_V_reg_816 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and (ap_const_lv1_0 = tmp_12_fu_674_p2) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            cnt_A_V_we0 <= ap_const_logic_1;
        else 
            cnt_A_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cnt_B_V_addr_1_gep_fu_371_p3 <= tmp_7_reg_820(8 - 1 downto 0);
    cnt_B_V_addr_gep_fu_350_p3 <= tmp_7_reg_820(8 - 1 downto 0);

    cnt_B_V_address0_assign_proc : process(p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st19_fsm_18, tmp_16_reg_960, tmp_19_reg_964, ap_sig_cseq_ST_st16_fsm_15, tmp_21_reg_947, tmp_7_reg_820, state_B_load_reg_922, cnt_B_V_addr_2_reg_926, ap_sig_cseq_ST_st13_fsm_12, cnt_B_V_addr_gep_fu_350_p3, cnt_B_V_addr_reg_931, tmp_17_reg_936, cnt_B_V_addr_3_reg_987, cnt_B_V_addr_1_gep_fu_371_p3, ap_sig_cseq_ST_st23_fsm_22)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st23_fsm_22)) then 
            cnt_B_V_address0 <= cnt_B_V_addr_3_reg_987;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and ((is_peak_V_reg_816 = ap_const_lv1_0) or (p_busy_A_V_q0 = ap_const_lv1_0)))) then 
            cnt_B_V_address0 <= cnt_B_V_addr_1_gep_fu_371_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and not((ap_const_lv1_0 = tmp_16_reg_960))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and (ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964))))) then 
            cnt_B_V_address0 <= cnt_B_V_addr_reg_931;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and not((ap_const_lv1_0 = tmp_21_reg_947))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and (ap_const_lv1_0 = tmp_21_reg_947)))) then 
            cnt_B_V_address0 <= cnt_B_V_addr_2_reg_926;
        elsif ((not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0)))) then 
            cnt_B_V_address0 <= tmp_17_reg_936(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and (ap_const_lv2_1 = state_B_load_reg_922))) then 
            cnt_B_V_address0 <= cnt_B_V_addr_gep_fu_350_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and (ap_const_lv2_2 = state_B_load_reg_922))) then 
            cnt_B_V_address0 <= tmp_7_reg_820(8 - 1 downto 0);
        else 
            cnt_B_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    cnt_B_V_ce0_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, ap_sig_cseq_ST_st19_fsm_18, tmp_16_reg_960, tmp_19_fu_743_p2, tmp_19_reg_964, ap_sig_cseq_ST_st16_fsm_15, tmp_21_reg_947, tmp_24_reg_951, state_B_load_reg_922, ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st23_fsm_22, ap_sig_1118)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and (ap_const_lv2_2 = state_B_load_reg_922)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and (ap_const_lv2_1 = state_B_load_reg_922)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and not((ap_const_lv1_0 = tmp_21_reg_947)) and not((((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_reg_947)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and (ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and not((((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and not((ap_const_lv1_0 = tmp_16_reg_960)) and not((((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and (ap_const_lv1_0 = tmp_21_reg_947) and not((((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_reg_947)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))) and ((is_peak_V_reg_816 = ap_const_lv1_0) or (p_busy_A_V_q0 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st23_fsm_22) and not(ap_sig_1118)))) then 
            cnt_B_V_ce0 <= ap_const_logic_1;
        else 
            cnt_B_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnt_B_V_d0_assign_proc : process(p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st19_fsm_18, tmp_16_reg_960, tmp_19_reg_964, ap_sig_cseq_ST_st16_fsm_15, tmp_21_reg_947, reg_426, tmp_18_reg_978, ap_sig_cseq_ST_st23_fsm_22)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and not((ap_const_lv1_0 = tmp_16_reg_960)))) then 
            cnt_B_V_d0 <= tmp_18_reg_978;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and (ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)))) then 
            cnt_B_V_d0 <= ap_const_lv5_7;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and not((ap_const_lv1_0 = tmp_21_reg_947))) or (ap_const_logic_1 = ap_sig_cseq_ST_st23_fsm_22))) then 
            cnt_B_V_d0 <= reg_426;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) or ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and ((is_peak_V_reg_816 = ap_const_lv1_0) or (p_busy_A_V_q0 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and (ap_const_lv1_0 = tmp_21_reg_947)))) then 
            cnt_B_V_d0 <= ap_const_lv5_0;
        else 
            cnt_B_V_d0 <= "XXXXX";
        end if; 
    end process;


    cnt_B_V_we0_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, ap_sig_cseq_ST_st19_fsm_18, tmp_16_reg_960, tmp_19_fu_743_p2, tmp_19_reg_964, ap_sig_cseq_ST_st16_fsm_15, tmp_21_reg_947, tmp_24_reg_951, state_B_load_reg_922, p_busy_A_V_load_reg_983, ap_sig_cseq_ST_st23_fsm_22, ap_sig_1118)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and not((ap_const_lv1_0 = tmp_21_reg_947)) and not((((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_reg_947)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and (ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and not((((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and not((ap_const_lv1_0 = tmp_16_reg_960)) and not((((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and (ap_const_lv1_0 = tmp_21_reg_947) and not((((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_reg_947)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and (ap_const_lv1_0 = tmp_19_fu_743_p2) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))) and ((is_peak_V_reg_816 = ap_const_lv1_0) or (p_busy_A_V_q0 = ap_const_lv1_0))) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_lv2_0 = state_B_load_reg_922) and (ap_const_logic_1 = ap_sig_cseq_ST_st23_fsm_22) and not(ap_sig_1118) and not((ap_const_lv1_0 = p_busy_A_V_load_reg_983))))) then 
            cnt_B_V_we0 <= ap_const_logic_1;
        else 
            cnt_B_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_395_p2 <= std_logic_vector(unsigned(frameNo_reg_794) + unsigned(ap_const_lv32_FFFFFFF5));
    grp_fu_414_p2 <= std_logic_vector(unsigned(reg_401) + unsigned(ap_const_lv5_1));
    grp_fu_420_p2 <= std_logic_vector(unsigned(reg_410) + unsigned(ap_const_lv5_1));
    is_peak_V_fu_563_p2 <= (tmp_2_fu_551_p2 and tmp_3_fu_557_p2);

    mua_stream_V_data_V_blk_n_assign_proc : process(mua_stream_V_data_V_empty_n, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) then 
            mua_stream_V_data_V_blk_n <= mua_stream_V_data_V_empty_n;
        else 
            mua_stream_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mua_stream_V_data_V_read_assign_proc : process(mua_stream_V_data_V_empty_n, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((mua_stream_V_data_V_empty_n = ap_const_logic_0)))) then 
            mua_stream_V_data_V_read <= ap_const_logic_1;
        else 
            mua_stream_V_data_V_read <= ap_const_logic_0;
        end if; 
    end process;

    out_post_TDATA <= out_post_V_data_V_1_data_reg;

    out_post_TDATA_blk_n_assign_proc : process(out_post_V_data_V_1_sRdy, p_busy_A_V_q0, ap_sig_cseq_ST_st7_fsm_6, state_A_load_reg_847, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, tmp_5_reg_894, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_reg_898, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st21_fsm_20, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, ap_sig_cseq_ST_st19_fsm_18, tmp_16_reg_960, tmp_19_fu_743_p2, tmp_19_reg_964, ap_sig_cseq_ST_st6_fsm_5, tmp_10_fu_645_p2, tmp_10_reg_871, tmp_14_fu_651_p2, tmp_14_reg_875, ap_sig_cseq_ST_st15_fsm_14, tmp_21_fu_714_p2, ap_sig_cseq_ST_st16_fsm_15, tmp_21_reg_947, tmp_24_fu_720_p2, tmp_24_reg_951)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0))) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2))) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0))) or (ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and not((ap_const_lv1_0 = tmp_16_reg_960))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and (ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_10_fu_645_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not((ap_const_lv1_0 = tmp_21_fu_714_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and not((ap_const_lv1_0 = tmp_21_reg_947))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and (ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951))))) then 
            out_post_TDATA_blk_n <= out_post_V_data_V_1_sRdy;
        else 
            out_post_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_post_TDEST <= out_post_V_dest_V_1_data_reg;
    out_post_TID <= out_post_V_id_V_1_data_reg;
    out_post_TLAST <= out_post_V_last_1_data_reg;
    out_post_TUSER <= out_post_V_user_V_1_data_reg;
    out_post_TVALID <= out_post_V_dest_V_1_mVld;
    out_post_V_data_V_1_ack_out <= out_post_TREADY;

    out_post_V_data_V_1_sRdy_assign_proc : process(out_post_TREADY, out_post_V_data_V_1_mVld, out_post_V_data_V_1_areset_d)
    begin
        out_post_V_data_V_1_sRdy <= (not(out_post_V_data_V_1_areset_d) and (out_post_TREADY or not(out_post_V_data_V_1_mVld)));
    end process;


    out_post_V_data_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2, ap_sig_cseq_ST_st6_fsm_5, tmp_10_fu_645_p2, tmp_14_fu_651_p2, ap_sig_cseq_ST_st15_fsm_14, tmp_21_fu_714_p2, tmp_24_fu_720_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and not((((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and not((((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and not((((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and not((((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and not(((ap_const_logic_0 = out_post_V_user_V_1_ack_in) or (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_post_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            out_post_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_post_V_dest_V_1_ack_out <= out_post_TREADY;

    out_post_V_dest_V_1_data_in_assign_proc : process(p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2, ap_sig_cseq_ST_st6_fsm_5, tmp_10_fu_645_p2, tmp_14_fu_651_p2, ap_sig_cseq_ST_st15_fsm_14, tmp_21_fu_714_p2, tmp_24_fu_720_p2)
    begin
        if (((not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not((ap_const_lv1_0 = tmp_21_fu_714_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2))))) then 
            out_post_V_dest_V_1_data_in <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_10_fu_645_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2))))) then 
            out_post_V_dest_V_1_data_in <= ap_const_lv1_0;
        else 
            out_post_V_dest_V_1_data_in <= "X";
        end if; 
    end process;


    out_post_V_dest_V_1_sRdy_assign_proc : process(out_post_TREADY, out_post_V_dest_V_1_mVld, out_post_V_dest_V_1_areset_d)
    begin
        out_post_V_dest_V_1_sRdy <= (not(out_post_V_dest_V_1_areset_d) and (out_post_TREADY or not(out_post_V_dest_V_1_mVld)));
    end process;


    out_post_V_dest_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2, ap_sig_cseq_ST_st6_fsm_5, tmp_10_fu_645_p2, tmp_14_fu_651_p2, ap_sig_cseq_ST_st15_fsm_14, tmp_21_fu_714_p2, tmp_24_fu_720_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and not((((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and not((((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and not((((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and not((((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and not(((ap_const_logic_0 = out_post_V_user_V_1_ack_in) or (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_post_V_dest_V_1_vld_in <= ap_const_logic_1;
        else 
            out_post_V_dest_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_post_V_id_V_1_ack_out <= out_post_TREADY;

    out_post_V_id_V_1_data_in_assign_proc : process(p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2, ap_sig_cseq_ST_st6_fsm_5, tmp_10_fu_645_p2, tmp_14_fu_651_p2, ap_sig_cseq_ST_st15_fsm_14, tmp_21_fu_714_p2, tmp_24_fu_720_p2, ch_last_in_group_V_reg_775, ch_w_V_reg_786)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0))))) then 
            out_post_V_id_V_1_data_in <= ch_last_in_group_V_reg_775;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_10_fu_645_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not((ap_const_lv1_0 = tmp_21_fu_714_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2))))) then 
            out_post_V_id_V_1_data_in <= ch_w_V_reg_786;
        else 
            out_post_V_id_V_1_data_in <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_post_V_id_V_1_sRdy_assign_proc : process(out_post_TREADY, out_post_V_id_V_1_mVld, out_post_V_id_V_1_areset_d)
    begin
        out_post_V_id_V_1_sRdy <= (not(out_post_V_id_V_1_areset_d) and (out_post_TREADY or not(out_post_V_id_V_1_mVld)));
    end process;


    out_post_V_id_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2, ap_sig_cseq_ST_st6_fsm_5, tmp_10_fu_645_p2, tmp_14_fu_651_p2, ap_sig_cseq_ST_st15_fsm_14, tmp_21_fu_714_p2, tmp_24_fu_720_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and not((((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and not((((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and not((((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and not((((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and not(((ap_const_logic_0 = out_post_V_user_V_1_ack_in) or (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_post_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            out_post_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_post_V_last_1_ack_out <= out_post_TREADY;

    out_post_V_last_1_data_in_assign_proc : process(p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2, ap_sig_cseq_ST_st6_fsm_5, tmp_10_fu_645_p2, tmp_14_fu_651_p2, ap_sig_cseq_ST_st15_fsm_14, tmp_21_fu_714_p2, tmp_24_fu_720_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2))) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_10_fu_645_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not((ap_const_lv1_0 = tmp_21_fu_714_p2))))) then 
            out_post_V_last_1_data_in <= ap_const_logic_0;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2))))) then 
            out_post_V_last_1_data_in <= ap_const_logic_1;
        else 
            out_post_V_last_1_data_in <= 'X';
        end if; 
    end process;


    out_post_V_last_1_sRdy_assign_proc : process(out_post_TREADY, out_post_V_last_1_mVld, out_post_V_last_1_areset_d)
    begin
        out_post_V_last_1_sRdy <= (not(out_post_V_last_1_areset_d) and (out_post_TREADY or not(out_post_V_last_1_mVld)));
    end process;


    out_post_V_last_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2, ap_sig_cseq_ST_st6_fsm_5, tmp_10_fu_645_p2, tmp_14_fu_651_p2, ap_sig_cseq_ST_st15_fsm_14, tmp_21_fu_714_p2, tmp_24_fu_720_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and not((((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and not((((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and not((((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and not((((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and not(((ap_const_logic_0 = out_post_V_user_V_1_ack_in) or (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_post_V_last_1_vld_in <= ap_const_logic_1;
        else 
            out_post_V_last_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    out_post_V_user_V_1_ack_in_assign_proc : process(out_post_TREADY, out_post_V_user_V_1_mVld, out_post_V_user_V_1_areset_d)
    begin
        out_post_V_user_V_1_ack_in <= (not(out_post_V_user_V_1_areset_d) and (out_post_TREADY or not(out_post_V_user_V_1_mVld)));
    end process;

    out_post_V_user_V_1_ack_out <= out_post_TREADY;

    out_post_V_user_V_1_data_in_assign_proc : process(p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2, ap_sig_cseq_ST_st6_fsm_5, tmp_10_fu_645_p2, tmp_14_fu_651_p2, ap_sig_cseq_ST_st15_fsm_14, tmp_21_fu_714_p2, tmp_24_fu_720_p2, tmp_user_V_4_fu_663_p1, tmp_user_V_2_fu_695_p1, tmp_user_V_9_fu_732_p1, tmp_user_V_7_fu_764_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2)))) then 
            out_post_V_user_V_1_data_in <= tmp_user_V_7_fu_764_p1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not((ap_const_lv1_0 = tmp_21_fu_714_p2)))) then 
            out_post_V_user_V_1_data_in <= tmp_user_V_9_fu_732_p1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0))))) then 
            out_post_V_user_V_1_data_in <= ap_const_lv8_7;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2)))) then 
            out_post_V_user_V_1_data_in <= tmp_user_V_2_fu_695_p1;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2))))) then 
            out_post_V_user_V_1_data_in <= ap_const_lv8_D;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_10_fu_645_p2)))) then 
            out_post_V_user_V_1_data_in <= tmp_user_V_4_fu_663_p1;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2))))) then 
            out_post_V_user_V_1_data_in <= ap_const_lv8_12;
        else 
            out_post_V_user_V_1_data_in <= "XXXXXXXX";
        end if; 
    end process;


    out_post_V_user_V_1_sRdy_assign_proc : process(out_post_TREADY, out_post_V_user_V_1_mVld, out_post_V_user_V_1_areset_d)
    begin
        out_post_V_user_V_1_sRdy <= (not(out_post_V_user_V_1_areset_d) and (out_post_TREADY or not(out_post_V_user_V_1_mVld)));
    end process;


    out_post_V_user_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2, ap_sig_cseq_ST_st6_fsm_5, tmp_10_fu_645_p2, tmp_14_fu_651_p2, ap_sig_cseq_ST_st15_fsm_14, tmp_21_fu_714_p2, tmp_24_fu_720_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and not((((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and not((((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and not((((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and not((((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and not(((ap_const_logic_0 = out_post_V_user_V_1_ack_in) or (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_post_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            out_post_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_pre_TDATA <= out_pre_V_data_V_1_data_reg;

    out_pre_TDATA_blk_n_assign_proc : process(out_pre_V_data_V_1_sRdy, p_busy_A_V_q0, ap_sig_cseq_ST_st7_fsm_6, state_A_load_reg_847, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, tmp_5_reg_894, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_reg_898, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st21_fsm_20, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, ap_sig_cseq_ST_st19_fsm_18, tmp_16_reg_960, tmp_19_fu_743_p2, tmp_19_reg_964)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0))) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2))) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0))) or (ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and not((ap_const_lv1_0 = tmp_16_reg_960))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and (ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964))))) then 
            out_pre_TDATA_blk_n <= out_pre_V_data_V_1_sRdy;
        else 
            out_pre_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_pre_TDEST <= out_pre_V_dest_V_1_data_reg;
    out_pre_TID <= out_pre_V_id_V_1_data_reg;
    out_pre_TLAST <= out_pre_V_last_1_data_reg;
    out_pre_TUSER <= out_pre_V_user_V_1_data_reg;
    out_pre_TVALID <= out_pre_V_dest_V_1_mVld;
    out_pre_V_data_V_1_ack_out <= out_pre_TREADY;

    out_pre_V_data_V_1_sRdy_assign_proc : process(out_pre_TREADY, out_pre_V_data_V_1_mVld, out_pre_V_data_V_1_areset_d)
    begin
        out_pre_V_data_V_1_sRdy <= (not(out_pre_V_data_V_1_areset_d) and (out_pre_TREADY or not(out_pre_V_data_V_1_mVld)));
    end process;


    out_pre_V_data_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and not(((ap_const_logic_0 = out_post_V_user_V_1_ack_in) or (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_pre_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            out_pre_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_pre_V_dest_V_1_ack_out <= out_pre_TREADY;

    out_pre_V_dest_V_1_data_in_assign_proc : process(p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2)
    begin
        if (((not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2))))) then 
            out_pre_V_dest_V_1_data_in <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2))))) then 
            out_pre_V_dest_V_1_data_in <= ap_const_lv1_0;
        else 
            out_pre_V_dest_V_1_data_in <= "X";
        end if; 
    end process;


    out_pre_V_dest_V_1_sRdy_assign_proc : process(out_pre_TREADY, out_pre_V_dest_V_1_mVld, out_pre_V_dest_V_1_areset_d)
    begin
        out_pre_V_dest_V_1_sRdy <= (not(out_pre_V_dest_V_1_areset_d) and (out_pre_TREADY or not(out_pre_V_dest_V_1_mVld)));
    end process;


    out_pre_V_dest_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and not(((ap_const_logic_0 = out_post_V_user_V_1_ack_in) or (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_pre_V_dest_V_1_vld_in <= ap_const_logic_1;
        else 
            out_pre_V_dest_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_pre_V_id_V_1_ack_out <= out_pre_TREADY;

    out_pre_V_id_V_1_data_in_assign_proc : process(p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2, ch_last_in_group_V_reg_775, ch_w_V_reg_786)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0))))) then 
            out_pre_V_id_V_1_data_in <= ch_last_in_group_V_reg_775;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2))))) then 
            out_pre_V_id_V_1_data_in <= ch_w_V_reg_786;
        else 
            out_pre_V_id_V_1_data_in <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_pre_V_id_V_1_sRdy_assign_proc : process(out_pre_TREADY, out_pre_V_id_V_1_mVld, out_pre_V_id_V_1_areset_d)
    begin
        out_pre_V_id_V_1_sRdy <= (not(out_pre_V_id_V_1_areset_d) and (out_pre_TREADY or not(out_pre_V_id_V_1_mVld)));
    end process;


    out_pre_V_id_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and not(((ap_const_logic_0 = out_post_V_user_V_1_ack_in) or (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_pre_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            out_pre_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_pre_V_last_1_ack_out <= out_pre_TREADY;

    out_pre_V_last_1_data_in_assign_proc : process(p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2))) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2))))) then 
            out_pre_V_last_1_data_in <= ap_const_logic_0;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2))))) then 
            out_pre_V_last_1_data_in <= ap_const_logic_1;
        else 
            out_pre_V_last_1_data_in <= 'X';
        end if; 
    end process;


    out_pre_V_last_1_sRdy_assign_proc : process(out_pre_TREADY, out_pre_V_last_1_mVld, out_pre_V_last_1_areset_d)
    begin
        out_pre_V_last_1_sRdy <= (not(out_pre_V_last_1_areset_d) and (out_pre_TREADY or not(out_pre_V_last_1_mVld)));
    end process;


    out_pre_V_last_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and not(((ap_const_logic_0 = out_post_V_user_V_1_ack_in) or (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_pre_V_last_1_vld_in <= ap_const_logic_1;
        else 
            out_pre_V_last_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    out_pre_V_user_V_1_ack_in_assign_proc : process(out_pre_TREADY, out_pre_V_user_V_1_mVld, out_pre_V_user_V_1_areset_d)
    begin
        out_pre_V_user_V_1_ack_in <= (not(out_pre_V_user_V_1_areset_d) and (out_pre_TREADY or not(out_pre_V_user_V_1_mVld)));
    end process;

    out_pre_V_user_V_1_ack_out <= out_pre_TREADY;

    out_pre_V_user_V_1_data_in_assign_proc : process(p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2, tmp_user_V_fu_680_p1, tmp_user_V_5_fu_749_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2)))) then 
            out_pre_V_user_V_1_data_in <= tmp_user_V_5_fu_749_p1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0))))) then 
            out_pre_V_user_V_1_data_in <= ap_const_lv8_0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2)))) then 
            out_pre_V_user_V_1_data_in <= tmp_user_V_fu_680_p1;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2))))) then 
            out_pre_V_user_V_1_data_in <= ap_const_lv8_6;
        else 
            out_pre_V_user_V_1_data_in <= "XXXXXXXX";
        end if; 
    end process;


    out_pre_V_user_V_1_sRdy_assign_proc : process(out_pre_TREADY, out_pre_V_user_V_1_mVld, out_pre_V_user_V_1_areset_d)
    begin
        out_pre_V_user_V_1_sRdy <= (not(out_pre_V_user_V_1_areset_d) and (out_pre_TREADY or not(out_pre_V_user_V_1_mVld)));
    end process;


    out_pre_V_user_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_fu_674_p2, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, tmp_19_fu_743_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and not(((ap_const_logic_0 = out_post_V_user_V_1_ack_in) or (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_pre_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            out_pre_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    p_busy_A_V_address0_assign_proc : process(state_A_load_reg_847, is_peak_V_reg_816, tmp_7_reg_820, ap_sig_cseq_ST_st4_fsm_3, state_B_load_reg_922, ap_sig_cseq_ST_st13_fsm_12, tmp_17_fu_710_p1, tmp_s_fu_632_p1, tmp_1_fu_636_p1, tmp_20_fu_706_p1)
    begin
        if ((not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and (ap_const_lv2_2 = state_B_load_reg_922))) then 
            p_busy_A_V_address0 <= tmp_20_fu_706_p1(8 - 1 downto 0);
        elsif (((state_A_load_reg_847 = ap_const_lv2_0) and (is_peak_V_reg_816 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then 
            p_busy_A_V_address0 <= tmp_7_reg_820(8 - 1 downto 0);
        elsif ((not((is_peak_V_reg_816 = ap_const_lv1_0)) and (state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then 
            p_busy_A_V_address0 <= tmp_1_fu_636_p1(8 - 1 downto 0);
        elsif ((not((is_peak_V_reg_816 = ap_const_lv1_0)) and (state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then 
            p_busy_A_V_address0 <= tmp_s_fu_632_p1(8 - 1 downto 0);
        elsif ((not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and (ap_const_lv2_0 = state_B_load_reg_922))) then 
            p_busy_A_V_address0 <= tmp_17_fu_710_p1(8 - 1 downto 0);
        else 
            p_busy_A_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    p_busy_A_V_ce0_assign_proc : process(state_A_load_reg_847, is_peak_V_reg_816, ap_sig_cseq_ST_st4_fsm_3, state_B_load_reg_922, ap_sig_cseq_ST_st13_fsm_12)
    begin
        if (((not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and (ap_const_lv2_0 = state_B_load_reg_922)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or ((state_A_load_reg_847 = ap_const_lv2_0) and (is_peak_V_reg_816 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and (ap_const_lv2_2 = state_B_load_reg_922)))) then 
            p_busy_A_V_ce0 <= ap_const_logic_1;
        else 
            p_busy_A_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_busy_A_V_d0_assign_proc : process(state_A_load_reg_847, is_peak_V_reg_816, ap_sig_cseq_ST_st4_fsm_3, state_B_load_reg_922, ap_sig_cseq_ST_st13_fsm_12)
    begin
        if (((state_A_load_reg_847 = ap_const_lv2_0) and (is_peak_V_reg_816 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then 
            p_busy_A_V_d0 <= ap_const_lv1_0;
        elsif (((not((is_peak_V_reg_816 = ap_const_lv1_0)) and (state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and (ap_const_lv2_2 = state_B_load_reg_922)))) then 
            p_busy_A_V_d0 <= ap_const_lv1_1;
        else 
            p_busy_A_V_d0 <= "X";
        end if; 
    end process;


    p_busy_A_V_we0_assign_proc : process(state_A_load_reg_847, is_peak_V_reg_816, ap_sig_cseq_ST_st4_fsm_3, state_B_load_reg_922, ap_sig_cseq_ST_st13_fsm_12)
    begin
        if (((not((is_peak_V_reg_816 = ap_const_lv1_0)) and (state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or ((state_A_load_reg_847 = ap_const_lv2_0) and (is_peak_V_reg_816 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and (ap_const_lv2_2 = state_B_load_reg_922)))) then 
            p_busy_A_V_we0 <= ap_const_logic_1;
        else 
            p_busy_A_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl1_cast_fu_608_p1 <= std_logic_vector(resize(unsigned(tmp_28_fu_601_p3),13));
    p_shl2_cast_fu_483_p1 <= std_logic_vector(resize(unsigned(tmp_8_fu_475_p3),13));
    p_shl3_cast_fu_495_p1 <= std_logic_vector(resize(unsigned(tmp_15_fu_487_p3),13));
    p_shl_cast_fu_597_p1 <= std_logic_vector(resize(unsigned(tmp_27_fu_590_p3),13));
    spk_post_user_V_1_fu_657_p2 <= std_logic_vector(unsigned(reg_401) + unsigned(ap_const_lv5_7));
    spk_post_user_V_2_fu_758_p2 <= std_logic_vector(unsigned(ap_const_lv4_7) + unsigned(tmp_36_fu_754_p1));
    spk_post_user_V_3_fu_726_p2 <= std_logic_vector(unsigned(reg_410) + unsigned(ap_const_lv5_7));
    spk_post_user_V_fu_689_p2 <= std_logic_vector(unsigned(ap_const_lv4_7) + unsigned(tmp_34_fu_685_p1));

    state_A_address0_assign_proc : process(ap_sig_cseq_ST_st7_fsm_6, state_A_load_reg_847, is_peak_V_reg_816, tmp_5_reg_894, ap_sig_cseq_ST_st9_fsm_8, tmp_12_reg_898, tmp_10_reg_871, tmp_7_fu_569_p1, ap_sig_cseq_ST_st2_fsm_1, state_A_addr_reg_837, ap_sig_cseq_ST_st4_fsm_3, tmp_4_fu_640_p1)
    begin
        if (((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then 
            state_A_address0 <= tmp_4_fu_640_p1(8 - 1 downto 0);
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894))) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871))) or ((state_A_load_reg_847 = ap_const_lv2_0) and (is_peak_V_reg_816 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871)))) then 
            state_A_address0 <= state_A_addr_reg_837;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            state_A_address0 <= tmp_7_fu_569_p1(8 - 1 downto 0);
        else 
            state_A_address0 <= "XXXXXXXX";
        end if; 
    end process;


    state_A_ce0_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st7_fsm_6, state_A_load_reg_847, is_peak_V_reg_816, tmp_5_reg_894, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_reg_898, tmp_12_fu_674_p2, tmp_10_reg_871, tmp_14_reg_875, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((state_A_load_reg_847 = ap_const_lv2_0) and (is_peak_V_reg_816 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            state_A_ce0 <= ap_const_logic_1;
        else 
            state_A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_A_d0_assign_proc : process(ap_sig_cseq_ST_st7_fsm_6, state_A_load_reg_847, is_peak_V_reg_816, tmp_5_reg_894, ap_sig_cseq_ST_st9_fsm_8, tmp_12_reg_898, tmp_10_reg_871, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871))))) then 
            state_A_d0 <= ap_const_lv2_2;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894))) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)))) then 
            state_A_d0 <= ap_const_lv2_1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or ((state_A_load_reg_847 = ap_const_lv2_0) and (is_peak_V_reg_816 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871)))) then 
            state_A_d0 <= ap_const_lv2_0;
        else 
            state_A_d0 <= "XX";
        end if; 
    end process;


    state_A_we0_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st7_fsm_6, state_A_load_reg_847, is_peak_V_reg_816, tmp_5_reg_894, ap_sig_cseq_ST_st9_fsm_8, tmp_5_fu_668_p2, tmp_12_reg_898, tmp_12_fu_674_p2, tmp_10_reg_871, tmp_14_reg_875, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or ((state_A_load_reg_847 = ap_const_lv2_0) and (is_peak_V_reg_816 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_5_fu_668_p2) and (ap_const_lv1_0 = tmp_12_fu_674_p2) and not((((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_5_fu_668_p2) and not((ap_const_lv1_0 = tmp_12_fu_674_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_5_fu_668_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            state_A_we0 <= ap_const_logic_1;
        else 
            state_A_we0 <= ap_const_logic_0;
        end if; 
    end process;


    state_B_address0_assign_proc : process(p_busy_A_V_q0, ap_sig_cseq_ST_st7_fsm_6, is_peak_V_reg_816, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st19_fsm_18, tmp_16_reg_960, tmp_19_reg_964, ap_sig_cseq_ST_st16_fsm_15, tmp_21_reg_947, tmp_7_reg_820, state_B_addr_reg_889, tmp_17_reg_936)
    begin
        if ((not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0)))) then 
            state_B_address0 <= tmp_17_reg_936(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and not((ap_const_lv1_0 = tmp_16_reg_960))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and (ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and not((ap_const_lv1_0 = tmp_21_reg_947))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and ((is_peak_V_reg_816 = ap_const_lv1_0) or (p_busy_A_V_q0 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and (ap_const_lv1_0 = tmp_21_reg_947)))) then 
            state_B_address0 <= state_B_addr_reg_889;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            state_B_address0 <= tmp_7_reg_820(8 - 1 downto 0);
        else 
            state_B_address0 <= "XXXXXXXX";
        end if; 
    end process;


    state_B_ce0_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, p_busy_A_V_q0, ap_sig_cseq_ST_st7_fsm_6, state_A_load_reg_847, is_peak_V_reg_816, tmp_5_reg_894, tmp_12_reg_898, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, ap_sig_cseq_ST_st19_fsm_18, tmp_16_reg_960, tmp_19_fu_743_p2, tmp_19_reg_964, tmp_10_reg_871, tmp_14_reg_875, ap_sig_cseq_ST_st16_fsm_15, tmp_21_reg_947, tmp_24_reg_951)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_10_reg_871)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_5_reg_894) and not((ap_const_lv1_0 = tmp_12_reg_898)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_5_reg_894)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_847 = ap_const_lv2_0) and not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and not((ap_const_lv1_0 = tmp_21_reg_947)) and not((((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_reg_947)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and (ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and not((((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and not((ap_const_lv1_0 = tmp_16_reg_960)) and not((((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and (ap_const_lv1_0 = tmp_21_reg_947) and not((((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_reg_947)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))) and ((is_peak_V_reg_816 = ap_const_lv1_0) or (p_busy_A_V_q0 = ap_const_lv1_0))))) then 
            state_B_ce0 <= ap_const_logic_1;
        else 
            state_B_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_B_d0_assign_proc : process(p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st19_fsm_18, tmp_16_reg_960, tmp_19_reg_964, ap_sig_cseq_ST_st16_fsm_15, tmp_21_reg_947)
    begin
        if (((not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and not((ap_const_lv1_0 = tmp_16_reg_960))))) then 
            state_B_d0 <= ap_const_lv2_1;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and (ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and not((ap_const_lv1_0 = tmp_21_reg_947))))) then 
            state_B_d0 <= ap_const_lv2_2;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) or ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and ((is_peak_V_reg_816 = ap_const_lv1_0) or (p_busy_A_V_q0 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and (ap_const_lv1_0 = tmp_21_reg_947)))) then 
            state_B_d0 <= ap_const_lv2_0;
        else 
            state_B_d0 <= "XX";
        end if; 
    end process;


    state_B_we0_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, p_busy_A_V_q0, is_peak_V_reg_816, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st18_fsm_17, tmp_16_fu_737_p2, ap_sig_cseq_ST_st19_fsm_18, tmp_16_reg_960, tmp_19_fu_743_p2, tmp_19_reg_964, ap_sig_cseq_ST_st16_fsm_15, tmp_21_reg_947, tmp_24_reg_951)
    begin
        if (((not((is_peak_V_reg_816 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and not((ap_const_lv1_0 = tmp_21_reg_947)) and not((((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_reg_947)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and (ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and not((((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and not((ap_const_lv1_0 = tmp_16_reg_960)) and not((((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_reg_960) and not((ap_const_lv1_0 = tmp_19_reg_964)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_reg_960)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and (ap_const_lv1_0 = tmp_21_reg_947) and not((((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_reg_947)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_16_fu_737_p2) and (ap_const_lv1_0 = tmp_19_fu_743_p2) and not((((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_16_fu_737_p2) and not((ap_const_lv1_0 = tmp_19_fu_743_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_16_fu_737_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not(((not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((is_peak_V_reg_816 = ap_const_lv1_0)) and not((p_busy_A_V_q0 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))) and ((is_peak_V_reg_816 = ap_const_lv1_0) or (p_busy_A_V_q0 = ap_const_lv1_0))))) then 
            state_B_we0 <= ap_const_logic_1;
        else 
            state_B_we0 <= ap_const_logic_0;
        end if; 
    end process;

    t_V_fu_465_p4 <= mua_stream_V_data_V_dout(132 downto 128);
    tetrode_data_V_fu_461_p1 <= mua_stream_V_data_V_dout(128 - 1 downto 0);

    time_stamp_V_1_ack_in_assign_proc : process(time_stamp_V_TREADY, time_stamp_V_1_mVld, time_stamp_V_1_areset_d)
    begin
        time_stamp_V_1_ack_in <= (not(time_stamp_V_1_areset_d) and (time_stamp_V_TREADY or not(time_stamp_V_1_mVld)));
    end process;

    time_stamp_V_1_ack_out <= time_stamp_V_TREADY;

    time_stamp_V_1_sRdy_assign_proc : process(time_stamp_V_TREADY, time_stamp_V_1_mVld, time_stamp_V_1_areset_d)
    begin
        time_stamp_V_1_sRdy <= (not(time_stamp_V_1_areset_d) and (time_stamp_V_TREADY or not(time_stamp_V_1_mVld)));
    end process;


    time_stamp_V_1_vld_in_assign_proc : process(out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st6_fsm_5, tmp_10_fu_645_p2, tmp_14_fu_651_p2, ap_sig_cseq_ST_st15_fsm_14, tmp_21_fu_714_p2, tmp_24_fu_720_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and not((((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_10_fu_645_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and not((((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_21_fu_714_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            time_stamp_V_1_vld_in <= ap_const_logic_1;
        else 
            time_stamp_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    time_stamp_V_TDATA <= time_stamp_V_1_data_reg;

    time_stamp_V_TDATA_blk_n_assign_proc : process(time_stamp_V_1_sRdy, ap_sig_cseq_ST_st7_fsm_6, state_A_load_reg_847, ap_sig_cseq_ST_st6_fsm_5, tmp_10_fu_645_p2, tmp_10_reg_871, tmp_14_fu_651_p2, tmp_14_reg_875, ap_sig_cseq_ST_st15_fsm_14, tmp_21_fu_714_p2, ap_sig_cseq_ST_st16_fsm_15, tmp_21_reg_947, tmp_24_fu_720_p2, tmp_24_reg_951)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_10_fu_645_p2) and not((ap_const_lv1_0 = tmp_14_fu_651_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_847 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_10_reg_871) and not((ap_const_lv1_0 = tmp_14_reg_875))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = tmp_21_fu_714_p2) and not((ap_const_lv1_0 = tmp_24_fu_720_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and (ap_const_lv1_0 = tmp_21_reg_947) and not((ap_const_lv1_0 = tmp_24_reg_951))))) then 
            time_stamp_V_TDATA_blk_n <= time_stamp_V_1_sRdy;
        else 
            time_stamp_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    time_stamp_V_TVALID <= time_stamp_V_1_mVld;
    tmp1_fu_539_p2 <= (tmp_fu_511_p1 or tmp_31_fu_515_p3);
    tmp2_fu_545_p2 <= (tmp_32_fu_523_p3 or tmp_33_fu_531_p3);
    tmp_10_fu_645_p2 <= "1" when (unsigned(reg_401) < unsigned(ap_const_lv5_B)) else "0";
    tmp_11_fu_700_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(reg_401));
    tmp_12_fu_674_p2 <= "1" when (reg_401 = ap_const_lv5_6) else "0";
    tmp_14_fu_651_p2 <= "1" when (reg_401 = ap_const_lv5_B) else "0";
    tmp_15_fu_487_p3 <= (t_V_fu_465_p4 & ap_const_lv5_0);
    tmp_16_fu_737_p2 <= "1" when (unsigned(reg_410) < unsigned(ap_const_lv5_6)) else "0";
    tmp_17_fu_710_p1 <= std_logic_vector(resize(unsigned(ch_last_in_group_V_reg_775),64));
    tmp_18_fu_769_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(reg_410));
    tmp_19_fu_743_p2 <= "1" when (reg_410 = ap_const_lv5_6) else "0";
    tmp_1_fu_636_p1 <= std_logic_vector(resize(unsigned(ch_last_in_group_V_reg_775),64));
    tmp_20_fu_706_p1 <= std_logic_vector(resize(unsigned(ch_last_in_group_V_reg_775),64));
    tmp_21_fu_714_p2 <= "1" when (unsigned(reg_410) < unsigned(ap_const_lv5_B)) else "0";
    tmp_24_fu_720_p2 <= "1" when (reg_410 = ap_const_lv5_B) else "0";
    tmp_25_fu_499_p2 <= std_logic_vector(unsigned(p_shl2_cast_fu_483_p1) + unsigned(p_shl3_cast_fu_495_p1));
    tmp_26_fu_579_p2 <= std_logic_vector(unsigned(tmp_7_cast_fu_573_p1) + unsigned(tmp_31_cast_fu_576_p1));
    tmp_27_fu_590_p3 <= (tmp_9_reg_810 & ap_const_lv7_0);
    tmp_28_fu_601_p3 <= (tmp_9_reg_810 & ap_const_lv5_0);
    tmp_29_fu_612_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_597_p1) + unsigned(p_shl1_cast_fu_608_p1));
    tmp_2_fu_551_p2 <= (tmp2_fu_545_p2 or tmp1_fu_539_p2);
    tmp_30_fu_622_p2 <= std_logic_vector(unsigned(tmp_7_cast_fu_573_p1) + unsigned(tmp_35_cast_fu_618_p1));
    tmp_31_cast_fu_576_p1 <= std_logic_vector(resize(unsigned(tmp_25_reg_805),14));
    tmp_31_fu_515_p3 <= mua_stream_V_data_V_dout(32 downto 32);
    tmp_32_cast_fu_585_p1 <= std_logic_vector(resize(unsigned(tmp_26_fu_579_p2),64));
    tmp_32_fu_523_p3 <= mua_stream_V_data_V_dout(64 downto 64);
    tmp_33_fu_531_p3 <= mua_stream_V_data_V_dout(96 downto 96);
    tmp_34_fu_685_p1 <= reg_401(4 - 1 downto 0);
    tmp_35_cast_fu_618_p1 <= std_logic_vector(resize(unsigned(tmp_29_fu_612_p2),14));
    tmp_36_cast_fu_628_p1 <= std_logic_vector(resize(unsigned(tmp_30_reg_832),64));
    tmp_36_fu_754_p1 <= reg_410(4 - 1 downto 0);
    tmp_3_fu_557_p2 <= "1" when (ch_w_V_fu_441_p4 = ch_last_in_group_V_fu_431_p4) else "0";
    tmp_4_fu_640_p1 <= std_logic_vector(resize(unsigned(ch_last_in_group_V_reg_775),64));
    tmp_5_fu_668_p2 <= "1" when (unsigned(reg_401) < unsigned(ap_const_lv5_6)) else "0";
    tmp_7_cast_fu_573_p1 <= std_logic_vector(resize(unsigned(ch_w_V_reg_786),14));
    tmp_7_fu_569_p1 <= std_logic_vector(resize(unsigned(ch_w_V_reg_786),64));
    tmp_8_fu_475_p3 <= (t_V_fu_465_p4 & ap_const_lv7_0);
    tmp_9_fu_505_p2 <= std_logic_vector(signed(ap_const_lv5_19) + signed(t_V_fu_465_p4));
    tmp_fu_511_p1 <= mua_stream_V_data_V_dout(1 - 1 downto 0);
    tmp_s_fu_632_p1 <= std_logic_vector(resize(unsigned(ch_last_in_group_V_reg_775),64));
    tmp_user_V_2_fu_695_p1 <= std_logic_vector(resize(unsigned(spk_post_user_V_fu_689_p2),8));
    tmp_user_V_4_fu_663_p1 <= std_logic_vector(resize(unsigned(spk_post_user_V_1_fu_657_p2),8));
    tmp_user_V_5_fu_749_p1 <= std_logic_vector(resize(unsigned(reg_410),8));
    tmp_user_V_7_fu_764_p1 <= std_logic_vector(resize(unsigned(spk_post_user_V_2_fu_758_p2),8));
    tmp_user_V_9_fu_732_p1 <= std_logic_vector(resize(unsigned(spk_post_user_V_3_fu_726_p2),8));
    tmp_user_V_fu_680_p1 <= std_logic_vector(resize(unsigned(reg_401),8));
end behav;
