{
  "processor": "Chinese 863 Program CPU",
  "manufacturer": "ICTS (Institute of Computing Technology, Chinese Academy of Sciences)",
  "year": 1990,
  "schema_version": "1.0",
  "source": "Academic papers on China 863 Hi-Tech Program CPU development; reverse-engineered Z80/8086 architecture",
  "instruction_count": 30,
  "instructions": [
    {"mnemonic": "ADD r,r", "opcode": "0x00", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,S,O,C", "notes": "16-bit register add"},
    {"mnemonic": "ADD r,imm", "opcode": "0x01", "bytes": 4, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,S,O,C", "notes": "Add immediate"},
    {"mnemonic": "SUB r,r", "opcode": "0x02", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,S,O,C", "notes": "16-bit subtract"},
    {"mnemonic": "AND r,r", "opcode": "0x03", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,S", "notes": "Bitwise AND"},
    {"mnemonic": "OR r,r", "opcode": "0x04", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,S", "notes": "Bitwise OR"},
    {"mnemonic": "XOR r,r", "opcode": "0x05", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,S", "notes": "Bitwise XOR"},
    {"mnemonic": "CMP r,r", "opcode": "0x06", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,S,O,C", "notes": "Compare registers"},
    {"mnemonic": "SHL r,imm", "opcode": "0x07", "bytes": 3, "cycles": 3, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,S,C", "notes": "Shift left"},
    {"mnemonic": "SHR r,imm", "opcode": "0x08", "bytes": 3, "cycles": 3, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,S,C", "notes": "Shift right"},
    {"mnemonic": "INC r", "opcode": "0x09", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,S,O", "notes": "Increment register"},
    {"mnemonic": "MOV r,r", "opcode": "0x10", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register-to-register move"},
    {"mnemonic": "MOV r,imm", "opcode": "0x11", "bytes": 4, "cycles": 3, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load immediate"},
    {"mnemonic": "MOV r,[addr]", "opcode": "0x12", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load from memory"},
    {"mnemonic": "MOV [addr],r", "opcode": "0x13", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store to memory"},
    {"mnemonic": "MOV r,[r+disp]", "opcode": "0x14", "bytes": 4, "cycles": 6, "category": "memory", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load with displacement"},
    {"mnemonic": "MOV [r+disp],r", "opcode": "0x15", "bytes": 4, "cycles": 6, "category": "memory", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store with displacement"},
    {"mnemonic": "PUSH r", "opcode": "0x16", "bytes": 2, "cycles": 5, "category": "memory", "addressing_mode": "register", "flags_affected": "none", "notes": "Push register to stack"},
    {"mnemonic": "POP r", "opcode": "0x17", "bytes": 2, "cycles": 5, "category": "memory", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop from stack to register"},
    {"mnemonic": "JMP addr", "opcode": "0x20", "bytes": 4, "cycles": 7, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Unconditional jump"},
    {"mnemonic": "Jcc addr", "opcode": "0x21", "bytes": 4, "cycles": 7, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Conditional jump"},
    {"mnemonic": "CALL addr", "opcode": "0x22", "bytes": 4, "cycles": 10, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Subroutine call"},
    {"mnemonic": "RET", "opcode": "0x23", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "LOOP addr", "opcode": "0x24", "bytes": 4, "cycles": 7, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Decrement counter and branch if not zero"},
    {"mnemonic": "MUL r,r", "opcode": "0x30", "bytes": 2, "cycles": 14, "category": "multiply", "addressing_mode": "register", "flags_affected": "O,C", "notes": "16-bit multiply, microcoded"},
    {"mnemonic": "DIV r,r", "opcode": "0x31", "bytes": 2, "cycles": 30, "category": "divide", "addressing_mode": "register", "flags_affected": "Z,S,O", "notes": "16-bit divide, microcoded"},
    {"mnemonic": "IN r,port", "opcode": "0x40", "bytes": 3, "cycles": 8, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Input from I/O port"},
    {"mnemonic": "OUT port,r", "opcode": "0x41", "bytes": 3, "cycles": 8, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Output to I/O port"},
    {"mnemonic": "NOP", "opcode": "0x90", "bytes": 1, "cycles": 3, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "HLT", "opcode": "0xF4", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt processor"},
    {"mnemonic": "INT imm", "opcode": "0xCD", "bytes": 2, "cycles": 10, "category": "control", "addressing_mode": "immediate", "flags_affected": "IF", "notes": "Software interrupt"}
  ]
}
