{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/740-US20210134366(Pending) (Done on website already).pdf"}, "page_content": "[0017] In an embodiment of the first aspect, the plurality basic memory blocks includes multiple blocks connected in a parallel form to increase the width of the TCAM structure.\n\nstored in semiconductor in form of charges or capacitance which may be \u201cread\u201d by detecting the high/low voltage level of each bit represented by each of the RAM unit in the device. In general, a RAM device comprises multiple units so to store multiple bits of data.\n\n[0018] In an embodiment of the first aspect, the plurality basic memory blocks includes multiple blocks connected. a cascade form to increase the depth of the TCAM structure.\n\n[0019] In accordance with a second aspect of the present invention, there is provided a method of manipulating an electronic memory device in accordance with the first aspect, comprising the steps of: configuring the FPGA device including assigning the LUTs in each of the slices to operate as the memory element; and assigning the flip-flops each of the slices to pair up with the LUTs and operate as plurality of pipeline registers in the memory structure.\n\nSUMMARY OF THE INVENTION\n\n[0004] In accordance with a first aspect of the present invention, there is provided an electronic memory device comprising: a plurality of basic memory blocks connected together with a modular structure, wherein each of the basic memory blocks includes a plurality lookup tables (LUT) arranged to operate as a memory element for storing a plurality of bits of logic levels; and a plurality of registers each pairing up with a respective lookup table in the basic memory blocks; wherein the plurality of pairs of lookup tables and registers combine to form a pipelining memory structure.", "type": "Document"}}