

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>RegAlign</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="IDesignSpec">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="RegAlign">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="RegAlign" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="RegAlign"
		  data-hnd-context="461"
		  data-hnd-title="RegAlign"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="Addressallocation.html">Address allocation</a></li><li><a href="AddressingModes.html">Addressing Modes</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AddressingModes.html" title="Addressing Modes" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="Compact.html" title="Compact " role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="FullAlign.html" title="Full Align" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>RegAlign</h2>

            <div class="main-content">
                
<p class="rvps2"><a name="regalign"></a><span class="rvts329"><br/></span></p>
<p class="rvps2"><span class="rvts14">RegAlign states “it specifies the components are packed so each component’s start address is a multiple of its size (in bytes)”. Array elements are aligned according to the individual element’s size (this results in no gaps between the array elements).</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">It supports when register width less than and equal to (register size) bus width(i.e regwidth &lt;= buswidth).</span></p>
<p class="rvps2"><span class="rvts14">So from the definition of RegAlign,</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Register with width 8 bits can have starting address</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 0,1, 2, 3, ………. &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Where 0, 1, ... are byte number</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Register with width 16 bits will have starting address</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 0, 2, 4, …………. &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Where 0, 2, … are byte number</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Register with width 32 bits will have starting address</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 0, 4, 8, …………. &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Where 0, 4, … are byte number</span></p>
<p class="rvps2"><span class="rvts14">&nbsp;</span></p>
<p class="rvps2"><span class="rvts15">Example:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts14">If we have 3-register width of 8, 8, 16 with bus width 32, then read and write operation will work as:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 228px;">
   <p class="rvps2"><span class="rvts14">8-bit register [0:7]</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 238px;">
   <p class="rvps2"><span class="rvts14">8-bit register [8:15]</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 228px;">
   <p class="rvps2"><span class="rvts14">16-bit register &nbsp;[16:31]</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">All registers will be accessed in </span><span class="rvts15">one clock cycle</span><span class="rvts14">.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Examples:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">1) SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts14">&nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">addrmap b1{</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">addressing = regalign;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">reg reg1{&nbsp;</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">regwidth = 8;</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">field {</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">} fld[7:0];</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">};</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">reg reg2{</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">regwidth=8;</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">field {</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">}fld1[7:0];</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">};</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">reg reg3{</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">regwidth = 16;</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">field {</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">} fld2[15:0];</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">};</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">reg1 reg1;</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">reg2 reg2;</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">reg3 reg3[4];</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">2) IDS-Excel</span></p>
<p class="rvps3"><span class="rvts15">&nbsp;</span><img alt="" style="width : 733px; height : 202px; padding : 1px;" src="lib/excel_2.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">3) IDS-NG&nbsp;</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><span class="rvts15">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><img alt="" style="width : 739px; height : 446px; padding : 1px;" src="lib/NG2.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Verilog RTL Code :</span></p>
<p class="rvps2"><span class="rvts14">:</span></p>
<p class="rvps2"><span class="rvts14">:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Aligned offset and decode for reg1</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">assign reg1_offset = block_offset +'h0;</span></p>
<p class="rvps2"><span class="rvts356">assign reg1_decode = (address[addr_width-1 : bus_bits] == reg1_offset[addr_width-1 : bus_bits]) ? 1'b1 : 1'b0;</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts356">: &nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;always @(posedge clk)</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">Aligned software write for reg1</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; if (reg1_wr_valid) &nbsp; // FLD : SW Write</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg1_fld_q &lt;= ( wr_data[7 : 0] &amp; reg_enb[7 : 0] ) | (reg1_fld_q &amp; (~reg_enb[7 : 0]));</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; end &nbsp;// sw_write_close</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; end // always clk</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts356">: &nbsp;</span></p>
<p class="rvps2"><span class="rvts356">assign reg1_rd_data &nbsp;= reg1_rd_valid ? {reg1_fld_q} : 8'd0;</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp;</span></p>
<p class="rvps2"><span class="rvts15">Aligned offset and decode for reg2</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">assign reg2_offset = block_offset +'h1;</span></p>
<p class="rvps2"><span class="rvts356">assign reg2_decode = (address[addr_width-1 : bus_bits] == reg2_offset[addr_width-1 : bus_bits]) ? 1'b1 : 1'b0;</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts26"><br/></span></p>
<p class="rvps2"><span class="rvts15">Aligned software write for reg2</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; if (reg2_wr_valid) &nbsp; // FLD : SW Write</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reg2_fld1_q &lt;= ( wr_data[15 : 8] &amp; reg_enb[15 : 8] ) | (reg2_fld1_q &amp; (~reg_enb[15 : 8]));</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;end &nbsp;// sw_write_close</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;end // always clk</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts356">assign reg2_rd_data &nbsp;= reg2_rd_valid ? {reg2_fld1_q} : 8'd0;</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts26"><br/></span></p>
<p class="rvps2"><span class="rvts15">Aligned offset and decode for reg3</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">assign reg3_offset[reg3_i] = block_offset &nbsp;+ reg3_i * 'h2 + 'h2;</span></p>
<p class="rvps2"><span class="rvts356">assign reg3_decode[reg3_i] = (address[addr_width-1 : bus_bits] == reg3_offset[reg3_i][addr_width-1 : bus_bits]) ? 1'b1 : 1'b0;</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;always @(posedge clk)</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">Aligned software write for Reg3</span></p>
<p class="rvps2"><span class="rvts367"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp;if (reg3_wr_valid[reg3_i])</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> //FLD2 : SW Write</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reg3_fld2_q[reg3_i] &lt;= (wr_data [15 + ((( block_offset + 'h2 + reg3_i * 'h2 )%( bus_width / 8 )) * 8) : 0 + ((( block_offset + 'h2 + reg3_i * 'h2 )%( bus_width / 8 )) * 8)] &nbsp;&amp; reg_enb &nbsp;[15 + ((( block_offset + 'h2 + reg3_i * 'h2 )%( bus_width / 8 )) * 8) : 0 + ((( block_offset + 'h2 + reg3_i * 'h2 )%( bus_width / 8 )) * 8)] ) | (reg3_fld2_q[reg3_i] &amp; (~reg_enb &nbsp;[15 + ((( block_offset + 'h2 + reg3_i * 'h2 )%( bus_width / 8 )) * 8) : 0 + ((( block_offset + 'h2 + reg3_i * 'h2 )%( bus_width / 8 )) * 8)] ));</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;end //end always</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts26">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts15">Reading aligned data from all register</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">assign reg3_rd_data [reg3_i] = reg3_rd_valid[reg3_i] ? {reg3_fld2_q[reg3_i]} : 16'd0;</span></p>
<p class="rvps2"><span class="rvts356">assign rd_data = {24'h0, reg1_rd_data} | {16'h0, reg2_rd_data, 8'h0} | {reg3_rd_data[0], 16'h0} | {16'h0, reg3_rd_data[1]} | {reg3_rd_data[2], 16'h0} | {16'h0, reg3_rd_data[3]};&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts356">:</span></p>
<p class="rvps2"><span class="rvts14">&nbsp;</span></p>
<p class="rvps2"><span class="rvts260">Formal code:&nbsp;</span><span class="rvts303"> Read and write assertions for above example generated by Formal:</span></p>
<p class="rvps2"><span class="rvts14">&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp;&nbsp;</span><span class="rvts26"> </span><span class="rvts356">// Assertion</span></p>
<p class="rvps2"><span class="rvts356">property reg1_fld_read_check;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; @(posedge hclk )disable iff (!hresetn | reg1_wr_valid)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; ahb_read( 'h0,3'b010 )</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; |=&gt;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">( (hresp == 00) &amp;&amp; ( reg1_fld_q == hrdata[7 : 0]) ) ;</span></p>
<p class="rvps2"><span class="rvts356">endproperty</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">property reg1_fld_write_check;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; @(posedge hclk )disable iff (!hresetn | reg1_fld_in_enb)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; ahb_write( 'h0,3'b010 )</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; |=&gt;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">##1 (($past(hresp,1) == 00) &amp;&amp; ( reg1_fld_q == $past(hwdata[7 : 0],1)));</span></p>
<p class="rvps2"><span class="rvts356">endproperty</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">property reg2_fld1_read_check;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; @(posedge hclk )disable iff (!hresetn | reg2_wr_valid)</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">ahb_read( 'h1,3'b010 )</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; |=&gt;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">( (hresp == 00) &amp;&amp; ( reg2_fld1_q == hrdata[15 : 8]) ) ;</span></p>
<p class="rvps2"><span class="rvts356">endproperty</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;property reg2_fld1_write_check;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; @(posedge hclk )disable iff (!hresetn | reg2_fld1_in_enb)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; ahb_write( 'h1,3'b010 )</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; |=&gt;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">##1 (($past(hresp,1) == 00) &amp;&amp; ( reg2_fld1_q == $past(hwdata[15 : 8],1)));</span></p>
<p class="rvps2"><span class="rvts356">endproperty</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">property reg3_fld2_read_check( reg3_i );</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; @(posedge hclk )disable iff (!hresetn | reg3_wr_valid)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; ahb_read( 'h0 + reg3_i * 'h2 + 'h2,3'b010 )</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; |=&gt;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">( (hresp == 00) &amp;&amp; ( reg3_fld2_q[reg3_i] == hrdata[31 : 16]) ) ;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; endproperty</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;property reg3_fld2_write_check( reg3_i );</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; @(posedge hclk )disable iff (!hresetn | reg3_fld2_in_enb[reg3_i])</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; ahb_write( 'h0 + reg3_i * 'h2 + 'h2,3'b010 )</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; |=&gt;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">##1 (($past(hresp,1) == 00) &amp;&amp; ( reg3_fld2_q[reg3_i] == $past(hwdata[31 : 16],1)));</span></p>
<p class="rvps2"><span class="rvts356">endproperty</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">The below code shows that assertions are getting asserted:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">reg1_fld_read_check_assert : assert property (reg1_fld_read_check);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;reg1_fld_write_check_assert : assert &nbsp;property(reg1_fld_write_check);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;reg2_fld1_read_check_assert : assert property (reg2_fld1_read_check);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;reg2_fld1_write_check_assert : assert &nbsp;property(reg2_fld1_write_check);</span></p>
<p class="rvps2"><span class="rvts356">generate</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; for (genvar reg3_i=0; reg3_i &lt; reg3_count &nbsp;; reg3_i++)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;begin</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">reg3_fld2_read_check_assert : assert property (reg3_fld2_read_check( reg3_i ));</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">reg3_fld2_write_check_assert : assert property(reg3_fld2_write_check( reg3_i ));</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;end</span></p>
<p class="rvps2"><span class="rvts356">endgenerate</span></p>
<p class="rvps2"><span class="rvts14">&nbsp;</span></p>
<p class="rvps2"><span class="rvts15">NOTE:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts14">1. &nbsp; &nbsp; Register width should be less than or equal to busWidth.</span></p>
<p class="rvps2"><span class="rvts14">2. &nbsp; &nbsp; Starting address of RegGroup should be multiple of bus width and the total size of iteration of one regroup should be a multiple of bus width (in bytes).</span></p>
<p class="rvps2"><span class="rvts14">3. &nbsp; &nbsp; Property should be assigned on top level.</span></p>
<p class="rvps2"><span class="rvts14">4. &nbsp; &nbsp; Not supported for Multiple Bus Domains.</span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/step-by-step-guides/how-to-convert-a-word-docx-file-to-an-epub-or-kindle-ebook/">Converting Word Docs to eBooks Made Easy with HelpNDoc</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

