Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Sep 29 17:21:59 2018
| Host         : wymt-GP62-6QG running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file adder_top_timing_summary_routed.rpt -pb adder_top_timing_summary_routed.pb -rpx adder_top_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.675        0.000                      0                  366        0.084        0.000                      0                  366        3.750        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.675        0.000                      0                  366        0.084        0.000                      0                  366        3.750        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 adder_hci/q_adder_opr1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/q_tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 2.033ns (27.991%)  route 5.230ns (72.009%))
  Logic Levels:           9  (LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.624     5.145    adder_hci/CLK
    SLICE_X6Y50          FDRE                                         r  adder_hci/q_adder_opr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  adder_hci/q_adder_opr1_reg[2]/Q
                         net (fo=2, routed)           1.139     6.802    adder_hci/adder_opr1[2]
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     6.926 r  adder_hci/q_tx_data[3]_i_3/O
                         net (fo=3, routed)           0.525     7.451    adder_hci/q_tx_data[3]_i_3_n_0
    SLICE_X7Y50          LUT5 (Prop_lut5_I2_O)        0.124     7.575 r  adder_hci/q_tx_data[5]_i_3/O
                         net (fo=3, routed)           0.476     8.051    adder_hci/q_tx_data[5]_i_3_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.124     8.175 r  adder_hci/q_tx_data[7]_i_4/O
                         net (fo=3, routed)           0.286     8.461    adder_hci/q_tx_data[7]_i_4_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.124     8.585 r  adder_hci/q_tx_data[1]_i_2/O
                         net (fo=3, routed)           0.779     9.364    adder_hci/q_tx_data[1]_i_2_n_0
    SLICE_X9Y48          LUT5 (Prop_lut5_I2_O)        0.118     9.482 r  adder_hci/q_tx_data[4]_i_5/O
                         net (fo=2, routed)           0.458     9.940    adder_hci/q_tx_data[4]_i_5_n_0
    SLICE_X9Y48          LUT3 (Prop_lut3_I1_O)        0.321    10.261 r  adder_hci/q_tx_data[4]_i_2/O
                         net (fo=3, routed)           0.465    10.725    adder_hci/q_tx_data[4]_i_2_n_0
    SLICE_X11Y48         LUT5 (Prop_lut5_I0_O)        0.332    11.057 r  adder_hci/q_tx_data[6]_i_3/O
                         net (fo=3, routed)           0.540    11.597    adder_hci/q_tx_data[6]_i_3_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.721 r  adder_hci/q_tx_data[7]_i_2/O
                         net (fo=1, routed)           0.563    12.284    adder_hci/q_tx_data[7]_i_2_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124    12.408 r  adder_hci/q_tx_data[7]_i_1/O
                         net (fo=1, routed)           0.000    12.408    adder_hci/d_tx_data[7]
    SLICE_X6Y49          FDRE                                         r  adder_hci/q_tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.518    14.859    adder_hci/CLK
    SLICE_X6Y49          FDRE                                         r  adder_hci/q_tx_data_reg[7]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X6Y49          FDRE (Setup_fdre_C_D)        0.079    15.083    adder_hci/q_tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 adder_hci/q_adder_opr1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/q_tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 2.033ns (28.653%)  route 5.062ns (71.347%))
  Logic Levels:           9  (LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.624     5.145    adder_hci/CLK
    SLICE_X6Y50          FDRE                                         r  adder_hci/q_adder_opr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  adder_hci/q_adder_opr1_reg[2]/Q
                         net (fo=2, routed)           1.139     6.802    adder_hci/adder_opr1[2]
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     6.926 r  adder_hci/q_tx_data[3]_i_3/O
                         net (fo=3, routed)           0.525     7.451    adder_hci/q_tx_data[3]_i_3_n_0
    SLICE_X7Y50          LUT5 (Prop_lut5_I2_O)        0.124     7.575 r  adder_hci/q_tx_data[5]_i_3/O
                         net (fo=3, routed)           0.476     8.051    adder_hci/q_tx_data[5]_i_3_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.124     8.175 r  adder_hci/q_tx_data[7]_i_4/O
                         net (fo=3, routed)           0.286     8.461    adder_hci/q_tx_data[7]_i_4_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.124     8.585 r  adder_hci/q_tx_data[1]_i_2/O
                         net (fo=3, routed)           0.779     9.364    adder_hci/q_tx_data[1]_i_2_n_0
    SLICE_X9Y48          LUT5 (Prop_lut5_I2_O)        0.118     9.482 r  adder_hci/q_tx_data[4]_i_5/O
                         net (fo=2, routed)           0.458     9.940    adder_hci/q_tx_data[4]_i_5_n_0
    SLICE_X9Y48          LUT3 (Prop_lut3_I1_O)        0.321    10.261 r  adder_hci/q_tx_data[4]_i_2/O
                         net (fo=3, routed)           0.465    10.725    adder_hci/q_tx_data[4]_i_2_n_0
    SLICE_X11Y48         LUT5 (Prop_lut5_I0_O)        0.332    11.057 r  adder_hci/q_tx_data[6]_i_3/O
                         net (fo=3, routed)           0.374    11.431    adder_hci/q_tx_data[6]_i_3_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.555 r  adder_hci/q_tx_data[0]_i_4/O
                         net (fo=1, routed)           0.561    12.116    adder_hci/q_tx_data[0]_i_4_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I2_O)        0.124    12.240 r  adder_hci/q_tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000    12.240    adder_hci/d_tx_data[0]
    SLICE_X6Y49          FDRE                                         r  adder_hci/q_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.518    14.859    adder_hci/CLK
    SLICE_X6Y49          FDRE                                         r  adder_hci/q_tx_data_reg[0]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X6Y49          FDRE (Setup_fdre_C_D)        0.077    15.081    adder_hci/q_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  2.841    

Slack (MET) :             3.230ns  (required time - arrival time)
  Source:                 adder_hci/q_adder_opr1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/q_tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 1.909ns (28.735%)  route 4.734ns (71.265%))
  Logic Levels:           8  (LUT3=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.624     5.145    adder_hci/CLK
    SLICE_X6Y50          FDRE                                         r  adder_hci/q_adder_opr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  adder_hci/q_adder_opr1_reg[2]/Q
                         net (fo=2, routed)           1.139     6.802    adder_hci/adder_opr1[2]
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     6.926 r  adder_hci/q_tx_data[3]_i_3/O
                         net (fo=3, routed)           0.525     7.451    adder_hci/q_tx_data[3]_i_3_n_0
    SLICE_X7Y50          LUT5 (Prop_lut5_I2_O)        0.124     7.575 r  adder_hci/q_tx_data[5]_i_3/O
                         net (fo=3, routed)           0.476     8.051    adder_hci/q_tx_data[5]_i_3_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.124     8.175 r  adder_hci/q_tx_data[7]_i_4/O
                         net (fo=3, routed)           0.286     8.461    adder_hci/q_tx_data[7]_i_4_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.124     8.585 r  adder_hci/q_tx_data[1]_i_2/O
                         net (fo=3, routed)           0.779     9.364    adder_hci/q_tx_data[1]_i_2_n_0
    SLICE_X9Y48          LUT5 (Prop_lut5_I2_O)        0.118     9.482 r  adder_hci/q_tx_data[4]_i_5/O
                         net (fo=2, routed)           0.458     9.940    adder_hci/q_tx_data[4]_i_5_n_0
    SLICE_X9Y48          LUT3 (Prop_lut3_I1_O)        0.321    10.261 r  adder_hci/q_tx_data[4]_i_2/O
                         net (fo=3, routed)           0.465    10.725    adder_hci/q_tx_data[4]_i_2_n_0
    SLICE_X11Y48         LUT5 (Prop_lut5_I0_O)        0.332    11.057 r  adder_hci/q_tx_data[6]_i_3/O
                         net (fo=3, routed)           0.607    11.664    adder_hci/q_tx_data[6]_i_3_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I2_O)        0.124    11.788 r  adder_hci/q_tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000    11.788    adder_hci/d_tx_data[6]
    SLICE_X8Y48          FDRE                                         r  adder_hci/q_tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.451    14.792    adder_hci/CLK
    SLICE_X8Y48          FDRE                                         r  adder_hci/q_tx_data_reg[6]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)        0.081    15.018    adder_hci/q_tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                  3.230    

Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 adder_hci/q_adder_opr1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/q_tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 1.909ns (29.160%)  route 4.638ns (70.840%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.624     5.145    adder_hci/CLK
    SLICE_X6Y50          FDRE                                         r  adder_hci/q_adder_opr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  adder_hci/q_adder_opr1_reg[2]/Q
                         net (fo=2, routed)           1.139     6.802    adder_hci/adder_opr1[2]
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     6.926 r  adder_hci/q_tx_data[3]_i_3/O
                         net (fo=3, routed)           0.525     7.451    adder_hci/q_tx_data[3]_i_3_n_0
    SLICE_X7Y50          LUT5 (Prop_lut5_I2_O)        0.124     7.575 r  adder_hci/q_tx_data[5]_i_3/O
                         net (fo=3, routed)           0.476     8.051    adder_hci/q_tx_data[5]_i_3_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.124     8.175 r  adder_hci/q_tx_data[7]_i_4/O
                         net (fo=3, routed)           0.286     8.461    adder_hci/q_tx_data[7]_i_4_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.124     8.585 r  adder_hci/q_tx_data[1]_i_2/O
                         net (fo=3, routed)           0.779     9.364    adder_hci/q_tx_data[1]_i_2_n_0
    SLICE_X9Y48          LUT5 (Prop_lut5_I2_O)        0.118     9.482 r  adder_hci/q_tx_data[4]_i_5/O
                         net (fo=2, routed)           0.458     9.940    adder_hci/q_tx_data[4]_i_5_n_0
    SLICE_X9Y48          LUT3 (Prop_lut3_I1_O)        0.321    10.261 r  adder_hci/q_tx_data[4]_i_2/O
                         net (fo=3, routed)           0.325    10.586    adder_hci/q_tx_data[4]_i_2_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I3_O)        0.332    10.918 r  adder_hci/q_tx_data[5]_i_2/O
                         net (fo=1, routed)           0.650    11.567    adder_hci/q_tx_data[5]_i_2_n_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124    11.691 r  adder_hci/q_tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000    11.691    adder_hci/d_tx_data[5]
    SLICE_X7Y48          FDRE                                         r  adder_hci/q_tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.518    14.859    adder_hci/CLK
    SLICE_X7Y48          FDRE                                         r  adder_hci/q_tx_data_reg[5]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)        0.031    15.035    adder_hci/q_tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 adder_hci/q_adder_opr1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/q_tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 1.785ns (30.903%)  route 3.991ns (69.097%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.624     5.145    adder_hci/CLK
    SLICE_X6Y50          FDRE                                         r  adder_hci/q_adder_opr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  adder_hci/q_adder_opr1_reg[2]/Q
                         net (fo=2, routed)           1.139     6.802    adder_hci/adder_opr1[2]
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     6.926 r  adder_hci/q_tx_data[3]_i_3/O
                         net (fo=3, routed)           0.525     7.451    adder_hci/q_tx_data[3]_i_3_n_0
    SLICE_X7Y50          LUT5 (Prop_lut5_I2_O)        0.124     7.575 r  adder_hci/q_tx_data[5]_i_3/O
                         net (fo=3, routed)           0.476     8.051    adder_hci/q_tx_data[5]_i_3_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.124     8.175 r  adder_hci/q_tx_data[7]_i_4/O
                         net (fo=3, routed)           0.286     8.461    adder_hci/q_tx_data[7]_i_4_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.124     8.585 r  adder_hci/q_tx_data[1]_i_2/O
                         net (fo=3, routed)           0.779     9.364    adder_hci/q_tx_data[1]_i_2_n_0
    SLICE_X9Y48          LUT5 (Prop_lut5_I2_O)        0.118     9.482 r  adder_hci/q_tx_data[4]_i_5/O
                         net (fo=2, routed)           0.458     9.940    adder_hci/q_tx_data[4]_i_5_n_0
    SLICE_X9Y48          LUT3 (Prop_lut3_I1_O)        0.321    10.261 r  adder_hci/q_tx_data[4]_i_2/O
                         net (fo=3, routed)           0.328    10.589    adder_hci/q_tx_data[4]_i_2_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I2_O)        0.332    10.921 r  adder_hci/q_tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000    10.921    adder_hci/d_tx_data[4]
    SLICE_X11Y48         FDRE                                         r  adder_hci/q_tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.452    14.793    adder_hci/CLK
    SLICE_X11Y48         FDRE                                         r  adder_hci/q_tx_data_reg[4]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)        0.029    14.967    adder_hci/q_tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 adder_hci/uart_blk/uart_rx_fifo/q_rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/FSM_sequential_q_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 1.214ns (20.865%)  route 4.604ns (79.135%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.623     5.144    adder_hci/uart_blk/uart_rx_fifo/CLK
    SLICE_X7Y53          FDRE                                         r  adder_hci/uart_blk/uart_rx_fifo/q_rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  adder_hci/uart_blk/uart_rx_fifo/q_rd_ptr_reg[0]/Q
                         net (fo=17, routed)          1.322     6.884    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRC0
    SLICE_X6Y54          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.299     7.183 f  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/O
                         net (fo=7, routed)           1.587     8.771    adder_hci/uart_blk/uart_rx_fifo/rd_data[3]
    SLICE_X10Y50         LUT4 (Prop_lut4_I2_O)        0.124     8.895 f  adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[1]_i_5/O
                         net (fo=2, routed)           0.811     9.705    adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[1]_i_5_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I3_O)        0.124     9.829 f  adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[0]_i_2/O
                         net (fo=3, routed)           0.452    10.281    adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[0]_i_2_n_0
    SLICE_X11Y51         LUT5 (Prop_lut5_I1_O)        0.124    10.405 r  adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[2]_i_2/O
                         net (fo=1, routed)           0.433    10.838    adder_hci/uart_blk/uart_rx_fifo/d_state__0[2]
    SLICE_X11Y51         LUT3 (Prop_lut3_I0_O)        0.124    10.962 r  adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.962    adder_hci/uart_blk_n_13
    SLICE_X11Y51         FDRE                                         r  adder_hci/FSM_sequential_q_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.442    14.783    adder_hci/CLK
    SLICE_X11Y51         FDRE                                         r  adder_hci/FSM_sequential_q_state_reg[2]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X11Y51         FDRE (Setup_fdre_C_D)        0.029    15.035    adder_hci/FSM_sequential_q_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 adder_hci/uart_blk/uart_rx_fifo/q_rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/FSM_sequential_q_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 1.214ns (21.107%)  route 4.538ns (78.893%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.623     5.144    adder_hci/uart_blk/uart_rx_fifo/CLK
    SLICE_X7Y53          FDRE                                         r  adder_hci/uart_blk/uart_rx_fifo/q_rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  adder_hci/uart_blk/uart_rx_fifo/q_rd_ptr_reg[0]/Q
                         net (fo=17, routed)          1.322     6.884    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRC0
    SLICE_X6Y54          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.299     7.183 f  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/O
                         net (fo=7, routed)           1.587     8.771    adder_hci/uart_blk/uart_rx_fifo/rd_data[3]
    SLICE_X10Y50         LUT4 (Prop_lut4_I2_O)        0.124     8.895 f  adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[1]_i_5/O
                         net (fo=2, routed)           0.811     9.705    adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[1]_i_5_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I3_O)        0.124     9.829 f  adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[0]_i_2/O
                         net (fo=3, routed)           0.664    10.493    adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[0]_i_2_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[1]_i_4/O
                         net (fo=1, routed)           0.154    10.771    adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[1]_i_4_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I2_O)        0.124    10.895 r  adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.895    adder_hci/uart_blk_n_14
    SLICE_X11Y50         FDRE                                         r  adder_hci/FSM_sequential_q_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.442    14.783    adder_hci/CLK
    SLICE_X11Y50         FDRE                                         r  adder_hci/FSM_sequential_q_state_reg[1]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X11Y50         FDRE (Setup_fdre_C_D)        0.029    15.035    adder_hci/FSM_sequential_q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 adder_hci/q_adder_opr1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/q_tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.582ns (27.358%)  route 4.201ns (72.642%))
  Logic Levels:           7  (LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.624     5.145    adder_hci/CLK
    SLICE_X6Y50          FDRE                                         r  adder_hci/q_adder_opr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  adder_hci/q_adder_opr1_reg[2]/Q
                         net (fo=2, routed)           1.139     6.802    adder_hci/adder_opr1[2]
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     6.926 r  adder_hci/q_tx_data[3]_i_3/O
                         net (fo=3, routed)           0.525     7.451    adder_hci/q_tx_data[3]_i_3_n_0
    SLICE_X7Y50          LUT5 (Prop_lut5_I2_O)        0.124     7.575 r  adder_hci/q_tx_data[5]_i_3/O
                         net (fo=3, routed)           0.476     8.051    adder_hci/q_tx_data[5]_i_3_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.124     8.175 r  adder_hci/q_tx_data[7]_i_4/O
                         net (fo=3, routed)           0.286     8.461    adder_hci/q_tx_data[7]_i_4_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.124     8.585 r  adder_hci/q_tx_data[1]_i_2/O
                         net (fo=3, routed)           0.779     9.364    adder_hci/q_tx_data[1]_i_2_n_0
    SLICE_X9Y48          LUT5 (Prop_lut5_I2_O)        0.118     9.482 r  adder_hci/q_tx_data[4]_i_5/O
                         net (fo=2, routed)           0.458     9.940    adder_hci/q_tx_data[4]_i_5_n_0
    SLICE_X9Y48          LUT4 (Prop_lut4_I2_O)        0.326    10.266 r  adder_hci/q_tx_data[3]_i_2/O
                         net (fo=1, routed)           0.538    10.804    adder_hci/q_tx_data[3]_i_2_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124    10.928 r  adder_hci/q_tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    10.928    adder_hci/d_tx_data[3]
    SLICE_X6Y49          FDRE                                         r  adder_hci/q_tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.518    14.859    adder_hci/CLK
    SLICE_X6Y49          FDRE                                         r  adder_hci/q_tx_data_reg[3]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X6Y49          FDRE (Setup_fdre_C_D)        0.081    15.085    adder_hci/q_tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 adder_hci/q_adder_opr1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/q_tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 1.386ns (25.150%)  route 4.125ns (74.850%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.624     5.145    adder_hci/CLK
    SLICE_X6Y50          FDRE                                         r  adder_hci/q_adder_opr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  adder_hci/q_adder_opr1_reg[2]/Q
                         net (fo=2, routed)           1.139     6.802    adder_hci/adder_opr1[2]
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     6.926 r  adder_hci/q_tx_data[3]_i_3/O
                         net (fo=3, routed)           0.525     7.451    adder_hci/q_tx_data[3]_i_3_n_0
    SLICE_X7Y50          LUT5 (Prop_lut5_I2_O)        0.124     7.575 r  adder_hci/q_tx_data[5]_i_3/O
                         net (fo=3, routed)           0.476     8.051    adder_hci/q_tx_data[5]_i_3_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.124     8.175 r  adder_hci/q_tx_data[7]_i_4/O
                         net (fo=3, routed)           0.286     8.461    adder_hci/q_tx_data[7]_i_4_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.124     8.585 r  adder_hci/q_tx_data[1]_i_2/O
                         net (fo=3, routed)           0.779     9.364    adder_hci/q_tx_data[1]_i_2_n_0
    SLICE_X9Y48          LUT3 (Prop_lut3_I1_O)        0.124     9.488 r  adder_hci/q_tx_data[2]_i_4/O
                         net (fo=1, routed)           0.402     9.890    adder_hci/q_tx_data[2]_i_4_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I3_O)        0.124    10.014 r  adder_hci/q_tx_data[2]_i_2/O
                         net (fo=1, routed)           0.518    10.532    adder_hci/q_tx_data[2]_i_2_n_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124    10.656 r  adder_hci/q_tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000    10.656    adder_hci/d_tx_data[2]
    SLICE_X7Y48          FDRE                                         r  adder_hci/q_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.518    14.859    adder_hci/CLK
    SLICE_X7Y48          FDRE                                         r  adder_hci/q_tx_data_reg[2]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)        0.029    15.033    adder_hci/q_tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 adder_hci/uart_blk/uart_rx_fifo/q_rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/FSM_sequential_q_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 1.090ns (19.999%)  route 4.360ns (80.001%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.623     5.144    adder_hci/uart_blk/uart_rx_fifo/CLK
    SLICE_X7Y53          FDRE                                         r  adder_hci/uart_blk/uart_rx_fifo/q_rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  adder_hci/uart_blk/uart_rx_fifo/q_rd_ptr_reg[0]/Q
                         net (fo=17, routed)          1.322     6.884    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRC0
    SLICE_X6Y54          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.299     7.183 r  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/O
                         net (fo=7, routed)           1.587     8.771    adder_hci/uart_blk/uart_rx_fifo/rd_data[3]
    SLICE_X10Y50         LUT4 (Prop_lut4_I2_O)        0.124     8.895 r  adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[1]_i_5/O
                         net (fo=2, routed)           0.811     9.705    adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[1]_i_5_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I3_O)        0.124     9.829 r  adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[0]_i_2/O
                         net (fo=3, routed)           0.641    10.470    adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[0]_i_2_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.124    10.594 r  adder_hci/uart_blk/uart_rx_fifo/FSM_sequential_q_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.594    adder_hci/uart_blk_n_15
    SLICE_X12Y50         FDSE                                         r  adder_hci/FSM_sequential_q_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.441    14.782    adder_hci/CLK
    SLICE_X12Y50         FDSE                                         r  adder_hci/FSM_sequential_q_state_reg[0]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y50         FDSE (Setup_fdse_C_D)        0.077    15.082    adder_hci/FSM_sequential_q_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                  4.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.470%)  route 0.268ns (65.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.591     1.474    adder_hci/uart_blk/uart_rx_fifo/CLK
    SLICE_X5Y53          FDRE                                         r  adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.268     1.883    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X6Y53          RAMD32                                       r  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.861     1.989    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X6Y53          RAMD32                                       r  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y53          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.799    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.470%)  route 0.268ns (65.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.591     1.474    adder_hci/uart_blk/uart_rx_fifo/CLK
    SLICE_X5Y53          FDRE                                         r  adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.268     1.883    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X6Y53          RAMD32                                       r  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.861     1.989    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X6Y53          RAMD32                                       r  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y53          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.799    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.470%)  route 0.268ns (65.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.591     1.474    adder_hci/uart_blk/uart_rx_fifo/CLK
    SLICE_X5Y53          FDRE                                         r  adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.268     1.883    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X6Y53          RAMD32                                       r  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.861     1.989    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X6Y53          RAMD32                                       r  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y53          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.799    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.470%)  route 0.268ns (65.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.591     1.474    adder_hci/uart_blk/uart_rx_fifo/CLK
    SLICE_X5Y53          FDRE                                         r  adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.268     1.883    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X6Y53          RAMD32                                       r  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.861     1.989    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X6Y53          RAMD32                                       r  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y53          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.799    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.470%)  route 0.268ns (65.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.591     1.474    adder_hci/uart_blk/uart_rx_fifo/CLK
    SLICE_X5Y53          FDRE                                         r  adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.268     1.883    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X6Y53          RAMD32                                       r  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.861     1.989    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X6Y53          RAMD32                                       r  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y53          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.799    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.470%)  route 0.268ns (65.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.591     1.474    adder_hci/uart_blk/uart_rx_fifo/CLK
    SLICE_X5Y53          FDRE                                         r  adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.268     1.883    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X6Y53          RAMD32                                       r  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.861     1.989    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X6Y53          RAMD32                                       r  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y53          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.799    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.470%)  route 0.268ns (65.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.591     1.474    adder_hci/uart_blk/uart_rx_fifo/CLK
    SLICE_X5Y53          FDRE                                         r  adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.268     1.883    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X6Y53          RAMS32                                       r  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.861     1.989    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X6Y53          RAMS32                                       r  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y53          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.799    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.470%)  route 0.268ns (65.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.591     1.474    adder_hci/uart_blk/uart_rx_fifo/CLK
    SLICE_X5Y53          FDRE                                         r  adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  adder_hci/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.268     1.883    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X6Y53          RAMS32                                       r  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.861     1.989    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X6Y53          RAMS32                                       r  adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y53          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.799    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 adder_hci/q_tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/uart_blk/uart_tx_fifo/q_data_array_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.594     1.477    adder_hci/CLK
    SLICE_X7Y48          FDRE                                         r  adder_hci/q_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  adder_hci/q_tx_data_reg[2]/Q
                         net (fo=1, routed)           0.116     1.734    adder_hci/uart_blk/uart_tx_fifo/q_data_array_reg_0_7_0_5/DIB0
    SLICE_X6Y48          RAMD32                                       r  adder_hci/uart_blk/uart_tx_fifo/q_data_array_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    adder_hci/uart_blk/uart_tx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X6Y48          RAMD32                                       r  adder_hci/uart_blk/uart_tx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y48          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.636    adder_hci/uart_blk/uart_tx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adder_hci/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_hci/uart_blk/uart_tx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.061%)  route 0.285ns (66.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.594     1.477    adder_hci/uart_blk/uart_tx_fifo/CLK
    SLICE_X7Y47          FDRE                                         r  adder_hci/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  adder_hci/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.285     1.904    adder_hci/uart_blk/uart_tx_fifo/q_data_array_reg_0_7_6_7/ADDRD1
    SLICE_X6Y47          RAMD32                                       r  adder_hci/uart_blk/uart_tx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    adder_hci/uart_blk/uart_tx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X6Y47          RAMD32                                       r  adder_hci/uart_blk/uart_tx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y47          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.799    adder_hci/uart_blk/uart_tx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X12Y50   adder_hci/FSM_sequential_q_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y50   adder_hci/FSM_sequential_q_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y51   adder_hci/FSM_sequential_q_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y50    adder_hci/q_adder_opr1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y47    adder_hci/q_adder_opr1_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y49    adder_hci/q_adder_opr1_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y47   adder_hci/q_adder_opr1_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y47   adder_hci/q_adder_opr1_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y47    adder_hci/q_adder_opr1_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y54    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y54    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y54    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y54    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y54    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y54    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y53    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y53    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y53    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y53    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y54    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y54    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y54    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y54    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y54    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y54    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y53    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y53    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y53    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y53    adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/CLK



