Line number: 
[193, 195]
Comment: 
This block of Verilog RTL code is primarily controlling the Test Data Output (TDO) and the status of the system and its readiness state. The block assigns the least significant bit from the shift register 'sr' to the test data output 'tdo'. The line 'assign st_ready_test_idle = jtag_state_rti' indicates that the system readiness state 'st_ready_test_idle' gets its status based on the current JTAG state (RTI - Run Test Idle State). The last line of the block assigns the logical negation status ('jrst_n') of the JTAG reset to the variable 'unxcomplemented_resetxx1'.