// Seed: 3593352825
module module_0 (
    input wor id_0,
    output uwire id_1,
    input tri id_2,
    output tri id_3,
    output supply0 id_4,
    output uwire id_5,
    input wand id_6
    , id_9,
    output wor id_7
);
  wire id_10;
  if (id_10) begin
    assign id_4 = 1'b0 ? 1 : id_6;
  end
  assign id_1 = 1;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri id_3,
    input tri id_4,
    output supply0 id_5,
    input wor id_6,
    output tri0 id_7
    , id_11,
    output tri1 id_8,
    output supply1 id_9
);
  wire id_12;
  module_0(
      id_4, id_2, id_4, id_5, id_2, id_5, id_4, id_7
  );
endmodule
