Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 24 11:54:54 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_loop_test_timing_summary_routed.rpt -pb top_loop_test_timing_summary_routed.pb -rpx top_loop_test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_loop_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO/U_UART/U_Baudrate_Gen/tick_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO/U_UART/U_Transmitter/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO/U_UART/U_Transmitter/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO/U_UART/U_Transmitter/br_cnt_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO/U_UART/U_Transmitter/br_cnt_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO/U_UART/U_Transmitter/br_cnt_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO/U_UART/U_Transmitter/br_cnt_reg_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.223        0.000                      0                  233        0.087        0.000                      0                  233        3.750        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.223        0.000                      0                  233        0.087        0.000                      0                  233        3.750        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_UART/U_Baudrate_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.828ns (22.120%)  route 2.915ns (77.880%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.808     5.329    U_UART_FIFO/U_UART/U_Baudrate_Gen/clk
    SLICE_X5Y104         FDCE                                         r  U_UART_FIFO/U_UART/U_Baudrate_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_UART_FIFO/U_UART/U_Baudrate_Gen/tick_reg_reg/Q
                         net (fo=13, routed)          1.450     7.235    U_UART_FIFO/U_UART/U_Receiver/w_br_tick
    SLICE_X4Y109         LUT6 (Prop_lut6_I4_O)        0.124     7.359 r  U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.981     8.341    U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.124     8.465 r  U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.484     8.949    U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state[1]_i_2_n_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I2_O)        0.124     9.073 r  U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.073    U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X4Y109         FDCE                                         r  U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.680    15.021    U_UART_FIFO/U_UART/U_Receiver/clk
    SLICE_X4Y109         FDCE                                         r  U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.029    15.296    U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_UART/U_Baudrate_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.822ns (21.995%)  route 2.915ns (78.005%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.808     5.329    U_UART_FIFO/U_UART/U_Baudrate_Gen/clk
    SLICE_X5Y104         FDCE                                         r  U_UART_FIFO/U_UART/U_Baudrate_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_UART_FIFO/U_UART/U_Baudrate_Gen/tick_reg_reg/Q
                         net (fo=13, routed)          1.450     7.235    U_UART_FIFO/U_UART/U_Receiver/w_br_tick
    SLICE_X4Y109         LUT6 (Prop_lut6_I4_O)        0.124     7.359 r  U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.981     8.341    U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.124     8.465 r  U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.484     8.949    U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state[1]_i_2_n_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I2_O)        0.118     9.067 r  U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.067    U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X4Y109         FDCE                                         r  U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.680    15.021    U_UART_FIFO/U_UART/U_Receiver/clk
    SLICE_X4Y109         FDCE                                         r  U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.075    15.342    U_UART_FIFO/U_UART/U_Receiver/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_UART/U_Transmitter/data_tmp_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.932ns (26.738%)  route 2.554ns (73.262%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.808     5.329    U_UART_FIFO/U_UART/U_Transmitter/clk
    SLICE_X4Y105         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDCE (Prop_fdce_C_Q)         0.456     5.785 f  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           1.376     7.162    U_UART_FIFO/U_UART/U_Transmitter/sel0[0]
    SLICE_X4Y105         LUT3 (Prop_lut3_I1_O)        0.150     7.312 r  U_UART_FIFO/U_UART/U_Transmitter/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.674     7.985    U_UART_FIFO/U_UART/U_Transmitter/FSM_sequential_state[0]_i_2_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I5_O)        0.326     8.311 r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.504     8.815    U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X6Y107         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_tmp_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.681    15.022    U_UART_FIFO/U_UART/U_Transmitter/clk
    SLICE_X6Y107         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_tmp_reg_reg[0]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X6Y107         FDCE (Setup_fdce_C_CE)      -0.169    15.099    U_UART_FIFO/U_UART/U_Transmitter/data_tmp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_UART/U_Transmitter/data_tmp_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.932ns (26.738%)  route 2.554ns (73.262%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.808     5.329    U_UART_FIFO/U_UART/U_Transmitter/clk
    SLICE_X4Y105         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDCE (Prop_fdce_C_Q)         0.456     5.785 f  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           1.376     7.162    U_UART_FIFO/U_UART/U_Transmitter/sel0[0]
    SLICE_X4Y105         LUT3 (Prop_lut3_I1_O)        0.150     7.312 r  U_UART_FIFO/U_UART/U_Transmitter/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.674     7.985    U_UART_FIFO/U_UART/U_Transmitter/FSM_sequential_state[0]_i_2_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I5_O)        0.326     8.311 r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.504     8.815    U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X6Y107         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_tmp_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.681    15.022    U_UART_FIFO/U_UART/U_Transmitter/clk
    SLICE_X6Y107         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_tmp_reg_reg[1]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X6Y107         FDCE (Setup_fdce_C_CE)      -0.169    15.099    U_UART_FIFO/U_UART/U_Transmitter/data_tmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_UART/U_Transmitter/data_tmp_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.932ns (26.738%)  route 2.554ns (73.262%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.808     5.329    U_UART_FIFO/U_UART/U_Transmitter/clk
    SLICE_X4Y105         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDCE (Prop_fdce_C_Q)         0.456     5.785 f  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           1.376     7.162    U_UART_FIFO/U_UART/U_Transmitter/sel0[0]
    SLICE_X4Y105         LUT3 (Prop_lut3_I1_O)        0.150     7.312 r  U_UART_FIFO/U_UART/U_Transmitter/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.674     7.985    U_UART_FIFO/U_UART/U_Transmitter/FSM_sequential_state[0]_i_2_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I5_O)        0.326     8.311 r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.504     8.815    U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X6Y107         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_tmp_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.681    15.022    U_UART_FIFO/U_UART/U_Transmitter/clk
    SLICE_X6Y107         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_tmp_reg_reg[2]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X6Y107         FDCE (Setup_fdce_C_CE)      -0.169    15.099    U_UART_FIFO/U_UART/U_Transmitter/data_tmp_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_UART/U_Transmitter/data_tmp_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.932ns (26.738%)  route 2.554ns (73.262%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.808     5.329    U_UART_FIFO/U_UART/U_Transmitter/clk
    SLICE_X4Y105         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDCE (Prop_fdce_C_Q)         0.456     5.785 f  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           1.376     7.162    U_UART_FIFO/U_UART/U_Transmitter/sel0[0]
    SLICE_X4Y105         LUT3 (Prop_lut3_I1_O)        0.150     7.312 r  U_UART_FIFO/U_UART/U_Transmitter/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.674     7.985    U_UART_FIFO/U_UART/U_Transmitter/FSM_sequential_state[0]_i_2_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I5_O)        0.326     8.311 r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.504     8.815    U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X6Y107         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_tmp_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.681    15.022    U_UART_FIFO/U_UART/U_Transmitter/clk
    SLICE_X6Y107         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_tmp_reg_reg[3]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X6Y107         FDCE (Setup_fdce_C_CE)      -0.169    15.099    U_UART_FIFO/U_UART/U_Transmitter/data_tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_Tx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_Tx_Fifo/U_FIFO_CU/full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.732ns (21.919%)  route 2.608ns (78.081%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.809     5.330    U_UART_FIFO/U_Tx_Fifo/U_FIFO_CU/clk
    SLICE_X3Y106         FDCE                                         r  U_UART_FIFO/U_Tx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  U_UART_FIFO/U_Tx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          1.163     6.949    U_UART_FIFO/U_Tx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[0]_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.073 r  U_UART_FIFO/U_Tx_Fifo/U_FIFO_CU/full_reg_i_2__0/O
                         net (fo=1, routed)           0.801     7.874    U_UART_FIFO/U_Tx_Fifo/U_FIFO_CU/full_reg_i_2__0_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I4_O)        0.152     8.026 r  U_UART_FIFO/U_Tx_Fifo/U_FIFO_CU/full_reg_i_1__0/O
                         net (fo=1, routed)           0.644     8.670    U_UART_FIFO/U_Tx_Fifo/U_FIFO_CU/full_reg_i_1__0_n_0
    SLICE_X1Y105         FDCE                                         r  U_UART_FIFO/U_Tx_Fifo/U_FIFO_CU/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.683    15.024    U_UART_FIFO/U_Tx_Fifo/U_FIFO_CU/clk
    SLICE_X1Y105         FDCE                                         r  U_UART_FIFO/U_Tx_Fifo/U_FIFO_CU/full_reg_reg/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X1Y105         FDCE (Setup_fdce_C_D)       -0.255    15.015    U_UART_FIFO/U_Tx_Fifo/U_FIFO_CU/full_reg_reg
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.932ns (27.525%)  route 2.454ns (72.475%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.808     5.329    U_UART_FIFO/U_UART/U_Transmitter/clk
    SLICE_X4Y105         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDCE (Prop_fdce_C_Q)         0.456     5.785 f  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           1.376     7.162    U_UART_FIFO/U_UART/U_Transmitter/sel0[0]
    SLICE_X4Y105         LUT3 (Prop_lut3_I1_O)        0.150     7.312 r  U_UART_FIFO/U_UART/U_Transmitter/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.674     7.985    U_UART_FIFO/U_UART/U_Transmitter/FSM_sequential_state[0]_i_2_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I5_O)        0.326     8.311 r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.404     8.715    U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X4Y105         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.682    15.023    U_UART_FIFO/U_UART/U_Transmitter/clk
    SLICE_X4Y105         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/C
                         clock pessimism              0.306    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X4Y105         FDCE (Setup_fdce_C_CE)      -0.205    15.089    U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.932ns (27.525%)  route 2.454ns (72.475%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.808     5.329    U_UART_FIFO/U_UART/U_Transmitter/clk
    SLICE_X4Y105         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDCE (Prop_fdce_C_Q)         0.456     5.785 f  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           1.376     7.162    U_UART_FIFO/U_UART/U_Transmitter/sel0[0]
    SLICE_X4Y105         LUT3 (Prop_lut3_I1_O)        0.150     7.312 r  U_UART_FIFO/U_UART/U_Transmitter/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.674     7.985    U_UART_FIFO/U_UART/U_Transmitter/FSM_sequential_state[0]_i_2_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I5_O)        0.326     8.311 r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.404     8.715    U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X4Y105         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.682    15.023    U_UART_FIFO/U_UART/U_Transmitter/clk
    SLICE_X4Y105         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[1]/C
                         clock pessimism              0.306    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X4Y105         FDCE (Setup_fdce_C_CE)      -0.205    15.089    U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.932ns (27.525%)  route 2.454ns (72.475%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.808     5.329    U_UART_FIFO/U_UART/U_Transmitter/clk
    SLICE_X4Y105         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDCE (Prop_fdce_C_Q)         0.456     5.785 f  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           1.376     7.162    U_UART_FIFO/U_UART/U_Transmitter/sel0[0]
    SLICE_X4Y105         LUT3 (Prop_lut3_I1_O)        0.150     7.312 r  U_UART_FIFO/U_UART/U_Transmitter/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.674     7.985    U_UART_FIFO/U_UART/U_Transmitter/FSM_sequential_state[0]_i_2_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I5_O)        0.326     8.311 r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.404     8.715    U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X4Y105         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.682    15.023    U_UART_FIFO/U_UART/U_Transmitter/clk
    SLICE_X4Y105         FDCE                                         r  U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[2]/C
                         clock pessimism              0.306    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X4Y105         FDCE (Setup_fdce_C_CE)      -0.205    15.089    U_UART_FIFO/U_UART/U_Transmitter/data_bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  6.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_UART/U_Receiver/rx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.674     1.558    U_UART_FIFO/U_UART/U_Receiver/clk
    SLICE_X3Y107         FDCE                                         r  U_UART_FIFO/U_UART/U_Receiver/rx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_UART_FIFO/U_UART/U_Receiver/rx_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     1.809    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/DIA0
    SLICE_X2Y106         RAMD32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.950     2.078    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/WCLK
    SLICE_X2Y106         RAMD32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y106         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.722    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.984%)  route 0.274ns (66.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.675     1.559    U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X0Y105         FDCE                                         r  U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.274     1.974    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRD0
    SLICE_X2Y105         RAMD32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.950     2.078    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/WCLK
    SLICE_X2Y105         RAMD32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y105         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.885    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.984%)  route 0.274ns (66.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.675     1.559    U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X0Y105         FDCE                                         r  U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.274     1.974    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRD0
    SLICE_X2Y105         RAMD32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.950     2.078    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/WCLK
    SLICE_X2Y105         RAMD32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y105         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.885    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.984%)  route 0.274ns (66.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.675     1.559    U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X0Y105         FDCE                                         r  U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.274     1.974    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRD0
    SLICE_X2Y105         RAMD32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.950     2.078    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/WCLK
    SLICE_X2Y105         RAMD32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y105         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.885    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.984%)  route 0.274ns (66.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.675     1.559    U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X0Y105         FDCE                                         r  U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.274     1.974    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRD0
    SLICE_X2Y105         RAMD32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.950     2.078    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/WCLK
    SLICE_X2Y105         RAMD32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y105         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.885    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.984%)  route 0.274ns (66.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.675     1.559    U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X0Y105         FDCE                                         r  U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.274     1.974    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRD0
    SLICE_X2Y105         RAMD32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.950     2.078    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/WCLK
    SLICE_X2Y105         RAMD32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y105         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.885    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.984%)  route 0.274ns (66.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.675     1.559    U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X0Y105         FDCE                                         r  U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.274     1.974    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRD0
    SLICE_X2Y105         RAMD32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.950     2.078    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/WCLK
    SLICE_X2Y105         RAMD32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y105         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.885    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.984%)  route 0.274ns (66.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.675     1.559    U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X0Y105         FDCE                                         r  U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.274     1.974    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRD0
    SLICE_X2Y105         RAMS32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.950     2.078    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/WCLK
    SLICE_X2Y105         RAMS32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y105         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.885    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.984%)  route 0.274ns (66.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.675     1.559    U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/clk
    SLICE_X0Y105         FDCE                                         r  U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.274     1.974    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/ADDRD0
    SLICE_X2Y105         RAMS32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.950     2.078    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/WCLK
    SLICE_X2Y105         RAMS32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y105         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.885    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_UART/U_Receiver/rx_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.674     1.558    U_UART_FIFO/U_UART/U_Receiver/clk
    SLICE_X3Y107         FDCE                                         r  U_UART_FIFO/U_UART/U_Receiver/rx_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_UART_FIFO/U_UART/U_Receiver/rx_data_reg_reg[2]/Q
                         net (fo=2, routed)           0.121     1.820    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/DIB0
    SLICE_X2Y106         RAMD32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.950     2.078    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/WCLK
    SLICE_X2Y106         RAMD32                                       r  U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y106         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.721    U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X1Y106   U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/empty_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y105   U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/full_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y105   U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y106   U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y106   U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/rd_ptr_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y105   U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y105   U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y105   U_UART_FIFO/U_Rx_Fifo/U_FIFO_CU/wr_ptr_reg_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X3Y105   U_UART_FIFO/U_Tx_Fifo/U_FIFO_CU/empty_reg_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y106   U_UART_FIFO/U_Tx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y106   U_UART_FIFO/U_Tx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y106   U_UART_FIFO/U_Tx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y106   U_UART_FIFO/U_Tx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y106   U_UART_FIFO/U_Tx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y106   U_UART_FIFO/U_Tx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y106   U_UART_FIFO/U_Tx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y106   U_UART_FIFO/U_Tx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105   U_UART_FIFO/U_Tx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105   U_UART_FIFO/U_Tx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y106   U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y106   U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y106   U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y106   U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y106   U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y106   U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y106   U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y106   U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105   U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105   U_UART_FIFO/U_Rx_Fifo/U_RegFile/mem_reg_0_7_6_7/RAMA_D1/CLK



