/* ---------------------------------------------------------------------------- */
/*                  Atmel Microcontroller Software Support                      */
/*                       SAM Software Package License                           */
/* ---------------------------------------------------------------------------- */
/* Copyright (c) 2015, Atmel Corporation                                        */
/*                                                                              */
/* All rights reserved.                                                         */
/*                                                                              */
/* Redistribution and use in source and binary forms, with or without           */
/* modification, are permitted provided that the following condition is met:    */
/*                                                                              */
/* - Redistributions of source code must retain the above copyright notice,     */
/* this list of conditions and the disclaimer below.                            */
/*                                                                              */
/* Atmel's name may not be used to endorse or promote products derived from     */
/* this software without specific prior written permission.                     */
/*                                                                              */
/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR   */
/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */
/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */
/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */
/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */
/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */
/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */
/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */
/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */
/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */
/* ---------------------------------------------------------------------------- */

#ifndef _SAMA5D2_TWIHS1_INSTANCE_
#define _SAMA5D2_TWIHS1_INSTANCE_

/* ========== Register definition for TWIHS1 peripheral ========== */
#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
  #define REG_TWIHS1_CR                     (0xFC028000U) /**< \brief (TWIHS1) Control Register */
  #define REG_TWIHS1_MMR                    (0xFC028004U) /**< \brief (TWIHS1) Master Mode Register */
  #define REG_TWIHS1_SMR                    (0xFC028008U) /**< \brief (TWIHS1) Slave Mode Register */
  #define REG_TWIHS1_IADR                   (0xFC02800CU) /**< \brief (TWIHS1) Internal Address Register */
  #define REG_TWIHS1_CWGR                   (0xFC028010U) /**< \brief (TWIHS1) Clock Waveform Generator Register */
  #define REG_TWIHS1_SR                     (0xFC028020U) /**< \brief (TWIHS1) Status Register */
  #define REG_TWIHS1_IER                    (0xFC028024U) /**< \brief (TWIHS1) Interrupt Enable Register */
  #define REG_TWIHS1_IDR                    (0xFC028028U) /**< \brief (TWIHS1) Interrupt Disable Register */
  #define REG_TWIHS1_IMR                    (0xFC02802CU) /**< \brief (TWIHS1) Interrupt Mask Register */
  #define REG_TWIHS1_RHR                    (0xFC028030U) /**< \brief (TWIHS1) Receive Holding Register */
  #define REG_TWIHS1_THR                    (0xFC028034U) /**< \brief (TWIHS1) Transmit Holding Register */
  #define REG_TWIHS1_SMBTR                  (0xFC028038U) /**< \brief (TWIHS1) SMBus Timing Register */
  #define REG_TWIHS1_ACR                    (0xFC028040U) /**< \brief (TWIHS1) Alternative Command Register */
  #define REG_TWIHS1_FILTR                  (0xFC028044U) /**< \brief (TWIHS1) Filter Register */
  #define REG_TWIHS1_SWMR                   (0xFC02804CU) /**< \brief (TWIHS1) SleepWalking Matching Register */
  #define REG_TWIHS1_FMR                    (0xFC028050U) /**< \brief (TWIHS1) FIFO Mode Register */
  #define REG_TWIHS1_FLR                    (0xFC028054U) /**< \brief (TWIHS1) FIFO Level Register */
  #define REG_TWIHS1_FSR                    (0xFC028060U) /**< \brief (TWIHS1) FIFO Status Register */
  #define REG_TWIHS1_FIER                   (0xFC028064U) /**< \brief (TWIHS1) FIFO Interrupt Enable Register */
  #define REG_TWIHS1_FIDR                   (0xFC028068U) /**< \brief (TWIHS1) FIFO Interrupt Disable Register */
  #define REG_TWIHS1_FIMR                   (0xFC02806CU) /**< \brief (TWIHS1) FIFO Interrupt Mask Register */
  #define REG_TWIHS1_DR                     (0xFC0280D0U) /**< \brief (TWIHS1) Debug Register */
  #define REG_TWIHS1_WPMR                   (0xFC0280E4U) /**< \brief (TWIHS1) Write Protection Mode Register */
  #define REG_TWIHS1_WPSR                   (0xFC0280E8U) /**< \brief (TWIHS1) Write Protection Status Register */
  #define REG_TWIHS1_VER                    (0xFC0280FCU) /**< \brief (TWIHS1) Version Register */
#else
  #define REG_TWIHS1_CR    (*(__O  uint32_t*)0xFC028000U) /**< \brief (TWIHS1) Control Register */
  #define REG_TWIHS1_MMR   (*(__IO uint32_t*)0xFC028004U) /**< \brief (TWIHS1) Master Mode Register */
  #define REG_TWIHS1_SMR   (*(__IO uint32_t*)0xFC028008U) /**< \brief (TWIHS1) Slave Mode Register */
  #define REG_TWIHS1_IADR  (*(__IO uint32_t*)0xFC02800CU) /**< \brief (TWIHS1) Internal Address Register */
  #define REG_TWIHS1_CWGR  (*(__IO uint32_t*)0xFC028010U) /**< \brief (TWIHS1) Clock Waveform Generator Register */
  #define REG_TWIHS1_SR    (*(__I  uint32_t*)0xFC028020U) /**< \brief (TWIHS1) Status Register */
  #define REG_TWIHS1_IER   (*(__O  uint32_t*)0xFC028024U) /**< \brief (TWIHS1) Interrupt Enable Register */
  #define REG_TWIHS1_IDR   (*(__O  uint32_t*)0xFC028028U) /**< \brief (TWIHS1) Interrupt Disable Register */
  #define REG_TWIHS1_IMR   (*(__I  uint32_t*)0xFC02802CU) /**< \brief (TWIHS1) Interrupt Mask Register */
  #define REG_TWIHS1_RHR   (*(__I  uint32_t*)0xFC028030U) /**< \brief (TWIHS1) Receive Holding Register */
  #define REG_TWIHS1_THR   (*(__O  uint32_t*)0xFC028034U) /**< \brief (TWIHS1) Transmit Holding Register */
  #define REG_TWIHS1_SMBTR (*(__IO uint32_t*)0xFC028038U) /**< \brief (TWIHS1) SMBus Timing Register */
  #define REG_TWIHS1_ACR   (*(__IO uint32_t*)0xFC028040U) /**< \brief (TWIHS1) Alternative Command Register */
  #define REG_TWIHS1_FILTR (*(__IO uint32_t*)0xFC028044U) /**< \brief (TWIHS1) Filter Register */
  #define REG_TWIHS1_SWMR  (*(__IO uint32_t*)0xFC02804CU) /**< \brief (TWIHS1) SleepWalking Matching Register */
  #define REG_TWIHS1_FMR   (*(__IO uint32_t*)0xFC028050U) /**< \brief (TWIHS1) FIFO Mode Register */
  #define REG_TWIHS1_FLR   (*(__I  uint32_t*)0xFC028054U) /**< \brief (TWIHS1) FIFO Level Register */
  #define REG_TWIHS1_FSR   (*(__I  uint32_t*)0xFC028060U) /**< \brief (TWIHS1) FIFO Status Register */
  #define REG_TWIHS1_FIER  (*(__O  uint32_t*)0xFC028064U) /**< \brief (TWIHS1) FIFO Interrupt Enable Register */
  #define REG_TWIHS1_FIDR  (*(__O  uint32_t*)0xFC028068U) /**< \brief (TWIHS1) FIFO Interrupt Disable Register */
  #define REG_TWIHS1_FIMR  (*(__I  uint32_t*)0xFC02806CU) /**< \brief (TWIHS1) FIFO Interrupt Mask Register */
  #define REG_TWIHS1_DR    (*(__I  uint32_t*)0xFC0280D0U) /**< \brief (TWIHS1) Debug Register */
  #define REG_TWIHS1_WPMR  (*(__IO uint32_t*)0xFC0280E4U) /**< \brief (TWIHS1) Write Protection Mode Register */
  #define REG_TWIHS1_WPSR  (*(__I  uint32_t*)0xFC0280E8U) /**< \brief (TWIHS1) Write Protection Status Register */
  #define REG_TWIHS1_VER   (*(__I  uint32_t*)0xFC0280FCU) /**< \brief (TWIHS1) Version Register */
#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */

#endif /* _SAMA5D2_TWIHS1_INSTANCE_ */
