# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../spi_dec.srcs/sources_1/new/SR_FF.vhd" \
"../../../../spi_dec.srcs/sources_1/new/sig_synch.vhd" \
"../../../../spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" \

# Do not sort compile order
nosort
