// Seed: 4013600435
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout tri0 id_2;
  output wire id_1;
  assign id_2 = 1;
  logic id_4;
  wire  id_5;
  wire  id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd58
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire _id_2;
  input wire id_1;
  wire id_5;
  assign id_4 = id_5;
  wire id_6;
  wire [id_2 : -1 'h0] id_7;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_4
  );
  id_8 :
  assert property (@(id_5) id_3)
  else;
  and primCall (id_4, id_1, id_5, id_3, id_7, id_6);
endmodule
