
*** Running vivado
    with args -log FloodIt.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FloodIt.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Dec  5 09:35:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source FloodIt.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 491.984 ; gain = 211.941
Command: read_checkpoint -auto_incremental -incremental C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/project_1/project_1.srcs/utils_1/imports/synth_1/FloodIt.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/project_1/project_1.srcs/utils_1/imports/synth_1/FloodIt.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top FloodIt -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13820
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1176.859 ; gain = 494.398
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'COLOR_NUM', assumed default net type 'wire' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:74]
INFO: [Synth 8-11241] undeclared symbol 'SIZE', assumed default net type 'wire' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:75]
INFO: [Synth 8-11241] undeclared symbol 'sORc', assumed default net type 'wire' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:76]
INFO: [Synth 8-11241] undeclared symbol 'MODE', assumed default net type 'wire' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:77]
INFO: [Synth 8-11241] undeclared symbol 'TRIES', assumed default net type 'wire' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:78]
INFO: [Synth 8-11241] undeclared symbol 'TOTAL_TRIES', assumed default net type 'wire' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:79]
INFO: [Synth 8-11241] undeclared symbol 'final_COLOR_NUM', assumed default net type 'wire' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:85]
WARNING: [Synth 8-8895] 'MODE' is already implicitly declared on line 77 [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:90]
WARNING: [Synth 8-8895] 'TRIES' is already implicitly declared on line 78 [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:91]
WARNING: [Synth 8-8895] 'TOTAL_TRIES' is already implicitly declared on line 79 [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:92]
WARNING: [Synth 8-8895] 'final_COLOR_NUM' is already implicitly declared on line 85 [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:94]
WARNING: [Synth 8-8895] 'sORc' is already implicitly declared on line 76 [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:95]
WARNING: [Synth 8-8895] 'SIZE' is already implicitly declared on line 75 [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:97]
INFO: [Synth 8-11241] undeclared symbol 'INITIALIZE_BOARD', assumed default net type 'wire' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:111]
INFO: [Synth 8-11241] undeclared symbol 'BOARD_READY', assumed default net type 'wire' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:112]
INFO: [Synth 8-11241] undeclared symbol 'INIT_INIT', assumed default net type 'wire' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:118]
INFO: [Synth 8-11241] undeclared symbol 'CHANGING_COLOR', assumed default net type 'wire' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:119]
INFO: [Synth 8-11241] undeclared symbol 'COLOR_SEL_SIG', assumed default net type 'wire' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:120]
INFO: [Synth 8-11241] undeclared symbol 'COLOR_SELECTED', assumed default net type 'wire' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:121]
INFO: [Synth 8-11241] undeclared symbol 'BEGIN_GAME', assumed default net type 'wire' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:122]
INFO: [Synth 8-11241] undeclared symbol 'ACK_BEGIN_GAME', assumed default net type 'wire' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:123]
WARNING: [Synth 8-8895] 'INITIALIZE_BOARD' is already implicitly declared on line 111 [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:139]
WARNING: [Synth 8-8895] 'BOARD_READY' is already implicitly declared on line 112 [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:140]
INFO: [Synth 8-11241] undeclared symbol 'INITIAL_BOARD', assumed default net type 'wire' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:148]
WARNING: [Synth 8-8895] 'INIT_INIT' is already implicitly declared on line 118 [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:154]
WARNING: [Synth 8-8895] 'CHANGING_COLOR' is already implicitly declared on line 119 [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:155]
WARNING: [Synth 8-8895] 'COLOR_SEL_SIG' is already implicitly declared on line 120 [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:156]
WARNING: [Synth 8-8895] 'COLOR_SELECTED' is already implicitly declared on line 121 [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:157]
WARNING: [Synth 8-8895] 'BEGIN_GAME' is already implicitly declared on line 122 [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:158]
WARNING: [Synth 8-8895] 'ACK_BEGIN_GAME' is already implicitly declared on line 123 [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:159]
WARNING: [Synth 8-8895] 'COLOR_NUM' is already implicitly declared on line 74 [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:160]
WARNING: [Synth 8-8895] 'INITIAL_BOARD' is already implicitly declared on line 148 [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:164]
INFO: [Synth 8-6157] synthesizing module 'FloodIt' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/clk_div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'btn_deb' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/btn_deb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'btn_deb' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/btn_deb.v:1]
INFO: [Synth 8-6157] synthesizing module 'digit_display' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/digit_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'digit_display' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/digit_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'leds_set' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/leds_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'leds_set' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/leds_set.v:1]
INFO: [Synth 8-6157] synthesizing module 'select' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:96]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:108]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:132]
INFO: [Synth 8-6155] done synthesizing module 'select' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:1]
INFO: [Synth 8-6157] synthesizing module 'generate_board' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/rand.v:1]
INFO: [Synth 8-6155] done synthesizing module 'generate_board' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/rand.v:1]
INFO: [Synth 8-6157] synthesizing module 'game_logic' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/game_logic_combined.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/game_logic_combined.v:141]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/game_logic_combined.v:113]
INFO: [Synth 8-6155] done synthesizing module 'game_logic' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/game_logic_combined.v:1]
INFO: [Synth 8-6157] synthesizing module 'displayVGA' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/displayVGA.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/displayVGA.v:70]
INFO: [Synth 8-6155] done synthesizing module 'displayVGA' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/displayVGA.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FloodIt' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:1]
WARNING: [Synth 8-6014] Unused sequential element ACK_CENTER_reg was removed.  [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:230]
WARNING: [Synth 8-6014] Unused sequential element current_node_reg was removed.  [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/game_logic_combined.v:131]
WARNING: [Synth 8-7129] Port sw[15] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module select is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1922.887 ; gain = 1240.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1922.887 ; gain = 1240.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1922.887 ; gain = 1240.426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.934 . Memory (MB): peak = 1922.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/mappings.xdc]
Finished Parsing XDC File [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/mappings.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/mappings.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FloodIt_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FloodIt_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2016.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 2016.324 ; gain = 1333.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 2016.324 ; gain = 1333.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 2016.324 ; gain = 1333.863
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'neighbor_step_reg' in module 'game_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE0 |                               01 |                              001
                 iSTATE1 |                               10 |                              010
                 iSTATE2 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'neighbor_step_reg' using encoding 'sequential' in module 'game_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:51 . Memory (MB): peak = 2016.324 ; gain = 1333.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 258   
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1354  
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---Muxes : 
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 4     
	   8 Input    7 Bit        Muxes := 4     
	   4 Input    7 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 7     
	   7 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 11    
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 682   
	   6 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 936   
	   6 Input    1 Bit        Muxes := 941   
	   2 Input    1 Bit        Muxes := 727   
	   3 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[31] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[30] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[29] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[28] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[27] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[26] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[25] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[24] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[23] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[22] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[21] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[20] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[19] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[18] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[17] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[16] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[15] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[14] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[13] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[12] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[11] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[10] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[9] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[8] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[7] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[6] driven by constant 0
WARNING: [Synth 8-3917] design game_logic__GB3 has port cur_c[5] driven by constant 0
INFO: [Synth 8-3886] merging instance 'cur_r_reg[5]' (FDE) to 'cur_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[6]' (FDE) to 'cur_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[7]' (FDE) to 'cur_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[8]' (FDE) to 'cur_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[9]' (FDE) to 'cur_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[10]' (FDE) to 'cur_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[11]' (FDE) to 'cur_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[12]' (FDE) to 'cur_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[13]' (FDE) to 'cur_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[14]' (FDE) to 'cur_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[15]' (FDE) to 'cur_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[16]' (FDE) to 'cur_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[17]' (FDE) to 'cur_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[18]' (FDE) to 'cur_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[19]' (FDE) to 'cur_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[20]' (FDE) to 'cur_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[21]' (FDE) to 'cur_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[22]' (FDE) to 'cur_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[23]' (FDE) to 'cur_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[24]' (FDE) to 'cur_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[25]' (FDE) to 'cur_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[26]' (FDE) to 'cur_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[27]' (FDE) to 'cur_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[28]' (FDE) to 'cur_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[29]' (FDE) to 'cur_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'cur_r_reg[30]' (FDE) to 'cur_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cur_r_reg[31] )
INFO: [Synth 8-5546] ROM "select_module/TOTAL_TRIES1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "select_module/TOTAL_TRIES1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "leds_set_module/led" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[2] driven by constant 1
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design FloodIt__GC0 has port led[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'select_module/TOTAL_TRIES_reg[7]' (FDRE) to 'select_module/TOTAL_TRIES_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_module/TOTAL_TRIES_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_module/SIZE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_module/final_SIZE_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:03:17 . Memory (MB): peak = 2016.324 ; gain = 1333.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:03:30 . Memory (MB): peak = 2016.324 ; gain = 1333.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:03:37 . Memory (MB): peak = 2016.324 ; gain = 1333.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:32 ; elapsed = 00:03:53 . Memory (MB): peak = 2016.324 ; gain = 1333.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:42 ; elapsed = 00:04:05 . Memory (MB): peak = 2016.324 ; gain = 1333.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:42 ; elapsed = 00:04:05 . Memory (MB): peak = 2016.324 ; gain = 1333.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:44 ; elapsed = 00:04:06 . Memory (MB): peak = 2016.324 ; gain = 1333.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:44 ; elapsed = 00:04:06 . Memory (MB): peak = 2016.324 ; gain = 1333.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:51 ; elapsed = 00:04:14 . Memory (MB): peak = 2016.324 ; gain = 1333.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:51 ; elapsed = 00:04:14 . Memory (MB): peak = 2016.324 ; gain = 1333.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   354|
|3     |LUT1   |    68|
|4     |LUT2   |   648|
|5     |LUT3   |   618|
|6     |LUT4   |  2915|
|7     |LUT5   |  3427|
|8     |LUT6   |  5963|
|9     |MUXF7  |   914|
|10    |MUXF8  |   411|
|11    |FDRE   |  7098|
|12    |FDSE   |    13|
|13    |IBUF   |    22|
|14    |OBUF   |    41|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:51 ; elapsed = 00:04:14 . Memory (MB): peak = 2016.324 ; gain = 1333.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:08 ; elapsed = 00:04:02 . Memory (MB): peak = 2016.324 ; gain = 1240.426
Synthesis Optimization Complete : Time (s): cpu = 00:02:51 ; elapsed = 00:04:15 . Memory (MB): peak = 2016.324 ; gain = 1333.863
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.270 . Memory (MB): peak = 2016.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1679 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2016.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 118344b2
INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:59 ; elapsed = 00:04:25 . Memory (MB): peak = 2016.324 ; gain = 1519.316
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2016.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/project_1/project_1.runs/synth_1/FloodIt.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file FloodIt_utilization_synth.rpt -pb FloodIt_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  5 09:40:33 2025...
