//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Tue Sep 25 05:59:53 2012 (1348577993)
// Cuda compilation tools, release 5.0, V0.2.1221
//

.version 3.1
.target sm_20
.address_size 32

	.file	1 "C:/Users/cdm/AppData/Local/Temp/tmpxft_00001bf0_00000000-8_bitcoinminercuda.cpp3.i"
	.file	2 "C:\\My Projects\\bitcoin\\3rdParty\\rpcminer-mod\\bin/bitcoinminercuda.cu"
	.file	3 "C:/Program Files (x86)/NVIDIA GPU Computing Toolkit/CUDA/v5.0/nvvm/ci_include.h"
	.file	4 "c:\\program files (x86)\\nvidia gpu computing toolkit\\cuda\\v5.0\\include\\sm_11_atomic_functions.h"
// __cuda_local_var_159560_39_non_const_canExit has been demoted
// __cuda_local_var_159587_38_non_const_AH has been demoted
// __cuda_local_var_159588_38_non_const_AH2 has been demoted

.visible .entry cuda_process(
	.param .u32 cuda_process_param_0,
	.param .u32 cuda_process_param_1,
	.param .u32 cuda_process_param_2,
	.param .u32 cuda_process_param_3
)
{
	.reg .pred 	%p<8>;
	.reg .s32 	%r<4017>;
	// demoted variable
	.shared .align 4 .u32 __cuda_local_var_159560_39_non_const_canExit;
	// demoted variable
	.shared .align 4 .b8 __cuda_local_var_159587_38_non_const_AH[32];
	// demoted variable
	.shared .align 4 .b8 __cuda_local_var_159588_38_non_const_AH2[32];

	ld.param.u32 	%r19, [cuda_process_param_0];
	ld.param.u32 	%r20, [cuda_process_param_1];
	ld.param.u32 	%r17, [cuda_process_param_2];
	ld.param.u32 	%r18, [cuda_process_param_3];
	cvta.to.global.u32 	%r1, %r19;
	cvta.to.global.u32 	%r2, %r20;
	.loc 2 31 1
	mov.u32 	%r3, %tid.x;
	setp.ne.s32 	%p2, %r3, 0;
	@%p2 bra 	BB0_2;

	.loc 2 32 1
	ldu.global.u32 	%r21, [%r2];
	st.shared.u32 	[__cuda_local_var_159560_39_non_const_canExit], %r21;

BB0_2:
	.loc 2 33 1
	bar.sync 	0;
	.loc 2 35 1
	ld.shared.u32 	%r22, [__cuda_local_var_159560_39_non_const_canExit];
	setp.ne.s32 	%p3, %r22, 0;
	@%p3 bra 	BB0_10;

	.loc 2 40 1
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mad.lo.s32 	%r25, %r24, %r23, %r3;
	.loc 2 41 1
	shl.b32 	%r26, %r25, %r18;
	ld.global.u32 	%r27, [%r1+44];
	add.s32 	%r4, %r26, %r27;
	.loc 2 49 1
	ld.global.u32 	%r5, [%r1+32];
	.loc 2 50 1
	ld.global.u32 	%r6, [%r1+36];
	.loc 2 51 1
	ld.global.u32 	%r7, [%r1+40];
	.loc 2 59 1
	setp.gt.u32 	%p4, %r3, 7;
	@%p4 bra 	BB0_5;

	.loc 2 61 1
	shl.b32 	%r28, %r3, 2;
	add.s32 	%r29, %r1, %r28;
	mov.u32 	%r30, __cuda_local_var_159587_38_non_const_AH;
	add.s32 	%r31, %r30, %r28;
	ld.global.u32 	%r32, [%r29];
	st.shared.u32 	[%r31], %r32;
	mov.u32 	%r33, __cuda_local_var_159588_38_non_const_AH2;
	add.s32 	%r34, %r33, %r28;
	st.shared.u32 	[%r34], %r32;

BB0_5:
	setp.eq.s32 	%p1, %r3, 0;
	.loc 2 63 1
	bar.sync 	0;
	.loc 2 64 1
	@!%p1 bra 	BB0_7;
	bra.uni 	BB0_6;

BB0_6:
	.loc 2 66 1
	ld.shared.u32 	%r35, [__cuda_local_var_159587_38_non_const_AH+28];
	ld.shared.u32 	%r36, [__cuda_local_var_159587_38_non_const_AH+16];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r36, 26;
	shr.b32 	%rhs, %r36, 6;
	add.u32 	%r37, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r36, 21;
	shr.b32 	%rhs, %r36, 11;
	add.u32 	%r38, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r36, 7;
	shr.b32 	%rhs, %r36, 25;
	add.u32 	%r39, %lhs, %rhs;
	}
	xor.b32  	%r40, %r38, %r39;
	xor.b32  	%r41, %r40, %r37;
	ld.shared.u32 	%r42, [__cuda_local_var_159587_38_non_const_AH+20];
	ld.shared.u32 	%r43, [__cuda_local_var_159587_38_non_const_AH+24];
	xor.b32  	%r44, %r42, %r43;
	and.b32  	%r45, %r44, %r36;
	xor.b32  	%r46, %r45, %r43;
	add.s32 	%r47, %r5, %r35;
	add.s32 	%r48, %r47, %r41;
	add.s32 	%r49, %r48, %r46;
	add.s32 	%r50, %r49, 1116352408;
	ld.shared.u32 	%r51, [__cuda_local_var_159587_38_non_const_AH];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r51, 30;
	shr.b32 	%rhs, %r51, 2;
	add.u32 	%r52, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r51, 19;
	shr.b32 	%rhs, %r51, 13;
	add.u32 	%r53, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r51, 10;
	shr.b32 	%rhs, %r51, 22;
	add.u32 	%r54, %lhs, %rhs;
	}
	xor.b32  	%r55, %r53, %r54;
	xor.b32  	%r56, %r55, %r52;
	ld.shared.u32 	%r57, [__cuda_local_var_159587_38_non_const_AH+4];
	and.b32  	%r58, %r57, %r51;
	or.b32  	%r59, %r57, %r51;
	ld.shared.u32 	%r60, [__cuda_local_var_159587_38_non_const_AH+8];
	and.b32  	%r61, %r60, %r59;
	or.b32  	%r62, %r61, %r58;
	ld.shared.u32 	%r63, [__cuda_local_var_159587_38_non_const_AH+12];
	add.s32 	%r64, %r63, %r50;
	st.shared.u32 	[__cuda_local_var_159587_38_non_const_AH+12], %r64;
	add.s32 	%r65, %r62, %r50;
	add.s32 	%r66, %r65, %r56;
	st.shared.u32 	[__cuda_local_var_159587_38_non_const_AH+28], %r66;
	.loc 2 67 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r64, 26;
	shr.b32 	%rhs, %r64, 6;
	add.u32 	%r67, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r64, 21;
	shr.b32 	%rhs, %r64, 11;
	add.u32 	%r68, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r64, 7;
	shr.b32 	%rhs, %r64, 25;
	add.u32 	%r69, %lhs, %rhs;
	}
	xor.b32  	%r70, %r68, %r69;
	xor.b32  	%r71, %r70, %r67;
	xor.b32  	%r72, %r36, %r42;
	and.b32  	%r73, %r72, %r64;
	xor.b32  	%r74, %r73, %r42;
	add.s32 	%r75, %r6, %r43;
	add.s32 	%r76, %r75, %r71;
	add.s32 	%r77, %r76, %r74;
	add.s32 	%r78, %r77, 1899447441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r66, 30;
	shr.b32 	%rhs, %r66, 2;
	add.u32 	%r79, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r66, 19;
	shr.b32 	%rhs, %r66, 13;
	add.u32 	%r80, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r66, 10;
	shr.b32 	%rhs, %r66, 22;
	add.u32 	%r81, %lhs, %rhs;
	}
	xor.b32  	%r82, %r80, %r81;
	xor.b32  	%r83, %r82, %r79;
	and.b32  	%r84, %r51, %r66;
	or.b32  	%r85, %r51, %r66;
	and.b32  	%r86, %r57, %r85;
	or.b32  	%r87, %r86, %r84;
	add.s32 	%r88, %r78, %r60;
	st.shared.u32 	[__cuda_local_var_159587_38_non_const_AH+8], %r88;
	add.s32 	%r89, %r78, %r83;
	add.s32 	%r90, %r89, %r87;
	st.shared.u32 	[__cuda_local_var_159587_38_non_const_AH+24], %r90;
	.loc 2 68 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r88, 26;
	shr.b32 	%rhs, %r88, 6;
	add.u32 	%r91, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r88, 21;
	shr.b32 	%rhs, %r88, 11;
	add.u32 	%r92, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r88, 7;
	shr.b32 	%rhs, %r88, 25;
	add.u32 	%r93, %lhs, %rhs;
	}
	xor.b32  	%r94, %r92, %r93;
	xor.b32  	%r95, %r94, %r91;
	xor.b32  	%r96, %r64, %r36;
	and.b32  	%r97, %r96, %r88;
	xor.b32  	%r98, %r97, %r36;
	add.s32 	%r99, %r7, %r42;
	add.s32 	%r100, %r99, %r95;
	add.s32 	%r101, %r100, %r98;
	add.s32 	%r102, %r101, -1245643825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r90, 30;
	shr.b32 	%rhs, %r90, 2;
	add.u32 	%r103, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r90, 19;
	shr.b32 	%rhs, %r90, 13;
	add.u32 	%r104, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r90, 10;
	shr.b32 	%rhs, %r90, 22;
	add.u32 	%r105, %lhs, %rhs;
	}
	xor.b32  	%r106, %r104, %r105;
	xor.b32  	%r107, %r106, %r103;
	and.b32  	%r108, %r66, %r90;
	or.b32  	%r109, %r66, %r90;
	and.b32  	%r110, %r51, %r109;
	or.b32  	%r111, %r110, %r108;
	add.s32 	%r112, %r102, %r57;
	st.shared.u32 	[__cuda_local_var_159587_38_non_const_AH+4], %r112;
	add.s32 	%r113, %r102, %r107;
	add.s32 	%r114, %r113, %r111;
	st.shared.u32 	[__cuda_local_var_159587_38_non_const_AH+20], %r114;

BB0_7:
	.loc 2 70 1
	bar.sync 	0;
	.loc 2 119 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 25;
	shr.b32 	%rhs, %r6, 7;
	add.u32 	%r116, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 14;
	shr.b32 	%rhs, %r6, 18;
	add.u32 	%r117, %lhs, %rhs;
	}
	shr.u32 	%r118, %r6, 3;
	xor.b32  	%r119, %r117, %r118;
	xor.b32  	%r120, %r119, %r116;
	add.s32 	%r8, %r120, %r5;
	.loc 2 120 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 25;
	shr.b32 	%rhs, %r7, 7;
	add.u32 	%r121, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 14;
	shr.b32 	%rhs, %r7, 18;
	add.u32 	%r122, %lhs, %rhs;
	}
	shr.u32 	%r123, %r7, 3;
	xor.b32  	%r124, %r122, %r123;
	xor.b32  	%r125, %r124, %r121;
	add.s32 	%r126, %r6, %r125;
	add.s32 	%r9, %r126, 17825792;
	add.s32 	%r10, %r126, -254916730;
	.loc 2 121 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8, 15;
	shr.b32 	%rhs, %r8, 17;
	add.u32 	%r127, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8, 13;
	shr.b32 	%rhs, %r8, 19;
	add.u32 	%r128, %lhs, %rhs;
	}
	shr.u32 	%r129, %r8, 10;
	xor.b32  	%r130, %r128, %r129;
	xor.b32  	%r131, %r130, %r127;
	add.s32 	%r11, %r131, %r7;
	.loc 2 122 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9, 15;
	shr.b32 	%rhs, %r9, 17;
	add.u32 	%r132, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9, 13;
	shr.b32 	%rhs, %r9, 19;
	add.u32 	%r133, %lhs, %rhs;
	}
	shr.u32 	%r134, %r9, 10;
	xor.b32  	%r135, %r133, %r134;
	xor.b32  	%r136, %r135, %r132;
	add.s32 	%r12, %r136, 285220864;
	.loc 2 134 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8, 25;
	shr.b32 	%rhs, %r8, 7;
	add.u32 	%r137, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8, 14;
	shr.b32 	%rhs, %r8, 18;
	add.u32 	%r138, %lhs, %rhs;
	}
	shr.u32 	%r139, %r8, 3;
	xor.b32  	%r140, %r138, %r139;
	xor.b32  	%r141, %r140, %r137;
	add.s32 	%r13, %r141, 640;
	.loc 2 135 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9, 25;
	shr.b32 	%rhs, %r9, 7;
	add.u32 	%r142, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9, 14;
	shr.b32 	%rhs, %r9, 18;
	add.u32 	%r143, %lhs, %rhs;
	}
	shr.u32 	%r144, %r9, 3;
	xor.b32  	%r145, %r143, %r144;
	xor.b32  	%r146, %r145, %r142;
	add.s32 	%r14, %r146, %r8;
	mov.u32 	%r4016, 0;

BB0_8:
	.loc 2 77 1
	setp.ge.u32 	%p5, %r4016, %r17;
	@%p5 bra 	BB0_10;

	.loc 2 75 1
	ld.global.u32 	%r147, [%r2];
	setp.eq.s32 	%p6, %r147, 0;
	@%p6 bra 	BB0_11;

BB0_10:
	.loc 2 279 2
	ret;

BB0_11:
	.loc 2 77 1
	ld.shared.u32 	%r148, [__cuda_local_var_159587_38_non_const_AH];
	.loc 2 78 1
	ld.shared.u32 	%r149, [__cuda_local_var_159587_38_non_const_AH+4];
	.loc 2 106 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r149, 26;
	shr.b32 	%rhs, %r149, 6;
	add.u32 	%r150, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r149, 21;
	shr.b32 	%rhs, %r149, 11;
	add.u32 	%r151, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r149, 7;
	shr.b32 	%rhs, %r149, 25;
	add.u32 	%r152, %lhs, %rhs;
	}
	xor.b32  	%r153, %r151, %r152;
	xor.b32  	%r154, %r153, %r150;
	.loc 2 80 1
	ld.shared.u32 	%r155, [__cuda_local_var_159587_38_non_const_AH+12];
	.loc 2 79 1
	ld.shared.u32 	%r156, [__cuda_local_var_159587_38_non_const_AH+8];
	.loc 2 106 1
	xor.b32  	%r157, %r155, %r156;
	and.b32  	%r158, %r157, %r149;
	xor.b32  	%r159, %r158, %r155;
	.loc 2 89 1
	add.s32 	%r160, %r4016, %r4;
	.loc 2 81 1
	ld.shared.u32 	%r161, [__cuda_local_var_159587_38_non_const_AH+16];
	.loc 2 106 1
	add.s32 	%r162, %r160, %r161;
	add.s32 	%r163, %r162, %r154;
	add.s32 	%r164, %r163, %r159;
	add.s32 	%r165, %r164, -373957723;
	.loc 2 82 1
	ld.shared.u32 	%r166, [__cuda_local_var_159587_38_non_const_AH+20];
	.loc 2 106 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r166, 30;
	shr.b32 	%rhs, %r166, 2;
	add.u32 	%r167, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r166, 19;
	shr.b32 	%rhs, %r166, 13;
	add.u32 	%r168, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r166, 10;
	shr.b32 	%rhs, %r166, 22;
	add.u32 	%r169, %lhs, %rhs;
	}
	xor.b32  	%r170, %r168, %r169;
	xor.b32  	%r171, %r170, %r167;
	.loc 2 83 1
	ld.shared.u32 	%r172, [__cuda_local_var_159587_38_non_const_AH+24];
	.loc 2 106 1
	and.b32  	%r173, %r172, %r166;
	or.b32  	%r174, %r172, %r166;
	.loc 2 84 1
	ld.shared.u32 	%r175, [__cuda_local_var_159587_38_non_const_AH+28];
	.loc 2 106 1
	and.b32  	%r176, %r175, %r174;
	or.b32  	%r177, %r176, %r173;
	add.s32 	%r178, %r165, %r148;
	add.s32 	%r179, %r177, %r165;
	add.s32 	%r180, %r179, %r171;
	.loc 2 107 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r178, 26;
	shr.b32 	%rhs, %r178, 6;
	add.u32 	%r181, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r178, 21;
	shr.b32 	%rhs, %r178, 11;
	add.u32 	%r182, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r178, 7;
	shr.b32 	%rhs, %r178, 25;
	add.u32 	%r183, %lhs, %rhs;
	}
	xor.b32  	%r184, %r182, %r183;
	xor.b32  	%r185, %r184, %r181;
	xor.b32  	%r186, %r156, %r149;
	and.b32  	%r187, %r178, %r186;
	xor.b32  	%r188, %r187, %r156;
	add.s32 	%r189, %r155, %r188;
	add.s32 	%r190, %r189, %r185;
	add.s32 	%r191, %r190, -1185496485;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r180, 30;
	shr.b32 	%rhs, %r180, 2;
	add.u32 	%r192, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r180, 19;
	shr.b32 	%rhs, %r180, 13;
	add.u32 	%r193, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r180, 10;
	shr.b32 	%rhs, %r180, 22;
	add.u32 	%r194, %lhs, %rhs;
	}
	xor.b32  	%r195, %r193, %r194;
	xor.b32  	%r196, %r195, %r192;
	and.b32  	%r197, %r180, %r166;
	or.b32  	%r198, %r180, %r166;
	and.b32  	%r199, %r198, %r172;
	or.b32  	%r200, %r199, %r197;
	add.s32 	%r201, %r191, %r175;
	add.s32 	%r202, %r200, %r191;
	add.s32 	%r203, %r202, %r196;
	.loc 2 108 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r201, 26;
	shr.b32 	%rhs, %r201, 6;
	add.u32 	%r204, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r201, 21;
	shr.b32 	%rhs, %r201, 11;
	add.u32 	%r205, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r201, 7;
	shr.b32 	%rhs, %r201, 25;
	add.u32 	%r206, %lhs, %rhs;
	}
	xor.b32  	%r207, %r205, %r206;
	xor.b32  	%r208, %r207, %r204;
	xor.b32  	%r209, %r178, %r149;
	and.b32  	%r210, %r201, %r209;
	xor.b32  	%r211, %r210, %r149;
	add.s32 	%r212, %r156, %r211;
	add.s32 	%r213, %r212, %r208;
	add.s32 	%r214, %r213, 1508970993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r203, 30;
	shr.b32 	%rhs, %r203, 2;
	add.u32 	%r215, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r203, 19;
	shr.b32 	%rhs, %r203, 13;
	add.u32 	%r216, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r203, 10;
	shr.b32 	%rhs, %r203, 22;
	add.u32 	%r217, %lhs, %rhs;
	}
	xor.b32  	%r218, %r216, %r217;
	xor.b32  	%r219, %r218, %r215;
	and.b32  	%r220, %r203, %r180;
	or.b32  	%r221, %r203, %r180;
	and.b32  	%r222, %r221, %r166;
	or.b32  	%r223, %r222, %r220;
	add.s32 	%r224, %r214, %r172;
	add.s32 	%r225, %r223, %r214;
	add.s32 	%r226, %r225, %r219;
	.loc 2 109 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r224, 26;
	shr.b32 	%rhs, %r224, 6;
	add.u32 	%r227, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r224, 21;
	shr.b32 	%rhs, %r224, 11;
	add.u32 	%r228, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r224, 7;
	shr.b32 	%rhs, %r224, 25;
	add.u32 	%r229, %lhs, %rhs;
	}
	xor.b32  	%r230, %r228, %r229;
	xor.b32  	%r231, %r230, %r227;
	xor.b32  	%r232, %r201, %r178;
	and.b32  	%r233, %r224, %r232;
	xor.b32  	%r234, %r233, %r178;
	add.s32 	%r235, %r149, %r234;
	add.s32 	%r236, %r235, %r231;
	add.s32 	%r237, %r236, -1841331548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r226, 30;
	shr.b32 	%rhs, %r226, 2;
	add.u32 	%r238, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r226, 19;
	shr.b32 	%rhs, %r226, 13;
	add.u32 	%r239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r226, 10;
	shr.b32 	%rhs, %r226, 22;
	add.u32 	%r240, %lhs, %rhs;
	}
	xor.b32  	%r241, %r239, %r240;
	xor.b32  	%r242, %r241, %r238;
	and.b32  	%r243, %r226, %r203;
	or.b32  	%r244, %r226, %r203;
	and.b32  	%r245, %r244, %r180;
	or.b32  	%r246, %r245, %r243;
	add.s32 	%r247, %r237, %r166;
	add.s32 	%r248, %r237, %r246;
	add.s32 	%r249, %r248, %r242;
	.loc 2 110 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r247, 26;
	shr.b32 	%rhs, %r247, 6;
	add.u32 	%r250, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r247, 21;
	shr.b32 	%rhs, %r247, 11;
	add.u32 	%r251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r247, 7;
	shr.b32 	%rhs, %r247, 25;
	add.u32 	%r252, %lhs, %rhs;
	}
	xor.b32  	%r253, %r251, %r252;
	xor.b32  	%r254, %r253, %r250;
	xor.b32  	%r255, %r224, %r201;
	and.b32  	%r256, %r247, %r255;
	xor.b32  	%r257, %r256, %r201;
	add.s32 	%r258, %r178, %r257;
	add.s32 	%r259, %r258, %r254;
	add.s32 	%r260, %r259, -1424204075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r249, 30;
	shr.b32 	%rhs, %r249, 2;
	add.u32 	%r261, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r249, 19;
	shr.b32 	%rhs, %r249, 13;
	add.u32 	%r262, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r249, 10;
	shr.b32 	%rhs, %r249, 22;
	add.u32 	%r263, %lhs, %rhs;
	}
	xor.b32  	%r264, %r262, %r263;
	xor.b32  	%r265, %r264, %r261;
	and.b32  	%r266, %r249, %r226;
	or.b32  	%r267, %r249, %r226;
	and.b32  	%r268, %r267, %r203;
	or.b32  	%r269, %r268, %r266;
	add.s32 	%r270, %r260, %r180;
	add.s32 	%r271, %r260, %r269;
	add.s32 	%r272, %r271, %r265;
	.loc 2 111 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r270, 26;
	shr.b32 	%rhs, %r270, 6;
	add.u32 	%r273, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r270, 21;
	shr.b32 	%rhs, %r270, 11;
	add.u32 	%r274, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r270, 7;
	shr.b32 	%rhs, %r270, 25;
	add.u32 	%r275, %lhs, %rhs;
	}
	xor.b32  	%r276, %r274, %r275;
	xor.b32  	%r277, %r276, %r273;
	xor.b32  	%r278, %r247, %r224;
	and.b32  	%r279, %r270, %r278;
	xor.b32  	%r280, %r279, %r224;
	add.s32 	%r281, %r201, %r280;
	add.s32 	%r282, %r281, %r277;
	add.s32 	%r283, %r282, -670586216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r272, 30;
	shr.b32 	%rhs, %r272, 2;
	add.u32 	%r284, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r272, 19;
	shr.b32 	%rhs, %r272, 13;
	add.u32 	%r285, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r272, 10;
	shr.b32 	%rhs, %r272, 22;
	add.u32 	%r286, %lhs, %rhs;
	}
	xor.b32  	%r287, %r285, %r286;
	xor.b32  	%r288, %r287, %r284;
	and.b32  	%r289, %r272, %r249;
	or.b32  	%r290, %r272, %r249;
	and.b32  	%r291, %r290, %r226;
	or.b32  	%r292, %r291, %r289;
	add.s32 	%r293, %r283, %r203;
	add.s32 	%r294, %r283, %r292;
	add.s32 	%r295, %r294, %r288;
	.loc 2 112 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 26;
	shr.b32 	%rhs, %r293, 6;
	add.u32 	%r296, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 21;
	shr.b32 	%rhs, %r293, 11;
	add.u32 	%r297, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 7;
	shr.b32 	%rhs, %r293, 25;
	add.u32 	%r298, %lhs, %rhs;
	}
	xor.b32  	%r299, %r297, %r298;
	xor.b32  	%r300, %r299, %r296;
	xor.b32  	%r301, %r270, %r247;
	and.b32  	%r302, %r293, %r301;
	xor.b32  	%r303, %r302, %r247;
	add.s32 	%r304, %r224, %r303;
	add.s32 	%r305, %r304, %r300;
	add.s32 	%r306, %r305, 310598401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r295, 30;
	shr.b32 	%rhs, %r295, 2;
	add.u32 	%r307, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r295, 19;
	shr.b32 	%rhs, %r295, 13;
	add.u32 	%r308, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r295, 10;
	shr.b32 	%rhs, %r295, 22;
	add.u32 	%r309, %lhs, %rhs;
	}
	xor.b32  	%r310, %r308, %r309;
	xor.b32  	%r311, %r310, %r307;
	and.b32  	%r312, %r295, %r272;
	or.b32  	%r313, %r295, %r272;
	and.b32  	%r314, %r313, %r249;
	or.b32  	%r315, %r314, %r312;
	add.s32 	%r316, %r306, %r226;
	add.s32 	%r317, %r306, %r315;
	add.s32 	%r318, %r317, %r311;
	.loc 2 113 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r316, 26;
	shr.b32 	%rhs, %r316, 6;
	add.u32 	%r319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r316, 21;
	shr.b32 	%rhs, %r316, 11;
	add.u32 	%r320, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r316, 7;
	shr.b32 	%rhs, %r316, 25;
	add.u32 	%r321, %lhs, %rhs;
	}
	xor.b32  	%r322, %r320, %r321;
	xor.b32  	%r323, %r322, %r319;
	xor.b32  	%r324, %r293, %r270;
	and.b32  	%r325, %r316, %r324;
	xor.b32  	%r326, %r325, %r270;
	add.s32 	%r327, %r247, %r326;
	add.s32 	%r328, %r327, %r323;
	add.s32 	%r329, %r328, 607225278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r318, 30;
	shr.b32 	%rhs, %r318, 2;
	add.u32 	%r330, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r318, 19;
	shr.b32 	%rhs, %r318, 13;
	add.u32 	%r331, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r318, 10;
	shr.b32 	%rhs, %r318, 22;
	add.u32 	%r332, %lhs, %rhs;
	}
	xor.b32  	%r333, %r331, %r332;
	xor.b32  	%r334, %r333, %r330;
	and.b32  	%r335, %r318, %r295;
	or.b32  	%r336, %r318, %r295;
	and.b32  	%r337, %r336, %r272;
	or.b32  	%r338, %r337, %r335;
	add.s32 	%r339, %r329, %r249;
	add.s32 	%r340, %r329, %r338;
	add.s32 	%r341, %r340, %r334;
	.loc 2 114 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r339, 26;
	shr.b32 	%rhs, %r339, 6;
	add.u32 	%r342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r339, 21;
	shr.b32 	%rhs, %r339, 11;
	add.u32 	%r343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r339, 7;
	shr.b32 	%rhs, %r339, 25;
	add.u32 	%r344, %lhs, %rhs;
	}
	xor.b32  	%r345, %r343, %r344;
	xor.b32  	%r346, %r345, %r342;
	xor.b32  	%r347, %r316, %r293;
	and.b32  	%r348, %r339, %r347;
	xor.b32  	%r349, %r348, %r293;
	add.s32 	%r350, %r270, %r349;
	add.s32 	%r351, %r350, %r346;
	add.s32 	%r352, %r351, 1426881987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 30;
	shr.b32 	%rhs, %r341, 2;
	add.u32 	%r353, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 19;
	shr.b32 	%rhs, %r341, 13;
	add.u32 	%r354, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 10;
	shr.b32 	%rhs, %r341, 22;
	add.u32 	%r355, %lhs, %rhs;
	}
	xor.b32  	%r356, %r354, %r355;
	xor.b32  	%r357, %r356, %r353;
	and.b32  	%r358, %r341, %r318;
	or.b32  	%r359, %r341, %r318;
	and.b32  	%r360, %r359, %r295;
	or.b32  	%r361, %r360, %r358;
	add.s32 	%r362, %r352, %r272;
	add.s32 	%r363, %r352, %r361;
	add.s32 	%r364, %r363, %r357;
	.loc 2 115 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r362, 26;
	shr.b32 	%rhs, %r362, 6;
	add.u32 	%r365, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r362, 21;
	shr.b32 	%rhs, %r362, 11;
	add.u32 	%r366, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r362, 7;
	shr.b32 	%rhs, %r362, 25;
	add.u32 	%r367, %lhs, %rhs;
	}
	xor.b32  	%r368, %r366, %r367;
	xor.b32  	%r369, %r368, %r365;
	xor.b32  	%r370, %r339, %r316;
	and.b32  	%r371, %r362, %r370;
	xor.b32  	%r372, %r371, %r316;
	add.s32 	%r373, %r293, %r372;
	add.s32 	%r374, %r373, %r369;
	add.s32 	%r375, %r374, 1925078388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r364, 30;
	shr.b32 	%rhs, %r364, 2;
	add.u32 	%r376, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r364, 19;
	shr.b32 	%rhs, %r364, 13;
	add.u32 	%r377, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r364, 10;
	shr.b32 	%rhs, %r364, 22;
	add.u32 	%r378, %lhs, %rhs;
	}
	xor.b32  	%r379, %r377, %r378;
	xor.b32  	%r380, %r379, %r376;
	and.b32  	%r381, %r364, %r341;
	or.b32  	%r382, %r364, %r341;
	and.b32  	%r383, %r382, %r318;
	or.b32  	%r384, %r383, %r381;
	add.s32 	%r385, %r375, %r295;
	add.s32 	%r386, %r375, %r384;
	add.s32 	%r387, %r386, %r380;
	.loc 2 116 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r385, 26;
	shr.b32 	%rhs, %r385, 6;
	add.u32 	%r388, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r385, 21;
	shr.b32 	%rhs, %r385, 11;
	add.u32 	%r389, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r385, 7;
	shr.b32 	%rhs, %r385, 25;
	add.u32 	%r390, %lhs, %rhs;
	}
	xor.b32  	%r391, %r389, %r390;
	xor.b32  	%r392, %r391, %r388;
	xor.b32  	%r393, %r362, %r339;
	and.b32  	%r394, %r385, %r393;
	xor.b32  	%r395, %r394, %r339;
	add.s32 	%r396, %r316, %r395;
	add.s32 	%r397, %r396, %r392;
	add.s32 	%r398, %r397, -2132889090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r387, 30;
	shr.b32 	%rhs, %r387, 2;
	add.u32 	%r399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r387, 19;
	shr.b32 	%rhs, %r387, 13;
	add.u32 	%r400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r387, 10;
	shr.b32 	%rhs, %r387, 22;
	add.u32 	%r401, %lhs, %rhs;
	}
	xor.b32  	%r402, %r400, %r401;
	xor.b32  	%r403, %r402, %r399;
	and.b32  	%r404, %r387, %r364;
	or.b32  	%r405, %r387, %r364;
	and.b32  	%r406, %r405, %r341;
	or.b32  	%r407, %r406, %r404;
	add.s32 	%r408, %r398, %r318;
	add.s32 	%r409, %r398, %r407;
	add.s32 	%r410, %r409, %r403;
	.loc 2 117 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r408, 26;
	shr.b32 	%rhs, %r408, 6;
	add.u32 	%r411, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r408, 21;
	shr.b32 	%rhs, %r408, 11;
	add.u32 	%r412, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r408, 7;
	shr.b32 	%rhs, %r408, 25;
	add.u32 	%r413, %lhs, %rhs;
	}
	xor.b32  	%r414, %r412, %r413;
	xor.b32  	%r415, %r414, %r411;
	xor.b32  	%r416, %r385, %r362;
	and.b32  	%r417, %r408, %r416;
	xor.b32  	%r418, %r417, %r362;
	add.s32 	%r419, %r339, %r418;
	add.s32 	%r420, %r419, %r415;
	add.s32 	%r421, %r420, -1680079193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r410, 30;
	shr.b32 	%rhs, %r410, 2;
	add.u32 	%r422, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r410, 19;
	shr.b32 	%rhs, %r410, 13;
	add.u32 	%r423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r410, 10;
	shr.b32 	%rhs, %r410, 22;
	add.u32 	%r424, %lhs, %rhs;
	}
	xor.b32  	%r425, %r423, %r424;
	xor.b32  	%r426, %r425, %r422;
	and.b32  	%r427, %r410, %r387;
	or.b32  	%r428, %r410, %r387;
	and.b32  	%r429, %r428, %r364;
	or.b32  	%r430, %r429, %r427;
	add.s32 	%r431, %r421, %r341;
	add.s32 	%r432, %r421, %r430;
	add.s32 	%r433, %r432, %r426;
	.loc 2 118 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r431, 26;
	shr.b32 	%rhs, %r431, 6;
	add.u32 	%r434, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r431, 21;
	shr.b32 	%rhs, %r431, 11;
	add.u32 	%r435, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r431, 7;
	shr.b32 	%rhs, %r431, 25;
	add.u32 	%r436, %lhs, %rhs;
	}
	xor.b32  	%r437, %r435, %r436;
	xor.b32  	%r438, %r437, %r434;
	xor.b32  	%r439, %r408, %r385;
	and.b32  	%r440, %r431, %r439;
	xor.b32  	%r441, %r440, %r385;
	add.s32 	%r442, %r362, %r441;
	add.s32 	%r443, %r442, %r438;
	add.s32 	%r444, %r443, -1046744076;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r433, 30;
	shr.b32 	%rhs, %r433, 2;
	add.u32 	%r445, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r433, 19;
	shr.b32 	%rhs, %r433, 13;
	add.u32 	%r446, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r433, 10;
	shr.b32 	%rhs, %r433, 22;
	add.u32 	%r447, %lhs, %rhs;
	}
	xor.b32  	%r448, %r446, %r447;
	xor.b32  	%r449, %r448, %r445;
	and.b32  	%r450, %r433, %r410;
	or.b32  	%r451, %r433, %r410;
	and.b32  	%r452, %r451, %r387;
	or.b32  	%r453, %r452, %r450;
	add.s32 	%r454, %r444, %r364;
	add.s32 	%r455, %r444, %r453;
	add.s32 	%r456, %r455, %r449;
	.loc 2 119 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r454, 26;
	shr.b32 	%rhs, %r454, 6;
	add.u32 	%r457, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r454, 21;
	shr.b32 	%rhs, %r454, 11;
	add.u32 	%r458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r454, 7;
	shr.b32 	%rhs, %r454, 25;
	add.u32 	%r459, %lhs, %rhs;
	}
	xor.b32  	%r460, %r458, %r459;
	xor.b32  	%r461, %r460, %r457;
	xor.b32  	%r462, %r431, %r408;
	and.b32  	%r463, %r454, %r462;
	xor.b32  	%r464, %r463, %r408;
	add.s32 	%r465, %r8, %r385;
	add.s32 	%r466, %r465, %r464;
	add.s32 	%r467, %r466, %r461;
	add.s32 	%r468, %r467, -459576895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r456, 30;
	shr.b32 	%rhs, %r456, 2;
	add.u32 	%r469, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r456, 19;
	shr.b32 	%rhs, %r456, 13;
	add.u32 	%r470, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r456, 10;
	shr.b32 	%rhs, %r456, 22;
	add.u32 	%r471, %lhs, %rhs;
	}
	xor.b32  	%r472, %r470, %r471;
	xor.b32  	%r473, %r472, %r469;
	and.b32  	%r474, %r456, %r433;
	or.b32  	%r475, %r456, %r433;
	and.b32  	%r476, %r475, %r410;
	or.b32  	%r477, %r476, %r474;
	add.s32 	%r478, %r468, %r387;
	add.s32 	%r479, %r468, %r477;
	add.s32 	%r480, %r479, %r473;
	.loc 2 120 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r478, 26;
	shr.b32 	%rhs, %r478, 6;
	add.u32 	%r481, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r478, 21;
	shr.b32 	%rhs, %r478, 11;
	add.u32 	%r482, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r478, 7;
	shr.b32 	%rhs, %r478, 25;
	add.u32 	%r483, %lhs, %rhs;
	}
	xor.b32  	%r484, %r482, %r483;
	xor.b32  	%r485, %r484, %r481;
	xor.b32  	%r486, %r454, %r431;
	and.b32  	%r487, %r478, %r486;
	xor.b32  	%r488, %r487, %r431;
	add.s32 	%r489, %r10, %r408;
	add.s32 	%r490, %r489, %r488;
	add.s32 	%r491, %r490, %r485;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r480, 30;
	shr.b32 	%rhs, %r480, 2;
	add.u32 	%r492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r480, 19;
	shr.b32 	%rhs, %r480, 13;
	add.u32 	%r493, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r480, 10;
	shr.b32 	%rhs, %r480, 22;
	add.u32 	%r494, %lhs, %rhs;
	}
	xor.b32  	%r495, %r493, %r494;
	xor.b32  	%r496, %r495, %r492;
	and.b32  	%r497, %r480, %r456;
	or.b32  	%r498, %r480, %r456;
	and.b32  	%r499, %r498, %r433;
	or.b32  	%r500, %r499, %r497;
	add.s32 	%r501, %r491, %r410;
	add.s32 	%r502, %r491, %r500;
	add.s32 	%r503, %r502, %r496;
	.loc 2 121 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r501, 26;
	shr.b32 	%rhs, %r501, 6;
	add.u32 	%r504, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r501, 21;
	shr.b32 	%rhs, %r501, 11;
	add.u32 	%r505, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r501, 7;
	shr.b32 	%rhs, %r501, 25;
	add.u32 	%r506, %lhs, %rhs;
	}
	xor.b32  	%r507, %r505, %r506;
	xor.b32  	%r508, %r507, %r504;
	xor.b32  	%r509, %r478, %r454;
	and.b32  	%r510, %r501, %r509;
	xor.b32  	%r511, %r510, %r454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r160, 25;
	shr.b32 	%rhs, %r160, 7;
	add.u32 	%r512, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r160, 14;
	shr.b32 	%rhs, %r160, 18;
	add.u32 	%r513, %lhs, %rhs;
	}
	shr.u32 	%r514, %r160, 3;
	xor.b32  	%r515, %r513, %r514;
	xor.b32  	%r516, %r515, %r512;
	add.s32 	%r517, %r11, %r516;
	add.s32 	%r518, %r517, %r431;
	add.s32 	%r519, %r518, %r511;
	add.s32 	%r520, %r519, %r508;
	add.s32 	%r521, %r520, 264347078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r503, 30;
	shr.b32 	%rhs, %r503, 2;
	add.u32 	%r522, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r503, 19;
	shr.b32 	%rhs, %r503, 13;
	add.u32 	%r523, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r503, 10;
	shr.b32 	%rhs, %r503, 22;
	add.u32 	%r524, %lhs, %rhs;
	}
	xor.b32  	%r525, %r523, %r524;
	xor.b32  	%r526, %r525, %r522;
	and.b32  	%r527, %r503, %r480;
	or.b32  	%r528, %r503, %r480;
	and.b32  	%r529, %r528, %r456;
	or.b32  	%r530, %r529, %r527;
	add.s32 	%r531, %r521, %r433;
	add.s32 	%r532, %r521, %r530;
	add.s32 	%r533, %r532, %r526;
	.loc 2 122 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r531, 26;
	shr.b32 	%rhs, %r531, 6;
	add.u32 	%r534, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r531, 21;
	shr.b32 	%rhs, %r531, 11;
	add.u32 	%r535, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r531, 7;
	shr.b32 	%rhs, %r531, 25;
	add.u32 	%r536, %lhs, %rhs;
	}
	xor.b32  	%r537, %r535, %r536;
	xor.b32  	%r538, %r537, %r534;
	xor.b32  	%r539, %r501, %r478;
	and.b32  	%r540, %r531, %r539;
	xor.b32  	%r541, %r540, %r478;
	add.s32 	%r542, %r12, %r160;
	add.s32 	%r543, %r542, %r454;
	add.s32 	%r544, %r543, %r541;
	add.s32 	%r545, %r544, %r538;
	add.s32 	%r546, %r545, 604807628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 30;
	shr.b32 	%rhs, %r533, 2;
	add.u32 	%r547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 19;
	shr.b32 	%rhs, %r533, 13;
	add.u32 	%r548, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 10;
	shr.b32 	%rhs, %r533, 22;
	add.u32 	%r549, %lhs, %rhs;
	}
	xor.b32  	%r550, %r548, %r549;
	xor.b32  	%r551, %r550, %r547;
	and.b32  	%r552, %r533, %r503;
	or.b32  	%r553, %r533, %r503;
	and.b32  	%r554, %r553, %r480;
	or.b32  	%r555, %r554, %r552;
	add.s32 	%r556, %r546, %r456;
	add.s32 	%r557, %r546, %r555;
	add.s32 	%r558, %r557, %r551;
	.loc 2 123 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r556, 26;
	shr.b32 	%rhs, %r556, 6;
	add.u32 	%r559, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r556, 21;
	shr.b32 	%rhs, %r556, 11;
	add.u32 	%r560, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r556, 7;
	shr.b32 	%rhs, %r556, 25;
	add.u32 	%r561, %lhs, %rhs;
	}
	xor.b32  	%r562, %r560, %r561;
	xor.b32  	%r563, %r562, %r559;
	xor.b32  	%r564, %r531, %r501;
	and.b32  	%r565, %r556, %r564;
	xor.b32  	%r566, %r565, %r501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r517, 15;
	shr.b32 	%rhs, %r517, 17;
	add.u32 	%r567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r517, 13;
	shr.b32 	%rhs, %r517, 19;
	add.u32 	%r568, %lhs, %rhs;
	}
	shr.u32 	%r569, %r517, 10;
	or.b32  	%r570, %r569, -2147483648;
	xor.b32  	%r571, %r570, %r567;
	xor.b32  	%r572, %r571, %r568;
	add.s32 	%r573, %r572, %r478;
	add.s32 	%r574, %r573, %r566;
	add.s32 	%r575, %r574, %r563;
	add.s32 	%r576, %r575, 770255983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r558, 30;
	shr.b32 	%rhs, %r558, 2;
	add.u32 	%r577, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r558, 19;
	shr.b32 	%rhs, %r558, 13;
	add.u32 	%r578, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r558, 10;
	shr.b32 	%rhs, %r558, 22;
	add.u32 	%r579, %lhs, %rhs;
	}
	xor.b32  	%r580, %r578, %r579;
	xor.b32  	%r581, %r580, %r577;
	and.b32  	%r582, %r558, %r533;
	or.b32  	%r583, %r558, %r533;
	and.b32  	%r584, %r583, %r503;
	or.b32  	%r585, %r584, %r582;
	add.s32 	%r586, %r576, %r480;
	add.s32 	%r587, %r576, %r585;
	add.s32 	%r588, %r587, %r581;
	.loc 2 124 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 26;
	shr.b32 	%rhs, %r586, 6;
	add.u32 	%r589, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 21;
	shr.b32 	%rhs, %r586, 11;
	add.u32 	%r590, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 7;
	shr.b32 	%rhs, %r586, 25;
	add.u32 	%r591, %lhs, %rhs;
	}
	xor.b32  	%r592, %r590, %r591;
	xor.b32  	%r593, %r592, %r589;
	xor.b32  	%r594, %r556, %r531;
	and.b32  	%r595, %r586, %r594;
	xor.b32  	%r596, %r595, %r531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 15;
	shr.b32 	%rhs, %r542, 17;
	add.u32 	%r597, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 13;
	shr.b32 	%rhs, %r542, 19;
	add.u32 	%r598, %lhs, %rhs;
	}
	shr.u32 	%r599, %r542, 10;
	xor.b32  	%r600, %r598, %r599;
	xor.b32  	%r601, %r600, %r597;
	add.s32 	%r602, %r601, %r501;
	add.s32 	%r603, %r602, %r596;
	add.s32 	%r604, %r603, %r593;
	add.s32 	%r605, %r604, 1249150122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r588, 30;
	shr.b32 	%rhs, %r588, 2;
	add.u32 	%r606, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r588, 19;
	shr.b32 	%rhs, %r588, 13;
	add.u32 	%r607, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r588, 10;
	shr.b32 	%rhs, %r588, 22;
	add.u32 	%r608, %lhs, %rhs;
	}
	xor.b32  	%r609, %r607, %r608;
	xor.b32  	%r610, %r609, %r606;
	and.b32  	%r611, %r588, %r558;
	or.b32  	%r612, %r588, %r558;
	and.b32  	%r613, %r612, %r533;
	or.b32  	%r614, %r613, %r611;
	add.s32 	%r615, %r605, %r503;
	add.s32 	%r616, %r605, %r614;
	add.s32 	%r617, %r616, %r610;
	.loc 2 125 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r615, 26;
	shr.b32 	%rhs, %r615, 6;
	add.u32 	%r618, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r615, 21;
	shr.b32 	%rhs, %r615, 11;
	add.u32 	%r619, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r615, 7;
	shr.b32 	%rhs, %r615, 25;
	add.u32 	%r620, %lhs, %rhs;
	}
	xor.b32  	%r621, %r619, %r620;
	xor.b32  	%r622, %r621, %r618;
	xor.b32  	%r623, %r586, %r556;
	and.b32  	%r624, %r615, %r623;
	xor.b32  	%r625, %r624, %r556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r572, 15;
	shr.b32 	%rhs, %r572, 17;
	add.u32 	%r626, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r572, 13;
	shr.b32 	%rhs, %r572, 19;
	add.u32 	%r627, %lhs, %rhs;
	}
	shr.u32 	%r628, %r572, 10;
	xor.b32  	%r629, %r627, %r628;
	xor.b32  	%r630, %r629, %r626;
	add.s32 	%r631, %r630, 640;
	add.s32 	%r632, %r630, %r531;
	add.s32 	%r633, %r632, %r625;
	add.s32 	%r634, %r633, %r622;
	add.s32 	%r635, %r634, 1555082332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 30;
	shr.b32 	%rhs, %r617, 2;
	add.u32 	%r636, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 19;
	shr.b32 	%rhs, %r617, 13;
	add.u32 	%r637, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 10;
	shr.b32 	%rhs, %r617, 22;
	add.u32 	%r638, %lhs, %rhs;
	}
	xor.b32  	%r639, %r637, %r638;
	xor.b32  	%r640, %r639, %r636;
	and.b32  	%r641, %r617, %r588;
	or.b32  	%r642, %r617, %r588;
	and.b32  	%r643, %r642, %r558;
	or.b32  	%r644, %r643, %r641;
	add.s32 	%r645, %r635, %r533;
	add.s32 	%r646, %r635, %r644;
	add.s32 	%r647, %r646, %r640;
	.loc 2 126 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r645, 26;
	shr.b32 	%rhs, %r645, 6;
	add.u32 	%r648, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r645, 21;
	shr.b32 	%rhs, %r645, 11;
	add.u32 	%r649, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r645, 7;
	shr.b32 	%rhs, %r645, 25;
	add.u32 	%r650, %lhs, %rhs;
	}
	xor.b32  	%r651, %r649, %r650;
	xor.b32  	%r652, %r651, %r648;
	xor.b32  	%r653, %r615, %r586;
	and.b32  	%r654, %r645, %r653;
	xor.b32  	%r655, %r654, %r586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r601, 15;
	shr.b32 	%rhs, %r601, 17;
	add.u32 	%r656, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r601, 13;
	shr.b32 	%rhs, %r601, 19;
	add.u32 	%r657, %lhs, %rhs;
	}
	shr.u32 	%r658, %r601, 10;
	xor.b32  	%r659, %r657, %r658;
	xor.b32  	%r660, %r659, %r656;
	add.s32 	%r661, %r660, %r8;
	add.s32 	%r662, %r661, %r556;
	add.s32 	%r663, %r662, %r655;
	add.s32 	%r664, %r663, %r652;
	add.s32 	%r665, %r664, 1996064986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r647, 30;
	shr.b32 	%rhs, %r647, 2;
	add.u32 	%r666, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r647, 19;
	shr.b32 	%rhs, %r647, 13;
	add.u32 	%r667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r647, 10;
	shr.b32 	%rhs, %r647, 22;
	add.u32 	%r668, %lhs, %rhs;
	}
	xor.b32  	%r669, %r667, %r668;
	xor.b32  	%r670, %r669, %r666;
	and.b32  	%r671, %r647, %r617;
	or.b32  	%r672, %r647, %r617;
	and.b32  	%r673, %r672, %r588;
	or.b32  	%r674, %r673, %r671;
	add.s32 	%r675, %r665, %r558;
	add.s32 	%r676, %r665, %r674;
	add.s32 	%r677, %r676, %r670;
	.loc 2 127 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r675, 26;
	shr.b32 	%rhs, %r675, 6;
	add.u32 	%r678, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r675, 21;
	shr.b32 	%rhs, %r675, 11;
	add.u32 	%r679, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r675, 7;
	shr.b32 	%rhs, %r675, 25;
	add.u32 	%r680, %lhs, %rhs;
	}
	xor.b32  	%r681, %r679, %r680;
	xor.b32  	%r682, %r681, %r678;
	xor.b32  	%r683, %r645, %r615;
	and.b32  	%r684, %r675, %r683;
	xor.b32  	%r685, %r684, %r615;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r631, 15;
	shr.b32 	%rhs, %r631, 17;
	add.u32 	%r686, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r631, 13;
	shr.b32 	%rhs, %r631, 19;
	add.u32 	%r687, %lhs, %rhs;
	}
	shr.u32 	%r688, %r631, 10;
	xor.b32  	%r689, %r687, %r688;
	xor.b32  	%r690, %r689, %r686;
	add.s32 	%r691, %r690, %r9;
	add.s32 	%r692, %r691, %r586;
	add.s32 	%r693, %r692, %r685;
	add.s32 	%r694, %r693, %r682;
	add.s32 	%r695, %r694, -1740746414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r677, 30;
	shr.b32 	%rhs, %r677, 2;
	add.u32 	%r696, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r677, 19;
	shr.b32 	%rhs, %r677, 13;
	add.u32 	%r697, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r677, 10;
	shr.b32 	%rhs, %r677, 22;
	add.u32 	%r698, %lhs, %rhs;
	}
	xor.b32  	%r699, %r697, %r698;
	xor.b32  	%r700, %r699, %r696;
	and.b32  	%r701, %r677, %r647;
	or.b32  	%r702, %r677, %r647;
	and.b32  	%r703, %r702, %r617;
	or.b32  	%r704, %r703, %r701;
	add.s32 	%r705, %r695, %r588;
	add.s32 	%r706, %r695, %r704;
	add.s32 	%r707, %r706, %r700;
	.loc 2 128 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 26;
	shr.b32 	%rhs, %r705, 6;
	add.u32 	%r708, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 21;
	shr.b32 	%rhs, %r705, 11;
	add.u32 	%r709, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 7;
	shr.b32 	%rhs, %r705, 25;
	add.u32 	%r710, %lhs, %rhs;
	}
	xor.b32  	%r711, %r709, %r710;
	xor.b32  	%r712, %r711, %r708;
	xor.b32  	%r713, %r675, %r645;
	and.b32  	%r714, %r705, %r713;
	xor.b32  	%r715, %r714, %r645;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 15;
	shr.b32 	%rhs, %r661, 17;
	add.u32 	%r716, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 13;
	shr.b32 	%rhs, %r661, 19;
	add.u32 	%r717, %lhs, %rhs;
	}
	shr.u32 	%r718, %r661, 10;
	xor.b32  	%r719, %r717, %r718;
	xor.b32  	%r720, %r719, %r716;
	add.s32 	%r721, %r720, %r517;
	add.s32 	%r722, %r721, %r615;
	add.s32 	%r723, %r722, %r715;
	add.s32 	%r724, %r723, %r712;
	add.s32 	%r725, %r724, -1473132947;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r707, 30;
	shr.b32 	%rhs, %r707, 2;
	add.u32 	%r726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r707, 19;
	shr.b32 	%rhs, %r707, 13;
	add.u32 	%r727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r707, 10;
	shr.b32 	%rhs, %r707, 22;
	add.u32 	%r728, %lhs, %rhs;
	}
	xor.b32  	%r729, %r727, %r728;
	xor.b32  	%r730, %r729, %r726;
	and.b32  	%r731, %r707, %r677;
	or.b32  	%r732, %r707, %r677;
	and.b32  	%r733, %r732, %r647;
	or.b32  	%r734, %r733, %r731;
	add.s32 	%r735, %r725, %r617;
	add.s32 	%r736, %r725, %r734;
	add.s32 	%r737, %r736, %r730;
	.loc 2 129 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r735, 26;
	shr.b32 	%rhs, %r735, 6;
	add.u32 	%r738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r735, 21;
	shr.b32 	%rhs, %r735, 11;
	add.u32 	%r739, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r735, 7;
	shr.b32 	%rhs, %r735, 25;
	add.u32 	%r740, %lhs, %rhs;
	}
	xor.b32  	%r741, %r739, %r740;
	xor.b32  	%r742, %r741, %r738;
	xor.b32  	%r743, %r705, %r675;
	and.b32  	%r744, %r735, %r743;
	xor.b32  	%r745, %r744, %r675;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r691, 15;
	shr.b32 	%rhs, %r691, 17;
	add.u32 	%r746, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r691, 13;
	shr.b32 	%rhs, %r691, 19;
	add.u32 	%r747, %lhs, %rhs;
	}
	shr.u32 	%r748, %r691, 10;
	xor.b32  	%r749, %r747, %r748;
	xor.b32  	%r750, %r749, %r746;
	add.s32 	%r751, %r750, %r542;
	add.s32 	%r752, %r751, %r645;
	add.s32 	%r753, %r752, %r745;
	add.s32 	%r754, %r753, %r742;
	add.s32 	%r755, %r754, -1341970488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r737, 30;
	shr.b32 	%rhs, %r737, 2;
	add.u32 	%r756, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r737, 19;
	shr.b32 	%rhs, %r737, 13;
	add.u32 	%r757, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r737, 10;
	shr.b32 	%rhs, %r737, 22;
	add.u32 	%r758, %lhs, %rhs;
	}
	xor.b32  	%r759, %r757, %r758;
	xor.b32  	%r760, %r759, %r756;
	and.b32  	%r761, %r737, %r707;
	or.b32  	%r762, %r737, %r707;
	and.b32  	%r763, %r762, %r677;
	or.b32  	%r764, %r763, %r761;
	add.s32 	%r765, %r755, %r647;
	add.s32 	%r766, %r755, %r764;
	add.s32 	%r767, %r766, %r760;
	.loc 2 130 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r765, 26;
	shr.b32 	%rhs, %r765, 6;
	add.u32 	%r768, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r765, 21;
	shr.b32 	%rhs, %r765, 11;
	add.u32 	%r769, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r765, 7;
	shr.b32 	%rhs, %r765, 25;
	add.u32 	%r770, %lhs, %rhs;
	}
	xor.b32  	%r771, %r769, %r770;
	xor.b32  	%r772, %r771, %r768;
	xor.b32  	%r773, %r735, %r705;
	and.b32  	%r774, %r765, %r773;
	xor.b32  	%r775, %r774, %r705;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 15;
	shr.b32 	%rhs, %r721, 17;
	add.u32 	%r776, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 13;
	shr.b32 	%rhs, %r721, 19;
	add.u32 	%r777, %lhs, %rhs;
	}
	shr.u32 	%r778, %r721, 10;
	xor.b32  	%r779, %r777, %r778;
	xor.b32  	%r780, %r779, %r776;
	add.s32 	%r781, %r780, %r572;
	add.s32 	%r782, %r781, %r675;
	add.s32 	%r783, %r782, %r775;
	add.s32 	%r784, %r783, %r772;
	add.s32 	%r785, %r784, -1084653625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r767, 30;
	shr.b32 	%rhs, %r767, 2;
	add.u32 	%r786, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r767, 19;
	shr.b32 	%rhs, %r767, 13;
	add.u32 	%r787, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r767, 10;
	shr.b32 	%rhs, %r767, 22;
	add.u32 	%r788, %lhs, %rhs;
	}
	xor.b32  	%r789, %r787, %r788;
	xor.b32  	%r790, %r789, %r786;
	and.b32  	%r791, %r767, %r737;
	or.b32  	%r792, %r767, %r737;
	and.b32  	%r793, %r792, %r707;
	or.b32  	%r794, %r793, %r791;
	add.s32 	%r795, %r785, %r677;
	add.s32 	%r796, %r785, %r794;
	add.s32 	%r797, %r796, %r790;
	.loc 2 131 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r795, 26;
	shr.b32 	%rhs, %r795, 6;
	add.u32 	%r798, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r795, 21;
	shr.b32 	%rhs, %r795, 11;
	add.u32 	%r799, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r795, 7;
	shr.b32 	%rhs, %r795, 25;
	add.u32 	%r800, %lhs, %rhs;
	}
	xor.b32  	%r801, %r799, %r800;
	xor.b32  	%r802, %r801, %r798;
	xor.b32  	%r803, %r765, %r735;
	and.b32  	%r804, %r795, %r803;
	xor.b32  	%r805, %r804, %r735;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r751, 15;
	shr.b32 	%rhs, %r751, 17;
	add.u32 	%r806, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r751, 13;
	shr.b32 	%rhs, %r751, 19;
	add.u32 	%r807, %lhs, %rhs;
	}
	shr.u32 	%r808, %r751, 10;
	xor.b32  	%r809, %r807, %r808;
	xor.b32  	%r810, %r809, %r806;
	add.s32 	%r811, %r810, %r601;
	add.s32 	%r812, %r811, %r705;
	add.s32 	%r813, %r812, %r805;
	add.s32 	%r814, %r813, %r802;
	add.s32 	%r815, %r814, -958395405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r797, 30;
	shr.b32 	%rhs, %r797, 2;
	add.u32 	%r816, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r797, 19;
	shr.b32 	%rhs, %r797, 13;
	add.u32 	%r817, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r797, 10;
	shr.b32 	%rhs, %r797, 22;
	add.u32 	%r818, %lhs, %rhs;
	}
	xor.b32  	%r819, %r817, %r818;
	xor.b32  	%r820, %r819, %r816;
	and.b32  	%r821, %r797, %r767;
	or.b32  	%r822, %r797, %r767;
	and.b32  	%r823, %r822, %r737;
	or.b32  	%r824, %r823, %r821;
	add.s32 	%r825, %r815, %r707;
	add.s32 	%r826, %r815, %r824;
	add.s32 	%r827, %r826, %r820;
	.loc 2 132 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r825, 26;
	shr.b32 	%rhs, %r825, 6;
	add.u32 	%r828, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r825, 21;
	shr.b32 	%rhs, %r825, 11;
	add.u32 	%r829, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r825, 7;
	shr.b32 	%rhs, %r825, 25;
	add.u32 	%r830, %lhs, %rhs;
	}
	xor.b32  	%r831, %r829, %r830;
	xor.b32  	%r832, %r831, %r828;
	xor.b32  	%r833, %r795, %r765;
	and.b32  	%r834, %r825, %r833;
	xor.b32  	%r835, %r834, %r765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r781, 15;
	shr.b32 	%rhs, %r781, 17;
	add.u32 	%r836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r781, 13;
	shr.b32 	%rhs, %r781, 19;
	add.u32 	%r837, %lhs, %rhs;
	}
	shr.u32 	%r838, %r781, 10;
	xor.b32  	%r839, %r837, %r838;
	xor.b32  	%r840, %r839, %r836;
	add.s32 	%r841, %r840, %r631;
	add.s32 	%r842, %r841, %r735;
	add.s32 	%r843, %r842, %r835;
	add.s32 	%r844, %r843, %r832;
	add.s32 	%r845, %r844, -710438585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r827, 30;
	shr.b32 	%rhs, %r827, 2;
	add.u32 	%r846, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r827, 19;
	shr.b32 	%rhs, %r827, 13;
	add.u32 	%r847, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r827, 10;
	shr.b32 	%rhs, %r827, 22;
	add.u32 	%r848, %lhs, %rhs;
	}
	xor.b32  	%r849, %r847, %r848;
	xor.b32  	%r850, %r849, %r846;
	and.b32  	%r851, %r827, %r797;
	or.b32  	%r852, %r827, %r797;
	and.b32  	%r853, %r852, %r767;
	or.b32  	%r854, %r853, %r851;
	add.s32 	%r855, %r845, %r737;
	add.s32 	%r856, %r845, %r854;
	add.s32 	%r857, %r856, %r850;
	.loc 2 133 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r855, 26;
	shr.b32 	%rhs, %r855, 6;
	add.u32 	%r858, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r855, 21;
	shr.b32 	%rhs, %r855, 11;
	add.u32 	%r859, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r855, 7;
	shr.b32 	%rhs, %r855, 25;
	add.u32 	%r860, %lhs, %rhs;
	}
	xor.b32  	%r861, %r859, %r860;
	xor.b32  	%r862, %r861, %r858;
	xor.b32  	%r863, %r825, %r795;
	and.b32  	%r864, %r855, %r863;
	xor.b32  	%r865, %r864, %r795;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r811, 15;
	shr.b32 	%rhs, %r811, 17;
	add.u32 	%r866, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r811, 13;
	shr.b32 	%rhs, %r811, 19;
	add.u32 	%r867, %lhs, %rhs;
	}
	shr.u32 	%r868, %r811, 10;
	xor.b32  	%r869, %r867, %r868;
	xor.b32  	%r870, %r869, %r866;
	add.s32 	%r871, %r661, %r870;
	add.s32 	%r872, %r871, 10485845;
	add.s32 	%r873, %r871, %r765;
	add.s32 	%r874, %r873, %r865;
	add.s32 	%r875, %r874, %r862;
	add.s32 	%r876, %r875, 124412838;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r857, 30;
	shr.b32 	%rhs, %r857, 2;
	add.u32 	%r877, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r857, 19;
	shr.b32 	%rhs, %r857, 13;
	add.u32 	%r878, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r857, 10;
	shr.b32 	%rhs, %r857, 22;
	add.u32 	%r879, %lhs, %rhs;
	}
	xor.b32  	%r880, %r878, %r879;
	xor.b32  	%r881, %r880, %r877;
	and.b32  	%r882, %r857, %r827;
	or.b32  	%r883, %r857, %r827;
	and.b32  	%r884, %r883, %r797;
	or.b32  	%r885, %r884, %r882;
	add.s32 	%r886, %r876, %r767;
	add.s32 	%r887, %r876, %r885;
	add.s32 	%r888, %r887, %r881;
	.loc 2 134 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 26;
	shr.b32 	%rhs, %r886, 6;
	add.u32 	%r889, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 21;
	shr.b32 	%rhs, %r886, 11;
	add.u32 	%r890, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 7;
	shr.b32 	%rhs, %r886, 25;
	add.u32 	%r891, %lhs, %rhs;
	}
	xor.b32  	%r892, %r890, %r891;
	xor.b32  	%r893, %r892, %r889;
	xor.b32  	%r894, %r855, %r825;
	and.b32  	%r895, %r886, %r894;
	xor.b32  	%r896, %r895, %r825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r841, 15;
	shr.b32 	%rhs, %r841, 17;
	add.u32 	%r897, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r841, 13;
	shr.b32 	%rhs, %r841, 19;
	add.u32 	%r898, %lhs, %rhs;
	}
	shr.u32 	%r899, %r841, 10;
	xor.b32  	%r900, %r898, %r899;
	xor.b32  	%r901, %r900, %r897;
	add.s32 	%r902, %r13, %r691;
	add.s32 	%r903, %r902, %r901;
	add.s32 	%r904, %r903, %r795;
	add.s32 	%r905, %r904, %r896;
	add.s32 	%r906, %r905, %r893;
	add.s32 	%r907, %r906, 338241895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r888, 30;
	shr.b32 	%rhs, %r888, 2;
	add.u32 	%r908, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r888, 19;
	shr.b32 	%rhs, %r888, 13;
	add.u32 	%r909, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r888, 10;
	shr.b32 	%rhs, %r888, 22;
	add.u32 	%r910, %lhs, %rhs;
	}
	xor.b32  	%r911, %r909, %r910;
	xor.b32  	%r912, %r911, %r908;
	and.b32  	%r913, %r888, %r857;
	or.b32  	%r914, %r888, %r857;
	and.b32  	%r915, %r914, %r827;
	or.b32  	%r916, %r915, %r913;
	add.s32 	%r917, %r907, %r797;
	add.s32 	%r918, %r907, %r916;
	add.s32 	%r919, %r918, %r912;
	.loc 2 135 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r917, 26;
	shr.b32 	%rhs, %r917, 6;
	add.u32 	%r920, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r917, 21;
	shr.b32 	%rhs, %r917, 11;
	add.u32 	%r921, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r917, 7;
	shr.b32 	%rhs, %r917, 25;
	add.u32 	%r922, %lhs, %rhs;
	}
	xor.b32  	%r923, %r921, %r922;
	xor.b32  	%r924, %r923, %r920;
	xor.b32  	%r925, %r886, %r855;
	and.b32  	%r926, %r917, %r925;
	xor.b32  	%r927, %r926, %r855;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 15;
	shr.b32 	%rhs, %r872, 17;
	add.u32 	%r928, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 13;
	shr.b32 	%rhs, %r872, 19;
	add.u32 	%r929, %lhs, %rhs;
	}
	shr.u32 	%r930, %r872, 10;
	xor.b32  	%r931, %r929, %r930;
	xor.b32  	%r932, %r931, %r928;
	add.s32 	%r933, %r14, %r721;
	add.s32 	%r934, %r933, %r932;
	add.s32 	%r935, %r934, %r825;
	add.s32 	%r936, %r935, %r927;
	add.s32 	%r937, %r936, %r924;
	add.s32 	%r938, %r937, 666307205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r919, 30;
	shr.b32 	%rhs, %r919, 2;
	add.u32 	%r939, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r919, 19;
	shr.b32 	%rhs, %r919, 13;
	add.u32 	%r940, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r919, 10;
	shr.b32 	%rhs, %r919, 22;
	add.u32 	%r941, %lhs, %rhs;
	}
	xor.b32  	%r942, %r940, %r941;
	xor.b32  	%r943, %r942, %r939;
	and.b32  	%r944, %r919, %r888;
	or.b32  	%r945, %r919, %r888;
	and.b32  	%r946, %r945, %r857;
	or.b32  	%r947, %r946, %r944;
	add.s32 	%r948, %r938, %r827;
	add.s32 	%r949, %r938, %r947;
	add.s32 	%r950, %r949, %r943;
	.loc 2 136 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r948, 26;
	shr.b32 	%rhs, %r948, 6;
	add.u32 	%r951, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r948, 21;
	shr.b32 	%rhs, %r948, 11;
	add.u32 	%r952, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r948, 7;
	shr.b32 	%rhs, %r948, 25;
	add.u32 	%r953, %lhs, %rhs;
	}
	xor.b32  	%r954, %r952, %r953;
	xor.b32  	%r955, %r954, %r951;
	xor.b32  	%r956, %r917, %r886;
	and.b32  	%r957, %r948, %r956;
	xor.b32  	%r958, %r957, %r886;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r903, 15;
	shr.b32 	%rhs, %r903, 17;
	add.u32 	%r959, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r903, 13;
	shr.b32 	%rhs, %r903, 19;
	add.u32 	%r960, %lhs, %rhs;
	}
	shr.u32 	%r961, %r903, 10;
	xor.b32  	%r962, %r960, %r961;
	xor.b32  	%r963, %r962, %r959;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r517, 25;
	shr.b32 	%rhs, %r517, 7;
	add.u32 	%r964, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r517, 14;
	shr.b32 	%rhs, %r517, 18;
	add.u32 	%r965, %lhs, %rhs;
	}
	shr.u32 	%r966, %r517, 3;
	xor.b32  	%r967, %r965, %r966;
	xor.b32  	%r968, %r967, %r964;
	add.s32 	%r969, %r968, %r9;
	add.s32 	%r970, %r969, %r751;
	add.s32 	%r971, %r970, %r963;
	add.s32 	%r972, %r971, %r855;
	add.s32 	%r973, %r972, %r958;
	add.s32 	%r974, %r973, %r955;
	add.s32 	%r975, %r974, 773529912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r950, 30;
	shr.b32 	%rhs, %r950, 2;
	add.u32 	%r976, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r950, 19;
	shr.b32 	%rhs, %r950, 13;
	add.u32 	%r977, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r950, 10;
	shr.b32 	%rhs, %r950, 22;
	add.u32 	%r978, %lhs, %rhs;
	}
	xor.b32  	%r979, %r977, %r978;
	xor.b32  	%r980, %r979, %r976;
	and.b32  	%r981, %r950, %r919;
	or.b32  	%r982, %r950, %r919;
	and.b32  	%r983, %r982, %r888;
	or.b32  	%r984, %r983, %r981;
	add.s32 	%r985, %r975, %r857;
	add.s32 	%r986, %r975, %r984;
	add.s32 	%r987, %r986, %r980;
	.loc 2 137 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r985, 26;
	shr.b32 	%rhs, %r985, 6;
	add.u32 	%r988, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r985, 21;
	shr.b32 	%rhs, %r985, 11;
	add.u32 	%r989, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r985, 7;
	shr.b32 	%rhs, %r985, 25;
	add.u32 	%r990, %lhs, %rhs;
	}
	xor.b32  	%r991, %r989, %r990;
	xor.b32  	%r992, %r991, %r988;
	xor.b32  	%r993, %r948, %r917;
	and.b32  	%r994, %r985, %r993;
	xor.b32  	%r995, %r994, %r917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 15;
	shr.b32 	%rhs, %r934, 17;
	add.u32 	%r996, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 13;
	shr.b32 	%rhs, %r934, 19;
	add.u32 	%r997, %lhs, %rhs;
	}
	shr.u32 	%r998, %r934, 10;
	xor.b32  	%r999, %r997, %r998;
	xor.b32  	%r1000, %r999, %r996;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 25;
	shr.b32 	%rhs, %r542, 7;
	add.u32 	%r1001, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 14;
	shr.b32 	%rhs, %r542, 18;
	add.u32 	%r1002, %lhs, %rhs;
	}
	shr.u32 	%r1003, %r542, 3;
	xor.b32  	%r1004, %r1002, %r1003;
	xor.b32  	%r1005, %r1004, %r1001;
	add.s32 	%r1006, %r1005, %r517;
	add.s32 	%r1007, %r1006, %r781;
	add.s32 	%r1008, %r1007, %r1000;
	add.s32 	%r1009, %r1008, %r886;
	add.s32 	%r1010, %r1009, %r995;
	add.s32 	%r1011, %r1010, %r992;
	add.s32 	%r1012, %r1011, 1294757372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r987, 30;
	shr.b32 	%rhs, %r987, 2;
	add.u32 	%r1013, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r987, 19;
	shr.b32 	%rhs, %r987, 13;
	add.u32 	%r1014, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r987, 10;
	shr.b32 	%rhs, %r987, 22;
	add.u32 	%r1015, %lhs, %rhs;
	}
	xor.b32  	%r1016, %r1014, %r1015;
	xor.b32  	%r1017, %r1016, %r1013;
	and.b32  	%r1018, %r987, %r950;
	or.b32  	%r1019, %r987, %r950;
	and.b32  	%r1020, %r1019, %r919;
	or.b32  	%r1021, %r1020, %r1018;
	add.s32 	%r1022, %r1012, %r888;
	add.s32 	%r1023, %r1012, %r1021;
	add.s32 	%r1024, %r1023, %r1017;
	.loc 2 138 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1022, 26;
	shr.b32 	%rhs, %r1022, 6;
	add.u32 	%r1025, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1022, 21;
	shr.b32 	%rhs, %r1022, 11;
	add.u32 	%r1026, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1022, 7;
	shr.b32 	%rhs, %r1022, 25;
	add.u32 	%r1027, %lhs, %rhs;
	}
	xor.b32  	%r1028, %r1026, %r1027;
	xor.b32  	%r1029, %r1028, %r1025;
	xor.b32  	%r1030, %r985, %r948;
	and.b32  	%r1031, %r1022, %r1030;
	xor.b32  	%r1032, %r1031, %r948;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 15;
	shr.b32 	%rhs, %r971, 17;
	add.u32 	%r1033, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 13;
	shr.b32 	%rhs, %r971, 19;
	add.u32 	%r1034, %lhs, %rhs;
	}
	shr.u32 	%r1035, %r971, 10;
	xor.b32  	%r1036, %r1034, %r1035;
	xor.b32  	%r1037, %r1036, %r1033;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r572, 25;
	shr.b32 	%rhs, %r572, 7;
	add.u32 	%r1038, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r572, 14;
	shr.b32 	%rhs, %r572, 18;
	add.u32 	%r1039, %lhs, %rhs;
	}
	shr.u32 	%r1040, %r572, 3;
	xor.b32  	%r1041, %r1039, %r1040;
	xor.b32  	%r1042, %r1041, %r1038;
	add.s32 	%r1043, %r1042, %r542;
	add.s32 	%r1044, %r1043, %r811;
	add.s32 	%r1045, %r1044, %r1037;
	add.s32 	%r1046, %r1045, %r917;
	add.s32 	%r1047, %r1046, %r1032;
	add.s32 	%r1048, %r1047, %r1029;
	add.s32 	%r1049, %r1048, 1396182291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1024, 30;
	shr.b32 	%rhs, %r1024, 2;
	add.u32 	%r1050, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1024, 19;
	shr.b32 	%rhs, %r1024, 13;
	add.u32 	%r1051, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1024, 10;
	shr.b32 	%rhs, %r1024, 22;
	add.u32 	%r1052, %lhs, %rhs;
	}
	xor.b32  	%r1053, %r1051, %r1052;
	xor.b32  	%r1054, %r1053, %r1050;
	and.b32  	%r1055, %r1024, %r987;
	or.b32  	%r1056, %r1024, %r987;
	and.b32  	%r1057, %r1056, %r950;
	or.b32  	%r1058, %r1057, %r1055;
	add.s32 	%r1059, %r1049, %r919;
	add.s32 	%r1060, %r1049, %r1058;
	add.s32 	%r1061, %r1060, %r1054;
	.loc 2 139 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1059, 26;
	shr.b32 	%rhs, %r1059, 6;
	add.u32 	%r1062, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1059, 21;
	shr.b32 	%rhs, %r1059, 11;
	add.u32 	%r1063, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1059, 7;
	shr.b32 	%rhs, %r1059, 25;
	add.u32 	%r1064, %lhs, %rhs;
	}
	xor.b32  	%r1065, %r1063, %r1064;
	xor.b32  	%r1066, %r1065, %r1062;
	xor.b32  	%r1067, %r1022, %r985;
	and.b32  	%r1068, %r1059, %r1067;
	xor.b32  	%r1069, %r1068, %r985;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1008, 15;
	shr.b32 	%rhs, %r1008, 17;
	add.u32 	%r1070, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1008, 13;
	shr.b32 	%rhs, %r1008, 19;
	add.u32 	%r1071, %lhs, %rhs;
	}
	shr.u32 	%r1072, %r1008, 10;
	xor.b32  	%r1073, %r1071, %r1072;
	xor.b32  	%r1074, %r1073, %r1070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r601, 25;
	shr.b32 	%rhs, %r601, 7;
	add.u32 	%r1075, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r601, 14;
	shr.b32 	%rhs, %r601, 18;
	add.u32 	%r1076, %lhs, %rhs;
	}
	shr.u32 	%r1077, %r601, 3;
	xor.b32  	%r1078, %r1076, %r1077;
	xor.b32  	%r1079, %r1078, %r1075;
	add.s32 	%r1080, %r1079, %r572;
	add.s32 	%r1081, %r1080, %r841;
	add.s32 	%r1082, %r1081, %r1074;
	add.s32 	%r1083, %r1082, %r948;
	add.s32 	%r1084, %r1083, %r1069;
	add.s32 	%r1085, %r1084, %r1066;
	add.s32 	%r1086, %r1085, 1695183700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 30;
	shr.b32 	%rhs, %r1061, 2;
	add.u32 	%r1087, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 19;
	shr.b32 	%rhs, %r1061, 13;
	add.u32 	%r1088, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 10;
	shr.b32 	%rhs, %r1061, 22;
	add.u32 	%r1089, %lhs, %rhs;
	}
	xor.b32  	%r1090, %r1088, %r1089;
	xor.b32  	%r1091, %r1090, %r1087;
	and.b32  	%r1092, %r1061, %r1024;
	or.b32  	%r1093, %r1061, %r1024;
	and.b32  	%r1094, %r1093, %r987;
	or.b32  	%r1095, %r1094, %r1092;
	add.s32 	%r1096, %r1086, %r950;
	add.s32 	%r1097, %r1086, %r1095;
	add.s32 	%r1098, %r1097, %r1091;
	.loc 2 140 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1096, 26;
	shr.b32 	%rhs, %r1096, 6;
	add.u32 	%r1099, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1096, 21;
	shr.b32 	%rhs, %r1096, 11;
	add.u32 	%r1100, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1096, 7;
	shr.b32 	%rhs, %r1096, 25;
	add.u32 	%r1101, %lhs, %rhs;
	}
	xor.b32  	%r1102, %r1100, %r1101;
	xor.b32  	%r1103, %r1102, %r1099;
	xor.b32  	%r1104, %r1059, %r1022;
	and.b32  	%r1105, %r1096, %r1104;
	xor.b32  	%r1106, %r1105, %r1022;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1045, 15;
	shr.b32 	%rhs, %r1045, 17;
	add.u32 	%r1107, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1045, 13;
	shr.b32 	%rhs, %r1045, 19;
	add.u32 	%r1108, %lhs, %rhs;
	}
	shr.u32 	%r1109, %r1045, 10;
	xor.b32  	%r1110, %r1108, %r1109;
	xor.b32  	%r1111, %r1110, %r1107;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r631, 25;
	shr.b32 	%rhs, %r631, 7;
	add.u32 	%r1112, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r631, 14;
	shr.b32 	%rhs, %r631, 18;
	add.u32 	%r1113, %lhs, %rhs;
	}
	shr.u32 	%r1114, %r631, 3;
	xor.b32  	%r1115, %r1113, %r1114;
	xor.b32  	%r1116, %r1115, %r1112;
	add.s32 	%r1117, %r1116, %r601;
	add.s32 	%r1118, %r1117, %r872;
	add.s32 	%r1119, %r1118, %r1111;
	add.s32 	%r1120, %r1119, %r985;
	add.s32 	%r1121, %r1120, %r1106;
	add.s32 	%r1122, %r1121, %r1103;
	add.s32 	%r1123, %r1122, 1986661051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1098, 30;
	shr.b32 	%rhs, %r1098, 2;
	add.u32 	%r1124, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1098, 19;
	shr.b32 	%rhs, %r1098, 13;
	add.u32 	%r1125, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1098, 10;
	shr.b32 	%rhs, %r1098, 22;
	add.u32 	%r1126, %lhs, %rhs;
	}
	xor.b32  	%r1127, %r1125, %r1126;
	xor.b32  	%r1128, %r1127, %r1124;
	and.b32  	%r1129, %r1098, %r1061;
	or.b32  	%r1130, %r1098, %r1061;
	and.b32  	%r1131, %r1130, %r1024;
	or.b32  	%r1132, %r1131, %r1129;
	add.s32 	%r1133, %r1123, %r987;
	add.s32 	%r1134, %r1123, %r1132;
	add.s32 	%r1135, %r1134, %r1128;
	.loc 2 141 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1133, 26;
	shr.b32 	%rhs, %r1133, 6;
	add.u32 	%r1136, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1133, 21;
	shr.b32 	%rhs, %r1133, 11;
	add.u32 	%r1137, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1133, 7;
	shr.b32 	%rhs, %r1133, 25;
	add.u32 	%r1138, %lhs, %rhs;
	}
	xor.b32  	%r1139, %r1137, %r1138;
	xor.b32  	%r1140, %r1139, %r1136;
	xor.b32  	%r1141, %r1096, %r1059;
	and.b32  	%r1142, %r1133, %r1141;
	xor.b32  	%r1143, %r1142, %r1059;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1082, 15;
	shr.b32 	%rhs, %r1082, 17;
	add.u32 	%r1144, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1082, 13;
	shr.b32 	%rhs, %r1082, 19;
	add.u32 	%r1145, %lhs, %rhs;
	}
	shr.u32 	%r1146, %r1082, 10;
	xor.b32  	%r1147, %r1145, %r1146;
	xor.b32  	%r1148, %r1147, %r1144;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 25;
	shr.b32 	%rhs, %r661, 7;
	add.u32 	%r1149, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 14;
	shr.b32 	%rhs, %r661, 18;
	add.u32 	%r1150, %lhs, %rhs;
	}
	shr.u32 	%r1151, %r661, 3;
	xor.b32  	%r1152, %r1150, %r1151;
	xor.b32  	%r1153, %r1152, %r1149;
	add.s32 	%r1154, %r1153, %r631;
	add.s32 	%r1155, %r1154, %r903;
	add.s32 	%r1156, %r1155, %r1148;
	add.s32 	%r1157, %r1156, %r1022;
	add.s32 	%r1158, %r1157, %r1143;
	add.s32 	%r1159, %r1158, %r1140;
	add.s32 	%r1160, %r1159, -2117940946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1135, 30;
	shr.b32 	%rhs, %r1135, 2;
	add.u32 	%r1161, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1135, 19;
	shr.b32 	%rhs, %r1135, 13;
	add.u32 	%r1162, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1135, 10;
	shr.b32 	%rhs, %r1135, 22;
	add.u32 	%r1163, %lhs, %rhs;
	}
	xor.b32  	%r1164, %r1162, %r1163;
	xor.b32  	%r1165, %r1164, %r1161;
	and.b32  	%r1166, %r1135, %r1098;
	or.b32  	%r1167, %r1135, %r1098;
	and.b32  	%r1168, %r1167, %r1061;
	or.b32  	%r1169, %r1168, %r1166;
	add.s32 	%r1170, %r1160, %r1024;
	add.s32 	%r1171, %r1160, %r1169;
	add.s32 	%r1172, %r1171, %r1165;
	.loc 2 142 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1170, 26;
	shr.b32 	%rhs, %r1170, 6;
	add.u32 	%r1173, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1170, 21;
	shr.b32 	%rhs, %r1170, 11;
	add.u32 	%r1174, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1170, 7;
	shr.b32 	%rhs, %r1170, 25;
	add.u32 	%r1175, %lhs, %rhs;
	}
	xor.b32  	%r1176, %r1174, %r1175;
	xor.b32  	%r1177, %r1176, %r1173;
	xor.b32  	%r1178, %r1133, %r1096;
	and.b32  	%r1179, %r1170, %r1178;
	xor.b32  	%r1180, %r1179, %r1096;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1119, 15;
	shr.b32 	%rhs, %r1119, 17;
	add.u32 	%r1181, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1119, 13;
	shr.b32 	%rhs, %r1119, 19;
	add.u32 	%r1182, %lhs, %rhs;
	}
	shr.u32 	%r1183, %r1119, 10;
	xor.b32  	%r1184, %r1182, %r1183;
	xor.b32  	%r1185, %r1184, %r1181;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r691, 25;
	shr.b32 	%rhs, %r691, 7;
	add.u32 	%r1186, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r691, 14;
	shr.b32 	%rhs, %r691, 18;
	add.u32 	%r1187, %lhs, %rhs;
	}
	shr.u32 	%r1188, %r691, 3;
	xor.b32  	%r1189, %r1187, %r1188;
	xor.b32  	%r1190, %r1189, %r1186;
	add.s32 	%r1191, %r1190, %r661;
	add.s32 	%r1192, %r1191, %r934;
	add.s32 	%r1193, %r1192, %r1185;
	add.s32 	%r1194, %r1193, %r1059;
	add.s32 	%r1195, %r1194, %r1180;
	add.s32 	%r1196, %r1195, %r1177;
	add.s32 	%r1197, %r1196, -1838011259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 30;
	shr.b32 	%rhs, %r1172, 2;
	add.u32 	%r1198, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 19;
	shr.b32 	%rhs, %r1172, 13;
	add.u32 	%r1199, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 10;
	shr.b32 	%rhs, %r1172, 22;
	add.u32 	%r1200, %lhs, %rhs;
	}
	xor.b32  	%r1201, %r1199, %r1200;
	xor.b32  	%r1202, %r1201, %r1198;
	and.b32  	%r1203, %r1172, %r1135;
	or.b32  	%r1204, %r1172, %r1135;
	and.b32  	%r1205, %r1204, %r1098;
	or.b32  	%r1206, %r1205, %r1203;
	add.s32 	%r1207, %r1197, %r1061;
	add.s32 	%r1208, %r1197, %r1206;
	add.s32 	%r1209, %r1208, %r1202;
	.loc 2 143 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1207, 26;
	shr.b32 	%rhs, %r1207, 6;
	add.u32 	%r1210, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1207, 21;
	shr.b32 	%rhs, %r1207, 11;
	add.u32 	%r1211, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1207, 7;
	shr.b32 	%rhs, %r1207, 25;
	add.u32 	%r1212, %lhs, %rhs;
	}
	xor.b32  	%r1213, %r1211, %r1212;
	xor.b32  	%r1214, %r1213, %r1210;
	xor.b32  	%r1215, %r1170, %r1133;
	and.b32  	%r1216, %r1207, %r1215;
	xor.b32  	%r1217, %r1216, %r1133;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1156, 15;
	shr.b32 	%rhs, %r1156, 17;
	add.u32 	%r1218, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1156, 13;
	shr.b32 	%rhs, %r1156, 19;
	add.u32 	%r1219, %lhs, %rhs;
	}
	shr.u32 	%r1220, %r1156, 10;
	xor.b32  	%r1221, %r1219, %r1220;
	xor.b32  	%r1222, %r1221, %r1218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 25;
	shr.b32 	%rhs, %r721, 7;
	add.u32 	%r1223, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 14;
	shr.b32 	%rhs, %r721, 18;
	add.u32 	%r1224, %lhs, %rhs;
	}
	shr.u32 	%r1225, %r721, 3;
	xor.b32  	%r1226, %r1224, %r1225;
	xor.b32  	%r1227, %r1226, %r1223;
	add.s32 	%r1228, %r1227, %r691;
	add.s32 	%r1229, %r1228, %r971;
	add.s32 	%r1230, %r1229, %r1222;
	add.s32 	%r1231, %r1230, %r1096;
	add.s32 	%r1232, %r1231, %r1217;
	add.s32 	%r1233, %r1232, %r1214;
	add.s32 	%r1234, %r1233, -1564481375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1209, 30;
	shr.b32 	%rhs, %r1209, 2;
	add.u32 	%r1235, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1209, 19;
	shr.b32 	%rhs, %r1209, 13;
	add.u32 	%r1236, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1209, 10;
	shr.b32 	%rhs, %r1209, 22;
	add.u32 	%r1237, %lhs, %rhs;
	}
	xor.b32  	%r1238, %r1236, %r1237;
	xor.b32  	%r1239, %r1238, %r1235;
	and.b32  	%r1240, %r1209, %r1172;
	or.b32  	%r1241, %r1209, %r1172;
	and.b32  	%r1242, %r1241, %r1135;
	or.b32  	%r1243, %r1242, %r1240;
	add.s32 	%r1244, %r1234, %r1098;
	add.s32 	%r1245, %r1234, %r1243;
	add.s32 	%r1246, %r1245, %r1239;
	.loc 2 144 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1244, 26;
	shr.b32 	%rhs, %r1244, 6;
	add.u32 	%r1247, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1244, 21;
	shr.b32 	%rhs, %r1244, 11;
	add.u32 	%r1248, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1244, 7;
	shr.b32 	%rhs, %r1244, 25;
	add.u32 	%r1249, %lhs, %rhs;
	}
	xor.b32  	%r1250, %r1248, %r1249;
	xor.b32  	%r1251, %r1250, %r1247;
	xor.b32  	%r1252, %r1207, %r1170;
	and.b32  	%r1253, %r1244, %r1252;
	xor.b32  	%r1254, %r1253, %r1170;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1193, 15;
	shr.b32 	%rhs, %r1193, 17;
	add.u32 	%r1255, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1193, 13;
	shr.b32 	%rhs, %r1193, 19;
	add.u32 	%r1256, %lhs, %rhs;
	}
	shr.u32 	%r1257, %r1193, 10;
	xor.b32  	%r1258, %r1256, %r1257;
	xor.b32  	%r1259, %r1258, %r1255;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r751, 25;
	shr.b32 	%rhs, %r751, 7;
	add.u32 	%r1260, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r751, 14;
	shr.b32 	%rhs, %r751, 18;
	add.u32 	%r1261, %lhs, %rhs;
	}
	shr.u32 	%r1262, %r751, 3;
	xor.b32  	%r1263, %r1261, %r1262;
	xor.b32  	%r1264, %r1263, %r1260;
	add.s32 	%r1265, %r1264, %r721;
	add.s32 	%r1266, %r1265, %r1008;
	add.s32 	%r1267, %r1266, %r1259;
	add.s32 	%r1268, %r1267, %r1133;
	add.s32 	%r1269, %r1268, %r1254;
	add.s32 	%r1270, %r1269, %r1251;
	add.s32 	%r1271, %r1270, -1474664885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 30;
	shr.b32 	%rhs, %r1246, 2;
	add.u32 	%r1272, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 19;
	shr.b32 	%rhs, %r1246, 13;
	add.u32 	%r1273, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 10;
	shr.b32 	%rhs, %r1246, 22;
	add.u32 	%r1274, %lhs, %rhs;
	}
	xor.b32  	%r1275, %r1273, %r1274;
	xor.b32  	%r1276, %r1275, %r1272;
	and.b32  	%r1277, %r1246, %r1209;
	or.b32  	%r1278, %r1246, %r1209;
	and.b32  	%r1279, %r1278, %r1172;
	or.b32  	%r1280, %r1279, %r1277;
	add.s32 	%r1281, %r1271, %r1135;
	add.s32 	%r1282, %r1271, %r1280;
	add.s32 	%r1283, %r1282, %r1276;
	.loc 2 145 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1281, 26;
	shr.b32 	%rhs, %r1281, 6;
	add.u32 	%r1284, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1281, 21;
	shr.b32 	%rhs, %r1281, 11;
	add.u32 	%r1285, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1281, 7;
	shr.b32 	%rhs, %r1281, 25;
	add.u32 	%r1286, %lhs, %rhs;
	}
	xor.b32  	%r1287, %r1285, %r1286;
	xor.b32  	%r1288, %r1287, %r1284;
	xor.b32  	%r1289, %r1244, %r1207;
	and.b32  	%r1290, %r1281, %r1289;
	xor.b32  	%r1291, %r1290, %r1207;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1230, 15;
	shr.b32 	%rhs, %r1230, 17;
	add.u32 	%r1292, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1230, 13;
	shr.b32 	%rhs, %r1230, 19;
	add.u32 	%r1293, %lhs, %rhs;
	}
	shr.u32 	%r1294, %r1230, 10;
	xor.b32  	%r1295, %r1293, %r1294;
	xor.b32  	%r1296, %r1295, %r1292;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r781, 25;
	shr.b32 	%rhs, %r781, 7;
	add.u32 	%r1297, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r781, 14;
	shr.b32 	%rhs, %r781, 18;
	add.u32 	%r1298, %lhs, %rhs;
	}
	shr.u32 	%r1299, %r781, 3;
	xor.b32  	%r1300, %r1298, %r1299;
	xor.b32  	%r1301, %r1300, %r1297;
	add.s32 	%r1302, %r1301, %r751;
	add.s32 	%r1303, %r1302, %r1045;
	add.s32 	%r1304, %r1303, %r1296;
	add.s32 	%r1305, %r1304, %r1170;
	add.s32 	%r1306, %r1305, %r1291;
	add.s32 	%r1307, %r1306, %r1288;
	add.s32 	%r1308, %r1307, -1035236496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 30;
	shr.b32 	%rhs, %r1283, 2;
	add.u32 	%r1309, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 19;
	shr.b32 	%rhs, %r1283, 13;
	add.u32 	%r1310, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 10;
	shr.b32 	%rhs, %r1283, 22;
	add.u32 	%r1311, %lhs, %rhs;
	}
	xor.b32  	%r1312, %r1310, %r1311;
	xor.b32  	%r1313, %r1312, %r1309;
	and.b32  	%r1314, %r1283, %r1246;
	or.b32  	%r1315, %r1283, %r1246;
	and.b32  	%r1316, %r1315, %r1209;
	or.b32  	%r1317, %r1316, %r1314;
	add.s32 	%r1318, %r1308, %r1172;
	add.s32 	%r1319, %r1308, %r1317;
	add.s32 	%r1320, %r1319, %r1313;
	.loc 2 146 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1318, 26;
	shr.b32 	%rhs, %r1318, 6;
	add.u32 	%r1321, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1318, 21;
	shr.b32 	%rhs, %r1318, 11;
	add.u32 	%r1322, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1318, 7;
	shr.b32 	%rhs, %r1318, 25;
	add.u32 	%r1323, %lhs, %rhs;
	}
	xor.b32  	%r1324, %r1322, %r1323;
	xor.b32  	%r1325, %r1324, %r1321;
	xor.b32  	%r1326, %r1281, %r1244;
	and.b32  	%r1327, %r1318, %r1326;
	xor.b32  	%r1328, %r1327, %r1244;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1267, 15;
	shr.b32 	%rhs, %r1267, 17;
	add.u32 	%r1329, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1267, 13;
	shr.b32 	%rhs, %r1267, 19;
	add.u32 	%r1330, %lhs, %rhs;
	}
	shr.u32 	%r1331, %r1267, 10;
	xor.b32  	%r1332, %r1330, %r1331;
	xor.b32  	%r1333, %r1332, %r1329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r811, 25;
	shr.b32 	%rhs, %r811, 7;
	add.u32 	%r1334, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r811, 14;
	shr.b32 	%rhs, %r811, 18;
	add.u32 	%r1335, %lhs, %rhs;
	}
	shr.u32 	%r1336, %r811, 3;
	xor.b32  	%r1337, %r1335, %r1336;
	xor.b32  	%r1338, %r1337, %r1334;
	add.s32 	%r1339, %r1338, %r781;
	add.s32 	%r1340, %r1339, %r1082;
	add.s32 	%r1341, %r1340, %r1333;
	add.s32 	%r1342, %r1341, %r1207;
	add.s32 	%r1343, %r1342, %r1328;
	add.s32 	%r1344, %r1343, %r1325;
	add.s32 	%r1345, %r1344, -949202525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1320, 30;
	shr.b32 	%rhs, %r1320, 2;
	add.u32 	%r1346, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1320, 19;
	shr.b32 	%rhs, %r1320, 13;
	add.u32 	%r1347, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1320, 10;
	shr.b32 	%rhs, %r1320, 22;
	add.u32 	%r1348, %lhs, %rhs;
	}
	xor.b32  	%r1349, %r1347, %r1348;
	xor.b32  	%r1350, %r1349, %r1346;
	and.b32  	%r1351, %r1320, %r1283;
	or.b32  	%r1352, %r1320, %r1283;
	and.b32  	%r1353, %r1352, %r1246;
	or.b32  	%r1354, %r1353, %r1351;
	add.s32 	%r1355, %r1345, %r1209;
	add.s32 	%r1356, %r1345, %r1354;
	add.s32 	%r1357, %r1356, %r1350;
	.loc 2 147 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1355, 26;
	shr.b32 	%rhs, %r1355, 6;
	add.u32 	%r1358, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1355, 21;
	shr.b32 	%rhs, %r1355, 11;
	add.u32 	%r1359, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1355, 7;
	shr.b32 	%rhs, %r1355, 25;
	add.u32 	%r1360, %lhs, %rhs;
	}
	xor.b32  	%r1361, %r1359, %r1360;
	xor.b32  	%r1362, %r1361, %r1358;
	xor.b32  	%r1363, %r1318, %r1281;
	and.b32  	%r1364, %r1355, %r1363;
	xor.b32  	%r1365, %r1364, %r1281;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1304, 15;
	shr.b32 	%rhs, %r1304, 17;
	add.u32 	%r1366, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1304, 13;
	shr.b32 	%rhs, %r1304, 19;
	add.u32 	%r1367, %lhs, %rhs;
	}
	shr.u32 	%r1368, %r1304, 10;
	xor.b32  	%r1369, %r1367, %r1368;
	xor.b32  	%r1370, %r1369, %r1366;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r841, 25;
	shr.b32 	%rhs, %r841, 7;
	add.u32 	%r1371, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r841, 14;
	shr.b32 	%rhs, %r841, 18;
	add.u32 	%r1372, %lhs, %rhs;
	}
	shr.u32 	%r1373, %r841, 3;
	xor.b32  	%r1374, %r1372, %r1373;
	xor.b32  	%r1375, %r1374, %r1371;
	add.s32 	%r1376, %r1375, %r811;
	add.s32 	%r1377, %r1376, %r1119;
	add.s32 	%r1378, %r1377, %r1370;
	add.s32 	%r1379, %r1378, %r1244;
	add.s32 	%r1380, %r1379, %r1365;
	add.s32 	%r1381, %r1380, %r1362;
	add.s32 	%r1382, %r1381, -778901479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1357, 30;
	shr.b32 	%rhs, %r1357, 2;
	add.u32 	%r1383, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1357, 19;
	shr.b32 	%rhs, %r1357, 13;
	add.u32 	%r1384, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1357, 10;
	shr.b32 	%rhs, %r1357, 22;
	add.u32 	%r1385, %lhs, %rhs;
	}
	xor.b32  	%r1386, %r1384, %r1385;
	xor.b32  	%r1387, %r1386, %r1383;
	and.b32  	%r1388, %r1357, %r1320;
	or.b32  	%r1389, %r1357, %r1320;
	and.b32  	%r1390, %r1389, %r1283;
	or.b32  	%r1391, %r1390, %r1388;
	add.s32 	%r1392, %r1382, %r1246;
	add.s32 	%r1393, %r1382, %r1391;
	add.s32 	%r1394, %r1393, %r1387;
	.loc 2 148 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1392, 26;
	shr.b32 	%rhs, %r1392, 6;
	add.u32 	%r1395, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1392, 21;
	shr.b32 	%rhs, %r1392, 11;
	add.u32 	%r1396, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1392, 7;
	shr.b32 	%rhs, %r1392, 25;
	add.u32 	%r1397, %lhs, %rhs;
	}
	xor.b32  	%r1398, %r1396, %r1397;
	xor.b32  	%r1399, %r1398, %r1395;
	xor.b32  	%r1400, %r1355, %r1318;
	and.b32  	%r1401, %r1392, %r1400;
	xor.b32  	%r1402, %r1401, %r1318;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1341, 15;
	shr.b32 	%rhs, %r1341, 17;
	add.u32 	%r1403, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1341, 13;
	shr.b32 	%rhs, %r1341, 19;
	add.u32 	%r1404, %lhs, %rhs;
	}
	shr.u32 	%r1405, %r1341, 10;
	xor.b32  	%r1406, %r1404, %r1405;
	xor.b32  	%r1407, %r1406, %r1403;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 25;
	shr.b32 	%rhs, %r872, 7;
	add.u32 	%r1408, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 14;
	shr.b32 	%rhs, %r872, 18;
	add.u32 	%r1409, %lhs, %rhs;
	}
	shr.u32 	%r1410, %r872, 3;
	xor.b32  	%r1411, %r1409, %r1410;
	xor.b32  	%r1412, %r1411, %r1408;
	add.s32 	%r1413, %r1412, %r841;
	add.s32 	%r1414, %r1413, %r1156;
	add.s32 	%r1415, %r1414, %r1407;
	add.s32 	%r1416, %r1415, %r1281;
	add.s32 	%r1417, %r1416, %r1402;
	add.s32 	%r1418, %r1417, %r1399;
	add.s32 	%r1419, %r1418, -694614492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1394, 30;
	shr.b32 	%rhs, %r1394, 2;
	add.u32 	%r1420, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1394, 19;
	shr.b32 	%rhs, %r1394, 13;
	add.u32 	%r1421, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1394, 10;
	shr.b32 	%rhs, %r1394, 22;
	add.u32 	%r1422, %lhs, %rhs;
	}
	xor.b32  	%r1423, %r1421, %r1422;
	xor.b32  	%r1424, %r1423, %r1420;
	and.b32  	%r1425, %r1394, %r1357;
	or.b32  	%r1426, %r1394, %r1357;
	and.b32  	%r1427, %r1426, %r1320;
	or.b32  	%r1428, %r1427, %r1425;
	add.s32 	%r1429, %r1419, %r1283;
	add.s32 	%r1430, %r1419, %r1428;
	add.s32 	%r1431, %r1430, %r1424;
	.loc 2 149 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1429, 26;
	shr.b32 	%rhs, %r1429, 6;
	add.u32 	%r1432, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1429, 21;
	shr.b32 	%rhs, %r1429, 11;
	add.u32 	%r1433, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1429, 7;
	shr.b32 	%rhs, %r1429, 25;
	add.u32 	%r1434, %lhs, %rhs;
	}
	xor.b32  	%r1435, %r1433, %r1434;
	xor.b32  	%r1436, %r1435, %r1432;
	xor.b32  	%r1437, %r1392, %r1355;
	and.b32  	%r1438, %r1429, %r1437;
	xor.b32  	%r1439, %r1438, %r1355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1378, 15;
	shr.b32 	%rhs, %r1378, 17;
	add.u32 	%r1440, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1378, 13;
	shr.b32 	%rhs, %r1378, 19;
	add.u32 	%r1441, %lhs, %rhs;
	}
	shr.u32 	%r1442, %r1378, 10;
	xor.b32  	%r1443, %r1441, %r1442;
	xor.b32  	%r1444, %r1443, %r1440;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r903, 25;
	shr.b32 	%rhs, %r903, 7;
	add.u32 	%r1445, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r903, 14;
	shr.b32 	%rhs, %r903, 18;
	add.u32 	%r1446, %lhs, %rhs;
	}
	shr.u32 	%r1447, %r903, 3;
	xor.b32  	%r1448, %r1446, %r1447;
	xor.b32  	%r1449, %r1448, %r1445;
	add.s32 	%r1450, %r1449, %r872;
	add.s32 	%r1451, %r1450, %r1193;
	add.s32 	%r1452, %r1451, %r1444;
	add.s32 	%r1453, %r1452, %r1318;
	add.s32 	%r1454, %r1453, %r1439;
	add.s32 	%r1455, %r1454, %r1436;
	add.s32 	%r1456, %r1455, -200395387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1431, 30;
	shr.b32 	%rhs, %r1431, 2;
	add.u32 	%r1457, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1431, 19;
	shr.b32 	%rhs, %r1431, 13;
	add.u32 	%r1458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1431, 10;
	shr.b32 	%rhs, %r1431, 22;
	add.u32 	%r1459, %lhs, %rhs;
	}
	xor.b32  	%r1460, %r1458, %r1459;
	xor.b32  	%r1461, %r1460, %r1457;
	and.b32  	%r1462, %r1431, %r1394;
	or.b32  	%r1463, %r1431, %r1394;
	and.b32  	%r1464, %r1463, %r1357;
	or.b32  	%r1465, %r1464, %r1462;
	add.s32 	%r1466, %r1456, %r1320;
	add.s32 	%r1467, %r1456, %r1465;
	add.s32 	%r1468, %r1467, %r1461;
	.loc 2 150 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 26;
	shr.b32 	%rhs, %r1466, 6;
	add.u32 	%r1469, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 21;
	shr.b32 	%rhs, %r1466, 11;
	add.u32 	%r1470, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 7;
	shr.b32 	%rhs, %r1466, 25;
	add.u32 	%r1471, %lhs, %rhs;
	}
	xor.b32  	%r1472, %r1470, %r1471;
	xor.b32  	%r1473, %r1472, %r1469;
	xor.b32  	%r1474, %r1429, %r1392;
	and.b32  	%r1475, %r1466, %r1474;
	xor.b32  	%r1476, %r1475, %r1392;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1415, 15;
	shr.b32 	%rhs, %r1415, 17;
	add.u32 	%r1477, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1415, 13;
	shr.b32 	%rhs, %r1415, 19;
	add.u32 	%r1478, %lhs, %rhs;
	}
	shr.u32 	%r1479, %r1415, 10;
	xor.b32  	%r1480, %r1478, %r1479;
	xor.b32  	%r1481, %r1480, %r1477;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 25;
	shr.b32 	%rhs, %r934, 7;
	add.u32 	%r1482, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 14;
	shr.b32 	%rhs, %r934, 18;
	add.u32 	%r1483, %lhs, %rhs;
	}
	shr.u32 	%r1484, %r934, 3;
	xor.b32  	%r1485, %r1483, %r1484;
	xor.b32  	%r1486, %r1485, %r1482;
	add.s32 	%r1487, %r1486, %r903;
	add.s32 	%r1488, %r1487, %r1230;
	add.s32 	%r1489, %r1488, %r1481;
	add.s32 	%r1490, %r1489, %r1355;
	add.s32 	%r1491, %r1490, %r1476;
	add.s32 	%r1492, %r1491, %r1473;
	add.s32 	%r1493, %r1492, 275423344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1468, 30;
	shr.b32 	%rhs, %r1468, 2;
	add.u32 	%r1494, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1468, 19;
	shr.b32 	%rhs, %r1468, 13;
	add.u32 	%r1495, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1468, 10;
	shr.b32 	%rhs, %r1468, 22;
	add.u32 	%r1496, %lhs, %rhs;
	}
	xor.b32  	%r1497, %r1495, %r1496;
	xor.b32  	%r1498, %r1497, %r1494;
	and.b32  	%r1499, %r1468, %r1431;
	or.b32  	%r1500, %r1468, %r1431;
	and.b32  	%r1501, %r1500, %r1394;
	or.b32  	%r1502, %r1501, %r1499;
	add.s32 	%r1503, %r1493, %r1357;
	add.s32 	%r1504, %r1493, %r1502;
	add.s32 	%r1505, %r1504, %r1498;
	.loc 2 151 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1503, 26;
	shr.b32 	%rhs, %r1503, 6;
	add.u32 	%r1506, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1503, 21;
	shr.b32 	%rhs, %r1503, 11;
	add.u32 	%r1507, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1503, 7;
	shr.b32 	%rhs, %r1503, 25;
	add.u32 	%r1508, %lhs, %rhs;
	}
	xor.b32  	%r1509, %r1507, %r1508;
	xor.b32  	%r1510, %r1509, %r1506;
	xor.b32  	%r1511, %r1466, %r1429;
	and.b32  	%r1512, %r1503, %r1511;
	xor.b32  	%r1513, %r1512, %r1429;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1452, 15;
	shr.b32 	%rhs, %r1452, 17;
	add.u32 	%r1514, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1452, 13;
	shr.b32 	%rhs, %r1452, 19;
	add.u32 	%r1515, %lhs, %rhs;
	}
	shr.u32 	%r1516, %r1452, 10;
	xor.b32  	%r1517, %r1515, %r1516;
	xor.b32  	%r1518, %r1517, %r1514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 25;
	shr.b32 	%rhs, %r971, 7;
	add.u32 	%r1519, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 14;
	shr.b32 	%rhs, %r971, 18;
	add.u32 	%r1520, %lhs, %rhs;
	}
	shr.u32 	%r1521, %r971, 3;
	xor.b32  	%r1522, %r1520, %r1521;
	xor.b32  	%r1523, %r1522, %r1519;
	add.s32 	%r1524, %r1523, %r934;
	add.s32 	%r1525, %r1524, %r1267;
	add.s32 	%r1526, %r1525, %r1518;
	add.s32 	%r1527, %r1526, %r1392;
	add.s32 	%r1528, %r1527, %r1513;
	add.s32 	%r1529, %r1528, %r1510;
	add.s32 	%r1530, %r1529, 430227734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1505, 30;
	shr.b32 	%rhs, %r1505, 2;
	add.u32 	%r1531, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1505, 19;
	shr.b32 	%rhs, %r1505, 13;
	add.u32 	%r1532, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1505, 10;
	shr.b32 	%rhs, %r1505, 22;
	add.u32 	%r1533, %lhs, %rhs;
	}
	xor.b32  	%r1534, %r1532, %r1533;
	xor.b32  	%r1535, %r1534, %r1531;
	and.b32  	%r1536, %r1505, %r1468;
	or.b32  	%r1537, %r1505, %r1468;
	and.b32  	%r1538, %r1537, %r1431;
	or.b32  	%r1539, %r1538, %r1536;
	add.s32 	%r1540, %r1530, %r1394;
	add.s32 	%r1541, %r1530, %r1539;
	add.s32 	%r1542, %r1541, %r1535;
	.loc 2 152 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1540, 26;
	shr.b32 	%rhs, %r1540, 6;
	add.u32 	%r1543, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1540, 21;
	shr.b32 	%rhs, %r1540, 11;
	add.u32 	%r1544, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1540, 7;
	shr.b32 	%rhs, %r1540, 25;
	add.u32 	%r1545, %lhs, %rhs;
	}
	xor.b32  	%r1546, %r1544, %r1545;
	xor.b32  	%r1547, %r1546, %r1543;
	xor.b32  	%r1548, %r1503, %r1466;
	and.b32  	%r1549, %r1540, %r1548;
	xor.b32  	%r1550, %r1549, %r1466;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1489, 15;
	shr.b32 	%rhs, %r1489, 17;
	add.u32 	%r1551, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1489, 13;
	shr.b32 	%rhs, %r1489, 19;
	add.u32 	%r1552, %lhs, %rhs;
	}
	shr.u32 	%r1553, %r1489, 10;
	xor.b32  	%r1554, %r1552, %r1553;
	xor.b32  	%r1555, %r1554, %r1551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1008, 25;
	shr.b32 	%rhs, %r1008, 7;
	add.u32 	%r1556, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1008, 14;
	shr.b32 	%rhs, %r1008, 18;
	add.u32 	%r1557, %lhs, %rhs;
	}
	shr.u32 	%r1558, %r1008, 3;
	xor.b32  	%r1559, %r1557, %r1558;
	xor.b32  	%r1560, %r1559, %r1556;
	add.s32 	%r1561, %r1560, %r971;
	add.s32 	%r1562, %r1561, %r1304;
	add.s32 	%r1563, %r1562, %r1555;
	add.s32 	%r1564, %r1563, %r1429;
	add.s32 	%r1565, %r1564, %r1550;
	add.s32 	%r1566, %r1565, %r1547;
	add.s32 	%r1567, %r1566, 506948616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1542, 30;
	shr.b32 	%rhs, %r1542, 2;
	add.u32 	%r1568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1542, 19;
	shr.b32 	%rhs, %r1542, 13;
	add.u32 	%r1569, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1542, 10;
	shr.b32 	%rhs, %r1542, 22;
	add.u32 	%r1570, %lhs, %rhs;
	}
	xor.b32  	%r1571, %r1569, %r1570;
	xor.b32  	%r1572, %r1571, %r1568;
	and.b32  	%r1573, %r1542, %r1505;
	or.b32  	%r1574, %r1542, %r1505;
	and.b32  	%r1575, %r1574, %r1468;
	or.b32  	%r1576, %r1575, %r1573;
	add.s32 	%r1577, %r1567, %r1431;
	add.s32 	%r1578, %r1567, %r1576;
	add.s32 	%r1579, %r1578, %r1572;
	.loc 2 153 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1577, 26;
	shr.b32 	%rhs, %r1577, 6;
	add.u32 	%r1580, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1577, 21;
	shr.b32 	%rhs, %r1577, 11;
	add.u32 	%r1581, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1577, 7;
	shr.b32 	%rhs, %r1577, 25;
	add.u32 	%r1582, %lhs, %rhs;
	}
	xor.b32  	%r1583, %r1581, %r1582;
	xor.b32  	%r1584, %r1583, %r1580;
	xor.b32  	%r1585, %r1540, %r1503;
	and.b32  	%r1586, %r1577, %r1585;
	xor.b32  	%r1587, %r1586, %r1503;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1526, 15;
	shr.b32 	%rhs, %r1526, 17;
	add.u32 	%r1588, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1526, 13;
	shr.b32 	%rhs, %r1526, 19;
	add.u32 	%r1589, %lhs, %rhs;
	}
	shr.u32 	%r1590, %r1526, 10;
	xor.b32  	%r1591, %r1589, %r1590;
	xor.b32  	%r1592, %r1591, %r1588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1045, 25;
	shr.b32 	%rhs, %r1045, 7;
	add.u32 	%r1593, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1045, 14;
	shr.b32 	%rhs, %r1045, 18;
	add.u32 	%r1594, %lhs, %rhs;
	}
	shr.u32 	%r1595, %r1045, 3;
	xor.b32  	%r1596, %r1594, %r1595;
	xor.b32  	%r1597, %r1596, %r1593;
	add.s32 	%r1598, %r1597, %r1008;
	add.s32 	%r1599, %r1598, %r1341;
	add.s32 	%r1600, %r1599, %r1592;
	add.s32 	%r1601, %r1600, %r1466;
	add.s32 	%r1602, %r1601, %r1587;
	add.s32 	%r1603, %r1602, %r1584;
	add.s32 	%r1604, %r1603, 659060556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1579, 30;
	shr.b32 	%rhs, %r1579, 2;
	add.u32 	%r1605, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1579, 19;
	shr.b32 	%rhs, %r1579, 13;
	add.u32 	%r1606, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1579, 10;
	shr.b32 	%rhs, %r1579, 22;
	add.u32 	%r1607, %lhs, %rhs;
	}
	xor.b32  	%r1608, %r1606, %r1607;
	xor.b32  	%r1609, %r1608, %r1605;
	and.b32  	%r1610, %r1579, %r1542;
	or.b32  	%r1611, %r1579, %r1542;
	and.b32  	%r1612, %r1611, %r1505;
	or.b32  	%r1613, %r1612, %r1610;
	add.s32 	%r1614, %r1604, %r1468;
	add.s32 	%r1615, %r1604, %r1613;
	add.s32 	%r1616, %r1615, %r1609;
	.loc 2 154 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1614, 26;
	shr.b32 	%rhs, %r1614, 6;
	add.u32 	%r1617, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1614, 21;
	shr.b32 	%rhs, %r1614, 11;
	add.u32 	%r1618, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1614, 7;
	shr.b32 	%rhs, %r1614, 25;
	add.u32 	%r1619, %lhs, %rhs;
	}
	xor.b32  	%r1620, %r1618, %r1619;
	xor.b32  	%r1621, %r1620, %r1617;
	xor.b32  	%r1622, %r1577, %r1540;
	and.b32  	%r1623, %r1614, %r1622;
	xor.b32  	%r1624, %r1623, %r1540;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1563, 15;
	shr.b32 	%rhs, %r1563, 17;
	add.u32 	%r1625, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1563, 13;
	shr.b32 	%rhs, %r1563, 19;
	add.u32 	%r1626, %lhs, %rhs;
	}
	shr.u32 	%r1627, %r1563, 10;
	xor.b32  	%r1628, %r1626, %r1627;
	xor.b32  	%r1629, %r1628, %r1625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1082, 25;
	shr.b32 	%rhs, %r1082, 7;
	add.u32 	%r1630, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1082, 14;
	shr.b32 	%rhs, %r1082, 18;
	add.u32 	%r1631, %lhs, %rhs;
	}
	shr.u32 	%r1632, %r1082, 3;
	xor.b32  	%r1633, %r1631, %r1632;
	xor.b32  	%r1634, %r1633, %r1630;
	add.s32 	%r1635, %r1634, %r1045;
	add.s32 	%r1636, %r1635, %r1378;
	add.s32 	%r1637, %r1636, %r1629;
	add.s32 	%r1638, %r1637, %r1503;
	add.s32 	%r1639, %r1638, %r1624;
	add.s32 	%r1640, %r1639, %r1621;
	add.s32 	%r1641, %r1640, 883997877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1616, 30;
	shr.b32 	%rhs, %r1616, 2;
	add.u32 	%r1642, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1616, 19;
	shr.b32 	%rhs, %r1616, 13;
	add.u32 	%r1643, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1616, 10;
	shr.b32 	%rhs, %r1616, 22;
	add.u32 	%r1644, %lhs, %rhs;
	}
	xor.b32  	%r1645, %r1643, %r1644;
	xor.b32  	%r1646, %r1645, %r1642;
	and.b32  	%r1647, %r1616, %r1579;
	or.b32  	%r1648, %r1616, %r1579;
	and.b32  	%r1649, %r1648, %r1542;
	or.b32  	%r1650, %r1649, %r1647;
	add.s32 	%r1651, %r1641, %r1505;
	add.s32 	%r1652, %r1641, %r1650;
	add.s32 	%r1653, %r1652, %r1646;
	.loc 2 155 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1651, 26;
	shr.b32 	%rhs, %r1651, 6;
	add.u32 	%r1654, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1651, 21;
	shr.b32 	%rhs, %r1651, 11;
	add.u32 	%r1655, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1651, 7;
	shr.b32 	%rhs, %r1651, 25;
	add.u32 	%r1656, %lhs, %rhs;
	}
	xor.b32  	%r1657, %r1655, %r1656;
	xor.b32  	%r1658, %r1657, %r1654;
	xor.b32  	%r1659, %r1614, %r1577;
	and.b32  	%r1660, %r1651, %r1659;
	xor.b32  	%r1661, %r1660, %r1577;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1600, 15;
	shr.b32 	%rhs, %r1600, 17;
	add.u32 	%r1662, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1600, 13;
	shr.b32 	%rhs, %r1600, 19;
	add.u32 	%r1663, %lhs, %rhs;
	}
	shr.u32 	%r1664, %r1600, 10;
	xor.b32  	%r1665, %r1663, %r1664;
	xor.b32  	%r1666, %r1665, %r1662;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1119, 25;
	shr.b32 	%rhs, %r1119, 7;
	add.u32 	%r1667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1119, 14;
	shr.b32 	%rhs, %r1119, 18;
	add.u32 	%r1668, %lhs, %rhs;
	}
	shr.u32 	%r1669, %r1119, 3;
	xor.b32  	%r1670, %r1668, %r1669;
	xor.b32  	%r1671, %r1670, %r1667;
	add.s32 	%r1672, %r1671, %r1082;
	add.s32 	%r1673, %r1672, %r1415;
	add.s32 	%r1674, %r1673, %r1666;
	add.s32 	%r1675, %r1674, %r1540;
	add.s32 	%r1676, %r1675, %r1661;
	add.s32 	%r1677, %r1676, %r1658;
	add.s32 	%r1678, %r1677, 958139571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1653, 30;
	shr.b32 	%rhs, %r1653, 2;
	add.u32 	%r1679, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1653, 19;
	shr.b32 	%rhs, %r1653, 13;
	add.u32 	%r1680, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1653, 10;
	shr.b32 	%rhs, %r1653, 22;
	add.u32 	%r1681, %lhs, %rhs;
	}
	xor.b32  	%r1682, %r1680, %r1681;
	xor.b32  	%r1683, %r1682, %r1679;
	and.b32  	%r1684, %r1653, %r1616;
	or.b32  	%r1685, %r1653, %r1616;
	and.b32  	%r1686, %r1685, %r1579;
	or.b32  	%r1687, %r1686, %r1684;
	add.s32 	%r1688, %r1678, %r1542;
	add.s32 	%r1689, %r1678, %r1687;
	add.s32 	%r1690, %r1689, %r1683;
	.loc 2 156 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1688, 26;
	shr.b32 	%rhs, %r1688, 6;
	add.u32 	%r1691, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1688, 21;
	shr.b32 	%rhs, %r1688, 11;
	add.u32 	%r1692, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1688, 7;
	shr.b32 	%rhs, %r1688, 25;
	add.u32 	%r1693, %lhs, %rhs;
	}
	xor.b32  	%r1694, %r1692, %r1693;
	xor.b32  	%r1695, %r1694, %r1691;
	xor.b32  	%r1696, %r1651, %r1614;
	and.b32  	%r1697, %r1688, %r1696;
	xor.b32  	%r1698, %r1697, %r1614;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1637, 15;
	shr.b32 	%rhs, %r1637, 17;
	add.u32 	%r1699, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1637, 13;
	shr.b32 	%rhs, %r1637, 19;
	add.u32 	%r1700, %lhs, %rhs;
	}
	shr.u32 	%r1701, %r1637, 10;
	xor.b32  	%r1702, %r1700, %r1701;
	xor.b32  	%r1703, %r1702, %r1699;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1156, 25;
	shr.b32 	%rhs, %r1156, 7;
	add.u32 	%r1704, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1156, 14;
	shr.b32 	%rhs, %r1156, 18;
	add.u32 	%r1705, %lhs, %rhs;
	}
	shr.u32 	%r1706, %r1156, 3;
	xor.b32  	%r1707, %r1705, %r1706;
	xor.b32  	%r1708, %r1707, %r1704;
	add.s32 	%r1709, %r1708, %r1119;
	add.s32 	%r1710, %r1709, %r1452;
	add.s32 	%r1711, %r1710, %r1703;
	add.s32 	%r1712, %r1711, %r1577;
	add.s32 	%r1713, %r1712, %r1698;
	add.s32 	%r1714, %r1713, %r1695;
	add.s32 	%r1715, %r1714, 1322822218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1690, 30;
	shr.b32 	%rhs, %r1690, 2;
	add.u32 	%r1716, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1690, 19;
	shr.b32 	%rhs, %r1690, 13;
	add.u32 	%r1717, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1690, 10;
	shr.b32 	%rhs, %r1690, 22;
	add.u32 	%r1718, %lhs, %rhs;
	}
	xor.b32  	%r1719, %r1717, %r1718;
	xor.b32  	%r1720, %r1719, %r1716;
	and.b32  	%r1721, %r1690, %r1653;
	or.b32  	%r1722, %r1690, %r1653;
	and.b32  	%r1723, %r1722, %r1616;
	or.b32  	%r1724, %r1723, %r1721;
	add.s32 	%r1725, %r1715, %r1579;
	add.s32 	%r1726, %r1715, %r1724;
	add.s32 	%r1727, %r1726, %r1720;
	.loc 2 157 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1725, 26;
	shr.b32 	%rhs, %r1725, 6;
	add.u32 	%r1728, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1725, 21;
	shr.b32 	%rhs, %r1725, 11;
	add.u32 	%r1729, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1725, 7;
	shr.b32 	%rhs, %r1725, 25;
	add.u32 	%r1730, %lhs, %rhs;
	}
	xor.b32  	%r1731, %r1729, %r1730;
	xor.b32  	%r1732, %r1731, %r1728;
	xor.b32  	%r1733, %r1688, %r1651;
	and.b32  	%r1734, %r1725, %r1733;
	xor.b32  	%r1735, %r1734, %r1651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1674, 15;
	shr.b32 	%rhs, %r1674, 17;
	add.u32 	%r1736, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1674, 13;
	shr.b32 	%rhs, %r1674, 19;
	add.u32 	%r1737, %lhs, %rhs;
	}
	shr.u32 	%r1738, %r1674, 10;
	xor.b32  	%r1739, %r1737, %r1738;
	xor.b32  	%r1740, %r1739, %r1736;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1193, 25;
	shr.b32 	%rhs, %r1193, 7;
	add.u32 	%r1741, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1193, 14;
	shr.b32 	%rhs, %r1193, 18;
	add.u32 	%r1742, %lhs, %rhs;
	}
	shr.u32 	%r1743, %r1193, 3;
	xor.b32  	%r1744, %r1742, %r1743;
	xor.b32  	%r1745, %r1744, %r1741;
	add.s32 	%r1746, %r1745, %r1156;
	add.s32 	%r1747, %r1746, %r1489;
	add.s32 	%r1748, %r1747, %r1740;
	add.s32 	%r1749, %r1748, %r1614;
	add.s32 	%r1750, %r1749, %r1735;
	add.s32 	%r1751, %r1750, %r1732;
	add.s32 	%r1752, %r1751, 1537002063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1727, 30;
	shr.b32 	%rhs, %r1727, 2;
	add.u32 	%r1753, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1727, 19;
	shr.b32 	%rhs, %r1727, 13;
	add.u32 	%r1754, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1727, 10;
	shr.b32 	%rhs, %r1727, 22;
	add.u32 	%r1755, %lhs, %rhs;
	}
	xor.b32  	%r1756, %r1754, %r1755;
	xor.b32  	%r1757, %r1756, %r1753;
	and.b32  	%r1758, %r1727, %r1690;
	or.b32  	%r1759, %r1727, %r1690;
	and.b32  	%r1760, %r1759, %r1653;
	or.b32  	%r1761, %r1760, %r1758;
	add.s32 	%r1762, %r1752, %r1616;
	add.s32 	%r1763, %r1752, %r1761;
	add.s32 	%r1764, %r1763, %r1757;
	.loc 2 158 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1762, 26;
	shr.b32 	%rhs, %r1762, 6;
	add.u32 	%r1765, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1762, 21;
	shr.b32 	%rhs, %r1762, 11;
	add.u32 	%r1766, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1762, 7;
	shr.b32 	%rhs, %r1762, 25;
	add.u32 	%r1767, %lhs, %rhs;
	}
	xor.b32  	%r1768, %r1766, %r1767;
	xor.b32  	%r1769, %r1768, %r1765;
	xor.b32  	%r1770, %r1725, %r1688;
	and.b32  	%r1771, %r1762, %r1770;
	xor.b32  	%r1772, %r1771, %r1688;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1711, 15;
	shr.b32 	%rhs, %r1711, 17;
	add.u32 	%r1773, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1711, 13;
	shr.b32 	%rhs, %r1711, 19;
	add.u32 	%r1774, %lhs, %rhs;
	}
	shr.u32 	%r1775, %r1711, 10;
	xor.b32  	%r1776, %r1774, %r1775;
	xor.b32  	%r1777, %r1776, %r1773;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1230, 25;
	shr.b32 	%rhs, %r1230, 7;
	add.u32 	%r1778, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1230, 14;
	shr.b32 	%rhs, %r1230, 18;
	add.u32 	%r1779, %lhs, %rhs;
	}
	shr.u32 	%r1780, %r1230, 3;
	xor.b32  	%r1781, %r1779, %r1780;
	xor.b32  	%r1782, %r1781, %r1778;
	add.s32 	%r1783, %r1782, %r1193;
	add.s32 	%r1784, %r1783, %r1526;
	add.s32 	%r1785, %r1784, %r1777;
	add.s32 	%r1786, %r1785, %r1651;
	add.s32 	%r1787, %r1786, %r1772;
	add.s32 	%r1788, %r1787, %r1769;
	add.s32 	%r1789, %r1788, 1747873779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1764, 30;
	shr.b32 	%rhs, %r1764, 2;
	add.u32 	%r1790, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1764, 19;
	shr.b32 	%rhs, %r1764, 13;
	add.u32 	%r1791, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1764, 10;
	shr.b32 	%rhs, %r1764, 22;
	add.u32 	%r1792, %lhs, %rhs;
	}
	xor.b32  	%r1793, %r1791, %r1792;
	xor.b32  	%r1794, %r1793, %r1790;
	and.b32  	%r1795, %r1764, %r1727;
	or.b32  	%r1796, %r1764, %r1727;
	and.b32  	%r1797, %r1796, %r1690;
	or.b32  	%r1798, %r1797, %r1795;
	add.s32 	%r1799, %r1789, %r1653;
	add.s32 	%r1800, %r1789, %r1798;
	add.s32 	%r1801, %r1800, %r1794;
	.loc 2 159 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1799, 26;
	shr.b32 	%rhs, %r1799, 6;
	add.u32 	%r1802, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1799, 21;
	shr.b32 	%rhs, %r1799, 11;
	add.u32 	%r1803, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1799, 7;
	shr.b32 	%rhs, %r1799, 25;
	add.u32 	%r1804, %lhs, %rhs;
	}
	xor.b32  	%r1805, %r1803, %r1804;
	xor.b32  	%r1806, %r1805, %r1802;
	xor.b32  	%r1807, %r1762, %r1725;
	and.b32  	%r1808, %r1799, %r1807;
	xor.b32  	%r1809, %r1808, %r1725;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1748, 15;
	shr.b32 	%rhs, %r1748, 17;
	add.u32 	%r1810, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1748, 13;
	shr.b32 	%rhs, %r1748, 19;
	add.u32 	%r1811, %lhs, %rhs;
	}
	shr.u32 	%r1812, %r1748, 10;
	xor.b32  	%r1813, %r1811, %r1812;
	xor.b32  	%r1814, %r1813, %r1810;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1267, 25;
	shr.b32 	%rhs, %r1267, 7;
	add.u32 	%r1815, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1267, 14;
	shr.b32 	%rhs, %r1267, 18;
	add.u32 	%r1816, %lhs, %rhs;
	}
	shr.u32 	%r1817, %r1267, 3;
	xor.b32  	%r1818, %r1816, %r1817;
	xor.b32  	%r1819, %r1818, %r1815;
	add.s32 	%r1820, %r1819, %r1230;
	add.s32 	%r1821, %r1820, %r1563;
	add.s32 	%r1822, %r1821, %r1814;
	add.s32 	%r1823, %r1822, %r1688;
	add.s32 	%r1824, %r1823, %r1809;
	add.s32 	%r1825, %r1824, %r1806;
	add.s32 	%r1826, %r1825, 1955562222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1801, 30;
	shr.b32 	%rhs, %r1801, 2;
	add.u32 	%r1827, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1801, 19;
	shr.b32 	%rhs, %r1801, 13;
	add.u32 	%r1828, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1801, 10;
	shr.b32 	%rhs, %r1801, 22;
	add.u32 	%r1829, %lhs, %rhs;
	}
	xor.b32  	%r1830, %r1828, %r1829;
	xor.b32  	%r1831, %r1830, %r1827;
	and.b32  	%r1832, %r1801, %r1764;
	or.b32  	%r1833, %r1801, %r1764;
	and.b32  	%r1834, %r1833, %r1727;
	or.b32  	%r1835, %r1834, %r1832;
	add.s32 	%r1836, %r1826, %r1690;
	add.s32 	%r1837, %r1826, %r1835;
	add.s32 	%r1838, %r1837, %r1831;
	.loc 2 160 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1836, 26;
	shr.b32 	%rhs, %r1836, 6;
	add.u32 	%r1839, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1836, 21;
	shr.b32 	%rhs, %r1836, 11;
	add.u32 	%r1840, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1836, 7;
	shr.b32 	%rhs, %r1836, 25;
	add.u32 	%r1841, %lhs, %rhs;
	}
	xor.b32  	%r1842, %r1840, %r1841;
	xor.b32  	%r1843, %r1842, %r1839;
	xor.b32  	%r1844, %r1799, %r1762;
	and.b32  	%r1845, %r1836, %r1844;
	xor.b32  	%r1846, %r1845, %r1762;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1785, 15;
	shr.b32 	%rhs, %r1785, 17;
	add.u32 	%r1847, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1785, 13;
	shr.b32 	%rhs, %r1785, 19;
	add.u32 	%r1848, %lhs, %rhs;
	}
	shr.u32 	%r1849, %r1785, 10;
	xor.b32  	%r1850, %r1848, %r1849;
	xor.b32  	%r1851, %r1850, %r1847;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1304, 25;
	shr.b32 	%rhs, %r1304, 7;
	add.u32 	%r1852, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1304, 14;
	shr.b32 	%rhs, %r1304, 18;
	add.u32 	%r1853, %lhs, %rhs;
	}
	shr.u32 	%r1854, %r1304, 3;
	xor.b32  	%r1855, %r1853, %r1854;
	xor.b32  	%r1856, %r1855, %r1852;
	add.s32 	%r1857, %r1856, %r1267;
	add.s32 	%r1858, %r1857, %r1600;
	add.s32 	%r1859, %r1858, %r1851;
	add.s32 	%r1860, %r1859, %r1725;
	add.s32 	%r1861, %r1860, %r1846;
	add.s32 	%r1862, %r1861, %r1843;
	add.s32 	%r1863, %r1862, 2024104815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1838, 30;
	shr.b32 	%rhs, %r1838, 2;
	add.u32 	%r1864, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1838, 19;
	shr.b32 	%rhs, %r1838, 13;
	add.u32 	%r1865, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1838, 10;
	shr.b32 	%rhs, %r1838, 22;
	add.u32 	%r1866, %lhs, %rhs;
	}
	xor.b32  	%r1867, %r1865, %r1866;
	xor.b32  	%r1868, %r1867, %r1864;
	and.b32  	%r1869, %r1838, %r1801;
	or.b32  	%r1870, %r1838, %r1801;
	and.b32  	%r1871, %r1870, %r1764;
	or.b32  	%r1872, %r1871, %r1869;
	add.s32 	%r1873, %r1863, %r1727;
	add.s32 	%r1874, %r1863, %r1872;
	add.s32 	%r1875, %r1874, %r1868;
	.loc 2 161 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1873, 26;
	shr.b32 	%rhs, %r1873, 6;
	add.u32 	%r1876, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1873, 21;
	shr.b32 	%rhs, %r1873, 11;
	add.u32 	%r1877, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1873, 7;
	shr.b32 	%rhs, %r1873, 25;
	add.u32 	%r1878, %lhs, %rhs;
	}
	xor.b32  	%r1879, %r1877, %r1878;
	xor.b32  	%r1880, %r1879, %r1876;
	xor.b32  	%r1881, %r1836, %r1799;
	and.b32  	%r1882, %r1873, %r1881;
	xor.b32  	%r1883, %r1882, %r1799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1822, 15;
	shr.b32 	%rhs, %r1822, 17;
	add.u32 	%r1884, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1822, 13;
	shr.b32 	%rhs, %r1822, 19;
	add.u32 	%r1885, %lhs, %rhs;
	}
	shr.u32 	%r1886, %r1822, 10;
	xor.b32  	%r1887, %r1885, %r1886;
	xor.b32  	%r1888, %r1887, %r1884;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1341, 25;
	shr.b32 	%rhs, %r1341, 7;
	add.u32 	%r1889, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1341, 14;
	shr.b32 	%rhs, %r1341, 18;
	add.u32 	%r1890, %lhs, %rhs;
	}
	shr.u32 	%r1891, %r1341, 3;
	xor.b32  	%r1892, %r1890, %r1891;
	xor.b32  	%r1893, %r1892, %r1889;
	add.s32 	%r1894, %r1893, %r1304;
	add.s32 	%r1895, %r1894, %r1637;
	add.s32 	%r1896, %r1895, %r1888;
	add.s32 	%r1897, %r1896, %r1762;
	add.s32 	%r1898, %r1897, %r1883;
	add.s32 	%r1899, %r1898, %r1880;
	add.s32 	%r1900, %r1899, -2067236844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1875, 30;
	shr.b32 	%rhs, %r1875, 2;
	add.u32 	%r1901, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1875, 19;
	shr.b32 	%rhs, %r1875, 13;
	add.u32 	%r1902, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1875, 10;
	shr.b32 	%rhs, %r1875, 22;
	add.u32 	%r1903, %lhs, %rhs;
	}
	xor.b32  	%r1904, %r1902, %r1903;
	xor.b32  	%r1905, %r1904, %r1901;
	and.b32  	%r1906, %r1875, %r1838;
	or.b32  	%r1907, %r1875, %r1838;
	and.b32  	%r1908, %r1907, %r1801;
	or.b32  	%r1909, %r1908, %r1906;
	add.s32 	%r1910, %r1900, %r1764;
	add.s32 	%r1911, %r1900, %r1909;
	add.s32 	%r1912, %r1911, %r1905;
	.loc 2 162 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1910, 26;
	shr.b32 	%rhs, %r1910, 6;
	add.u32 	%r1913, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1910, 21;
	shr.b32 	%rhs, %r1910, 11;
	add.u32 	%r1914, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1910, 7;
	shr.b32 	%rhs, %r1910, 25;
	add.u32 	%r1915, %lhs, %rhs;
	}
	xor.b32  	%r1916, %r1914, %r1915;
	xor.b32  	%r1917, %r1916, %r1913;
	xor.b32  	%r1918, %r1873, %r1836;
	and.b32  	%r1919, %r1910, %r1918;
	xor.b32  	%r1920, %r1919, %r1836;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1859, 15;
	shr.b32 	%rhs, %r1859, 17;
	add.u32 	%r1921, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1859, 13;
	shr.b32 	%rhs, %r1859, 19;
	add.u32 	%r1922, %lhs, %rhs;
	}
	shr.u32 	%r1923, %r1859, 10;
	xor.b32  	%r1924, %r1922, %r1923;
	xor.b32  	%r1925, %r1924, %r1921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1378, 25;
	shr.b32 	%rhs, %r1378, 7;
	add.u32 	%r1926, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1378, 14;
	shr.b32 	%rhs, %r1378, 18;
	add.u32 	%r1927, %lhs, %rhs;
	}
	shr.u32 	%r1928, %r1378, 3;
	xor.b32  	%r1929, %r1927, %r1928;
	xor.b32  	%r1930, %r1929, %r1926;
	add.s32 	%r1931, %r1930, %r1341;
	add.s32 	%r1932, %r1931, %r1674;
	add.s32 	%r1933, %r1932, %r1925;
	add.s32 	%r1934, %r1933, %r1799;
	add.s32 	%r1935, %r1934, %r1920;
	add.s32 	%r1936, %r1935, %r1917;
	add.s32 	%r1937, %r1936, -1933114872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1912, 30;
	shr.b32 	%rhs, %r1912, 2;
	add.u32 	%r1938, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1912, 19;
	shr.b32 	%rhs, %r1912, 13;
	add.u32 	%r1939, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1912, 10;
	shr.b32 	%rhs, %r1912, 22;
	add.u32 	%r1940, %lhs, %rhs;
	}
	xor.b32  	%r1941, %r1939, %r1940;
	xor.b32  	%r1942, %r1941, %r1938;
	and.b32  	%r1943, %r1912, %r1875;
	or.b32  	%r1944, %r1912, %r1875;
	and.b32  	%r1945, %r1944, %r1838;
	or.b32  	%r1946, %r1945, %r1943;
	add.s32 	%r1947, %r1937, %r1801;
	add.s32 	%r1948, %r1937, %r1946;
	add.s32 	%r1949, %r1948, %r1942;
	.loc 2 163 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1947, 26;
	shr.b32 	%rhs, %r1947, 6;
	add.u32 	%r1950, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1947, 21;
	shr.b32 	%rhs, %r1947, 11;
	add.u32 	%r1951, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1947, 7;
	shr.b32 	%rhs, %r1947, 25;
	add.u32 	%r1952, %lhs, %rhs;
	}
	xor.b32  	%r1953, %r1951, %r1952;
	xor.b32  	%r1954, %r1953, %r1950;
	xor.b32  	%r1955, %r1910, %r1873;
	and.b32  	%r1956, %r1947, %r1955;
	xor.b32  	%r1957, %r1956, %r1873;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1896, 15;
	shr.b32 	%rhs, %r1896, 17;
	add.u32 	%r1958, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1896, 13;
	shr.b32 	%rhs, %r1896, 19;
	add.u32 	%r1959, %lhs, %rhs;
	}
	shr.u32 	%r1960, %r1896, 10;
	xor.b32  	%r1961, %r1959, %r1960;
	xor.b32  	%r1962, %r1961, %r1958;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1415, 25;
	shr.b32 	%rhs, %r1415, 7;
	add.u32 	%r1963, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1415, 14;
	shr.b32 	%rhs, %r1415, 18;
	add.u32 	%r1964, %lhs, %rhs;
	}
	shr.u32 	%r1965, %r1415, 3;
	xor.b32  	%r1966, %r1964, %r1965;
	xor.b32  	%r1967, %r1966, %r1963;
	add.s32 	%r1968, %r1967, %r1378;
	add.s32 	%r1969, %r1968, %r1711;
	add.s32 	%r1970, %r1969, %r1962;
	add.s32 	%r1971, %r1970, %r1836;
	add.s32 	%r1972, %r1971, %r1957;
	add.s32 	%r1973, %r1972, %r1954;
	add.s32 	%r1974, %r1973, -1866530822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1949, 30;
	shr.b32 	%rhs, %r1949, 2;
	add.u32 	%r1975, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1949, 19;
	shr.b32 	%rhs, %r1949, 13;
	add.u32 	%r1976, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1949, 10;
	shr.b32 	%rhs, %r1949, 22;
	add.u32 	%r1977, %lhs, %rhs;
	}
	xor.b32  	%r1978, %r1976, %r1977;
	xor.b32  	%r1979, %r1978, %r1975;
	and.b32  	%r1980, %r1949, %r1912;
	or.b32  	%r1981, %r1949, %r1912;
	and.b32  	%r1982, %r1981, %r1875;
	or.b32  	%r1983, %r1982, %r1980;
	add.s32 	%r1984, %r1974, %r1838;
	add.s32 	%r1985, %r1974, %r1983;
	add.s32 	%r1986, %r1985, %r1979;
	.loc 2 164 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1984, 26;
	shr.b32 	%rhs, %r1984, 6;
	add.u32 	%r1987, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1984, 21;
	shr.b32 	%rhs, %r1984, 11;
	add.u32 	%r1988, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1984, 7;
	shr.b32 	%rhs, %r1984, 25;
	add.u32 	%r1989, %lhs, %rhs;
	}
	xor.b32  	%r1990, %r1988, %r1989;
	xor.b32  	%r1991, %r1990, %r1987;
	xor.b32  	%r1992, %r1947, %r1910;
	and.b32  	%r1993, %r1984, %r1992;
	xor.b32  	%r1994, %r1993, %r1910;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1933, 15;
	shr.b32 	%rhs, %r1933, 17;
	add.u32 	%r1995, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1933, 13;
	shr.b32 	%rhs, %r1933, 19;
	add.u32 	%r1996, %lhs, %rhs;
	}
	shr.u32 	%r1997, %r1933, 10;
	xor.b32  	%r1998, %r1996, %r1997;
	xor.b32  	%r1999, %r1998, %r1995;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1452, 25;
	shr.b32 	%rhs, %r1452, 7;
	add.u32 	%r2000, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1452, 14;
	shr.b32 	%rhs, %r1452, 18;
	add.u32 	%r2001, %lhs, %rhs;
	}
	shr.u32 	%r2002, %r1452, 3;
	xor.b32  	%r2003, %r2001, %r2002;
	xor.b32  	%r2004, %r2003, %r2000;
	add.s32 	%r2005, %r2004, %r1415;
	add.s32 	%r2006, %r2005, %r1748;
	add.s32 	%r2007, %r2006, %r1999;
	add.s32 	%r2008, %r2007, %r1873;
	add.s32 	%r2009, %r2008, %r1994;
	add.s32 	%r2010, %r2009, %r1991;
	add.s32 	%r2011, %r2010, -1538233109;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1986, 30;
	shr.b32 	%rhs, %r1986, 2;
	add.u32 	%r2012, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1986, 19;
	shr.b32 	%rhs, %r1986, 13;
	add.u32 	%r2013, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1986, 10;
	shr.b32 	%rhs, %r1986, 22;
	add.u32 	%r2014, %lhs, %rhs;
	}
	xor.b32  	%r2015, %r2013, %r2014;
	xor.b32  	%r2016, %r2015, %r2012;
	and.b32  	%r2017, %r1986, %r1949;
	or.b32  	%r2018, %r1986, %r1949;
	and.b32  	%r2019, %r2018, %r1912;
	or.b32  	%r2020, %r2019, %r2017;
	add.s32 	%r2021, %r2011, %r1875;
	add.s32 	%r2022, %r2011, %r2020;
	add.s32 	%r2023, %r2022, %r2016;
	.loc 2 165 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2021, 26;
	shr.b32 	%rhs, %r2021, 6;
	add.u32 	%r2024, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2021, 21;
	shr.b32 	%rhs, %r2021, 11;
	add.u32 	%r2025, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2021, 7;
	shr.b32 	%rhs, %r2021, 25;
	add.u32 	%r2026, %lhs, %rhs;
	}
	xor.b32  	%r2027, %r2025, %r2026;
	xor.b32  	%r2028, %r2027, %r2024;
	xor.b32  	%r2029, %r1984, %r1947;
	and.b32  	%r2030, %r2021, %r2029;
	xor.b32  	%r2031, %r2030, %r1947;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1970, 15;
	shr.b32 	%rhs, %r1970, 17;
	add.u32 	%r2032, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1970, 13;
	shr.b32 	%rhs, %r1970, 19;
	add.u32 	%r2033, %lhs, %rhs;
	}
	shr.u32 	%r2034, %r1970, 10;
	xor.b32  	%r2035, %r2033, %r2034;
	xor.b32  	%r2036, %r2035, %r2032;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1489, 25;
	shr.b32 	%rhs, %r1489, 7;
	add.u32 	%r2037, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1489, 14;
	shr.b32 	%rhs, %r1489, 18;
	add.u32 	%r2038, %lhs, %rhs;
	}
	shr.u32 	%r2039, %r1489, 3;
	xor.b32  	%r2040, %r2038, %r2039;
	xor.b32  	%r2041, %r2040, %r2037;
	add.s32 	%r2042, %r2041, %r1452;
	add.s32 	%r2043, %r2042, %r1785;
	add.s32 	%r2044, %r2043, %r2036;
	add.s32 	%r2045, %r2044, %r1910;
	add.s32 	%r2046, %r2045, %r2031;
	add.s32 	%r2047, %r2046, %r2028;
	add.s32 	%r2048, %r2047, -1090935817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2023, 30;
	shr.b32 	%rhs, %r2023, 2;
	add.u32 	%r2049, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2023, 19;
	shr.b32 	%rhs, %r2023, 13;
	add.u32 	%r2050, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2023, 10;
	shr.b32 	%rhs, %r2023, 22;
	add.u32 	%r2051, %lhs, %rhs;
	}
	xor.b32  	%r2052, %r2050, %r2051;
	xor.b32  	%r2053, %r2052, %r2049;
	and.b32  	%r2054, %r2023, %r1986;
	or.b32  	%r2055, %r2023, %r1986;
	and.b32  	%r2056, %r2055, %r1949;
	or.b32  	%r2057, %r2056, %r2054;
	add.s32 	%r2058, %r2048, %r1912;
	add.s32 	%r2059, %r2048, %r2057;
	add.s32 	%r2060, %r2059, %r2053;
	.loc 2 166 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2058, 26;
	shr.b32 	%rhs, %r2058, 6;
	add.u32 	%r2061, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2058, 21;
	shr.b32 	%rhs, %r2058, 11;
	add.u32 	%r2062, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2058, 7;
	shr.b32 	%rhs, %r2058, 25;
	add.u32 	%r2063, %lhs, %rhs;
	}
	xor.b32  	%r2064, %r2062, %r2063;
	xor.b32  	%r2065, %r2064, %r2061;
	xor.b32  	%r2066, %r2021, %r1984;
	and.b32  	%r2067, %r2058, %r2066;
	xor.b32  	%r2068, %r2067, %r1984;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2007, 15;
	shr.b32 	%rhs, %r2007, 17;
	add.u32 	%r2069, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2007, 13;
	shr.b32 	%rhs, %r2007, 19;
	add.u32 	%r2070, %lhs, %rhs;
	}
	shr.u32 	%r2071, %r2007, 10;
	xor.b32  	%r2072, %r2070, %r2071;
	xor.b32  	%r2073, %r2072, %r2069;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1526, 25;
	shr.b32 	%rhs, %r1526, 7;
	add.u32 	%r2074, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1526, 14;
	shr.b32 	%rhs, %r1526, 18;
	add.u32 	%r2075, %lhs, %rhs;
	}
	shr.u32 	%r2076, %r1526, 3;
	xor.b32  	%r2077, %r2075, %r2076;
	xor.b32  	%r2078, %r2077, %r2074;
	add.s32 	%r2079, %r1489, %r2078;
	add.s32 	%r2080, %r2079, %r1822;
	add.s32 	%r2081, %r2080, %r2073;
	add.s32 	%r2082, %r2081, %r1947;
	add.s32 	%r2083, %r2082, %r2068;
	add.s32 	%r2084, %r2083, %r2065;
	add.s32 	%r2085, %r2084, -965641998;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2060, 30;
	shr.b32 	%rhs, %r2060, 2;
	add.u32 	%r2086, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2060, 19;
	shr.b32 	%rhs, %r2060, 13;
	add.u32 	%r2087, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2060, 10;
	shr.b32 	%rhs, %r2060, 22;
	add.u32 	%r2088, %lhs, %rhs;
	}
	xor.b32  	%r2089, %r2087, %r2088;
	xor.b32  	%r2090, %r2089, %r2086;
	and.b32  	%r2091, %r2060, %r2023;
	or.b32  	%r2092, %r2060, %r2023;
	and.b32  	%r2093, %r2092, %r1986;
	or.b32  	%r2094, %r2093, %r2091;
	.loc 2 170 1
	ld.shared.u32 	%r2095, [__cuda_local_var_159588_38_non_const_AH2];
	.loc 2 166 1
	add.s32 	%r2096, %r2094, %r2095;
	add.s32 	%r2097, %r2096, %r2090;
	.loc 2 170 1
	add.s32 	%r2098, %r2097, %r2085;
	.loc 2 171 1
	ld.shared.u32 	%r2099, [__cuda_local_var_159588_38_non_const_AH2+4];
	add.s32 	%r2100, %r2060, %r2099;
	.loc 2 172 1
	ld.shared.u32 	%r2101, [__cuda_local_var_159588_38_non_const_AH2+8];
	add.s32 	%r2102, %r2023, %r2101;
	.loc 2 173 1
	ld.shared.u32 	%r2103, [__cuda_local_var_159588_38_non_const_AH2+12];
	add.s32 	%r2104, %r1986, %r2103;
	.loc 2 174 1
	ld.shared.u32 	%r2105, [__cuda_local_var_159588_38_non_const_AH2+16];
	.loc 2 166 1
	add.s32 	%r2106, %r1949, %r2105;
	.loc 2 174 1
	add.s32 	%r2107, %r2106, %r2085;
	.loc 2 175 1
	ld.shared.u32 	%r2108, [__cuda_local_var_159588_38_non_const_AH2+20];
	add.s32 	%r2109, %r2058, %r2108;
	.loc 2 176 1
	ld.shared.u32 	%r2110, [__cuda_local_var_159588_38_non_const_AH2+24];
	add.s32 	%r2111, %r2021, %r2110;
	.loc 2 177 1
	ld.shared.u32 	%r2112, [__cuda_local_var_159588_38_non_const_AH2+28];
	add.s32 	%r2113, %r1984, %r2112;
	.loc 2 196 1
	add.s32 	%r2114, %r2098, -1731730782;
	add.s32 	%r2115, %r2098, -66549683;
	.loc 2 197 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2114, 26;
	shr.b32 	%rhs, %r2114, 6;
	add.u32 	%r2116, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2114, 21;
	shr.b32 	%rhs, %r2114, 11;
	add.u32 	%r2117, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2114, 7;
	shr.b32 	%rhs, %r2114, 25;
	add.u32 	%r2118, %lhs, %rhs;
	}
	xor.b32  	%r2119, %r2117, %r2118;
	xor.b32  	%r2120, %r2119, %r2116;
	and.b32  	%r2121, %r2114, -905233677;
	xor.b32  	%r2122, %r2121, -1694144372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2115, 30;
	shr.b32 	%rhs, %r2115, 2;
	add.u32 	%r2123, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2115, 19;
	shr.b32 	%rhs, %r2115, 13;
	add.u32 	%r2124, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2115, 10;
	shr.b32 	%rhs, %r2115, 22;
	add.u32 	%r2125, %lhs, %rhs;
	}
	xor.b32  	%r2126, %r2124, %r2125;
	xor.b32  	%r2127, %r2126, %r2123;
	and.b32  	%r2128, %r2115, -781301534;
	or.b32  	%r2129, %r2128, 704751109;
	add.s32 	%r2130, %r2100, %r2122;
	add.s32 	%r2131, %r2130, %r2120;
	add.s32 	%r2132, %r2131, -852880978;
	add.s32 	%r2133, %r2127, %r2129;
	add.s32 	%r2134, %r2131, %r2133;
	add.s32 	%r2135, %r2134, -1866785220;
	.loc 2 198 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2132, 26;
	shr.b32 	%rhs, %r2132, 6;
	add.u32 	%r2136, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2132, 21;
	shr.b32 	%rhs, %r2132, 11;
	add.u32 	%r2137, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2132, 7;
	shr.b32 	%rhs, %r2132, 25;
	add.u32 	%r2138, %lhs, %rhs;
	}
	xor.b32  	%r2139, %r2137, %r2138;
	xor.b32  	%r2140, %r2139, %r2136;
	xor.b32  	%r2141, %r2114, 1359893119;
	and.b32  	%r2142, %r2132, %r2141;
	xor.b32  	%r2143, %r2142, 1359893119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2135, 30;
	shr.b32 	%rhs, %r2135, 2;
	add.u32 	%r2144, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2135, 19;
	shr.b32 	%rhs, %r2135, 13;
	add.u32 	%r2145, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2135, 10;
	shr.b32 	%rhs, %r2135, 22;
	add.u32 	%r2146, %lhs, %rhs;
	}
	xor.b32  	%r2147, %r2145, %r2146;
	xor.b32  	%r2148, %r2147, %r2144;
	and.b32  	%r2149, %r2135, %r2115;
	or.b32  	%r2150, %r2135, %r2115;
	and.b32  	%r2151, %r2150, 1779033703;
	or.b32  	%r2152, %r2151, %r2149;
	add.s32 	%r2153, %r2102, %r2143;
	add.s32 	%r2154, %r2153, %r2140;
	add.s32 	%r2155, %r2154, 204346080;
	add.s32 	%r2156, %r2148, %r2152;
	add.s32 	%r2157, %r2154, %r2156;
	add.s32 	%r2158, %r2157, 1355179099;
	.loc 2 199 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2155, 26;
	shr.b32 	%rhs, %r2155, 6;
	add.u32 	%r2159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2155, 21;
	shr.b32 	%rhs, %r2155, 11;
	add.u32 	%r2160, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2155, 7;
	shr.b32 	%rhs, %r2155, 25;
	add.u32 	%r2161, %lhs, %rhs;
	}
	xor.b32  	%r2162, %r2160, %r2161;
	xor.b32  	%r2163, %r2162, %r2159;
	xor.b32  	%r2164, %r2132, %r2114;
	and.b32  	%r2165, %r2155, %r2164;
	xor.b32  	%r2166, %r2165, %r2114;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2158, 30;
	shr.b32 	%rhs, %r2158, 2;
	add.u32 	%r2167, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2158, 19;
	shr.b32 	%rhs, %r2158, 13;
	add.u32 	%r2168, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2158, 10;
	shr.b32 	%rhs, %r2158, 22;
	add.u32 	%r2169, %lhs, %rhs;
	}
	xor.b32  	%r2170, %r2168, %r2169;
	xor.b32  	%r2171, %r2170, %r2167;
	and.b32  	%r2172, %r2158, %r2135;
	or.b32  	%r2173, %r2158, %r2135;
	and.b32  	%r2174, %r2173, %r2115;
	or.b32  	%r2175, %r2174, %r2172;
	add.s32 	%r2176, %r2104, %r2166;
	add.s32 	%r2177, %r2176, %r2163;
	add.s32 	%r2178, %r2177, -1529998197;
	add.s32 	%r2179, %r2171, %r2175;
	add.s32 	%r2180, %r2177, %r2179;
	add.s32 	%r2181, %r2180, 985935396;
	.loc 2 200 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2178, 26;
	shr.b32 	%rhs, %r2178, 6;
	add.u32 	%r2182, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2178, 21;
	shr.b32 	%rhs, %r2178, 11;
	add.u32 	%r2183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2178, 7;
	shr.b32 	%rhs, %r2178, 25;
	add.u32 	%r2184, %lhs, %rhs;
	}
	xor.b32  	%r2185, %r2183, %r2184;
	xor.b32  	%r2186, %r2185, %r2182;
	xor.b32  	%r2187, %r2155, %r2132;
	and.b32  	%r2188, %r2178, %r2187;
	xor.b32  	%r2189, %r2188, %r2132;
	add.s32 	%r2190, %r2107, %r2114;
	add.s32 	%r2191, %r2190, %r2189;
	add.s32 	%r2192, %r2191, %r2186;
	add.s32 	%r2193, %r2192, 961987163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2181, 30;
	shr.b32 	%rhs, %r2181, 2;
	add.u32 	%r2194, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2181, 19;
	shr.b32 	%rhs, %r2181, 13;
	add.u32 	%r2195, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2181, 10;
	shr.b32 	%rhs, %r2181, 22;
	add.u32 	%r2196, %lhs, %rhs;
	}
	xor.b32  	%r2197, %r2195, %r2196;
	xor.b32  	%r2198, %r2197, %r2194;
	and.b32  	%r2199, %r2181, %r2158;
	or.b32  	%r2200, %r2181, %r2158;
	and.b32  	%r2201, %r2200, %r2135;
	or.b32  	%r2202, %r2201, %r2199;
	add.s32 	%r2203, %r2193, %r2115;
	add.s32 	%r2204, %r2198, %r2202;
	add.s32 	%r2205, %r2204, %r2193;
	.loc 2 201 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2203, 26;
	shr.b32 	%rhs, %r2203, 6;
	add.u32 	%r2206, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2203, 21;
	shr.b32 	%rhs, %r2203, 11;
	add.u32 	%r2207, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2203, 7;
	shr.b32 	%rhs, %r2203, 25;
	add.u32 	%r2208, %lhs, %rhs;
	}
	xor.b32  	%r2209, %r2207, %r2208;
	xor.b32  	%r2210, %r2209, %r2206;
	xor.b32  	%r2211, %r2178, %r2155;
	and.b32  	%r2212, %r2203, %r2211;
	xor.b32  	%r2213, %r2212, %r2155;
	add.s32 	%r2214, %r2109, %r2132;
	add.s32 	%r2215, %r2214, %r2213;
	add.s32 	%r2216, %r2215, %r2210;
	add.s32 	%r2217, %r2216, 1508970993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2205, 30;
	shr.b32 	%rhs, %r2205, 2;
	add.u32 	%r2218, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2205, 19;
	shr.b32 	%rhs, %r2205, 13;
	add.u32 	%r2219, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2205, 10;
	shr.b32 	%rhs, %r2205, 22;
	add.u32 	%r2220, %lhs, %rhs;
	}
	xor.b32  	%r2221, %r2219, %r2220;
	xor.b32  	%r2222, %r2221, %r2218;
	and.b32  	%r2223, %r2205, %r2181;
	or.b32  	%r2224, %r2205, %r2181;
	and.b32  	%r2225, %r2224, %r2158;
	or.b32  	%r2226, %r2225, %r2223;
	add.s32 	%r2227, %r2217, %r2135;
	add.s32 	%r2228, %r2222, %r2226;
	add.s32 	%r2229, %r2228, %r2217;
	.loc 2 202 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2227, 26;
	shr.b32 	%rhs, %r2227, 6;
	add.u32 	%r2230, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2227, 21;
	shr.b32 	%rhs, %r2227, 11;
	add.u32 	%r2231, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2227, 7;
	shr.b32 	%rhs, %r2227, 25;
	add.u32 	%r2232, %lhs, %rhs;
	}
	xor.b32  	%r2233, %r2231, %r2232;
	xor.b32  	%r2234, %r2233, %r2230;
	xor.b32  	%r2235, %r2203, %r2178;
	and.b32  	%r2236, %r2227, %r2235;
	xor.b32  	%r2237, %r2236, %r2178;
	add.s32 	%r2238, %r2111, %r2155;
	add.s32 	%r2239, %r2238, %r2237;
	add.s32 	%r2240, %r2239, %r2234;
	add.s32 	%r2241, %r2240, -1841331548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2229, 30;
	shr.b32 	%rhs, %r2229, 2;
	add.u32 	%r2242, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2229, 19;
	shr.b32 	%rhs, %r2229, 13;
	add.u32 	%r2243, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2229, 10;
	shr.b32 	%rhs, %r2229, 22;
	add.u32 	%r2244, %lhs, %rhs;
	}
	xor.b32  	%r2245, %r2243, %r2244;
	xor.b32  	%r2246, %r2245, %r2242;
	and.b32  	%r2247, %r2229, %r2205;
	or.b32  	%r2248, %r2229, %r2205;
	and.b32  	%r2249, %r2248, %r2181;
	or.b32  	%r2250, %r2249, %r2247;
	add.s32 	%r2251, %r2241, %r2158;
	add.s32 	%r2252, %r2246, %r2250;
	add.s32 	%r2253, %r2252, %r2241;
	.loc 2 203 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2251, 26;
	shr.b32 	%rhs, %r2251, 6;
	add.u32 	%r2254, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2251, 21;
	shr.b32 	%rhs, %r2251, 11;
	add.u32 	%r2255, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2251, 7;
	shr.b32 	%rhs, %r2251, 25;
	add.u32 	%r2256, %lhs, %rhs;
	}
	xor.b32  	%r2257, %r2255, %r2256;
	xor.b32  	%r2258, %r2257, %r2254;
	xor.b32  	%r2259, %r2227, %r2203;
	and.b32  	%r2260, %r2251, %r2259;
	xor.b32  	%r2261, %r2260, %r2203;
	add.s32 	%r2262, %r2113, %r2178;
	add.s32 	%r2263, %r2262, %r2261;
	add.s32 	%r2264, %r2263, %r2258;
	add.s32 	%r2265, %r2264, -1424204075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2253, 30;
	shr.b32 	%rhs, %r2253, 2;
	add.u32 	%r2266, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2253, 19;
	shr.b32 	%rhs, %r2253, 13;
	add.u32 	%r2267, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2253, 10;
	shr.b32 	%rhs, %r2253, 22;
	add.u32 	%r2268, %lhs, %rhs;
	}
	xor.b32  	%r2269, %r2267, %r2268;
	xor.b32  	%r2270, %r2269, %r2266;
	and.b32  	%r2271, %r2253, %r2229;
	or.b32  	%r2272, %r2253, %r2229;
	and.b32  	%r2273, %r2272, %r2205;
	or.b32  	%r2274, %r2273, %r2271;
	add.s32 	%r2275, %r2265, %r2181;
	add.s32 	%r2276, %r2270, %r2274;
	add.s32 	%r2277, %r2276, %r2265;
	.loc 2 204 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2275, 26;
	shr.b32 	%rhs, %r2275, 6;
	add.u32 	%r2278, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2275, 21;
	shr.b32 	%rhs, %r2275, 11;
	add.u32 	%r2279, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2275, 7;
	shr.b32 	%rhs, %r2275, 25;
	add.u32 	%r2280, %lhs, %rhs;
	}
	xor.b32  	%r2281, %r2279, %r2280;
	xor.b32  	%r2282, %r2281, %r2278;
	xor.b32  	%r2283, %r2251, %r2227;
	and.b32  	%r2284, %r2275, %r2283;
	xor.b32  	%r2285, %r2284, %r2227;
	add.s32 	%r2286, %r2203, %r2285;
	add.s32 	%r2287, %r2286, %r2282;
	add.s32 	%r2288, %r2287, 1476897432;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2277, 30;
	shr.b32 	%rhs, %r2277, 2;
	add.u32 	%r2289, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2277, 19;
	shr.b32 	%rhs, %r2277, 13;
	add.u32 	%r2290, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2277, 10;
	shr.b32 	%rhs, %r2277, 22;
	add.u32 	%r2291, %lhs, %rhs;
	}
	xor.b32  	%r2292, %r2290, %r2291;
	xor.b32  	%r2293, %r2292, %r2289;
	and.b32  	%r2294, %r2277, %r2253;
	or.b32  	%r2295, %r2277, %r2253;
	and.b32  	%r2296, %r2295, %r2229;
	or.b32  	%r2297, %r2296, %r2294;
	add.s32 	%r2298, %r2288, %r2205;
	add.s32 	%r2299, %r2293, %r2297;
	add.s32 	%r2300, %r2299, %r2288;
	.loc 2 205 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2298, 26;
	shr.b32 	%rhs, %r2298, 6;
	add.u32 	%r2301, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2298, 21;
	shr.b32 	%rhs, %r2298, 11;
	add.u32 	%r2302, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2298, 7;
	shr.b32 	%rhs, %r2298, 25;
	add.u32 	%r2303, %lhs, %rhs;
	}
	xor.b32  	%r2304, %r2302, %r2303;
	xor.b32  	%r2305, %r2304, %r2301;
	xor.b32  	%r2306, %r2275, %r2251;
	and.b32  	%r2307, %r2298, %r2306;
	xor.b32  	%r2308, %r2307, %r2251;
	add.s32 	%r2309, %r2227, %r2308;
	add.s32 	%r2310, %r2309, %r2305;
	add.s32 	%r2311, %r2310, 310598401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2300, 30;
	shr.b32 	%rhs, %r2300, 2;
	add.u32 	%r2312, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2300, 19;
	shr.b32 	%rhs, %r2300, 13;
	add.u32 	%r2313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2300, 10;
	shr.b32 	%rhs, %r2300, 22;
	add.u32 	%r2314, %lhs, %rhs;
	}
	xor.b32  	%r2315, %r2313, %r2314;
	xor.b32  	%r2316, %r2315, %r2312;
	and.b32  	%r2317, %r2300, %r2277;
	or.b32  	%r2318, %r2300, %r2277;
	and.b32  	%r2319, %r2318, %r2253;
	or.b32  	%r2320, %r2319, %r2317;
	add.s32 	%r2321, %r2311, %r2229;
	add.s32 	%r2322, %r2316, %r2320;
	add.s32 	%r2323, %r2322, %r2311;
	.loc 2 206 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2321, 26;
	shr.b32 	%rhs, %r2321, 6;
	add.u32 	%r2324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2321, 21;
	shr.b32 	%rhs, %r2321, 11;
	add.u32 	%r2325, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2321, 7;
	shr.b32 	%rhs, %r2321, 25;
	add.u32 	%r2326, %lhs, %rhs;
	}
	xor.b32  	%r2327, %r2325, %r2326;
	xor.b32  	%r2328, %r2327, %r2324;
	xor.b32  	%r2329, %r2298, %r2275;
	and.b32  	%r2330, %r2321, %r2329;
	xor.b32  	%r2331, %r2330, %r2275;
	add.s32 	%r2332, %r2251, %r2331;
	add.s32 	%r2333, %r2332, %r2328;
	add.s32 	%r2334, %r2333, 607225278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2323, 30;
	shr.b32 	%rhs, %r2323, 2;
	add.u32 	%r2335, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2323, 19;
	shr.b32 	%rhs, %r2323, 13;
	add.u32 	%r2336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2323, 10;
	shr.b32 	%rhs, %r2323, 22;
	add.u32 	%r2337, %lhs, %rhs;
	}
	xor.b32  	%r2338, %r2336, %r2337;
	xor.b32  	%r2339, %r2338, %r2335;
	and.b32  	%r2340, %r2323, %r2300;
	or.b32  	%r2341, %r2323, %r2300;
	and.b32  	%r2342, %r2341, %r2277;
	or.b32  	%r2343, %r2342, %r2340;
	add.s32 	%r2344, %r2334, %r2253;
	add.s32 	%r2345, %r2339, %r2343;
	add.s32 	%r2346, %r2345, %r2334;
	.loc 2 207 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2344, 26;
	shr.b32 	%rhs, %r2344, 6;
	add.u32 	%r2347, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2344, 21;
	shr.b32 	%rhs, %r2344, 11;
	add.u32 	%r2348, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2344, 7;
	shr.b32 	%rhs, %r2344, 25;
	add.u32 	%r2349, %lhs, %rhs;
	}
	xor.b32  	%r2350, %r2348, %r2349;
	xor.b32  	%r2351, %r2350, %r2347;
	xor.b32  	%r2352, %r2321, %r2298;
	and.b32  	%r2353, %r2344, %r2352;
	xor.b32  	%r2354, %r2353, %r2298;
	add.s32 	%r2355, %r2275, %r2354;
	add.s32 	%r2356, %r2355, %r2351;
	add.s32 	%r2357, %r2356, 1426881987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2346, 30;
	shr.b32 	%rhs, %r2346, 2;
	add.u32 	%r2358, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2346, 19;
	shr.b32 	%rhs, %r2346, 13;
	add.u32 	%r2359, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2346, 10;
	shr.b32 	%rhs, %r2346, 22;
	add.u32 	%r2360, %lhs, %rhs;
	}
	xor.b32  	%r2361, %r2359, %r2360;
	xor.b32  	%r2362, %r2361, %r2358;
	and.b32  	%r2363, %r2346, %r2323;
	or.b32  	%r2364, %r2346, %r2323;
	and.b32  	%r2365, %r2364, %r2300;
	or.b32  	%r2366, %r2365, %r2363;
	add.s32 	%r2367, %r2357, %r2277;
	add.s32 	%r2368, %r2362, %r2366;
	add.s32 	%r2369, %r2368, %r2357;
	.loc 2 208 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2367, 26;
	shr.b32 	%rhs, %r2367, 6;
	add.u32 	%r2370, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2367, 21;
	shr.b32 	%rhs, %r2367, 11;
	add.u32 	%r2371, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2367, 7;
	shr.b32 	%rhs, %r2367, 25;
	add.u32 	%r2372, %lhs, %rhs;
	}
	xor.b32  	%r2373, %r2371, %r2372;
	xor.b32  	%r2374, %r2373, %r2370;
	xor.b32  	%r2375, %r2344, %r2321;
	and.b32  	%r2376, %r2367, %r2375;
	xor.b32  	%r2377, %r2376, %r2321;
	add.s32 	%r2378, %r2298, %r2377;
	add.s32 	%r2379, %r2378, %r2374;
	add.s32 	%r2380, %r2379, 1925078388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2369, 30;
	shr.b32 	%rhs, %r2369, 2;
	add.u32 	%r2381, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2369, 19;
	shr.b32 	%rhs, %r2369, 13;
	add.u32 	%r2382, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2369, 10;
	shr.b32 	%rhs, %r2369, 22;
	add.u32 	%r2383, %lhs, %rhs;
	}
	xor.b32  	%r2384, %r2382, %r2383;
	xor.b32  	%r2385, %r2384, %r2381;
	and.b32  	%r2386, %r2369, %r2346;
	or.b32  	%r2387, %r2369, %r2346;
	and.b32  	%r2388, %r2387, %r2323;
	or.b32  	%r2389, %r2388, %r2386;
	add.s32 	%r2390, %r2380, %r2300;
	add.s32 	%r2391, %r2385, %r2389;
	add.s32 	%r2392, %r2391, %r2380;
	.loc 2 209 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2390, 26;
	shr.b32 	%rhs, %r2390, 6;
	add.u32 	%r2393, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2390, 21;
	shr.b32 	%rhs, %r2390, 11;
	add.u32 	%r2394, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2390, 7;
	shr.b32 	%rhs, %r2390, 25;
	add.u32 	%r2395, %lhs, %rhs;
	}
	xor.b32  	%r2396, %r2394, %r2395;
	xor.b32  	%r2397, %r2396, %r2393;
	xor.b32  	%r2398, %r2367, %r2344;
	and.b32  	%r2399, %r2390, %r2398;
	xor.b32  	%r2400, %r2399, %r2344;
	add.s32 	%r2401, %r2321, %r2400;
	add.s32 	%r2402, %r2401, %r2397;
	add.s32 	%r2403, %r2402, -2132889090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2392, 30;
	shr.b32 	%rhs, %r2392, 2;
	add.u32 	%r2404, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2392, 19;
	shr.b32 	%rhs, %r2392, 13;
	add.u32 	%r2405, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2392, 10;
	shr.b32 	%rhs, %r2392, 22;
	add.u32 	%r2406, %lhs, %rhs;
	}
	xor.b32  	%r2407, %r2405, %r2406;
	xor.b32  	%r2408, %r2407, %r2404;
	and.b32  	%r2409, %r2392, %r2369;
	or.b32  	%r2410, %r2392, %r2369;
	and.b32  	%r2411, %r2410, %r2346;
	or.b32  	%r2412, %r2411, %r2409;
	add.s32 	%r2413, %r2403, %r2323;
	add.s32 	%r2414, %r2408, %r2412;
	add.s32 	%r2415, %r2414, %r2403;
	.loc 2 210 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2413, 26;
	shr.b32 	%rhs, %r2413, 6;
	add.u32 	%r2416, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2413, 21;
	shr.b32 	%rhs, %r2413, 11;
	add.u32 	%r2417, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2413, 7;
	shr.b32 	%rhs, %r2413, 25;
	add.u32 	%r2418, %lhs, %rhs;
	}
	xor.b32  	%r2419, %r2417, %r2418;
	xor.b32  	%r2420, %r2419, %r2416;
	xor.b32  	%r2421, %r2390, %r2367;
	and.b32  	%r2422, %r2413, %r2421;
	xor.b32  	%r2423, %r2422, %r2367;
	add.s32 	%r2424, %r2344, %r2423;
	add.s32 	%r2425, %r2424, %r2420;
	add.s32 	%r2426, %r2425, -1680079193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2415, 30;
	shr.b32 	%rhs, %r2415, 2;
	add.u32 	%r2427, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2415, 19;
	shr.b32 	%rhs, %r2415, 13;
	add.u32 	%r2428, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2415, 10;
	shr.b32 	%rhs, %r2415, 22;
	add.u32 	%r2429, %lhs, %rhs;
	}
	xor.b32  	%r2430, %r2428, %r2429;
	xor.b32  	%r2431, %r2430, %r2427;
	and.b32  	%r2432, %r2415, %r2392;
	or.b32  	%r2433, %r2415, %r2392;
	and.b32  	%r2434, %r2433, %r2369;
	or.b32  	%r2435, %r2434, %r2432;
	add.s32 	%r2436, %r2426, %r2346;
	add.s32 	%r2437, %r2431, %r2435;
	add.s32 	%r2438, %r2437, %r2426;
	.loc 2 211 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2436, 26;
	shr.b32 	%rhs, %r2436, 6;
	add.u32 	%r2439, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2436, 21;
	shr.b32 	%rhs, %r2436, 11;
	add.u32 	%r2440, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2436, 7;
	shr.b32 	%rhs, %r2436, 25;
	add.u32 	%r2441, %lhs, %rhs;
	}
	xor.b32  	%r2442, %r2440, %r2441;
	xor.b32  	%r2443, %r2442, %r2439;
	xor.b32  	%r2444, %r2413, %r2390;
	and.b32  	%r2445, %r2436, %r2444;
	xor.b32  	%r2446, %r2445, %r2390;
	add.s32 	%r2447, %r2367, %r2446;
	add.s32 	%r2448, %r2447, %r2443;
	add.s32 	%r2449, %r2448, -1046744460;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2438, 30;
	shr.b32 	%rhs, %r2438, 2;
	add.u32 	%r2450, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2438, 19;
	shr.b32 	%rhs, %r2438, 13;
	add.u32 	%r2451, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2438, 10;
	shr.b32 	%rhs, %r2438, 22;
	add.u32 	%r2452, %lhs, %rhs;
	}
	xor.b32  	%r2453, %r2451, %r2452;
	xor.b32  	%r2454, %r2453, %r2450;
	and.b32  	%r2455, %r2438, %r2415;
	or.b32  	%r2456, %r2438, %r2415;
	and.b32  	%r2457, %r2456, %r2392;
	or.b32  	%r2458, %r2457, %r2455;
	add.s32 	%r2459, %r2449, %r2369;
	add.s32 	%r2460, %r2454, %r2458;
	add.s32 	%r2461, %r2460, %r2449;
	.loc 2 212 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2459, 26;
	shr.b32 	%rhs, %r2459, 6;
	add.u32 	%r2462, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2459, 21;
	shr.b32 	%rhs, %r2459, 11;
	add.u32 	%r2463, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2459, 7;
	shr.b32 	%rhs, %r2459, 25;
	add.u32 	%r2464, %lhs, %rhs;
	}
	xor.b32  	%r2465, %r2463, %r2464;
	xor.b32  	%r2466, %r2465, %r2462;
	xor.b32  	%r2467, %r2436, %r2413;
	and.b32  	%r2468, %r2459, %r2467;
	xor.b32  	%r2469, %r2468, %r2413;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2100, 25;
	shr.b32 	%rhs, %r2100, 7;
	add.u32 	%r2470, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2100, 14;
	shr.b32 	%rhs, %r2100, 18;
	add.u32 	%r2471, %lhs, %rhs;
	}
	shr.u32 	%r2472, %r2100, 3;
	xor.b32  	%r2473, %r2471, %r2472;
	xor.b32  	%r2474, %r2473, %r2470;
	add.s32 	%r2475, %r2098, %r2474;
	add.s32 	%r2476, %r2475, %r2390;
	add.s32 	%r2477, %r2476, %r2469;
	add.s32 	%r2478, %r2477, %r2466;
	add.s32 	%r2479, %r2478, -459576895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2461, 30;
	shr.b32 	%rhs, %r2461, 2;
	add.u32 	%r2480, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2461, 19;
	shr.b32 	%rhs, %r2461, 13;
	add.u32 	%r2481, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2461, 10;
	shr.b32 	%rhs, %r2461, 22;
	add.u32 	%r2482, %lhs, %rhs;
	}
	xor.b32  	%r2483, %r2481, %r2482;
	xor.b32  	%r2484, %r2483, %r2480;
	and.b32  	%r2485, %r2461, %r2438;
	or.b32  	%r2486, %r2461, %r2438;
	and.b32  	%r2487, %r2486, %r2415;
	or.b32  	%r2488, %r2487, %r2485;
	add.s32 	%r2489, %r2479, %r2392;
	add.s32 	%r2490, %r2484, %r2488;
	add.s32 	%r2491, %r2490, %r2479;
	.loc 2 213 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2489, 26;
	shr.b32 	%rhs, %r2489, 6;
	add.u32 	%r2492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2489, 21;
	shr.b32 	%rhs, %r2489, 11;
	add.u32 	%r2493, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2489, 7;
	shr.b32 	%rhs, %r2489, 25;
	add.u32 	%r2494, %lhs, %rhs;
	}
	xor.b32  	%r2495, %r2493, %r2494;
	xor.b32  	%r2496, %r2495, %r2492;
	xor.b32  	%r2497, %r2459, %r2436;
	and.b32  	%r2498, %r2489, %r2497;
	xor.b32  	%r2499, %r2498, %r2436;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2102, 25;
	shr.b32 	%rhs, %r2102, 7;
	add.u32 	%r2500, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2102, 14;
	shr.b32 	%rhs, %r2102, 18;
	add.u32 	%r2501, %lhs, %rhs;
	}
	shr.u32 	%r2502, %r2102, 3;
	xor.b32  	%r2503, %r2501, %r2502;
	xor.b32  	%r2504, %r2503, %r2500;
	add.s32 	%r2505, %r2504, %r2100;
	add.s32 	%r2506, %r2505, 10485760;
	add.s32 	%r2507, %r2505, %r2413;
	add.s32 	%r2508, %r2507, %r2499;
	add.s32 	%r2509, %r2508, %r2496;
	add.s32 	%r2510, %r2509, -262256762;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2491, 30;
	shr.b32 	%rhs, %r2491, 2;
	add.u32 	%r2511, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2491, 19;
	shr.b32 	%rhs, %r2491, 13;
	add.u32 	%r2512, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2491, 10;
	shr.b32 	%rhs, %r2491, 22;
	add.u32 	%r2513, %lhs, %rhs;
	}
	xor.b32  	%r2514, %r2512, %r2513;
	xor.b32  	%r2515, %r2514, %r2511;
	and.b32  	%r2516, %r2491, %r2461;
	or.b32  	%r2517, %r2491, %r2461;
	and.b32  	%r2518, %r2517, %r2438;
	or.b32  	%r2519, %r2518, %r2516;
	add.s32 	%r2520, %r2510, %r2415;
	add.s32 	%r2521, %r2515, %r2519;
	add.s32 	%r2522, %r2521, %r2510;
	.loc 2 214 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2520, 26;
	shr.b32 	%rhs, %r2520, 6;
	add.u32 	%r2523, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2520, 21;
	shr.b32 	%rhs, %r2520, 11;
	add.u32 	%r2524, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2520, 7;
	shr.b32 	%rhs, %r2520, 25;
	add.u32 	%r2525, %lhs, %rhs;
	}
	xor.b32  	%r2526, %r2524, %r2525;
	xor.b32  	%r2527, %r2526, %r2523;
	xor.b32  	%r2528, %r2489, %r2459;
	and.b32  	%r2529, %r2520, %r2528;
	xor.b32  	%r2530, %r2529, %r2459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2475, 15;
	shr.b32 	%rhs, %r2475, 17;
	add.u32 	%r2531, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2475, 13;
	shr.b32 	%rhs, %r2475, 19;
	add.u32 	%r2532, %lhs, %rhs;
	}
	shr.u32 	%r2533, %r2475, 10;
	xor.b32  	%r2534, %r2532, %r2533;
	xor.b32  	%r2535, %r2534, %r2531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2104, 25;
	shr.b32 	%rhs, %r2104, 7;
	add.u32 	%r2536, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2104, 14;
	shr.b32 	%rhs, %r2104, 18;
	add.u32 	%r2537, %lhs, %rhs;
	}
	shr.u32 	%r2538, %r2104, 3;
	xor.b32  	%r2539, %r2537, %r2538;
	xor.b32  	%r2540, %r2539, %r2536;
	add.s32 	%r2541, %r2102, %r2540;
	add.s32 	%r2542, %r2541, %r2535;
	add.s32 	%r2543, %r2542, %r2436;
	add.s32 	%r2544, %r2543, %r2530;
	add.s32 	%r2545, %r2544, %r2527;
	add.s32 	%r2546, %r2545, 264347078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2522, 30;
	shr.b32 	%rhs, %r2522, 2;
	add.u32 	%r2547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2522, 19;
	shr.b32 	%rhs, %r2522, 13;
	add.u32 	%r2548, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2522, 10;
	shr.b32 	%rhs, %r2522, 22;
	add.u32 	%r2549, %lhs, %rhs;
	}
	xor.b32  	%r2550, %r2548, %r2549;
	xor.b32  	%r2551, %r2550, %r2547;
	and.b32  	%r2552, %r2522, %r2491;
	or.b32  	%r2553, %r2522, %r2491;
	and.b32  	%r2554, %r2553, %r2461;
	or.b32  	%r2555, %r2554, %r2552;
	add.s32 	%r2556, %r2546, %r2438;
	add.s32 	%r2557, %r2551, %r2555;
	add.s32 	%r2558, %r2557, %r2546;
	.loc 2 215 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2556, 26;
	shr.b32 	%rhs, %r2556, 6;
	add.u32 	%r2559, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2556, 21;
	shr.b32 	%rhs, %r2556, 11;
	add.u32 	%r2560, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2556, 7;
	shr.b32 	%rhs, %r2556, 25;
	add.u32 	%r2561, %lhs, %rhs;
	}
	xor.b32  	%r2562, %r2560, %r2561;
	xor.b32  	%r2563, %r2562, %r2559;
	xor.b32  	%r2564, %r2520, %r2489;
	and.b32  	%r2565, %r2556, %r2564;
	xor.b32  	%r2566, %r2565, %r2489;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2506, 15;
	shr.b32 	%rhs, %r2506, 17;
	add.u32 	%r2567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2506, 13;
	shr.b32 	%rhs, %r2506, 19;
	add.u32 	%r2568, %lhs, %rhs;
	}
	shr.u32 	%r2569, %r2506, 10;
	xor.b32  	%r2570, %r2568, %r2569;
	xor.b32  	%r2571, %r2570, %r2567;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2107, 25;
	shr.b32 	%rhs, %r2107, 7;
	add.u32 	%r2572, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2107, 14;
	shr.b32 	%rhs, %r2107, 18;
	add.u32 	%r2573, %lhs, %rhs;
	}
	shr.u32 	%r2574, %r2107, 3;
	xor.b32  	%r2575, %r2573, %r2574;
	xor.b32  	%r2576, %r2575, %r2572;
	add.s32 	%r2577, %r2571, %r2104;
	add.s32 	%r2578, %r2577, %r2576;
	add.s32 	%r2579, %r2578, %r2459;
	add.s32 	%r2580, %r2579, %r2566;
	add.s32 	%r2581, %r2580, %r2563;
	add.s32 	%r2582, %r2581, 604807628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2558, 30;
	shr.b32 	%rhs, %r2558, 2;
	add.u32 	%r2583, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2558, 19;
	shr.b32 	%rhs, %r2558, 13;
	add.u32 	%r2584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2558, 10;
	shr.b32 	%rhs, %r2558, 22;
	add.u32 	%r2585, %lhs, %rhs;
	}
	xor.b32  	%r2586, %r2584, %r2585;
	xor.b32  	%r2587, %r2586, %r2583;
	and.b32  	%r2588, %r2558, %r2522;
	or.b32  	%r2589, %r2558, %r2522;
	and.b32  	%r2590, %r2589, %r2491;
	or.b32  	%r2591, %r2590, %r2588;
	add.s32 	%r2592, %r2582, %r2461;
	add.s32 	%r2593, %r2587, %r2591;
	add.s32 	%r2594, %r2593, %r2582;
	.loc 2 216 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2592, 26;
	shr.b32 	%rhs, %r2592, 6;
	add.u32 	%r2595, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2592, 21;
	shr.b32 	%rhs, %r2592, 11;
	add.u32 	%r2596, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2592, 7;
	shr.b32 	%rhs, %r2592, 25;
	add.u32 	%r2597, %lhs, %rhs;
	}
	xor.b32  	%r2598, %r2596, %r2597;
	xor.b32  	%r2599, %r2598, %r2595;
	xor.b32  	%r2600, %r2556, %r2520;
	and.b32  	%r2601, %r2592, %r2600;
	xor.b32  	%r2602, %r2601, %r2520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2542, 15;
	shr.b32 	%rhs, %r2542, 17;
	add.u32 	%r2603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2542, 13;
	shr.b32 	%rhs, %r2542, 19;
	add.u32 	%r2604, %lhs, %rhs;
	}
	shr.u32 	%r2605, %r2542, 10;
	xor.b32  	%r2606, %r2604, %r2605;
	xor.b32  	%r2607, %r2606, %r2603;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2109, 25;
	shr.b32 	%rhs, %r2109, 7;
	add.u32 	%r2608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2109, 14;
	shr.b32 	%rhs, %r2109, 18;
	add.u32 	%r2609, %lhs, %rhs;
	}
	shr.u32 	%r2610, %r2109, 3;
	xor.b32  	%r2611, %r2609, %r2610;
	xor.b32  	%r2612, %r2611, %r2608;
	add.s32 	%r2613, %r2107, %r2612;
	add.s32 	%r2614, %r2613, %r2607;
	add.s32 	%r2615, %r2614, %r2489;
	add.s32 	%r2616, %r2615, %r2602;
	add.s32 	%r2617, %r2616, %r2599;
	add.s32 	%r2618, %r2617, 770255983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2594, 30;
	shr.b32 	%rhs, %r2594, 2;
	add.u32 	%r2619, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2594, 19;
	shr.b32 	%rhs, %r2594, 13;
	add.u32 	%r2620, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2594, 10;
	shr.b32 	%rhs, %r2594, 22;
	add.u32 	%r2621, %lhs, %rhs;
	}
	xor.b32  	%r2622, %r2620, %r2621;
	xor.b32  	%r2623, %r2622, %r2619;
	and.b32  	%r2624, %r2594, %r2558;
	or.b32  	%r2625, %r2594, %r2558;
	and.b32  	%r2626, %r2625, %r2522;
	or.b32  	%r2627, %r2626, %r2624;
	add.s32 	%r2628, %r2618, %r2491;
	add.s32 	%r2629, %r2623, %r2627;
	add.s32 	%r2630, %r2629, %r2618;
	.loc 2 217 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2628, 26;
	shr.b32 	%rhs, %r2628, 6;
	add.u32 	%r2631, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2628, 21;
	shr.b32 	%rhs, %r2628, 11;
	add.u32 	%r2632, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2628, 7;
	shr.b32 	%rhs, %r2628, 25;
	add.u32 	%r2633, %lhs, %rhs;
	}
	xor.b32  	%r2634, %r2632, %r2633;
	xor.b32  	%r2635, %r2634, %r2631;
	xor.b32  	%r2636, %r2592, %r2556;
	and.b32  	%r2637, %r2628, %r2636;
	xor.b32  	%r2638, %r2637, %r2556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2578, 15;
	shr.b32 	%rhs, %r2578, 17;
	add.u32 	%r2639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2578, 13;
	shr.b32 	%rhs, %r2578, 19;
	add.u32 	%r2640, %lhs, %rhs;
	}
	shr.u32 	%r2641, %r2578, 10;
	xor.b32  	%r2642, %r2640, %r2641;
	xor.b32  	%r2643, %r2642, %r2639;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2111, 25;
	shr.b32 	%rhs, %r2111, 7;
	add.u32 	%r2644, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2111, 14;
	shr.b32 	%rhs, %r2111, 18;
	add.u32 	%r2645, %lhs, %rhs;
	}
	shr.u32 	%r2646, %r2111, 3;
	xor.b32  	%r2647, %r2645, %r2646;
	xor.b32  	%r2648, %r2647, %r2644;
	add.s32 	%r2649, %r2109, %r2648;
	add.s32 	%r2650, %r2649, %r2643;
	add.s32 	%r2651, %r2650, %r2520;
	add.s32 	%r2652, %r2651, %r2638;
	add.s32 	%r2653, %r2652, %r2635;
	add.s32 	%r2654, %r2653, 1249150122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2630, 30;
	shr.b32 	%rhs, %r2630, 2;
	add.u32 	%r2655, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2630, 19;
	shr.b32 	%rhs, %r2630, 13;
	add.u32 	%r2656, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2630, 10;
	shr.b32 	%rhs, %r2630, 22;
	add.u32 	%r2657, %lhs, %rhs;
	}
	xor.b32  	%r2658, %r2656, %r2657;
	xor.b32  	%r2659, %r2658, %r2655;
	and.b32  	%r2660, %r2630, %r2594;
	or.b32  	%r2661, %r2630, %r2594;
	and.b32  	%r2662, %r2661, %r2558;
	or.b32  	%r2663, %r2662, %r2660;
	add.s32 	%r2664, %r2654, %r2522;
	add.s32 	%r2665, %r2659, %r2663;
	add.s32 	%r2666, %r2665, %r2654;
	.loc 2 218 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2664, 26;
	shr.b32 	%rhs, %r2664, 6;
	add.u32 	%r2667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2664, 21;
	shr.b32 	%rhs, %r2664, 11;
	add.u32 	%r2668, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2664, 7;
	shr.b32 	%rhs, %r2664, 25;
	add.u32 	%r2669, %lhs, %rhs;
	}
	xor.b32  	%r2670, %r2668, %r2669;
	xor.b32  	%r2671, %r2670, %r2667;
	xor.b32  	%r2672, %r2628, %r2592;
	and.b32  	%r2673, %r2664, %r2672;
	xor.b32  	%r2674, %r2673, %r2592;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2614, 15;
	shr.b32 	%rhs, %r2614, 17;
	add.u32 	%r2675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2614, 13;
	shr.b32 	%rhs, %r2614, 19;
	add.u32 	%r2676, %lhs, %rhs;
	}
	shr.u32 	%r2677, %r2614, 10;
	xor.b32  	%r2678, %r2676, %r2677;
	xor.b32  	%r2679, %r2678, %r2675;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2113, 25;
	shr.b32 	%rhs, %r2113, 7;
	add.u32 	%r2680, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2113, 14;
	shr.b32 	%rhs, %r2113, 18;
	add.u32 	%r2681, %lhs, %rhs;
	}
	shr.u32 	%r2682, %r2113, 3;
	xor.b32  	%r2683, %r2681, %r2682;
	xor.b32  	%r2684, %r2683, %r2680;
	add.s32 	%r2685, %r2684, %r2111;
	add.s32 	%r2686, %r2685, %r2679;
	add.s32 	%r2687, %r2686, 256;
	add.s32 	%r2688, %r2687, %r2556;
	add.s32 	%r2689, %r2688, %r2674;
	add.s32 	%r2690, %r2689, %r2671;
	add.s32 	%r2691, %r2690, 1555081692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2666, 30;
	shr.b32 	%rhs, %r2666, 2;
	add.u32 	%r2692, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2666, 19;
	shr.b32 	%rhs, %r2666, 13;
	add.u32 	%r2693, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2666, 10;
	shr.b32 	%rhs, %r2666, 22;
	add.u32 	%r2694, %lhs, %rhs;
	}
	xor.b32  	%r2695, %r2693, %r2694;
	xor.b32  	%r2696, %r2695, %r2692;
	and.b32  	%r2697, %r2666, %r2630;
	or.b32  	%r2698, %r2666, %r2630;
	and.b32  	%r2699, %r2698, %r2594;
	or.b32  	%r2700, %r2699, %r2697;
	add.s32 	%r2701, %r2691, %r2558;
	add.s32 	%r2702, %r2696, %r2700;
	add.s32 	%r2703, %r2702, %r2691;
	.loc 2 219 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2701, 26;
	shr.b32 	%rhs, %r2701, 6;
	add.u32 	%r2704, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2701, 21;
	shr.b32 	%rhs, %r2701, 11;
	add.u32 	%r2705, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2701, 7;
	shr.b32 	%rhs, %r2701, 25;
	add.u32 	%r2706, %lhs, %rhs;
	}
	xor.b32  	%r2707, %r2705, %r2706;
	xor.b32  	%r2708, %r2707, %r2704;
	xor.b32  	%r2709, %r2664, %r2628;
	and.b32  	%r2710, %r2701, %r2709;
	xor.b32  	%r2711, %r2710, %r2628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2650, 15;
	shr.b32 	%rhs, %r2650, 17;
	add.u32 	%r2712, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2650, 13;
	shr.b32 	%rhs, %r2650, 19;
	add.u32 	%r2713, %lhs, %rhs;
	}
	shr.u32 	%r2714, %r2650, 10;
	xor.b32  	%r2715, %r2713, %r2714;
	xor.b32  	%r2716, %r2715, %r2712;
	add.s32 	%r2717, %r2113, %r2475;
	add.s32 	%r2718, %r2717, %r2716;
	add.s32 	%r2719, %r2718, 285220864;
	add.s32 	%r2720, %r2719, %r2592;
	add.s32 	%r2721, %r2720, %r2711;
	add.s32 	%r2722, %r2721, %r2708;
	add.s32 	%r2723, %r2722, 1996064986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2703, 30;
	shr.b32 	%rhs, %r2703, 2;
	add.u32 	%r2724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2703, 19;
	shr.b32 	%rhs, %r2703, 13;
	add.u32 	%r2725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2703, 10;
	shr.b32 	%rhs, %r2703, 22;
	add.u32 	%r2726, %lhs, %rhs;
	}
	xor.b32  	%r2727, %r2725, %r2726;
	xor.b32  	%r2728, %r2727, %r2724;
	and.b32  	%r2729, %r2703, %r2666;
	or.b32  	%r2730, %r2703, %r2666;
	and.b32  	%r2731, %r2730, %r2630;
	or.b32  	%r2732, %r2731, %r2729;
	add.s32 	%r2733, %r2723, %r2594;
	add.s32 	%r2734, %r2728, %r2732;
	add.s32 	%r2735, %r2734, %r2723;
	.loc 2 220 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2733, 26;
	shr.b32 	%rhs, %r2733, 6;
	add.u32 	%r2736, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2733, 21;
	shr.b32 	%rhs, %r2733, 11;
	add.u32 	%r2737, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2733, 7;
	shr.b32 	%rhs, %r2733, 25;
	add.u32 	%r2738, %lhs, %rhs;
	}
	xor.b32  	%r2739, %r2737, %r2738;
	xor.b32  	%r2740, %r2739, %r2736;
	xor.b32  	%r2741, %r2701, %r2664;
	and.b32  	%r2742, %r2733, %r2741;
	xor.b32  	%r2743, %r2742, %r2664;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2687, 15;
	shr.b32 	%rhs, %r2687, 17;
	add.u32 	%r2744, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2687, 13;
	shr.b32 	%rhs, %r2687, 19;
	add.u32 	%r2745, %lhs, %rhs;
	}
	shr.u32 	%r2746, %r2687, 10;
	xor.b32  	%r2747, %r2745, %r2746;
	xor.b32  	%r2748, %r2747, %r2744;
	add.s32 	%r2749, %r2748, %r2506;
	xor.b32  	%r2750, %r2749, -2147483648;
	add.s32 	%r2751, %r2750, %r2628;
	add.s32 	%r2752, %r2751, %r2743;
	add.s32 	%r2753, %r2752, %r2740;
	add.s32 	%r2754, %r2753, -1740746414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2735, 30;
	shr.b32 	%rhs, %r2735, 2;
	add.u32 	%r2755, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2735, 19;
	shr.b32 	%rhs, %r2735, 13;
	add.u32 	%r2756, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2735, 10;
	shr.b32 	%rhs, %r2735, 22;
	add.u32 	%r2757, %lhs, %rhs;
	}
	xor.b32  	%r2758, %r2756, %r2757;
	xor.b32  	%r2759, %r2758, %r2755;
	and.b32  	%r2760, %r2735, %r2703;
	or.b32  	%r2761, %r2735, %r2703;
	and.b32  	%r2762, %r2761, %r2666;
	or.b32  	%r2763, %r2762, %r2760;
	add.s32 	%r2764, %r2754, %r2630;
	add.s32 	%r2765, %r2759, %r2763;
	add.s32 	%r2766, %r2765, %r2754;
	.loc 2 221 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2764, 26;
	shr.b32 	%rhs, %r2764, 6;
	add.u32 	%r2767, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2764, 21;
	shr.b32 	%rhs, %r2764, 11;
	add.u32 	%r2768, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2764, 7;
	shr.b32 	%rhs, %r2764, 25;
	add.u32 	%r2769, %lhs, %rhs;
	}
	xor.b32  	%r2770, %r2768, %r2769;
	xor.b32  	%r2771, %r2770, %r2767;
	xor.b32  	%r2772, %r2733, %r2701;
	and.b32  	%r2773, %r2764, %r2772;
	xor.b32  	%r2774, %r2773, %r2701;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2719, 15;
	shr.b32 	%rhs, %r2719, 17;
	add.u32 	%r2775, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2719, 13;
	shr.b32 	%rhs, %r2719, 19;
	add.u32 	%r2776, %lhs, %rhs;
	}
	shr.u32 	%r2777, %r2719, 10;
	xor.b32  	%r2778, %r2776, %r2777;
	xor.b32  	%r2779, %r2778, %r2775;
	add.s32 	%r2780, %r2779, %r2542;
	add.s32 	%r2781, %r2780, %r2664;
	add.s32 	%r2782, %r2781, %r2774;
	add.s32 	%r2783, %r2782, %r2771;
	add.s32 	%r2784, %r2783, -1473132947;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2766, 30;
	shr.b32 	%rhs, %r2766, 2;
	add.u32 	%r2785, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2766, 19;
	shr.b32 	%rhs, %r2766, 13;
	add.u32 	%r2786, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2766, 10;
	shr.b32 	%rhs, %r2766, 22;
	add.u32 	%r2787, %lhs, %rhs;
	}
	xor.b32  	%r2788, %r2786, %r2787;
	xor.b32  	%r2789, %r2788, %r2785;
	and.b32  	%r2790, %r2766, %r2735;
	or.b32  	%r2791, %r2766, %r2735;
	and.b32  	%r2792, %r2791, %r2703;
	or.b32  	%r2793, %r2792, %r2790;
	add.s32 	%r2794, %r2784, %r2666;
	add.s32 	%r2795, %r2789, %r2793;
	add.s32 	%r2796, %r2795, %r2784;
	.loc 2 222 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2794, 26;
	shr.b32 	%rhs, %r2794, 6;
	add.u32 	%r2797, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2794, 21;
	shr.b32 	%rhs, %r2794, 11;
	add.u32 	%r2798, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2794, 7;
	shr.b32 	%rhs, %r2794, 25;
	add.u32 	%r2799, %lhs, %rhs;
	}
	xor.b32  	%r2800, %r2798, %r2799;
	xor.b32  	%r2801, %r2800, %r2797;
	xor.b32  	%r2802, %r2764, %r2733;
	and.b32  	%r2803, %r2794, %r2802;
	xor.b32  	%r2804, %r2803, %r2733;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2750, 15;
	shr.b32 	%rhs, %r2750, 17;
	add.u32 	%r2805, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2750, 13;
	shr.b32 	%rhs, %r2750, 19;
	add.u32 	%r2806, %lhs, %rhs;
	}
	shr.u32 	%r2807, %r2750, 10;
	xor.b32  	%r2808, %r2806, %r2807;
	xor.b32  	%r2809, %r2808, %r2805;
	add.s32 	%r2810, %r2809, %r2578;
	add.s32 	%r2811, %r2810, %r2701;
	add.s32 	%r2812, %r2811, %r2804;
	add.s32 	%r2813, %r2812, %r2801;
	add.s32 	%r2814, %r2813, -1341970488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2796, 30;
	shr.b32 	%rhs, %r2796, 2;
	add.u32 	%r2815, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2796, 19;
	shr.b32 	%rhs, %r2796, 13;
	add.u32 	%r2816, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2796, 10;
	shr.b32 	%rhs, %r2796, 22;
	add.u32 	%r2817, %lhs, %rhs;
	}
	xor.b32  	%r2818, %r2816, %r2817;
	xor.b32  	%r2819, %r2818, %r2815;
	and.b32  	%r2820, %r2796, %r2766;
	or.b32  	%r2821, %r2796, %r2766;
	and.b32  	%r2822, %r2821, %r2735;
	or.b32  	%r2823, %r2822, %r2820;
	add.s32 	%r2824, %r2814, %r2703;
	add.s32 	%r2825, %r2819, %r2823;
	add.s32 	%r2826, %r2825, %r2814;
	.loc 2 223 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2824, 26;
	shr.b32 	%rhs, %r2824, 6;
	add.u32 	%r2827, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2824, 21;
	shr.b32 	%rhs, %r2824, 11;
	add.u32 	%r2828, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2824, 7;
	shr.b32 	%rhs, %r2824, 25;
	add.u32 	%r2829, %lhs, %rhs;
	}
	xor.b32  	%r2830, %r2828, %r2829;
	xor.b32  	%r2831, %r2830, %r2827;
	xor.b32  	%r2832, %r2794, %r2764;
	and.b32  	%r2833, %r2824, %r2832;
	xor.b32  	%r2834, %r2833, %r2764;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2780, 15;
	shr.b32 	%rhs, %r2780, 17;
	add.u32 	%r2835, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2780, 13;
	shr.b32 	%rhs, %r2780, 19;
	add.u32 	%r2836, %lhs, %rhs;
	}
	shr.u32 	%r2837, %r2780, 10;
	xor.b32  	%r2838, %r2836, %r2837;
	xor.b32  	%r2839, %r2838, %r2835;
	add.s32 	%r2840, %r2839, %r2614;
	add.s32 	%r2841, %r2840, %r2733;
	add.s32 	%r2842, %r2841, %r2834;
	add.s32 	%r2843, %r2842, %r2831;
	add.s32 	%r2844, %r2843, -1084653625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2826, 30;
	shr.b32 	%rhs, %r2826, 2;
	add.u32 	%r2845, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2826, 19;
	shr.b32 	%rhs, %r2826, 13;
	add.u32 	%r2846, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2826, 10;
	shr.b32 	%rhs, %r2826, 22;
	add.u32 	%r2847, %lhs, %rhs;
	}
	xor.b32  	%r2848, %r2846, %r2847;
	xor.b32  	%r2849, %r2848, %r2845;
	and.b32  	%r2850, %r2826, %r2796;
	or.b32  	%r2851, %r2826, %r2796;
	and.b32  	%r2852, %r2851, %r2766;
	or.b32  	%r2853, %r2852, %r2850;
	add.s32 	%r2854, %r2844, %r2735;
	add.s32 	%r2855, %r2849, %r2853;
	add.s32 	%r2856, %r2855, %r2844;
	.loc 2 224 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2854, 26;
	shr.b32 	%rhs, %r2854, 6;
	add.u32 	%r2857, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2854, 21;
	shr.b32 	%rhs, %r2854, 11;
	add.u32 	%r2858, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2854, 7;
	shr.b32 	%rhs, %r2854, 25;
	add.u32 	%r2859, %lhs, %rhs;
	}
	xor.b32  	%r2860, %r2858, %r2859;
	xor.b32  	%r2861, %r2860, %r2857;
	xor.b32  	%r2862, %r2824, %r2794;
	and.b32  	%r2863, %r2854, %r2862;
	xor.b32  	%r2864, %r2863, %r2794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2810, 15;
	shr.b32 	%rhs, %r2810, 17;
	add.u32 	%r2865, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2810, 13;
	shr.b32 	%rhs, %r2810, 19;
	add.u32 	%r2866, %lhs, %rhs;
	}
	shr.u32 	%r2867, %r2810, 10;
	xor.b32  	%r2868, %r2866, %r2867;
	xor.b32  	%r2869, %r2868, %r2865;
	add.s32 	%r2870, %r2869, %r2650;
	add.s32 	%r2871, %r2870, %r2764;
	add.s32 	%r2872, %r2871, %r2864;
	add.s32 	%r2873, %r2872, %r2861;
	add.s32 	%r2874, %r2873, -958395405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2856, 30;
	shr.b32 	%rhs, %r2856, 2;
	add.u32 	%r2875, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2856, 19;
	shr.b32 	%rhs, %r2856, 13;
	add.u32 	%r2876, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2856, 10;
	shr.b32 	%rhs, %r2856, 22;
	add.u32 	%r2877, %lhs, %rhs;
	}
	xor.b32  	%r2878, %r2876, %r2877;
	xor.b32  	%r2879, %r2878, %r2875;
	and.b32  	%r2880, %r2856, %r2826;
	or.b32  	%r2881, %r2856, %r2826;
	and.b32  	%r2882, %r2881, %r2796;
	or.b32  	%r2883, %r2882, %r2880;
	add.s32 	%r2884, %r2874, %r2766;
	add.s32 	%r2885, %r2879, %r2883;
	add.s32 	%r2886, %r2885, %r2874;
	.loc 2 225 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2884, 26;
	shr.b32 	%rhs, %r2884, 6;
	add.u32 	%r2887, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2884, 21;
	shr.b32 	%rhs, %r2884, 11;
	add.u32 	%r2888, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2884, 7;
	shr.b32 	%rhs, %r2884, 25;
	add.u32 	%r2889, %lhs, %rhs;
	}
	xor.b32  	%r2890, %r2888, %r2889;
	xor.b32  	%r2891, %r2890, %r2887;
	xor.b32  	%r2892, %r2854, %r2824;
	and.b32  	%r2893, %r2884, %r2892;
	xor.b32  	%r2894, %r2893, %r2824;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2840, 15;
	shr.b32 	%rhs, %r2840, 17;
	add.u32 	%r2895, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2840, 13;
	shr.b32 	%rhs, %r2840, 19;
	add.u32 	%r2896, %lhs, %rhs;
	}
	shr.u32 	%r2897, %r2840, 10;
	xor.b32  	%r2898, %r2896, %r2897;
	xor.b32  	%r2899, %r2898, %r2895;
	add.s32 	%r2900, %r2899, %r2687;
	add.s32 	%r2901, %r2900, %r2794;
	add.s32 	%r2902, %r2901, %r2894;
	add.s32 	%r2903, %r2902, %r2891;
	add.s32 	%r2904, %r2903, -710438585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2886, 30;
	shr.b32 	%rhs, %r2886, 2;
	add.u32 	%r2905, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2886, 19;
	shr.b32 	%rhs, %r2886, 13;
	add.u32 	%r2906, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2886, 10;
	shr.b32 	%rhs, %r2886, 22;
	add.u32 	%r2907, %lhs, %rhs;
	}
	xor.b32  	%r2908, %r2906, %r2907;
	xor.b32  	%r2909, %r2908, %r2905;
	and.b32  	%r2910, %r2886, %r2856;
	or.b32  	%r2911, %r2886, %r2856;
	and.b32  	%r2912, %r2911, %r2826;
	or.b32  	%r2913, %r2912, %r2910;
	add.s32 	%r2914, %r2904, %r2796;
	add.s32 	%r2915, %r2909, %r2913;
	add.s32 	%r2916, %r2915, %r2904;
	.loc 2 226 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2914, 26;
	shr.b32 	%rhs, %r2914, 6;
	add.u32 	%r2917, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2914, 21;
	shr.b32 	%rhs, %r2914, 11;
	add.u32 	%r2918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2914, 7;
	shr.b32 	%rhs, %r2914, 25;
	add.u32 	%r2919, %lhs, %rhs;
	}
	xor.b32  	%r2920, %r2918, %r2919;
	xor.b32  	%r2921, %r2920, %r2917;
	xor.b32  	%r2922, %r2884, %r2854;
	and.b32  	%r2923, %r2914, %r2922;
	xor.b32  	%r2924, %r2923, %r2854;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2870, 15;
	shr.b32 	%rhs, %r2870, 17;
	add.u32 	%r2925, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2870, 13;
	shr.b32 	%rhs, %r2870, 19;
	add.u32 	%r2926, %lhs, %rhs;
	}
	shr.u32 	%r2927, %r2870, 10;
	xor.b32  	%r2928, %r2926, %r2927;
	xor.b32  	%r2929, %r2928, %r2925;
	add.s32 	%r2930, %r2719, %r2929;
	add.s32 	%r2931, %r2930, 4194338;
	add.s32 	%r2932, %r2930, %r2824;
	add.s32 	%r2933, %r2932, %r2924;
	add.s32 	%r2934, %r2933, %r2921;
	add.s32 	%r2935, %r2934, 118121331;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2916, 30;
	shr.b32 	%rhs, %r2916, 2;
	add.u32 	%r2936, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2916, 19;
	shr.b32 	%rhs, %r2916, 13;
	add.u32 	%r2937, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2916, 10;
	shr.b32 	%rhs, %r2916, 22;
	add.u32 	%r2938, %lhs, %rhs;
	}
	xor.b32  	%r2939, %r2937, %r2938;
	xor.b32  	%r2940, %r2939, %r2936;
	and.b32  	%r2941, %r2916, %r2886;
	or.b32  	%r2942, %r2916, %r2886;
	and.b32  	%r2943, %r2942, %r2856;
	or.b32  	%r2944, %r2943, %r2941;
	add.s32 	%r2945, %r2935, %r2826;
	add.s32 	%r2946, %r2940, %r2944;
	add.s32 	%r2947, %r2946, %r2935;
	.loc 2 227 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2945, 26;
	shr.b32 	%rhs, %r2945, 6;
	add.u32 	%r2948, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2945, 21;
	shr.b32 	%rhs, %r2945, 11;
	add.u32 	%r2949, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2945, 7;
	shr.b32 	%rhs, %r2945, 25;
	add.u32 	%r2950, %lhs, %rhs;
	}
	xor.b32  	%r2951, %r2949, %r2950;
	xor.b32  	%r2952, %r2951, %r2948;
	xor.b32  	%r2953, %r2914, %r2884;
	and.b32  	%r2954, %r2945, %r2953;
	xor.b32  	%r2955, %r2954, %r2884;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2900, 15;
	shr.b32 	%rhs, %r2900, 17;
	add.u32 	%r2956, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2900, 13;
	shr.b32 	%rhs, %r2900, 19;
	add.u32 	%r2957, %lhs, %rhs;
	}
	shr.u32 	%r2958, %r2900, 10;
	xor.b32  	%r2959, %r2957, %r2958;
	xor.b32  	%r2960, %r2959, %r2956;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2475, 25;
	shr.b32 	%rhs, %r2475, 7;
	add.u32 	%r2961, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2475, 14;
	shr.b32 	%rhs, %r2475, 18;
	add.u32 	%r2962, %lhs, %rhs;
	}
	shr.u32 	%r2963, %r2475, 3;
	xor.b32  	%r2964, %r2962, %r2963;
	xor.b32  	%r2965, %r2964, %r2961;
	add.s32 	%r2966, %r2965, %r2750;
	add.s32 	%r2967, %r2966, %r2960;
	add.s32 	%r2968, %r2967, 256;
	add.s32 	%r2969, %r2968, %r2854;
	add.s32 	%r2970, %r2969, %r2955;
	add.s32 	%r2971, %r2970, %r2952;
	add.s32 	%r2972, %r2971, 338241895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2947, 30;
	shr.b32 	%rhs, %r2947, 2;
	add.u32 	%r2973, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2947, 19;
	shr.b32 	%rhs, %r2947, 13;
	add.u32 	%r2974, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2947, 10;
	shr.b32 	%rhs, %r2947, 22;
	add.u32 	%r2975, %lhs, %rhs;
	}
	xor.b32  	%r2976, %r2974, %r2975;
	xor.b32  	%r2977, %r2976, %r2973;
	and.b32  	%r2978, %r2947, %r2916;
	or.b32  	%r2979, %r2947, %r2916;
	and.b32  	%r2980, %r2979, %r2886;
	or.b32  	%r2981, %r2980, %r2978;
	add.s32 	%r2982, %r2972, %r2856;
	add.s32 	%r2983, %r2977, %r2981;
	add.s32 	%r2984, %r2983, %r2972;
	.loc 2 228 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2982, 26;
	shr.b32 	%rhs, %r2982, 6;
	add.u32 	%r2985, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2982, 21;
	shr.b32 	%rhs, %r2982, 11;
	add.u32 	%r2986, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2982, 7;
	shr.b32 	%rhs, %r2982, 25;
	add.u32 	%r2987, %lhs, %rhs;
	}
	xor.b32  	%r2988, %r2986, %r2987;
	xor.b32  	%r2989, %r2988, %r2985;
	xor.b32  	%r2990, %r2945, %r2914;
	and.b32  	%r2991, %r2982, %r2990;
	xor.b32  	%r2992, %r2991, %r2914;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2931, 15;
	shr.b32 	%rhs, %r2931, 17;
	add.u32 	%r2993, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2931, 13;
	shr.b32 	%rhs, %r2931, 19;
	add.u32 	%r2994, %lhs, %rhs;
	}
	shr.u32 	%r2995, %r2931, 10;
	xor.b32  	%r2996, %r2994, %r2995;
	xor.b32  	%r2997, %r2996, %r2993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2506, 25;
	shr.b32 	%rhs, %r2506, 7;
	add.u32 	%r2998, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2506, 14;
	shr.b32 	%rhs, %r2506, 18;
	add.u32 	%r2999, %lhs, %rhs;
	}
	shr.u32 	%r3000, %r2506, 3;
	xor.b32  	%r3001, %r2999, %r3000;
	xor.b32  	%r3002, %r3001, %r2998;
	add.s32 	%r3003, %r2475, %r3002;
	add.s32 	%r3004, %r3003, %r2780;
	add.s32 	%r3005, %r3004, %r2997;
	add.s32 	%r3006, %r3005, %r2884;
	add.s32 	%r3007, %r3006, %r2992;
	add.s32 	%r3008, %r3007, %r2989;
	add.s32 	%r3009, %r3008, 666307205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2984, 30;
	shr.b32 	%rhs, %r2984, 2;
	add.u32 	%r3010, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2984, 19;
	shr.b32 	%rhs, %r2984, 13;
	add.u32 	%r3011, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2984, 10;
	shr.b32 	%rhs, %r2984, 22;
	add.u32 	%r3012, %lhs, %rhs;
	}
	xor.b32  	%r3013, %r3011, %r3012;
	xor.b32  	%r3014, %r3013, %r3010;
	and.b32  	%r3015, %r2984, %r2947;
	or.b32  	%r3016, %r2984, %r2947;
	and.b32  	%r3017, %r3016, %r2916;
	or.b32  	%r3018, %r3017, %r3015;
	add.s32 	%r3019, %r3009, %r2886;
	add.s32 	%r3020, %r3014, %r3018;
	add.s32 	%r3021, %r3020, %r3009;
	.loc 2 229 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3019, 26;
	shr.b32 	%rhs, %r3019, 6;
	add.u32 	%r3022, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3019, 21;
	shr.b32 	%rhs, %r3019, 11;
	add.u32 	%r3023, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3019, 7;
	shr.b32 	%rhs, %r3019, 25;
	add.u32 	%r3024, %lhs, %rhs;
	}
	xor.b32  	%r3025, %r3023, %r3024;
	xor.b32  	%r3026, %r3025, %r3022;
	xor.b32  	%r3027, %r2982, %r2945;
	and.b32  	%r3028, %r3019, %r3027;
	xor.b32  	%r3029, %r3028, %r2945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2968, 15;
	shr.b32 	%rhs, %r2968, 17;
	add.u32 	%r3030, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2968, 13;
	shr.b32 	%rhs, %r2968, 19;
	add.u32 	%r3031, %lhs, %rhs;
	}
	shr.u32 	%r3032, %r2968, 10;
	xor.b32  	%r3033, %r3031, %r3032;
	xor.b32  	%r3034, %r3033, %r3030;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2542, 25;
	shr.b32 	%rhs, %r2542, 7;
	add.u32 	%r3035, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2542, 14;
	shr.b32 	%rhs, %r2542, 18;
	add.u32 	%r3036, %lhs, %rhs;
	}
	shr.u32 	%r3037, %r2542, 3;
	xor.b32  	%r3038, %r3036, %r3037;
	xor.b32  	%r3039, %r3038, %r3035;
	add.s32 	%r3040, %r3039, %r2506;
	add.s32 	%r3041, %r3040, %r2810;
	add.s32 	%r3042, %r3041, %r3034;
	add.s32 	%r3043, %r3042, %r2914;
	add.s32 	%r3044, %r3043, %r3029;
	add.s32 	%r3045, %r3044, %r3026;
	add.s32 	%r3046, %r3045, 773529912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3021, 30;
	shr.b32 	%rhs, %r3021, 2;
	add.u32 	%r3047, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3021, 19;
	shr.b32 	%rhs, %r3021, 13;
	add.u32 	%r3048, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3021, 10;
	shr.b32 	%rhs, %r3021, 22;
	add.u32 	%r3049, %lhs, %rhs;
	}
	xor.b32  	%r3050, %r3048, %r3049;
	xor.b32  	%r3051, %r3050, %r3047;
	and.b32  	%r3052, %r3021, %r2984;
	or.b32  	%r3053, %r3021, %r2984;
	and.b32  	%r3054, %r3053, %r2947;
	or.b32  	%r3055, %r3054, %r3052;
	add.s32 	%r3056, %r3046, %r2916;
	add.s32 	%r3057, %r3051, %r3055;
	add.s32 	%r3058, %r3057, %r3046;
	.loc 2 230 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3056, 26;
	shr.b32 	%rhs, %r3056, 6;
	add.u32 	%r3059, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3056, 21;
	shr.b32 	%rhs, %r3056, 11;
	add.u32 	%r3060, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3056, 7;
	shr.b32 	%rhs, %r3056, 25;
	add.u32 	%r3061, %lhs, %rhs;
	}
	xor.b32  	%r3062, %r3060, %r3061;
	xor.b32  	%r3063, %r3062, %r3059;
	xor.b32  	%r3064, %r3019, %r2982;
	and.b32  	%r3065, %r3056, %r3064;
	xor.b32  	%r3066, %r3065, %r2982;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3005, 15;
	shr.b32 	%rhs, %r3005, 17;
	add.u32 	%r3067, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3005, 13;
	shr.b32 	%rhs, %r3005, 19;
	add.u32 	%r3068, %lhs, %rhs;
	}
	shr.u32 	%r3069, %r3005, 10;
	xor.b32  	%r3070, %r3068, %r3069;
	xor.b32  	%r3071, %r3070, %r3067;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2578, 25;
	shr.b32 	%rhs, %r2578, 7;
	add.u32 	%r3072, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2578, 14;
	shr.b32 	%rhs, %r2578, 18;
	add.u32 	%r3073, %lhs, %rhs;
	}
	shr.u32 	%r3074, %r2578, 3;
	xor.b32  	%r3075, %r3073, %r3074;
	xor.b32  	%r3076, %r3075, %r3072;
	add.s32 	%r3077, %r3076, %r2542;
	add.s32 	%r3078, %r3077, %r2840;
	add.s32 	%r3079, %r3078, %r3071;
	add.s32 	%r3080, %r3079, %r2945;
	add.s32 	%r3081, %r3080, %r3066;
	add.s32 	%r3082, %r3081, %r3063;
	add.s32 	%r3083, %r3082, 1294757372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3058, 30;
	shr.b32 	%rhs, %r3058, 2;
	add.u32 	%r3084, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3058, 19;
	shr.b32 	%rhs, %r3058, 13;
	add.u32 	%r3085, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3058, 10;
	shr.b32 	%rhs, %r3058, 22;
	add.u32 	%r3086, %lhs, %rhs;
	}
	xor.b32  	%r3087, %r3085, %r3086;
	xor.b32  	%r3088, %r3087, %r3084;
	and.b32  	%r3089, %r3058, %r3021;
	or.b32  	%r3090, %r3058, %r3021;
	and.b32  	%r3091, %r3090, %r2984;
	or.b32  	%r3092, %r3091, %r3089;
	add.s32 	%r3093, %r3083, %r2947;
	add.s32 	%r3094, %r3088, %r3092;
	add.s32 	%r3095, %r3094, %r3083;
	.loc 2 231 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3093, 26;
	shr.b32 	%rhs, %r3093, 6;
	add.u32 	%r3096, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3093, 21;
	shr.b32 	%rhs, %r3093, 11;
	add.u32 	%r3097, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3093, 7;
	shr.b32 	%rhs, %r3093, 25;
	add.u32 	%r3098, %lhs, %rhs;
	}
	xor.b32  	%r3099, %r3097, %r3098;
	xor.b32  	%r3100, %r3099, %r3096;
	xor.b32  	%r3101, %r3056, %r3019;
	and.b32  	%r3102, %r3093, %r3101;
	xor.b32  	%r3103, %r3102, %r3019;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3042, 15;
	shr.b32 	%rhs, %r3042, 17;
	add.u32 	%r3104, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3042, 13;
	shr.b32 	%rhs, %r3042, 19;
	add.u32 	%r3105, %lhs, %rhs;
	}
	shr.u32 	%r3106, %r3042, 10;
	xor.b32  	%r3107, %r3105, %r3106;
	xor.b32  	%r3108, %r3107, %r3104;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2614, 25;
	shr.b32 	%rhs, %r2614, 7;
	add.u32 	%r3109, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2614, 14;
	shr.b32 	%rhs, %r2614, 18;
	add.u32 	%r3110, %lhs, %rhs;
	}
	shr.u32 	%r3111, %r2614, 3;
	xor.b32  	%r3112, %r3110, %r3111;
	xor.b32  	%r3113, %r3112, %r3109;
	add.s32 	%r3114, %r3113, %r2578;
	add.s32 	%r3115, %r3114, %r2870;
	add.s32 	%r3116, %r3115, %r3108;
	add.s32 	%r3117, %r3116, %r2982;
	add.s32 	%r3118, %r3117, %r3103;
	add.s32 	%r3119, %r3118, %r3100;
	add.s32 	%r3120, %r3119, 1396182291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3095, 30;
	shr.b32 	%rhs, %r3095, 2;
	add.u32 	%r3121, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3095, 19;
	shr.b32 	%rhs, %r3095, 13;
	add.u32 	%r3122, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3095, 10;
	shr.b32 	%rhs, %r3095, 22;
	add.u32 	%r3123, %lhs, %rhs;
	}
	xor.b32  	%r3124, %r3122, %r3123;
	xor.b32  	%r3125, %r3124, %r3121;
	and.b32  	%r3126, %r3095, %r3058;
	or.b32  	%r3127, %r3095, %r3058;
	and.b32  	%r3128, %r3127, %r3021;
	or.b32  	%r3129, %r3128, %r3126;
	add.s32 	%r3130, %r3120, %r2984;
	add.s32 	%r3131, %r3125, %r3129;
	add.s32 	%r3132, %r3131, %r3120;
	.loc 2 232 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3130, 26;
	shr.b32 	%rhs, %r3130, 6;
	add.u32 	%r3133, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3130, 21;
	shr.b32 	%rhs, %r3130, 11;
	add.u32 	%r3134, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3130, 7;
	shr.b32 	%rhs, %r3130, 25;
	add.u32 	%r3135, %lhs, %rhs;
	}
	xor.b32  	%r3136, %r3134, %r3135;
	xor.b32  	%r3137, %r3136, %r3133;
	xor.b32  	%r3138, %r3093, %r3056;
	and.b32  	%r3139, %r3130, %r3138;
	xor.b32  	%r3140, %r3139, %r3056;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3079, 15;
	shr.b32 	%rhs, %r3079, 17;
	add.u32 	%r3141, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3079, 13;
	shr.b32 	%rhs, %r3079, 19;
	add.u32 	%r3142, %lhs, %rhs;
	}
	shr.u32 	%r3143, %r3079, 10;
	xor.b32  	%r3144, %r3142, %r3143;
	xor.b32  	%r3145, %r3144, %r3141;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2650, 25;
	shr.b32 	%rhs, %r2650, 7;
	add.u32 	%r3146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2650, 14;
	shr.b32 	%rhs, %r2650, 18;
	add.u32 	%r3147, %lhs, %rhs;
	}
	shr.u32 	%r3148, %r2650, 3;
	xor.b32  	%r3149, %r3147, %r3148;
	xor.b32  	%r3150, %r3149, %r3146;
	add.s32 	%r3151, %r3150, %r2614;
	add.s32 	%r3152, %r3151, %r2900;
	add.s32 	%r3153, %r3152, %r3145;
	add.s32 	%r3154, %r3153, %r3019;
	add.s32 	%r3155, %r3154, %r3140;
	add.s32 	%r3156, %r3155, %r3137;
	add.s32 	%r3157, %r3156, 1695183700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3132, 30;
	shr.b32 	%rhs, %r3132, 2;
	add.u32 	%r3158, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3132, 19;
	shr.b32 	%rhs, %r3132, 13;
	add.u32 	%r3159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3132, 10;
	shr.b32 	%rhs, %r3132, 22;
	add.u32 	%r3160, %lhs, %rhs;
	}
	xor.b32  	%r3161, %r3159, %r3160;
	xor.b32  	%r3162, %r3161, %r3158;
	and.b32  	%r3163, %r3132, %r3095;
	or.b32  	%r3164, %r3132, %r3095;
	and.b32  	%r3165, %r3164, %r3058;
	or.b32  	%r3166, %r3165, %r3163;
	add.s32 	%r3167, %r3157, %r3021;
	add.s32 	%r3168, %r3162, %r3166;
	add.s32 	%r3169, %r3168, %r3157;
	.loc 2 233 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3167, 26;
	shr.b32 	%rhs, %r3167, 6;
	add.u32 	%r3170, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3167, 21;
	shr.b32 	%rhs, %r3167, 11;
	add.u32 	%r3171, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3167, 7;
	shr.b32 	%rhs, %r3167, 25;
	add.u32 	%r3172, %lhs, %rhs;
	}
	xor.b32  	%r3173, %r3171, %r3172;
	xor.b32  	%r3174, %r3173, %r3170;
	xor.b32  	%r3175, %r3130, %r3093;
	and.b32  	%r3176, %r3167, %r3175;
	xor.b32  	%r3177, %r3176, %r3093;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3116, 15;
	shr.b32 	%rhs, %r3116, 17;
	add.u32 	%r3178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3116, 13;
	shr.b32 	%rhs, %r3116, 19;
	add.u32 	%r3179, %lhs, %rhs;
	}
	shr.u32 	%r3180, %r3116, 10;
	xor.b32  	%r3181, %r3179, %r3180;
	xor.b32  	%r3182, %r3181, %r3178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2687, 25;
	shr.b32 	%rhs, %r2687, 7;
	add.u32 	%r3183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2687, 14;
	shr.b32 	%rhs, %r2687, 18;
	add.u32 	%r3184, %lhs, %rhs;
	}
	shr.u32 	%r3185, %r2687, 3;
	xor.b32  	%r3186, %r3184, %r3185;
	xor.b32  	%r3187, %r3186, %r3183;
	add.s32 	%r3188, %r3187, %r2650;
	add.s32 	%r3189, %r3188, %r2931;
	add.s32 	%r3190, %r3189, %r3182;
	add.s32 	%r3191, %r3190, %r3056;
	add.s32 	%r3192, %r3191, %r3177;
	add.s32 	%r3193, %r3192, %r3174;
	add.s32 	%r3194, %r3193, 1986661051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3169, 30;
	shr.b32 	%rhs, %r3169, 2;
	add.u32 	%r3195, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3169, 19;
	shr.b32 	%rhs, %r3169, 13;
	add.u32 	%r3196, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3169, 10;
	shr.b32 	%rhs, %r3169, 22;
	add.u32 	%r3197, %lhs, %rhs;
	}
	xor.b32  	%r3198, %r3196, %r3197;
	xor.b32  	%r3199, %r3198, %r3195;
	and.b32  	%r3200, %r3169, %r3132;
	or.b32  	%r3201, %r3169, %r3132;
	and.b32  	%r3202, %r3201, %r3095;
	or.b32  	%r3203, %r3202, %r3200;
	add.s32 	%r3204, %r3194, %r3058;
	add.s32 	%r3205, %r3199, %r3203;
	add.s32 	%r3206, %r3205, %r3194;
	.loc 2 234 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3204, 26;
	shr.b32 	%rhs, %r3204, 6;
	add.u32 	%r3207, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3204, 21;
	shr.b32 	%rhs, %r3204, 11;
	add.u32 	%r3208, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3204, 7;
	shr.b32 	%rhs, %r3204, 25;
	add.u32 	%r3209, %lhs, %rhs;
	}
	xor.b32  	%r3210, %r3208, %r3209;
	xor.b32  	%r3211, %r3210, %r3207;
	xor.b32  	%r3212, %r3167, %r3130;
	and.b32  	%r3213, %r3204, %r3212;
	xor.b32  	%r3214, %r3213, %r3130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3153, 15;
	shr.b32 	%rhs, %r3153, 17;
	add.u32 	%r3215, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3153, 13;
	shr.b32 	%rhs, %r3153, 19;
	add.u32 	%r3216, %lhs, %rhs;
	}
	shr.u32 	%r3217, %r3153, 10;
	xor.b32  	%r3218, %r3216, %r3217;
	xor.b32  	%r3219, %r3218, %r3215;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2719, 25;
	shr.b32 	%rhs, %r2719, 7;
	add.u32 	%r3220, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2719, 14;
	shr.b32 	%rhs, %r2719, 18;
	add.u32 	%r3221, %lhs, %rhs;
	}
	shr.u32 	%r3222, %r2719, 3;
	xor.b32  	%r3223, %r3221, %r3222;
	xor.b32  	%r3224, %r3223, %r3220;
	add.s32 	%r3225, %r3224, %r2687;
	add.s32 	%r3226, %r3225, %r2968;
	add.s32 	%r3227, %r3226, %r3219;
	add.s32 	%r3228, %r3227, %r3093;
	add.s32 	%r3229, %r3228, %r3214;
	add.s32 	%r3230, %r3229, %r3211;
	add.s32 	%r3231, %r3230, -2117940946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3206, 30;
	shr.b32 	%rhs, %r3206, 2;
	add.u32 	%r3232, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3206, 19;
	shr.b32 	%rhs, %r3206, 13;
	add.u32 	%r3233, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3206, 10;
	shr.b32 	%rhs, %r3206, 22;
	add.u32 	%r3234, %lhs, %rhs;
	}
	xor.b32  	%r3235, %r3233, %r3234;
	xor.b32  	%r3236, %r3235, %r3232;
	and.b32  	%r3237, %r3206, %r3169;
	or.b32  	%r3238, %r3206, %r3169;
	and.b32  	%r3239, %r3238, %r3132;
	or.b32  	%r3240, %r3239, %r3237;
	add.s32 	%r3241, %r3231, %r3095;
	add.s32 	%r3242, %r3236, %r3240;
	add.s32 	%r3243, %r3242, %r3231;
	.loc 2 235 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3241, 26;
	shr.b32 	%rhs, %r3241, 6;
	add.u32 	%r3244, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3241, 21;
	shr.b32 	%rhs, %r3241, 11;
	add.u32 	%r3245, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3241, 7;
	shr.b32 	%rhs, %r3241, 25;
	add.u32 	%r3246, %lhs, %rhs;
	}
	xor.b32  	%r3247, %r3245, %r3246;
	xor.b32  	%r3248, %r3247, %r3244;
	xor.b32  	%r3249, %r3204, %r3167;
	and.b32  	%r3250, %r3241, %r3249;
	xor.b32  	%r3251, %r3250, %r3167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3190, 15;
	shr.b32 	%rhs, %r3190, 17;
	add.u32 	%r3252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3190, 13;
	shr.b32 	%rhs, %r3190, 19;
	add.u32 	%r3253, %lhs, %rhs;
	}
	shr.u32 	%r3254, %r3190, 10;
	xor.b32  	%r3255, %r3253, %r3254;
	xor.b32  	%r3256, %r3255, %r3252;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2750, 25;
	shr.b32 	%rhs, %r2750, 7;
	add.u32 	%r3257, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2750, 14;
	shr.b32 	%rhs, %r2750, 18;
	add.u32 	%r3258, %lhs, %rhs;
	}
	shr.u32 	%r3259, %r2750, 3;
	xor.b32  	%r3260, %r3258, %r3259;
	xor.b32  	%r3261, %r3260, %r3257;
	add.s32 	%r3262, %r3261, %r2719;
	add.s32 	%r3263, %r3262, %r3005;
	add.s32 	%r3264, %r3263, %r3256;
	add.s32 	%r3265, %r3264, %r3130;
	add.s32 	%r3266, %r3265, %r3251;
	add.s32 	%r3267, %r3266, %r3248;
	add.s32 	%r3268, %r3267, -1838011259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3243, 30;
	shr.b32 	%rhs, %r3243, 2;
	add.u32 	%r3269, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3243, 19;
	shr.b32 	%rhs, %r3243, 13;
	add.u32 	%r3270, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3243, 10;
	shr.b32 	%rhs, %r3243, 22;
	add.u32 	%r3271, %lhs, %rhs;
	}
	xor.b32  	%r3272, %r3270, %r3271;
	xor.b32  	%r3273, %r3272, %r3269;
	and.b32  	%r3274, %r3243, %r3206;
	or.b32  	%r3275, %r3243, %r3206;
	and.b32  	%r3276, %r3275, %r3169;
	or.b32  	%r3277, %r3276, %r3274;
	add.s32 	%r3278, %r3268, %r3132;
	add.s32 	%r3279, %r3273, %r3277;
	add.s32 	%r3280, %r3279, %r3268;
	.loc 2 236 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3278, 26;
	shr.b32 	%rhs, %r3278, 6;
	add.u32 	%r3281, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3278, 21;
	shr.b32 	%rhs, %r3278, 11;
	add.u32 	%r3282, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3278, 7;
	shr.b32 	%rhs, %r3278, 25;
	add.u32 	%r3283, %lhs, %rhs;
	}
	xor.b32  	%r3284, %r3282, %r3283;
	xor.b32  	%r3285, %r3284, %r3281;
	xor.b32  	%r3286, %r3241, %r3204;
	and.b32  	%r3287, %r3278, %r3286;
	xor.b32  	%r3288, %r3287, %r3204;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3227, 15;
	shr.b32 	%rhs, %r3227, 17;
	add.u32 	%r3289, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3227, 13;
	shr.b32 	%rhs, %r3227, 19;
	add.u32 	%r3290, %lhs, %rhs;
	}
	shr.u32 	%r3291, %r3227, 10;
	xor.b32  	%r3292, %r3290, %r3291;
	xor.b32  	%r3293, %r3292, %r3289;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2780, 25;
	shr.b32 	%rhs, %r2780, 7;
	add.u32 	%r3294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2780, 14;
	shr.b32 	%rhs, %r2780, 18;
	add.u32 	%r3295, %lhs, %rhs;
	}
	shr.u32 	%r3296, %r2780, 3;
	xor.b32  	%r3297, %r3295, %r3296;
	xor.b32  	%r3298, %r3297, %r3294;
	add.s32 	%r3299, %r3298, %r2750;
	add.s32 	%r3300, %r3299, %r3042;
	add.s32 	%r3301, %r3300, %r3293;
	add.s32 	%r3302, %r3301, %r3167;
	add.s32 	%r3303, %r3302, %r3288;
	add.s32 	%r3304, %r3303, %r3285;
	add.s32 	%r3305, %r3304, -1564481375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3280, 30;
	shr.b32 	%rhs, %r3280, 2;
	add.u32 	%r3306, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3280, 19;
	shr.b32 	%rhs, %r3280, 13;
	add.u32 	%r3307, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3280, 10;
	shr.b32 	%rhs, %r3280, 22;
	add.u32 	%r3308, %lhs, %rhs;
	}
	xor.b32  	%r3309, %r3307, %r3308;
	xor.b32  	%r3310, %r3309, %r3306;
	and.b32  	%r3311, %r3280, %r3243;
	or.b32  	%r3312, %r3280, %r3243;
	and.b32  	%r3313, %r3312, %r3206;
	or.b32  	%r3314, %r3313, %r3311;
	add.s32 	%r3315, %r3305, %r3169;
	add.s32 	%r3316, %r3310, %r3314;
	add.s32 	%r3317, %r3316, %r3305;
	.loc 2 237 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3315, 26;
	shr.b32 	%rhs, %r3315, 6;
	add.u32 	%r3318, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3315, 21;
	shr.b32 	%rhs, %r3315, 11;
	add.u32 	%r3319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3315, 7;
	shr.b32 	%rhs, %r3315, 25;
	add.u32 	%r3320, %lhs, %rhs;
	}
	xor.b32  	%r3321, %r3319, %r3320;
	xor.b32  	%r3322, %r3321, %r3318;
	xor.b32  	%r3323, %r3278, %r3241;
	and.b32  	%r3324, %r3315, %r3323;
	xor.b32  	%r3325, %r3324, %r3241;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3264, 15;
	shr.b32 	%rhs, %r3264, 17;
	add.u32 	%r3326, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3264, 13;
	shr.b32 	%rhs, %r3264, 19;
	add.u32 	%r3327, %lhs, %rhs;
	}
	shr.u32 	%r3328, %r3264, 10;
	xor.b32  	%r3329, %r3327, %r3328;
	xor.b32  	%r3330, %r3329, %r3326;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2810, 25;
	shr.b32 	%rhs, %r2810, 7;
	add.u32 	%r3331, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2810, 14;
	shr.b32 	%rhs, %r2810, 18;
	add.u32 	%r3332, %lhs, %rhs;
	}
	shr.u32 	%r3333, %r2810, 3;
	xor.b32  	%r3334, %r3332, %r3333;
	xor.b32  	%r3335, %r3334, %r3331;
	add.s32 	%r3336, %r3335, %r2780;
	add.s32 	%r3337, %r3336, %r3079;
	add.s32 	%r3338, %r3337, %r3330;
	add.s32 	%r3339, %r3338, %r3204;
	add.s32 	%r3340, %r3339, %r3325;
	add.s32 	%r3341, %r3340, %r3322;
	add.s32 	%r3342, %r3341, -1474664885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3317, 30;
	shr.b32 	%rhs, %r3317, 2;
	add.u32 	%r3343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3317, 19;
	shr.b32 	%rhs, %r3317, 13;
	add.u32 	%r3344, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3317, 10;
	shr.b32 	%rhs, %r3317, 22;
	add.u32 	%r3345, %lhs, %rhs;
	}
	xor.b32  	%r3346, %r3344, %r3345;
	xor.b32  	%r3347, %r3346, %r3343;
	and.b32  	%r3348, %r3317, %r3280;
	or.b32  	%r3349, %r3317, %r3280;
	and.b32  	%r3350, %r3349, %r3243;
	or.b32  	%r3351, %r3350, %r3348;
	add.s32 	%r3352, %r3342, %r3206;
	add.s32 	%r3353, %r3347, %r3351;
	add.s32 	%r3354, %r3353, %r3342;
	.loc 2 238 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3352, 26;
	shr.b32 	%rhs, %r3352, 6;
	add.u32 	%r3355, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3352, 21;
	shr.b32 	%rhs, %r3352, 11;
	add.u32 	%r3356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3352, 7;
	shr.b32 	%rhs, %r3352, 25;
	add.u32 	%r3357, %lhs, %rhs;
	}
	xor.b32  	%r3358, %r3356, %r3357;
	xor.b32  	%r3359, %r3358, %r3355;
	xor.b32  	%r3360, %r3315, %r3278;
	and.b32  	%r3361, %r3352, %r3360;
	xor.b32  	%r3362, %r3361, %r3278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3301, 15;
	shr.b32 	%rhs, %r3301, 17;
	add.u32 	%r3363, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3301, 13;
	shr.b32 	%rhs, %r3301, 19;
	add.u32 	%r3364, %lhs, %rhs;
	}
	shr.u32 	%r3365, %r3301, 10;
	xor.b32  	%r3366, %r3364, %r3365;
	xor.b32  	%r3367, %r3366, %r3363;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2840, 25;
	shr.b32 	%rhs, %r2840, 7;
	add.u32 	%r3368, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2840, 14;
	shr.b32 	%rhs, %r2840, 18;
	add.u32 	%r3369, %lhs, %rhs;
	}
	shr.u32 	%r3370, %r2840, 3;
	xor.b32  	%r3371, %r3369, %r3370;
	xor.b32  	%r3372, %r3371, %r3368;
	add.s32 	%r3373, %r3372, %r2810;
	add.s32 	%r3374, %r3373, %r3116;
	add.s32 	%r3375, %r3374, %r3367;
	add.s32 	%r3376, %r3375, %r3241;
	add.s32 	%r3377, %r3376, %r3362;
	add.s32 	%r3378, %r3377, %r3359;
	add.s32 	%r3379, %r3378, -1035236496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3354, 30;
	shr.b32 	%rhs, %r3354, 2;
	add.u32 	%r3380, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3354, 19;
	shr.b32 	%rhs, %r3354, 13;
	add.u32 	%r3381, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3354, 10;
	shr.b32 	%rhs, %r3354, 22;
	add.u32 	%r3382, %lhs, %rhs;
	}
	xor.b32  	%r3383, %r3381, %r3382;
	xor.b32  	%r3384, %r3383, %r3380;
	and.b32  	%r3385, %r3354, %r3317;
	or.b32  	%r3386, %r3354, %r3317;
	and.b32  	%r3387, %r3386, %r3280;
	or.b32  	%r3388, %r3387, %r3385;
	add.s32 	%r3389, %r3379, %r3243;
	add.s32 	%r3390, %r3384, %r3388;
	add.s32 	%r3391, %r3390, %r3379;
	.loc 2 239 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3389, 26;
	shr.b32 	%rhs, %r3389, 6;
	add.u32 	%r3392, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3389, 21;
	shr.b32 	%rhs, %r3389, 11;
	add.u32 	%r3393, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3389, 7;
	shr.b32 	%rhs, %r3389, 25;
	add.u32 	%r3394, %lhs, %rhs;
	}
	xor.b32  	%r3395, %r3393, %r3394;
	xor.b32  	%r3396, %r3395, %r3392;
	xor.b32  	%r3397, %r3352, %r3315;
	and.b32  	%r3398, %r3389, %r3397;
	xor.b32  	%r3399, %r3398, %r3315;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3338, 15;
	shr.b32 	%rhs, %r3338, 17;
	add.u32 	%r3400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3338, 13;
	shr.b32 	%rhs, %r3338, 19;
	add.u32 	%r3401, %lhs, %rhs;
	}
	shr.u32 	%r3402, %r3338, 10;
	xor.b32  	%r3403, %r3401, %r3402;
	xor.b32  	%r3404, %r3403, %r3400;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2870, 25;
	shr.b32 	%rhs, %r2870, 7;
	add.u32 	%r3405, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2870, 14;
	shr.b32 	%rhs, %r2870, 18;
	add.u32 	%r3406, %lhs, %rhs;
	}
	shr.u32 	%r3407, %r2870, 3;
	xor.b32  	%r3408, %r3406, %r3407;
	xor.b32  	%r3409, %r3408, %r3405;
	add.s32 	%r3410, %r3409, %r2840;
	add.s32 	%r3411, %r3410, %r3153;
	add.s32 	%r3412, %r3411, %r3404;
	add.s32 	%r3413, %r3412, %r3278;
	add.s32 	%r3414, %r3413, %r3399;
	add.s32 	%r3415, %r3414, %r3396;
	add.s32 	%r3416, %r3415, -949202525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3391, 30;
	shr.b32 	%rhs, %r3391, 2;
	add.u32 	%r3417, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3391, 19;
	shr.b32 	%rhs, %r3391, 13;
	add.u32 	%r3418, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3391, 10;
	shr.b32 	%rhs, %r3391, 22;
	add.u32 	%r3419, %lhs, %rhs;
	}
	xor.b32  	%r3420, %r3418, %r3419;
	xor.b32  	%r3421, %r3420, %r3417;
	and.b32  	%r3422, %r3391, %r3354;
	or.b32  	%r3423, %r3391, %r3354;
	and.b32  	%r3424, %r3423, %r3317;
	or.b32  	%r3425, %r3424, %r3422;
	add.s32 	%r3426, %r3416, %r3280;
	add.s32 	%r3427, %r3421, %r3425;
	add.s32 	%r3428, %r3427, %r3416;
	.loc 2 240 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3426, 26;
	shr.b32 	%rhs, %r3426, 6;
	add.u32 	%r3429, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3426, 21;
	shr.b32 	%rhs, %r3426, 11;
	add.u32 	%r3430, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3426, 7;
	shr.b32 	%rhs, %r3426, 25;
	add.u32 	%r3431, %lhs, %rhs;
	}
	xor.b32  	%r3432, %r3430, %r3431;
	xor.b32  	%r3433, %r3432, %r3429;
	xor.b32  	%r3434, %r3389, %r3352;
	and.b32  	%r3435, %r3426, %r3434;
	xor.b32  	%r3436, %r3435, %r3352;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3375, 15;
	shr.b32 	%rhs, %r3375, 17;
	add.u32 	%r3437, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3375, 13;
	shr.b32 	%rhs, %r3375, 19;
	add.u32 	%r3438, %lhs, %rhs;
	}
	shr.u32 	%r3439, %r3375, 10;
	xor.b32  	%r3440, %r3438, %r3439;
	xor.b32  	%r3441, %r3440, %r3437;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2900, 25;
	shr.b32 	%rhs, %r2900, 7;
	add.u32 	%r3442, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2900, 14;
	shr.b32 	%rhs, %r2900, 18;
	add.u32 	%r3443, %lhs, %rhs;
	}
	shr.u32 	%r3444, %r2900, 3;
	xor.b32  	%r3445, %r3443, %r3444;
	xor.b32  	%r3446, %r3445, %r3442;
	add.s32 	%r3447, %r3446, %r2870;
	add.s32 	%r3448, %r3447, %r3190;
	add.s32 	%r3449, %r3448, %r3441;
	add.s32 	%r3450, %r3449, %r3315;
	add.s32 	%r3451, %r3450, %r3436;
	add.s32 	%r3452, %r3451, %r3433;
	add.s32 	%r3453, %r3452, -778901479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3428, 30;
	shr.b32 	%rhs, %r3428, 2;
	add.u32 	%r3454, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3428, 19;
	shr.b32 	%rhs, %r3428, 13;
	add.u32 	%r3455, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3428, 10;
	shr.b32 	%rhs, %r3428, 22;
	add.u32 	%r3456, %lhs, %rhs;
	}
	xor.b32  	%r3457, %r3455, %r3456;
	xor.b32  	%r3458, %r3457, %r3454;
	and.b32  	%r3459, %r3428, %r3391;
	or.b32  	%r3460, %r3428, %r3391;
	and.b32  	%r3461, %r3460, %r3354;
	or.b32  	%r3462, %r3461, %r3459;
	add.s32 	%r3463, %r3453, %r3317;
	add.s32 	%r3464, %r3458, %r3462;
	add.s32 	%r3465, %r3464, %r3453;
	.loc 2 241 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3463, 26;
	shr.b32 	%rhs, %r3463, 6;
	add.u32 	%r3466, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3463, 21;
	shr.b32 	%rhs, %r3463, 11;
	add.u32 	%r3467, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3463, 7;
	shr.b32 	%rhs, %r3463, 25;
	add.u32 	%r3468, %lhs, %rhs;
	}
	xor.b32  	%r3469, %r3467, %r3468;
	xor.b32  	%r3470, %r3469, %r3466;
	xor.b32  	%r3471, %r3426, %r3389;
	and.b32  	%r3472, %r3463, %r3471;
	xor.b32  	%r3473, %r3472, %r3389;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3412, 15;
	shr.b32 	%rhs, %r3412, 17;
	add.u32 	%r3474, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3412, 13;
	shr.b32 	%rhs, %r3412, 19;
	add.u32 	%r3475, %lhs, %rhs;
	}
	shr.u32 	%r3476, %r3412, 10;
	xor.b32  	%r3477, %r3475, %r3476;
	xor.b32  	%r3478, %r3477, %r3474;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2931, 25;
	shr.b32 	%rhs, %r2931, 7;
	add.u32 	%r3479, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2931, 14;
	shr.b32 	%rhs, %r2931, 18;
	add.u32 	%r3480, %lhs, %rhs;
	}
	shr.u32 	%r3481, %r2931, 3;
	xor.b32  	%r3482, %r3480, %r3481;
	xor.b32  	%r3483, %r3482, %r3479;
	add.s32 	%r3484, %r3483, %r2900;
	add.s32 	%r3485, %r3484, %r3227;
	add.s32 	%r3486, %r3485, %r3478;
	add.s32 	%r3487, %r3486, %r3352;
	add.s32 	%r3488, %r3487, %r3473;
	add.s32 	%r3489, %r3488, %r3470;
	add.s32 	%r3490, %r3489, -694614492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3465, 30;
	shr.b32 	%rhs, %r3465, 2;
	add.u32 	%r3491, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3465, 19;
	shr.b32 	%rhs, %r3465, 13;
	add.u32 	%r3492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3465, 10;
	shr.b32 	%rhs, %r3465, 22;
	add.u32 	%r3493, %lhs, %rhs;
	}
	xor.b32  	%r3494, %r3492, %r3493;
	xor.b32  	%r3495, %r3494, %r3491;
	and.b32  	%r3496, %r3465, %r3428;
	or.b32  	%r3497, %r3465, %r3428;
	and.b32  	%r3498, %r3497, %r3391;
	or.b32  	%r3499, %r3498, %r3496;
	add.s32 	%r3500, %r3490, %r3354;
	add.s32 	%r3501, %r3495, %r3499;
	add.s32 	%r3502, %r3501, %r3490;
	.loc 2 242 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3500, 26;
	shr.b32 	%rhs, %r3500, 6;
	add.u32 	%r3503, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3500, 21;
	shr.b32 	%rhs, %r3500, 11;
	add.u32 	%r3504, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3500, 7;
	shr.b32 	%rhs, %r3500, 25;
	add.u32 	%r3505, %lhs, %rhs;
	}
	xor.b32  	%r3506, %r3504, %r3505;
	xor.b32  	%r3507, %r3506, %r3503;
	xor.b32  	%r3508, %r3463, %r3426;
	and.b32  	%r3509, %r3500, %r3508;
	xor.b32  	%r3510, %r3509, %r3426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3449, 15;
	shr.b32 	%rhs, %r3449, 17;
	add.u32 	%r3511, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3449, 13;
	shr.b32 	%rhs, %r3449, 19;
	add.u32 	%r3512, %lhs, %rhs;
	}
	shr.u32 	%r3513, %r3449, 10;
	xor.b32  	%r3514, %r3512, %r3513;
	xor.b32  	%r3515, %r3514, %r3511;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2968, 25;
	shr.b32 	%rhs, %r2968, 7;
	add.u32 	%r3516, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2968, 14;
	shr.b32 	%rhs, %r2968, 18;
	add.u32 	%r3517, %lhs, %rhs;
	}
	shr.u32 	%r3518, %r2968, 3;
	xor.b32  	%r3519, %r3517, %r3518;
	xor.b32  	%r3520, %r3519, %r3516;
	add.s32 	%r3521, %r3520, %r2931;
	add.s32 	%r3522, %r3521, %r3264;
	add.s32 	%r3523, %r3522, %r3515;
	add.s32 	%r3524, %r3523, %r3389;
	add.s32 	%r3525, %r3524, %r3510;
	add.s32 	%r3526, %r3525, %r3507;
	add.s32 	%r3527, %r3526, -200395387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3502, 30;
	shr.b32 	%rhs, %r3502, 2;
	add.u32 	%r3528, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3502, 19;
	shr.b32 	%rhs, %r3502, 13;
	add.u32 	%r3529, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3502, 10;
	shr.b32 	%rhs, %r3502, 22;
	add.u32 	%r3530, %lhs, %rhs;
	}
	xor.b32  	%r3531, %r3529, %r3530;
	xor.b32  	%r3532, %r3531, %r3528;
	and.b32  	%r3533, %r3502, %r3465;
	or.b32  	%r3534, %r3502, %r3465;
	and.b32  	%r3535, %r3534, %r3428;
	or.b32  	%r3536, %r3535, %r3533;
	add.s32 	%r3537, %r3527, %r3391;
	add.s32 	%r3538, %r3532, %r3536;
	add.s32 	%r3539, %r3538, %r3527;
	.loc 2 243 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3537, 26;
	shr.b32 	%rhs, %r3537, 6;
	add.u32 	%r3540, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3537, 21;
	shr.b32 	%rhs, %r3537, 11;
	add.u32 	%r3541, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3537, 7;
	shr.b32 	%rhs, %r3537, 25;
	add.u32 	%r3542, %lhs, %rhs;
	}
	xor.b32  	%r3543, %r3541, %r3542;
	xor.b32  	%r3544, %r3543, %r3540;
	xor.b32  	%r3545, %r3500, %r3463;
	and.b32  	%r3546, %r3537, %r3545;
	xor.b32  	%r3547, %r3546, %r3463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3486, 15;
	shr.b32 	%rhs, %r3486, 17;
	add.u32 	%r3548, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3486, 13;
	shr.b32 	%rhs, %r3486, 19;
	add.u32 	%r3549, %lhs, %rhs;
	}
	shr.u32 	%r3550, %r3486, 10;
	xor.b32  	%r3551, %r3549, %r3550;
	xor.b32  	%r3552, %r3551, %r3548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3005, 25;
	shr.b32 	%rhs, %r3005, 7;
	add.u32 	%r3553, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3005, 14;
	shr.b32 	%rhs, %r3005, 18;
	add.u32 	%r3554, %lhs, %rhs;
	}
	shr.u32 	%r3555, %r3005, 3;
	xor.b32  	%r3556, %r3554, %r3555;
	xor.b32  	%r3557, %r3556, %r3553;
	add.s32 	%r3558, %r3557, %r2968;
	add.s32 	%r3559, %r3558, %r3301;
	add.s32 	%r3560, %r3559, %r3552;
	add.s32 	%r3561, %r3560, %r3426;
	add.s32 	%r3562, %r3561, %r3547;
	add.s32 	%r3563, %r3562, %r3544;
	add.s32 	%r3564, %r3563, 275423344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3539, 30;
	shr.b32 	%rhs, %r3539, 2;
	add.u32 	%r3565, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3539, 19;
	shr.b32 	%rhs, %r3539, 13;
	add.u32 	%r3566, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3539, 10;
	shr.b32 	%rhs, %r3539, 22;
	add.u32 	%r3567, %lhs, %rhs;
	}
	xor.b32  	%r3568, %r3566, %r3567;
	xor.b32  	%r3569, %r3568, %r3565;
	and.b32  	%r3570, %r3539, %r3502;
	or.b32  	%r3571, %r3539, %r3502;
	and.b32  	%r3572, %r3571, %r3465;
	or.b32  	%r3573, %r3572, %r3570;
	add.s32 	%r3574, %r3564, %r3428;
	add.s32 	%r3575, %r3569, %r3573;
	add.s32 	%r3576, %r3575, %r3564;
	.loc 2 244 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3574, 26;
	shr.b32 	%rhs, %r3574, 6;
	add.u32 	%r3577, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3574, 21;
	shr.b32 	%rhs, %r3574, 11;
	add.u32 	%r3578, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3574, 7;
	shr.b32 	%rhs, %r3574, 25;
	add.u32 	%r3579, %lhs, %rhs;
	}
	xor.b32  	%r3580, %r3578, %r3579;
	xor.b32  	%r3581, %r3580, %r3577;
	xor.b32  	%r3582, %r3537, %r3500;
	and.b32  	%r3583, %r3574, %r3582;
	xor.b32  	%r3584, %r3583, %r3500;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3523, 15;
	shr.b32 	%rhs, %r3523, 17;
	add.u32 	%r3585, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3523, 13;
	shr.b32 	%rhs, %r3523, 19;
	add.u32 	%r3586, %lhs, %rhs;
	}
	shr.u32 	%r3587, %r3523, 10;
	xor.b32  	%r3588, %r3586, %r3587;
	xor.b32  	%r3589, %r3588, %r3585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3042, 25;
	shr.b32 	%rhs, %r3042, 7;
	add.u32 	%r3590, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3042, 14;
	shr.b32 	%rhs, %r3042, 18;
	add.u32 	%r3591, %lhs, %rhs;
	}
	shr.u32 	%r3592, %r3042, 3;
	xor.b32  	%r3593, %r3591, %r3592;
	xor.b32  	%r3594, %r3593, %r3590;
	add.s32 	%r3595, %r3594, %r3005;
	add.s32 	%r3596, %r3595, %r3338;
	add.s32 	%r3597, %r3596, %r3589;
	add.s32 	%r3598, %r3597, %r3463;
	add.s32 	%r3599, %r3598, %r3584;
	add.s32 	%r3600, %r3599, %r3581;
	add.s32 	%r3601, %r3600, 430227734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3576, 30;
	shr.b32 	%rhs, %r3576, 2;
	add.u32 	%r3602, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3576, 19;
	shr.b32 	%rhs, %r3576, 13;
	add.u32 	%r3603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3576, 10;
	shr.b32 	%rhs, %r3576, 22;
	add.u32 	%r3604, %lhs, %rhs;
	}
	xor.b32  	%r3605, %r3603, %r3604;
	xor.b32  	%r3606, %r3605, %r3602;
	and.b32  	%r3607, %r3576, %r3539;
	or.b32  	%r3608, %r3576, %r3539;
	and.b32  	%r3609, %r3608, %r3502;
	or.b32  	%r3610, %r3609, %r3607;
	add.s32 	%r3611, %r3601, %r3465;
	add.s32 	%r3612, %r3606, %r3610;
	add.s32 	%r3613, %r3612, %r3601;
	.loc 2 245 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3611, 26;
	shr.b32 	%rhs, %r3611, 6;
	add.u32 	%r3614, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3611, 21;
	shr.b32 	%rhs, %r3611, 11;
	add.u32 	%r3615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3611, 7;
	shr.b32 	%rhs, %r3611, 25;
	add.u32 	%r3616, %lhs, %rhs;
	}
	xor.b32  	%r3617, %r3615, %r3616;
	xor.b32  	%r3618, %r3617, %r3614;
	xor.b32  	%r3619, %r3574, %r3537;
	and.b32  	%r3620, %r3611, %r3619;
	xor.b32  	%r3621, %r3620, %r3537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3560, 15;
	shr.b32 	%rhs, %r3560, 17;
	add.u32 	%r3622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3560, 13;
	shr.b32 	%rhs, %r3560, 19;
	add.u32 	%r3623, %lhs, %rhs;
	}
	shr.u32 	%r3624, %r3560, 10;
	xor.b32  	%r3625, %r3623, %r3624;
	xor.b32  	%r3626, %r3625, %r3622;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3079, 25;
	shr.b32 	%rhs, %r3079, 7;
	add.u32 	%r3627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3079, 14;
	shr.b32 	%rhs, %r3079, 18;
	add.u32 	%r3628, %lhs, %rhs;
	}
	shr.u32 	%r3629, %r3079, 3;
	xor.b32  	%r3630, %r3628, %r3629;
	xor.b32  	%r3631, %r3630, %r3627;
	add.s32 	%r3632, %r3631, %r3042;
	add.s32 	%r3633, %r3632, %r3375;
	add.s32 	%r3634, %r3633, %r3626;
	add.s32 	%r3635, %r3634, %r3500;
	add.s32 	%r3636, %r3635, %r3621;
	add.s32 	%r3637, %r3636, %r3618;
	add.s32 	%r3638, %r3637, 506948616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3613, 30;
	shr.b32 	%rhs, %r3613, 2;
	add.u32 	%r3639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3613, 19;
	shr.b32 	%rhs, %r3613, 13;
	add.u32 	%r3640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3613, 10;
	shr.b32 	%rhs, %r3613, 22;
	add.u32 	%r3641, %lhs, %rhs;
	}
	xor.b32  	%r3642, %r3640, %r3641;
	xor.b32  	%r3643, %r3642, %r3639;
	and.b32  	%r3644, %r3613, %r3576;
	or.b32  	%r3645, %r3613, %r3576;
	and.b32  	%r3646, %r3645, %r3539;
	or.b32  	%r3647, %r3646, %r3644;
	add.s32 	%r3648, %r3638, %r3502;
	add.s32 	%r3649, %r3643, %r3647;
	add.s32 	%r3650, %r3649, %r3638;
	.loc 2 246 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3648, 26;
	shr.b32 	%rhs, %r3648, 6;
	add.u32 	%r3651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3648, 21;
	shr.b32 	%rhs, %r3648, 11;
	add.u32 	%r3652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3648, 7;
	shr.b32 	%rhs, %r3648, 25;
	add.u32 	%r3653, %lhs, %rhs;
	}
	xor.b32  	%r3654, %r3652, %r3653;
	xor.b32  	%r3655, %r3654, %r3651;
	xor.b32  	%r3656, %r3611, %r3574;
	and.b32  	%r3657, %r3648, %r3656;
	xor.b32  	%r3658, %r3657, %r3574;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3597, 15;
	shr.b32 	%rhs, %r3597, 17;
	add.u32 	%r3659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3597, 13;
	shr.b32 	%rhs, %r3597, 19;
	add.u32 	%r3660, %lhs, %rhs;
	}
	shr.u32 	%r3661, %r3597, 10;
	xor.b32  	%r3662, %r3660, %r3661;
	xor.b32  	%r3663, %r3662, %r3659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3116, 25;
	shr.b32 	%rhs, %r3116, 7;
	add.u32 	%r3664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3116, 14;
	shr.b32 	%rhs, %r3116, 18;
	add.u32 	%r3665, %lhs, %rhs;
	}
	shr.u32 	%r3666, %r3116, 3;
	xor.b32  	%r3667, %r3665, %r3666;
	xor.b32  	%r3668, %r3667, %r3664;
	add.s32 	%r3669, %r3668, %r3079;
	add.s32 	%r3670, %r3669, %r3412;
	add.s32 	%r3671, %r3670, %r3663;
	add.s32 	%r3672, %r3671, %r3537;
	add.s32 	%r3673, %r3672, %r3658;
	add.s32 	%r3674, %r3673, %r3655;
	add.s32 	%r3675, %r3674, 659060556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3650, 30;
	shr.b32 	%rhs, %r3650, 2;
	add.u32 	%r3676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3650, 19;
	shr.b32 	%rhs, %r3650, 13;
	add.u32 	%r3677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3650, 10;
	shr.b32 	%rhs, %r3650, 22;
	add.u32 	%r3678, %lhs, %rhs;
	}
	xor.b32  	%r3679, %r3677, %r3678;
	xor.b32  	%r3680, %r3679, %r3676;
	and.b32  	%r3681, %r3650, %r3613;
	or.b32  	%r3682, %r3650, %r3613;
	and.b32  	%r3683, %r3682, %r3576;
	or.b32  	%r3684, %r3683, %r3681;
	add.s32 	%r3685, %r3675, %r3539;
	add.s32 	%r3686, %r3680, %r3684;
	add.s32 	%r3687, %r3686, %r3675;
	.loc 2 247 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3685, 26;
	shr.b32 	%rhs, %r3685, 6;
	add.u32 	%r3688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3685, 21;
	shr.b32 	%rhs, %r3685, 11;
	add.u32 	%r3689, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3685, 7;
	shr.b32 	%rhs, %r3685, 25;
	add.u32 	%r3690, %lhs, %rhs;
	}
	xor.b32  	%r3691, %r3689, %r3690;
	xor.b32  	%r3692, %r3691, %r3688;
	xor.b32  	%r3693, %r3648, %r3611;
	and.b32  	%r3694, %r3685, %r3693;
	xor.b32  	%r3695, %r3694, %r3611;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3634, 15;
	shr.b32 	%rhs, %r3634, 17;
	add.u32 	%r3696, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3634, 13;
	shr.b32 	%rhs, %r3634, 19;
	add.u32 	%r3697, %lhs, %rhs;
	}
	shr.u32 	%r3698, %r3634, 10;
	xor.b32  	%r3699, %r3697, %r3698;
	xor.b32  	%r3700, %r3699, %r3696;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3153, 25;
	shr.b32 	%rhs, %r3153, 7;
	add.u32 	%r3701, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3153, 14;
	shr.b32 	%rhs, %r3153, 18;
	add.u32 	%r3702, %lhs, %rhs;
	}
	shr.u32 	%r3703, %r3153, 3;
	xor.b32  	%r3704, %r3702, %r3703;
	xor.b32  	%r3705, %r3704, %r3701;
	add.s32 	%r3706, %r3705, %r3116;
	add.s32 	%r3707, %r3706, %r3449;
	add.s32 	%r3708, %r3707, %r3700;
	add.s32 	%r3709, %r3708, %r3574;
	add.s32 	%r3710, %r3709, %r3695;
	add.s32 	%r3711, %r3710, %r3692;
	add.s32 	%r3712, %r3711, 883997877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3687, 30;
	shr.b32 	%rhs, %r3687, 2;
	add.u32 	%r3713, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3687, 19;
	shr.b32 	%rhs, %r3687, 13;
	add.u32 	%r3714, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3687, 10;
	shr.b32 	%rhs, %r3687, 22;
	add.u32 	%r3715, %lhs, %rhs;
	}
	xor.b32  	%r3716, %r3714, %r3715;
	xor.b32  	%r3717, %r3716, %r3713;
	and.b32  	%r3718, %r3687, %r3650;
	or.b32  	%r3719, %r3687, %r3650;
	and.b32  	%r3720, %r3719, %r3613;
	or.b32  	%r3721, %r3720, %r3718;
	add.s32 	%r3722, %r3712, %r3576;
	add.s32 	%r3723, %r3717, %r3721;
	add.s32 	%r3724, %r3723, %r3712;
	.loc 2 248 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3722, 26;
	shr.b32 	%rhs, %r3722, 6;
	add.u32 	%r3725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3722, 21;
	shr.b32 	%rhs, %r3722, 11;
	add.u32 	%r3726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3722, 7;
	shr.b32 	%rhs, %r3722, 25;
	add.u32 	%r3727, %lhs, %rhs;
	}
	xor.b32  	%r3728, %r3726, %r3727;
	xor.b32  	%r3729, %r3728, %r3725;
	xor.b32  	%r3730, %r3685, %r3648;
	and.b32  	%r3731, %r3722, %r3730;
	xor.b32  	%r3732, %r3731, %r3648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3671, 15;
	shr.b32 	%rhs, %r3671, 17;
	add.u32 	%r3733, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3671, 13;
	shr.b32 	%rhs, %r3671, 19;
	add.u32 	%r3734, %lhs, %rhs;
	}
	shr.u32 	%r3735, %r3671, 10;
	xor.b32  	%r3736, %r3734, %r3735;
	xor.b32  	%r3737, %r3736, %r3733;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3190, 25;
	shr.b32 	%rhs, %r3190, 7;
	add.u32 	%r3738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3190, 14;
	shr.b32 	%rhs, %r3190, 18;
	add.u32 	%r3739, %lhs, %rhs;
	}
	shr.u32 	%r3740, %r3190, 3;
	xor.b32  	%r3741, %r3739, %r3740;
	xor.b32  	%r3742, %r3741, %r3738;
	add.s32 	%r3743, %r3742, %r3153;
	add.s32 	%r3744, %r3743, %r3486;
	add.s32 	%r3745, %r3744, %r3737;
	add.s32 	%r3746, %r3745, %r3611;
	add.s32 	%r3747, %r3746, %r3732;
	add.s32 	%r3748, %r3747, %r3729;
	add.s32 	%r3749, %r3748, 958139571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3724, 30;
	shr.b32 	%rhs, %r3724, 2;
	add.u32 	%r3750, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3724, 19;
	shr.b32 	%rhs, %r3724, 13;
	add.u32 	%r3751, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3724, 10;
	shr.b32 	%rhs, %r3724, 22;
	add.u32 	%r3752, %lhs, %rhs;
	}
	xor.b32  	%r3753, %r3751, %r3752;
	xor.b32  	%r3754, %r3753, %r3750;
	and.b32  	%r3755, %r3724, %r3687;
	or.b32  	%r3756, %r3724, %r3687;
	and.b32  	%r3757, %r3756, %r3650;
	or.b32  	%r3758, %r3757, %r3755;
	add.s32 	%r3759, %r3749, %r3613;
	add.s32 	%r3760, %r3754, %r3758;
	add.s32 	%r3761, %r3760, %r3749;
	.loc 2 249 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3759, 26;
	shr.b32 	%rhs, %r3759, 6;
	add.u32 	%r3762, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3759, 21;
	shr.b32 	%rhs, %r3759, 11;
	add.u32 	%r3763, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3759, 7;
	shr.b32 	%rhs, %r3759, 25;
	add.u32 	%r3764, %lhs, %rhs;
	}
	xor.b32  	%r3765, %r3763, %r3764;
	xor.b32  	%r3766, %r3765, %r3762;
	xor.b32  	%r3767, %r3722, %r3685;
	and.b32  	%r3768, %r3759, %r3767;
	xor.b32  	%r3769, %r3768, %r3685;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3708, 15;
	shr.b32 	%rhs, %r3708, 17;
	add.u32 	%r3770, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3708, 13;
	shr.b32 	%rhs, %r3708, 19;
	add.u32 	%r3771, %lhs, %rhs;
	}
	shr.u32 	%r3772, %r3708, 10;
	xor.b32  	%r3773, %r3771, %r3772;
	xor.b32  	%r3774, %r3773, %r3770;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3227, 25;
	shr.b32 	%rhs, %r3227, 7;
	add.u32 	%r3775, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3227, 14;
	shr.b32 	%rhs, %r3227, 18;
	add.u32 	%r3776, %lhs, %rhs;
	}
	shr.u32 	%r3777, %r3227, 3;
	xor.b32  	%r3778, %r3776, %r3777;
	xor.b32  	%r3779, %r3778, %r3775;
	add.s32 	%r3780, %r3779, %r3190;
	add.s32 	%r3781, %r3780, %r3523;
	add.s32 	%r3782, %r3781, %r3774;
	add.s32 	%r3783, %r3782, %r3648;
	add.s32 	%r3784, %r3783, %r3769;
	add.s32 	%r3785, %r3784, %r3766;
	add.s32 	%r3786, %r3785, 1322822218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3761, 30;
	shr.b32 	%rhs, %r3761, 2;
	add.u32 	%r3787, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3761, 19;
	shr.b32 	%rhs, %r3761, 13;
	add.u32 	%r3788, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3761, 10;
	shr.b32 	%rhs, %r3761, 22;
	add.u32 	%r3789, %lhs, %rhs;
	}
	xor.b32  	%r3790, %r3788, %r3789;
	xor.b32  	%r3791, %r3790, %r3787;
	and.b32  	%r3792, %r3761, %r3724;
	or.b32  	%r3793, %r3761, %r3724;
	and.b32  	%r3794, %r3793, %r3687;
	or.b32  	%r3795, %r3794, %r3792;
	add.s32 	%r3796, %r3786, %r3650;
	add.s32 	%r3797, %r3791, %r3795;
	add.s32 	%r3798, %r3797, %r3786;
	.loc 2 250 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3796, 26;
	shr.b32 	%rhs, %r3796, 6;
	add.u32 	%r3799, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3796, 21;
	shr.b32 	%rhs, %r3796, 11;
	add.u32 	%r3800, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3796, 7;
	shr.b32 	%rhs, %r3796, 25;
	add.u32 	%r3801, %lhs, %rhs;
	}
	xor.b32  	%r3802, %r3800, %r3801;
	xor.b32  	%r3803, %r3802, %r3799;
	xor.b32  	%r3804, %r3759, %r3722;
	and.b32  	%r3805, %r3796, %r3804;
	xor.b32  	%r3806, %r3805, %r3722;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3745, 15;
	shr.b32 	%rhs, %r3745, 17;
	add.u32 	%r3807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3745, 13;
	shr.b32 	%rhs, %r3745, 19;
	add.u32 	%r3808, %lhs, %rhs;
	}
	shr.u32 	%r3809, %r3745, 10;
	xor.b32  	%r3810, %r3808, %r3809;
	xor.b32  	%r3811, %r3810, %r3807;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3264, 25;
	shr.b32 	%rhs, %r3264, 7;
	add.u32 	%r3812, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3264, 14;
	shr.b32 	%rhs, %r3264, 18;
	add.u32 	%r3813, %lhs, %rhs;
	}
	shr.u32 	%r3814, %r3264, 3;
	xor.b32  	%r3815, %r3813, %r3814;
	xor.b32  	%r3816, %r3815, %r3812;
	add.s32 	%r3817, %r3816, %r3227;
	add.s32 	%r3818, %r3817, %r3560;
	add.s32 	%r3819, %r3818, %r3811;
	add.s32 	%r3820, %r3819, %r3685;
	add.s32 	%r3821, %r3820, %r3806;
	add.s32 	%r3822, %r3821, %r3803;
	add.s32 	%r3823, %r3822, 1537002063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3798, 30;
	shr.b32 	%rhs, %r3798, 2;
	add.u32 	%r3824, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3798, 19;
	shr.b32 	%rhs, %r3798, 13;
	add.u32 	%r3825, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3798, 10;
	shr.b32 	%rhs, %r3798, 22;
	add.u32 	%r3826, %lhs, %rhs;
	}
	xor.b32  	%r3827, %r3825, %r3826;
	xor.b32  	%r3828, %r3827, %r3824;
	and.b32  	%r3829, %r3798, %r3761;
	or.b32  	%r3830, %r3798, %r3761;
	and.b32  	%r3831, %r3830, %r3724;
	or.b32  	%r3832, %r3831, %r3829;
	add.s32 	%r3833, %r3823, %r3687;
	add.s32 	%r3834, %r3828, %r3832;
	add.s32 	%r3835, %r3834, %r3823;
	.loc 2 251 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3833, 26;
	shr.b32 	%rhs, %r3833, 6;
	add.u32 	%r3836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3833, 21;
	shr.b32 	%rhs, %r3833, 11;
	add.u32 	%r3837, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3833, 7;
	shr.b32 	%rhs, %r3833, 25;
	add.u32 	%r3838, %lhs, %rhs;
	}
	xor.b32  	%r3839, %r3837, %r3838;
	xor.b32  	%r3840, %r3839, %r3836;
	xor.b32  	%r3841, %r3796, %r3759;
	and.b32  	%r3842, %r3833, %r3841;
	xor.b32  	%r3843, %r3842, %r3759;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3782, 15;
	shr.b32 	%rhs, %r3782, 17;
	add.u32 	%r3844, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3782, 13;
	shr.b32 	%rhs, %r3782, 19;
	add.u32 	%r3845, %lhs, %rhs;
	}
	shr.u32 	%r3846, %r3782, 10;
	xor.b32  	%r3847, %r3845, %r3846;
	xor.b32  	%r3848, %r3847, %r3844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3301, 25;
	shr.b32 	%rhs, %r3301, 7;
	add.u32 	%r3849, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3301, 14;
	shr.b32 	%rhs, %r3301, 18;
	add.u32 	%r3850, %lhs, %rhs;
	}
	shr.u32 	%r3851, %r3301, 3;
	xor.b32  	%r3852, %r3850, %r3851;
	xor.b32  	%r3853, %r3852, %r3849;
	add.s32 	%r3854, %r3853, %r3264;
	add.s32 	%r3855, %r3854, %r3597;
	add.s32 	%r3856, %r3855, %r3848;
	add.s32 	%r3857, %r3856, %r3722;
	add.s32 	%r3858, %r3857, %r3843;
	add.s32 	%r3859, %r3858, %r3840;
	add.s32 	%r3860, %r3859, 1747873779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3835, 30;
	shr.b32 	%rhs, %r3835, 2;
	add.u32 	%r3861, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3835, 19;
	shr.b32 	%rhs, %r3835, 13;
	add.u32 	%r3862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3835, 10;
	shr.b32 	%rhs, %r3835, 22;
	add.u32 	%r3863, %lhs, %rhs;
	}
	xor.b32  	%r3864, %r3862, %r3863;
	xor.b32  	%r3865, %r3864, %r3861;
	and.b32  	%r3866, %r3835, %r3798;
	or.b32  	%r3867, %r3835, %r3798;
	and.b32  	%r3868, %r3867, %r3761;
	or.b32  	%r3869, %r3868, %r3866;
	add.s32 	%r3870, %r3860, %r3724;
	add.s32 	%r3871, %r3865, %r3869;
	add.s32 	%r3872, %r3871, %r3860;
	.loc 2 252 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3870, 26;
	shr.b32 	%rhs, %r3870, 6;
	add.u32 	%r3873, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3870, 21;
	shr.b32 	%rhs, %r3870, 11;
	add.u32 	%r3874, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3870, 7;
	shr.b32 	%rhs, %r3870, 25;
	add.u32 	%r3875, %lhs, %rhs;
	}
	xor.b32  	%r3876, %r3874, %r3875;
	xor.b32  	%r3877, %r3876, %r3873;
	xor.b32  	%r3878, %r3833, %r3796;
	and.b32  	%r3879, %r3870, %r3878;
	xor.b32  	%r3880, %r3879, %r3796;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3819, 15;
	shr.b32 	%rhs, %r3819, 17;
	add.u32 	%r3881, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3819, 13;
	shr.b32 	%rhs, %r3819, 19;
	add.u32 	%r3882, %lhs, %rhs;
	}
	shr.u32 	%r3883, %r3819, 10;
	xor.b32  	%r3884, %r3882, %r3883;
	xor.b32  	%r3885, %r3884, %r3881;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3338, 25;
	shr.b32 	%rhs, %r3338, 7;
	add.u32 	%r3886, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3338, 14;
	shr.b32 	%rhs, %r3338, 18;
	add.u32 	%r3887, %lhs, %rhs;
	}
	shr.u32 	%r3888, %r3338, 3;
	xor.b32  	%r3889, %r3887, %r3888;
	xor.b32  	%r3890, %r3889, %r3886;
	add.s32 	%r3891, %r3890, %r3301;
	add.s32 	%r3892, %r3891, %r3634;
	add.s32 	%r3893, %r3892, %r3885;
	add.s32 	%r3894, %r3893, %r3759;
	add.s32 	%r3895, %r3894, %r3880;
	add.s32 	%r3896, %r3895, %r3877;
	add.s32 	%r3897, %r3896, 1955562222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3872, 30;
	shr.b32 	%rhs, %r3872, 2;
	add.u32 	%r3898, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3872, 19;
	shr.b32 	%rhs, %r3872, 13;
	add.u32 	%r3899, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3872, 10;
	shr.b32 	%rhs, %r3872, 22;
	add.u32 	%r3900, %lhs, %rhs;
	}
	xor.b32  	%r3901, %r3899, %r3900;
	xor.b32  	%r3902, %r3901, %r3898;
	and.b32  	%r3903, %r3872, %r3835;
	or.b32  	%r3904, %r3872, %r3835;
	and.b32  	%r3905, %r3904, %r3798;
	or.b32  	%r3906, %r3905, %r3903;
	add.s32 	%r3907, %r3897, %r3761;
	.loc 2 253 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3907, 26;
	shr.b32 	%rhs, %r3907, 6;
	add.u32 	%r3908, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3907, 21;
	shr.b32 	%rhs, %r3907, 11;
	add.u32 	%r3909, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3907, 7;
	shr.b32 	%rhs, %r3907, 25;
	add.u32 	%r3910, %lhs, %rhs;
	}
	xor.b32  	%r3911, %r3909, %r3910;
	xor.b32  	%r3912, %r3911, %r3908;
	xor.b32  	%r3913, %r3870, %r3833;
	and.b32  	%r3914, %r3907, %r3913;
	xor.b32  	%r3915, %r3914, %r3833;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3856, 15;
	shr.b32 	%rhs, %r3856, 17;
	add.u32 	%r3916, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3856, 13;
	shr.b32 	%rhs, %r3856, 19;
	add.u32 	%r3917, %lhs, %rhs;
	}
	shr.u32 	%r3918, %r3856, 10;
	xor.b32  	%r3919, %r3917, %r3918;
	xor.b32  	%r3920, %r3919, %r3916;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3375, 25;
	shr.b32 	%rhs, %r3375, 7;
	add.u32 	%r3921, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3375, 14;
	shr.b32 	%rhs, %r3375, 18;
	add.u32 	%r3922, %lhs, %rhs;
	}
	shr.u32 	%r3923, %r3375, 3;
	xor.b32  	%r3924, %r3922, %r3923;
	xor.b32  	%r3925, %r3924, %r3921;
	add.s32 	%r3926, %r3925, %r3338;
	add.s32 	%r3927, %r3926, %r3671;
	add.s32 	%r3928, %r3927, %r3920;
	add.s32 	%r3929, %r3928, %r3798;
	add.s32 	%r3930, %r3929, %r3796;
	add.s32 	%r3931, %r3930, %r3915;
	add.s32 	%r3932, %r3931, %r3912;
	add.s32 	%r3933, %r3932, 2024104815;
	.loc 2 254 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3933, 26;
	shr.b32 	%rhs, %r3933, 6;
	add.u32 	%r3934, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3933, 21;
	shr.b32 	%rhs, %r3933, 11;
	add.u32 	%r3935, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3933, 7;
	shr.b32 	%rhs, %r3933, 25;
	add.u32 	%r3936, %lhs, %rhs;
	}
	xor.b32  	%r3937, %r3935, %r3936;
	xor.b32  	%r3938, %r3937, %r3934;
	xor.b32  	%r3939, %r3907, %r3870;
	and.b32  	%r3940, %r3933, %r3939;
	xor.b32  	%r3941, %r3940, %r3870;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3893, 15;
	shr.b32 	%rhs, %r3893, 17;
	add.u32 	%r3942, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3893, 13;
	shr.b32 	%rhs, %r3893, 19;
	add.u32 	%r3943, %lhs, %rhs;
	}
	shr.u32 	%r3944, %r3893, 10;
	xor.b32  	%r3945, %r3943, %r3944;
	xor.b32  	%r3946, %r3945, %r3942;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3412, 25;
	shr.b32 	%rhs, %r3412, 7;
	add.u32 	%r3947, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3412, 14;
	shr.b32 	%rhs, %r3412, 18;
	add.u32 	%r3948, %lhs, %rhs;
	}
	shr.u32 	%r3949, %r3412, 3;
	xor.b32  	%r3950, %r3948, %r3949;
	xor.b32  	%r3951, %r3950, %r3947;
	add.s32 	%r3952, %r3951, %r3375;
	add.s32 	%r3953, %r3952, %r3708;
	add.s32 	%r3954, %r3953, %r3946;
	add.s32 	%r3955, %r3954, %r3835;
	add.s32 	%r3956, %r3955, %r3833;
	add.s32 	%r3957, %r3956, %r3941;
	add.s32 	%r3958, %r3957, %r3938;
	add.s32 	%r3959, %r3958, -2067236844;
	.loc 2 255 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3959, 26;
	shr.b32 	%rhs, %r3959, 6;
	add.u32 	%r3960, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3959, 21;
	shr.b32 	%rhs, %r3959, 11;
	add.u32 	%r3961, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3959, 7;
	shr.b32 	%rhs, %r3959, 25;
	add.u32 	%r3962, %lhs, %rhs;
	}
	xor.b32  	%r3963, %r3961, %r3962;
	xor.b32  	%r3964, %r3963, %r3960;
	xor.b32  	%r3965, %r3933, %r3907;
	and.b32  	%r3966, %r3959, %r3965;
	xor.b32  	%r3967, %r3966, %r3907;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3928, 15;
	shr.b32 	%rhs, %r3928, 17;
	add.u32 	%r3968, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3928, 13;
	shr.b32 	%rhs, %r3928, 19;
	add.u32 	%r3969, %lhs, %rhs;
	}
	shr.u32 	%r3970, %r3928, 10;
	xor.b32  	%r3971, %r3969, %r3970;
	xor.b32  	%r3972, %r3971, %r3968;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3449, 25;
	shr.b32 	%rhs, %r3449, 7;
	add.u32 	%r3973, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3449, 14;
	shr.b32 	%rhs, %r3449, 18;
	add.u32 	%r3974, %lhs, %rhs;
	}
	shr.u32 	%r3975, %r3449, 3;
	xor.b32  	%r3976, %r3974, %r3975;
	xor.b32  	%r3977, %r3976, %r3973;
	add.s32 	%r3978, %r3412, %r3977;
	add.s32 	%r3979, %r3978, %r3745;
	add.s32 	%r3980, %r3979, %r3972;
	add.s32 	%r3981, %r3980, %r3872;
	add.s32 	%r3982, %r3981, %r3870;
	add.s32 	%r3983, %r3982, %r3967;
	add.s32 	%r3984, %r3983, %r3964;
	add.s32 	%r3985, %r3984, -1933114872;
	.loc 2 256 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3985, 26;
	shr.b32 	%rhs, %r3985, 6;
	add.u32 	%r3986, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3985, 21;
	shr.b32 	%rhs, %r3985, 11;
	add.u32 	%r3987, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3985, 7;
	shr.b32 	%rhs, %r3985, 25;
	add.u32 	%r3988, %lhs, %rhs;
	}
	xor.b32  	%r3989, %r3987, %r3988;
	xor.b32  	%r3990, %r3989, %r3986;
	xor.b32  	%r3991, %r3959, %r3933;
	and.b32  	%r3992, %r3985, %r3991;
	xor.b32  	%r3993, %r3992, %r3933;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3954, 15;
	shr.b32 	%rhs, %r3954, 17;
	add.u32 	%r3994, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3954, 13;
	shr.b32 	%rhs, %r3954, 19;
	add.u32 	%r3995, %lhs, %rhs;
	}
	shr.u32 	%r3996, %r3954, 10;
	xor.b32  	%r3997, %r3995, %r3996;
	xor.b32  	%r3998, %r3997, %r3994;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3486, 25;
	shr.b32 	%rhs, %r3486, 7;
	add.u32 	%r3999, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3486, 14;
	shr.b32 	%rhs, %r3486, 18;
	add.u32 	%r4000, %lhs, %rhs;
	}
	shr.u32 	%r4001, %r3486, 3;
	xor.b32  	%r4002, %r4000, %r4001;
	xor.b32  	%r4003, %r4002, %r3999;
	.loc 2 252 1
	add.s32 	%r4004, %r3449, %r4003;
	add.s32 	%r4005, %r4004, %r3782;
	.loc 2 256 1
	add.s32 	%r4006, %r4005, %r3998;
	add.s32 	%r4007, %r4006, %r3906;
	add.s32 	%r4008, %r4007, %r3902;
	add.s32 	%r4009, %r4008, %r3897;
	add.s32 	%r4010, %r4009, %r3907;
	add.s32 	%r4011, %r4010, %r3993;
	add.s32 	%r4012, %r4011, %r3990;
	.loc 2 266 1
	setp.ne.s32 	%p7, %r4012, 325071597;
	@%p7 bra 	BB0_13;

	.loc 2 89 1
	add.s32 	%r4015, %r4016, %r4;
	.loc 3 1852 5
	atom.global.exch.b32 	%r4014, [%r2], %r4015;

BB0_13:
	.loc 2 77 22
	add.s32 	%r4016, %r4016, 1;
	bra.uni 	BB0_8;
}


