Timing Analyzer report for top_calculator
Thu Dec 21 18:37:16 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pb[12]'
 13. Slow 1200mV 85C Model Setup: 'clock_divider:CLK|fnd_clk'
 14. Slow 1200mV 85C Model Setup: 'clock_50m'
 15. Slow 1200mV 85C Model Hold: 'clock_50m'
 16. Slow 1200mV 85C Model Hold: 'clock_divider:CLK|fnd_clk'
 17. Slow 1200mV 85C Model Hold: 'pb[12]'
 18. Slow 1200mV 85C Model Recovery: 'clock_divider:CLK|fnd_clk'
 19. Slow 1200mV 85C Model Removal: 'clock_divider:CLK|fnd_clk'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'pb[12]'
 28. Slow 1200mV 0C Model Setup: 'clock_divider:CLK|fnd_clk'
 29. Slow 1200mV 0C Model Setup: 'clock_50m'
 30. Slow 1200mV 0C Model Hold: 'clock_50m'
 31. Slow 1200mV 0C Model Hold: 'clock_divider:CLK|fnd_clk'
 32. Slow 1200mV 0C Model Hold: 'pb[12]'
 33. Slow 1200mV 0C Model Recovery: 'clock_divider:CLK|fnd_clk'
 34. Slow 1200mV 0C Model Removal: 'clock_divider:CLK|fnd_clk'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'pb[12]'
 42. Fast 1200mV 0C Model Setup: 'clock_divider:CLK|fnd_clk'
 43. Fast 1200mV 0C Model Setup: 'clock_50m'
 44. Fast 1200mV 0C Model Hold: 'clock_divider:CLK|fnd_clk'
 45. Fast 1200mV 0C Model Hold: 'clock_50m'
 46. Fast 1200mV 0C Model Hold: 'pb[12]'
 47. Fast 1200mV 0C Model Recovery: 'clock_divider:CLK|fnd_clk'
 48. Fast 1200mV 0C Model Removal: 'clock_divider:CLK|fnd_clk'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths Summary
 63. Clock Status Summary
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Unconstrained Input Ports
 67. Unconstrained Output Ports
 68. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; top_calculator                                         ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE22F17C6                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.8%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                               ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+
; Clock Name                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                       ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+
; clock_50m                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_50m }                 ;
; clock_divider:CLK|fnd_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:CLK|fnd_clk } ;
; pb[12]                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pb[12] }                    ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                       ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                ; Note                                                          ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
; 112.54 MHz ; 112.54 MHz      ; pb[12]                    ;                                                               ;
; 201.09 MHz ; 201.09 MHz      ; clock_divider:CLK|fnd_clk ;                                                               ;
; 488.52 MHz ; 250.0 MHz       ; clock_50m                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; pb[12]                    ; -4.985 ; -43.654       ;
; clock_divider:CLK|fnd_clk ; -3.973 ; -36.068       ;
; clock_50m                 ; -1.047 ; -12.802       ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; clock_50m                 ; 0.360 ; 0.000         ;
; clock_divider:CLK|fnd_clk ; 0.535 ; 0.000         ;
; pb[12]                    ; 0.698 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary             ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; clock_divider:CLK|fnd_clk ; -1.269 ; -13.680       ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary             ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; clock_divider:CLK|fnd_clk ; 0.968 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary  ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; clock_50m                 ; -3.000 ; -21.000       ;
; pb[12]                    ; -3.000 ; -3.000        ;
; clock_divider:CLK|fnd_clk ; -1.000 ; -11.000       ;
+---------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pb[12]'                                                                                                                                 ;
+--------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                         ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+
; -4.985 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.723     ; 4.377      ;
; -4.926 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.727     ; 4.316      ;
; -4.924 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.723     ; 4.317      ;
; -4.897 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.757     ; 4.253      ;
; -4.851 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.614     ; 4.353      ;
; -4.807 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.610     ; 4.303      ;
; -4.770 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.613     ; 4.271      ;
; -3.943 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 0.500        ; 1.548      ; 5.136      ;
; -3.884 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 0.500        ; 1.544      ; 5.075      ;
; -3.882 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 0.500        ; 1.548      ; 5.076      ;
; -3.855 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 0.500        ; 1.514      ; 5.012      ;
; -3.809 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 0.500        ; 1.657      ; 5.112      ;
; -3.796 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.727     ; 3.186      ;
; -3.792 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.723     ; 3.185      ;
; -3.789 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.868     ; 3.282      ;
; -3.776 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.103      ; 4.024      ;
; -3.765 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 0.500        ; 1.661      ; 5.062      ;
; -3.728 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 0.500        ; 1.658      ; 5.030      ;
; -3.719 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.614     ; 3.221      ;
; -3.717 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.099      ; 3.963      ;
; -3.715 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.103      ; 3.964      ;
; -3.701 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.757     ; 3.057      ;
; -3.688 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.069      ; 3.900      ;
; -3.675 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.610     ; 3.171      ;
; -3.642 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.212      ; 4.000      ;
; -3.632 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.723     ; 3.024      ;
; -3.598 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.216      ; 3.950      ;
; -3.561 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.213      ; 3.918      ;
; -3.550 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.613     ; 3.051      ;
; -3.510 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.867     ; 3.005      ;
; -3.361 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.868     ; 2.854      ;
; -3.296 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.723     ; 2.688      ;
; -3.291 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 1.000        ; 1.548      ; 4.984      ;
; -3.232 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 1.544      ; 4.923      ;
; -3.230 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 1.548      ; 4.924      ;
; -3.208 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.757     ; 2.564      ;
; -3.203 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 1.000        ; 1.514      ; 4.860      ;
; -3.166 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.723     ; 2.559      ;
; -3.157 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 1.000        ; 1.657      ; 4.960      ;
; -3.149 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.727     ; 2.539      ;
; -3.113 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 1.000        ; 1.661      ; 4.910      ;
; -3.081 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.613     ; 2.582      ;
; -3.076 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 1.000        ; 1.658      ; 4.878      ;
; -2.995 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.610     ; 2.491      ;
; -2.993 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.614     ; 2.495      ;
; -2.886 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 0.500        ; 1.403      ; 4.180      ;
; -2.794 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.867     ; 2.289      ;
; -2.637 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 0.500        ; 1.404      ; 3.933      ;
; -2.580 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.042     ; 2.929      ;
; -2.527 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.096      ; 2.770      ;
; -2.514 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.100      ; 2.760      ;
; -2.441 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.209      ; 2.796      ;
; -2.423 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.066      ; 2.632      ;
; -2.397 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.213      ; 2.746      ;
; -2.378 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.867     ; 1.873      ;
; -2.363 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.100      ; 2.608      ;
; -2.328 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.100      ; 2.573      ;
; -2.301 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.041     ; 2.652      ;
; -2.273 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.210      ; 2.627      ;
; -2.241 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 1.000        ; 1.403      ; 4.035      ;
; -2.240 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.066      ; 2.449      ;
; -2.198 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.100      ; 2.444      ;
; -2.195 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[0]~1 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.871     ; 1.683      ;
; -2.181 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.096      ; 2.424      ;
; -2.113 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.210      ; 2.467      ;
; -2.100 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.868     ; 1.593      ;
; -2.083 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.045     ; 2.429      ;
; -2.026 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.213      ; 2.375      ;
; -2.025 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.209      ; 2.380      ;
; -1.976 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 1.000        ; 1.404      ; 3.772      ;
; -1.802 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.044     ; 2.150      ;
; -1.547 ; segment_driver:SDI|segment[0][6]        ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.728     ; 0.936      ;
; -1.153 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; 0.500        ; 1.400      ; 2.442      ;
; -1.132 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.045     ; 1.478      ;
; -1.100 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.044     ; 1.448      ;
; -0.986 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.045     ; 1.330      ;
; -0.501 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; 1.000        ; 1.400      ; 2.290      ;
+--------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:CLK|fnd_clk'                                                                                                                                    ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -3.973 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 4.906      ;
; -3.947 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.058     ; 4.884      ;
; -3.935 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 4.868      ;
; -3.920 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 4.853      ;
; -3.909 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.058     ; 4.846      ;
; -3.899 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 4.832      ;
; -3.866 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.058     ; 4.803      ;
; -3.307 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 4.240      ;
; -3.016 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.164      ; 5.665      ;
; -3.002 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 3.935      ;
; -2.990 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.168      ; 5.643      ;
; -2.978 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.164      ; 5.627      ;
; -2.963 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.164      ; 5.612      ;
; -2.952 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.168      ; 5.605      ;
; -2.942 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.164      ; 5.591      ;
; -2.909 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.168      ; 5.562      ;
; -2.879 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 3.812      ;
; -2.849 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.719      ; 4.553      ;
; -2.823 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.723      ; 4.531      ;
; -2.815 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.058     ; 3.752      ;
; -2.811 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.719      ; 4.515      ;
; -2.796 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.719      ; 4.500      ;
; -2.788 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 3.721      ;
; -2.788 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 3.721      ;
; -2.785 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.723      ; 4.493      ;
; -2.777 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.058     ; 3.714      ;
; -2.775 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.719      ; 4.479      ;
; -2.742 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.723      ; 4.450      ;
; -2.739 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 3.672      ;
; -2.638 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.058     ; 3.575      ;
; -2.620 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 3.553      ;
; -2.489 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.164      ; 5.138      ;
; -2.364 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.164      ; 5.513      ;
; -2.338 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.168      ; 5.491      ;
; -2.326 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.164      ; 5.475      ;
; -2.311 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.164      ; 5.460      ;
; -2.310 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[0]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 3.243      ;
; -2.304 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 3.237      ;
; -2.300 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.168      ; 5.453      ;
; -2.290 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.164      ; 5.439      ;
; -2.284 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 3.217      ;
; -2.257 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.168      ; 5.410      ;
; -2.246 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 3.179      ;
; -2.192 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.164      ; 4.841      ;
; -2.183 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.719      ; 3.887      ;
; -2.177 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.058     ; 3.114      ;
; -2.162 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 3.095      ;
; -2.123 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 3.056      ;
; -2.097 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.058     ; 3.034      ;
; -2.084 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.058     ; 3.021      ;
; -1.899 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 2.832      ;
; -1.856 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.719      ; 3.560      ;
; -1.844 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.164      ; 4.993      ;
; -1.686 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.716      ; 3.387      ;
; -1.622 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.720      ; 3.327      ;
; -1.618 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.062     ; 2.551      ;
; -1.604 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.716      ; 3.305      ;
; -1.595 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.716      ; 3.296      ;
; -1.595 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.164      ; 4.744      ;
; -1.584 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.720      ; 3.289      ;
; -1.546 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.716      ; 3.247      ;
; -1.454 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.720      ; 3.159      ;
; -1.436 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.716      ; 3.137      ;
; -1.421 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.716      ; 3.122      ;
; -1.401 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.716      ; 3.102      ;
; -1.363 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.716      ; 3.064      ;
; -1.353 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.164      ; 4.002      ;
; -1.294 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.720      ; 2.999      ;
; -1.279 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.716      ; 2.980      ;
; -1.239 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.716      ; 2.940      ;
; -1.186 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.719      ; 2.890      ;
; -1.175 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.720      ; 2.880      ;
; -1.162 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.720      ; 2.867      ;
; -0.735 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.716      ; 2.436      ;
; -0.715 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.716      ; 2.416      ;
; -0.701 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.164      ; 3.850      ;
; -0.520 ; segment_driver:SDI|segment[0][6]        ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.063     ; 1.452      ;
; -0.340 ; segment_driver:SDI|fnd_s[3]~13          ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.455      ; 1.780      ;
; -0.224 ; segment_driver:SDI|fnd_s[5]~21          ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.452      ; 1.661      ;
; -0.193 ; segment_driver:SDI|fnd_s[4]~17          ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.456      ; 1.634      ;
; -0.192 ; segment_driver:SDI|fnd_s[0]~1           ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.565      ; 1.742      ;
; -0.162 ; segment_driver:SDI|fnd_s[2]~9           ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.566      ; 1.713      ;
; -0.113 ; segment_driver:SDI|fnd_s[1]~5           ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.602      ; 1.700      ;
; -0.099 ; segment_driver:SDI|fnd_d[6]~1           ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.569      ; 1.653      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_50m'                                                                                                               ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.047 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 2.331      ;
; -0.958 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.891      ;
; -0.955 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 2.239      ;
; -0.934 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.867      ;
; -0.931 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 2.215      ;
; -0.911 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.844      ;
; -0.908 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 2.192      ;
; -0.906 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 2.190      ;
; -0.902 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 2.186      ;
; -0.842 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.775      ;
; -0.839 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 2.123      ;
; -0.828 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.761      ;
; -0.825 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 2.109      ;
; -0.818 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.751      ;
; -0.815 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 2.099      ;
; -0.814 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.732      ;
; -0.808 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.726      ;
; -0.795 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.728      ;
; -0.793 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.726      ;
; -0.793 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.726      ;
; -0.792 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 2.076      ;
; -0.791 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 2.075      ;
; -0.790 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 2.074      ;
; -0.790 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 2.074      ;
; -0.789 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.722      ;
; -0.786 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 2.070      ;
; -0.784 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 2.068      ;
; -0.726 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.659      ;
; -0.723 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 2.007      ;
; -0.713 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.646      ;
; -0.712 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.645      ;
; -0.710 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.994      ;
; -0.709 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.993      ;
; -0.702 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.635      ;
; -0.699 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.983      ;
; -0.698 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.616      ;
; -0.695 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.613      ;
; -0.693 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.611      ;
; -0.692 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.610      ;
; -0.687 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.605      ;
; -0.679 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.612      ;
; -0.679 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.612      ;
; -0.678 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.611      ;
; -0.677 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.610      ;
; -0.677 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.610      ;
; -0.676 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.960      ;
; -0.676 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.960      ;
; -0.676 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.960      ;
; -0.675 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.959      ;
; -0.674 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.958      ;
; -0.674 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.958      ;
; -0.673 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.606      ;
; -0.671 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.604      ;
; -0.670 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.954      ;
; -0.670 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.954      ;
; -0.668 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.952      ;
; -0.615 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.533      ;
; -0.610 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[3]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.543      ;
; -0.598 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.531      ;
; -0.597 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.530      ;
; -0.596 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.529      ;
; -0.595 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.879      ;
; -0.594 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.878      ;
; -0.593 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.877      ;
; -0.586 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[2]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.519      ;
; -0.582 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.500      ;
; -0.579 ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.497      ;
; -0.579 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.497      ;
; -0.577 ; clock_divider:CLK|init_counter[14] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.495      ;
; -0.577 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.495      ;
; -0.576 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.494      ;
; -0.571 ; clock_divider:CLK|init_counter[14] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.489      ;
; -0.571 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.489      ;
; -0.567 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.500      ;
; -0.564 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.848      ;
; -0.563 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.496      ;
; -0.563 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.496      ;
; -0.563 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[3]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.496      ;
; -0.562 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.495      ;
; -0.561 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.494      ;
; -0.561 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.494      ;
; -0.560 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.844      ;
; -0.560 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.844      ;
; -0.559 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.843      ;
; -0.558 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.842      ;
; -0.558 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.842      ;
; -0.558 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.842      ;
; -0.558 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.842      ;
; -0.557 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.490      ;
; -0.557 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.490      ;
; -0.555 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.488      ;
; -0.554 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.838      ;
; -0.554 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.838      ;
; -0.552 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.836      ;
; -0.499 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.417      ;
; -0.498 ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; -0.077     ; 1.416      ;
; -0.486 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.419      ;
; -0.483 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.289      ; 1.767      ;
; -0.482 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.415      ;
; -0.481 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.062     ; 1.414      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_50m'                                                                                                               ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.360 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[0]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.063      ; 0.580      ;
; 0.476 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.061      ;
; 0.478 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.063      ;
; 0.496 ; clock_divider:CLK|init_counter[16] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 0.730      ;
; 0.534 ; clock_divider:CLK|init_counter[14] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 0.768      ;
; 0.535 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 0.769      ;
; 0.537 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 0.771      ;
; 0.538 ; clock_divider:CLK|init_counter[15] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 0.772      ;
; 0.539 ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 0.773      ;
; 0.540 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 0.774      ;
; 0.549 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[2]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[3]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 0.774      ;
; 0.560 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[1]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 0.779      ;
; 0.570 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.155      ;
; 0.572 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.157      ;
; 0.585 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.170      ;
; 0.587 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.172      ;
; 0.588 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.173      ;
; 0.590 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.175      ;
; 0.681 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.266      ;
; 0.682 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.267      ;
; 0.683 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.268      ;
; 0.684 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.269      ;
; 0.697 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.282      ;
; 0.699 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.284      ;
; 0.699 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.284      ;
; 0.700 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.285      ;
; 0.700 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[1]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.063      ; 0.920      ;
; 0.701 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.286      ;
; 0.702 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.287      ;
; 0.792 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.377      ;
; 0.793 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.378      ;
; 0.794 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.379      ;
; 0.794 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.379      ;
; 0.795 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.380      ;
; 0.796 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.381      ;
; 0.809 ; clock_divider:CLK|init_counter[14] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 1.043      ;
; 0.809 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.394      ;
; 0.810 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 1.044      ;
; 0.810 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.395      ;
; 0.811 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 1.045      ;
; 0.811 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.396      ;
; 0.811 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.396      ;
; 0.812 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.397      ;
; 0.812 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.397      ;
; 0.813 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.398      ;
; 0.824 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[3]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; clock_divider:CLK|init_counter[15] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 1.059      ;
; 0.826 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.045      ;
; 0.826 ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 1.060      ;
; 0.827 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 1.061      ;
; 0.828 ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 1.062      ;
; 0.829 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 1.063      ;
; 0.838 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[2]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.058      ;
; 0.840 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[3]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.060      ;
; 0.842 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.061      ;
; 0.843 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.062      ;
; 0.904 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.489      ;
; 0.904 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.489      ;
; 0.905 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.490      ;
; 0.906 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.491      ;
; 0.906 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.491      ;
; 0.906 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.491      ;
; 0.907 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.492      ;
; 0.919 ; clock_divider:CLK|init_counter[14] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 1.153      ;
; 0.920 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 1.154      ;
; 0.920 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.505      ;
; 0.921 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 1.155      ;
; 0.921 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.506      ;
; 0.922 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 1.156      ;
; 0.922 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.507      ;
; 0.922 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.507      ;
; 0.923 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 1.157      ;
; 0.923 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.508      ;
; 0.924 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.509      ;
; 0.925 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.428      ; 1.510      ;
; 0.934 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.153      ;
; 0.934 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.153      ;
; 0.935 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.154      ;
; 0.936 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.155      ;
; 0.937 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.156      ;
; 0.938 ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 1.172      ;
; 0.939 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 1.173      ;
; 0.941 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.077      ; 1.175      ;
; 0.950 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.169      ;
; 0.952 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.171      ;
; 0.952 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.062      ; 1.171      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:CLK|fnd_clk'                                                                                                                                    ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.535 ; segment_driver:SDI|fnd_s[1]~5           ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.757      ; 1.479      ;
; 0.596 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.867      ; 1.650      ;
; 0.623 ; segment_driver:SDI|fnd_d[6]~1           ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.728      ; 1.538      ;
; 0.638 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.868      ; 1.693      ;
; 0.681 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.871      ; 1.739      ;
; 0.683 ; segment_driver:SDI|fnd_s[0]~1           ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.724      ; 1.594      ;
; 0.685 ; segment_driver:SDI|fnd_s[2]~9           ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.724      ; 1.596      ;
; 0.733 ; segment_driver:SDI|fnd_s[4]~17          ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.618      ; 1.538      ;
; 0.753 ; segment_driver:SDI|fnd_s[5]~21          ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.614      ; 1.554      ;
; 0.797 ; segment_driver:SDI|fnd_s[3]~13          ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.617      ; 1.601      ;
; 0.860 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.868      ; 1.915      ;
; 0.886 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.871      ; 1.944      ;
; 0.903 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.872      ; 1.962      ;
; 0.905 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.872      ; 1.964      ;
; 0.928 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.869      ; 1.984      ;
; 0.934 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.869      ; 1.990      ;
; 0.941 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.872      ; 2.000      ;
; 0.981 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.868      ; 2.036      ;
; 0.989 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.871      ; 2.047      ;
; 1.006 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.868      ; 2.061      ;
; 1.017 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.272      ; 3.476      ;
; 1.029 ; segment_driver:SDI|segment[0][6]        ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.063      ; 1.249      ;
; 1.031 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.869      ; 2.087      ;
; 1.031 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.871      ; 2.089      ;
; 1.041 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.275      ; 3.503      ;
; 1.052 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.275      ; 3.514      ;
; 1.054 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.275      ; 3.516      ;
; 1.057 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.867      ; 2.111      ;
; 1.081 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.868      ; 2.136      ;
; 1.083 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.272      ; 3.542      ;
; 1.096 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.272      ; 3.555      ;
; 1.106 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.271      ; 3.564      ;
; 1.130 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.271      ; 3.588      ;
; 1.132 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.271      ; 3.590      ;
; 1.141 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.868      ; 2.196      ;
; 1.142 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.271      ; 3.600      ;
; 1.190 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.867      ; 2.244      ;
; 1.524 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.871      ; 2.582      ;
; 1.548 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.871      ; 2.606      ;
; 1.560 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.871      ; 2.618      ;
; 1.572 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.872      ; 2.631      ;
; 1.575 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.872      ; 2.634      ;
; 1.597 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.875      ; 2.659      ;
; 1.599 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.875      ; 2.661      ;
; 1.616 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.875      ; 2.678      ;
; 1.637 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.272      ; 3.596      ;
; 1.663 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.275      ; 3.625      ;
; 1.708 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.275      ; 3.670      ;
; 1.713 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.272      ; 3.672      ;
; 1.716 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.275      ; 3.678      ;
; 1.737 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.272      ; 3.696      ;
; 1.767 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.271      ; 3.725      ;
; 1.791 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.271      ; 3.749      ;
; 1.793 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.271      ; 3.751      ;
; 1.802 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.063      ; 2.022      ;
; 1.803 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.271      ; 3.761      ;
; 1.828 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.066      ; 2.051      ;
; 1.922 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.063      ; 2.142      ;
; 1.930 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.066      ; 2.153      ;
; 1.948 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.063      ; 2.168      ;
; 1.972 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.066      ; 2.195      ;
; 1.974 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.872      ; 3.033      ;
; 1.999 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.062      ; 2.218      ;
; 2.044 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.066      ; 2.267      ;
; 2.049 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.063      ; 2.269      ;
; 2.058 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.066      ; 2.281      ;
; 2.062 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.066      ; 2.285      ;
; 2.073 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.063      ; 2.293      ;
; 2.131 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.062      ; 2.350      ;
; 2.152 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.063      ; 2.372      ;
; 2.202 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.062      ; 2.421      ;
; 2.262 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.062      ; 2.481      ;
; 2.291 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.062      ; 2.510      ;
; 2.501 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.062      ; 2.720      ;
; 2.644 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.062      ; 2.863      ;
; 2.668 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.062      ; 2.887      ;
; 2.670 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[0]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.062      ; 2.889      ;
; 2.680 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.062      ; 2.899      ;
; 2.692 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.063      ; 2.912      ;
; 2.695 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.063      ; 2.915      ;
; 2.717 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.066      ; 2.940      ;
; 2.719 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.066      ; 2.942      ;
; 2.736 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.066      ; 2.959      ;
; 3.094 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.063      ; 3.314      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pb[12]'                                                                                                                                 ;
+-------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                         ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+
; 0.698 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; 0.000        ; 1.445      ; 2.143      ;
; 1.116 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.045      ; 1.161      ;
; 1.197 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 0.000        ; 1.448      ; 2.645      ;
; 1.227 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 0.000        ; 1.448      ; 2.675      ;
; 1.241 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.313      ; 1.554      ;
; 1.250 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.309      ; 1.559      ;
; 1.252 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.309      ; 1.561      ;
; 1.257 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.044      ; 1.301      ;
; 1.266 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.045      ; 1.311      ;
; 1.307 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.310      ; 1.617      ;
; 1.327 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.312      ; 1.639      ;
; 1.336 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.194      ; 1.530      ;
; 1.359 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; -0.500       ; 1.445      ; 2.304      ;
; 1.376 ; segment_driver:SDI|segment[0][6]        ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.569     ; 0.837      ;
; 1.376 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.308      ; 1.684      ;
; 1.378 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 0.000        ; 1.713      ; 3.091      ;
; 1.390 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 0.000        ; 1.716      ; 3.106      ;
; 1.399 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 0.000        ; 1.712      ; 3.111      ;
; 1.404 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.196      ; 1.600      ;
; 1.404 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.192      ; 1.596      ;
; 1.408 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.158      ; 1.566      ;
; 1.429 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.159      ; 1.588      ;
; 1.445 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.044      ; 1.489      ;
; 1.447 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.045      ; 1.492      ;
; 1.457 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.195      ; 1.652      ;
; 1.471 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 0.000        ; 1.598      ; 3.069      ;
; 1.479 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.191      ; 1.670      ;
; 1.495 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 0.000        ; 1.562      ; 3.057      ;
; 1.507 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.195      ; 1.702      ;
; 1.558 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 1.595      ; 3.153      ;
; 1.572 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 1.599      ; 3.171      ;
; 1.615 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.048      ; 1.663      ;
; 1.645 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.048      ; 1.693      ;
; 1.858 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; -0.500       ; 1.448      ; 2.806      ;
; 1.888 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; -0.500       ; 1.448      ; 2.836      ;
; 1.913 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.162      ; 2.075      ;
; 1.932 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.316      ; 2.248      ;
; 1.936 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.313      ; 2.249      ;
; 1.942 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.312      ; 2.254      ;
; 2.031 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; -0.500       ; 1.713      ; 3.244      ;
; 2.038 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; -0.500       ; 1.716      ; 3.254      ;
; 2.042 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; -0.500       ; 1.712      ; 3.254      ;
; 2.048 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.198      ; 2.246      ;
; 2.051 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.199      ; 2.250      ;
; 2.088 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.451     ; 1.667      ;
; 2.093 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.716     ; 1.407      ;
; 2.113 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; -0.500       ; 1.598      ; 3.211      ;
; 2.131 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[0]~1 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.719     ; 1.442      ;
; 2.156 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; -0.500       ; 1.562      ; 3.218      ;
; 2.163 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.448     ; 1.745      ;
; 2.173 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.566     ; 1.637      ;
; 2.189 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; -0.500       ; 1.599      ; 3.288      ;
; 2.189 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; -0.500       ; 1.595      ; 3.284      ;
; 2.212 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.452     ; 1.790      ;
; 2.244 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.602     ; 1.672      ;
; 2.269 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.448     ; 1.851      ;
; 2.273 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.452     ; 1.851      ;
; 2.281 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.716     ; 1.595      ;
; 2.293 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.565     ; 1.758      ;
; 2.297 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.716     ; 1.611      ;
; 2.315 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.569     ; 1.776      ;
; 2.325 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.451     ; 1.904      ;
; 2.420 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.569     ; 1.881      ;
; 2.420 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.565     ; 1.885      ;
; 2.426 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.195      ; 2.621      ;
; 2.445 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.602     ; 1.873      ;
; 2.463 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.716     ; 1.777      ;
; 2.523 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.566     ; 1.987      ;
; 2.630 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.716     ; 1.944      ;
; 2.660 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.716     ; 1.974      ;
; 2.928 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.602     ; 2.356      ;
; 2.947 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.448     ; 2.529      ;
; 2.951 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.451     ; 2.530      ;
; 2.957 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.452     ; 2.535      ;
; 3.063 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.566     ; 2.527      ;
; 3.066 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.565     ; 2.531      ;
; 3.441 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.569     ; 2.902      ;
+-------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_divider:CLK|fnd_clk'                                                                                      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+
; -1.269 ; pb[12]    ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.164      ; 3.918      ;
; -1.269 ; pb[12]    ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.164      ; 3.918      ;
; -1.269 ; pb[12]    ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.164      ; 3.918      ;
; -1.269 ; pb[12]    ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.164      ; 3.918      ;
; -1.240 ; pb[12]    ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.168      ; 3.893      ;
; -1.240 ; pb[12]    ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.168      ; 3.893      ;
; -1.240 ; pb[12]    ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.168      ; 3.893      ;
; -1.221 ; pb[12]    ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.164      ; 3.870      ;
; -1.221 ; pb[12]    ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.164      ; 3.870      ;
; -1.221 ; pb[12]    ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.164      ; 3.870      ;
; -1.221 ; pb[12]    ; segment_driver:SDI|segment[0][6]        ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 2.164      ; 3.870      ;
; -0.512 ; pb[12]    ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.164      ; 3.661      ;
; -0.512 ; pb[12]    ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.164      ; 3.661      ;
; -0.512 ; pb[12]    ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.164      ; 3.661      ;
; -0.512 ; pb[12]    ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.164      ; 3.661      ;
; -0.476 ; pb[12]    ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.164      ; 3.625      ;
; -0.476 ; pb[12]    ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.164      ; 3.625      ;
; -0.476 ; pb[12]    ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.164      ; 3.625      ;
; -0.476 ; pb[12]    ; segment_driver:SDI|segment[0][6]        ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.164      ; 3.625      ;
; -0.454 ; pb[12]    ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.168      ; 3.607      ;
; -0.454 ; pb[12]    ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.168      ; 3.607      ;
; -0.454 ; pb[12]    ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 2.168      ; 3.607      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_divider:CLK|fnd_clk'                                                                                      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.968 ; pb[12]    ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.275      ; 3.430      ;
; 0.968 ; pb[12]    ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.275      ; 3.430      ;
; 0.968 ; pb[12]    ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.275      ; 3.430      ;
; 0.989 ; pb[12]    ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.272      ; 3.448      ;
; 0.989 ; pb[12]    ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.272      ; 3.448      ;
; 0.989 ; pb[12]    ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.272      ; 3.448      ;
; 0.989 ; pb[12]    ; segment_driver:SDI|segment[0][6]        ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.272      ; 3.448      ;
; 1.023 ; pb[12]    ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.271      ; 3.481      ;
; 1.023 ; pb[12]    ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.271      ; 3.481      ;
; 1.023 ; pb[12]    ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.271      ; 3.481      ;
; 1.023 ; pb[12]    ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.271      ; 3.481      ;
; 1.735 ; pb[12]    ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.272      ; 3.694      ;
; 1.735 ; pb[12]    ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.272      ; 3.694      ;
; 1.735 ; pb[12]    ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.272      ; 3.694      ;
; 1.735 ; pb[12]    ; segment_driver:SDI|segment[0][6]        ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.272      ; 3.694      ;
; 1.755 ; pb[12]    ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.275      ; 3.717      ;
; 1.755 ; pb[12]    ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.275      ; 3.717      ;
; 1.755 ; pb[12]    ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.275      ; 3.717      ;
; 1.782 ; pb[12]    ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.271      ; 3.740      ;
; 1.782 ; pb[12]    ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.271      ; 3.740      ;
; 1.782 ; pb[12]    ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.271      ; 3.740      ;
; 1.782 ; pb[12]    ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.271      ; 3.740      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                        ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                ; Note                                                          ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
; 126.36 MHz ; 126.36 MHz      ; pb[12]                    ;                                                               ;
; 225.99 MHz ; 225.99 MHz      ; clock_divider:CLK|fnd_clk ;                                                               ;
; 551.57 MHz ; 250.0 MHz       ; clock_50m                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                 ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; pb[12]                    ; -4.309 ; -37.499       ;
; clock_divider:CLK|fnd_clk ; -3.425 ; -31.162       ;
; clock_50m                 ; -0.813 ; -9.484        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                 ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; clock_50m                 ; 0.320 ; 0.000         ;
; clock_divider:CLK|fnd_clk ; 0.562 ; 0.000         ;
; pb[12]                    ; 0.641 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary              ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; clock_divider:CLK|fnd_clk ; -1.155 ; -12.318       ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary              ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; clock_divider:CLK|fnd_clk ; 0.960 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary   ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; clock_50m                 ; -3.000 ; -21.000       ;
; pb[12]                    ; -3.000 ; -3.000        ;
; clock_divider:CLK|fnd_clk ; -1.000 ; -11.000       ;
+---------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pb[12]'                                                                                                                                  ;
+--------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                         ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+
; -4.309 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.604     ; 3.903      ;
; -4.268 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.607     ; 3.862      ;
; -4.254 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.604     ; 3.849      ;
; -4.222 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.624     ; 3.794      ;
; -4.181 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.497     ; 3.884      ;
; -4.129 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.493     ; 3.833      ;
; -4.113 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.496     ; 3.815      ;
; -3.457 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 0.500        ; 1.432      ; 4.617      ;
; -3.416 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 0.500        ; 1.429      ; 4.576      ;
; -3.399 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 0.500        ; 1.432      ; 4.560      ;
; -3.370 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 0.500        ; 1.412      ; 4.508      ;
; -3.327 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 0.500        ; 1.539      ; 4.596      ;
; -3.279 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.081      ; 3.588      ;
; -3.277 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 0.500        ; 1.543      ; 4.547      ;
; -3.272 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.607     ; 2.866      ;
; -3.261 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 0.500        ; 1.540      ; 4.529      ;
; -3.254 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.604     ; 2.849      ;
; -3.241 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.078      ; 3.550      ;
; -3.235 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.722     ; 2.932      ;
; -3.231 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.081      ; 3.541      ;
; -3.183 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.497     ; 2.886      ;
; -3.183 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.624     ; 2.755      ;
; -3.183 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.061      ; 3.470      ;
; -3.158 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.188      ; 3.576      ;
; -3.133 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.493     ; 2.837      ;
; -3.128 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.604     ; 2.722      ;
; -3.106 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.192      ; 3.525      ;
; -3.074 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.189      ; 3.491      ;
; -3.043 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.496     ; 2.745      ;
; -2.983 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.722     ; 2.681      ;
; -2.851 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.722     ; 2.548      ;
; -2.845 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 1.000        ; 1.432      ; 4.505      ;
; -2.835 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.604     ; 2.429      ;
; -2.805 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 1.429      ; 4.465      ;
; -2.795 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 1.432      ; 4.456      ;
; -2.758 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 1.000        ; 1.412      ; 4.396      ;
; -2.737 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.624     ; 2.309      ;
; -2.722 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 1.000        ; 1.539      ; 4.491      ;
; -2.702 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.604     ; 2.297      ;
; -2.688 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.607     ; 2.282      ;
; -2.670 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 1.000        ; 1.543      ; 4.440      ;
; -2.649 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 1.000        ; 1.540      ; 4.417      ;
; -2.628 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.496     ; 2.330      ;
; -2.549 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.497     ; 2.252      ;
; -2.549 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.493     ; 2.253      ;
; -2.492 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 0.500        ; 1.314      ; 3.755      ;
; -2.360 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.722     ; 2.058      ;
; -2.284 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 0.500        ; 1.314      ; 3.548      ;
; -2.196 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.037     ; 2.608      ;
; -2.194 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.075      ; 2.500      ;
; -2.176 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.078      ; 2.483      ;
; -2.105 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.185      ; 2.520      ;
; -2.105 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.058      ; 2.389      ;
; -2.055 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.189      ; 2.471      ;
; -2.050 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.078      ; 2.356      ;
; -1.989 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.078      ; 2.295      ;
; -1.977 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.722     ; 1.675      ;
; -1.965 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.186      ; 2.379      ;
; -1.960 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.037     ; 2.373      ;
; -1.916 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 1.000        ; 1.314      ; 3.679      ;
; -1.898 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.058      ; 2.182      ;
; -1.874 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.078      ; 2.181      ;
; -1.868 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.075      ; 2.174      ;
; -1.805 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[0]~1 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.726     ; 1.495      ;
; -1.789 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.186      ; 2.203      ;
; -1.764 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.040     ; 2.173      ;
; -1.727 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.185      ; 2.142      ;
; -1.721 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.722     ; 1.418      ;
; -1.718 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.189      ; 2.134      ;
; -1.689 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 1.000        ; 1.314      ; 3.453      ;
; -1.522 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.040     ; 1.932      ;
; -1.251 ; segment_driver:SDI|segment[0][6]        ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.608     ; 0.844      ;
; -0.950 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; 0.500        ; 1.310      ; 2.206      ;
; -0.911 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.040     ; 1.320      ;
; -0.892 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.040     ; 1.302      ;
; -0.782 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.041     ; 1.187      ;
; -0.346 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; 1.000        ; 1.310      ; 2.102      ;
+--------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:CLK|fnd_clk'                                                                                                                                     ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -3.425 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.054     ; 4.366      ;
; -3.406 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.051     ; 4.350      ;
; -3.401 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.055     ; 4.341      ;
; -3.390 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.054     ; 4.331      ;
; -3.378 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.054     ; 4.319      ;
; -3.365 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.051     ; 4.309      ;
; -3.336 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.051     ; 4.280      ;
; -2.871 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.055     ; 3.811      ;
; -2.654 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.941      ; 5.080      ;
; -2.635 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.055     ; 3.575      ;
; -2.632 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.944      ; 5.061      ;
; -2.630 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.940      ; 5.055      ;
; -2.619 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.941      ; 5.045      ;
; -2.604 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.941      ; 5.030      ;
; -2.591 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.944      ; 5.020      ;
; -2.565 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.944      ; 4.994      ;
; -2.490 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.055     ; 3.430      ;
; -2.472 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.590      ; 4.047      ;
; -2.464 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.593      ; 4.042      ;
; -2.443 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.589      ; 4.017      ;
; -2.438 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.590      ; 4.013      ;
; -2.436 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.590      ; 4.011      ;
; -2.423 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.593      ; 4.001      ;
; -2.400 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.051     ; 3.344      ;
; -2.394 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.054     ; 3.335      ;
; -2.378 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.593      ; 3.956      ;
; -2.372 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.054     ; 3.313      ;
; -2.359 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.051     ; 3.303      ;
; -2.359 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.055     ; 3.299      ;
; -2.266 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.051     ; 3.210      ;
; -2.244 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.054     ; 3.185      ;
; -2.236 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.940      ; 4.661      ;
; -2.042 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.941      ; 4.968      ;
; -2.028 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.944      ; 4.957      ;
; -2.018 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.940      ; 4.943      ;
; -2.007 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.941      ; 4.933      ;
; -2.001 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.055     ; 2.941      ;
; -2.000 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.941      ; 4.926      ;
; -1.987 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.944      ; 4.916      ;
; -1.972 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.940      ; 4.397      ;
; -1.955 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[0]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.055     ; 2.895      ;
; -1.953 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.944      ; 4.882      ;
; -1.947 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.054     ; 2.888      ;
; -1.913 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.055     ; 2.853      ;
; -1.913 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.589      ; 3.487      ;
; -1.842 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.051     ; 2.786      ;
; -1.814 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.054     ; 2.755      ;
; -1.810 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.054     ; 2.751      ;
; -1.785 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.051     ; 2.729      ;
; -1.774 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.051     ; 2.718      ;
; -1.659 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.589      ; 3.233      ;
; -1.639 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.055     ; 2.579      ;
; -1.633 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.940      ; 4.558      ;
; -1.493 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.586      ; 3.064      ;
; -1.439 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.940      ; 4.364      ;
; -1.397 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.587      ; 2.969      ;
; -1.394 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.590      ; 2.969      ;
; -1.372 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.055     ; 2.312      ;
; -1.369 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.587      ; 2.941      ;
; -1.362 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.586      ; 2.933      ;
; -1.353 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.590      ; 2.928      ;
; -1.272 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.586      ; 2.843      ;
; -1.269 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.590      ; 2.844      ;
; -1.247 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.587      ; 2.819      ;
; -1.182 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.587      ; 2.754      ;
; -1.181 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.940      ; 3.606      ;
; -1.158 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.586      ; 2.729      ;
; -1.093 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.590      ; 2.668      ;
; -1.079 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.587      ; 2.651      ;
; -1.065 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.587      ; 2.637      ;
; -1.020 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.590      ; 2.595      ;
; -1.013 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.589      ; 2.587      ;
; -1.009 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.590      ; 2.584      ;
; -0.642 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.586      ; 2.213      ;
; -0.628 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.586      ; 2.199      ;
; -0.577 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.940      ; 3.502      ;
; -0.367 ; segment_driver:SDI|segment[0][6]        ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.055     ; 1.307      ;
; -0.259 ; segment_driver:SDI|fnd_s[3]~13          ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.354      ; 1.598      ;
; -0.179 ; segment_driver:SDI|fnd_s[5]~21          ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.352      ; 1.516      ;
; -0.155 ; segment_driver:SDI|fnd_s[4]~17          ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.355      ; 1.495      ;
; -0.115 ; segment_driver:SDI|fnd_s[2]~9           ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.464      ; 1.564      ;
; -0.105 ; segment_driver:SDI|fnd_s[0]~1           ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.463      ; 1.553      ;
; -0.059 ; segment_driver:SDI|fnd_d[6]~1           ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.467      ; 1.511      ;
; -0.043 ; segment_driver:SDI|fnd_s[1]~5           ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.483      ; 1.511      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_50m'                                                                                                                ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.813 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 2.066      ;
; -0.735 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.675      ;
; -0.726 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.666      ;
; -0.722 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.975      ;
; -0.713 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.966      ;
; -0.688 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.628      ;
; -0.675 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.928      ;
; -0.675 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.928      ;
; -0.657 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.910      ;
; -0.635 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.575      ;
; -0.626 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.566      ;
; -0.622 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.875      ;
; -0.617 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.557      ;
; -0.613 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.866      ;
; -0.605 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.531      ;
; -0.604 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.857      ;
; -0.588 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.528      ;
; -0.588 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.528      ;
; -0.587 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.513      ;
; -0.585 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.525      ;
; -0.576 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.829      ;
; -0.575 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.828      ;
; -0.575 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.828      ;
; -0.572 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.825      ;
; -0.570 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.510      ;
; -0.557 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.810      ;
; -0.554 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.807      ;
; -0.535 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.475      ;
; -0.526 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.466      ;
; -0.522 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.775      ;
; -0.518 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.458      ;
; -0.517 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.457      ;
; -0.513 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.766      ;
; -0.505 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.431      ;
; -0.505 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.758      ;
; -0.505 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.431      ;
; -0.504 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.757      ;
; -0.500 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.426      ;
; -0.489 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.429      ;
; -0.488 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.428      ;
; -0.488 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.428      ;
; -0.488 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.428      ;
; -0.487 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.413      ;
; -0.485 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.425      ;
; -0.482 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.408      ;
; -0.477 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.730      ;
; -0.476 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.729      ;
; -0.475 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.728      ;
; -0.475 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.728      ;
; -0.475 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.728      ;
; -0.472 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.725      ;
; -0.470 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.410      ;
; -0.467 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.407      ;
; -0.457 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.710      ;
; -0.457 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.710      ;
; -0.454 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.707      ;
; -0.436 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.362      ;
; -0.435 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[3]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.375      ;
; -0.426 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[2]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.366      ;
; -0.420 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.360      ;
; -0.418 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.358      ;
; -0.417 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.357      ;
; -0.407 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.660      ;
; -0.405 ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.331      ;
; -0.405 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.331      ;
; -0.405 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.658      ;
; -0.405 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.331      ;
; -0.404 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.657      ;
; -0.400 ; clock_divider:CLK|init_counter[14] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.326      ;
; -0.400 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.326      ;
; -0.391 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.331      ;
; -0.390 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.330      ;
; -0.389 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.329      ;
; -0.388 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.328      ;
; -0.388 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.328      ;
; -0.388 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[3]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.328      ;
; -0.387 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.313      ;
; -0.385 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.325      ;
; -0.382 ; clock_divider:CLK|init_counter[14] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.308      ;
; -0.382 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.308      ;
; -0.378 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.631      ;
; -0.377 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.630      ;
; -0.376 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.629      ;
; -0.375 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.628      ;
; -0.375 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.628      ;
; -0.374 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.627      ;
; -0.372 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.625      ;
; -0.370 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.310      ;
; -0.370 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.310      ;
; -0.367 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.307      ;
; -0.360 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.613      ;
; -0.357 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.610      ;
; -0.357 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.610      ;
; -0.354 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; 0.258      ; 1.607      ;
; -0.336 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.262      ;
; -0.334 ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; -0.069     ; 1.260      ;
; -0.325 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.265      ;
; -0.320 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.260      ;
; -0.318 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.258      ;
; -0.317 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[3]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.055     ; 1.257      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_50m'                                                                                                                ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.320 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[0]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.519      ;
; 0.421 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 0.947      ;
; 0.428 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 0.954      ;
; 0.446 ; clock_divider:CLK|init_counter[16] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 0.659      ;
; 0.479 ; clock_divider:CLK|init_counter[14] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 0.692      ;
; 0.480 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 0.693      ;
; 0.483 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 0.696      ;
; 0.484 ; clock_divider:CLK|init_counter[15] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 0.697      ;
; 0.485 ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 0.698      ;
; 0.485 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 0.698      ;
; 0.493 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[2]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.694      ;
; 0.497 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[3]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.696      ;
; 0.499 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.698      ;
; 0.504 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.030      ;
; 0.506 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[1]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.705      ;
; 0.511 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.037      ;
; 0.513 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.039      ;
; 0.517 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.043      ;
; 0.520 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.046      ;
; 0.524 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.050      ;
; 0.596 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.122      ;
; 0.600 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.126      ;
; 0.603 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.129      ;
; 0.607 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.133      ;
; 0.609 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.135      ;
; 0.613 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.139      ;
; 0.613 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.139      ;
; 0.616 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.142      ;
; 0.620 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.146      ;
; 0.620 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.146      ;
; 0.643 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[1]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.842      ;
; 0.691 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.217      ;
; 0.692 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.218      ;
; 0.696 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.222      ;
; 0.698 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.224      ;
; 0.699 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.225      ;
; 0.703 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.229      ;
; 0.705 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.231      ;
; 0.707 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.233      ;
; 0.709 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.235      ;
; 0.709 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.235      ;
; 0.712 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.238      ;
; 0.714 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.240      ;
; 0.716 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.242      ;
; 0.723 ; clock_divider:CLK|init_counter[14] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 0.936      ;
; 0.724 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 0.937      ;
; 0.728 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 0.941      ;
; 0.733 ; clock_divider:CLK|init_counter[15] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 0.946      ;
; 0.734 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 0.947      ;
; 0.734 ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 0.947      ;
; 0.737 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.936      ;
; 0.738 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.937      ;
; 0.740 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[3]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.939      ;
; 0.741 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 0.954      ;
; 0.741 ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 0.954      ;
; 0.742 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.941      ;
; 0.744 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.943      ;
; 0.745 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[2]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.945      ;
; 0.748 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.947      ;
; 0.751 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[3]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.952      ;
; 0.755 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 0.954      ;
; 0.787 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.313      ;
; 0.788 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.314      ;
; 0.790 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.316      ;
; 0.792 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.318      ;
; 0.794 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.320      ;
; 0.795 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.321      ;
; 0.797 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.323      ;
; 0.801 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.327      ;
; 0.802 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.328      ;
; 0.803 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.329      ;
; 0.805 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.331      ;
; 0.809 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.335      ;
; 0.810 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.336      ;
; 0.812 ; clock_divider:CLK|init_counter[14] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 1.025      ;
; 0.812 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.382      ; 1.338      ;
; 0.813 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 1.026      ;
; 0.817 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 1.030      ;
; 0.820 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 1.033      ;
; 0.824 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 1.037      ;
; 0.826 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 1.025      ;
; 0.827 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 1.026      ;
; 0.829 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 1.028      ;
; 0.830 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 1.043      ;
; 0.830 ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 1.043      ;
; 0.833 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 1.032      ;
; 0.834 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 1.033      ;
; 0.836 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 1.035      ;
; 0.837 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.069      ; 1.050      ;
; 0.841 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 1.040      ;
; 0.842 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 1.041      ;
; 0.844 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.055      ; 1.043      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:CLK|fnd_clk'                                                                                                                                     ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.562 ; segment_driver:SDI|fnd_s[1]~5           ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.624      ; 1.360      ;
; 0.618 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.722      ; 1.514      ;
; 0.631 ; segment_driver:SDI|fnd_d[6]~1           ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.608      ; 1.413      ;
; 0.654 ; segment_driver:SDI|fnd_s[2]~9           ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.605      ; 1.433      ;
; 0.662 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.722      ; 1.558      ;
; 0.675 ; segment_driver:SDI|fnd_s[0]~1           ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.605      ; 1.454      ;
; 0.697 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.726      ; 1.597      ;
; 0.703 ; segment_driver:SDI|fnd_s[4]~17          ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.501      ; 1.378      ;
; 0.742 ; segment_driver:SDI|fnd_s[5]~21          ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.497      ; 1.413      ;
; 0.796 ; segment_driver:SDI|fnd_s[3]~13          ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.500      ; 1.470      ;
; 0.832 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.723      ; 1.729      ;
; 0.858 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.726      ; 1.758      ;
; 0.870 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.726      ; 1.770      ;
; 0.870 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.726      ; 1.770      ;
; 0.892 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.723      ; 1.789      ;
; 0.902 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.726      ; 1.802      ;
; 0.907 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.723      ; 1.804      ;
; 0.913 ; segment_driver:SDI|segment[0][6]        ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.055      ; 1.112      ;
; 0.948 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.726      ; 1.848      ;
; 0.955 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.723      ; 1.852      ;
; 0.956 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.723      ; 1.853      ;
; 0.972 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.723      ; 1.869      ;
; 0.980 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.037      ; 3.191      ;
; 0.984 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.726      ; 1.884      ;
; 0.994 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.722      ; 1.890      ;
; 1.004 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.040      ; 3.218      ;
; 1.018 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.040      ; 3.232      ;
; 1.018 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.040      ; 3.232      ;
; 1.018 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.722      ; 1.914      ;
; 1.040 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.037      ; 3.251      ;
; 1.051 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.036      ; 3.261      ;
; 1.055 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.037      ; 3.266      ;
; 1.075 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.722      ; 1.971      ;
; 1.092 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.036      ; 3.302      ;
; 1.105 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.036      ; 3.315      ;
; 1.108 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.036      ; 3.318      ;
; 1.137 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.722      ; 2.033      ;
; 1.425 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.726      ; 2.325      ;
; 1.466 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.726      ; 2.366      ;
; 1.479 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.726      ; 2.379      ;
; 1.480 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.727      ; 2.381      ;
; 1.484 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.727      ; 2.385      ;
; 1.499 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.730      ; 2.403      ;
; 1.503 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.730      ; 2.407      ;
; 1.521 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.730      ; 2.425      ;
; 1.544 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.037      ; 3.255      ;
; 1.570 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.040      ; 3.284      ;
; 1.600 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.040      ; 3.314      ;
; 1.612 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.040      ; 3.326      ;
; 1.624 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.037      ; 3.335      ;
; 1.628 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.037      ; 3.339      ;
; 1.629 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.056      ; 1.829      ;
; 1.655 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.059      ; 1.858      ;
; 1.664 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.036      ; 3.374      ;
; 1.699 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.036      ; 3.409      ;
; 1.706 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.036      ; 3.416      ;
; 1.721 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.036      ; 3.431      ;
; 1.745 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.059      ; 1.948      ;
; 1.751 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.056      ; 1.951      ;
; 1.752 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.056      ; 1.952      ;
; 1.781 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.059      ; 1.984      ;
; 1.791 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.055      ; 1.990      ;
; 1.830 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.727      ; 2.731      ;
; 1.837 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.059      ; 2.040      ;
; 1.849 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.059      ; 2.052      ;
; 1.861 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.056      ; 2.061      ;
; 1.865 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.056      ; 2.065      ;
; 1.879 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.059      ; 2.082      ;
; 1.934 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.055      ; 2.133      ;
; 1.959 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.056      ; 2.159      ;
; 2.011 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.055      ; 2.210      ;
; 2.028 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.055      ; 2.227      ;
; 2.051 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.055      ; 2.250      ;
; 2.282 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.055      ; 2.481      ;
; 2.379 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.055      ; 2.578      ;
; 2.433 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.055      ; 2.632      ;
; 2.436 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[0]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.055      ; 2.635      ;
; 2.439 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.055      ; 2.638      ;
; 2.454 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.056      ; 2.654      ;
; 2.463 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.056      ; 2.663      ;
; 2.466 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.059      ; 2.669      ;
; 2.478 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.059      ; 2.681      ;
; 2.486 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.059      ; 2.689      ;
; 2.792 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.056      ; 2.992      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pb[12]'                                                                                                                                  ;
+-------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                         ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+
; 0.641 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; 0.000        ; 1.351      ; 1.992      ;
; 1.015 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.041      ; 1.056      ;
; 1.089 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 0.000        ; 1.354      ; 2.443      ;
; 1.113 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 0.000        ; 1.354      ; 2.467      ;
; 1.120 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.278      ; 1.398      ;
; 1.128 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.275      ; 1.403      ;
; 1.134 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.276      ; 1.410      ;
; 1.135 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.040      ; 1.175      ;
; 1.137 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.040      ; 1.177      ;
; 1.168 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.276      ; 1.444      ;
; 1.189 ; segment_driver:SDI|segment[0][6]        ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.467     ; 0.752      ;
; 1.191 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.278      ; 1.469      ;
; 1.216 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.163      ; 1.379      ;
; 1.241 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.275      ; 1.516      ;
; 1.254 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; -0.500       ; 1.351      ; 2.105      ;
; 1.259 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.143      ; 1.402      ;
; 1.268 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 0.000        ; 1.592      ; 2.860      ;
; 1.270 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 0.000        ; 1.590      ; 2.860      ;
; 1.275 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.160      ; 1.435      ;
; 1.276 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 0.000        ; 1.589      ; 2.865      ;
; 1.278 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.164      ; 1.442      ;
; 1.283 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.143      ; 1.426      ;
; 1.304 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.040      ; 1.344      ;
; 1.306 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.040      ; 1.346      ;
; 1.327 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.164      ; 1.491      ;
; 1.338 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.160      ; 1.498      ;
; 1.352 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.163      ; 1.515      ;
; 1.360 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 0.000        ; 1.477      ; 2.837      ;
; 1.370 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 0.000        ; 1.457      ; 2.827      ;
; 1.423 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 1.474      ; 2.897      ;
; 1.426 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 1.478      ; 2.904      ;
; 1.463 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.044      ; 1.507      ;
; 1.487 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.044      ; 1.531      ;
; 1.702 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; -0.500       ; 1.354      ; 2.556      ;
; 1.720 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; -0.500       ; 1.354      ; 2.574      ;
; 1.744 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.147      ; 1.891      ;
; 1.756 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.279      ; 2.035      ;
; 1.771 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.282      ; 2.053      ;
; 1.778 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.280      ; 2.058      ;
; 1.829 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.586     ; 1.273      ;
; 1.830 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.350     ; 1.510      ;
; 1.846 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; -0.500       ; 1.590      ; 2.936      ;
; 1.855 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.168      ; 2.023      ;
; 1.855 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; -0.500       ; 1.592      ; 2.947      ;
; 1.857 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; -0.500       ; 1.589      ; 2.946      ;
; 1.860 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.167      ; 2.027      ;
; 1.868 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[0]~1 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.589     ; 1.309      ;
; 1.887 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.348     ; 1.569      ;
; 1.912 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.463     ; 1.479      ;
; 1.928 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; -0.500       ; 1.477      ; 2.905      ;
; 1.937 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.351     ; 1.616      ;
; 1.955 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.483     ; 1.502      ;
; 1.971 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; -0.500       ; 1.457      ; 2.928      ;
; 1.991 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.348     ; 1.673      ;
; 1.993 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.351     ; 1.672      ;
; 1.998 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.586     ; 1.442      ;
; 2.000 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.586     ; 1.444      ;
; 2.001 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; -0.500       ; 1.474      ; 2.975      ;
; 2.011 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; -0.500       ; 1.478      ; 2.989      ;
; 2.023 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.462     ; 1.591      ;
; 2.034 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.466     ; 1.598      ;
; 2.054 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.350     ; 1.734      ;
; 2.137 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.466     ; 1.701      ;
; 2.147 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.462     ; 1.715      ;
; 2.158 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.586     ; 1.602      ;
; 2.164 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.483     ; 1.711      ;
; 2.213 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.164      ; 2.377      ;
; 2.242 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.463     ; 1.809      ;
; 2.316 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.586     ; 1.760      ;
; 2.345 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.586     ; 1.789      ;
; 2.597 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.483     ; 2.144      ;
; 2.628 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.348     ; 2.310      ;
; 2.631 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.350     ; 2.311      ;
; 2.634 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.351     ; 2.313      ;
; 2.733 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.462     ; 2.301      ;
; 2.737 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.463     ; 2.304      ;
; 3.068 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.466     ; 2.632      ;
+-------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_divider:CLK|fnd_clk'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+
; -1.155 ; pb[12]    ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.940      ; 3.580      ;
; -1.155 ; pb[12]    ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.940      ; 3.580      ;
; -1.155 ; pb[12]    ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.940      ; 3.580      ;
; -1.155 ; pb[12]    ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.940      ; 3.580      ;
; -1.113 ; pb[12]    ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.941      ; 3.539      ;
; -1.113 ; pb[12]    ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.941      ; 3.539      ;
; -1.113 ; pb[12]    ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.941      ; 3.539      ;
; -1.113 ; pb[12]    ; segment_driver:SDI|segment[0][6]        ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.941      ; 3.539      ;
; -1.082 ; pb[12]    ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.944      ; 3.511      ;
; -1.082 ; pb[12]    ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.944      ; 3.511      ;
; -1.082 ; pb[12]    ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.944      ; 3.511      ;
; -0.461 ; pb[12]    ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.940      ; 3.386      ;
; -0.461 ; pb[12]    ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.940      ; 3.386      ;
; -0.461 ; pb[12]    ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.940      ; 3.386      ;
; -0.461 ; pb[12]    ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.940      ; 3.386      ;
; -0.423 ; pb[12]    ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.941      ; 3.349      ;
; -0.423 ; pb[12]    ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.941      ; 3.349      ;
; -0.423 ; pb[12]    ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.941      ; 3.349      ;
; -0.423 ; pb[12]    ; segment_driver:SDI|segment[0][6]        ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.941      ; 3.349      ;
; -0.406 ; pb[12]    ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.944      ; 3.335      ;
; -0.406 ; pb[12]    ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.944      ; 3.335      ;
; -0.406 ; pb[12]    ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.944      ; 3.335      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_divider:CLK|fnd_clk'                                                                                       ;
+-------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.960 ; pb[12]    ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.040      ; 3.174      ;
; 0.960 ; pb[12]    ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.040      ; 3.174      ;
; 0.960 ; pb[12]    ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.040      ; 3.174      ;
; 0.977 ; pb[12]    ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.037      ; 3.188      ;
; 0.977 ; pb[12]    ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.037      ; 3.188      ;
; 0.977 ; pb[12]    ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.037      ; 3.188      ;
; 0.977 ; pb[12]    ; segment_driver:SDI|segment[0][6]        ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.037      ; 3.188      ;
; 1.013 ; pb[12]    ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.036      ; 3.223      ;
; 1.013 ; pb[12]    ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.036      ; 3.223      ;
; 1.013 ; pb[12]    ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.036      ; 3.223      ;
; 1.013 ; pb[12]    ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 2.036      ; 3.223      ;
; 1.643 ; pb[12]    ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.040      ; 3.357      ;
; 1.643 ; pb[12]    ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.040      ; 3.357      ;
; 1.643 ; pb[12]    ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.040      ; 3.357      ;
; 1.674 ; pb[12]    ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.037      ; 3.385      ;
; 1.674 ; pb[12]    ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.037      ; 3.385      ;
; 1.674 ; pb[12]    ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.037      ; 3.385      ;
; 1.674 ; pb[12]    ; segment_driver:SDI|segment[0][6]        ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.037      ; 3.385      ;
; 1.714 ; pb[12]    ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.036      ; 3.424      ;
; 1.714 ; pb[12]    ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.036      ; 3.424      ;
; 1.714 ; pb[12]    ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.036      ; 3.424      ;
; 1.714 ; pb[12]    ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 2.036      ; 3.424      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                 ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; pb[12]                    ; -2.481 ; -21.044       ;
; clock_divider:CLK|fnd_clk ; -1.819 ; -16.267       ;
; clock_50m                 ; -0.152 ; -0.636        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                 ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; clock_divider:CLK|fnd_clk ; 0.186 ; 0.000         ;
; clock_50m                 ; 0.194 ; 0.000         ;
; pb[12]                    ; 0.371 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary              ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; clock_divider:CLK|fnd_clk ; -0.937 ; -10.056       ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary              ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; clock_divider:CLK|fnd_clk ; 0.488 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary   ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; clock_50m                 ; -3.000 ; -22.138       ;
; pb[12]                    ; -3.000 ; -3.000        ;
; clock_divider:CLK|fnd_clk ; -1.000 ; -11.000       ;
+---------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pb[12]'                                                                                                                                  ;
+--------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                         ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+
; -2.481 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.506     ; 2.471      ;
; -2.425 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.509     ; 2.411      ;
; -2.420 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.504     ; 2.411      ;
; -2.401 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.519     ; 2.377      ;
; -2.369 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.423     ; 2.441      ;
; -2.348 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 0.500        ; 0.808      ; 3.182      ;
; -2.340 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.417     ; 2.416      ;
; -2.336 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.422     ; 2.408      ;
; -2.292 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 0.500        ; 0.805      ; 3.122      ;
; -2.287 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 0.500        ; 0.810      ; 3.122      ;
; -2.268 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 0.500        ; 0.795      ; 3.088      ;
; -2.236 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 0.500        ; 0.891      ; 3.152      ;
; -2.207 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 0.500        ; 0.897      ; 3.127      ;
; -2.203 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 0.500        ; 0.892      ; 3.119      ;
; -1.792 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.509     ; 1.778      ;
; -1.787 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.504     ; 1.778      ;
; -1.771 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.577     ; 1.830      ;
; -1.742 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.519     ; 1.718      ;
; -1.736 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.423     ; 1.808      ;
; -1.720 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 0.500        ; 0.737      ; 2.623      ;
; -1.707 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.417     ; 1.783      ;
; -1.704 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.048      ; 2.278      ;
; -1.681 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.506     ; 1.671      ;
; -1.648 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.045      ; 2.218      ;
; -1.643 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.050      ; 2.218      ;
; -1.628 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.422     ; 1.700      ;
; -1.624 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.035      ; 2.184      ;
; -1.611 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.576     ; 1.672      ;
; -1.592 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.131      ; 2.248      ;
; -1.566 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 0.500        ; 0.738      ; 2.471      ;
; -1.563 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.137      ; 2.223      ;
; -1.559 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.132      ; 2.215      ;
; -1.532 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.506     ; 1.522      ;
; -1.526 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.577     ; 1.585      ;
; -1.452 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.519     ; 1.428      ;
; -1.452 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.504     ; 1.443      ;
; -1.439 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.509     ; 1.425      ;
; -1.437 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.808      ; 2.771      ;
; -1.387 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.422     ; 1.459      ;
; -1.381 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.805      ; 2.711      ;
; -1.376 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.810      ; 2.711      ;
; -1.357 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.795      ; 2.677      ;
; -1.325 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.891      ; 2.741      ;
; -1.322 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.423     ; 1.394      ;
; -1.314 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.417     ; 1.390      ;
; -1.296 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.897      ; 2.716      ;
; -1.292 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.892      ; 2.708      ;
; -1.185 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.576     ; 1.246      ;
; -0.994 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.023     ; 1.637      ;
; -0.978 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.576     ; 1.039      ;
; -0.967 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.044      ; 1.536      ;
; -0.962 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.049      ; 1.536      ;
; -0.917 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.034      ; 1.476      ;
; -0.911 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.130      ; 1.566      ;
; -0.892 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.046      ; 1.464      ;
; -0.890 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[0]~1 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.579     ; 0.947      ;
; -0.882 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.136      ; 1.541      ;
; -0.856 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.047      ; 1.429      ;
; -0.834 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.022     ; 1.479      ;
; -0.822 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.577     ; 0.881      ;
; -0.812 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.033      ; 1.370      ;
; -0.812 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.048      ; 1.385      ;
; -0.803 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.131      ; 1.458      ;
; -0.799 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 1.000        ; 0.043      ; 1.367      ;
; -0.770 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 1.000        ; 0.737      ; 2.173      ;
; -0.757 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; 0.500        ; 0.735      ; 1.658      ;
; -0.747 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.130      ; 1.401      ;
; -0.701 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.024     ; 1.343      ;
; -0.682 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.129      ; 1.336      ;
; -0.674 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 1.000        ; 0.135      ; 1.332      ;
; -0.617 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 1.000        ; 0.738      ; 2.022      ;
; -0.545 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.024     ; 1.188      ;
; -0.516 ; segment_driver:SDI|segment[0][6]        ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 1.000        ; -0.510     ; 0.501      ;
; -0.182 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.025     ; 0.823      ;
; -0.153 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.023     ; 0.797      ;
; -0.113 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; 1.000        ; -0.025     ; 0.754      ;
; 0.154  ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; 1.000        ; 0.735      ; 1.247      ;
+--------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:CLK|fnd_clk'                                                                                                                                     ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -1.819 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.035     ; 2.771      ;
; -1.793 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.036     ; 2.744      ;
; -1.789 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.033     ; 2.743      ;
; -1.774 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.033     ; 2.728      ;
; -1.764 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.035     ; 2.716      ;
; -1.755 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.033     ; 2.709      ;
; -1.753 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.252      ; 3.482      ;
; -1.737 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.035     ; 2.689      ;
; -1.727 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.251      ; 3.455      ;
; -1.723 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.254      ; 3.454      ;
; -1.708 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.254      ; 3.439      ;
; -1.698 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.252      ; 3.427      ;
; -1.689 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.254      ; 3.420      ;
; -1.671 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.252      ; 3.400      ;
; -1.520 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.251      ; 3.248      ;
; -1.504 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.036     ; 2.455      ;
; -1.296 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.251      ; 3.024      ;
; -1.274 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.036     ; 2.225      ;
; -1.259 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.036     ; 2.210      ;
; -1.156 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.033     ; 2.110      ;
; -1.141 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.033     ; 2.095      ;
; -1.134 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.036     ; 2.085      ;
; -1.131 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.035     ; 2.083      ;
; -1.109 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.492      ; 2.578      ;
; -1.104 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.035     ; 2.056      ;
; -1.083 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.491      ; 2.551      ;
; -1.079 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.494      ; 2.550      ;
; -1.064 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.494      ; 2.535      ;
; -1.054 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.492      ; 2.523      ;
; -1.045 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.494      ; 2.516      ;
; -1.027 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.492      ; 2.496      ;
; -1.021 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.033     ; 1.975      ;
; -1.020 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[0]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.036     ; 1.971      ;
; -0.993 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.035     ; 1.945      ;
; -0.954 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.251      ; 2.682      ;
; -0.870 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.035     ; 1.822      ;
; -0.846 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.036     ; 1.797      ;
; -0.844 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.036     ; 1.795      ;
; -0.842 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.252      ; 3.071      ;
; -0.816 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.251      ; 3.044      ;
; -0.812 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.254      ; 3.043      ;
; -0.806 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.033     ; 1.760      ;
; -0.797 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.254      ; 3.028      ;
; -0.796 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.035     ; 1.748      ;
; -0.794 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.491      ; 2.262      ;
; -0.787 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.252      ; 3.016      ;
; -0.778 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.254      ; 3.009      ;
; -0.760 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.252      ; 2.989      ;
; -0.751 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.035     ; 1.703      ;
; -0.698 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.033     ; 1.652      ;
; -0.695 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.033     ; 1.649      ;
; -0.641 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.036     ; 1.592      ;
; -0.570 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.251      ; 2.798      ;
; -0.564 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.491      ; 2.032      ;
; -0.555 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.036     ; 1.506      ;
; -0.501 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.490      ; 1.968      ;
; -0.398 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.493      ; 1.868      ;
; -0.383 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.493      ; 1.853      ;
; -0.376 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.490      ; 1.843      ;
; -0.373 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.491      ; 1.841      ;
; -0.346 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.491      ; 1.814      ;
; -0.315 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.251      ; 2.543      ;
; -0.310 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.491      ; 1.778      ;
; -0.297 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.490      ; 1.764      ;
; -0.271 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.489      ; 1.737      ;
; -0.263 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.493      ; 1.733      ;
; -0.250 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.489      ; 1.716      ;
; -0.243 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.491      ; 1.711      ;
; -0.233 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.492      ; 1.702      ;
; -0.223 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.490      ; 1.690      ;
; -0.178 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.490      ; 1.645      ;
; -0.125 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.492      ; 1.594      ;
; -0.122 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.492      ; 1.591      ;
; -0.043 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.251      ; 2.271      ;
; 0.018  ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.489      ; 1.448      ;
; 0.117  ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.490      ; 1.350      ;
; 0.172  ; segment_driver:SDI|segment[0][6]        ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 1.000        ; -0.036     ; 0.779      ;
; 0.208  ; segment_driver:SDI|fnd_s[3]~13          ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.330      ; 1.099      ;
; 0.277  ; segment_driver:SDI|fnd_s[5]~21          ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.326      ; 1.026      ;
; 0.305  ; segment_driver:SDI|fnd_s[4]~17          ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.332      ; 1.004      ;
; 0.335  ; segment_driver:SDI|fnd_s[0]~1           ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.414      ; 1.056      ;
; 0.353  ; segment_driver:SDI|fnd_s[2]~9           ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.416      ; 1.040      ;
; 0.379  ; segment_driver:SDI|fnd_s[1]~5           ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.429      ; 1.027      ;
; 0.386  ; segment_driver:SDI|fnd_d[6]~1           ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 1.000        ; 0.420      ; 1.011      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_50m'                                                                                                                ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.152 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.153      ; 1.292      ;
; -0.120 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.153      ; 1.260      ;
; -0.105 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.036     ; 1.056      ;
; -0.096 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.235      ;
; -0.092 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.231      ;
; -0.084 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.153      ; 1.224      ;
; -0.082 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.221      ;
; -0.077 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 1.027      ;
; -0.069 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.036     ; 1.020      ;
; -0.052 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.153      ; 1.192      ;
; -0.044 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.183      ;
; -0.037 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.036     ; 0.988      ;
; -0.029 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.979      ;
; -0.028 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.167      ;
; -0.025 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.164      ;
; -0.024 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.163      ;
; -0.021 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.964      ;
; -0.021 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.160      ;
; -0.017 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.960      ;
; -0.016 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; 0.153      ; 1.156      ;
; -0.015 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.154      ;
; -0.014 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.153      ;
; -0.013 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.963      ;
; -0.009 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.959      ;
; -0.006 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.956      ;
; -0.001 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.036     ; 0.952      ;
; 0.001  ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.949      ;
; 0.016  ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 1.000        ; 0.153      ; 1.124      ;
; 0.023  ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.116      ;
; 0.024  ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.115      ;
; 0.031  ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.036     ; 0.920      ;
; 0.038  ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.912      ;
; 0.039  ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.911      ;
; 0.040  ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.099      ;
; 0.043  ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.096      ;
; 0.043  ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.096      ;
; 0.044  ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.095      ;
; 0.047  ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.092      ;
; 0.047  ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.896      ;
; 0.047  ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.092      ;
; 0.051  ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.892      ;
; 0.051  ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.892      ;
; 0.052  ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 1.000        ; 0.153      ; 1.088      ;
; 0.053  ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.086      ;
; 0.053  ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.086      ;
; 0.054  ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.085      ;
; 0.055  ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.888      ;
; 0.055  ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.895      ;
; 0.058  ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.892      ;
; 0.059  ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.891      ;
; 0.060  ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.883      ;
; 0.062  ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.888      ;
; 0.062  ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.888      ;
; 0.067  ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.036     ; 0.884      ;
; 0.068  ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.882      ;
; 0.069  ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.881      ;
; 0.091  ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.048      ;
; 0.091  ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.048      ;
; 0.092  ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.047      ;
; 0.099  ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[3]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.036     ; 0.852      ;
; 0.099  ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.844      ;
; 0.106  ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.844      ;
; 0.106  ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.844      ;
; 0.107  ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.032      ;
; 0.107  ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.843      ;
; 0.108  ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.031      ;
; 0.111  ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.028      ;
; 0.111  ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.028      ;
; 0.111  ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.028      ;
; 0.115  ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.024      ;
; 0.115  ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.828      ;
; 0.115  ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.024      ;
; 0.118  ; clock_divider:CLK|init_counter[14] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.825      ;
; 0.119  ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.824      ;
; 0.119  ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.824      ;
; 0.121  ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.018      ;
; 0.121  ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.018      ;
; 0.121  ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.018      ;
; 0.122  ; clock_divider:CLK|init_counter[14] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.821      ;
; 0.122  ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 1.017      ;
; 0.123  ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.820      ;
; 0.123  ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.827      ;
; 0.126  ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.824      ;
; 0.126  ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.824      ;
; 0.126  ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.824      ;
; 0.127  ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[3]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.823      ;
; 0.128  ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.815      ;
; 0.129  ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.814      ;
; 0.130  ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.820      ;
; 0.130  ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.820      ;
; 0.135  ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[2]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.036     ; 0.816      ;
; 0.136  ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.814      ;
; 0.136  ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.814      ;
; 0.137  ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.813      ;
; 0.159  ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 0.980      ;
; 0.159  ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 0.980      ;
; 0.160  ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; 0.152      ; 0.979      ;
; 0.167  ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.776      ;
; 0.167  ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 1.000        ; -0.044     ; 0.776      ;
; 0.174  ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 1.000        ; -0.037     ; 0.776      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:CLK|fnd_clk'                                                                                                                                     ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.186 ; segment_driver:SDI|fnd_s[1]~5           ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.519      ; 0.819      ;
; 0.225 ; segment_driver:SDI|fnd_d[6]~1           ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.510      ; 0.849      ;
; 0.253 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.576      ; 0.943      ;
; 0.253 ; segment_driver:SDI|fnd_s[2]~9           ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.507      ; 0.874      ;
; 0.272 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.577      ; 0.963      ;
; 0.275 ; segment_driver:SDI|fnd_s[0]~1           ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.505      ; 0.894      ;
; 0.284 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.579      ; 0.977      ;
; 0.308 ; segment_driver:SDI|fnd_s[4]~17          ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.426      ; 0.848      ;
; 0.326 ; segment_driver:SDI|fnd_s[5]~21          ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.420      ; 0.860      ;
; 0.354 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.577      ; 1.045      ;
; 0.370 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.578      ; 1.062      ;
; 0.372 ; segment_driver:SDI|fnd_s[3]~13          ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.425      ; 0.911      ;
; 0.374 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.580      ; 1.068      ;
; 0.380 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.579      ; 1.073      ;
; 0.388 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.580      ; 1.082      ;
; 0.393 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.577      ; 1.084      ;
; 0.394 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.580      ; 1.088      ;
; 0.406 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.579      ; 1.099      ;
; 0.408 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.578      ; 1.100      ;
; 0.415 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.315      ; 1.844      ;
; 0.428 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.579      ; 1.121      ;
; 0.431 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.578      ; 1.123      ;
; 0.434 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.317      ; 1.865      ;
; 0.436 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.577      ; 1.127      ;
; 0.446 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.315      ; 1.875      ;
; 0.452 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.577      ; 1.143      ;
; 0.454 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.576      ; 1.144      ;
; 0.457 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.317      ; 1.888      ;
; 0.458 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.317      ; 1.889      ;
; 0.478 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.315      ; 1.907      ;
; 0.487 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.314      ; 1.915      ;
; 0.507 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.314      ; 1.935      ;
; 0.514 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.577      ; 1.205      ;
; 0.517 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.314      ; 1.945      ;
; 0.549 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.576      ; 1.239      ;
; 0.562 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.314      ; 1.990      ;
; 0.570 ; segment_driver:SDI|segment[0][6]        ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.036      ; 0.690      ;
; 0.717 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.579      ; 1.410      ;
; 0.738 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.580      ; 1.432      ;
; 0.741 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.580      ; 1.435      ;
; 0.747 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.579      ; 1.440      ;
; 0.760 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.582      ; 1.456      ;
; 0.771 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.579      ; 1.464      ;
; 0.788 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.582      ; 1.484      ;
; 0.800 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.582      ; 1.496      ;
; 0.959 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.580      ; 1.653      ;
; 0.982 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.037      ; 1.103      ;
; 1.005 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.039      ; 1.128      ;
; 1.017 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.037      ; 1.138      ;
; 1.030 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.039      ; 1.153      ;
; 1.052 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.039      ; 1.175      ;
; 1.060 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.037      ; 1.181      ;
; 1.078 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.036      ; 1.198      ;
; 1.097 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.037      ; 1.218      ;
; 1.101 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.039      ; 1.224      ;
; 1.115 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.039      ; 1.238      ;
; 1.127 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.039      ; 1.250      ;
; 1.135 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.037      ; 1.256      ;
; 1.158 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.037      ; 1.279      ;
; 1.173 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.036      ; 1.293      ;
; 1.179 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.036      ; 1.299      ;
; 1.232 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.036      ; 1.352      ;
; 1.268 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.036      ; 1.388      ;
; 1.351 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.315      ; 2.280      ;
; 1.373 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.315      ; 2.302      ;
; 1.377 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.317      ; 2.308      ;
; 1.384 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.036      ; 1.504      ;
; 1.391 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.317      ; 2.322      ;
; 1.403 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.317      ; 2.334      ;
; 1.405 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.314      ; 2.333      ;
; 1.411 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.315      ; 2.340      ;
; 1.435 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.314      ; 2.363      ;
; 1.443 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[1]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.036      ; 1.563      ;
; 1.455 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.314      ; 2.383      ;
; 1.464 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[0]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.037      ; 1.585      ;
; 1.467 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[2]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.037      ; 1.588      ;
; 1.473 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[2]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.036      ; 1.593      ;
; 1.480 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]                    ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.314      ; 2.408      ;
; 1.486 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[4]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.039      ; 1.609      ;
; 1.497 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[1]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.036      ; 1.617      ;
; 1.514 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[3]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.039      ; 1.637      ;
; 1.518 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[0]~_emulated ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.036      ; 1.638      ;
; 1.526 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[5]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.039      ; 1.649      ;
; 1.685 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_d[6]~_emulated   ; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 0.000        ; 0.037      ; 1.806      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_50m'                                                                                                                ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.194 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[0]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.036      ; 0.314      ;
; 0.256 ; clock_divider:CLK|init_counter[16] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.384      ;
; 0.257 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.574      ;
; 0.260 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.577      ;
; 0.286 ; clock_divider:CLK|init_counter[14] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.414      ;
; 0.287 ; clock_divider:CLK|init_counter[15] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.415      ;
; 0.288 ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.416      ;
; 0.288 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.416      ;
; 0.292 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[2]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[3]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.416      ;
; 0.298 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[1]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.419      ;
; 0.310 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.627      ;
; 0.313 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.630      ;
; 0.322 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.639      ;
; 0.323 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.640      ;
; 0.325 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.642      ;
; 0.326 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.643      ;
; 0.367 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[1]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.488      ;
; 0.375 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.692      ;
; 0.376 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.693      ;
; 0.378 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.695      ;
; 0.379 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.696      ;
; 0.388 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.705      ;
; 0.389 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.706      ;
; 0.389 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.706      ;
; 0.391 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.708      ;
; 0.392 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.709      ;
; 0.392 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.709      ;
; 0.435 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.563      ;
; 0.435 ; clock_divider:CLK|init_counter[14] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.563      ;
; 0.436 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.564      ;
; 0.440 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.757      ;
; 0.441 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.758      ;
; 0.442 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[3]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.759      ;
; 0.443 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.760      ;
; 0.444 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.761      ;
; 0.445 ; clock_divider:CLK|init_counter[15] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.573      ;
; 0.445 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.762      ;
; 0.446 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.574      ;
; 0.449 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.577      ;
; 0.449 ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.577      ;
; 0.451 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[2]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.771      ;
; 0.454 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[3]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.771      ;
; 0.455 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.772      ;
; 0.455 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; clock_divider:CLK|init_counter[9]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.772      ;
; 0.456 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.774      ;
; 0.457 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.774      ;
; 0.458 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.775      ;
; 0.498 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.626      ;
; 0.498 ; clock_divider:CLK|init_counter[14] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.626      ;
; 0.499 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.627      ;
; 0.501 ; clock_divider:CLK|init_counter[12] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.629      ;
; 0.502 ; clock_divider:CLK|init_counter[10] ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.630      ;
; 0.504 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.823      ;
; 0.507 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.824      ;
; 0.507 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.824      ;
; 0.507 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[9]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; clock_divider:CLK|init_counter[8]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.825      ;
; 0.509 ; clock_divider:CLK|init_counter[4]  ; clock_divider:CLK|init_counter[13] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.826      ;
; 0.510 ; clock_divider:CLK|init_counter[2]  ; clock_divider:CLK|init_counter[11] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.827      ;
; 0.510 ; clock_divider:CLK|init_counter[6]  ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.827      ;
; 0.512 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.640      ;
; 0.512 ; clock_divider:CLK|init_counter[13] ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.640      ;
; 0.515 ; clock_divider:CLK|init_counter[11] ; clock_divider:CLK|init_counter[15] ; clock_50m    ; clock_50m   ; 0.000        ; 0.044      ; 0.643      ;
; 0.517 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[4]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[6]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; clock_divider:CLK|init_counter[0]  ; clock_divider:CLK|init_counter[2]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[8]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[10] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.836      ;
; 0.520 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[12] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.837      ;
; 0.520 ; clock_divider:CLK|init_counter[1]  ; clock_divider:CLK|init_counter[5]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; clock_divider:CLK|init_counter[7]  ; clock_divider:CLK|init_counter[16] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.837      ;
; 0.521 ; clock_divider:CLK|init_counter[5]  ; clock_divider:CLK|init_counter[14] ; clock_50m    ; clock_50m   ; 0.000        ; 0.233      ; 0.838      ;
; 0.521 ; clock_divider:CLK|init_counter[3]  ; clock_divider:CLK|init_counter[7]  ; clock_50m    ; clock_50m   ; 0.000        ; 0.037      ; 0.642      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pb[12]'                                                                                                                                  ;
+-------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                         ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+
; 0.371 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.760      ; 1.131      ;
; 0.601 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.025      ; 0.626      ;
; 0.643 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.761      ; 1.404      ;
; 0.654 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.186      ; 0.840      ;
; 0.654 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.191      ; 0.845      ;
; 0.662 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.185      ; 0.847      ;
; 0.663 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.762      ; 1.425      ;
; 0.675 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.023      ; 0.698      ;
; 0.676 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.187      ; 0.863      ;
; 0.687 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.190      ; 0.877      ;
; 0.690 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.025      ; 0.715      ;
; 0.707 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.924      ; 1.631      ;
; 0.719 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.184      ; 0.903      ;
; 0.726 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.098      ; 0.824      ;
; 0.731 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.928      ; 1.659      ;
; 0.739 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.922      ; 1.661      ;
; 0.754 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.101      ; 0.855      ;
; 0.754 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.085      ; 0.839      ;
; 0.756 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.084      ; 0.840      ;
; 0.771 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.095      ; 0.866      ;
; 0.777 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.100      ; 0.877      ;
; 0.779 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.836      ; 1.615      ;
; 0.783 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.024      ; 0.807      ;
; 0.784 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.024      ; 0.808      ;
; 0.799 ; segment_driver:SDI|fnd_cnt[1]~9         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.094      ; 0.893      ;
; 0.809 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.822      ; 1.631      ;
; 0.820 ; segment_driver:SDI|fnd_cnt[2]~5         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.099      ; 0.919      ;
; 0.830 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.838      ; 1.668      ;
; 0.846 ; segment_driver:SDI|segment[0][6]        ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.420     ; 0.456      ;
; 0.848 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.832      ; 1.680      ;
; 0.873 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.026      ; 0.899      ;
; 0.893 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; 0.000        ; 0.027      ; 0.920      ;
; 1.051 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.187      ; 1.238      ;
; 1.054 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.193      ; 1.247      ;
; 1.056 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.087      ; 1.143      ;
; 1.061 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; 0.000        ; 0.189      ; 1.250      ;
; 1.122 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.103      ; 1.225      ;
; 1.130 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.101      ; 1.231      ;
; 1.191 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.327     ; 0.894      ;
; 1.212 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.490     ; 0.752      ;
; 1.224 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.323     ; 0.931      ;
; 1.240 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[0]~1 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.491     ; 0.779      ;
; 1.256 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.329     ; 0.957      ;
; 1.263 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.415     ; 0.878      ;
; 1.289 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[0]~1 ; pb[12]                    ; pb[12]      ; -0.500       ; 0.760      ; 1.549      ;
; 1.293 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.429     ; 0.894      ;
; 1.294 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.323     ; 1.001      ;
; 1.302 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.329     ; 1.003      ;
; 1.314 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.413     ; 0.931      ;
; 1.316 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.327     ; 1.019      ;
; 1.321 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.489     ; 0.862      ;
; 1.322 ; segment_driver:SDI|fnd_cnt[0]~1         ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; 0.000        ; 0.097      ; 1.419      ;
; 1.336 ; segment_driver:SDI|fnd_cnt[1]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.419     ; 0.947      ;
; 1.344 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.489     ; 0.885      ;
; 1.394 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.429     ; 0.995      ;
; 1.394 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.413     ; 1.011      ;
; 1.411 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.419     ; 1.022      ;
; 1.423 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.490     ; 0.963      ;
; 1.460 ; segment_driver:SDI|fnd_cnt[2]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.415     ; 1.075      ;
; 1.512 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[2]~5 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.490     ; 1.052      ;
; 1.532 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_cnt[1]~9 ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.489     ; 1.073      ;
; 1.561 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[2]~5 ; pb[12]                    ; pb[12]      ; -0.500       ; 0.761      ; 1.822      ;
; 1.581 ; pb[12]                                  ; segment_driver:SDI|fnd_cnt[1]~9 ; pb[12]                    ; pb[12]      ; -0.500       ; 0.762      ; 1.843      ;
; 1.657 ; pb[12]                                  ; segment_driver:SDI|fnd_s[5]~21  ; pb[12]                    ; pb[12]      ; -0.500       ; 0.928      ; 2.085      ;
; 1.665 ; pb[12]                                  ; segment_driver:SDI|fnd_s[4]~17  ; pb[12]                    ; pb[12]      ; -0.500       ; 0.922      ; 2.087      ;
; 1.678 ; pb[12]                                  ; segment_driver:SDI|fnd_s[3]~13  ; pb[12]                    ; pb[12]      ; -0.500       ; 0.924      ; 2.102      ;
; 1.690 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[4]~17  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.329     ; 1.391      ;
; 1.693 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[5]~21  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.323     ; 1.400      ;
; 1.695 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[1]~5   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.429     ; 1.296      ;
; 1.700 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[3]~13  ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.327     ; 1.403      ;
; 1.740 ; pb[12]                                  ; segment_driver:SDI|fnd_s[2]~9   ; pb[12]                    ; pb[12]      ; -0.500       ; 0.836      ; 2.076      ;
; 1.744 ; pb[12]                                  ; segment_driver:SDI|fnd_s[1]~5   ; pb[12]                    ; pb[12]      ; -0.500       ; 0.822      ; 2.066      ;
; 1.757 ; pb[12]                                  ; segment_driver:SDI|fnd_s[0]~1   ; pb[12]                    ; pb[12]      ; -0.500       ; 0.838      ; 2.095      ;
; 1.761 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[0]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.413     ; 1.378      ;
; 1.769 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_s[2]~9   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.415     ; 1.384      ;
; 1.774 ; pb[12]                                  ; segment_driver:SDI|fnd_d[6]~1   ; pb[12]                    ; pb[12]      ; -0.500       ; 0.832      ; 2.106      ;
; 1.961 ; segment_driver:SDI|fnd_cnt[0]~_emulated ; segment_driver:SDI|fnd_d[6]~1   ; clock_divider:CLK|fnd_clk ; pb[12]      ; 0.000        ; -0.419     ; 1.572      ;
+-------+-----------------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_divider:CLK|fnd_clk'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+
; -0.937 ; pb[12]    ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.251      ; 2.665      ;
; -0.937 ; pb[12]    ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.251      ; 2.665      ;
; -0.937 ; pb[12]    ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.251      ; 2.665      ;
; -0.937 ; pb[12]    ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.251      ; 2.665      ;
; -0.911 ; pb[12]    ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.252      ; 2.640      ;
; -0.911 ; pb[12]    ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.252      ; 2.640      ;
; -0.911 ; pb[12]    ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.252      ; 2.640      ;
; -0.911 ; pb[12]    ; segment_driver:SDI|segment[0][6]        ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.252      ; 2.640      ;
; -0.888 ; pb[12]    ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.254      ; 2.619      ;
; -0.888 ; pb[12]    ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.254      ; 2.619      ;
; -0.888 ; pb[12]    ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.500        ; 1.254      ; 2.619      ;
; 0.167  ; pb[12]    ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.251      ; 2.061      ;
; 0.167  ; pb[12]    ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.251      ; 2.061      ;
; 0.167  ; pb[12]    ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.251      ; 2.061      ;
; 0.167  ; pb[12]    ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.251      ; 2.061      ;
; 0.183  ; pb[12]    ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.252      ; 2.046      ;
; 0.183  ; pb[12]    ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.252      ; 2.046      ;
; 0.183  ; pb[12]    ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.252      ; 2.046      ;
; 0.183  ; pb[12]    ; segment_driver:SDI|segment[0][6]        ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.252      ; 2.046      ;
; 0.205  ; pb[12]    ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.254      ; 2.026      ;
; 0.205  ; pb[12]    ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.254      ; 2.026      ;
; 0.205  ; pb[12]    ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 1.000        ; 1.254      ; 2.026      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_divider:CLK|fnd_clk'                                                                                       ;
+-------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.488 ; pb[12]    ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.317      ; 1.919      ;
; 0.488 ; pb[12]    ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.317      ; 1.919      ;
; 0.488 ; pb[12]    ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.317      ; 1.919      ;
; 0.509 ; pb[12]    ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.315      ; 1.938      ;
; 0.509 ; pb[12]    ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.315      ; 1.938      ;
; 0.509 ; pb[12]    ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.315      ; 1.938      ;
; 0.509 ; pb[12]    ; segment_driver:SDI|segment[0][6]        ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.315      ; 1.938      ;
; 0.525 ; pb[12]    ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.314      ; 1.953      ;
; 0.525 ; pb[12]    ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.314      ; 1.953      ;
; 0.525 ; pb[12]    ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.314      ; 1.953      ;
; 0.525 ; pb[12]    ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; 0.000        ; 1.314      ; 1.953      ;
; 1.578 ; pb[12]    ; segment_driver:SDI|fnd_s[3]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.317      ; 2.509      ;
; 1.578 ; pb[12]    ; segment_driver:SDI|fnd_s[4]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.317      ; 2.509      ;
; 1.578 ; pb[12]    ; segment_driver:SDI|fnd_s[5]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.317      ; 2.509      ;
; 1.600 ; pb[12]    ; segment_driver:SDI|fnd_s[0]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.315      ; 2.529      ;
; 1.600 ; pb[12]    ; segment_driver:SDI|fnd_s[2]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.315      ; 2.529      ;
; 1.600 ; pb[12]    ; segment_driver:SDI|fnd_d[6]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.315      ; 2.529      ;
; 1.600 ; pb[12]    ; segment_driver:SDI|segment[0][6]        ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.315      ; 2.529      ;
; 1.625 ; pb[12]    ; segment_driver:SDI|fnd_cnt[0]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.314      ; 2.553      ;
; 1.625 ; pb[12]    ; segment_driver:SDI|fnd_cnt[1]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.314      ; 2.553      ;
; 1.625 ; pb[12]    ; segment_driver:SDI|fnd_s[1]~_emulated   ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.314      ; 2.553      ;
; 1.625 ; pb[12]    ; segment_driver:SDI|fnd_cnt[2]~_emulated ; pb[12]       ; clock_divider:CLK|fnd_clk ; -0.500       ; 1.314      ; 2.553      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                     ;
+----------------------------+---------+-------+----------+---------+---------------------+
; Clock                      ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack           ; -4.985  ; 0.186 ; -1.269   ; 0.488   ; -3.000              ;
;  clock_50m                 ; -1.047  ; 0.194 ; N/A      ; N/A     ; -3.000              ;
;  clock_divider:CLK|fnd_clk ; -3.973  ; 0.186 ; -1.269   ; 0.488   ; -1.000              ;
;  pb[12]                    ; -4.985  ; 0.371 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS            ; -92.524 ; 0.0   ; -13.68   ; 0.0     ; -36.138             ;
;  clock_50m                 ; -12.802 ; 0.000 ; N/A      ; N/A     ; -22.138             ;
;  clock_divider:CLK|fnd_clk ; -36.068 ; 0.000 ; -13.680  ; 0.000   ; -11.000             ;
;  pb[12]                    ; -43.654 ; 0.000 ; N/A      ; N/A     ; -3.000              ;
+----------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; fnd_s[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fnd_s[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fnd_s[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fnd_s[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fnd_s[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fnd_s[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fnd_d[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fnd_d[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fnd_d[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fnd_d[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fnd_d[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fnd_d[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fnd_d[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fnd_d[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; pb[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pb[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pb[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pb[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pb[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pb[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pb[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pb[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pb[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pb[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pb[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pb[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pb[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pb[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pb[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pb[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock_50m               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fnd_s[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; fnd_s[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; fnd_s[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; fnd_s[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; fnd_s[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; fnd_s[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; fnd_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; fnd_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; fnd_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; fnd_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; fnd_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; fnd_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; fnd_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; fnd_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fnd_s[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; fnd_s[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; fnd_s[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; fnd_s[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; fnd_s[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; fnd_s[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; fnd_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; fnd_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; fnd_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; fnd_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; fnd_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; fnd_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; fnd_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; fnd_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fnd_s[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; fnd_s[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; fnd_s[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; fnd_s[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; fnd_s[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; fnd_s[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; fnd_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; fnd_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; fnd_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; fnd_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; fnd_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; fnd_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; fnd_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; fnd_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                   ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; clock_50m                 ; clock_50m                 ; 154      ; 0        ; 0        ; 0        ;
; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 72       ; 0        ; 0        ; 0        ;
; pb[12]                    ; clock_divider:CLK|fnd_clk ; 152      ; 71       ; 0        ; 0        ;
; clock_divider:CLK|fnd_clk ; pb[12]                    ; 72       ; 0        ; 0        ; 0        ;
; pb[12]                    ; pb[12]                    ; 142      ; 71       ; 0        ; 0        ;
+---------------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                    ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; clock_50m                 ; clock_50m                 ; 154      ; 0        ; 0        ; 0        ;
; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; 72       ; 0        ; 0        ; 0        ;
; pb[12]                    ; clock_divider:CLK|fnd_clk ; 152      ; 71       ; 0        ; 0        ;
; clock_divider:CLK|fnd_clk ; pb[12]                    ; 72       ; 0        ; 0        ; 0        ;
; pb[12]                    ; pb[12]                    ; 142      ; 71       ; 0        ; 0        ;
+---------------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------+
; Recovery Transfers                                                                 ;
+------------+---------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------+----------+----------+----------+----------+
; pb[12]     ; clock_divider:CLK|fnd_clk ; 11       ; 11       ; 0        ; 0        ;
+------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------+
; Removal Transfers                                                                  ;
+------------+---------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------+----------+----------+----------+----------+
; pb[12]     ; clock_divider:CLK|fnd_clk ; 11       ; 11       ; 0        ; 0        ;
+------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 64    ; 64   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------+
; Clock Status Summary                                                       ;
+---------------------------+---------------------------+------+-------------+
; Target                    ; Clock                     ; Type ; Status      ;
+---------------------------+---------------------------+------+-------------+
; clock_50m                 ; clock_50m                 ; Base ; Constrained ;
; clock_divider:CLK|fnd_clk ; clock_divider:CLK|fnd_clk ; Base ; Constrained ;
; pb[12]                    ; pb[12]                    ; Base ; Constrained ;
+---------------------------+---------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; pb[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; fnd_d[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fnd_s[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fnd_s[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fnd_s[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fnd_s[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fnd_s[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fnd_s[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; pb[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; fnd_d[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fnd_s[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fnd_s[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fnd_s[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fnd_s[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fnd_s[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fnd_s[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Thu Dec 21 18:37:13 2023
Info: Command: quartus_sta top_calculator -c top_calculator
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_50m clock_50m
    Info (332105): create_clock -period 1.000 -name clock_divider:CLK|fnd_clk clock_divider:CLK|fnd_clk
    Info (332105): create_clock -period 1.000 -name pb[12] pb[12]
Warning (332125): Found combinational loop of 10 nodes File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (332126): Node "SDI|fnd_cnt[1]~10|combout"
    Warning (332126): Node "SDI|fnd_cnt~17|datab"
    Warning (332126): Node "SDI|fnd_cnt~17|combout"
    Warning (332126): Node "SDI|fnd_cnt[1]~10|dataa"
    Warning (332126): Node "SDI|fnd_cnt~18|datad"
    Warning (332126): Node "SDI|fnd_cnt~18|combout"
    Warning (332126): Node "SDI|fnd_cnt[2]~6|datad"
    Warning (332126): Node "SDI|fnd_cnt[2]~6|combout"
    Warning (332126): Node "SDI|fnd_cnt~18|datab"
    Warning (332126): Node "SDI|fnd_cnt~17|datad"
Warning (332125): Found combinational loop of 2 nodes File: C:/Verilog/FPGA_project/segment_driver.v Line: 280
    Warning (332126): Node "SDI|fnd_cnt[0]~2|combout"
    Warning (332126): Node "SDI|fnd_cnt[0]~2|datab"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.985
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.985             -43.654 pb[12] 
    Info (332119):    -3.973             -36.068 clock_divider:CLK|fnd_clk 
    Info (332119):    -1.047             -12.802 clock_50m 
Info (332146): Worst-case hold slack is 0.360
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.360               0.000 clock_50m 
    Info (332119):     0.535               0.000 clock_divider:CLK|fnd_clk 
    Info (332119):     0.698               0.000 pb[12] 
Info (332146): Worst-case recovery slack is -1.269
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.269             -13.680 clock_divider:CLK|fnd_clk 
Info (332146): Worst-case removal slack is 0.968
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.968               0.000 clock_divider:CLK|fnd_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.000 clock_50m 
    Info (332119):    -3.000              -3.000 pb[12] 
    Info (332119):    -1.000             -11.000 clock_divider:CLK|fnd_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.309
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.309             -37.499 pb[12] 
    Info (332119):    -3.425             -31.162 clock_divider:CLK|fnd_clk 
    Info (332119):    -0.813              -9.484 clock_50m 
Info (332146): Worst-case hold slack is 0.320
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.320               0.000 clock_50m 
    Info (332119):     0.562               0.000 clock_divider:CLK|fnd_clk 
    Info (332119):     0.641               0.000 pb[12] 
Info (332146): Worst-case recovery slack is -1.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.155             -12.318 clock_divider:CLK|fnd_clk 
Info (332146): Worst-case removal slack is 0.960
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.960               0.000 clock_divider:CLK|fnd_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.000 clock_50m 
    Info (332119):    -3.000              -3.000 pb[12] 
    Info (332119):    -1.000             -11.000 clock_divider:CLK|fnd_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.481             -21.044 pb[12] 
    Info (332119):    -1.819             -16.267 clock_divider:CLK|fnd_clk 
    Info (332119):    -0.152              -0.636 clock_50m 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clock_divider:CLK|fnd_clk 
    Info (332119):     0.194               0.000 clock_50m 
    Info (332119):     0.371               0.000 pb[12] 
Info (332146): Worst-case recovery slack is -0.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.937             -10.056 clock_divider:CLK|fnd_clk 
Info (332146): Worst-case removal slack is 0.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.488               0.000 clock_divider:CLK|fnd_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -22.138 clock_50m 
    Info (332119):    -3.000              -3.000 pb[12] 
    Info (332119):    -1.000             -11.000 clock_divider:CLK|fnd_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Thu Dec 21 18:37:16 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


