From a508ebbff74eceff69d8bdcffaed43fe6c30683c Mon Sep 17 00:00:00 2001
From: Oleg Karfich <oleg.karfich@wago.com>
Date: Thu, 31 Jan 2019 07:42:28 +0100
Subject: [PATCH] arm: dts: vtpctp: configure nvram properly

Signed-off-by: Oleg Karfich <oleg.karfich@wago.com>
---
 arch/arm/boot/dts/imx6qdl-vtpctp.dtsi | 61 ++++++++++-------------------------
 1 file changed, 17 insertions(+), 44 deletions(-)

diff --git a/arch/arm/boot/dts/imx6qdl-vtpctp.dtsi b/arch/arm/boot/dts/imx6qdl-vtpctp.dtsi
index c593b38..ea1fdb52 100644
--- a/arch/arm/boot/dts/imx6qdl-vtpctp.dtsi
+++ b/arch/arm/boot/dts/imx6qdl-vtpctp.dtsi
@@ -375,7 +375,6 @@
 
 		};
 	};
-
 };
 
 &audmux {
@@ -897,26 +896,21 @@
 			>;
 		};
 
-		pinctrl_weim_cs1: weimcs1grp {
-			fsl,pins = <
-				MX6QDL_PAD_EIM_CS1__EIM_CS1_B		0x0b0b1
-				MX6QDL_PAD_EIM_CS0__EIM_CS0_B		0x0b0b1
-			>;
-		};
-
-		pinctrl_weim_nvram: weimnorgrp {
+		pinctrl_weim: weimnorgrp {
 			fsl,pins = <
+			MX6QDL_PAD_EIM_CS1__EIM_CS1_B		0x0b0b1
+			MX6QDL_PAD_EIM_CS0__EIM_CS0_B		0x0b0b1
 			MX6QDL_PAD_EIM_EB0__EIM_EB0_B		0x0b0b1
 			MX6QDL_PAD_EIM_EB1__EIM_EB1_B		0x0b0b1
 			MX6QDL_PAD_EIM_EB2__EIM_EB2_B		0x1b0b0
 			MX6QDL_PAD_EIM_EB3__EIM_EB3_B		0x1b0b0
 			MX6QDL_PAD_EIM_LBA__EIM_LBA_B		0x0b0b1
-			MX6QDL_PAD_EIM_OE__EIM_OE_B			0x0b0b1
-			MX6QDL_PAD_EIM_RW__EIM_RW			0x0b0b1
+			MX6QDL_PAD_EIM_OE__EIM_OE_B		0x0b0b1
+			MX6QDL_PAD_EIM_RW__EIM_RW		0x0b0b1
 			/* MX6QDL_PAD_EIM_WAIT__EIM_WAIT_B	0x0b060 */
 			MX6QDL_PAD_EIM_WAIT__GPIO5_IO00		0x0b060
 			MX6QDL_PAD_EIM_BCLK__EIM_BCLK		0x0b0b1
-			MX6QDL_PAD_CSI0_DATA_EN__EIM_DATA00 0x1b0b0
+			MX6QDL_PAD_CSI0_DATA_EN__EIM_DATA00 	0x1b0b0
 			MX6QDL_PAD_CSI0_VSYNC__EIM_DATA01	0x1b0b0
 			MX6QDL_PAD_CSI0_DAT4__EIM_DATA02	0x1b0b0
 			MX6QDL_PAD_CSI0_DAT5__EIM_DATA03	0x1b0b0
@@ -1116,44 +1110,23 @@
 };
 
 &weim {
+	status = "okay";
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_weim_nvram>;
-	pinctrl-1 = <&pinctrl_weim_cs1>;
-	//compatible = "fsl,imx6q-weim";
+	pinctrl-0 = <&pinctrl_weim>;
 	#address-cells = <2>;
 	#size-cells = <1>;
-	/* <cs-number> 0 <physical address of mapping> <size> */
-	ranges = <0 0  0x08000000  0x04000000>,
-			 <1 0  0x0c000000  0x04000000>;
+	ranges = <
+		0 0 0x08000000 0x04000000
+		1 0 0x0C000000 0x04000000 >;
 	fsl,weim-cs-gpr = <&gpr>;
-	status = "okay";
 
-	UIO_NVRAM@0,0 {
+	UIO_NVRAM@1,0 {
 		compatible = "uio_pdrv_genirq";
-		reg = <0 0x1000000 0x20000>;	/* 128k 16bit NVRAM */
-		reg-names = "uio_cs0";
-		#address-cells = <1>;
-		#size-cells = <1>;
-		bank-width = <2>;
-		/* EIM_CSnGCR1, EIM_CSnGCR2, EIM_CSnRCR1, */
-		/* EIM_CSnRCR2, EIM_CSnWCR1, EIM_CSnWCR2  */
-		fsl,weim-cs-timing = <0x00010CB1 0x00001010 0x0C015100
-		 0x00000000 0xCC1C7640 0x00000000>;
-		status = "disabled";
-	};
-
-	UIO_NVRAM@0,1 {
-		compatible = "uio_pdrv_genirq";
-		reg = <1 0x1000000 0x10000>;	/* 128k 16bit NVRAM */
-		reg-names = "uio_cs1";
-		#address-cells = <1>;
-		#size-cells = <1>;
-		bank-width = <2>;
-		/* EIM_CSnGCR1, EIM_CSnGCR2, EIM_CSnRCR1, */
-		/* EIM_CSnRCR2, EIM_CSnWCR1, EIM_CSnWCR2  */
-		fsl,weim-cs-timing = <0x00F184B1 0x00001010 0x0F780000
-		 0x00000008 0x04F00040 0x00000000>;
-		status = "ok";
+		reg = <1 0x0 0x20000>;
+		fsl,weim-cs-timing = <
+			0x007184B1 0x00001010
+			0x0F780000 0x00000008
+			0x04F00040 0x00000000 >;
 	};
 };
 
-- 
2.7.4

