<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1256" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1256{left:790px;bottom:68px;letter-spacing:0.13px;}
#t2_1256{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1256{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_1256{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_1256{left:359px;bottom:976px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_1256{left:69px;bottom:765px;letter-spacing:0.13px;}
#t7_1256{left:69px;bottom:741px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#t8_1256{left:69px;bottom:724px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t9_1256{left:69px;bottom:707px;letter-spacing:-0.19px;word-spacing:-0.79px;}
#ta_1256{left:69px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_1256{left:69px;bottom:666px;letter-spacing:-0.17px;word-spacing:-0.82px;}
#tc_1256{left:69px;bottom:649px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#td_1256{left:69px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_1256{left:69px;bottom:608px;letter-spacing:-0.16px;word-spacing:-0.92px;}
#tf_1256{left:69px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tg_1256{left:69px;bottom:574px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#th_1256{left:69px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_1256{left:69px;bottom:541px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tj_1256{left:69px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#tk_1256{left:69px;bottom:499px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tl_1256{left:69px;bottom:483px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#tm_1256{left:69px;bottom:458px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_1256{left:69px;bottom:441px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_1256{left:69px;bottom:425px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tp_1256{left:69px;bottom:408px;letter-spacing:-0.33px;word-spacing:-0.23px;}
#tq_1256{left:176px;bottom:408px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tr_1256{left:325px;bottom:408px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_1256{left:69px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tt_1256{left:423px;bottom:398px;}
#tu_1256{left:438px;bottom:391px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tv_1256{left:69px;bottom:374px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tw_1256{left:69px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_1256{left:69px;bottom:333px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#ty_1256{left:69px;bottom:316px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_1256{left:69px;bottom:299px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t10_1256{left:69px;bottom:275px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_1256{left:69px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_1256{left:69px;bottom:241px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t13_1256{left:69px;bottom:201px;letter-spacing:0.13px;}
#t14_1256{left:69px;bottom:177px;letter-spacing:-0.12px;}
#t15_1256{left:69px;bottom:153px;letter-spacing:-0.11px;}
#t16_1256{left:69px;bottom:136px;letter-spacing:-0.12px;}
#t17_1256{left:69px;bottom:111px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t18_1256{left:69px;bottom:1088px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t19_1256{left:84px;bottom:1071px;letter-spacing:-0.11px;}
#t1a_1256{left:69px;bottom:1051px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#t1b_1256{left:84px;bottom:1034px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#t1c_1256{left:85px;bottom:955px;letter-spacing:-0.14px;}
#t1d_1256{left:192px;bottom:955px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1e_1256{left:372px;bottom:955px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1f_1256{left:554px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1g_1256{left:730px;bottom:955px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1h_1256{left:94px;bottom:930px;letter-spacing:-0.23px;}
#t1i_1256{left:181px;bottom:930px;letter-spacing:-0.13px;}
#t1j_1256{left:364px;bottom:930px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1k_1256{left:575px;bottom:930px;letter-spacing:-0.15px;}
#t1l_1256{left:752px;bottom:930px;letter-spacing:-0.17px;}
#t1m_1256{left:94px;bottom:906px;letter-spacing:-0.19px;}
#t1n_1256{left:181px;bottom:906px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1o_1256{left:363px;bottom:906px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_1256{left:575px;bottom:906px;letter-spacing:-0.17px;}
#t1q_1256{left:751px;bottom:906px;letter-spacing:-0.15px;}
#t1r_1256{left:95px;bottom:881px;letter-spacing:-0.15px;}
#t1s_1256{left:176px;bottom:881px;letter-spacing:-0.14px;}
#t1t_1256{left:388px;bottom:881px;letter-spacing:-0.15px;}
#t1u_1256{left:575px;bottom:881px;letter-spacing:-0.14px;}
#t1v_1256{left:752px;bottom:881px;letter-spacing:-0.16px;}
#t1w_1256{left:95px;bottom:857px;letter-spacing:-0.17px;}
#t1x_1256{left:197px;bottom:857px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1y_1256{left:356px;bottom:857px;letter-spacing:-0.14px;}
#t1z_1256{left:575px;bottom:857px;letter-spacing:-0.16px;}
#t20_1256{left:752px;bottom:857px;letter-spacing:-0.17px;}
#t21_1256{left:97px;bottom:833px;letter-spacing:-0.15px;}
#t22_1256{left:179px;bottom:833px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_1256{left:357px;bottom:833px;letter-spacing:-0.14px;}
#t24_1256{left:575px;bottom:833px;letter-spacing:-0.18px;}
#t25_1256{left:752px;bottom:833px;letter-spacing:-0.18px;}
#t26_1256{left:97px;bottom:808px;letter-spacing:-0.17px;}
#t27_1256{left:181px;bottom:808px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t28_1256{left:357px;bottom:808px;letter-spacing:-0.14px;}
#t29_1256{left:575px;bottom:808px;letter-spacing:-0.18px;}
#t2a_1256{left:752px;bottom:808px;letter-spacing:-0.18px;}

.s1_1256{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1256{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1256{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1256{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_1256{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_1256{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_1256{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1256{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1256" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1256Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1256" style="-webkit-user-select: none;"><object width="935" height="1210" data="1256/1256.svg" type="image/svg+xml" id="pdf1256" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1256" class="t s1_1256">MOV—Move </span>
<span id="t2_1256" class="t s2_1256">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1256" class="t s1_1256">4-36 </span><span id="t4_1256" class="t s1_1256">Vol. 2B </span>
<span id="t5_1256" class="t s3_1256">Instruction Operand Encoding </span>
<span id="t6_1256" class="t s3_1256">Description </span>
<span id="t7_1256" class="t s4_1256">Copies the second operand (source operand) to the first operand (destination operand). The source operand can be </span>
<span id="t8_1256" class="t s4_1256">an immediate value, general-purpose register, segment register, or memory location; the destination register can </span>
<span id="t9_1256" class="t s4_1256">be a general-purpose register, segment register, or memory location. Both operands must be the same size, which </span>
<span id="ta_1256" class="t s4_1256">can be a byte, a word, a doubleword, or a quadword. </span>
<span id="tb_1256" class="t s4_1256">The MOV instruction cannot be used to load the CS register. Attempting to do so results in an invalid opcode excep- </span>
<span id="tc_1256" class="t s4_1256">tion (#UD). To load the CS register, use the far JMP, CALL, or RET instruction. </span>
<span id="td_1256" class="t s4_1256">If the destination operand is a segment register (DS, ES, FS, GS, or SS), the source operand must be a valid </span>
<span id="te_1256" class="t s4_1256">segment selector. In protected mode, moving a segment selector into a segment register automatically causes the </span>
<span id="tf_1256" class="t s4_1256">segment descriptor information associated with that segment selector to be loaded into the hidden (shadow) part </span>
<span id="tg_1256" class="t s4_1256">of the segment register. While loading this information, the segment selector and segment descriptor information </span>
<span id="th_1256" class="t s4_1256">is validated (see the “Operation” algorithm below). The segment descriptor data is obtained from the GDT or LDT </span>
<span id="ti_1256" class="t s4_1256">entry for the specified segment selector. </span>
<span id="tj_1256" class="t s4_1256">A NULL segment selector (values 0000-0003) can be loaded into the DS, ES, FS, and GS registers without causing </span>
<span id="tk_1256" class="t s4_1256">a protection exception. However, any subsequent attempt to reference a segment whose corresponding segment </span>
<span id="tl_1256" class="t s4_1256">register is loaded with a NULL value causes a general protection exception (#GP) and no memory reference occurs. </span>
<span id="tm_1256" class="t s4_1256">Loading the SS register with a MOV instruction suppresses or inhibits some debug exceptions and inhibits inter- </span>
<span id="tn_1256" class="t s4_1256">rupts on the following instruction boundary. (The inhibition ends after delivery of an exception or the execution of </span>
<span id="to_1256" class="t s4_1256">the next instruction.) This behavior allows a stack pointer to be loaded into the ESP register with the next instruc- </span>
<span id="tp_1256" class="t s4_1256">tion (MOV ESP, </span><span id="tq_1256" class="t s5_1256">stack-pointer value</span><span id="tr_1256" class="t s4_1256">) before an event can be delivered. See Section 6.8.3, “Masking Exceptions </span>
<span id="ts_1256" class="t s4_1256">and Interrupts When Switching Stacks,” in the Intel </span>
<span id="tt_1256" class="t s6_1256">® </span>
<span id="tu_1256" class="t s4_1256">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="tv_1256" class="t s4_1256">Volume 3A. Intel recommends that software use the LSS instruction to load the SS register and ESP together. </span>
<span id="tw_1256" class="t s4_1256">When executing MOV Reg, Sreg, the processor copies the content of Sreg to the 16 least significant bits of the </span>
<span id="tx_1256" class="t s4_1256">general-purpose register. The upper bits of the destination register are zero for most IA-32 processors (Pentium </span>
<span id="ty_1256" class="t s4_1256">Pro processors and later) and all Intel 64 processors, with the exception that bits 31:16 are undefined for Intel </span>
<span id="tz_1256" class="t s4_1256">Quark X1000 processors, Pentium, and earlier processors. </span>
<span id="t10_1256" class="t s4_1256">In 64-bit mode, the instruction’s default operation size is 32 bits. Use of the REX.R prefix permits access to addi- </span>
<span id="t11_1256" class="t s4_1256">tional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the </span>
<span id="t12_1256" class="t s4_1256">beginning of this section for encoding data and limits. </span>
<span id="t13_1256" class="t s3_1256">Operation </span>
<span id="t14_1256" class="t s7_1256">DEST := SRC; </span>
<span id="t15_1256" class="t s7_1256">Loading a segment register while in protected mode results in special checks and actions, as described in the following listing. These </span>
<span id="t16_1256" class="t s7_1256">checks are performed on the segment selector and the segment descriptor to which it points. </span>
<span id="t17_1256" class="t s7_1256">IF SS is loaded </span>
<span id="t18_1256" class="t s7_1256">2. In 32-bit mode, the assembler may insert the 16-bit operand-size prefix with this instruction (see the following “Description” section </span>
<span id="t19_1256" class="t s7_1256">for further information). </span>
<span id="t1a_1256" class="t s7_1256">3. The moffs8, moffs16, moffs32, and moffs64 operands specify a simple offset relative to the segment base, where 8, 16, 32, and 64 </span>
<span id="t1b_1256" class="t s7_1256">refer to the size of the data. The address-size attribute of the instruction determines the size of the offset, either 16, 32, or 64 bits. </span>
<span id="t1c_1256" class="t s8_1256">Op/En </span><span id="t1d_1256" class="t s8_1256">Operand 1 </span><span id="t1e_1256" class="t s8_1256">Operand 2 </span><span id="t1f_1256" class="t s8_1256">Operand 3 </span><span id="t1g_1256" class="t s8_1256">Operand 4 </span>
<span id="t1h_1256" class="t s7_1256">MR </span><span id="t1i_1256" class="t s7_1256">ModRM:r/m (w) </span><span id="t1j_1256" class="t s7_1256">ModRM:reg (r) </span><span id="t1k_1256" class="t s7_1256">N/A </span><span id="t1l_1256" class="t s7_1256">N/A </span>
<span id="t1m_1256" class="t s7_1256">RM </span><span id="t1n_1256" class="t s7_1256">ModRM:reg (w) </span><span id="t1o_1256" class="t s7_1256">ModRM:r/m (r) </span><span id="t1p_1256" class="t s7_1256">N/A </span><span id="t1q_1256" class="t s7_1256">N/A </span>
<span id="t1r_1256" class="t s7_1256">FD </span><span id="t1s_1256" class="t s7_1256">AL/AX/EAX/RAX </span><span id="t1t_1256" class="t s7_1256">Moffs </span><span id="t1u_1256" class="t s7_1256">N/A </span><span id="t1v_1256" class="t s7_1256">N/A </span>
<span id="t1w_1256" class="t s7_1256">TD </span><span id="t1x_1256" class="t s7_1256">Moffs (w) </span><span id="t1y_1256" class="t s7_1256">AL/AX/EAX/RAX </span><span id="t1z_1256" class="t s7_1256">N/A </span><span id="t20_1256" class="t s7_1256">N/A </span>
<span id="t21_1256" class="t s7_1256">OI </span><span id="t22_1256" class="t s7_1256">opcode + rd (w) </span><span id="t23_1256" class="t s7_1256">imm8/16/32/64 </span><span id="t24_1256" class="t s7_1256">N/A </span><span id="t25_1256" class="t s7_1256">N/A </span>
<span id="t26_1256" class="t s7_1256">MI </span><span id="t27_1256" class="t s7_1256">ModRM:r/m (w) </span><span id="t28_1256" class="t s7_1256">imm8/16/32/64 </span><span id="t29_1256" class="t s7_1256">N/A </span><span id="t2a_1256" class="t s7_1256">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
