{
  "module_name": "marvell,mmp2.h",
  "hash_id": "0f35625d03e5987c2f0674c9f9384851aa668aa1cfff9c1368aeb26547faec36",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/marvell,mmp2.h",
  "human_readable_source": " \n#ifndef __DTS_MARVELL_MMP2_CLOCK_H\n#define __DTS_MARVELL_MMP2_CLOCK_H\n\n \n#define MMP2_CLK_CLK32\t\t\t1\n#define MMP2_CLK_VCTCXO\t\t\t2\n#define MMP2_CLK_PLL1\t\t\t3\n#define MMP2_CLK_PLL1_2\t\t\t8\n#define MMP2_CLK_PLL1_4\t\t\t9\n#define MMP2_CLK_PLL1_8\t\t\t10\n#define MMP2_CLK_PLL1_16\t\t11\n#define MMP2_CLK_PLL1_3\t\t\t12\n#define MMP2_CLK_PLL1_6\t\t\t13\n#define MMP2_CLK_PLL1_12\t\t14\n#define MMP2_CLK_PLL1_20\t\t15\n#define MMP2_CLK_PLL2\t\t\t16\n#define MMP2_CLK_PLL2_2\t\t\t17\n#define MMP2_CLK_PLL2_4\t\t\t18\n#define MMP2_CLK_PLL2_8\t\t\t19\n#define MMP2_CLK_PLL2_16\t\t20\n#define MMP2_CLK_PLL2_3\t\t\t21\n#define MMP2_CLK_PLL2_6\t\t\t22\n#define MMP2_CLK_PLL2_12\t\t23\n#define MMP2_CLK_VCTCXO_2\t\t24\n#define MMP2_CLK_VCTCXO_4\t\t25\n#define MMP2_CLK_UART_PLL\t\t26\n#define MMP2_CLK_USB_PLL\t\t27\n#define MMP3_CLK_PLL1_P\t\t\t28\n#define MMP3_CLK_PLL2_P\t\t\t29\n#define MMP3_CLK_PLL3\t\t\t30\n#define MMP2_CLK_I2S0\t\t\t31\n#define MMP2_CLK_I2S1\t\t\t32\n\n \n#define MMP2_CLK_TWSI0\t\t\t60\n#define MMP2_CLK_TWSI1\t\t\t61\n#define MMP2_CLK_TWSI2\t\t\t62\n#define MMP2_CLK_TWSI3\t\t\t63\n#define MMP2_CLK_TWSI4\t\t\t64\n#define MMP2_CLK_TWSI5\t\t\t65\n#define MMP2_CLK_GPIO\t\t\t66\n#define MMP2_CLK_KPC\t\t\t67\n#define MMP2_CLK_RTC\t\t\t68\n#define MMP2_CLK_PWM0\t\t\t69\n#define MMP2_CLK_PWM1\t\t\t70\n#define MMP2_CLK_PWM2\t\t\t71\n#define MMP2_CLK_PWM3\t\t\t72\n#define MMP2_CLK_UART0\t\t\t73\n#define MMP2_CLK_UART1\t\t\t74\n#define MMP2_CLK_UART2\t\t\t75\n#define MMP2_CLK_UART3\t\t\t76\n#define MMP2_CLK_SSP0\t\t\t77\n#define MMP2_CLK_SSP1\t\t\t78\n#define MMP2_CLK_SSP2\t\t\t79\n#define MMP2_CLK_SSP3\t\t\t80\n#define MMP2_CLK_TIMER\t\t\t81\n#define MMP2_CLK_THERMAL0\t\t82\n#define MMP3_CLK_THERMAL1\t\t83\n#define MMP3_CLK_THERMAL2\t\t84\n#define MMP3_CLK_THERMAL3\t\t85\n\n \n#define MMP2_CLK_SDH0\t\t\t101\n#define MMP2_CLK_SDH1\t\t\t102\n#define MMP2_CLK_SDH2\t\t\t103\n#define MMP2_CLK_SDH3\t\t\t104\n#define MMP2_CLK_USB\t\t\t105\n#define MMP2_CLK_DISP0\t\t\t106\n#define MMP2_CLK_DISP0_MUX\t\t107\n#define MMP2_CLK_DISP0_SPHY\t\t108\n#define MMP2_CLK_DISP1\t\t\t109\n#define MMP2_CLK_DISP1_MUX\t\t110\n#define MMP2_CLK_CCIC_ARBITER\t\t111\n#define MMP2_CLK_CCIC0\t\t\t112\n#define MMP2_CLK_CCIC0_MIX\t\t113\n#define MMP2_CLK_CCIC0_PHY\t\t114\n#define MMP2_CLK_CCIC0_SPHY\t\t115\n#define MMP2_CLK_CCIC1\t\t\t116\n#define MMP2_CLK_CCIC1_MIX\t\t117\n#define MMP2_CLK_CCIC1_PHY\t\t118\n#define MMP2_CLK_CCIC1_SPHY\t\t119\n#define MMP2_CLK_DISP0_LCDC\t\t120\n#define MMP2_CLK_USBHSIC0\t\t121\n#define MMP2_CLK_USBHSIC1\t\t122\n#define MMP2_CLK_GPU_BUS\t\t123\n#define MMP3_CLK_GPU_BUS\t\tMMP2_CLK_GPU_BUS\n#define MMP2_CLK_GPU_3D\t\t\t124\n#define MMP3_CLK_GPU_3D\t\t\tMMP2_CLK_GPU_3D\n#define MMP3_CLK_GPU_2D\t\t\t125\n#define MMP3_CLK_SDH4\t\t\t126\n#define MMP2_CLK_AUDIO\t\t\t127\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}