0.7
v2020.2.2
Feb  9 2021
05:21:23
/home/hs/Desktop/git/benes_network_algorithm/rtl_code/16X16_network/stage_module/design_source/stage_module.sv,1695716824,systemVerilog,/home/hs/Desktop/git/benes_network_algorithm/rtl_code/16X16_network/stage_module/design_source/switch_16_module.sv;/home/hs/Desktop/git/benes_network_algorithm/rtl_code/16X16_network/stage_module/sim_source/tb_stage.sv,/home/hs/Desktop/git/benes_network_algorithm/rtl_code/16X16_network/stage_module/design_source/switch_16_module.sv,,$unit_stage_module_sv;stage_module,,uvm,,,,,,
/home/hs/Desktop/git/benes_network_algorithm/rtl_code/16X16_network/stage_module/design_source/switch_16_module.sv,1695715181,systemVerilog,,/home/hs/Desktop/git/benes_network_algorithm/rtl_code/16X16_network/stage_module/sim_source/tb_stage.sv,,switch_module,,uvm,,,,,,
/home/hs/Desktop/git/benes_network_algorithm/rtl_code/16X16_network/stage_module/sim_source/tb_stage.sv,1695718927,systemVerilog,,,,tb_stage,,uvm,,,,,,
/home/hs/Desktop/git/benes_network_algorithm/rtl_code/16X16_network/stage_module/stage_module_prj/stage_module_prj.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
