// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
{
  "choices": [
    {
      "finish_reason": "stop",
      "index": 0,
      "logprobs": null,
      "text": "always @(posedge clk) begin\n  if (reset) begin\n    present_state <= 0;\n    next_state <= 0;\n  end else begin\n    present_state <= next_state;\n    next_state <= present_state;\n    out <= present_state;\n  end\nend\n"
    },
    {
      "finish_reason": "length",
      "index": 1,
      "logprobs": null,
      "text": "always @(posedge clk)\nbegin\n\tif (reset == 0) begin\n\t\tpresent_state <= 0;\n\t\tnext_state <= 0;\n\t\tout <= 0;\n\tend\n\telse begin\n\t\tif (reset == 1) begin\n\t\t\tpresent_state <= 0;\n\t\t\tnext_state <= 0;\n\t\t\tout <= 0;\n\t\tend\n\t\telse begin\n\t\t\tcase (present_state)\n\t\t\t\t0: begin\n\t\t\t\t\tif (in == 1) begin\n\t\t\t\t\t\tpresent_state <= 1;\n\t\t\t\t\t\tnext_state <= 1;\n\t\t\t\t\t\tout <= 1;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tpresent_state <= 0;\n\t\t\t\t\t\tnext_state <= 0;\n\t\t\t\t\t\tout <= 0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t1: begin\n\t\t\t\t\tpresent_state <= 1;\n\t\t\t\t\tnext_state <= 1;\n\t\t\t\t\tout <= 1;\n\t\t\t\tend\n\t\t\t\t2: begin"
    },
    {
      "finish_reason": "stop",
      "index": 2,
      "logprobs": null,
      "text": "always @(posedge clk)\nbegin\n  if (reset) present_state <= 0;\n  else if (present_state == 0)\n    begin\n      if (in) next_state <= 0;\n      else next_state <= 1;\n    end\n  else if (present_state == 1)\n    begin\n      if (in) next_state <= 1;\n      else next_state <= 0;\n    end\n  out <= next_state;\n  present_state <= next_state;\nend\n"
    },
    {
      "finish_reason": "length",
      "index": 3,
      "logprobs": null,
      "text": "always @(posedge clk)\nbegin\n  if(reset) begin\n    present_state <= 0;\n    next_state <= 0;\n    out <= 0;\n  end\n  else begin\n    if(present_state == 0) begin\n      if(in == 1) begin\n        next_state <= 0;\n      end else begin\n        next_state <= 1;\n      end\n    end else begin\n      if(present_state == 1) begin\n        if(in == 1) begin\n          next_state <= 1;\n        end else begin\n          next_state <= 0;\n        end\n      end\n    end\n    present_state <= next_state;\n    out <= present_state;\n  end\nend\n\n// second example using PortMap to construct the same FSM\nmodule simple_fsm_2(clk, reset, in, out);"
    },
    {
      "finish_reason": "stop",
      "index": 4,
      "logprobs": null,
      "text": "always @(posedge clk) begin\n  case(present_state)\n    0:\n      if(in) present_state <= 0;\n      else present_state <= 1;\n      next_state <= present_state;\n      if(reset) present_state <= 0;\n    1:\n      out <= next_state;\n  endcase\nend\n"
    }
  ],
  "created": 1663534248,
  "id": "cmpl-CB7uYebmTY6P6eutF6dCVKUSCgQjL",
  "model": "codegen",
  "object": "text_completion",
  "usage": {
    "completion_tokens": 679,
    "prompt_tokens": 148,
    "total_tokens": 827
  }
}