
---------- Begin Simulation Statistics ----------
final_tick                                 7425493500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 175113                       # Simulator instruction rate (inst/s)
host_mem_usage                                 900860                       # Number of bytes of host memory used
host_op_rate                                   175589                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    57.11                       # Real time elapsed on the host
host_tick_rate                              130029957                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      10027169                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007425                       # Number of seconds simulated
sim_ticks                                  7425493500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.928489                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3009953                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3012107                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22769                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3042522                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1689                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2557                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              868                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3057089                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5740                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          237                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7999488                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8033280                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             22201                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2501415                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7814                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          797501                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10019633                       # Number of instructions committed
system.cpu.commit.committedOps               10046800                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     14638617                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.686322                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.424887                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11421990     78.03%     78.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       715632      4.89%     82.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       154697      1.06%     83.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       436272      2.98%     86.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1876341     12.82%     99.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        17129      0.12%     99.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1757      0.01%     99.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6985      0.05%     99.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         7814      0.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14638617                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4620                       # Number of function calls committed.
system.cpu.commit.int_insts                   7546090                       # Number of committed integer instructions.
system.cpu.commit.loads                         35385                       # Number of loads committed
system.cpu.commit.membars                         138                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7555307     75.20%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             384      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               94      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              8      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              10      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             72      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35385      0.35%     75.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2455478     24.44%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10046800                       # Class of committed instruction
system.cpu.commit.refs                        2490863                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2101                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      10027169                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.485099                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.485099                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              12631066                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   602                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              2787159                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11373957                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   455371                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1078460                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  27022                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2029                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                557063                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3057089                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     32435                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      14571026                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1643                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       12243439                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           132                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   55224                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.205851                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             150189                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3017382                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.824419                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           14748982                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.832320                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.648466                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 11712788     79.41%     79.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4465      0.03%     79.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4797      0.03%     79.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6003      0.04%     79.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2975007     20.17%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     4938      0.03%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2245      0.02%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4294      0.03%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    34445      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14748982                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        49518                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit       114525                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       178500                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          559                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       3319399                       # number of prefetches that crossed the page
system.cpu.idleCycles                          102006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                22845                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2685807                       # Number of branches executed
system.cpu.iew.exec_nop                         20732                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.729276                       # Inst execution rate
system.cpu.iew.exec_refs                      2700302                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2660506                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   83802                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 40538                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                206                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             28045                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2684073                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10984016                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 39796                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             41697                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10830466                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   353                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  27022                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   361                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2467                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          869                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5153                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       228591                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             34                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1793                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          21052                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  14918191                       # num instructions consuming a value
system.cpu.iew.wb_count                      10709078                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.363945                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5429394                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.721102                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10828571                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13519829                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5492883                       # number of integer regfile writes
system.cpu.ipc                               0.673356                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.673356                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                26      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8159381     75.05%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  385      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    96      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 48      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  80      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                40461      0.37%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2671628     24.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10872167                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        3288                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000302                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     801     24.36%     24.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.06%     24.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     24.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     24.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     24.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     24.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     24.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     24.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     24.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     24.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     24.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     24.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     24.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.03%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.06%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     24.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1458     44.34%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1024     31.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10872783                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           36491636                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10706806                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11896124                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10963078                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10872167                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 206                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          936097                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               281                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             32                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       474575                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14748982                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.737147                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.424073                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11260766     76.35%     76.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              438782      2.97%     79.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              481603      3.27%     82.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              826943      5.61%     88.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1726050     11.70%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                7511      0.05%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4605      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1811      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 911      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14748982                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.732084                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2646                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               5245                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2272                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              3291                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2053                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1220                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                40538                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2684073                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8006109                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    561                       # number of misc regfile writes
system.cpu.numCycles                         14850988                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   84373                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12530631                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     45                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   749645                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    560                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22106736                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11129924                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13879410                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1331794                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               12543497                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  27022                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              12538438                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1348744                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13845861                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          17710                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                801                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   4397037                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            204                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2697                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     25412717                       # The number of ROB reads
system.cpu.rob.rob_writes                    21799034                       # The number of ROB writes
system.cpu.timesIdled                            4270                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2220                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     181                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       173626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        478389                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           72                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       328279                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           64                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       657649                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             64                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                974                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       172745                       # Transaction distribution
system.membus.trans_dist::CleanEvict              881                       # Transaction distribution
system.membus.trans_dist::ReadExReq            303702                       # Transaction distribution
system.membus.trans_dist::ReadExResp           303702                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           974                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            87                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       783065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 783065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30554944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30554944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            304763                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  304763    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              304763                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1272904500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1568153750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7425493500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             25579                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       475586                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        25248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1136                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           303704                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          303702                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         25312                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          267                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           87                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           87                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        75872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       911145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                987017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3235840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     38835776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               42071616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          173691                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11055744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           503061                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000270                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016440                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 502925     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    136      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             503061                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          657766566                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         456029435                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          37968000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7425493500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4307                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  121                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        20178                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24606                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4307                       # number of overall hits
system.l2.overall_hits::.cpu.data                 121                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        20178                       # number of overall hits
system.l2.overall_hits::total                   24606                       # number of overall hits
system.l2.demand_misses::.cpu.inst                827                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             303850                       # number of demand (read+write) misses
system.l2.demand_misses::total                 304677                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               827                       # number of overall misses
system.l2.overall_misses::.cpu.data            303850                       # number of overall misses
system.l2.overall_misses::total                304677                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66810500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  31246664500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31313475000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66810500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  31246664500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31313475000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5134                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           303971                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        20178                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               329283                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5134                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          303971                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        20178                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              329283                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.161083                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999602                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.925274                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.161083                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999602                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.925274                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80786.577993                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102835.821952                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102775.972587                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80786.577993                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102835.821952                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102775.972587                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              172746                       # number of writebacks
system.l2.writebacks::total                    172746                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        303850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            304677                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       303850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           304677                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58540500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  28208174500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28266715000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58540500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  28208174500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28266715000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.161083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.925274                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.161083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.925274                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70786.577993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92835.854863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92776.005409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70786.577993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92835.854863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92776.005409                       # average overall mshr miss latency
system.l2.replacements                         173691                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       302840                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           302840                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       302840                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       302840                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        25176                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            25176                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        25176                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        25176                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          303703                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              303703                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  31234389000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31234389000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        303704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            303704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102845.177690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102845.177690                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       303703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         303703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  28197369000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28197369000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92845.210617                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92845.210617                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4307                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        20178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              24485                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66810500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66810500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        20178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          25312                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.161083                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.032672                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80786.577993                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80786.577993                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58540500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58540500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.161083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.032672                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70786.577993                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70786.577993                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          147                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             147                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12275500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12275500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.550562                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.550562                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83506.802721                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83506.802721                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10805500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10805500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.550562                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.550562                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73506.802721                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73506.802721                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           87                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              87                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           87                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            87                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           87                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           87                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1642500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1642500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18879.310345                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18879.310345                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7425493500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 106604.146091                       # Cycle average of tags in use
system.l2.tags.total_refs                      657489                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    304763                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.157378                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.058974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       268.161761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     106306.925357                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.811057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.813325                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        32727                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        94702                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5565379                       # Number of tag accesses
system.l2.tags.data_accesses                  5565379                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7425493500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          52928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19446336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19499264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     11055680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11055680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          303849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              304676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       172745                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             172745                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7127876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2618861090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2625988966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7127876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7127876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1488881513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1488881513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1488881513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7127876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2618861090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4114870480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    172745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    303849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000483722500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10791                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10791                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              691548                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             162324                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      304676                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     172745                       # Number of write requests accepted
system.mem_ctrls.readBursts                    304676                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   172745                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10769                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9906790750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1523380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15619465750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32515.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51265.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   281960                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  160765                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                304676                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               172745                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   82118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   68499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   66679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   27112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        34662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    881.407882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   788.982259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.005819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          757      2.18%      2.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1155      3.33%      5.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1980      5.71%     11.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          404      1.17%     12.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          941      2.71%     15.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1436      4.14%     19.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          433      1.25%     20.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6123     17.66%     38.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21433     61.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        34662                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.232972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.978263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1256.362427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        10790     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10791                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.005375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.005072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.102647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10759     99.70%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.07%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               22      0.20%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10791                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19499264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11053696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19499264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11055680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2625.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1488.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2625.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1488.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7425481500                       # Total gap between requests
system.mem_ctrls.avgGap                      15553.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19446336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     11053696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 7127876.416564097628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2618861089.838675498962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1488614325.768381595612                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          827                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       303849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       172745                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24510750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  15594955000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 125859070000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29638.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51324.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    728583.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            124150320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             65976075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1088635800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          451822320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     585751920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1932575310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1223957760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5472869505                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        737.037815                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3075781750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    247780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4101931750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            123357780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             65566215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1086750840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          449744760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     585751920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1946211420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1212474720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5469857655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        736.632206                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3045288750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    247780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4132424750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7425493500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        25637                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            25637                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        25637                       # number of overall hits
system.cpu.icache.overall_hits::total           25637                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6798                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6798                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6798                       # number of overall misses
system.cpu.icache.overall_misses::total          6798                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    164574000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164574000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    164574000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164574000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        32435                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        32435                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        32435                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        32435                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.209588                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.209588                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.209588                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.209588                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24209.179170                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24209.179170                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24209.179170                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24209.179170                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             13982                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        25248                       # number of writebacks
system.cpu.icache.writebacks::total             25248                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1664                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1664                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1664                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1664                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         5134                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5134                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5134                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        20178                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        25312                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132669000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132669000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132669000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    363210884                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    495879884                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.158286                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.158286                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.158286                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.780392                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25841.254383                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25841.254383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25841.254383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 18000.341164                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19590.703382                       # average overall mshr miss latency
system.cpu.icache.replacements                  25248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        25637                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           25637                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6798                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6798                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    164574000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164574000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        32435                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        32435                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.209588                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.209588                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24209.179170                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24209.179170                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1664                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1664                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132669000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132669000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.158286                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.158286                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25841.254383                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25841.254383                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        20178                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        20178                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    363210884                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    363210884                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 18000.341164                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 18000.341164                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   7425493500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7425493500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.977992                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               50949                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             25312                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.012840                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    39.594816                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    24.383176                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.618669                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.380987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999656                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             90182                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            90182                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7425493500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7425493500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7425493500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7425493500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7425493500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        61911                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            61911                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        62042                       # number of overall hits
system.cpu.dcache.overall_hits::total           62042                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2429598                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2429598                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2429605                       # number of overall misses
system.cpu.dcache.overall_misses::total       2429605                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 215777350000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 215777350000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 215777350000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 215777350000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2491509                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2491509                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2491647                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2491647                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.975151                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.975151                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.975100                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.975100                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 88811.955723                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88811.955723                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 88811.699844                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88811.699844                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       302841                       # number of writebacks
system.cpu.dcache.writebacks::total            302841                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2125547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2125547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2125547                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2125547                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       304051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       304051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       304058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       304058                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  31708607000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31708607000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  31709136000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31709136000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.122035                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.122035                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.122031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.122031                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 104287.132751                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104287.132751                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 104286.471660                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104286.471660                       # average overall mshr miss latency
system.cpu.dcache.replacements                 303032                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        35591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           35591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          564                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           564                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29927000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29927000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        36155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        36155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53062.056738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53062.056738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          305                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13454000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13454000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 51945.945946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51945.945946                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2428976                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2428976                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 215745591500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 215745591500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2455252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2455252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.989298                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.989298                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88821.623392                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88821.623392                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2125242                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2125242                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       303734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       303734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  31693379500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  31693379500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.123708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.123708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104345.840439                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104345.840439                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       529000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       529000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75571.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75571.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1831500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1831500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31577.586207                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31577.586207                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1773500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1773500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30577.586207                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30577.586207                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7425493500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.675043                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              366393                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            304056                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.205018                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.675043                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          366                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          658                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5287944                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5287944                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7425493500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   7425493500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
