<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_eFPGA_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="my_package" />
            <top_module name="tb_eFPGA_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="3218172325fs"></ZoomEndTime>
      <Cursor1Time time="1000000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="338"></NameColumnWidth>
      <ValueColumnWidth column_width="167"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="126" />
   <wave_markers>
      <marker time="35990000000" label="" />
   </wave_markers>
   <wvobject fp_name="/tb_eFPGA_top/DUT/PAD" type="array">
      <obj_property name="ElementShortName">PAD[15:0]</obj_property>
      <obj_property name="ObjectShortName">PAD[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/OPA" type="array">
      <obj_property name="ElementShortName">OPA[31:0]</obj_property>
      <obj_property name="ObjectShortName">OPA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/OPB" type="array">
      <obj_property name="ElementShortName">OPB[31:0]</obj_property>
      <obj_property name="ObjectShortName">OPB[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider23613">
      <obj_property name="label">OPA</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/tb_OPA[3]" type="logic">
      <obj_property name="ElementShortName">[3]</obj_property>
      <obj_property name="ObjectShortName">[3]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/tb_OPA[2]" type="logic">
      <obj_property name="ElementShortName">[2]</obj_property>
      <obj_property name="ObjectShortName">[2]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/tb_OPA[1]" type="logic">
      <obj_property name="ElementShortName">[1]</obj_property>
      <obj_property name="ObjectShortName">[1]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/tb_OPA[0]" type="logic">
      <obj_property name="ElementShortName">[0]</obj_property>
      <obj_property name="ObjectShortName">[0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider23614">
      <obj_property name="label">RES0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/tb_RES0[3]" type="logic">
      <obj_property name="ElementShortName">[3]</obj_property>
      <obj_property name="ObjectShortName">[3]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/tb_RES0[2]" type="logic">
      <obj_property name="ElementShortName">[2]</obj_property>
      <obj_property name="ObjectShortName">[2]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/tb_RES0[1]" type="logic">
      <obj_property name="ElementShortName">[1]</obj_property>
      <obj_property name="ObjectShortName">[1]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/tb_RES0[0]" type="logic">
      <obj_property name="ElementShortName">[0]</obj_property>
      <obj_property name="ObjectShortName">[0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider23615">
      <obj_property name="label">RES1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/tb_RES1[3]" type="logic">
      <obj_property name="ElementShortName">[3]</obj_property>
      <obj_property name="ObjectShortName">[3]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/tb_RES1[2]" type="logic">
      <obj_property name="ElementShortName">[2]</obj_property>
      <obj_property name="ObjectShortName">[2]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/tb_RES1[1]" type="logic">
      <obj_property name="ElementShortName">[1]</obj_property>
      <obj_property name="ObjectShortName">[1]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/tb_RES1[0]" type="logic">
      <obj_property name="ElementShortName">[0]</obj_property>
      <obj_property name="ObjectShortName">[0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider23616">
      <obj_property name="label">RES2</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/tb_RES2[3]" type="logic">
      <obj_property name="ElementShortName">[3]</obj_property>
      <obj_property name="ObjectShortName">[3]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/tb_RES2[2]" type="logic">
      <obj_property name="ElementShortName">[2]</obj_property>
      <obj_property name="ObjectShortName">[2]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/tb_RES2[1]" type="logic">
      <obj_property name="ElementShortName">[1]</obj_property>
      <obj_property name="ObjectShortName">[1]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/tb_RES2[0]" type="logic">
      <obj_property name="ElementShortName">[0]</obj_property>
      <obj_property name="ObjectShortName">[0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X1Y8_LUT4AB/A" type="logic">
      <obj_property name="ElementShortName">A</obj_property>
      <obj_property name="ObjectShortName">A</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X1Y8_LUT4AB/B" type="logic">
      <obj_property name="ElementShortName">B</obj_property>
      <obj_property name="ObjectShortName">B</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X2Y8_LUT4AB/A" type="logic">
      <obj_property name="ElementShortName">A</obj_property>
      <obj_property name="ObjectShortName">A</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X2Y8_LUT4AB/B" type="logic">
      <obj_property name="ElementShortName">B</obj_property>
      <obj_property name="ObjectShortName">B</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X3Y8_LUT4AB/A" type="logic">
      <obj_property name="ElementShortName">A</obj_property>
      <obj_property name="ObjectShortName">A</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X3Y8_LUT4AB/B" type="logic">
      <obj_property name="ElementShortName">B</obj_property>
      <obj_property name="ObjectShortName">B</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X4Y8_LUT4AB/A" type="logic">
      <obj_property name="ElementShortName">A</obj_property>
      <obj_property name="ObjectShortName">A</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X4Y8_LUT4AB/B" type="logic">
      <obj_property name="ElementShortName">B</obj_property>
      <obj_property name="ObjectShortName">B</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X5Y8_LUT4AB/A" type="logic">
      <obj_property name="ElementShortName">A</obj_property>
      <obj_property name="ObjectShortName">A</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X5Y8_LUT4AB/B" type="logic">
      <obj_property name="ElementShortName">B</obj_property>
      <obj_property name="ObjectShortName">B</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X6Y8_LUT4AB/A" type="logic">
      <obj_property name="ElementShortName">A</obj_property>
      <obj_property name="ObjectShortName">A</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X6Y8_LUT4AB/B" type="logic">
      <obj_property name="ElementShortName">B</obj_property>
      <obj_property name="ObjectShortName">B</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X1Y7_LUT4AB/A" type="logic">
      <obj_property name="ElementShortName">A</obj_property>
      <obj_property name="ObjectShortName">A</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X1Y7_LUT4AB/B" type="logic">
      <obj_property name="ElementShortName">B</obj_property>
      <obj_property name="ObjectShortName">B</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/FrameShiftState" type="other">
      <obj_property name="ElementShortName">FrameShiftState</obj_property>
      <obj_property name="ObjectShortName">FrameShiftState</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/SyncState" type="logic">
      <obj_property name="ElementShortName">SyncState</obj_property>
      <obj_property name="ObjectShortName">SyncState</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/WriteStrobe" type="logic">
      <obj_property name="ElementShortName">WriteStrobe</obj_property>
      <obj_property name="ObjectShortName">WriteStrobe</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/WriteData" type="array">
      <obj_property name="ElementShortName">WriteData[31:0]</obj_property>
      <obj_property name="ObjectShortName">WriteData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/RES0" type="array">
      <obj_property name="ElementShortName">RES0[31:0]</obj_property>
      <obj_property name="ObjectShortName">RES0[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/RES1" type="array">
      <obj_property name="ElementShortName">RES1[31:0]</obj_property>
      <obj_property name="ObjectShortName">RES1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/RES2" type="array">
      <obj_property name="ElementShortName">RES2[31:0]</obj_property>
      <obj_property name="ObjectShortName">RES2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/CLK" type="logic">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y1_A_PAD" type="logic">
      <obj_property name="ElementShortName">Tile_X0Y1_A_PAD</obj_property>
      <obj_property name="ObjectShortName">Tile_X0Y1_A_PAD</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/UserCLK" type="logic">
      <obj_property name="ElementShortName">UserCLK</obj_property>
      <obj_property name="ObjectShortName">UserCLK</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y1_B_PAD" type="logic">
      <obj_property name="ElementShortName">Tile_X0Y1_B_PAD</obj_property>
      <obj_property name="ObjectShortName">Tile_X0Y1_B_PAD</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y6_OPA_I0" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y6_OPA_I0</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y6_OPA_I0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y6_OPA_I1" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y6_OPA_I1</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y6_OPA_I1</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y6_OPA_I2" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y6_OPA_I2</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y6_OPA_I2</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y6_OPA_I3" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y6_OPA_I3</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y6_OPA_I3</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y6_OPB_I0" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y6_OPB_I0</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y6_OPB_I0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y6_OPB_I1" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y6_OPB_I1</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y6_OPB_I1</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y6_OPB_I2" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y6_OPB_I2</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y6_OPB_I2</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y6_OPB_I3" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y6_OPB_I3</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y6_OPB_I3</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_A_PAD" type="logic">
      <obj_property name="ElementShortName">Tile_X0Y8_A_PAD</obj_property>
      <obj_property name="ObjectShortName">Tile_X0Y8_A_PAD</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_B_PAD" type="logic">
      <obj_property name="ElementShortName">Tile_X0Y8_B_PAD</obj_property>
      <obj_property name="ObjectShortName">Tile_X0Y8_B_PAD</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_OPA_I0" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_OPA_I0</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_OPA_I0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_OPA_I1" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_OPA_I1</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_OPA_I1</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_OPA_I2" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_OPA_I2</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_OPA_I2</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_OPA_I3" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_OPA_I3</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_OPA_I3</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_OPB_I0" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_OPB_I0</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_OPB_I0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_OPB_I1" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_OPB_I1</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_OPB_I1</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_OPB_I2" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_OPB_I2</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_OPB_I2</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_OPB_I3" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_OPB_I3</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_OPB_I3</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_RES0_O0" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_RES0_O0</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_RES0_O0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_RES0_O1" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_RES0_O1</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_RES0_O1</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_RES0_O2" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_RES0_O2</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_RES0_O2</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_RES0_O3" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_RES0_O3</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_RES0_O3</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_RES1_O0" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_RES1_O0</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_RES1_O0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_RES1_O1" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_RES1_O1</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_RES1_O1</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_RES1_O2" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_RES1_O2</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_RES1_O2</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_RES1_O3" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_RES1_O3</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_RES1_O3</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_RES2_O0" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_RES2_O0</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_RES2_O0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_RES2_O1" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_RES2_O1</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_RES2_O1</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_RES2_O2" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_RES2_O2</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_RES2_O2</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X7Y8_RES2_O3" type="logic">
      <obj_property name="ElementShortName">Tile_X7Y8_RES2_O3</obj_property>
      <obj_property name="ObjectShortName">Tile_X7Y8_RES2_O3</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/FrameData" type="array">
      <obj_property name="ElementShortName">FrameData[319:0]</obj_property>
      <obj_property name="ObjectShortName">FrameData[319:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/FrameStrobe" type="array">
      <obj_property name="ElementShortName">FrameStrobe[159:0]</obj_property>
      <obj_property name="ObjectShortName">FrameStrobe[159:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/MaxFramesPerCol" type="other">
      <obj_property name="ElementShortName">MaxFramesPerCol</obj_property>
      <obj_property name="ObjectShortName">MaxFramesPerCol</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/FrameBitsPerRow" type="other">
      <obj_property name="ElementShortName">FrameBitsPerRow</obj_property>
      <obj_property name="ObjectShortName">FrameBitsPerRow</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/NoConfigBits" type="other">
      <obj_property name="ElementShortName">NoConfigBits</obj_property>
      <obj_property name="ObjectShortName">NoConfigBits</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider19934">
      <obj_property name="label">X0Y0_W_IO</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/E1BEG" type="array">
      <obj_property name="ElementShortName">E1BEG[3:0]</obj_property>
      <obj_property name="ObjectShortName">E1BEG[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/E2BEG" type="array">
      <obj_property name="ElementShortName">E2BEG[7:0]</obj_property>
      <obj_property name="ObjectShortName">E2BEG[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/E2BEGb" type="array">
      <obj_property name="ElementShortName">E2BEGb[7:0]</obj_property>
      <obj_property name="ObjectShortName">E2BEGb[7:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/E6BEG" type="array">
      <obj_property name="ElementShortName">E6BEG[11:0]</obj_property>
      <obj_property name="ObjectShortName">E6BEG[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/W1END" type="array">
      <obj_property name="ElementShortName">W1END[3:0]</obj_property>
      <obj_property name="ObjectShortName">W1END[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/W2MID" type="array">
      <obj_property name="ElementShortName">W2MID[7:0]</obj_property>
      <obj_property name="ObjectShortName">W2MID[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/W2END" type="array">
      <obj_property name="ElementShortName">W2END[7:0]</obj_property>
      <obj_property name="ObjectShortName">W2END[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/W6END" type="array">
      <obj_property name="ElementShortName">W6END[11:0]</obj_property>
      <obj_property name="ObjectShortName">W6END[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/A_PAD" type="logic">
      <obj_property name="ElementShortName">A_PAD</obj_property>
      <obj_property name="ObjectShortName">A_PAD</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/UserCLK" type="logic">
      <obj_property name="ElementShortName">UserCLK</obj_property>
      <obj_property name="ObjectShortName">UserCLK</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/B_PAD" type="logic">
      <obj_property name="ElementShortName">B_PAD</obj_property>
      <obj_property name="ObjectShortName">B_PAD</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/FrameData" type="array">
      <obj_property name="ElementShortName">FrameData[31:0]</obj_property>
      <obj_property name="ObjectShortName">FrameData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/FrameStrobe" type="array">
      <obj_property name="ElementShortName">FrameStrobe[19:0]</obj_property>
      <obj_property name="ObjectShortName">FrameStrobe[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/A_I" type="logic">
      <obj_property name="ElementShortName">A_I</obj_property>
      <obj_property name="ObjectShortName">A_I</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/A_T" type="logic">
      <obj_property name="ElementShortName">A_T</obj_property>
      <obj_property name="ObjectShortName">A_T</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/B_I" type="logic">
      <obj_property name="ElementShortName">B_I</obj_property>
      <obj_property name="ObjectShortName">B_I</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/B_T" type="logic">
      <obj_property name="ElementShortName">B_T</obj_property>
      <obj_property name="ObjectShortName">B_T</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/A_O" type="logic">
      <obj_property name="ElementShortName">A_O</obj_property>
      <obj_property name="ObjectShortName">A_O</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/A_Q" type="logic">
      <obj_property name="ElementShortName">A_Q</obj_property>
      <obj_property name="ObjectShortName">A_Q</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/B_O" type="logic">
      <obj_property name="ElementShortName">B_O</obj_property>
      <obj_property name="ObjectShortName">B_O</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/B_Q" type="logic">
      <obj_property name="ElementShortName">B_Q</obj_property>
      <obj_property name="ObjectShortName">B_Q</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/conf_data" type="array">
      <obj_property name="ElementShortName">conf_data[3:0]</obj_property>
      <obj_property name="ObjectShortName">conf_data[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/ConfigBits" type="array">
      <obj_property name="ElementShortName">ConfigBits[11:0]</obj_property>
      <obj_property name="ObjectShortName">ConfigBits[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/MaxFramesPerCol" type="other">
      <obj_property name="ElementShortName">MaxFramesPerCol</obj_property>
      <obj_property name="ObjectShortName">MaxFramesPerCol</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/FrameBitsPerRow" type="other">
      <obj_property name="ElementShortName">FrameBitsPerRow</obj_property>
      <obj_property name="ObjectShortName">FrameBitsPerRow</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X0Y8_W_IO/NoConfigBits" type="other">
      <obj_property name="ElementShortName">NoConfigBits</obj_property>
      <obj_property name="ObjectShortName">NoConfigBits</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider19973">
      <obj_property name="label">X1Y8_CLB</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X1Y8_LUT4AB/UserCLK" type="logic">
      <obj_property name="ElementShortName">UserCLK</obj_property>
      <obj_property name="ObjectShortName">UserCLK</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X1Y8_LUT4AB/FrameData" type="array">
      <obj_property name="ElementShortName">FrameData[31:0]</obj_property>
      <obj_property name="ObjectShortName">FrameData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X1Y8_LUT4AB/FrameStrobe" type="array">
      <obj_property name="ElementShortName">FrameStrobe[19:0]</obj_property>
      <obj_property name="ObjectShortName">FrameStrobe[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/NoConfigBits" type="other">
      <obj_property name="ElementShortName">NoConfigBits</obj_property>
      <obj_property name="ObjectShortName">NoConfigBits</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/GND0" type="logic">
      <obj_property name="ElementShortName">GND0</obj_property>
      <obj_property name="ObjectShortName">GND0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/GND" type="logic">
      <obj_property name="ElementShortName">GND</obj_property>
      <obj_property name="ObjectShortName">GND</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/VCC0" type="logic">
      <obj_property name="ElementShortName">VCC0</obj_property>
      <obj_property name="ObjectShortName">VCC0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/VCC" type="logic">
      <obj_property name="ElementShortName">VCC</obj_property>
      <obj_property name="ObjectShortName">VCC</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/VDD0" type="logic">
      <obj_property name="ElementShortName">VDD0</obj_property>
      <obj_property name="ObjectShortName">VDD0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/VDD" type="logic">
      <obj_property name="ElementShortName">VDD</obj_property>
      <obj_property name="ObjectShortName">VDD</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider31123">
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/UART_ComActive" type="logic">
      <obj_property name="ElementShortName">UART_ComActive</obj_property>
      <obj_property name="ObjectShortName">UART_ComActive</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/UART_WriteStrobe" type="logic">
      <obj_property name="ElementShortName">UART_WriteStrobe</obj_property>
      <obj_property name="ObjectShortName">UART_WriteStrobe</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/LocalWriteStrobe" type="logic">
      <obj_property name="ElementShortName">LocalWriteStrobe</obj_property>
      <obj_property name="ObjectShortName">LocalWriteStrobe</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_eFPGA_top/DUT/LocalWriteData" type="array">
      <obj_property name="ElementShortName">LocalWriteData[31:0]</obj_property>
      <obj_property name="ObjectShortName">LocalWriteData[31:0]</obj_property>
   </wvobject>
</wave_config>
