/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  reg [14:0] _02_;
  wire [2:0] _03_;
  reg [7:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire [10:0] celloutsig_0_24z;
  wire [14:0] celloutsig_0_25z;
  wire [34:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [16:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire [29:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  reg [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [19:0] celloutsig_0_48z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [32:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_61z;
  wire [9:0] celloutsig_0_64z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_74z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_81z;
  wire celloutsig_0_87z;
  wire [15:0] celloutsig_0_88z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_53z = celloutsig_0_16z[3] ? celloutsig_0_15z : celloutsig_0_34z;
  assign celloutsig_0_71z = celloutsig_0_1z[5] ? celloutsig_0_10z : celloutsig_0_53z;
  assign celloutsig_0_77z = celloutsig_0_47z ? celloutsig_0_51z : celloutsig_0_64z[0];
  assign celloutsig_1_10z = celloutsig_1_3z ? celloutsig_1_3z : in_data[104];
  assign celloutsig_1_6z = celloutsig_1_4z ? celloutsig_1_4z : _00_;
  assign celloutsig_1_11z = celloutsig_1_9z ? celloutsig_1_6z : in_data[128];
  assign celloutsig_1_13z = celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_3z;
  assign celloutsig_1_18z = in_data[183] ? celloutsig_1_9z : celloutsig_1_13z;
  assign celloutsig_0_18z = celloutsig_0_14z[6] ? celloutsig_0_15z : celloutsig_0_3z[0];
  assign celloutsig_0_20z = celloutsig_0_1z[5] ? celloutsig_0_11z : celloutsig_0_4z[8];
  assign celloutsig_0_29z = celloutsig_0_10z ? celloutsig_0_14z[1] : celloutsig_0_11z;
  assign celloutsig_0_33z = celloutsig_0_27z ? celloutsig_0_5z : celloutsig_0_0z;
  assign celloutsig_0_38z = celloutsig_0_13z ? celloutsig_0_33z : celloutsig_0_14z[2];
  assign celloutsig_0_39z = celloutsig_0_28z[11] ? celloutsig_0_17z : celloutsig_0_23z[0];
  always_ff @(posedge clkin_data[96], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_3z[3:1], celloutsig_0_20z };
  always_ff @(negedge clkin_data[64], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 15'h0000;
    else _02_ <= { in_data[93:82], celloutsig_0_42z, celloutsig_0_74z, celloutsig_0_8z };
  reg [2:0] _21_;
  always_ff @(posedge clkin_data[160], posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 3'h0;
    else _21_ <= { in_data[177:176], celloutsig_1_0z };
  assign { _03_[2], _00_, _03_[0] } = _21_;
  always_ff @(negedge clkin_data[128], posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 8'h00;
    else _04_ <= { in_data[153:149], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_4z = ~ { celloutsig_0_2z[10:9], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_81z = ~ celloutsig_0_59z[15:10];
  assign celloutsig_0_88z = ~ { _02_, celloutsig_0_8z };
  assign celloutsig_0_12z = ~ celloutsig_0_4z[13:1];
  assign celloutsig_0_14z = ~ celloutsig_0_4z;
  assign celloutsig_0_16z = ~ { celloutsig_0_4z[10:8], celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_28z = ~ { celloutsig_0_4z[13:2], celloutsig_0_16z };
  assign celloutsig_0_31z = ~ { celloutsig_0_26z[14:3], celloutsig_0_29z, celloutsig_0_28z };
  assign celloutsig_0_42z = | celloutsig_0_16z;
  assign celloutsig_0_44z = | celloutsig_0_26z[16:8];
  assign celloutsig_0_69z = | { celloutsig_0_40z, celloutsig_0_39z, celloutsig_0_37z, celloutsig_0_34z, celloutsig_0_33z, celloutsig_0_31z[25:23], celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_24z[10:5], celloutsig_0_24z[3:0], celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_14z[3], celloutsig_0_12z[12:2], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z[10:3], celloutsig_0_1z, in_data[72:56], in_data[48:43], celloutsig_0_0z };
  assign celloutsig_0_74z = | { celloutsig_0_71z, celloutsig_0_48z[12:4], celloutsig_0_23z };
  assign celloutsig_0_8z = | { celloutsig_0_7z, in_data[48:43] };
  assign celloutsig_0_9z = | { celloutsig_0_7z, celloutsig_0_4z[13:7], in_data[48:43] };
  assign celloutsig_1_2z = | in_data[118:109];
  assign celloutsig_1_3z = | { _00_, _03_[2], _03_[0], celloutsig_1_0z, in_data[129:101] };
  assign celloutsig_1_4z = | { _00_, _03_[2], _03_[0], celloutsig_1_0z, in_data[118:109] };
  assign celloutsig_0_21z = | { in_data[72:56], celloutsig_0_0z };
  assign celloutsig_0_27z = | { celloutsig_0_26z, celloutsig_0_24z[10:5], celloutsig_0_24z[3:0], celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_0_36z = | { celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_2z[10:3] };
  assign celloutsig_0_0z = ~^ in_data[45:23];
  assign celloutsig_0_40z = ~^ celloutsig_0_12z[11:2];
  assign celloutsig_0_47z = ~^ in_data[29:11];
  assign celloutsig_0_51z = ~^ { in_data[37:36], celloutsig_0_47z, celloutsig_0_8z };
  assign celloutsig_0_5z = ~^ { in_data[47:31], celloutsig_0_2z[10:3], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_6z = ~^ celloutsig_0_2z[5:3];
  assign celloutsig_0_7z = ~^ { celloutsig_0_2z[8:3], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_87z = ~^ { celloutsig_0_81z[5], celloutsig_0_5z, celloutsig_0_69z, celloutsig_0_77z, celloutsig_0_77z };
  assign celloutsig_1_0z = ~^ in_data[101:99];
  assign celloutsig_1_7z = ~^ { in_data[101:99], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_8z = ~^ { _00_, _03_[0], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_3z, _03_[2], _00_, _03_[0], _03_[2], _00_, _03_[0], celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_1_9z = ~^ { _03_[2], _00_, _03_[0], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_10z = ~^ celloutsig_0_3z[4:1];
  assign celloutsig_1_16z = ~^ { _04_[4:0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_10z, _03_[2], _00_, _03_[0], _03_[2], _00_, _03_[0] };
  assign celloutsig_0_13z = ~^ { celloutsig_0_2z[9:7], celloutsig_0_5z };
  assign celloutsig_0_15z = ~^ celloutsig_0_12z[5:3];
  assign celloutsig_0_17z = ~^ { celloutsig_0_1z[3:2], celloutsig_0_1z };
  assign celloutsig_0_19z = ~^ celloutsig_0_4z[11:3];
  assign celloutsig_0_34z = ~^ celloutsig_0_4z[8:5];
  assign celloutsig_0_35z = ~^ { in_data[85:70], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_48z = { celloutsig_0_14z[12:2], celloutsig_0_23z } >> { celloutsig_0_4z[7:6], celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_47z, celloutsig_0_44z, celloutsig_0_47z, celloutsig_0_24z[10:5], celloutsig_0_24z[10], celloutsig_0_24z[3:0], celloutsig_0_44z, celloutsig_0_36z };
  assign celloutsig_0_61z = { celloutsig_0_37z, celloutsig_0_38z } >> { celloutsig_0_16z[4:1], celloutsig_0_44z };
  assign celloutsig_0_64z = { _01_[2:0], celloutsig_0_19z, celloutsig_0_61z, celloutsig_0_13z } >> { celloutsig_0_12z[9:2], celloutsig_0_33z, celloutsig_0_47z };
  assign celloutsig_0_22z = { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_10z } >> { celloutsig_0_2z[3], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_23z = { celloutsig_0_2z[6:4], celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_9z } >> { celloutsig_0_3z[4:2], celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_25z = { celloutsig_0_4z[11:1], celloutsig_0_22z } >> { celloutsig_0_12z[8:0], celloutsig_0_16z, celloutsig_0_13z };
  assign celloutsig_0_26z = { celloutsig_0_12z[9:0], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_16z } >> { in_data[42:22], celloutsig_0_4z };
  assign celloutsig_0_37z = { celloutsig_0_22z[3:1], celloutsig_0_6z } >> { celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_35z, celloutsig_0_6z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_1z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_1z = { in_data[57:52], celloutsig_0_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_3z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_3z = celloutsig_0_1z[4:0];
  assign { celloutsig_0_2z[10:3], celloutsig_0_11z } = ~ { in_data[19:12], celloutsig_0_0z };
  assign { celloutsig_0_24z[0], celloutsig_0_24z[1], celloutsig_0_24z[9:5], celloutsig_0_24z[10], celloutsig_0_24z[3:2] } = ~ { celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_1z };
  assign { celloutsig_0_59z[10:2], celloutsig_0_59z[18], celloutsig_0_59z[32:19], celloutsig_0_59z[11], celloutsig_0_59z[16:12], celloutsig_0_59z[17] } = ~ { celloutsig_0_2z[10:3], celloutsig_0_11z, celloutsig_0_51z, celloutsig_0_25z[13:0], celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_8z };
  assign _03_[1] = _00_;
  assign celloutsig_0_24z[4] = celloutsig_0_24z[10];
  assign celloutsig_0_2z[2:0] = { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_59z[1:0] = { celloutsig_0_59z[2], celloutsig_0_59z[2] };
  assign { out_data[128], out_data[96], out_data[32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
