/*
 * Generated by Bluespec Compiler, version 2023.07 (build 0eb551d)
 * 
 * On Sun Jun  2 02:24:34 KST 2024
 * 
 */

/* Generation options: */
#ifndef __mkBypassRFile_h__
#define __mkBypassRFile_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkBypassRFile module */
class MOD_mkBypassRFile : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt32> INST_rfile_0_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_0_wires_0;
  MOD_Wire<tUInt32> INST_rfile_0_wires_1;
  MOD_Reg<tUInt32> INST_rfile_10_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_10_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_10_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_10_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_10_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_10_wires_0;
  MOD_Wire<tUInt32> INST_rfile_10_wires_1;
  MOD_Reg<tUInt32> INST_rfile_11_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_11_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_11_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_11_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_11_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_11_wires_0;
  MOD_Wire<tUInt32> INST_rfile_11_wires_1;
  MOD_Reg<tUInt32> INST_rfile_12_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_12_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_12_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_12_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_12_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_12_wires_0;
  MOD_Wire<tUInt32> INST_rfile_12_wires_1;
  MOD_Reg<tUInt32> INST_rfile_13_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_13_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_13_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_13_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_13_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_13_wires_0;
  MOD_Wire<tUInt32> INST_rfile_13_wires_1;
  MOD_Reg<tUInt32> INST_rfile_14_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_14_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_14_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_14_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_14_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_14_wires_0;
  MOD_Wire<tUInt32> INST_rfile_14_wires_1;
  MOD_Reg<tUInt32> INST_rfile_15_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_15_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_15_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_15_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_15_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_15_wires_0;
  MOD_Wire<tUInt32> INST_rfile_15_wires_1;
  MOD_Reg<tUInt32> INST_rfile_16_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_16_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_16_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_16_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_16_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_16_wires_0;
  MOD_Wire<tUInt32> INST_rfile_16_wires_1;
  MOD_Reg<tUInt32> INST_rfile_17_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_17_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_17_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_17_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_17_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_17_wires_0;
  MOD_Wire<tUInt32> INST_rfile_17_wires_1;
  MOD_Reg<tUInt32> INST_rfile_18_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_18_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_18_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_18_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_18_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_18_wires_0;
  MOD_Wire<tUInt32> INST_rfile_18_wires_1;
  MOD_Reg<tUInt32> INST_rfile_19_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_19_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_19_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_19_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_19_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_19_wires_0;
  MOD_Wire<tUInt32> INST_rfile_19_wires_1;
  MOD_Reg<tUInt32> INST_rfile_1_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_1_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_1_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_1_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_1_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_1_wires_0;
  MOD_Wire<tUInt32> INST_rfile_1_wires_1;
  MOD_Reg<tUInt32> INST_rfile_20_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_20_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_20_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_20_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_20_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_20_wires_0;
  MOD_Wire<tUInt32> INST_rfile_20_wires_1;
  MOD_Reg<tUInt32> INST_rfile_21_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_21_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_21_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_21_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_21_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_21_wires_0;
  MOD_Wire<tUInt32> INST_rfile_21_wires_1;
  MOD_Reg<tUInt32> INST_rfile_22_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_22_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_22_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_22_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_22_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_22_wires_0;
  MOD_Wire<tUInt32> INST_rfile_22_wires_1;
  MOD_Reg<tUInt32> INST_rfile_23_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_23_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_23_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_23_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_23_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_23_wires_0;
  MOD_Wire<tUInt32> INST_rfile_23_wires_1;
  MOD_Reg<tUInt32> INST_rfile_24_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_24_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_24_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_24_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_24_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_24_wires_0;
  MOD_Wire<tUInt32> INST_rfile_24_wires_1;
  MOD_Reg<tUInt32> INST_rfile_25_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_25_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_25_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_25_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_25_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_25_wires_0;
  MOD_Wire<tUInt32> INST_rfile_25_wires_1;
  MOD_Reg<tUInt32> INST_rfile_26_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_26_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_26_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_26_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_26_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_26_wires_0;
  MOD_Wire<tUInt32> INST_rfile_26_wires_1;
  MOD_Reg<tUInt32> INST_rfile_27_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_27_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_27_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_27_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_27_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_27_wires_0;
  MOD_Wire<tUInt32> INST_rfile_27_wires_1;
  MOD_Reg<tUInt32> INST_rfile_28_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_28_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_28_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_28_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_28_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_28_wires_0;
  MOD_Wire<tUInt32> INST_rfile_28_wires_1;
  MOD_Reg<tUInt32> INST_rfile_29_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_29_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_29_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_29_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_29_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_29_wires_0;
  MOD_Wire<tUInt32> INST_rfile_29_wires_1;
  MOD_Reg<tUInt32> INST_rfile_2_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_2_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_2_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_2_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_2_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_2_wires_0;
  MOD_Wire<tUInt32> INST_rfile_2_wires_1;
  MOD_Reg<tUInt32> INST_rfile_30_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_30_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_30_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_30_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_30_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_30_wires_0;
  MOD_Wire<tUInt32> INST_rfile_30_wires_1;
  MOD_Reg<tUInt32> INST_rfile_31_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_31_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_31_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_31_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_31_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_31_wires_0;
  MOD_Wire<tUInt32> INST_rfile_31_wires_1;
  MOD_Reg<tUInt32> INST_rfile_3_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_3_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_3_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_3_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_3_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_3_wires_0;
  MOD_Wire<tUInt32> INST_rfile_3_wires_1;
  MOD_Reg<tUInt32> INST_rfile_4_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_4_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_4_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_4_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_4_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_4_wires_0;
  MOD_Wire<tUInt32> INST_rfile_4_wires_1;
  MOD_Reg<tUInt32> INST_rfile_5_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_5_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_5_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_5_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_5_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_5_wires_0;
  MOD_Wire<tUInt32> INST_rfile_5_wires_1;
  MOD_Reg<tUInt32> INST_rfile_6_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_6_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_6_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_6_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_6_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_6_wires_0;
  MOD_Wire<tUInt32> INST_rfile_6_wires_1;
  MOD_Reg<tUInt32> INST_rfile_7_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_7_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_7_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_7_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_7_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_7_wires_0;
  MOD_Wire<tUInt32> INST_rfile_7_wires_1;
  MOD_Reg<tUInt32> INST_rfile_8_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_8_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_8_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_8_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_8_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_8_wires_0;
  MOD_Wire<tUInt32> INST_rfile_8_wires_1;
  MOD_Reg<tUInt32> INST_rfile_9_ehrReg;
  MOD_Wire<tUInt32> INST_rfile_9_ignored_wires_0;
  MOD_Wire<tUInt32> INST_rfile_9_ignored_wires_1;
  MOD_Reg<tUInt8> INST_rfile_9_virtual_reg_0;
  MOD_Reg<tUInt8> INST_rfile_9_virtual_reg_1;
  MOD_Wire<tUInt32> INST_rfile_9_wires_0;
  MOD_Wire<tUInt32> INST_rfile_9_wires_1;
 
 /* Constructor */
 public:
  MOD_mkBypassRFile(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
 
 /* Local definitions */
 private:
  tUInt32 DEF_x_wget__h26158;
  tUInt32 DEF_def__h40510;
  tUInt32 DEF_x_wget__h25349;
  tUInt32 DEF_def__h40444;
  tUInt32 DEF_x_wget__h24540;
  tUInt32 DEF_def__h40378;
  tUInt32 DEF_x_wget__h23731;
  tUInt32 DEF_def__h40312;
  tUInt32 DEF_x_wget__h22922;
  tUInt32 DEF_def__h40246;
  tUInt32 DEF_x_wget__h22113;
  tUInt32 DEF_def__h40180;
  tUInt32 DEF_x_wget__h21304;
  tUInt32 DEF_def__h40114;
  tUInt32 DEF_x_wget__h20495;
  tUInt32 DEF_def__h40048;
  tUInt32 DEF_x_wget__h19686;
  tUInt32 DEF_def__h39982;
  tUInt32 DEF_x_wget__h18877;
  tUInt32 DEF_def__h39916;
  tUInt32 DEF_x_wget__h18068;
  tUInt32 DEF_def__h39850;
  tUInt32 DEF_x_wget__h17259;
  tUInt32 DEF_def__h39784;
  tUInt32 DEF_x_wget__h16450;
  tUInt32 DEF_def__h39718;
  tUInt32 DEF_x_wget__h15641;
  tUInt32 DEF_def__h39652;
  tUInt32 DEF_x_wget__h14832;
  tUInt32 DEF_def__h39586;
  tUInt32 DEF_x_wget__h14023;
  tUInt32 DEF_def__h39520;
  tUInt32 DEF_x_wget__h13214;
  tUInt32 DEF_def__h39454;
  tUInt32 DEF_x_wget__h12405;
  tUInt32 DEF_def__h39388;
  tUInt32 DEF_x_wget__h11596;
  tUInt32 DEF_def__h39322;
  tUInt32 DEF_x_wget__h10787;
  tUInt32 DEF_def__h39256;
  tUInt32 DEF_x_wget__h9978;
  tUInt32 DEF_def__h39190;
  tUInt32 DEF_x_wget__h9169;
  tUInt32 DEF_def__h39124;
  tUInt32 DEF_x_wget__h8360;
  tUInt32 DEF_def__h39058;
  tUInt32 DEF_x_wget__h7551;
  tUInt32 DEF_def__h38992;
  tUInt32 DEF_x_wget__h6742;
  tUInt32 DEF_def__h38926;
  tUInt32 DEF_x_wget__h5933;
  tUInt32 DEF_def__h38860;
  tUInt32 DEF_x_wget__h5124;
  tUInt32 DEF_def__h38794;
  tUInt32 DEF_x_wget__h4315;
  tUInt32 DEF_def__h38728;
  tUInt32 DEF_x_wget__h3506;
  tUInt32 DEF_def__h38662;
  tUInt32 DEF_x_wget__h2697;
  tUInt32 DEF_def__h38596;
  tUInt32 DEF_x_wget__h1888;
  tUInt32 DEF_def__h38530;
  tUInt32 DEF_x_wget__h1076;
  tUInt32 DEF_def__h38464;
  tUInt32 DEF_n__read__h38353;
  tUInt32 DEF_n__read__h38355;
  tUInt32 DEF_n__read__h38357;
  tUInt32 DEF_n__read__h38359;
  tUInt32 DEF_n__read__h38361;
  tUInt32 DEF_n__read__h38363;
  tUInt32 DEF_n__read__h38365;
  tUInt32 DEF_n__read__h38367;
  tUInt32 DEF_n__read__h38369;
  tUInt32 DEF_n__read__h38371;
  tUInt32 DEF_n__read__h38373;
  tUInt32 DEF_n__read__h38375;
  tUInt32 DEF_n__read__h38377;
  tUInt32 DEF_n__read__h38379;
  tUInt32 DEF_n__read__h38381;
  tUInt32 DEF_n__read__h38383;
  tUInt32 DEF_n__read__h38385;
  tUInt32 DEF_n__read__h38387;
  tUInt32 DEF_n__read__h38389;
  tUInt32 DEF_n__read__h38391;
  tUInt32 DEF_n__read__h38393;
  tUInt32 DEF_n__read__h38395;
  tUInt32 DEF_n__read__h38397;
  tUInt32 DEF_n__read__h38399;
  tUInt32 DEF_n__read__h38401;
  tUInt32 DEF_n__read__h38403;
  tUInt32 DEF_n__read__h38405;
  tUInt32 DEF_n__read__h38407;
  tUInt32 DEF_n__read__h38409;
  tUInt32 DEF_n__read__h38411;
  tUInt32 DEF_n__read__h38413;
  tUInt32 DEF_n__read__h38415;
  tUInt32 DEF_def__h26646;
  tUInt32 DEF_def__h25837;
  tUInt32 DEF_def__h25028;
  tUInt32 DEF_def__h24219;
  tUInt32 DEF_def__h23410;
  tUInt32 DEF_def__h22601;
  tUInt32 DEF_def__h21792;
  tUInt32 DEF_def__h20983;
  tUInt32 DEF_def__h20174;
  tUInt32 DEF_def__h19365;
  tUInt32 DEF_def__h18556;
  tUInt32 DEF_def__h17747;
  tUInt32 DEF_def__h16938;
  tUInt32 DEF_def__h16129;
  tUInt32 DEF_def__h15320;
  tUInt32 DEF_def__h14511;
  tUInt32 DEF_def__h13702;
  tUInt32 DEF_def__h12893;
  tUInt32 DEF_def__h12084;
  tUInt32 DEF_def__h11275;
  tUInt32 DEF_def__h10466;
  tUInt32 DEF_def__h9657;
  tUInt32 DEF_def__h8848;
  tUInt32 DEF_def__h8039;
  tUInt32 DEF_def__h7230;
  tUInt32 DEF_def__h6421;
  tUInt32 DEF_def__h5612;
  tUInt32 DEF_def__h4803;
  tUInt32 DEF_def__h3994;
  tUInt32 DEF_def__h3185;
  tUInt32 DEF_def__h2376;
  tUInt32 DEF_def__h1567;
 
 /* Rules */
 public:
  void RL_rfile_0_canonicalize();
  void RL_rfile_1_canonicalize();
  void RL_rfile_2_canonicalize();
  void RL_rfile_3_canonicalize();
  void RL_rfile_4_canonicalize();
  void RL_rfile_5_canonicalize();
  void RL_rfile_6_canonicalize();
  void RL_rfile_7_canonicalize();
  void RL_rfile_8_canonicalize();
  void RL_rfile_9_canonicalize();
  void RL_rfile_10_canonicalize();
  void RL_rfile_11_canonicalize();
  void RL_rfile_12_canonicalize();
  void RL_rfile_13_canonicalize();
  void RL_rfile_14_canonicalize();
  void RL_rfile_15_canonicalize();
  void RL_rfile_16_canonicalize();
  void RL_rfile_17_canonicalize();
  void RL_rfile_18_canonicalize();
  void RL_rfile_19_canonicalize();
  void RL_rfile_20_canonicalize();
  void RL_rfile_21_canonicalize();
  void RL_rfile_22_canonicalize();
  void RL_rfile_23_canonicalize();
  void RL_rfile_24_canonicalize();
  void RL_rfile_25_canonicalize();
  void RL_rfile_26_canonicalize();
  void RL_rfile_27_canonicalize();
  void RL_rfile_28_canonicalize();
  void RL_rfile_29_canonicalize();
  void RL_rfile_30_canonicalize();
  void RL_rfile_31_canonicalize();
 
 /* Methods */
 public:
  void METH_wr(tUInt8 ARG_wr_rindx, tUInt32 ARG_wr_data);
  tUInt8 METH_RDY_wr();
  tUInt32 METH_rd1(tUInt8 ARG_rd1_rindx);
  tUInt8 METH_RDY_rd1();
  tUInt32 METH_rd2(tUInt8 ARG_rd2_rindx);
  tUInt8 METH_RDY_rd2();
  tUInt32 METH_rd3(tUInt8 ARG_rd3_rindx);
  tUInt8 METH_RDY_rd3();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkBypassRFile &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkBypassRFile &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkBypassRFile &backing);
};

#endif /* ifndef __mkBypassRFile_h__ */
