<stg><name>crypto_sort</name>


<trans_list>

<trans id="123" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_221" val="1"/>
<literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_221" val="1"/>
<literal name="tmp_223" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_221" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_228" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="8" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_228" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_231" val="1"/>
<literal name="tmp_233" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_231" val="1"/>
<literal name="tmp_233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_231" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_234" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="11" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_234" val="0"/>
</and_exp><and_exp><literal name="tmp_233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="13" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="60" op_0_bw="60" op_1_bw="0">
<![CDATA[
.preheader2:0  %p = phi i60 [ %tmp_76, %10 ], [ 256, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="61" op_0_bw="60">
<![CDATA[
.preheader2:1  %p_cast1 = zext i60 %p to i61

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="63" op_0_bw="60">
<![CDATA[
.preheader2:2  %p_cast = zext i60 %p to i63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="62" op_0_bw="60">
<![CDATA[
.preheader2:3  %p_cast_cast9 = zext i60 %p to i62

]]></Node>
<StgValue><ssdm name="p_cast_cast9"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
.preheader2:4  %tmp = icmp eq i60 %p, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:6  br i1 %tmp, label %.loopexit, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1.preheader:0  %tmp_s = sub i61 508, %p_cast1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader1:0  %i = phi i9 [ %i_40, %._crit_edge ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="9">
<![CDATA[
.preheader1:1  %i_cast4 = zext i9 %i to i10

]]></Node>
<StgValue><ssdm name="i_cast4"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="9">
<![CDATA[
.preheader1:2  %i_cast = zext i9 %i to i64

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="61" op_0_bw="9">
<![CDATA[
.preheader1:3  %i_cast_cast_cast = zext i9 %i to i61

]]></Node>
<StgValue><ssdm name="i_cast_cast_cast"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1:4  %tmp_221 = icmp slt i61 %i_cast_cast_cast, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:5  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 507, i64 0)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1:6  %i_40 = add i9 %i, 1

]]></Node>
<StgValue><ssdm name="i_40"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:7  br i1 %tmp_221, label %0, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="60">
<![CDATA[
:0  %tmp_330 = trunc i60 %p to i9

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_222 = and i9 %i, %tmp_330

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_223 = icmp eq i9 %tmp_222, 0

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_223, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_221" val="1"/>
<literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="60">
<![CDATA[
:0  %tmp_331 = trunc i60 %p to i10

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_221" val="1"/>
<literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %sum = add i10 %tmp_331, %i_cast4

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_221" val="1"/>
<literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="10">
<![CDATA[
:2  %sum_cast = sext i10 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_221" val="1"/>
<literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %array_addr = getelementptr [508 x i32]* %array_r, i64 0, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="array_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_221" val="1"/>
<literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="9">
<![CDATA[
:4  %array_load = load i32* %array_addr, align 4

]]></Node>
<StgValue><ssdm name="array_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_221" val="1"/>
<literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %array_addr_1 = getelementptr [508 x i32]* %array_r, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="array_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_221" val="1"/>
<literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
:6  %array_load_1 = load i32* %array_addr_1, align 4

]]></Node>
<StgValue><ssdm name="array_load_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="9">
<![CDATA[
:4  %array_load = load i32* %array_addr, align 4

]]></Node>
<StgValue><ssdm name="array_load"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
:6  %array_load_1 = load i32* %array_addr_1, align 4

]]></Node>
<StgValue><ssdm name="array_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %ab = xor i32 %array_load_1, %array_load

]]></Node>
<StgValue><ssdm name="ab"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %c = sub nsw i32 %array_load, %array_load_1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_224 = xor i32 %array_load, %c

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_225 = and i32 %tmp_224, %ab

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %c_6 = xor i32 %tmp_225, %c

]]></Node>
<StgValue><ssdm name="c_6"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %c_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %c_7 = select i1 %tmp_332, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %c_8 = and i32 %ab, %c_7

]]></Node>
<StgValue><ssdm name="c_8"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_226 = xor i32 %array_load_1, %c_8

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:16  store i32 %tmp_226, i32* %array_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="9">
<![CDATA[
:17  %array_load_2 = load i32* %array_addr, align 4

]]></Node>
<StgValue><ssdm name="array_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="9">
<![CDATA[
:17  %array_load_2 = load i32* %array_addr, align 4

]]></Node>
<StgValue><ssdm name="array_load_2"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_227 = xor i32 %array_load_2, %c_8

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:19  store i32 %tmp_227, i32* %array_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="62" op_0_bw="62" op_1_bw="0">
<![CDATA[
.preheader:0  %r = phi i62 [ %tmp_77, %9 ], [ 256, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader:1  %i_1 = phi i64 [ %i_41, %9 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="63" op_0_bw="62">
<![CDATA[
.preheader:2  %r_cast8 = zext i62 %r to i63

]]></Node>
<StgValue><ssdm name="r_cast8"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader:3  %tmp_228 = icmp ugt i62 %r, %p_cast_cast9

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_228, label %2, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:0  %tmp_229 = sub i63 508, %r_cast8

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="63">
<![CDATA[
:1  %tmp_237_cast = sext i63 %tmp_229 to i64

]]></Node>
<StgValue><ssdm name="tmp_237_cast"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_230 = icmp sgt i64 %i_1, %tmp_237_cast

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %i_41 = select i1 %tmp_230, i64 %i_1, i64 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="i_41"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="59" op_0_bw="59" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_333 = call i59 @_ssdm_op_PartSelect.i59.i60.i32.i32(i60 %p, i32 1, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="60" op_0_bw="59">
<![CDATA[
:1  %tmp_76 = zext i59 %tmp_333 to i60

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i_2 = phi i64 [ %i_1, %2 ], [ %tmp_238, %._crit_edge1 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_231 = icmp slt i64 %i_2, %tmp_237_cast

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_231, label %4, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="60" op_0_bw="64">
<![CDATA[
:0  %tmp_334 = trunc i64 %i_2 to i60

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
:1  %tmp_232 = and i60 %tmp_334, %p

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
:2  %tmp_233 = icmp eq i60 %tmp_232, 0

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_233, label %5, label %._crit_edge1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_231" val="1"/>
<literal name="tmp_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="64">
<![CDATA[
:0  %tmp_336 = trunc i64 %i_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_231" val="1"/>
<literal name="tmp_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="60">
<![CDATA[
:1  %tmp_337 = trunc i60 %p to i10

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_231" val="1"/>
<literal name="tmp_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %sum4 = add i10 %tmp_336, %tmp_337

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_231" val="1"/>
<literal name="tmp_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="10">
<![CDATA[
:3  %sum4_cast = zext i10 %sum4 to i64

]]></Node>
<StgValue><ssdm name="sum4_cast"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_231" val="1"/>
<literal name="tmp_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %array_addr_2 = getelementptr [508 x i32]* %array_r, i64 0, i64 %sum4_cast

]]></Node>
<StgValue><ssdm name="array_addr_2"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_231" val="1"/>
<literal name="tmp_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="9">
<![CDATA[
:5  %a = load i32* %array_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="61" op_0_bw="61" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_335 = call i61 @_ssdm_op_PartSelect.i61.i62.i32.i32(i62 %r, i32 1, i32 61)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="62" op_0_bw="61">
<![CDATA[
:1  %tmp_77 = zext i61 %tmp_335 to i62

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="92" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="9">
<![CDATA[
:5  %a = load i32* %array_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="62" op_0_bw="62" op_1_bw="0">
<![CDATA[
:0  %r4 = phi i62 [ %r, %5 ], [ %tmp_81, %7 ]

]]></Node>
<StgValue><ssdm name="r4"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %a1 = phi i32 [ %a, %5 ], [ %a_1, %7 ]

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="63" op_0_bw="62">
<![CDATA[
:2  %r4_cast = zext i62 %r4 to i63

]]></Node>
<StgValue><ssdm name="r4_cast"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:3  %tmp_234 = icmp ugt i63 %r4_cast, %p_cast

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_234, label %7, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="62">
<![CDATA[
:0  %tmp_338 = trunc i62 %r4 to i10

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %sum6 = add i10 %tmp_336, %tmp_338

]]></Node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="10">
<![CDATA[
:2  %sum6_cast = zext i10 %sum6 to i64

]]></Node>
<StgValue><ssdm name="sum6_cast"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %array_addr_3 = getelementptr [508 x i32]* %array_r, i64 0, i64 %sum6_cast

]]></Node>
<StgValue><ssdm name="array_addr_3"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="9">
<![CDATA[
:4  %array_load_4 = load i32* %array_addr_3, align 4

]]></Node>
<StgValue><ssdm name="array_load_4"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="61" op_0_bw="61" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_340 = call i61 @_ssdm_op_PartSelect.i61.i62.i32.i32(i62 %r4, i32 1, i32 61)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="62" op_0_bw="61">
<![CDATA[
:17  %tmp_81 = zext i61 %tmp_340 to i62

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:0  store i32 %a1, i32* %array_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_234" val="0"/>
</and_exp><and_exp><literal name="tmp_233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1:0  %tmp_238 = add nsw i64 %i_2, 1

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_234" val="0"/>
</and_exp><and_exp><literal name="tmp_233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="110" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="9">
<![CDATA[
:4  %array_load_4 = load i32* %array_addr_3, align 4

]]></Node>
<StgValue><ssdm name="array_load_4"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %ab_1 = xor i32 %array_load_4, %a1

]]></Node>
<StgValue><ssdm name="ab_1"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %c_9 = sub nsw i32 %array_load_4, %a1

]]></Node>
<StgValue><ssdm name="c_9"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_235 = xor i32 %array_load_4, %c_9

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_236 = and i32 %tmp_235, %ab_1

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %c_10 = xor i32 %tmp_236, %c_9

]]></Node>
<StgValue><ssdm name="c_10"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %c_10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %c_11 = select i1 %tmp_339, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="c_11"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %c_12 = and i32 %ab_1, %c_11

]]></Node>
<StgValue><ssdm name="c_12"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %a_1 = xor i32 %c_12, %a1

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_237 = xor i32 %array_load_4, %c_12

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="121" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:15  store i32 %tmp_237, i32* %array_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
