// Seed: 8174064
module module_0;
  assign module_3.type_2 = 0;
  assign module_2.type_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4, id_5;
  wire id_6;
  assign id_3 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    input supply1 id_1,
    input tri1 id_2
);
  wire id_4, id_5;
  assign id_4 = ~|1;
  assign id_0 = id_4;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wire id_3,
    output tri id_4,
    input tri id_5,
    output tri1 id_6,
    input supply1 id_7
);
  wire id_9;
  wire id_10;
  module_0 modCall_1 ();
endmodule
