
---------- Begin Simulation Statistics ----------
final_tick                                 1978974500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136882                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726116                       # Number of bytes of host memory used
host_op_rate                                   251803                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    27.96                       # Real time elapsed on the host
host_tick_rate                               70780390                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3827104                       # Number of instructions simulated
sim_ops                                       7040246                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001979                       # Number of seconds simulated
sim_ticks                                  1978974500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5071938                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3566900                       # number of cc regfile writes
system.cpu.committedInsts                     3827104                       # Number of Instructions Simulated
system.cpu.committedOps                       7040246                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.034189                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.034189                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    217399                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142875                       # number of floating regfile writes
system.cpu.idleCycles                          129440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84256                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   977204                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.312324                       # Inst execution rate
system.cpu.iew.exec_refs                      1563374                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     487723                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  417534                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1211376                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                243                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8469                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               622237                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10295037                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1075651                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            174239                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9152061                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2805                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 84951                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80639                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 88106                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            361                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        47039                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37217                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12923246                       # num instructions consuming a value
system.cpu.iew.wb_count                       9041511                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531502                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6868729                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.284392                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9100454                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15148397                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8715844                       # number of integer regfile writes
system.cpu.ipc                               0.966941                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.966941                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            182097      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6827549     73.21%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20634      0.22%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                632140      6.78%     82.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1315      0.01%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31159      0.33%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12010      0.13%     82.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8935      0.10%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1230      0.01%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             537      0.01%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             268      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1024918     10.99%     93.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              450253      4.83%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           77201      0.83%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          53592      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9326300                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  227954                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              437961                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       195882                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             356078                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      145751                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015628                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  117611     80.69%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    425      0.29%     80.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     17      0.01%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    33      0.02%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3939      2.70%     83.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4985      3.42%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12745      8.74%     95.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5996      4.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9062000                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22206781                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8845629                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13194064                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10292322                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9326300                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2715                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3254785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17881                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2500                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4120891                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3828510                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.436013                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.392685                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1372441     35.85%     35.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              302325      7.90%     43.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              452130     11.81%     55.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              439050     11.47%     67.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              400985     10.47%     77.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              306373      8.00%     85.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              294870      7.70%     93.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              185148      4.84%     98.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               75188      1.96%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3828510                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.356346                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            220239                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           152364                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1211376                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              622237                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3391516                       # number of misc regfile reads
system.cpu.numCycles                          3957950                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10220                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3649                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        27591                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3650                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2987                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2412                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1180                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3641                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3641                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2987                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        16848                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        16848                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  16848                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       578560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       578560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  578560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6628                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6628    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6628                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21407000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35119000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1978974500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9989                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12750                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          819                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6203                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4829                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4829                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1842                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8148                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4502                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        37907                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 42409                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       170240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1492160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1662400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7000                       # Total snoops (count)
system.tol2bus.snoopTraffic                    154368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            21819                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.167560                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.373607                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  18164     83.25%     83.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3654     16.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              21819                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           24952500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          19466498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2761500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1978974500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   48                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8141                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8189                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  48                       # number of overall hits
system.l2.overall_hits::.cpu.data                8141                       # number of overall hits
system.l2.overall_hits::total                    8189                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1794                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4836                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6630                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1794                       # number of overall misses
system.l2.overall_misses::.cpu.data              4836                       # number of overall misses
system.l2.overall_misses::total                  6630                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    144735500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    379206500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        523942000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    144735500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    379206500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       523942000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1842                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            12977                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14819                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1842                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           12977                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14819                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.973941                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.372659                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.447399                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.973941                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.372659                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.447399                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80677.536232                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78413.254756                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79025.942685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80677.536232                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78413.254756                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79025.942685                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2412                       # number of writebacks
system.l2.writebacks::total                      2412                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6629                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6629                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    126805500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    330762000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    457567500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    126805500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    330762000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    457567500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.973941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.372582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.447331                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.973941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.372582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.447331                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70683.110368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68409.927611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69025.116911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70683.110368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68409.927611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69025.116911                       # average overall mshr miss latency
system.l2.replacements                           7000                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        10338                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            10338                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        10338                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        10338                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          819                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              819                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          819                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          819                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          243                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           243                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1188                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1188                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3641                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3641                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    280296500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     280296500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.753986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.753986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76983.383686                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76983.383686                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3641                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3641                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    243886500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    243886500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.753986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.753986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66983.383686                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66983.383686                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    144735500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    144735500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.973941                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973941                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80677.536232                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80677.536232                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    126805500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    126805500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.973941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70683.110368                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70683.110368                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6953                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6953                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     98910000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     98910000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.146662                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.146662                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82769.874477                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82769.874477                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1194                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1194                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     86875500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     86875500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.146539                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.146539                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72760.050251                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72760.050251                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1978974500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1921.769170                       # Cycle average of tags in use
system.l2.tags.total_refs                       27341                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9048                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.021773                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     398.436518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       306.028630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1217.304022                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.194549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.149428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.594387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.938364                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1463                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          366                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    119392                       # Number of tag accesses
system.l2.tags.data_accesses                   119392                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1978974500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000749934500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          140                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          140                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15684                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2250                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6628                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2412                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6628                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2412                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     68                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.76                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6628                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2412                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.800000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    252.486803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           139     99.29%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.71%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           140                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.057143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.005407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.361186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               81     57.86%     57.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.14%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               32     22.86%     82.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17     12.14%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      3.57%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           140                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  424192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               154368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    214.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1978956500                       # Total gap between requests
system.mem_ctrls.avgGap                     218911.12                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       114752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       305088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       152832                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 57985587.990143381059                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 154164694.896270781755                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 77227877.367798328400                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1793                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4835                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2412                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     53002500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    132890750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  33557631500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29560.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27485.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13912782.55                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       114752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       309440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        424192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       114752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       114752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       154368                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       154368                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1793                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4835                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6628                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2412                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2412                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     57985588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    156363814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        214349402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     57985588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     57985588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     78004037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        78004037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     78004037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     57985588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    156363814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       292353439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6560                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2388                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          467                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          277                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           93                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          215                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           83                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                62893250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              32800000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          185893250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9587.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28337.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5279                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1951                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.47                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.70                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1711                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   333.989480                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   207.354285                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   318.801025                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          542     31.68%     31.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          378     22.09%     53.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          206     12.04%     65.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          135      7.89%     73.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          117      6.84%     80.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           74      4.32%     84.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           43      2.51%     87.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           42      2.45%     89.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          174     10.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1711                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                419840                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             152832                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              212.150283                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               77.227877                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         5797680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3062565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       20727420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5141700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 156118560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    479028000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    356534400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1026410325                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.657681                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    922213250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     66040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    990721250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         6468840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3430680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       26110980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       7323660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 156118560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    391201260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    430493760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1021147740                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   515.998433                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1115299250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     66040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    797635250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1978974500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1978974500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80639                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   957477                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  546672                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1972                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1527538                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                714212                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10883016                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1504                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 211950                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  63971                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 340307                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31444                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14737758                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29344367                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18357977                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    254897                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9883369                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4854383                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  15                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1168389                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1978974500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1978974500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       910540                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           910540                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       910540                       # number of overall hits
system.cpu.icache.overall_hits::total          910540                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2742                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2742                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2742                       # number of overall misses
system.cpu.icache.overall_misses::total          2742                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    200882499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    200882499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    200882499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    200882499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       913282                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       913282                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       913282                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       913282                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73261.305252                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73261.305252                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73261.305252                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73261.305252                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          623                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.222222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          819                       # number of writebacks
system.cpu.icache.writebacks::total               819                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          900                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          900                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          900                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          900                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1842                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1842                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1842                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1842                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    148036499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148036499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    148036499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148036499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002017                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002017                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80367.263301                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80367.263301                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80367.263301                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80367.263301                       # average overall mshr miss latency
system.cpu.icache.replacements                    819                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       910540                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          910540                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2742                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2742                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    200882499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    200882499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       913282                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       913282                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73261.305252                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73261.305252                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          900                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          900                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1842                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1842                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    148036499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148036499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80367.263301                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80367.263301                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1978974500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           977.275979                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              912381                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1841                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            495.589897                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   977.275979                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          739                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7308097                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7308097                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1978974500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       85250                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  418337                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1080                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 361                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 259044                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  620                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    216                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1078318                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      488442                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           337                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           259                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1978974500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1978974500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1978974500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      913989                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           868                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1978974500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   832374                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1240884                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1389233                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                285380                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80639                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               691501                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4336                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11192390                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 19353                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13153662                       # The number of ROB reads
system.cpu.rob.writes                        20862000                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1302366                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1302366                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1310113                       # number of overall hits
system.cpu.dcache.overall_hits::total         1310113                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        45172                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          45172                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        45797                       # number of overall misses
system.cpu.dcache.overall_misses::total         45797                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1034026997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1034026997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1034026997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1034026997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1347538                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1347538                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1355910                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1355910                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033522                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033522                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033776                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033776                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22890.883667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22890.883667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22578.487608                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22578.487608                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6404                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               266                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.075188                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        10338                       # number of writebacks
system.cpu.dcache.writebacks::total             10338                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32618                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32618                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32618                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32618                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12554                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12554                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12977                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12977                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    475149498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    475149498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    484847498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    484847498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009316                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009316                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009571                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009571                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37848.454516                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37848.454516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37362.063497                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37362.063497                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11953                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       943305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          943305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        40336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         40336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    728762500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    728762500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       983641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       983641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18067.297203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18067.297203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        32611                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        32611                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7725                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7725                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    175056500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    175056500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22661.035599                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22661.035599                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       359061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         359061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    305264497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    305264497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363897                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363897                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013289                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013289                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63123.345120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63123.345120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4829                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4829                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    300092998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    300092998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013270                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013270                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62143.921723                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62143.921723                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7747                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7747                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          625                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          625                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8372                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8372                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.074654                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.074654                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          423                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          423                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      9698000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      9698000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050526                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050526                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 22926.713948                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 22926.713948                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1978974500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           954.645866                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1323090                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12977                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.956538                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   954.645866                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.932271                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.932271                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          545                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10860257                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10860257                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1978974500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1978974500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1371066                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1194730                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81151                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               741362                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  734474                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.070899                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   41382                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           16523                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11175                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5348                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          783                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3167952                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77590                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3385001                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.079836                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.677469                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1391791     41.12%     41.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          641853     18.96%     60.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          303887      8.98%     69.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          325921      9.63%     78.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          151321      4.47%     83.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           70763      2.09%     85.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           45934      1.36%     86.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           50095      1.48%     88.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          403436     11.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3385001                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3827104                       # Number of instructions committed
system.cpu.commit.opsCommitted                7040246                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156232                       # Number of memory references committed
system.cpu.commit.loads                        793039                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810953                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6820527                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29687                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138426      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5100485     72.45%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20126      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765281     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343596      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7040246                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        403436                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3827104                       # Number of Instructions committed
system.cpu.thread0.numOps                     7040246                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1005848                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6624109                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1371066                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             787031                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2732784                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  169678                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  665                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4320                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    913282                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 29311                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            3828510                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.084785                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.469616                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1891627     49.41%     49.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84594      2.21%     51.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   146214      3.82%     55.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   163647      4.27%     59.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   120121      3.14%     62.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151083      3.95%     66.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   136719      3.57%     70.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   190084      4.96%     75.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   944421     24.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              3828510                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.346408                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.673621                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
