// Seed: 1627919255
module module_0;
  wire id_1;
endmodule
module module_1 ();
  logic [7:0] id_1 = id_1;
  module_0 modCall_1 ();
  specify
    (id_2 => id_3) = (id_1[-1 : 1'h0]);
  endspecify
  always_latch id_2 <= 1 ^ -1;
  id_4(
      .id_0(id_3), .id_1(-1), .id_2(id_3), .id_3(id_3), .id_4('b0), .id_5(id_2), .id_6(-1'b0)
  );
endmodule
module module_2 (
    output tri0 id_0,
    id_9,
    output tri1 id_1,
    input tri0 id_2,
    output logic id_3,
    input uwire id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    id_10
);
  wire id_11;
  always begin : LABEL_0
    id_3 <= 1'd0;
  end
  id_12(
      id_0
  );
  assign id_9 = id_10;
  wire id_13, id_14;
  module_0 modCall_1 ();
  parameter id_15 = -1'b0;
endmodule
