FBKCLK; 1; "VCO_PHASE0"
FBKCLK_INT; 1; "VCO_PHASE0"
FIN; 1; "25.0"
REFCLK_DIV; 1; 1
FBCLK_DIV; 1; 50
CLKC0_ENABLE; 1; "ENABLE"
PREDIV_MUXC0; 0; "VCO"
DIVOUT_MUXC0; 0; "DIV"
CLKC0_DIV; 1; 7
CLKC0_CPHASE; 1; 6
CLKC0_FPHASE; 1; 0
CLKC0_FPHASE_RSTSEL; 1; 0
CLKC0_DUTY50; 1; "ENABLE"
CLKC0_DUTY_INT; 1; 4
CLKC1_ENABLE; 0; "DISABLE"
PREDIV_MUXC1; 0; "VCO"
DIVOUT_MUXC1; 0; "DIV"
CLKC1_DIV; 0; 12
CLKC1_CPHASE; 0; 0
CLKC1_FPHASE; 0; 0
CLKC1_FPHASE_RSTSEL; 0; 0
CLKC1_DUTY50; 0; "ENABLE"
CLKC1_DUTY_INT; 0; 6
CLKC2_ENABLE; 1; "ENABLE"
PREDIV_MUXC2; 0; "VCO"
DIVOUT_MUXC2; 0; "DIV"
CLKC2_DIV; 1; 7
CLKC2_CPHASE; 1; 6
CLKC2_FPHASE; 1; 0
CLKC2_FPHASE_RSTSEL; 1; 0
CLKC2_DUTY50; 1; "ENABLE"
CLKC2_DUTY_INT; 1; 4
CLKC3_ENABLE; 0; "DISABLE"
PREDIV_MUXC3; 0; "VCO"
DIVOUT_MUXC3; 0; "DIV"
CLKC3_DIV; 0; 12
CLKC3_CPHASE; 0; 0
CLKC3_FPHASE; 0; 0
CLKC3_FPHASE_RSTSEL; 0; 0
CLKC3_DUTY50; 0; "ENABLE"
CLKC3_DUTY_INT; 0; 6
CLKC4_ENABLE; 0; "DISABLE"
PREDIV_MUXC4; 0; "VCO"
DIVOUT_MUXC4; 0; "DIV"
CLKC4_DIV; 0; 12
CLKC4_CPHASE; 0; 0
CLKC4_FPHASE; 0; 0
CLKC4_FPHASE_RSTSEL; 0; 0
CLKC4_DUTY50; 0; "ENABLE"
CLKC4_DUTY_INT; 0; 6
CLKC5_ENABLE; 0; "DISABLE"
PREDIV_MUXC5; 0; "VCO"
DIVOUT_MUXC5; 0; "DIV"
CLKC5_DIV; 0; 12
CLKC5_CPHASE; 0; 0
CLKC5_FPHASE; 0; 0
CLKC5_FPHASE_RSTSEL; 0; 0
CLKC5_DUTY50; 0; "ENABLE"
CLKC5_DUTY_INT; 0; 6
CLKC6_ENABLE; 0; "DISABLE"
PREDIV_MUXC6; 0; "VCO"
DIVOUT_MUXC6; 0; "DIV"
CLKC6_DIV; 0; 12
CLKC6_CPHASE; 0; 0
CLKC6_FPHASE; 0; 0
CLKC6_FPHASE_RSTSEL; 0; 0
CLKC6_DUTY50; 0; "ENABLE"
CLKC6_DUTY_INT; 0; 6
WORK_MODE; 0; "USER"
PD_DIG; 0; "ENABLE"
PLL_USR_RST; 1; "ENABLE"
PLL_FEED_TYPE; 1; "EXTERNAL"
PLL_FASTLOOP; 1; "ENABLE"
LPF_RES; 1; 0
LPF_CAP; 1; 25
ICP_CUR; 1; 29
FRAC_ENABLE; 0; "DISABLE"
SDM_FRAC; 0; 0
PHASE_PATH_SEL; 1; 0
DYN_PHASE_PATH_SEL; 1; "DISABLE"
DYN_FPHASE_EN; 1; "DISABLE"
SSC_ENABLE; 0; "DISABLE"
SSC_RST; 0; "DISABLE"
SSC_MODE; 0; "CENTER"
SSC_FREQ_DIV; 0; 0
SSC_RNGE; 0; 242
REFCLK_DET_BYP; 0; "DISABLE"
CLKC0_FRAC_EN; 0; "DISABLE"
CLKC0_FRAC; 0; 0
PI_OUT_SEL; 1; "NORMAL"
PI_FRAC_EN; 1; "DISABLE"
CLKC0_PI_SHIFT_EN; 1; "DISABLE"
FEEDBK_MODE; 1; "NOCOMP"
DYN_CPHASE_EN; 1; "DISABLE"