/*******************************************************************************
 * Copyright (c) 2018 Kiel University and others.
 * All rights reserved. This program and the accompanying materials
 * are made available under the terms of the Eclipse Public License v1.0
 * which accompanies this distribution, and is available at
 * http://www.eclipse.org/legal/epl-v10.html
 *******************************************************************************/
/* A diagram with five connected components. Four are rather simple, while
 * the fifth is more complex and requires more than three layers.
 */

separateConnectedComponents: true
node N1_1 {
	layout [ size: 50, 50 ]
	label L1: "N1_1"
	port P1_1_out {
		layout [ size: 5, 5 ]
	}
}
node N1_2 {
	layout [ size: 50, 50 ]
	label L2: "N1_2"
	port P1_2_in {
		layout [ size: 5, 5 ]
	}
}
node N2_1 {
	layout [ size: 50, 50 ]
	label L3: "N2_1"
	port P2_1_out {
		layout [ size: 5, 5 ]
	}
}
node N2_2 {
	layout [ size: 50, 50 ]
	label L4: "N2_2"
	port P2_2_in {
		layout [ size: 5, 5 ]
	}
}
node N3_1 {
	layout [ size: 50, 50 ]
	label L5: "N3_1"
	port P3_1_out {
		layout [ size: 5, 5 ]
	}
}
node N3_2 {
	layout [ size: 50, 50 ]
	label L6: "N3_2"
	port P3_2_in {
		layout [ size: 5, 5 ]
	}
}
node N4_1 {
	layout [ size: 50, 50 ]
	label L7: "N4_1"
	port P4_1_out {
		layout [ size: 5, 5 ]
	}
}
node N4_2 {
	layout [ size: 50, 50 ]
	label L8: "N4_2"
	port P4_2_in {
		layout [ size: 5, 5 ]
	}
	port P4_2_out {
		layout [ size: 5, 5 ]
	}
}
node N4_3 {
	layout [ size: 50, 50 ]
	label L9: "N4_3"
	port P4_3_in {
		layout [ size: 5, 5 ]
	}
}
node N4_4 {
	layout [ size: 50, 50 ]
	label L10: "N4_4"
	port P4_4_in {
		layout [ size: 5, 5 ]
	}
}
node N5_1 {
	layout [ size: 50, 50 ]
	label L11: "N5_1"
	port P5_1_out {
		layout [ size: 5, 5 ]
	}
}
node N5_2 {
	layout [ size: 50, 50 ]
	label L12: "N5_2"
	port P5_2_in {
		layout [ size: 5, 5 ]
	}
	port P5_2_out {
		layout [ size: 5, 5 ]
	}
}
node N5_3 {
	layout [ size: 50, 50 ]
	label L13: "N5_3"
	port P5_3_in {
		layout [ size: 5, 5 ]
	}
	port P5_3_out {
		layout [ size: 5, 5 ]
	}
}
node N5_4 {
	layout [ size: 50, 50 ]
	portConstraints: FIXED_SIDE
	label L14: "N5_4"
	port P5_4_in {
		layout [ size: 5, 5 ]
		side: NORTH
	}
}
node N5_5 {
	layout [ size: 50, 50 ]
	label L15: "N5_5"
	port P5_5_in {
		layout [ size: 5, 5 ]
	}
	port P5_5_out {
		layout [ size: 5, 5 ]
	}
}
node N5_6 {
	layout [ size: 50, 50 ]
	label L16: "N5_6"
	port P5_6_in {
		layout [ size: 5, 5 ]
	}
	port P5_6_out {
		layout [ size: 5, 5 ]
	}
}
node N5_7 {
	layout [ size: 50, 50 ]
	label L17: "N5_7"
	port P5_7_in {
		layout [ size: 5, 5 ]
	}
	port P5_7_out {
		layout [ size: 5, 5 ]
	}
}
node N5_8 {
	layout [ size: 50, 50 ]
	label L18: "N5_8"
	port P5_8_in {
		layout [ size: 5, 5 ]
	}
	port P5_8_out {
		layout [ size: 5, 5 ]
	}
}
node N5_9 {
	layout [ size: 50, 50 ]
	label L19: "N5_9"
	port P5_9_in {
		layout [ size: 5, 5 ]
	}
	port P5_9_out {
		layout [ size: 5, 5 ]
	}
}
node N5_10 {
	layout [ size: 50, 50 ]
	label L20: "N5_10"
	port P5_10_in {
		layout [ size: 5, 5 ]
	}
	port P5_10_out {
		layout [ size: 5, 5 ]
	}
}
node N5_11 {
	layout [ size: 50, 50 ]
	label L21: "N5_11"
	port P5_11_in {
		layout [ size: 5, 5 ]
	}
	port P5_11_out {
		layout [ size: 5, 5 ]
	}
}
node N5_12 {
	layout [ size: 50, 50 ]
	label L22: "N5_12"
	port P5_12_in {
		layout [ size: 5, 5 ]
	}
}
edge E1: N1_1.P1_1_out -> N1_2.P1_2_in
edge E2: N2_1.P2_1_out -> N2_2.P2_2_in
edge E3: N3_1.P3_1_out -> N3_2.P3_2_in
edge E4: N4_1.P4_1_out -> N4_2.P4_2_in
edge E5: N4_2.P4_2_out -> N4_3.P4_3_in
edge E6: N4_2.P4_2_out -> N4_4.P4_4_in
edge E7: N5_1.P5_1_out -> N5_2.P5_2_in
edge E8: N5_1.P5_1_out -> N5_3.P5_3_in
edge E9: N5_2.P5_2_out -> N5_4.P5_4_in
edge E10: N5_2.P5_2_out -> N5_6.P5_6_in
edge E11: N5_3.P5_3_out -> N5_5.P5_5_in
edge E12: N5_5.P5_5_out -> N5_6.P5_6_in
edge E13: N5_6.P5_6_out -> N5_7.P5_7_in
edge E14: N5_7.P5_7_out -> N5_8.P5_8_in
edge E15: N5_8.P5_8_out -> N5_9.P5_9_in
edge E16: N5_9.P5_9_out -> N5_10.P5_10_in
edge E17: N5_9.P5_9_out -> N5_11.P5_11_in
edge E18: N5_10.P5_10_out -> N5_12.P5_12_in
edge E19: N5_11.P5_11_out -> N5_12.P5_12_in
