
L432KC_TGL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f54  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000054b0  080080e8  080080e8  000180e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d598  0800d598  0001d598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d5a0  0800d5a0  0001d5a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800d5a4  0800d5a4  0001d5a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000674  20000000  0800d5a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000238  20000678  0800dc1c  00020678  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  200008b0  0800dc1c  000208b0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020674  2**0
                  CONTENTS, READONLY
 10 .debug_info   00022154  00000000  00000000  000206a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003988  00000000  00000000  000427f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000dbc6  00000000  00000000  00046180  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001040  00000000  00000000  00053d48  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001350  00000000  00000000  00054d88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000916e  00000000  00000000  000560d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000061ec  00000000  00000000  0005f246  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      000000ec  00000000  00000000  00065432  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003cd4  00000000  00000000  00065520  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000678 	.word	0x20000678
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080080cc 	.word	0x080080cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000067c 	.word	0x2000067c
 80001cc:	080080cc 	.word	0x080080cc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b97a 	b.w	8000eac <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb0:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000eb2:	4b08      	ldr	r3, [pc, #32]	; (8000ed4 <HAL_InitTick+0x24>)
{
 8000eb4:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000eb6:	6818      	ldr	r0, [r3, #0]
 8000eb8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ebc:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ec0:	f000 f884 	bl	8000fcc <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	4621      	mov	r1, r4
 8000ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ecc:	f000 f83e 	bl	8000f4c <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	bd10      	pop	{r4, pc}
 8000ed4:	20000000 	.word	0x20000000

08000ed8 <HAL_Init>:
{
 8000ed8:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eda:	2003      	movs	r0, #3
 8000edc:	f000 f824 	bl	8000f28 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	f7ff ffe5 	bl	8000eb0 <HAL_InitTick>
  HAL_MspInit();
 8000ee6:	f002 ff93 	bl	8003e10 <HAL_MspInit>
}
 8000eea:	2000      	movs	r0, #0
 8000eec:	bd08      	pop	{r3, pc}
	...

08000ef0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000ef0:	4a02      	ldr	r2, [pc, #8]	; (8000efc <HAL_IncTick+0xc>)
 8000ef2:	6813      	ldr	r3, [r2, #0]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	6013      	str	r3, [r2, #0]
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	200006d0 	.word	0x200006d0

08000f00 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f00:	4b01      	ldr	r3, [pc, #4]	; (8000f08 <HAL_GetTick+0x8>)
 8000f02:	6818      	ldr	r0, [r3, #0]
}
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	200006d0 	.word	0x200006d0

08000f0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f0c:	b538      	push	{r3, r4, r5, lr}
 8000f0e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000f10:	f7ff fff6 	bl	8000f00 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f14:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000f16:	4605      	mov	r5, r0
  {
    wait++;
 8000f18:	bf18      	it	ne
 8000f1a:	3401      	addne	r4, #1
  } 

  while((HAL_GetTick() - tickstart) < wait)
 8000f1c:	f7ff fff0 	bl	8000f00 <HAL_GetTick>
 8000f20:	1b40      	subs	r0, r0, r5
 8000f22:	4284      	cmp	r4, r0
 8000f24:	d8fa      	bhi.n	8000f1c <HAL_Delay+0x10>
  {
  }
}
 8000f26:	bd38      	pop	{r3, r4, r5, pc}

08000f28 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f28:	4a07      	ldr	r2, [pc, #28]	; (8000f48 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000f2a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f2c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f30:	041b      	lsls	r3, r3, #16
 8000f32:	0c1b      	lsrs	r3, r3, #16
 8000f34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000f38:	0200      	lsls	r0, r0, #8
 8000f3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f3e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000f42:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000f44:	60d3      	str	r3, [r2, #12]
 8000f46:	4770      	bx	lr
 8000f48:	e000ed00 	.word	0xe000ed00

08000f4c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f4c:	4b17      	ldr	r3, [pc, #92]	; (8000fac <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f4e:	b530      	push	{r4, r5, lr}
 8000f50:	68dc      	ldr	r4, [r3, #12]
 8000f52:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f56:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f5a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f5c:	2b04      	cmp	r3, #4
 8000f5e:	bf28      	it	cs
 8000f60:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f62:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f64:	f04f 0501 	mov.w	r5, #1
 8000f68:	fa05 f303 	lsl.w	r3, r5, r3
 8000f6c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f70:	bf8c      	ite	hi
 8000f72:	3c03      	subhi	r4, #3
 8000f74:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f76:	4019      	ands	r1, r3
 8000f78:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f7a:	fa05 f404 	lsl.w	r4, r5, r4
 8000f7e:	3c01      	subs	r4, #1
 8000f80:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000f82:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f84:	ea42 0201 	orr.w	r2, r2, r1
 8000f88:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f8c:	bfaf      	iteee	ge
 8000f8e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f92:	f000 000f 	andlt.w	r0, r0, #15
 8000f96:	4b06      	ldrlt	r3, [pc, #24]	; (8000fb0 <HAL_NVIC_SetPriority+0x64>)
 8000f98:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f9a:	bfa5      	ittet	ge
 8000f9c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000fa0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000fa8:	bd30      	pop	{r4, r5, pc}
 8000faa:	bf00      	nop
 8000fac:	e000ed00 	.word	0xe000ed00
 8000fb0:	e000ed14 	.word	0xe000ed14

08000fb4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000fb4:	0942      	lsrs	r2, r0, #5
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	f000 001f 	and.w	r0, r0, #31
 8000fbc:	fa03 f000 	lsl.w	r0, r3, r0
 8000fc0:	4b01      	ldr	r3, [pc, #4]	; (8000fc8 <HAL_NVIC_EnableIRQ+0x14>)
 8000fc2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000fc6:	4770      	bx	lr
 8000fc8:	e000e100 	.word	0xe000e100

08000fcc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fcc:	3801      	subs	r0, #1
 8000fce:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000fd2:	d20a      	bcs.n	8000fea <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fd4:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fd6:	4a07      	ldr	r2, [pc, #28]	; (8000ff4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fd8:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fda:	21f0      	movs	r1, #240	; 0xf0
 8000fdc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fe0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fe2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fe4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000fea:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	e000e010 	.word	0xe000e010
 8000ff4:	e000ed00 	.word	0xe000ed00

08000ff8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000ff8:	4b04      	ldr	r3, [pc, #16]	; (800100c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000ffa:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000ffc:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000ffe:	bf0c      	ite	eq
 8001000:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001004:	f022 0204 	bicne.w	r2, r2, #4
 8001008:	601a      	str	r2, [r3, #0]
 800100a:	4770      	bx	lr
 800100c:	e000e010 	.word	0xe000e010

08001010 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001010:	4770      	bx	lr

08001012 <HAL_SYSTICK_IRQHandler>:
{
 8001012:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001014:	f7ff fffc 	bl	8001010 <HAL_SYSTICK_Callback>
 8001018:	bd08      	pop	{r3, pc}
	...

0800101c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800101c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001020:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001022:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001024:	f8df 8158 	ldr.w	r8, [pc, #344]	; 8001180 <HAL_GPIO_Init+0x164>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001028:	4a53      	ldr	r2, [pc, #332]	; (8001178 <HAL_GPIO_Init+0x15c>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 800102a:	9301      	str	r3, [sp, #4]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800102c:	f04f 090f 	mov.w	r9, #15
  uint32_t position = 0x00;
 8001030:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001032:	9c01      	ldr	r4, [sp, #4]
 8001034:	40dc      	lsrs	r4, r3
 8001036:	d102      	bne.n	800103e <HAL_GPIO_Init+0x22>
      }
    }
    
    position++;
  }
}
 8001038:	b005      	add	sp, #20
 800103a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800103e:	2401      	movs	r4, #1
 8001040:	fa04 fa03 	lsl.w	sl, r4, r3
    if(iocurrent)
 8001044:	9c01      	ldr	r4, [sp, #4]
 8001046:	ea14 050a 	ands.w	r5, r4, sl
 800104a:	f000 808f 	beq.w	800116c <HAL_GPIO_Init+0x150>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800104e:	684c      	ldr	r4, [r1, #4]
 8001050:	f024 0b10 	bic.w	fp, r4, #16
 8001054:	f1bb 0f02 	cmp.w	fp, #2
 8001058:	d111      	bne.n	800107e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3];
 800105a:	08df      	lsrs	r7, r3, #3
 800105c:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001060:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8001064:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001066:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800106a:	fa09 fc0e 	lsl.w	ip, r9, lr
 800106e:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001072:	690e      	ldr	r6, [r1, #16]
 8001074:	fa06 f60e 	lsl.w	r6, r6, lr
 8001078:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3] = temp;
 800107c:	623e      	str	r6, [r7, #32]
 800107e:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8001082:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 8001084:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8001086:	fa07 f70c 	lsl.w	r7, r7, ip
 800108a:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800108c:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8001090:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001092:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001096:	f10b 3bff 	add.w	fp, fp, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800109a:	ea4e 0606 	orr.w	r6, lr, r6
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800109e:	f1bb 0f01 	cmp.w	fp, #1
      GPIOx->MODER = temp;
 80010a2:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010a4:	d811      	bhi.n	80010ca <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 80010a6:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 80010a8:	ea06 0b07 	and.w	fp, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2));
 80010ac:	68ce      	ldr	r6, [r1, #12]
 80010ae:	fa06 fe0c 	lsl.w	lr, r6, ip
 80010b2:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 80010b6:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80010b8:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010ba:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80010be:	f3c4 1600 	ubfx	r6, r4, #4, #1
 80010c2:	409e      	lsls	r6, r3
 80010c4:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OTYPER = temp;
 80010c8:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 80010ca:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 80010cc:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80010ce:	688e      	ldr	r6, [r1, #8]
 80010d0:	fa06 f60c 	lsl.w	r6, r6, ip
 80010d4:	4337      	orrs	r7, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010d6:	00e6      	lsls	r6, r4, #3
      GPIOx->PUPDR = temp;
 80010d8:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010da:	d547      	bpl.n	800116c <HAL_GPIO_Init+0x150>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010dc:	f8d8 6060 	ldr.w	r6, [r8, #96]	; 0x60
 80010e0:	f046 0601 	orr.w	r6, r6, #1
 80010e4:	f8c8 6060 	str.w	r6, [r8, #96]	; 0x60
 80010e8:	f8d8 6060 	ldr.w	r6, [r8, #96]	; 0x60
 80010ec:	f023 0703 	bic.w	r7, r3, #3
 80010f0:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80010f4:	f006 0601 	and.w	r6, r6, #1
 80010f8:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 80010fc:	9603      	str	r6, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80010fe:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001102:	9e03      	ldr	r6, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8001104:	68be      	ldr	r6, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001106:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800110a:	fa09 fc0e 	lsl.w	ip, r9, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 800110e:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001112:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8001116:	d02b      	beq.n	8001170 <HAL_GPIO_Init+0x154>
 8001118:	4e18      	ldr	r6, [pc, #96]	; (800117c <HAL_GPIO_Init+0x160>)
 800111a:	42b0      	cmp	r0, r6
 800111c:	d02a      	beq.n	8001174 <HAL_GPIO_Init+0x158>
 800111e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001122:	42b0      	cmp	r0, r6
 8001124:	bf14      	ite	ne
 8001126:	2607      	movne	r6, #7
 8001128:	2602      	moveq	r6, #2
 800112a:	fa06 f60e 	lsl.w	r6, r6, lr
 800112e:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8001132:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR1;
 8001134:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001136:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001138:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800113c:	bf0c      	ite	eq
 800113e:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001140:	432e      	orrne	r6, r5
        EXTI->IMR1 = temp;
 8001142:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR1;
 8001144:	6856      	ldr	r6, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001146:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800114a:	bf0c      	ite	eq
 800114c:	403e      	andeq	r6, r7
          temp |= iocurrent;
 800114e:	432e      	orrne	r6, r5
        EXTI->EMR1 = temp;
 8001150:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR1;
 8001152:	6896      	ldr	r6, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001154:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001158:	bf0c      	ite	eq
 800115a:	403e      	andeq	r6, r7
          temp |= iocurrent;
 800115c:	432e      	orrne	r6, r5
        EXTI->RTSR1 = temp;
 800115e:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR1;
 8001160:	68d6      	ldr	r6, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001162:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001164:	bf54      	ite	pl
 8001166:	403e      	andpl	r6, r7
          temp |= iocurrent;
 8001168:	432e      	orrmi	r6, r5
        EXTI->FTSR1 = temp;
 800116a:	60d6      	str	r6, [r2, #12]
    position++;
 800116c:	3301      	adds	r3, #1
 800116e:	e760      	b.n	8001032 <HAL_GPIO_Init+0x16>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8001170:	2600      	movs	r6, #0
 8001172:	e7da      	b.n	800112a <HAL_GPIO_Init+0x10e>
 8001174:	2601      	movs	r6, #1
 8001176:	e7d8      	b.n	800112a <HAL_GPIO_Init+0x10e>
 8001178:	40010400 	.word	0x40010400
 800117c:	48000400 	.word	0x48000400
 8001180:	40021000 	.word	0x40021000

08001184 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001184:	b10a      	cbz	r2, 800118a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001186:	6181      	str	r1, [r0, #24]
 8001188:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800118a:	6281      	str	r1, [r0, #40]	; 0x28
 800118c:	4770      	bx	lr

0800118e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800118e:	6943      	ldr	r3, [r0, #20]
 8001190:	4059      	eors	r1, r3
 8001192:	6141      	str	r1, [r0, #20]
 8001194:	4770      	bx	lr

08001196 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001196:	6803      	ldr	r3, [r0, #0]
 8001198:	699a      	ldr	r2, [r3, #24]
 800119a:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 800119c:	bf44      	itt	mi
 800119e:	2200      	movmi	r2, #0
 80011a0:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80011a2:	699a      	ldr	r2, [r3, #24]
 80011a4:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80011a6:	bf5e      	ittt	pl
 80011a8:	699a      	ldrpl	r2, [r3, #24]
 80011aa:	f042 0201 	orrpl.w	r2, r2, #1
 80011ae:	619a      	strpl	r2, [r3, #24]
 80011b0:	4770      	bx	lr

080011b2 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80011b2:	b530      	push	{r4, r5, lr}
 80011b4:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80011b6:	6805      	ldr	r5, [r0, #0]
 80011b8:	4323      	orrs	r3, r4
 80011ba:	0d64      	lsrs	r4, r4, #21
 80011bc:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 80011c0:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 80011c4:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 80011c8:	6868      	ldr	r0, [r5, #4]
 80011ca:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80011ce:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 80011d2:	4319      	orrs	r1, r3
 80011d4:	f044 0403 	orr.w	r4, r4, #3
 80011d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80011dc:	ea20 0404 	bic.w	r4, r0, r4
 80011e0:	4321      	orrs	r1, r4
 80011e2:	6069      	str	r1, [r5, #4]
 80011e4:	bd30      	pop	{r4, r5, pc}

080011e6 <I2C_WaitOnFlagUntilTimeout>:
{
 80011e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80011ea:	9f06      	ldr	r7, [sp, #24]
 80011ec:	4604      	mov	r4, r0
 80011ee:	4688      	mov	r8, r1
 80011f0:	4616      	mov	r6, r2
 80011f2:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80011f4:	6822      	ldr	r2, [r4, #0]
 80011f6:	6993      	ldr	r3, [r2, #24]
 80011f8:	ea38 0303 	bics.w	r3, r8, r3
 80011fc:	bf0c      	ite	eq
 80011fe:	2301      	moveq	r3, #1
 8001200:	2300      	movne	r3, #0
 8001202:	42b3      	cmp	r3, r6
 8001204:	d002      	beq.n	800120c <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8001206:	2000      	movs	r0, #0
}
 8001208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 800120c:	1c6b      	adds	r3, r5, #1
 800120e:	d0f2      	beq.n	80011f6 <I2C_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001210:	b955      	cbnz	r5, 8001228 <I2C_WaitOnFlagUntilTimeout+0x42>
        hi2c->State = HAL_I2C_STATE_READY;
 8001212:	2320      	movs	r3, #32
 8001214:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001218:	2300      	movs	r3, #0
 800121a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 800121e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 8001222:	2003      	movs	r0, #3
 8001224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001228:	f7ff fe6a 	bl	8000f00 <HAL_GetTick>
 800122c:	1bc0      	subs	r0, r0, r7
 800122e:	4285      	cmp	r5, r0
 8001230:	d2e0      	bcs.n	80011f4 <I2C_WaitOnFlagUntilTimeout+0xe>
 8001232:	e7ee      	b.n	8001212 <I2C_WaitOnFlagUntilTimeout+0x2c>

08001234 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001234:	6803      	ldr	r3, [r0, #0]
{
 8001236:	b570      	push	{r4, r5, r6, lr}
 8001238:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800123a:	6998      	ldr	r0, [r3, #24]
 800123c:	f010 0010 	ands.w	r0, r0, #16
{
 8001240:	460d      	mov	r5, r1
 8001242:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001244:	d112      	bne.n	800126c <I2C_IsAcknowledgeFailed+0x38>
 8001246:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 8001248:	1c69      	adds	r1, r5, #1
 800124a:	d010      	beq.n	800126e <I2C_IsAcknowledgeFailed+0x3a>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800124c:	b94d      	cbnz	r5, 8001262 <I2C_IsAcknowledgeFailed+0x2e>
          hi2c->State = HAL_I2C_STATE_READY;
 800124e:	2320      	movs	r3, #32
 8001250:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001254:	2300      	movs	r3, #0
 8001256:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 800125a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_TIMEOUT;
 800125e:	2003      	movs	r0, #3
 8001260:	bd70      	pop	{r4, r5, r6, pc}
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001262:	f7ff fe4d 	bl	8000f00 <HAL_GetTick>
 8001266:	1b80      	subs	r0, r0, r6
 8001268:	4285      	cmp	r5, r0
 800126a:	d3f0      	bcc.n	800124e <I2C_IsAcknowledgeFailed+0x1a>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800126c:	6823      	ldr	r3, [r4, #0]
 800126e:	6999      	ldr	r1, [r3, #24]
 8001270:	068a      	lsls	r2, r1, #26
 8001272:	d5e9      	bpl.n	8001248 <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001274:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001276:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001278:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 800127a:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800127c:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 800127e:	f7ff ff8a 	bl	8001196 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8001282:	6822      	ldr	r2, [r4, #0]
 8001284:	6853      	ldr	r3, [r2, #4]
 8001286:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 800128a:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800128e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8001292:	f023 0301 	bic.w	r3, r3, #1
 8001296:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001298:	2304      	movs	r3, #4
 800129a:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800129c:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800129e:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80012a2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80012a6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    return HAL_ERROR;
 80012aa:	2001      	movs	r0, #1
}
 80012ac:	bd70      	pop	{r4, r5, r6, pc}

080012ae <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 80012ae:	b570      	push	{r4, r5, r6, lr}
 80012b0:	4604      	mov	r4, r0
 80012b2:	460d      	mov	r5, r1
 80012b4:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80012b6:	6823      	ldr	r3, [r4, #0]
 80012b8:	699b      	ldr	r3, [r3, #24]
 80012ba:	075b      	lsls	r3, r3, #29
 80012bc:	d40e      	bmi.n	80012dc <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80012be:	4632      	mov	r2, r6
 80012c0:	4629      	mov	r1, r5
 80012c2:	4620      	mov	r0, r4
 80012c4:	f7ff ffb6 	bl	8001234 <I2C_IsAcknowledgeFailed>
 80012c8:	b9f0      	cbnz	r0, 8001308 <I2C_WaitOnRXNEFlagUntilTimeout+0x5a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80012ca:	6823      	ldr	r3, [r4, #0]
 80012cc:	699a      	ldr	r2, [r3, #24]
 80012ce:	0691      	lsls	r1, r2, #26
 80012d0:	d51c      	bpl.n	800130c <I2C_WaitOnRXNEFlagUntilTimeout+0x5e>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80012d2:	699a      	ldr	r2, [r3, #24]
 80012d4:	0752      	lsls	r2, r2, #29
 80012d6:	d503      	bpl.n	80012e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
 80012d8:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80012da:	b10a      	cbz	r2, 80012e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
        return HAL_OK;
 80012dc:	2000      	movs	r0, #0
 80012de:	bd70      	pop	{r4, r5, r6, pc}
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80012e0:	2120      	movs	r1, #32
 80012e2:	61d9      	str	r1, [r3, #28]
        I2C_RESET_CR2(hi2c);
 80012e4:	685a      	ldr	r2, [r3, #4]
 80012e6:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80012ea:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80012ee:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80012f2:	f022 0201 	bic.w	r2, r2, #1
 80012f6:	605a      	str	r2, [r3, #4]
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80012f8:	2300      	movs	r3, #0
 80012fa:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80012fc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8001300:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001304:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      return HAL_ERROR;
 8001308:	2001      	movs	r0, #1
}
 800130a:	bd70      	pop	{r4, r5, r6, pc}
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800130c:	b95d      	cbnz	r5, 8001326 <I2C_WaitOnRXNEFlagUntilTimeout+0x78>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800130e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001310:	f043 0320 	orr.w	r3, r3, #32
 8001314:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001316:	2320      	movs	r3, #32
 8001318:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 800131c:	2300      	movs	r3, #0
 800131e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_TIMEOUT;
 8001322:	2003      	movs	r0, #3
 8001324:	bd70      	pop	{r4, r5, r6, pc}
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001326:	f7ff fdeb 	bl	8000f00 <HAL_GetTick>
 800132a:	1b80      	subs	r0, r0, r6
 800132c:	4285      	cmp	r5, r0
 800132e:	d2c2      	bcs.n	80012b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 8001330:	e7ed      	b.n	800130e <I2C_WaitOnRXNEFlagUntilTimeout+0x60>

08001332 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001332:	b570      	push	{r4, r5, r6, lr}
 8001334:	4604      	mov	r4, r0
 8001336:	460d      	mov	r5, r1
 8001338:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800133a:	6823      	ldr	r3, [r4, #0]
 800133c:	699b      	ldr	r3, [r3, #24]
 800133e:	079b      	lsls	r3, r3, #30
 8001340:	d501      	bpl.n	8001346 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8001342:	2000      	movs	r0, #0
 8001344:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001346:	4632      	mov	r2, r6
 8001348:	4629      	mov	r1, r5
 800134a:	4620      	mov	r0, r4
 800134c:	f7ff ff72 	bl	8001234 <I2C_IsAcknowledgeFailed>
 8001350:	b9b0      	cbnz	r0, 8001380 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 8001352:	1c6a      	adds	r2, r5, #1
 8001354:	d0f1      	beq.n	800133a <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001356:	b96d      	cbnz	r5, 8001374 <I2C_WaitOnTXISFlagUntilTimeout+0x42>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001358:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800135a:	f043 0320 	orr.w	r3, r3, #32
 800135e:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001360:	2320      	movs	r3, #32
 8001362:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001366:	2300      	movs	r3, #0
 8001368:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800136c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001370:	2003      	movs	r0, #3
 8001372:	bd70      	pop	{r4, r5, r6, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001374:	f7ff fdc4 	bl	8000f00 <HAL_GetTick>
 8001378:	1b80      	subs	r0, r0, r6
 800137a:	4285      	cmp	r5, r0
 800137c:	d2dd      	bcs.n	800133a <I2C_WaitOnTXISFlagUntilTimeout+0x8>
 800137e:	e7eb      	b.n	8001358 <I2C_WaitOnTXISFlagUntilTimeout+0x26>
      return HAL_ERROR;
 8001380:	2001      	movs	r0, #1
}
 8001382:	bd70      	pop	{r4, r5, r6, pc}

08001384 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001384:	b570      	push	{r4, r5, r6, lr}
 8001386:	4604      	mov	r4, r0
 8001388:	460d      	mov	r5, r1
 800138a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800138c:	6823      	ldr	r3, [r4, #0]
 800138e:	699b      	ldr	r3, [r3, #24]
 8001390:	069b      	lsls	r3, r3, #26
 8001392:	d501      	bpl.n	8001398 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8001394:	2000      	movs	r0, #0
 8001396:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001398:	4632      	mov	r2, r6
 800139a:	4629      	mov	r1, r5
 800139c:	4620      	mov	r0, r4
 800139e:	f7ff ff49 	bl	8001234 <I2C_IsAcknowledgeFailed>
 80013a2:	b9a0      	cbnz	r0, 80013ce <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80013a4:	b96d      	cbnz	r5, 80013c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80013a6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80013a8:	f043 0320 	orr.w	r3, r3, #32
 80013ac:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80013ae:	2320      	movs	r3, #32
 80013b0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80013b4:	2300      	movs	r3, #0
 80013b6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80013ba:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80013be:	2003      	movs	r0, #3
 80013c0:	bd70      	pop	{r4, r5, r6, pc}
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80013c2:	f7ff fd9d 	bl	8000f00 <HAL_GetTick>
 80013c6:	1b80      	subs	r0, r0, r6
 80013c8:	4285      	cmp	r5, r0
 80013ca:	d2df      	bcs.n	800138c <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
 80013cc:	e7eb      	b.n	80013a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
      return HAL_ERROR;
 80013ce:	2001      	movs	r0, #1
}
 80013d0:	bd70      	pop	{r4, r5, r6, pc}

080013d2 <HAL_I2C_Init>:
{
 80013d2:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 80013d4:	4604      	mov	r4, r0
 80013d6:	2800      	cmp	r0, #0
 80013d8:	d04a      	beq.n	8001470 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80013da:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80013de:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80013e2:	b91b      	cbnz	r3, 80013ec <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 80013e4:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80013e8:	f002 fd58 	bl	8003e9c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80013ec:	2324      	movs	r3, #36	; 0x24
 80013ee:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 80013f2:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80013f4:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	f022 0201 	bic.w	r2, r2, #1
 80013fc:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80013fe:	6862      	ldr	r2, [r4, #4]
 8001400:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001404:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001406:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001408:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800140a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001412:	d124      	bne.n	800145e <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001414:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001418:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800141a:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800141c:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800141e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001422:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001426:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001428:	68da      	ldr	r2, [r3, #12]
 800142a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800142e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001430:	6922      	ldr	r2, [r4, #16]
 8001432:	430a      	orrs	r2, r1
 8001434:	69a1      	ldr	r1, [r4, #24]
 8001436:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800143a:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800143c:	6a21      	ldr	r1, [r4, #32]
 800143e:	69e2      	ldr	r2, [r4, #28]
 8001440:	430a      	orrs	r2, r1
 8001442:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	f042 0201 	orr.w	r2, r2, #1
 800144a:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800144c:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 800144e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001450:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001452:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001456:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001458:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 800145c:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800145e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001462:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001464:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001466:	bf04      	itt	eq
 8001468:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 800146c:	605a      	streq	r2, [r3, #4]
 800146e:	e7d4      	b.n	800141a <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8001470:	2001      	movs	r0, #1
}
 8001472:	bd10      	pop	{r4, pc}

08001474 <HAL_I2C_Master_Transmit>:
{
 8001474:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001478:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800147a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800147e:	2b20      	cmp	r3, #32
{
 8001480:	4604      	mov	r4, r0
 8001482:	460e      	mov	r6, r1
 8001484:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001486:	f040 8089 	bne.w	800159c <HAL_I2C_Master_Transmit+0x128>
    __HAL_LOCK(hi2c);
 800148a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800148e:	2b01      	cmp	r3, #1
 8001490:	f000 8084 	beq.w	800159c <HAL_I2C_Master_Transmit+0x128>
 8001494:	2701      	movs	r7, #1
 8001496:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800149a:	f7ff fd31 	bl	8000f00 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800149e:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 80014a0:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80014a2:	9000      	str	r0, [sp, #0]
 80014a4:	463a      	mov	r2, r7
 80014a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014aa:	4620      	mov	r0, r4
 80014ac:	f7ff fe9b 	bl	80011e6 <I2C_WaitOnFlagUntilTimeout>
 80014b0:	2800      	cmp	r0, #0
 80014b2:	d148      	bne.n	8001546 <HAL_I2C_Master_Transmit+0xd2>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80014b4:	2321      	movs	r3, #33	; 0x21
 80014b6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80014ba:	2310      	movs	r3, #16
 80014bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014c0:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 80014c2:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80014c6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 80014c8:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 80014d0:	6360      	str	r0, [r4, #52]	; 0x34
 80014d2:	4b33      	ldr	r3, [pc, #204]	; (80015a0 <HAL_I2C_Master_Transmit+0x12c>)
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80014d4:	d925      	bls.n	8001522 <HAL_I2C_Master_Transmit+0xae>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80014d6:	22ff      	movs	r2, #255	; 0xff
 80014d8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80014da:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80014dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80014e0:	4631      	mov	r1, r6
 80014e2:	4620      	mov	r0, r4
 80014e4:	f7ff fe65 	bl	80011b2 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80014e8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014ea:	990a      	ldr	r1, [sp, #40]	; 0x28
    while (hi2c->XferCount > 0U)
 80014ec:	b29b      	uxth	r3, r3
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014ee:	462a      	mov	r2, r5
 80014f0:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 80014f2:	b9f3      	cbnz	r3, 8001532 <HAL_I2C_Master_Transmit+0xbe>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014f4:	f7ff ff46 	bl	8001384 <I2C_WaitOnSTOPFlagUntilTimeout>
 80014f8:	b9f0      	cbnz	r0, 8001538 <HAL_I2C_Master_Transmit+0xc4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80014fa:	6823      	ldr	r3, [r4, #0]
 80014fc:	2120      	movs	r1, #32
 80014fe:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001500:	685a      	ldr	r2, [r3, #4]
 8001502:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001506:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800150a:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800150e:	f022 0201 	bic.w	r2, r2, #1
 8001512:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001514:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001518:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800151c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001520:	e00e      	b.n	8001540 <HAL_I2C_Master_Transmit+0xcc>
      hi2c->XferSize = hi2c->XferCount;
 8001522:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8001524:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001526:	b292      	uxth	r2, r2
 8001528:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800152a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800152e:	b2d2      	uxtb	r2, r2
 8001530:	e7d6      	b.n	80014e0 <HAL_I2C_Master_Transmit+0x6c>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001532:	f7ff fefe 	bl	8001332 <I2C_WaitOnTXISFlagUntilTimeout>
 8001536:	b140      	cbz	r0, 800154a <HAL_I2C_Master_Transmit+0xd6>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001538:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800153a:	2b04      	cmp	r3, #4
 800153c:	d103      	bne.n	8001546 <HAL_I2C_Master_Transmit+0xd2>
          return HAL_ERROR;
 800153e:	2001      	movs	r0, #1
}
 8001540:	b003      	add	sp, #12
 8001542:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          return HAL_TIMEOUT;
 8001546:	2003      	movs	r0, #3
 8001548:	e7fa      	b.n	8001540 <HAL_I2C_Master_Transmit+0xcc>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 800154a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800154c:	6822      	ldr	r2, [r4, #0]
 800154e:	1c59      	adds	r1, r3, #1
 8001550:	6261      	str	r1, [r4, #36]	; 0x24
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8001556:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001558:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800155a:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 800155c:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 800155e:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001560:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8001562:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001564:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8001566:	2a00      	cmp	r2, #0
 8001568:	d1be      	bne.n	80014e8 <HAL_I2C_Master_Transmit+0x74>
 800156a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800156c:	b29b      	uxth	r3, r3
 800156e:	2b00      	cmp	r3, #0
 8001570:	d0ba      	beq.n	80014e8 <HAL_I2C_Master_Transmit+0x74>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001572:	9500      	str	r5, [sp, #0]
 8001574:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001576:	2180      	movs	r1, #128	; 0x80
 8001578:	4620      	mov	r0, r4
 800157a:	f7ff fe34 	bl	80011e6 <I2C_WaitOnFlagUntilTimeout>
 800157e:	2800      	cmp	r0, #0
 8001580:	d1e1      	bne.n	8001546 <HAL_I2C_Master_Transmit+0xd2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001582:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001584:	b29b      	uxth	r3, r3
 8001586:	2bff      	cmp	r3, #255	; 0xff
 8001588:	d903      	bls.n	8001592 <HAL_I2C_Master_Transmit+0x11e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800158a:	22ff      	movs	r2, #255	; 0xff
 800158c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800158e:	9000      	str	r0, [sp, #0]
 8001590:	e7a4      	b.n	80014dc <HAL_I2C_Master_Transmit+0x68>
          hi2c->XferSize = hi2c->XferCount;
 8001592:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001594:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001596:	b292      	uxth	r2, r2
 8001598:	8522      	strh	r2, [r4, #40]	; 0x28
 800159a:	e7c6      	b.n	800152a <HAL_I2C_Master_Transmit+0xb6>
    return HAL_BUSY;
 800159c:	2002      	movs	r0, #2
 800159e:	e7cf      	b.n	8001540 <HAL_I2C_Master_Transmit+0xcc>
 80015a0:	80002000 	.word	0x80002000

080015a4 <HAL_I2C_Master_Receive>:
{
 80015a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80015a8:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 80015aa:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80015ae:	2b20      	cmp	r3, #32
{
 80015b0:	4604      	mov	r4, r0
 80015b2:	460e      	mov	r6, r1
 80015b4:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80015b6:	f040 8089 	bne.w	80016cc <HAL_I2C_Master_Receive+0x128>
    __HAL_LOCK(hi2c);
 80015ba:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80015be:	2b01      	cmp	r3, #1
 80015c0:	f000 8084 	beq.w	80016cc <HAL_I2C_Master_Receive+0x128>
 80015c4:	2701      	movs	r7, #1
 80015c6:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80015ca:	f7ff fc99 	bl	8000f00 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80015ce:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 80015d0:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80015d2:	9000      	str	r0, [sp, #0]
 80015d4:	463a      	mov	r2, r7
 80015d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015da:	4620      	mov	r0, r4
 80015dc:	f7ff fe03 	bl	80011e6 <I2C_WaitOnFlagUntilTimeout>
 80015e0:	2800      	cmp	r0, #0
 80015e2:	d148      	bne.n	8001676 <HAL_I2C_Master_Receive+0xd2>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80015e4:	2322      	movs	r3, #34	; 0x22
 80015e6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80015ea:	2310      	movs	r3, #16
 80015ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015f0:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 80015f2:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80015f6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 80015f8:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 8001600:	6360      	str	r0, [r4, #52]	; 0x34
 8001602:	4b33      	ldr	r3, [pc, #204]	; (80016d0 <HAL_I2C_Master_Receive+0x12c>)
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001604:	d925      	bls.n	8001652 <HAL_I2C_Master_Receive+0xae>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001606:	22ff      	movs	r2, #255	; 0xff
 8001608:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800160a:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800160c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001610:	4631      	mov	r1, r6
 8001612:	4620      	mov	r0, r4
 8001614:	f7ff fdcd 	bl	80011b2 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001618:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800161a:	990a      	ldr	r1, [sp, #40]	; 0x28
    while (hi2c->XferCount > 0U)
 800161c:	b29b      	uxth	r3, r3
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800161e:	462a      	mov	r2, r5
 8001620:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8001622:	b9f3      	cbnz	r3, 8001662 <HAL_I2C_Master_Receive+0xbe>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001624:	f7ff feae 	bl	8001384 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001628:	b9f0      	cbnz	r0, 8001668 <HAL_I2C_Master_Receive+0xc4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800162a:	6823      	ldr	r3, [r4, #0]
 800162c:	2120      	movs	r1, #32
 800162e:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001630:	685a      	ldr	r2, [r3, #4]
 8001632:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001636:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800163a:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800163e:	f022 0201 	bic.w	r2, r2, #1
 8001642:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001644:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001648:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800164c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001650:	e00e      	b.n	8001670 <HAL_I2C_Master_Receive+0xcc>
      hi2c->XferSize = hi2c->XferCount;
 8001652:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001654:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001656:	b292      	uxth	r2, r2
 8001658:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800165a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800165e:	b2d2      	uxtb	r2, r2
 8001660:	e7d6      	b.n	8001610 <HAL_I2C_Master_Receive+0x6c>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001662:	f7ff fe24 	bl	80012ae <I2C_WaitOnRXNEFlagUntilTimeout>
 8001666:	b140      	cbz	r0, 800167a <HAL_I2C_Master_Receive+0xd6>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001668:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800166a:	2b04      	cmp	r3, #4
 800166c:	d103      	bne.n	8001676 <HAL_I2C_Master_Receive+0xd2>
          return HAL_ERROR;
 800166e:	2001      	movs	r0, #1
}
 8001670:	b003      	add	sp, #12
 8001672:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          return HAL_TIMEOUT;
 8001676:	2003      	movs	r0, #3
 8001678:	e7fa      	b.n	8001670 <HAL_I2C_Master_Receive+0xcc>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 800167a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800167c:	1c5a      	adds	r2, r3, #1
 800167e:	6262      	str	r2, [r4, #36]	; 0x24
 8001680:	6822      	ldr	r2, [r4, #0]
 8001682:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001684:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8001686:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001688:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800168a:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 800168c:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 800168e:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8001690:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001692:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001694:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8001696:	2a00      	cmp	r2, #0
 8001698:	d1be      	bne.n	8001618 <HAL_I2C_Master_Receive+0x74>
 800169a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800169c:	b29b      	uxth	r3, r3
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d0ba      	beq.n	8001618 <HAL_I2C_Master_Receive+0x74>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80016a2:	9500      	str	r5, [sp, #0]
 80016a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80016a6:	2180      	movs	r1, #128	; 0x80
 80016a8:	4620      	mov	r0, r4
 80016aa:	f7ff fd9c 	bl	80011e6 <I2C_WaitOnFlagUntilTimeout>
 80016ae:	2800      	cmp	r0, #0
 80016b0:	d1e1      	bne.n	8001676 <HAL_I2C_Master_Receive+0xd2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80016b2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80016b4:	b29b      	uxth	r3, r3
 80016b6:	2bff      	cmp	r3, #255	; 0xff
 80016b8:	d903      	bls.n	80016c2 <HAL_I2C_Master_Receive+0x11e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80016ba:	22ff      	movs	r2, #255	; 0xff
 80016bc:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80016be:	9000      	str	r0, [sp, #0]
 80016c0:	e7a4      	b.n	800160c <HAL_I2C_Master_Receive+0x68>
          hi2c->XferSize = hi2c->XferCount;
 80016c2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80016c4:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80016c6:	b292      	uxth	r2, r2
 80016c8:	8522      	strh	r2, [r4, #40]	; 0x28
 80016ca:	e7c6      	b.n	800165a <HAL_I2C_Master_Receive+0xb6>
    return HAL_BUSY;
 80016cc:	2002      	movs	r0, #2
 80016ce:	e7cf      	b.n	8001670 <HAL_I2C_Master_Receive+0xcc>
 80016d0:	80002400 	.word	0x80002400

080016d4 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80016d4:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80016d8:	b2d2      	uxtb	r2, r2
 80016da:	2a20      	cmp	r2, #32
{
 80016dc:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80016de:	d11d      	bne.n	800171c <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80016e0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d019      	beq.n	800171c <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80016e8:	2324      	movs	r3, #36	; 0x24
 80016ea:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80016ee:	6803      	ldr	r3, [r0, #0]
 80016f0:	681c      	ldr	r4, [r3, #0]
 80016f2:	f024 0401 	bic.w	r4, r4, #1
 80016f6:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80016f8:	681c      	ldr	r4, [r3, #0]
 80016fa:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 80016fe:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001700:	681c      	ldr	r4, [r3, #0]
 8001702:	4321      	orrs	r1, r4
 8001704:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001706:	6819      	ldr	r1, [r3, #0]
 8001708:	f041 0101 	orr.w	r1, r1, #1
 800170c:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800170e:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001710:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001714:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001718:	4618      	mov	r0, r3
 800171a:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 800171c:	2002      	movs	r0, #2
  }
}
 800171e:	bd10      	pop	{r4, pc}

08001720 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001720:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001722:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8001726:	b2e4      	uxtb	r4, r4
 8001728:	2c20      	cmp	r4, #32
 800172a:	d11c      	bne.n	8001766 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800172c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001730:	2b01      	cmp	r3, #1
 8001732:	d018      	beq.n	8001766 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001734:	2324      	movs	r3, #36	; 0x24
 8001736:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800173a:	6803      	ldr	r3, [r0, #0]
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	f022 0201 	bic.w	r2, r2, #1
 8001742:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001744:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001746:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800174a:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800174e:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	f042 0201 	orr.w	r2, r2, #1
 8001756:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001758:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800175a:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800175e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001762:	4618      	mov	r0, r3
 8001764:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001766:	2002      	movs	r0, #2
  }
}
 8001768:	bd10      	pop	{r4, pc}
	...

0800176c <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800176c:	4b02      	ldr	r3, [pc, #8]	; (8001778 <HAL_PWREx_GetVoltageRange+0xc>)
 800176e:	6818      	ldr	r0, [r3, #0]
#endif  
}
 8001770:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	40007000 	.word	0x40007000

0800177c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800177c:	4b16      	ldr	r3, [pc, #88]	; (80017d8 <HAL_PWREx_ControlVoltageScaling+0x5c>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800177e:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001780:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001784:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001788:	d11a      	bne.n	80017c0 <HAL_PWREx_ControlVoltageScaling+0x44>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800178a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800178e:	d013      	beq.n	80017b8 <HAL_PWREx_ControlVoltageScaling+0x3c>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001790:	681a      	ldr	r2, [r3, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 8001792:	4912      	ldr	r1, [pc, #72]	; (80017dc <HAL_PWREx_ControlVoltageScaling+0x60>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001794:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8001798:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800179c:	601a      	str	r2, [r3, #0]
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 800179e:	4a10      	ldr	r2, [pc, #64]	; (80017e0 <HAL_PWREx_ControlVoltageScaling+0x64>)
 80017a0:	6812      	ldr	r2, [r2, #0]
 80017a2:	fbb2 f1f1 	udiv	r1, r2, r1
 80017a6:	2232      	movs	r2, #50	; 0x32
 80017a8:	434a      	muls	r2, r1
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 80017aa:	b112      	cbz	r2, 80017b2 <HAL_PWREx_ControlVoltageScaling+0x36>
 80017ac:	6959      	ldr	r1, [r3, #20]
 80017ae:	0549      	lsls	r1, r1, #21
 80017b0:	d404      	bmi.n	80017bc <HAL_PWREx_ControlVoltageScaling+0x40>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017b2:	695b      	ldr	r3, [r3, #20]
 80017b4:	055b      	lsls	r3, r3, #21
 80017b6:	d40d      	bmi.n	80017d4 <HAL_PWREx_ControlVoltageScaling+0x58>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 80017b8:	2000      	movs	r0, #0
 80017ba:	4770      	bx	lr
        wait_loop_index--;
 80017bc:	3a01      	subs	r2, #1
 80017be:	e7f4      	b.n	80017aa <HAL_PWREx_ControlVoltageScaling+0x2e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80017c0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80017c4:	bf1f      	itttt	ne
 80017c6:	681a      	ldrne	r2, [r3, #0]
 80017c8:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 80017cc:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 80017d0:	601a      	strne	r2, [r3, #0]
 80017d2:	e7f1      	b.n	80017b8 <HAL_PWREx_ControlVoltageScaling+0x3c>
        return HAL_TIMEOUT;
 80017d4:	2003      	movs	r0, #3
}  
 80017d6:	4770      	bx	lr
 80017d8:	40007000 	.word	0x40007000
 80017dc:	000f4240 	.word	0x000f4240
 80017e0:	20000000 	.word	0x20000000

080017e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80017e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
  
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80017e6:	4d1e      	ldr	r5, [pc, #120]	; (8001860 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 80017e8:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80017ea:	00da      	lsls	r2, r3, #3
{
 80017ec:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80017ee:	d518      	bpl.n	8001822 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80017f0:	f7ff ffbc 	bl	800176c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }
  
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017f4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80017f8:	d123      	bne.n	8001842 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 80017fa:	2c80      	cmp	r4, #128	; 0x80
 80017fc:	d929      	bls.n	8001852 <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80017fe:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001800:	bf8c      	ite	hi
 8001802:	2002      	movhi	r0, #2
 8001804:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }
       
  __HAL_FLASH_SET_LATENCY(latency);
 8001806:	4a17      	ldr	r2, [pc, #92]	; (8001864 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8001808:	6813      	ldr	r3, [r2, #0]
 800180a:	f023 0307 	bic.w	r3, r3, #7
 800180e:	4303      	orrs	r3, r0
 8001810:	6013      	str	r3, [r2, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8001812:	6813      	ldr	r3, [r2, #0]
 8001814:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }
  
  return HAL_OK;
}
 8001818:	1a18      	subs	r0, r3, r0
 800181a:	bf18      	it	ne
 800181c:	2001      	movne	r0, #1
 800181e:	b003      	add	sp, #12
 8001820:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8001822:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001824:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001828:	65ab      	str	r3, [r5, #88]	; 0x58
 800182a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800182c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001830:	9301      	str	r3, [sp, #4]
 8001832:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001834:	f7ff ff9a 	bl	800176c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001838:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800183a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800183e:	65ab      	str	r3, [r5, #88]	; 0x58
 8001840:	e7d8      	b.n	80017f4 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8001842:	2c80      	cmp	r4, #128	; 0x80
 8001844:	d807      	bhi.n	8001856 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8001846:	d008      	beq.n	800185a <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7) 
 8001848:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 800184c:	4258      	negs	r0, r3
 800184e:	4158      	adcs	r0, r3
 8001850:	e7d9      	b.n	8001806 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001852:	2000      	movs	r0, #0
 8001854:	e7d7      	b.n	8001806 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8001856:	2003      	movs	r0, #3
 8001858:	e7d5      	b.n	8001806 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 800185a:	2002      	movs	r0, #2
 800185c:	e7d3      	b.n	8001806 <RCC_SetFlashLatencyFromMSIRange+0x22>
 800185e:	bf00      	nop
 8001860:	40021000 	.word	0x40021000
 8001864:	40022000 	.word	0x40022000

08001868 <HAL_RCC_GetSysClockFreq>:
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8001868:	4b2f      	ldr	r3, [pc, #188]	; (8001928 <HAL_RCC_GetSysClockFreq+0xc0>)
 800186a:	689a      	ldr	r2, [r3, #8]
 800186c:	f012 0f0c 	tst.w	r2, #12
{
 8001870:	b510      	push	{r4, lr}
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8001872:	d009      	beq.n	8001888 <HAL_RCC_GetSysClockFreq+0x20>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8001874:	689a      	ldr	r2, [r3, #8]
 8001876:	f002 020c 	and.w	r2, r2, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 800187a:	2a0c      	cmp	r2, #12
 800187c:	d12d      	bne.n	80018da <HAL_RCC_GetSysClockFreq+0x72>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 800187e:	68da      	ldr	r2, [r3, #12]
 8001880:	f002 0203 	and.w	r2, r2, #3
 8001884:	2a01      	cmp	r2, #1
 8001886:	d128      	bne.n	80018da <HAL_RCC_GetSysClockFreq+0x72>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8001888:	681a      	ldr	r2, [r3, #0]
    msirange = MSIRangeTable[msirange];
 800188a:	4928      	ldr	r1, [pc, #160]	; (800192c <HAL_RCC_GetSysClockFreq+0xc4>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 800188c:	0712      	lsls	r2, r2, #28
      msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800188e:	bf55      	itete	pl
 8001890:	f8d3 2094 	ldrpl.w	r2, [r3, #148]	; 0x94
      msirange = (RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001894:	681a      	ldrmi	r2, [r3, #0]
      msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001896:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = (RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800189a:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 800189e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 80018a2:	6899      	ldr	r1, [r3, #8]
      sysclockfreq = msirange;
 80018a4:	f011 0f0c 	tst.w	r1, #12
 80018a8:	bf0c      	ite	eq
 80018aa:	4610      	moveq	r0, r2
 80018ac:	2000      	movne	r0, #0
  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80018ae:	6899      	ldr	r1, [r3, #8]
 80018b0:	f001 010c 	and.w	r1, r1, #12
 80018b4:	290c      	cmp	r1, #12
 80018b6:	d130      	bne.n	800191a <HAL_RCC_GetSysClockFreq+0xb2>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80018b8:	68dc      	ldr	r4, [r3, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80018ba:	68d8      	ldr	r0, [r3, #12]
 80018bc:	f3c0 1002 	ubfx	r0, r0, #4, #3
 80018c0:	1c41      	adds	r1, r0, #1
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80018c2:	f004 0003 	and.w	r0, r4, #3
    switch (pllsource)
 80018c6:	2802      	cmp	r0, #2
 80018c8:	d019      	beq.n	80018fe <HAL_RCC_GetSysClockFreq+0x96>
 80018ca:	2803      	cmp	r0, #3
 80018cc:	d026      	beq.n	800191c <HAL_RCC_GetSysClockFreq+0xb4>
      pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80018ce:	fbb2 f2f1 	udiv	r2, r2, r1
 80018d2:	68d8      	ldr	r0, [r3, #12]
 80018d4:	f3c0 2006 	ubfx	r0, r0, #8, #7
 80018d8:	e017      	b.n	800190a <HAL_RCC_GetSysClockFreq+0xa2>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80018da:	689a      	ldr	r2, [r3, #8]
 80018dc:	f002 020c 	and.w	r2, r2, #12
 80018e0:	2a04      	cmp	r2, #4
 80018e2:	d007      	beq.n	80018f4 <HAL_RCC_GetSysClockFreq+0x8c>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80018e4:	689a      	ldr	r2, [r3, #8]
 80018e6:	f002 020c 	and.w	r2, r2, #12
 80018ea:	2a08      	cmp	r2, #8
 80018ec:	d104      	bne.n	80018f8 <HAL_RCC_GetSysClockFreq+0x90>
    sysclockfreq = HSE_VALUE;
 80018ee:	4810      	ldr	r0, [pc, #64]	; (8001930 <HAL_RCC_GetSysClockFreq+0xc8>)
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 80018f0:	2200      	movs	r2, #0
 80018f2:	e7dc      	b.n	80018ae <HAL_RCC_GetSysClockFreq+0x46>
    sysclockfreq = HSI_VALUE;
 80018f4:	480f      	ldr	r0, [pc, #60]	; (8001934 <HAL_RCC_GetSysClockFreq+0xcc>)
 80018f6:	e7fb      	b.n	80018f0 <HAL_RCC_GetSysClockFreq+0x88>
  uint32_t sysclockfreq = 0U;
 80018f8:	2000      	movs	r0, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 80018fa:	4602      	mov	r2, r0
 80018fc:	e7d7      	b.n	80018ae <HAL_RCC_GetSysClockFreq+0x46>
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80018fe:	68da      	ldr	r2, [r3, #12]
 8001900:	480c      	ldr	r0, [pc, #48]	; (8001934 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001902:	f3c2 2206 	ubfx	r2, r2, #8, #7
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001906:	fbb0 f0f1 	udiv	r0, r0, r1
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8001910:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001912:	4350      	muls	r0, r2
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001914:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8001916:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800191a:	bd10      	pop	{r4, pc}
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800191c:	68da      	ldr	r2, [r3, #12]
 800191e:	4804      	ldr	r0, [pc, #16]	; (8001930 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001920:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8001924:	e7ef      	b.n	8001906 <HAL_RCC_GetSysClockFreq+0x9e>
 8001926:	bf00      	nop
 8001928:	40021000 	.word	0x40021000
 800192c:	0800c91c 	.word	0x0800c91c
 8001930:	007a1200 	.word	0x007a1200
 8001934:	00f42400 	.word	0x00f42400

08001938 <HAL_RCC_OscConfig>:
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001938:	6803      	ldr	r3, [r0, #0]
{
 800193a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800193e:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001940:	06d8      	lsls	r0, r3, #27
 8001942:	d539      	bpl.n	80019b8 <HAL_RCC_OscConfig+0x80>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8001944:	4cab      	ldr	r4, [pc, #684]	; (8001bf4 <HAL_RCC_OscConfig+0x2bc>)
 8001946:	68a3      	ldr	r3, [r4, #8]
 8001948:	f013 0f0c 	tst.w	r3, #12
 800194c:	d162      	bne.n	8001a14 <HAL_RCC_OscConfig+0xdc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800194e:	6823      	ldr	r3, [r4, #0]
 8001950:	0799      	lsls	r1, r3, #30
 8001952:	d503      	bpl.n	800195c <HAL_RCC_OscConfig+0x24>
 8001954:	69ab      	ldr	r3, [r5, #24]
 8001956:	b90b      	cbnz	r3, 800195c <HAL_RCC_OscConfig+0x24>
      return HAL_ERROR;
 8001958:	2001      	movs	r0, #1
 800195a:	e07f      	b.n	8001a5c <HAL_RCC_OscConfig+0x124>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800195c:	6823      	ldr	r3, [r4, #0]
 800195e:	6a28      	ldr	r0, [r5, #32]
 8001960:	071a      	lsls	r2, r3, #28
 8001962:	bf56      	itet	pl
 8001964:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8001968:	6823      	ldrmi	r3, [r4, #0]
 800196a:	091b      	lsrpl	r3, r3, #4
 800196c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001970:	4283      	cmp	r3, r0
 8001972:	d23a      	bcs.n	80019ea <HAL_RCC_OscConfig+0xb2>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001974:	f7ff ff36 	bl	80017e4 <RCC_SetFlashLatencyFromMSIRange>
 8001978:	2800      	cmp	r0, #0
 800197a:	d1ed      	bne.n	8001958 <HAL_RCC_OscConfig+0x20>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800197c:	6823      	ldr	r3, [r4, #0]
 800197e:	f043 0308 	orr.w	r3, r3, #8
 8001982:	6023      	str	r3, [r4, #0]
 8001984:	6823      	ldr	r3, [r4, #0]
 8001986:	6a2a      	ldr	r2, [r5, #32]
 8001988:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800198c:	4313      	orrs	r3, r2
 800198e:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001990:	6863      	ldr	r3, [r4, #4]
 8001992:	69ea      	ldr	r2, [r5, #28]
 8001994:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001998:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800199c:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800199e:	f7ff ff63 	bl	8001868 <HAL_RCC_GetSysClockFreq>
 80019a2:	68a3      	ldr	r3, [r4, #8]
 80019a4:	4a94      	ldr	r2, [pc, #592]	; (8001bf8 <HAL_RCC_OscConfig+0x2c0>)
 80019a6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80019aa:	5cd3      	ldrb	r3, [r2, r3]
 80019ac:	40d8      	lsrs	r0, r3
 80019ae:	4b93      	ldr	r3, [pc, #588]	; (8001bfc <HAL_RCC_OscConfig+0x2c4>)
 80019b0:	6018      	str	r0, [r3, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 80019b2:	2000      	movs	r0, #0
 80019b4:	f7ff fa7c 	bl	8000eb0 <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019b8:	682b      	ldr	r3, [r5, #0]
 80019ba:	07d8      	lsls	r0, r3, #31
 80019bc:	d461      	bmi.n	8001a82 <HAL_RCC_OscConfig+0x14a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019be:	682b      	ldr	r3, [r5, #0]
 80019c0:	0799      	lsls	r1, r3, #30
 80019c2:	f100 80a9 	bmi.w	8001b18 <HAL_RCC_OscConfig+0x1e0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019c6:	682b      	ldr	r3, [r5, #0]
 80019c8:	071a      	lsls	r2, r3, #28
 80019ca:	f100 80e7 	bmi.w	8001b9c <HAL_RCC_OscConfig+0x264>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019ce:	682b      	ldr	r3, [r5, #0]
 80019d0:	075b      	lsls	r3, r3, #29
 80019d2:	f100 8115 	bmi.w	8001c00 <HAL_RCC_OscConfig+0x2c8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80019d6:	682b      	ldr	r3, [r5, #0]
 80019d8:	069a      	lsls	r2, r3, #26
 80019da:	f100 817c 	bmi.w	8001cd6 <HAL_RCC_OscConfig+0x39e>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80019de:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80019e0:	2a00      	cmp	r2, #0
 80019e2:	f040 81a3 	bne.w	8001d2c <HAL_RCC_OscConfig+0x3f4>
  return HAL_OK;
 80019e6:	2000      	movs	r0, #0
 80019e8:	e038      	b.n	8001a5c <HAL_RCC_OscConfig+0x124>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019ea:	6823      	ldr	r3, [r4, #0]
 80019ec:	f043 0308 	orr.w	r3, r3, #8
 80019f0:	6023      	str	r3, [r4, #0]
 80019f2:	6823      	ldr	r3, [r4, #0]
 80019f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80019f8:	4303      	orrs	r3, r0
 80019fa:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019fc:	6863      	ldr	r3, [r4, #4]
 80019fe:	69ea      	ldr	r2, [r5, #28]
 8001a00:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001a04:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001a08:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a0a:	f7ff feeb 	bl	80017e4 <RCC_SetFlashLatencyFromMSIRange>
 8001a0e:	2800      	cmp	r0, #0
 8001a10:	d0c5      	beq.n	800199e <HAL_RCC_OscConfig+0x66>
 8001a12:	e7a1      	b.n	8001958 <HAL_RCC_OscConfig+0x20>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a14:	69ab      	ldr	r3, [r5, #24]
 8001a16:	b323      	cbz	r3, 8001a62 <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_MSI_ENABLE();
 8001a18:	6823      	ldr	r3, [r4, #0]
 8001a1a:	f043 0301 	orr.w	r3, r3, #1
 8001a1e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001a20:	f7ff fa6e 	bl	8000f00 <HAL_GetTick>
 8001a24:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8001a26:	6823      	ldr	r3, [r4, #0]
 8001a28:	079b      	lsls	r3, r3, #30
 8001a2a:	d511      	bpl.n	8001a50 <HAL_RCC_OscConfig+0x118>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a2c:	6823      	ldr	r3, [r4, #0]
 8001a2e:	f043 0308 	orr.w	r3, r3, #8
 8001a32:	6023      	str	r3, [r4, #0]
 8001a34:	6823      	ldr	r3, [r4, #0]
 8001a36:	6a2a      	ldr	r2, [r5, #32]
 8001a38:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a40:	6863      	ldr	r3, [r4, #4]
 8001a42:	69ea      	ldr	r2, [r5, #28]
 8001a44:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001a48:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001a4c:	6063      	str	r3, [r4, #4]
 8001a4e:	e7b3      	b.n	80019b8 <HAL_RCC_OscConfig+0x80>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a50:	f7ff fa56 	bl	8000f00 <HAL_GetTick>
 8001a54:	1b80      	subs	r0, r0, r6
 8001a56:	2802      	cmp	r0, #2
 8001a58:	d9e5      	bls.n	8001a26 <HAL_RCC_OscConfig+0xee>
            return HAL_TIMEOUT;
 8001a5a:	2003      	movs	r0, #3
}
 8001a5c:	b002      	add	sp, #8
 8001a5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_MSI_DISABLE();
 8001a62:	6823      	ldr	r3, [r4, #0]
 8001a64:	f023 0301 	bic.w	r3, r3, #1
 8001a68:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001a6a:	f7ff fa49 	bl	8000f00 <HAL_GetTick>
 8001a6e:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8001a70:	6823      	ldr	r3, [r4, #0]
 8001a72:	079f      	lsls	r7, r3, #30
 8001a74:	d5a0      	bpl.n	80019b8 <HAL_RCC_OscConfig+0x80>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a76:	f7ff fa43 	bl	8000f00 <HAL_GetTick>
 8001a7a:	1b80      	subs	r0, r0, r6
 8001a7c:	2802      	cmp	r0, #2
 8001a7e:	d9f7      	bls.n	8001a70 <HAL_RCC_OscConfig+0x138>
 8001a80:	e7eb      	b.n	8001a5a <HAL_RCC_OscConfig+0x122>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 8001a82:	4c5c      	ldr	r4, [pc, #368]	; (8001bf4 <HAL_RCC_OscConfig+0x2bc>)
 8001a84:	68a3      	ldr	r3, [r4, #8]
 8001a86:	f003 030c 	and.w	r3, r3, #12
 8001a8a:	2b08      	cmp	r3, #8
 8001a8c:	d009      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x16a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a8e:	68a3      	ldr	r3, [r4, #8]
 8001a90:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 8001a94:	2b0c      	cmp	r3, #12
 8001a96:	d10b      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x178>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a98:	68e3      	ldr	r3, [r4, #12]
 8001a9a:	f003 0303 	and.w	r3, r3, #3
 8001a9e:	2b03      	cmp	r3, #3
 8001aa0:	d106      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x178>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aa2:	6823      	ldr	r3, [r4, #0]
 8001aa4:	039a      	lsls	r2, r3, #14
 8001aa6:	d58a      	bpl.n	80019be <HAL_RCC_OscConfig+0x86>
 8001aa8:	686b      	ldr	r3, [r5, #4]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d187      	bne.n	80019be <HAL_RCC_OscConfig+0x86>
 8001aae:	e753      	b.n	8001958 <HAL_RCC_OscConfig+0x20>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ab0:	686b      	ldr	r3, [r5, #4]
 8001ab2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ab6:	d110      	bne.n	8001ada <HAL_RCC_OscConfig+0x1a2>
 8001ab8:	6823      	ldr	r3, [r4, #0]
 8001aba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001abe:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001ac0:	f7ff fa1e 	bl	8000f00 <HAL_GetTick>
 8001ac4:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8001ac6:	6823      	ldr	r3, [r4, #0]
 8001ac8:	039b      	lsls	r3, r3, #14
 8001aca:	f53f af78 	bmi.w	80019be <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ace:	f7ff fa17 	bl	8000f00 <HAL_GetTick>
 8001ad2:	1b80      	subs	r0, r0, r6
 8001ad4:	2864      	cmp	r0, #100	; 0x64
 8001ad6:	d9f6      	bls.n	8001ac6 <HAL_RCC_OscConfig+0x18e>
 8001ad8:	e7bf      	b.n	8001a5a <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ada:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ade:	d104      	bne.n	8001aea <HAL_RCC_OscConfig+0x1b2>
 8001ae0:	6823      	ldr	r3, [r4, #0]
 8001ae2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ae6:	6023      	str	r3, [r4, #0]
 8001ae8:	e7e6      	b.n	8001ab8 <HAL_RCC_OscConfig+0x180>
 8001aea:	6822      	ldr	r2, [r4, #0]
 8001aec:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001af0:	6022      	str	r2, [r4, #0]
 8001af2:	6822      	ldr	r2, [r4, #0]
 8001af4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001af8:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d1e0      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x188>
        tickstart = HAL_GetTick();
 8001afe:	f7ff f9ff 	bl	8000f00 <HAL_GetTick>
 8001b02:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001b04:	6823      	ldr	r3, [r4, #0]
 8001b06:	039f      	lsls	r7, r3, #14
 8001b08:	f57f af59 	bpl.w	80019be <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b0c:	f7ff f9f8 	bl	8000f00 <HAL_GetTick>
 8001b10:	1b80      	subs	r0, r0, r6
 8001b12:	2864      	cmp	r0, #100	; 0x64
 8001b14:	d9f6      	bls.n	8001b04 <HAL_RCC_OscConfig+0x1cc>
 8001b16:	e7a0      	b.n	8001a5a <HAL_RCC_OscConfig+0x122>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8001b18:	4c36      	ldr	r4, [pc, #216]	; (8001bf4 <HAL_RCC_OscConfig+0x2bc>)
 8001b1a:	68a3      	ldr	r3, [r4, #8]
 8001b1c:	f003 030c 	and.w	r3, r3, #12
 8001b20:	2b04      	cmp	r3, #4
 8001b22:	d009      	beq.n	8001b38 <HAL_RCC_OscConfig+0x200>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001b24:	68a3      	ldr	r3, [r4, #8]
 8001b26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8001b2a:	2b0c      	cmp	r3, #12
 8001b2c:	d113      	bne.n	8001b56 <HAL_RCC_OscConfig+0x21e>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001b2e:	68e3      	ldr	r3, [r4, #12]
 8001b30:	f003 0303 	and.w	r3, r3, #3
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d10e      	bne.n	8001b56 <HAL_RCC_OscConfig+0x21e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b38:	6823      	ldr	r3, [r4, #0]
 8001b3a:	055e      	lsls	r6, r3, #21
 8001b3c:	d503      	bpl.n	8001b46 <HAL_RCC_OscConfig+0x20e>
 8001b3e:	68eb      	ldr	r3, [r5, #12]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	f43f af09 	beq.w	8001958 <HAL_RCC_OscConfig+0x20>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b46:	6863      	ldr	r3, [r4, #4]
 8001b48:	692a      	ldr	r2, [r5, #16]
 8001b4a:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8001b4e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001b52:	6063      	str	r3, [r4, #4]
 8001b54:	e737      	b.n	80019c6 <HAL_RCC_OscConfig+0x8e>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b56:	68eb      	ldr	r3, [r5, #12]
 8001b58:	b17b      	cbz	r3, 8001b7a <HAL_RCC_OscConfig+0x242>
        __HAL_RCC_HSI_ENABLE();
 8001b5a:	6823      	ldr	r3, [r4, #0]
 8001b5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b60:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001b62:	f7ff f9cd 	bl	8000f00 <HAL_GetTick>
 8001b66:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001b68:	6823      	ldr	r3, [r4, #0]
 8001b6a:	0558      	lsls	r0, r3, #21
 8001b6c:	d4eb      	bmi.n	8001b46 <HAL_RCC_OscConfig+0x20e>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b6e:	f7ff f9c7 	bl	8000f00 <HAL_GetTick>
 8001b72:	1b80      	subs	r0, r0, r6
 8001b74:	2802      	cmp	r0, #2
 8001b76:	d9f7      	bls.n	8001b68 <HAL_RCC_OscConfig+0x230>
 8001b78:	e76f      	b.n	8001a5a <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_HSI_DISABLE();
 8001b7a:	6823      	ldr	r3, [r4, #0]
 8001b7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b80:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001b82:	f7ff f9bd 	bl	8000f00 <HAL_GetTick>
 8001b86:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8001b88:	6823      	ldr	r3, [r4, #0]
 8001b8a:	0559      	lsls	r1, r3, #21
 8001b8c:	f57f af1b 	bpl.w	80019c6 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b90:	f7ff f9b6 	bl	8000f00 <HAL_GetTick>
 8001b94:	1b80      	subs	r0, r0, r6
 8001b96:	2802      	cmp	r0, #2
 8001b98:	d9f6      	bls.n	8001b88 <HAL_RCC_OscConfig+0x250>
 8001b9a:	e75e      	b.n	8001a5a <HAL_RCC_OscConfig+0x122>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b9c:	696b      	ldr	r3, [r5, #20]
 8001b9e:	4c15      	ldr	r4, [pc, #84]	; (8001bf4 <HAL_RCC_OscConfig+0x2bc>)
 8001ba0:	b19b      	cbz	r3, 8001bca <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_ENABLE();
 8001ba2:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001ba6:	f043 0301 	orr.w	r3, r3, #1
 8001baa:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001bae:	f7ff f9a7 	bl	8000f00 <HAL_GetTick>
 8001bb2:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8001bb4:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001bb8:	079f      	lsls	r7, r3, #30
 8001bba:	f53f af08 	bmi.w	80019ce <HAL_RCC_OscConfig+0x96>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bbe:	f7ff f99f 	bl	8000f00 <HAL_GetTick>
 8001bc2:	1b80      	subs	r0, r0, r6
 8001bc4:	2802      	cmp	r0, #2
 8001bc6:	d9f5      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x27c>
 8001bc8:	e747      	b.n	8001a5a <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_LSI_DISABLE();
 8001bca:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001bce:	f023 0301 	bic.w	r3, r3, #1
 8001bd2:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001bd6:	f7ff f993 	bl	8000f00 <HAL_GetTick>
 8001bda:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8001bdc:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001be0:	0798      	lsls	r0, r3, #30
 8001be2:	f57f aef4 	bpl.w	80019ce <HAL_RCC_OscConfig+0x96>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001be6:	f7ff f98b 	bl	8000f00 <HAL_GetTick>
 8001bea:	1b80      	subs	r0, r0, r6
 8001bec:	2802      	cmp	r0, #2
 8001bee:	d9f5      	bls.n	8001bdc <HAL_RCC_OscConfig+0x2a4>
 8001bf0:	e733      	b.n	8001a5a <HAL_RCC_OscConfig+0x122>
 8001bf2:	bf00      	nop
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	0800c904 	.word	0x0800c904
 8001bfc:	20000000 	.word	0x20000000
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001c00:	4c79      	ldr	r4, [pc, #484]	; (8001de8 <HAL_RCC_OscConfig+0x4b0>)
 8001c02:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001c04:	00d9      	lsls	r1, r3, #3
 8001c06:	d427      	bmi.n	8001c58 <HAL_RCC_OscConfig+0x320>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c08:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001c0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c0e:	65a3      	str	r3, [r4, #88]	; 0x58
 8001c10:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c16:	9301      	str	r3, [sp, #4]
 8001c18:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001c1a:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c1c:	4e73      	ldr	r6, [pc, #460]	; (8001dec <HAL_RCC_OscConfig+0x4b4>)
 8001c1e:	6833      	ldr	r3, [r6, #0]
 8001c20:	05da      	lsls	r2, r3, #23
 8001c22:	d51b      	bpl.n	8001c5c <HAL_RCC_OscConfig+0x324>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c24:	68ab      	ldr	r3, [r5, #8]
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d129      	bne.n	8001c7e <HAL_RCC_OscConfig+0x346>
 8001c2a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001c2e:	f043 0301 	orr.w	r3, r3, #1
 8001c32:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8001c36:	f7ff f963 	bl	8000f00 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c3a:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001c3e:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8001c40:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001c44:	0798      	lsls	r0, r3, #30
 8001c46:	d540      	bpl.n	8001cca <HAL_RCC_OscConfig+0x392>
    if(pwrclkchanged == SET)
 8001c48:	2f00      	cmp	r7, #0
 8001c4a:	f43f aec4 	beq.w	80019d6 <HAL_RCC_OscConfig+0x9e>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001c50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c54:	65a3      	str	r3, [r4, #88]	; 0x58
 8001c56:	e6be      	b.n	80019d6 <HAL_RCC_OscConfig+0x9e>
    FlagStatus       pwrclkchanged = RESET;
 8001c58:	2700      	movs	r7, #0
 8001c5a:	e7df      	b.n	8001c1c <HAL_RCC_OscConfig+0x2e4>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c5c:	6833      	ldr	r3, [r6, #0]
 8001c5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c62:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001c64:	f7ff f94c 	bl	8000f00 <HAL_GetTick>
 8001c68:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c6a:	6833      	ldr	r3, [r6, #0]
 8001c6c:	05db      	lsls	r3, r3, #23
 8001c6e:	d4d9      	bmi.n	8001c24 <HAL_RCC_OscConfig+0x2ec>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c70:	f7ff f946 	bl	8000f00 <HAL_GetTick>
 8001c74:	eba0 0008 	sub.w	r0, r0, r8
 8001c78:	2802      	cmp	r0, #2
 8001c7a:	d9f6      	bls.n	8001c6a <HAL_RCC_OscConfig+0x332>
 8001c7c:	e6ed      	b.n	8001a5a <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c7e:	2b05      	cmp	r3, #5
 8001c80:	d106      	bne.n	8001c90 <HAL_RCC_OscConfig+0x358>
 8001c82:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001c86:	f043 0304 	orr.w	r3, r3, #4
 8001c8a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8001c8e:	e7cc      	b.n	8001c2a <HAL_RCC_OscConfig+0x2f2>
 8001c90:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001c94:	f022 0201 	bic.w	r2, r2, #1
 8001c98:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8001c9c:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001ca0:	f022 0204 	bic.w	r2, r2, #4
 8001ca4:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d1c4      	bne.n	8001c36 <HAL_RCC_OscConfig+0x2fe>
      tickstart = HAL_GetTick();
 8001cac:	f7ff f928 	bl	8000f00 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cb0:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001cb4:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8001cb6:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001cba:	0799      	lsls	r1, r3, #30
 8001cbc:	d5c4      	bpl.n	8001c48 <HAL_RCC_OscConfig+0x310>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cbe:	f7ff f91f 	bl	8000f00 <HAL_GetTick>
 8001cc2:	1b80      	subs	r0, r0, r6
 8001cc4:	4540      	cmp	r0, r8
 8001cc6:	d9f6      	bls.n	8001cb6 <HAL_RCC_OscConfig+0x37e>
 8001cc8:	e6c7      	b.n	8001a5a <HAL_RCC_OscConfig+0x122>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cca:	f7ff f919 	bl	8000f00 <HAL_GetTick>
 8001cce:	1b80      	subs	r0, r0, r6
 8001cd0:	4540      	cmp	r0, r8
 8001cd2:	d9b5      	bls.n	8001c40 <HAL_RCC_OscConfig+0x308>
 8001cd4:	e6c1      	b.n	8001a5a <HAL_RCC_OscConfig+0x122>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001cd6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001cd8:	4c43      	ldr	r4, [pc, #268]	; (8001de8 <HAL_RCC_OscConfig+0x4b0>)
 8001cda:	b19b      	cbz	r3, 8001d04 <HAL_RCC_OscConfig+0x3cc>
      __HAL_RCC_HSI48_ENABLE();
 8001cdc:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8001ce8:	f7ff f90a 	bl	8000f00 <HAL_GetTick>
 8001cec:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == RESET)
 8001cee:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8001cf2:	079b      	lsls	r3, r3, #30
 8001cf4:	f53f ae73 	bmi.w	80019de <HAL_RCC_OscConfig+0xa6>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001cf8:	f7ff f902 	bl	8000f00 <HAL_GetTick>
 8001cfc:	1b80      	subs	r0, r0, r6
 8001cfe:	2802      	cmp	r0, #2
 8001d00:	d9f5      	bls.n	8001cee <HAL_RCC_OscConfig+0x3b6>
 8001d02:	e6aa      	b.n	8001a5a <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSI48_DISABLE();
 8001d04:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8001d08:	f023 0301 	bic.w	r3, r3, #1
 8001d0c:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8001d10:	f7ff f8f6 	bl	8000f00 <HAL_GetTick>
 8001d14:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != RESET)
 8001d16:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8001d1a:	079f      	lsls	r7, r3, #30
 8001d1c:	f57f ae5f 	bpl.w	80019de <HAL_RCC_OscConfig+0xa6>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d20:	f7ff f8ee 	bl	8000f00 <HAL_GetTick>
 8001d24:	1b80      	subs	r0, r0, r6
 8001d26:	2802      	cmp	r0, #2
 8001d28:	d9f5      	bls.n	8001d16 <HAL_RCC_OscConfig+0x3de>
 8001d2a:	e696      	b.n	8001a5a <HAL_RCC_OscConfig+0x122>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d2c:	4c2e      	ldr	r4, [pc, #184]	; (8001de8 <HAL_RCC_OscConfig+0x4b0>)
 8001d2e:	68a3      	ldr	r3, [r4, #8]
 8001d30:	f003 030c 	and.w	r3, r3, #12
 8001d34:	2b0c      	cmp	r3, #12
 8001d36:	f43f ae0f 	beq.w	8001958 <HAL_RCC_OscConfig+0x20>
        __HAL_RCC_PLL_DISABLE();
 8001d3a:	6823      	ldr	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d3c:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001d3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d42:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d44:	d136      	bne.n	8001db4 <HAL_RCC_OscConfig+0x47c>
        tickstart = HAL_GetTick();
 8001d46:	f7ff f8db 	bl	8000f00 <HAL_GetTick>
 8001d4a:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001d4c:	6823      	ldr	r3, [r4, #0]
 8001d4e:	0198      	lsls	r0, r3, #6
 8001d50:	d42a      	bmi.n	8001da8 <HAL_RCC_OscConfig+0x470>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d52:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8001d54:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001d56:	06db      	lsls	r3, r3, #27
 8001d58:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001d5c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001d62:	3a01      	subs	r2, #1
 8001d64:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001d68:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8001d6a:	0852      	lsrs	r2, r2, #1
 8001d6c:	3a01      	subs	r2, #1
 8001d6e:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8001d72:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8001d74:	0852      	lsrs	r2, r2, #1
 8001d76:	3a01      	subs	r2, #1
 8001d78:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8001d7c:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8001d7e:	6823      	ldr	r3, [r4, #0]
 8001d80:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d84:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d86:	68e3      	ldr	r3, [r4, #12]
 8001d88:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d8c:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001d8e:	f7ff f8b7 	bl	8000f00 <HAL_GetTick>
 8001d92:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8001d94:	6823      	ldr	r3, [r4, #0]
 8001d96:	0199      	lsls	r1, r3, #6
 8001d98:	f53f ae25 	bmi.w	80019e6 <HAL_RCC_OscConfig+0xae>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d9c:	f7ff f8b0 	bl	8000f00 <HAL_GetTick>
 8001da0:	1b40      	subs	r0, r0, r5
 8001da2:	2802      	cmp	r0, #2
 8001da4:	d9f6      	bls.n	8001d94 <HAL_RCC_OscConfig+0x45c>
 8001da6:	e658      	b.n	8001a5a <HAL_RCC_OscConfig+0x122>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001da8:	f7ff f8aa 	bl	8000f00 <HAL_GetTick>
 8001dac:	1b80      	subs	r0, r0, r6
 8001dae:	2802      	cmp	r0, #2
 8001db0:	d9cc      	bls.n	8001d4c <HAL_RCC_OscConfig+0x414>
 8001db2:	e652      	b.n	8001a5a <HAL_RCC_OscConfig+0x122>
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8001db4:	6823      	ldr	r3, [r4, #0]
 8001db6:	011a      	lsls	r2, r3, #4
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001db8:	bf5e      	ittt	pl
 8001dba:	68e3      	ldrpl	r3, [r4, #12]
 8001dbc:	f023 0303 	bicpl.w	r3, r3, #3
 8001dc0:	60e3      	strpl	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001dc2:	68e3      	ldr	r3, [r4, #12]
 8001dc4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001dc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dcc:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001dce:	f7ff f897 	bl	8000f00 <HAL_GetTick>
 8001dd2:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001dd4:	6823      	ldr	r3, [r4, #0]
 8001dd6:	019b      	lsls	r3, r3, #6
 8001dd8:	f57f ae05 	bpl.w	80019e6 <HAL_RCC_OscConfig+0xae>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ddc:	f7ff f890 	bl	8000f00 <HAL_GetTick>
 8001de0:	1b40      	subs	r0, r0, r5
 8001de2:	2802      	cmp	r0, #2
 8001de4:	d9f6      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x49c>
 8001de6:	e638      	b.n	8001a5a <HAL_RCC_OscConfig+0x122>
 8001de8:	40021000 	.word	0x40021000
 8001dec:	40007000 	.word	0x40007000

08001df0 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001df0:	4a56      	ldr	r2, [pc, #344]	; (8001f4c <HAL_RCC_ClockConfig+0x15c>)
 8001df2:	6813      	ldr	r3, [r2, #0]
 8001df4:	f003 0307 	and.w	r3, r3, #7
 8001df8:	428b      	cmp	r3, r1
{
 8001dfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001dfe:	4605      	mov	r5, r0
 8001e00:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001e02:	d32b      	bcc.n	8001e5c <HAL_RCC_ClockConfig+0x6c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e04:	682b      	ldr	r3, [r5, #0]
 8001e06:	07d9      	lsls	r1, r3, #31
 8001e08:	d435      	bmi.n	8001e76 <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e0a:	6829      	ldr	r1, [r5, #0]
 8001e0c:	078a      	lsls	r2, r1, #30
 8001e0e:	f100 8083 	bmi.w	8001f18 <HAL_RCC_ClockConfig+0x128>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001e12:	4a4e      	ldr	r2, [pc, #312]	; (8001f4c <HAL_RCC_ClockConfig+0x15c>)
 8001e14:	6813      	ldr	r3, [r2, #0]
 8001e16:	f003 0307 	and.w	r3, r3, #7
 8001e1a:	429e      	cmp	r6, r3
 8001e1c:	f0c0 8084 	bcc.w	8001f28 <HAL_RCC_ClockConfig+0x138>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e20:	f011 0f04 	tst.w	r1, #4
 8001e24:	4c4a      	ldr	r4, [pc, #296]	; (8001f50 <HAL_RCC_ClockConfig+0x160>)
 8001e26:	f040 808a 	bne.w	8001f3e <HAL_RCC_ClockConfig+0x14e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e2a:	070b      	lsls	r3, r1, #28
 8001e2c:	d506      	bpl.n	8001e3c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e2e:	68a3      	ldr	r3, [r4, #8]
 8001e30:	692a      	ldr	r2, [r5, #16]
 8001e32:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001e36:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001e3a:	60a3      	str	r3, [r4, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e3c:	f7ff fd14 	bl	8001868 <HAL_RCC_GetSysClockFreq>
 8001e40:	68a3      	ldr	r3, [r4, #8]
 8001e42:	4a44      	ldr	r2, [pc, #272]	; (8001f54 <HAL_RCC_ClockConfig+0x164>)
 8001e44:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001e48:	5cd3      	ldrb	r3, [r2, r3]
 8001e4a:	40d8      	lsrs	r0, r3
 8001e4c:	4b42      	ldr	r3, [pc, #264]	; (8001f58 <HAL_RCC_ClockConfig+0x168>)
 8001e4e:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001e50:	2000      	movs	r0, #0
 8001e52:	f7ff f82d 	bl	8000eb0 <HAL_InitTick>
  return HAL_OK;
 8001e56:	2000      	movs	r0, #0
}
 8001e58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e5c:	6813      	ldr	r3, [r2, #0]
 8001e5e:	f023 0307 	bic.w	r3, r3, #7
 8001e62:	430b      	orrs	r3, r1
 8001e64:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e66:	6813      	ldr	r3, [r2, #0]
 8001e68:	f003 0307 	and.w	r3, r3, #7
 8001e6c:	4299      	cmp	r1, r3
 8001e6e:	d0c9      	beq.n	8001e04 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001e70:	2001      	movs	r0, #1
 8001e72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e76:	686a      	ldr	r2, [r5, #4]
 8001e78:	4c35      	ldr	r4, [pc, #212]	; (8001f50 <HAL_RCC_ClockConfig+0x160>)
 8001e7a:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8001e7c:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e7e:	d11c      	bne.n	8001eba <HAL_RCC_ClockConfig+0xca>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8001e80:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001e84:	d0f4      	beq.n	8001e70 <HAL_RCC_ClockConfig+0x80>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e86:	68a3      	ldr	r3, [r4, #8]
 8001e88:	f023 0303 	bic.w	r3, r3, #3
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	60a3      	str	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8001e90:	f7ff f836 	bl	8000f00 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e94:	686b      	ldr	r3, [r5, #4]
 8001e96:	2b03      	cmp	r3, #3
    tickstart = HAL_GetTick();
 8001e98:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e9a:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e9e:	d118      	bne.n	8001ed2 <HAL_RCC_ClockConfig+0xe2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ea0:	68a3      	ldr	r3, [r4, #8]
 8001ea2:	f003 030c 	and.w	r3, r3, #12
 8001ea6:	2b0c      	cmp	r3, #12
 8001ea8:	d0af      	beq.n	8001e0a <HAL_RCC_ClockConfig+0x1a>
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001eaa:	f7ff f829 	bl	8000f00 <HAL_GetTick>
 8001eae:	1bc0      	subs	r0, r0, r7
 8001eb0:	4540      	cmp	r0, r8
 8001eb2:	d9f5      	bls.n	8001ea0 <HAL_RCC_ClockConfig+0xb0>
          return HAL_TIMEOUT;
 8001eb4:	2003      	movs	r0, #3
 8001eb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eba:	2a02      	cmp	r2, #2
 8001ebc:	d102      	bne.n	8001ec4 <HAL_RCC_ClockConfig+0xd4>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8001ebe:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001ec2:	e7df      	b.n	8001e84 <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001ec4:	b912      	cbnz	r2, 8001ecc <HAL_RCC_ClockConfig+0xdc>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8001ec6:	f013 0f02 	tst.w	r3, #2
 8001eca:	e7db      	b.n	8001e84 <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001ecc:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001ed0:	e7d8      	b.n	8001e84 <HAL_RCC_ClockConfig+0x94>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d10a      	bne.n	8001eec <HAL_RCC_ClockConfig+0xfc>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8001ed6:	68a3      	ldr	r3, [r4, #8]
 8001ed8:	f003 030c 	and.w	r3, r3, #12
 8001edc:	2b08      	cmp	r3, #8
 8001ede:	d094      	beq.n	8001e0a <HAL_RCC_ClockConfig+0x1a>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ee0:	f7ff f80e 	bl	8000f00 <HAL_GetTick>
 8001ee4:	1bc0      	subs	r0, r0, r7
 8001ee6:	4540      	cmp	r0, r8
 8001ee8:	d9f5      	bls.n	8001ed6 <HAL_RCC_ClockConfig+0xe6>
 8001eea:	e7e3      	b.n	8001eb4 <HAL_RCC_ClockConfig+0xc4>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001eec:	b973      	cbnz	r3, 8001f0c <HAL_RCC_ClockConfig+0x11c>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8001eee:	68a3      	ldr	r3, [r4, #8]
 8001ef0:	f013 0f0c 	tst.w	r3, #12
 8001ef4:	d089      	beq.n	8001e0a <HAL_RCC_ClockConfig+0x1a>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ef6:	f7ff f803 	bl	8000f00 <HAL_GetTick>
 8001efa:	1bc0      	subs	r0, r0, r7
 8001efc:	4540      	cmp	r0, r8
 8001efe:	d9f6      	bls.n	8001eee <HAL_RCC_ClockConfig+0xfe>
 8001f00:	e7d8      	b.n	8001eb4 <HAL_RCC_ClockConfig+0xc4>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f02:	f7fe fffd 	bl	8000f00 <HAL_GetTick>
 8001f06:	1bc0      	subs	r0, r0, r7
 8001f08:	4540      	cmp	r0, r8
 8001f0a:	d8d3      	bhi.n	8001eb4 <HAL_RCC_ClockConfig+0xc4>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8001f0c:	68a3      	ldr	r3, [r4, #8]
 8001f0e:	f003 030c 	and.w	r3, r3, #12
 8001f12:	2b04      	cmp	r3, #4
 8001f14:	d1f5      	bne.n	8001f02 <HAL_RCC_ClockConfig+0x112>
 8001f16:	e778      	b.n	8001e0a <HAL_RCC_ClockConfig+0x1a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f18:	4a0d      	ldr	r2, [pc, #52]	; (8001f50 <HAL_RCC_ClockConfig+0x160>)
 8001f1a:	68a8      	ldr	r0, [r5, #8]
 8001f1c:	6893      	ldr	r3, [r2, #8]
 8001f1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001f22:	4303      	orrs	r3, r0
 8001f24:	6093      	str	r3, [r2, #8]
 8001f26:	e774      	b.n	8001e12 <HAL_RCC_ClockConfig+0x22>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f28:	6813      	ldr	r3, [r2, #0]
 8001f2a:	f023 0307 	bic.w	r3, r3, #7
 8001f2e:	4333      	orrs	r3, r6
 8001f30:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f32:	6813      	ldr	r3, [r2, #0]
 8001f34:	f003 0307 	and.w	r3, r3, #7
 8001f38:	429e      	cmp	r6, r3
 8001f3a:	d199      	bne.n	8001e70 <HAL_RCC_ClockConfig+0x80>
 8001f3c:	e770      	b.n	8001e20 <HAL_RCC_ClockConfig+0x30>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f3e:	68a3      	ldr	r3, [r4, #8]
 8001f40:	68ea      	ldr	r2, [r5, #12]
 8001f42:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001f46:	4313      	orrs	r3, r2
 8001f48:	60a3      	str	r3, [r4, #8]
 8001f4a:	e76e      	b.n	8001e2a <HAL_RCC_ClockConfig+0x3a>
 8001f4c:	40022000 	.word	0x40022000
 8001f50:	40021000 	.word	0x40021000
 8001f54:	0800c904 	.word	0x0800c904
 8001f58:	20000000 	.word	0x20000000

08001f5c <HAL_RCC_GetHCLKFreq>:
}
 8001f5c:	4b01      	ldr	r3, [pc, #4]	; (8001f64 <HAL_RCC_GetHCLKFreq+0x8>)
 8001f5e:	6818      	ldr	r0, [r3, #0]
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	20000000 	.word	0x20000000

08001f68 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f68:	4b04      	ldr	r3, [pc, #16]	; (8001f7c <HAL_RCC_GetPCLK1Freq+0x14>)
 8001f6a:	4a05      	ldr	r2, [pc, #20]	; (8001f80 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001f72:	5cd3      	ldrb	r3, [r2, r3]
 8001f74:	4a03      	ldr	r2, [pc, #12]	; (8001f84 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001f76:	6810      	ldr	r0, [r2, #0]
}
 8001f78:	40d8      	lsrs	r0, r3
 8001f7a:	4770      	bx	lr
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	0800c914 	.word	0x0800c914
 8001f84:	20000000 	.word	0x20000000

08001f88 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f88:	4b04      	ldr	r3, [pc, #16]	; (8001f9c <HAL_RCC_GetPCLK2Freq+0x14>)
 8001f8a:	4a05      	ldr	r2, [pc, #20]	; (8001fa0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001f92:	5cd3      	ldrb	r3, [r2, r3]
 8001f94:	4a03      	ldr	r2, [pc, #12]	; (8001fa4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001f96:	6810      	ldr	r0, [r2, #0]
}
 8001f98:	40d8      	lsrs	r0, r3
 8001f9a:	4770      	bx	lr
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	0800c914 	.word	0x0800c914
 8001fa4:	20000000 	.word	0x20000000

08001fa8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8001fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001faa:	4b44      	ldr	r3, [pc, #272]	; (80020bc <RCCEx_PLLSAI1_Config+0x114>)
 8001fac:	68da      	ldr	r2, [r3, #12]
 8001fae:	f012 0f03 	tst.w	r2, #3
{
 8001fb2:	4605      	mov	r5, r0
 8001fb4:	460e      	mov	r6, r1
 8001fb6:	461c      	mov	r4, r3
 8001fb8:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001fba:	d039      	beq.n	8002030 <RCCEx_PLLSAI1_Config+0x88>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001fbc:	68da      	ldr	r2, [r3, #12]
 8001fbe:	f002 0203 	and.w	r2, r2, #3
 8001fc2:	4282      	cmp	r2, r0
 8001fc4:	d14b      	bne.n	800205e <RCCEx_PLLSAI1_Config+0xb6>
       ||
 8001fc6:	2a00      	cmp	r2, #0
 8001fc8:	d049      	beq.n	800205e <RCCEx_PLLSAI1_Config+0xb6>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001fca:	68db      	ldr	r3, [r3, #12]
       ||
 8001fcc:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001fce:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001fd2:	3301      	adds	r3, #1
       ||
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d142      	bne.n	800205e <RCCEx_PLLSAI1_Config+0xb6>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8001fd8:	6823      	ldr	r3, [r4, #0]
 8001fda:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001fde:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fe0:	f7fe ff8e 	bl	8000f00 <HAL_GetTick>
 8001fe4:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8001fe6:	6823      	ldr	r3, [r4, #0]
 8001fe8:	011a      	lsls	r2, r3, #4
 8001fea:	d441      	bmi.n	8002070 <RCCEx_PLLSAI1_Config+0xc8>
 8001fec:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001fee:	2e00      	cmp	r6, #0
 8001ff0:	d045      	beq.n	800207e <RCCEx_PLLSAI1_Config+0xd6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8001ff2:	2e01      	cmp	r6, #1
 8001ff4:	d14f      	bne.n	8002096 <RCCEx_PLLSAI1_Config+0xee>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001ff6:	6922      	ldr	r2, [r4, #16]
 8001ff8:	6928      	ldr	r0, [r5, #16]
 8001ffa:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001ffe:	0840      	lsrs	r0, r0, #1
 8002000:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8002004:	3801      	subs	r0, #1
 8002006:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 800200a:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 800200e:	6122      	str	r2, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002010:	6823      	ldr	r3, [r4, #0]
 8002012:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002016:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002018:	f7fe ff72 	bl	8000f00 <HAL_GetTick>
 800201c:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 800201e:	6823      	ldr	r3, [r4, #0]
 8002020:	011b      	lsls	r3, r3, #4
 8002022:	d545      	bpl.n	80020b0 <RCCEx_PLLSAI1_Config+0x108>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002024:	6923      	ldr	r3, [r4, #16]
 8002026:	69aa      	ldr	r2, [r5, #24]
 8002028:	4313      	orrs	r3, r2
 800202a:	6123      	str	r3, [r4, #16]
 800202c:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 800202e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 8002030:	2802      	cmp	r0, #2
 8002032:	d010      	beq.n	8002056 <RCCEx_PLLSAI1_Config+0xae>
 8002034:	2803      	cmp	r0, #3
 8002036:	d014      	beq.n	8002062 <RCCEx_PLLSAI1_Config+0xba>
 8002038:	2801      	cmp	r0, #1
 800203a:	d110      	bne.n	800205e <RCCEx_PLLSAI1_Config+0xb6>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	079f      	lsls	r7, r3, #30
 8002040:	d5f5      	bpl.n	800202e <RCCEx_PLLSAI1_Config+0x86>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002042:	68e3      	ldr	r3, [r4, #12]
 8002044:	686a      	ldr	r2, [r5, #4]
 8002046:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 800204a:	3a01      	subs	r2, #1
 800204c:	4318      	orrs	r0, r3
 800204e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002052:	60e0      	str	r0, [r4, #12]
 8002054:	e7c0      	b.n	8001fd8 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f413 6f80 	tst.w	r3, #1024	; 0x400
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800205c:	d1f1      	bne.n	8002042 <RCCEx_PLLSAI1_Config+0x9a>
 800205e:	2001      	movs	r0, #1
 8002060:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	0391      	lsls	r1, r2, #14
 8002066:	d4ec      	bmi.n	8002042 <RCCEx_PLLSAI1_Config+0x9a>
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800206e:	e7f5      	b.n	800205c <RCCEx_PLLSAI1_Config+0xb4>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002070:	f7fe ff46 	bl	8000f00 <HAL_GetTick>
 8002074:	1bc0      	subs	r0, r0, r7
 8002076:	2802      	cmp	r0, #2
 8002078:	d9b5      	bls.n	8001fe6 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 800207a:	2003      	movs	r0, #3
 800207c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800207e:	6922      	ldr	r2, [r4, #16]
 8002080:	68e9      	ldr	r1, [r5, #12]
 8002082:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000
 8002086:	06c9      	lsls	r1, r1, #27
 8002088:	ea41 2307 	orr.w	r3, r1, r7, lsl #8
 800208c:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8002090:	4313      	orrs	r3, r2
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002092:	6123      	str	r3, [r4, #16]
 8002094:	e7bc      	b.n	8002010 <RCCEx_PLLSAI1_Config+0x68>
 8002096:	6923      	ldr	r3, [r4, #16]
 8002098:	6968      	ldr	r0, [r5, #20]
 800209a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800209e:	0840      	lsrs	r0, r0, #1
 80020a0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80020a4:	3801      	subs	r0, #1
 80020a6:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 80020aa:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 80020ae:	e7f0      	b.n	8002092 <RCCEx_PLLSAI1_Config+0xea>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80020b0:	f7fe ff26 	bl	8000f00 <HAL_GetTick>
 80020b4:	1b80      	subs	r0, r0, r6
 80020b6:	2802      	cmp	r0, #2
 80020b8:	d9b1      	bls.n	800201e <RCCEx_PLLSAI1_Config+0x76>
 80020ba:	e7de      	b.n	800207a <RCCEx_PLLSAI1_Config+0xd2>
 80020bc:	40021000 	.word	0x40021000

080020c0 <HAL_RCCEx_PeriphCLKConfig>:
{
 80020c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80020c4:	6805      	ldr	r5, [r0, #0]
 80020c6:	f415 6500 	ands.w	r5, r5, #2048	; 0x800
{
 80020ca:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80020cc:	d00e      	beq.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0x2c>
    switch(PeriphClkInit->Sai1ClockSelection)
 80020ce:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80020d0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80020d4:	d05b      	beq.n	800218e <HAL_RCCEx_PeriphCLKConfig+0xce>
 80020d6:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 80020da:	d05d      	beq.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 80020dc:	2900      	cmp	r1, #0
 80020de:	d166      	bne.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0xee>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80020e0:	3004      	adds	r0, #4
 80020e2:	f7ff ff61 	bl	8001fa8 <RCCEx_PLLSAI1_Config>
    if(ret == HAL_OK)
 80020e6:	4605      	mov	r5, r0
 80020e8:	2800      	cmp	r0, #0
 80020ea:	d055      	beq.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80020ec:	6823      	ldr	r3, [r4, #0]
 80020ee:	039e      	lsls	r6, r3, #14
 80020f0:	d56d      	bpl.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020f2:	4e92      	ldr	r6, [pc, #584]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80020f4:	6db3      	ldr	r3, [r6, #88]	; 0x58
 80020f6:	00d8      	lsls	r0, r3, #3
 80020f8:	d45b      	bmi.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0xf2>
      __HAL_RCC_PWR_CLK_ENABLE();
 80020fa:	6db3      	ldr	r3, [r6, #88]	; 0x58
 80020fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002100:	65b3      	str	r3, [r6, #88]	; 0x58
 8002102:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8002104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002108:	9301      	str	r3, [sp, #4]
 800210a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800210c:	2701      	movs	r7, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800210e:	f8df 8230 	ldr.w	r8, [pc, #560]	; 8002340 <HAL_RCCEx_PeriphCLKConfig+0x280>
 8002112:	f8d8 3000 	ldr.w	r3, [r8]
 8002116:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800211a:	f8c8 3000 	str.w	r3, [r8]
    tickstart = HAL_GetTick();
 800211e:	f7fe feef 	bl	8000f00 <HAL_GetTick>
 8002122:	4681      	mov	r9, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002124:	f8d8 3000 	ldr.w	r3, [r8]
 8002128:	05d9      	lsls	r1, r3, #23
 800212a:	d544      	bpl.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    if(ret == HAL_OK)
 800212c:	2d00      	cmp	r5, #0
 800212e:	d149      	bne.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x104>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002130:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002134:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002138:	d014      	beq.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800213a:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800213c:	4293      	cmp	r3, r2
 800213e:	d011      	beq.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0xa4>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002140:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8002144:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8002148:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800214c:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002150:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002154:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002158:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800215c:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8002160:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002164:	07da      	lsls	r2, r3, #31
 8002166:	d509      	bpl.n	800217c <HAL_RCCEx_PeriphCLKConfig+0xbc>
        tickstart = HAL_GetTick();
 8002168:	f7fe feca 	bl	8000f00 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800216c:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002170:	4680      	mov	r8, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8002172:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8002176:	079b      	lsls	r3, r3, #30
 8002178:	f140 80c2 	bpl.w	8002300 <HAL_RCCEx_PeriphCLKConfig+0x240>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800217c:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8002180:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002182:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002186:	4313      	orrs	r3, r2
 8002188:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
 800218c:	e01a      	b.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x104>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800218e:	4a6b      	ldr	r2, [pc, #428]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002190:	68d3      	ldr	r3, [r2, #12]
 8002192:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002196:	60d3      	str	r3, [r2, #12]
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002198:	4a68      	ldr	r2, [pc, #416]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800219a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800219c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80021a0:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80021a4:	430b      	orrs	r3, r1
 80021a6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80021aa:	2500      	movs	r5, #0
 80021ac:	e79e      	b.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0x2c>
      ret = HAL_ERROR;
 80021ae:	2501      	movs	r5, #1
 80021b0:	e79c      	b.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 80021b2:	2700      	movs	r7, #0
 80021b4:	e7ab      	b.n	800210e <HAL_RCCEx_PeriphCLKConfig+0x4e>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021b6:	f7fe fea3 	bl	8000f00 <HAL_GetTick>
 80021ba:	eba0 0009 	sub.w	r0, r0, r9
 80021be:	2802      	cmp	r0, #2
 80021c0:	d9b0      	bls.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x64>
        ret = HAL_TIMEOUT;
 80021c2:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 80021c4:	b11f      	cbz	r7, 80021ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
      __HAL_RCC_PWR_CLK_DISABLE();
 80021c6:	6db3      	ldr	r3, [r6, #88]	; 0x58
 80021c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021cc:	65b3      	str	r3, [r6, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021ce:	6823      	ldr	r3, [r4, #0]
 80021d0:	07df      	lsls	r7, r3, #31
 80021d2:	d508      	bpl.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x126>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80021d4:	4959      	ldr	r1, [pc, #356]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80021d6:	6a20      	ldr	r0, [r4, #32]
 80021d8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80021dc:	f022 0203 	bic.w	r2, r2, #3
 80021e0:	4302      	orrs	r2, r0
 80021e2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80021e6:	079e      	lsls	r6, r3, #30
 80021e8:	d508      	bpl.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021ea:	4954      	ldr	r1, [pc, #336]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80021ec:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80021ee:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80021f2:	f022 020c 	bic.w	r2, r2, #12
 80021f6:	4302      	orrs	r2, r0
 80021f8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80021fc:	0698      	lsls	r0, r3, #26
 80021fe:	d508      	bpl.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x152>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002200:	494e      	ldr	r1, [pc, #312]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002202:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002204:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002208:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800220c:	4302      	orrs	r2, r0
 800220e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002212:	0599      	lsls	r1, r3, #22
 8002214:	d508      	bpl.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x168>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002216:	4949      	ldr	r1, [pc, #292]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002218:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800221a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800221e:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8002222:	4302      	orrs	r2, r0
 8002224:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002228:	055a      	lsls	r2, r3, #21
 800222a:	d508      	bpl.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800222c:	4943      	ldr	r1, [pc, #268]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800222e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002230:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002234:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8002238:	4302      	orrs	r2, r0
 800223a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800223e:	065f      	lsls	r7, r3, #25
 8002240:	d508      	bpl.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x194>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002242:	493e      	ldr	r1, [pc, #248]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002244:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002246:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800224a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800224e:	4302      	orrs	r2, r0
 8002250:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002254:	05de      	lsls	r6, r3, #23
 8002256:	d508      	bpl.n	800226a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002258:	4938      	ldr	r1, [pc, #224]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800225a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800225c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002260:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002264:	4302      	orrs	r2, r0
 8002266:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800226a:	0498      	lsls	r0, r3, #18
 800226c:	d50f      	bpl.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800226e:	4a33      	ldr	r2, [pc, #204]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002270:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002272:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002276:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800227a:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800227c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002280:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002284:	d144      	bne.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002286:	68d3      	ldr	r3, [r2, #12]
 8002288:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800228c:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800228e:	6823      	ldr	r3, [r4, #0]
 8002290:	0359      	lsls	r1, r3, #13
 8002292:	d50f      	bpl.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002294:	4a29      	ldr	r2, [pc, #164]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002296:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002298:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800229c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80022a0:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80022a2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80022a6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80022aa:	d13c      	bne.n	8002326 <HAL_RCCEx_PeriphCLKConfig+0x266>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022ac:	68d3      	ldr	r3, [r2, #12]
 80022ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022b2:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80022b4:	6823      	ldr	r3, [r4, #0]
 80022b6:	045a      	lsls	r2, r3, #17
 80022b8:	d512      	bpl.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80022ba:	4920      	ldr	r1, [pc, #128]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80022bc:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80022be:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80022c2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80022c6:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80022c8:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80022cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80022d0:	d106      	bne.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x220>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80022d2:	2102      	movs	r1, #2
 80022d4:	1d20      	adds	r0, r4, #4
 80022d6:	f7ff fe67 	bl	8001fa8 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80022da:	2800      	cmp	r0, #0
 80022dc:	bf18      	it	ne
 80022de:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80022e0:	6823      	ldr	r3, [r4, #0]
 80022e2:	041b      	lsls	r3, r3, #16
 80022e4:	d508      	bpl.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x238>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80022e6:	4a15      	ldr	r2, [pc, #84]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80022e8:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80022ea:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80022ee:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80022f2:	430b      	orrs	r3, r1
 80022f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 80022f8:	4628      	mov	r0, r5
 80022fa:	b003      	add	sp, #12
 80022fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002300:	f7fe fdfe 	bl	8000f00 <HAL_GetTick>
 8002304:	eba0 0008 	sub.w	r0, r0, r8
 8002308:	4548      	cmp	r0, r9
 800230a:	f67f af32 	bls.w	8002172 <HAL_RCCEx_PeriphCLKConfig+0xb2>
 800230e:	e758      	b.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x102>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002310:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002314:	d1bb      	bne.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002316:	2101      	movs	r1, #1
 8002318:	1d20      	adds	r0, r4, #4
 800231a:	f7ff fe45 	bl	8001fa8 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 800231e:	2800      	cmp	r0, #0
 8002320:	bf18      	it	ne
 8002322:	4605      	movne	r5, r0
 8002324:	e7b3      	b.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002326:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800232a:	d1c3      	bne.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800232c:	2101      	movs	r1, #1
 800232e:	1d20      	adds	r0, r4, #4
 8002330:	f7ff fe3a 	bl	8001fa8 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002334:	2800      	cmp	r0, #0
 8002336:	bf18      	it	ne
 8002338:	4605      	movne	r5, r0
 800233a:	e7bb      	b.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
 800233c:	40021000 	.word	0x40021000
 8002340:	40007000 	.word	0x40007000

08002344 <HAL_RNG_Init>:
  * @brief  Initialize the RNG peripheral and initialize the associated handle.
  * @param  hrng: pointer to a RNG_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{ 
 8002344:	b510      	push	{r4, lr}
  /* Check the RNG handle allocation */
  if(hrng == NULL)
 8002346:	4604      	mov	r4, r0
 8002348:	b1b8      	cbz	r0, 800237a <HAL_RNG_Init+0x36>
  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
#if defined(RNG_CR_CED)
  assert_param(IS_RNG_CED(hrng->Init.ClockErrorDetection));
#endif /* defined(RNG_CR_CED) */

  __HAL_LOCK(hrng);
 800234a:	7903      	ldrb	r3, [r0, #4]
 800234c:	2b01      	cmp	r3, #1
 800234e:	d016      	beq.n	800237e <HAL_RNG_Init+0x3a>
 8002350:	2301      	movs	r3, #1
 8002352:	7103      	strb	r3, [r0, #4]

  if(hrng->State == HAL_RNG_STATE_RESET)
 8002354:	7943      	ldrb	r3, [r0, #5]
 8002356:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800235a:	b913      	cbnz	r3, 8002362 <HAL_RNG_Init+0x1e>
  {  
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800235c:	7102      	strb	r2, [r0, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800235e:	f001 fdc5 	bl	8003eec <HAL_RNG_MspInit>
  /* Clock Error Detection configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* defined(RNG_CR_CED) */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8002362:	6822      	ldr	r2, [r4, #0]
  hrng->State = HAL_RNG_STATE_BUSY;
 8002364:	2302      	movs	r3, #2
 8002366:	7163      	strb	r3, [r4, #5]
  __HAL_RNG_ENABLE(hrng);
 8002368:	6813      	ldr	r3, [r2, #0]
 800236a:	f043 0304 	orr.w	r3, r3, #4
 800236e:	6013      	str	r3, [r2, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
  
  __HAL_UNLOCK(hrng);
 8002370:	2000      	movs	r0, #0
  hrng->State = HAL_RNG_STATE_READY;
 8002372:	2301      	movs	r3, #1
 8002374:	7163      	strb	r3, [r4, #5]
  __HAL_UNLOCK(hrng);
 8002376:	7120      	strb	r0, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
 8002378:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800237a:	2001      	movs	r0, #1
 800237c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hrng);
 800237e:	2002      	movs	r0, #2
}
 8002380:	bd10      	pop	{r4, pc}

08002382 <SPI_WaitFifoStateUntilTimeout.part.1>:
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002382:	6803      	ldr	r3, [r0, #0]
 8002384:	685a      	ldr	r2, [r3, #4]
 8002386:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800238a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800238c:	6842      	ldr	r2, [r0, #4]
 800238e:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002392:	d10a      	bne.n	80023aa <SPI_WaitFifoStateUntilTimeout.part.1+0x28>
 8002394:	6882      	ldr	r2, [r0, #8]
 8002396:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800239a:	d002      	beq.n	80023a2 <SPI_WaitFifoStateUntilTimeout.part.1+0x20>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800239c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80023a0:	d103      	bne.n	80023aa <SPI_WaitFifoStateUntilTimeout.part.1+0x28>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80023a8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80023aa:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80023ac:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80023b0:	d107      	bne.n	80023c2 <SPI_WaitFifoStateUntilTimeout.part.1+0x40>
        {
          SPI_RESET_CRC(hspi);
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80023b8:	601a      	str	r2, [r3, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80023c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80023c2:	2301      	movs	r3, #1
 80023c4:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80023c8:	2300      	movs	r3, #0
 80023ca:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
      }
    }
  }

  return HAL_OK;
}
 80023ce:	2003      	movs	r0, #3
 80023d0:	4770      	bx	lr

080023d2 <SPI_WaitFlagStateUntilTimeout.constprop.10>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
 80023d2:	b570      	push	{r4, r5, r6, lr}
 80023d4:	4605      	mov	r5, r0
 80023d6:	460c      	mov	r4, r1
 80023d8:	4616      	mov	r6, r2
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80023da:	682b      	ldr	r3, [r5, #0]
 80023dc:	6898      	ldr	r0, [r3, #8]
 80023de:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80023e2:	d00d      	beq.n	8002400 <SPI_WaitFlagStateUntilTimeout.constprop.10+0x2e>
    if (Timeout != HAL_MAX_DELAY)
 80023e4:	1c62      	adds	r2, r4, #1
 80023e6:	d0f9      	beq.n	80023dc <SPI_WaitFlagStateUntilTimeout.constprop.10+0xa>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80023e8:	b924      	cbnz	r4, 80023f4 <SPI_WaitFlagStateUntilTimeout.constprop.10+0x22>
 80023ea:	4628      	mov	r0, r5
}
 80023ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80023f0:	f7ff bfc7 	b.w	8002382 <SPI_WaitFifoStateUntilTimeout.part.1>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80023f4:	f7fe fd84 	bl	8000f00 <HAL_GetTick>
 80023f8:	1b80      	subs	r0, r0, r6
 80023fa:	4284      	cmp	r4, r0
 80023fc:	d8ed      	bhi.n	80023da <SPI_WaitFlagStateUntilTimeout.constprop.10+0x8>
 80023fe:	e7f4      	b.n	80023ea <SPI_WaitFlagStateUntilTimeout.constprop.10+0x18>
}
 8002400:	bd70      	pop	{r4, r5, r6, pc}

08002402 <SPI_WaitFifoStateUntilTimeout.constprop.11>:
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8002402:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002404:	4606      	mov	r6, r0
 8002406:	460c      	mov	r4, r1
 8002408:	4615      	mov	r5, r2
 800240a:	461f      	mov	r7, r3
  while ((hspi->Instance->SR & Fifo) != State)
 800240c:	6831      	ldr	r1, [r6, #0]
 800240e:	6888      	ldr	r0, [r1, #8]
 8002410:	4020      	ands	r0, r4
 8002412:	d00e      	beq.n	8002432 <SPI_WaitFifoStateUntilTimeout.constprop.11+0x30>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002414:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8002418:	bf01      	itttt	eq
 800241a:	7b0a      	ldrbeq	r2, [r1, #12]
 800241c:	b2d2      	uxtbeq	r2, r2
 800241e:	f88d 2007 	strbeq.w	r2, [sp, #7]
      UNUSED(tmpreg);
 8002422:	f89d 3007 	ldrbeq.w	r3, [sp, #7]
    if (Timeout != HAL_MAX_DELAY)
 8002426:	1c6b      	adds	r3, r5, #1
 8002428:	d0f1      	beq.n	800240e <SPI_WaitFifoStateUntilTimeout.constprop.11+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800242a:	b925      	cbnz	r5, 8002436 <SPI_WaitFifoStateUntilTimeout.constprop.11+0x34>
 800242c:	4630      	mov	r0, r6
 800242e:	f7ff ffa8 	bl	8002382 <SPI_WaitFifoStateUntilTimeout.part.1>
}
 8002432:	b003      	add	sp, #12
 8002434:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8002436:	f7fe fd63 	bl	8000f00 <HAL_GetTick>
 800243a:	1bc0      	subs	r0, r0, r7
 800243c:	4285      	cmp	r5, r0
 800243e:	d8e5      	bhi.n	800240c <SPI_WaitFifoStateUntilTimeout.constprop.11+0xa>
 8002440:	e7f4      	b.n	800242c <SPI_WaitFifoStateUntilTimeout.constprop.11+0x2a>

08002442 <SPI_EndRxTxTransaction>:
  * @param  Timeout: Timeout duration
  * @param  Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002442:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002444:	4613      	mov	r3, r2
{
 8002446:	460d      	mov	r5, r1
 8002448:	4616      	mov	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800244a:	460a      	mov	r2, r1
 800244c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
{
 8002450:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002452:	f7ff ffd6 	bl	8002402 <SPI_WaitFifoStateUntilTimeout.constprop.11>
 8002456:	b128      	cbz	r0, 8002464 <SPI_EndRxTxTransaction+0x22>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002458:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800245a:	f043 0320 	orr.w	r3, r3, #32
 800245e:	6623      	str	r3, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 8002460:	2003      	movs	r0, #3
 8002462:	e00f      	b.n	8002484 <SPI_EndRxTxTransaction+0x42>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002464:	4632      	mov	r2, r6
 8002466:	4629      	mov	r1, r5
 8002468:	4620      	mov	r0, r4
 800246a:	f7ff ffb2 	bl	80023d2 <SPI_WaitFlagStateUntilTimeout.constprop.10>
 800246e:	2800      	cmp	r0, #0
 8002470:	d1f2      	bne.n	8002458 <SPI_EndRxTxTransaction+0x16>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002472:	4633      	mov	r3, r6
 8002474:	462a      	mov	r2, r5
 8002476:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800247a:	4620      	mov	r0, r4
 800247c:	f7ff ffc1 	bl	8002402 <SPI_WaitFifoStateUntilTimeout.constprop.11>
 8002480:	2800      	cmp	r0, #0
 8002482:	d1e9      	bne.n	8002458 <SPI_EndRxTxTransaction+0x16>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }
  return HAL_OK;
}
 8002484:	bd70      	pop	{r4, r5, r6, pc}

08002486 <HAL_SPI_Init>:
{
 8002486:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 8002488:	4604      	mov	r4, r0
 800248a:	2800      	cmp	r0, #0
 800248c:	d04a      	beq.n	8002524 <HAL_SPI_Init+0x9e>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800248e:	2300      	movs	r3, #0
 8002490:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002492:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 8002496:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800249a:	b91b      	cbnz	r3, 80024a4 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 800249c:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 80024a0:	f001 fd3a 	bl	8003f18 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 80024a4:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 80024a6:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80024a8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 80024ac:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80024ae:	68e2      	ldr	r2, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 80024b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80024b4:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 80024b8:	600b      	str	r3, [r1, #0]
 80024ba:	f04f 0300 	mov.w	r3, #0
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80024be:	d92e      	bls.n	800251e <HAL_SPI_Init+0x98>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80024c0:	4618      	mov	r0, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80024c2:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024c6:	bf18      	it	ne
 80024c8:	62a3      	strne	r3, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80024ca:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80024cc:	b92b      	cbnz	r3, 80024da <HAL_SPI_Init+0x54>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80024ce:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80024d2:	bf8c      	ite	hi
 80024d4:	2302      	movhi	r3, #2
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80024d6:	2301      	movls	r3, #1
 80024d8:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80024da:	68a6      	ldr	r6, [r4, #8]
 80024dc:	6863      	ldr	r3, [r4, #4]
 80024de:	69a5      	ldr	r5, [r4, #24]
 80024e0:	4333      	orrs	r3, r6
 80024e2:	6926      	ldr	r6, [r4, #16]
 80024e4:	4333      	orrs	r3, r6
 80024e6:	6966      	ldr	r6, [r4, #20]
 80024e8:	4333      	orrs	r3, r6
 80024ea:	69e6      	ldr	r6, [r4, #28]
 80024ec:	4333      	orrs	r3, r6
 80024ee:	6a26      	ldr	r6, [r4, #32]
 80024f0:	4333      	orrs	r3, r6
 80024f2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80024f4:	4333      	orrs	r3, r6
 80024f6:	f405 7600 	and.w	r6, r5, #512	; 0x200
 80024fa:	4333      	orrs	r3, r6
 80024fc:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80024fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002500:	431a      	orrs	r2, r3
 8002502:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002504:	0c2d      	lsrs	r5, r5, #16
 8002506:	431a      	orrs	r2, r3
 8002508:	f005 0504 	and.w	r5, r5, #4
 800250c:	432a      	orrs	r2, r5
 800250e:	4302      	orrs	r2, r0
  hspi->State     = HAL_SPI_STATE_READY;
 8002510:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002512:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002514:	604a      	str	r2, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002516:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002518:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  return HAL_OK;
 800251c:	bd70      	pop	{r4, r5, r6, pc}
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800251e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002522:	e7d0      	b.n	80024c6 <HAL_SPI_Init+0x40>
    return HAL_ERROR;
 8002524:	2001      	movs	r0, #1
}
 8002526:	bd70      	pop	{r4, r5, r6, pc}

08002528 <HAL_SPI_Transmit>:
{
 8002528:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800252c:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 800252e:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8002532:	2b01      	cmp	r3, #1
{
 8002534:	4604      	mov	r4, r0
 8002536:	460d      	mov	r5, r1
 8002538:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 800253a:	f000 80b1 	beq.w	80026a0 <HAL_SPI_Transmit+0x178>
 800253e:	2301      	movs	r3, #1
 8002540:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8002544:	f7fe fcdc 	bl	8000f00 <HAL_GetTick>
 8002548:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800254a:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 800254e:	b2c0      	uxtb	r0, r0
 8002550:	2801      	cmp	r0, #1
 8002552:	f040 80a3 	bne.w	800269c <HAL_SPI_Transmit+0x174>
  if ((pData == NULL) || (Size == 0U))
 8002556:	2d00      	cmp	r5, #0
 8002558:	d057      	beq.n	800260a <HAL_SPI_Transmit+0xe2>
 800255a:	f1b8 0f00 	cmp.w	r8, #0
 800255e:	d054      	beq.n	800260a <HAL_SPI_Transmit+0xe2>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002560:	2303      	movs	r3, #3
 8002562:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002566:	2300      	movs	r3, #0
 8002568:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800256a:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 800256c:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->RxXferSize  = 0U;
 8002570:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8002574:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 8002578:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 800257a:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800257c:	68a3      	ldr	r3, [r4, #8]
 800257e:	6820      	ldr	r0, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002580:	63a5      	str	r5, [r4, #56]	; 0x38
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002582:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8002586:	bf08      	it	eq
 8002588:	6803      	ldreq	r3, [r0, #0]
  hspi->TxXferSize  = Size;
 800258a:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
    SPI_1LINE_TX(hspi);
 800258e:	bf04      	itt	eq
 8002590:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
 8002594:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002596:	6803      	ldr	r3, [r0, #0]
 8002598:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 800259a:	bf5e      	ittt	pl
 800259c:	6803      	ldrpl	r3, [r0, #0]
 800259e:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 80025a2:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80025a4:	68e3      	ldr	r3, [r4, #12]
 80025a6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80025aa:	6863      	ldr	r3, [r4, #4]
 80025ac:	d93e      	bls.n	800262c <HAL_SPI_Transmit+0x104>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80025ae:	b11b      	cbz	r3, 80025b8 <HAL_SPI_Transmit+0x90>
 80025b0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d106      	bne.n	80025c6 <HAL_SPI_Transmit+0x9e>
      hspi->Instance->DR = *((uint16_t *)pData);
 80025b8:	f835 3b02 	ldrh.w	r3, [r5], #2
 80025bc:	60c3      	str	r3, [r0, #12]
        hspi->TxXferCount--;
 80025be:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80025c0:	3b01      	subs	r3, #1
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 80025c6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80025c8:	b29b      	uxth	r3, r3
 80025ca:	b9a3      	cbnz	r3, 80025f6 <HAL_SPI_Transmit+0xce>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80025cc:	463a      	mov	r2, r7
 80025ce:	4631      	mov	r1, r6
 80025d0:	4620      	mov	r0, r4
 80025d2:	f7ff ff36 	bl	8002442 <SPI_EndRxTxTransaction>
 80025d6:	2800      	cmp	r0, #0
 80025d8:	d15d      	bne.n	8002696 <HAL_SPI_Transmit+0x16e>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80025da:	68a3      	ldr	r3, [r4, #8]
 80025dc:	b933      	cbnz	r3, 80025ec <HAL_SPI_Transmit+0xc4>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80025de:	9301      	str	r3, [sp, #4]
 80025e0:	6823      	ldr	r3, [r4, #0]
 80025e2:	68da      	ldr	r2, [r3, #12]
 80025e4:	9201      	str	r2, [sp, #4]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	9301      	str	r3, [sp, #4]
 80025ea:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80025ec:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 80025ee:	3000      	adds	r0, #0
 80025f0:	bf18      	it	ne
 80025f2:	2001      	movne	r0, #1
 80025f4:	e009      	b.n	800260a <HAL_SPI_Transmit+0xe2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80025f6:	6823      	ldr	r3, [r4, #0]
 80025f8:	689a      	ldr	r2, [r3, #8]
 80025fa:	0790      	lsls	r0, r2, #30
 80025fc:	d503      	bpl.n	8002606 <HAL_SPI_Transmit+0xde>
        hspi->Instance->DR = *((uint16_t *)pData);
 80025fe:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002602:	60da      	str	r2, [r3, #12]
 8002604:	e7db      	b.n	80025be <HAL_SPI_Transmit+0x96>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002606:	b94e      	cbnz	r6, 800261c <HAL_SPI_Transmit+0xf4>
          errorcode = HAL_TIMEOUT;
 8002608:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800260a:	2301      	movs	r3, #1
 800260c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002610:	2300      	movs	r3, #0
 8002612:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8002616:	b002      	add	sp, #8
 8002618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800261c:	1c71      	adds	r1, r6, #1
 800261e:	d0d2      	beq.n	80025c6 <HAL_SPI_Transmit+0x9e>
 8002620:	f7fe fc6e 	bl	8000f00 <HAL_GetTick>
 8002624:	1bc0      	subs	r0, r0, r7
 8002626:	4286      	cmp	r6, r0
 8002628:	d8cd      	bhi.n	80025c6 <HAL_SPI_Transmit+0x9e>
 800262a:	e7ed      	b.n	8002608 <HAL_SPI_Transmit+0xe0>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800262c:	b11b      	cbz	r3, 8002636 <HAL_SPI_Transmit+0x10e>
 800262e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002630:	b29b      	uxth	r3, r3
 8002632:	2b01      	cmp	r3, #1
 8002634:	d10a      	bne.n	800264c <HAL_SPI_Transmit+0x124>
      if (hspi->TxXferCount > 1U)
 8002636:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002638:	b29b      	uxth	r3, r3
 800263a:	2b01      	cmp	r3, #1
 800263c:	d916      	bls.n	800266c <HAL_SPI_Transmit+0x144>
        hspi->Instance->DR = *((uint16_t *)pData);
 800263e:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002642:	60c3      	str	r3, [r0, #12]
          hspi->TxXferCount -= 2U;
 8002644:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002646:	3b02      	subs	r3, #2
 8002648:	b29b      	uxth	r3, r3
 800264a:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800264c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800264e:	b29b      	uxth	r3, r3
 8002650:	2b00      	cmp	r3, #0
 8002652:	d0bb      	beq.n	80025cc <HAL_SPI_Transmit+0xa4>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002654:	6823      	ldr	r3, [r4, #0]
 8002656:	689a      	ldr	r2, [r3, #8]
 8002658:	0792      	lsls	r2, r2, #30
 800265a:	d512      	bpl.n	8002682 <HAL_SPI_Transmit+0x15a>
        if (hspi->TxXferCount > 1U)
 800265c:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800265e:	b292      	uxth	r2, r2
 8002660:	2a01      	cmp	r2, #1
 8002662:	d90b      	bls.n	800267c <HAL_SPI_Transmit+0x154>
          hspi->Instance->DR = *((uint16_t *)pData);
 8002664:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002668:	60da      	str	r2, [r3, #12]
 800266a:	e7eb      	b.n	8002644 <HAL_SPI_Transmit+0x11c>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 800266c:	782b      	ldrb	r3, [r5, #0]
 800266e:	7303      	strb	r3, [r0, #12]
          hspi->TxXferCount--;
 8002670:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002672:	3b01      	subs	r3, #1
 8002674:	b29b      	uxth	r3, r3
 8002676:	87e3      	strh	r3, [r4, #62]	; 0x3e
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8002678:	3501      	adds	r5, #1
 800267a:	e7e7      	b.n	800264c <HAL_SPI_Transmit+0x124>
 800267c:	782a      	ldrb	r2, [r5, #0]
 800267e:	731a      	strb	r2, [r3, #12]
 8002680:	e7f6      	b.n	8002670 <HAL_SPI_Transmit+0x148>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002682:	2e00      	cmp	r6, #0
 8002684:	d0c0      	beq.n	8002608 <HAL_SPI_Transmit+0xe0>
 8002686:	1c73      	adds	r3, r6, #1
 8002688:	d0e0      	beq.n	800264c <HAL_SPI_Transmit+0x124>
 800268a:	f7fe fc39 	bl	8000f00 <HAL_GetTick>
 800268e:	1bc0      	subs	r0, r0, r7
 8002690:	4286      	cmp	r6, r0
 8002692:	d8db      	bhi.n	800264c <HAL_SPI_Transmit+0x124>
 8002694:	e7b8      	b.n	8002608 <HAL_SPI_Transmit+0xe0>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002696:	2320      	movs	r3, #32
 8002698:	6623      	str	r3, [r4, #96]	; 0x60
 800269a:	e79e      	b.n	80025da <HAL_SPI_Transmit+0xb2>
    errorcode = HAL_BUSY;
 800269c:	2002      	movs	r0, #2
 800269e:	e7b4      	b.n	800260a <HAL_SPI_Transmit+0xe2>
  __HAL_LOCK(hspi);
 80026a0:	2002      	movs	r0, #2
 80026a2:	e7b8      	b.n	8002616 <HAL_SPI_Transmit+0xee>

080026a4 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026a4:	6803      	ldr	r3, [r0, #0]
 80026a6:	68da      	ldr	r2, [r3, #12]
 80026a8:	f042 0201 	orr.w	r2, r2, #1
 80026ac:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	f042 0201 	orr.w	r2, r2, #1
 80026b4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 80026b6:	2000      	movs	r0, #0
 80026b8:	4770      	bx	lr

080026ba <HAL_TIM_OC_DelayElapsedCallback>:
 80026ba:	4770      	bx	lr

080026bc <HAL_TIM_IC_CaptureCallback>:
 80026bc:	4770      	bx	lr

080026be <HAL_TIM_PWM_PulseFinishedCallback>:
 80026be:	4770      	bx	lr

080026c0 <HAL_TIM_TriggerCallback>:
 80026c0:	4770      	bx	lr

080026c2 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80026c2:	6803      	ldr	r3, [r0, #0]
 80026c4:	691a      	ldr	r2, [r3, #16]
 80026c6:	0791      	lsls	r1, r2, #30
{
 80026c8:	b510      	push	{r4, lr}
 80026ca:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80026cc:	d50e      	bpl.n	80026ec <HAL_TIM_IRQHandler+0x2a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80026ce:	68da      	ldr	r2, [r3, #12]
 80026d0:	0792      	lsls	r2, r2, #30
 80026d2:	d50b      	bpl.n	80026ec <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80026d4:	f06f 0202 	mvn.w	r2, #2
 80026d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80026da:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80026dc:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80026de:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80026e0:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80026e2:	d077      	beq.n	80027d4 <HAL_TIM_IRQHandler+0x112>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80026e4:	f7ff ffea 	bl	80026bc <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026e8:	2300      	movs	r3, #0
 80026ea:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80026ec:	6823      	ldr	r3, [r4, #0]
 80026ee:	691a      	ldr	r2, [r3, #16]
 80026f0:	0750      	lsls	r0, r2, #29
 80026f2:	d510      	bpl.n	8002716 <HAL_TIM_IRQHandler+0x54>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80026f4:	68da      	ldr	r2, [r3, #12]
 80026f6:	0751      	lsls	r1, r2, #29
 80026f8:	d50d      	bpl.n	8002716 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80026fa:	f06f 0204 	mvn.w	r2, #4
 80026fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002700:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002702:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002704:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002708:	7722      	strb	r2, [r4, #28]
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800270a:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 800270c:	d068      	beq.n	80027e0 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 800270e:	f7ff ffd5 	bl	80026bc <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002712:	2300      	movs	r3, #0
 8002714:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002716:	6823      	ldr	r3, [r4, #0]
 8002718:	691a      	ldr	r2, [r3, #16]
 800271a:	0712      	lsls	r2, r2, #28
 800271c:	d50f      	bpl.n	800273e <HAL_TIM_IRQHandler+0x7c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800271e:	68da      	ldr	r2, [r3, #12]
 8002720:	0710      	lsls	r0, r2, #28
 8002722:	d50c      	bpl.n	800273e <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002724:	f06f 0208 	mvn.w	r2, #8
 8002728:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 800272a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800272c:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 800272e:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002730:	7722      	strb	r2, [r4, #28]
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002732:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002734:	d05a      	beq.n	80027ec <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002736:	f7ff ffc1 	bl	80026bc <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800273a:	2300      	movs	r3, #0
 800273c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800273e:	6823      	ldr	r3, [r4, #0]
 8002740:	691a      	ldr	r2, [r3, #16]
 8002742:	06d2      	lsls	r2, r2, #27
 8002744:	d510      	bpl.n	8002768 <HAL_TIM_IRQHandler+0xa6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002746:	68da      	ldr	r2, [r3, #12]
 8002748:	06d0      	lsls	r0, r2, #27
 800274a:	d50d      	bpl.n	8002768 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800274c:	f06f 0210 	mvn.w	r2, #16
 8002750:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8002752:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002754:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8002756:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800275a:	7722      	strb	r2, [r4, #28]
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800275c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 800275e:	d04b      	beq.n	80027f8 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002760:	f7ff ffac 	bl	80026bc <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002764:	2300      	movs	r3, #0
 8002766:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002768:	6823      	ldr	r3, [r4, #0]
 800276a:	691a      	ldr	r2, [r3, #16]
 800276c:	07d1      	lsls	r1, r2, #31
 800276e:	d508      	bpl.n	8002782 <HAL_TIM_IRQHandler+0xc0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002770:	68da      	ldr	r2, [r3, #12]
 8002772:	07d2      	lsls	r2, r2, #31
 8002774:	d505      	bpl.n	8002782 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002776:	f06f 0201 	mvn.w	r2, #1
 800277a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800277c:	4620      	mov	r0, r4
 800277e:	f001 f8bb 	bl	80038f8 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002782:	6823      	ldr	r3, [r4, #0]
 8002784:	691a      	ldr	r2, [r3, #16]
 8002786:	0610      	lsls	r0, r2, #24
 8002788:	d508      	bpl.n	800279c <HAL_TIM_IRQHandler+0xda>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800278a:	68da      	ldr	r2, [r3, #12]
 800278c:	0611      	lsls	r1, r2, #24
 800278e:	d505      	bpl.n	800279c <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002790:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002794:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002796:	4620      	mov	r0, r4
 8002798:	f000 f96d 	bl	8002a76 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800279c:	6823      	ldr	r3, [r4, #0]
 800279e:	691a      	ldr	r2, [r3, #16]
 80027a0:	0652      	lsls	r2, r2, #25
 80027a2:	d508      	bpl.n	80027b6 <HAL_TIM_IRQHandler+0xf4>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80027a4:	68da      	ldr	r2, [r3, #12]
 80027a6:	0650      	lsls	r0, r2, #25
 80027a8:	d505      	bpl.n	80027b6 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80027aa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80027ae:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80027b0:	4620      	mov	r0, r4
 80027b2:	f7ff ff85 	bl	80026c0 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80027b6:	6823      	ldr	r3, [r4, #0]
 80027b8:	691a      	ldr	r2, [r3, #16]
 80027ba:	0691      	lsls	r1, r2, #26
 80027bc:	d522      	bpl.n	8002804 <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80027be:	68da      	ldr	r2, [r3, #12]
 80027c0:	0692      	lsls	r2, r2, #26
 80027c2:	d51f      	bpl.n	8002804 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80027c4:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80027c8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80027ca:	611a      	str	r2, [r3, #16]
    }
  }
}
 80027cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80027d0:	f000 b950 	b.w	8002a74 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80027d4:	f7ff ff71 	bl	80026ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027d8:	4620      	mov	r0, r4
 80027da:	f7ff ff70 	bl	80026be <HAL_TIM_PWM_PulseFinishedCallback>
 80027de:	e783      	b.n	80026e8 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027e0:	f7ff ff6b 	bl	80026ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027e4:	4620      	mov	r0, r4
 80027e6:	f7ff ff6a 	bl	80026be <HAL_TIM_PWM_PulseFinishedCallback>
 80027ea:	e792      	b.n	8002712 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027ec:	f7ff ff65 	bl	80026ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027f0:	4620      	mov	r0, r4
 80027f2:	f7ff ff64 	bl	80026be <HAL_TIM_PWM_PulseFinishedCallback>
 80027f6:	e7a0      	b.n	800273a <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027f8:	f7ff ff5f 	bl	80026ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027fc:	4620      	mov	r0, r4
 80027fe:	f7ff ff5e 	bl	80026be <HAL_TIM_PWM_PulseFinishedCallback>
 8002802:	e7af      	b.n	8002764 <HAL_TIM_IRQHandler+0xa2>
 8002804:	bd10      	pop	{r4, pc}
	...

08002808 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002808:	4a1a      	ldr	r2, [pc, #104]	; (8002874 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 800280a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800280c:	4290      	cmp	r0, r2
{
 800280e:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002810:	d002      	beq.n	8002818 <TIM_Base_SetConfig+0x10>
 8002812:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002816:	d109      	bne.n	800282c <TIM_Base_SetConfig+0x24>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002818:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800281a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800281e:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 8002820:	ea43 0304 	orr.w	r3, r3, r4
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002824:	d009      	beq.n	800283a <TIM_Base_SetConfig+0x32>
 8002826:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800282a:	d006      	beq.n	800283a <TIM_Base_SetConfig+0x32>
 800282c:	4a12      	ldr	r2, [pc, #72]	; (8002878 <TIM_Base_SetConfig+0x70>)
 800282e:	4290      	cmp	r0, r2
 8002830:	d003      	beq.n	800283a <TIM_Base_SetConfig+0x32>
 8002832:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002836:	4290      	cmp	r0, r2
 8002838:	d103      	bne.n	8002842 <TIM_Base_SetConfig+0x3a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800283a:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800283c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002840:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002842:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8002844:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002848:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800284a:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800284c:	688b      	ldr	r3, [r1, #8]
 800284e:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002850:	680b      	ldr	r3, [r1, #0]
 8002852:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002854:	4b07      	ldr	r3, [pc, #28]	; (8002874 <TIM_Base_SetConfig+0x6c>)
 8002856:	4298      	cmp	r0, r3
 8002858:	d007      	beq.n	800286a <TIM_Base_SetConfig+0x62>
 800285a:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 800285e:	4298      	cmp	r0, r3
 8002860:	d003      	beq.n	800286a <TIM_Base_SetConfig+0x62>
 8002862:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002866:	4298      	cmp	r0, r3
 8002868:	d101      	bne.n	800286e <TIM_Base_SetConfig+0x66>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800286a:	690b      	ldr	r3, [r1, #16]
 800286c:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800286e:	2301      	movs	r3, #1
 8002870:	6143      	str	r3, [r0, #20]
 8002872:	bd10      	pop	{r4, pc}
 8002874:	40012c00 	.word	0x40012c00
 8002878:	40014000 	.word	0x40014000

0800287c <HAL_TIM_Base_Init>:
{
 800287c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800287e:	4604      	mov	r4, r0
 8002880:	b1a0      	cbz	r0, 80028ac <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002882:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002886:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800288a:	b91b      	cbnz	r3, 8002894 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800288c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002890:	f001 fb66 	bl	8003f60 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002894:	2302      	movs	r3, #2
 8002896:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800289a:	6820      	ldr	r0, [r4, #0]
 800289c:	1d21      	adds	r1, r4, #4
 800289e:	f7ff ffb3 	bl	8002808 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80028a2:	2301      	movs	r3, #1
 80028a4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80028a8:	2000      	movs	r0, #0
 80028aa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80028ac:	2001      	movs	r0, #1
}
 80028ae:	bd10      	pop	{r4, pc}

080028b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80028b0:	b510      	push	{r4, lr}
  uint32_t tmpsmcr = 0;

  tmpsmcr = TIMx->SMCR;
 80028b2:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80028b4:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028b6:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80028ba:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80028be:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028c0:	6083      	str	r3, [r0, #8]
 80028c2:	bd10      	pop	{r4, pc}

080028c4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80028c4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80028c8:	2b01      	cmp	r3, #1
{
 80028ca:	b570      	push	{r4, r5, r6, lr}
 80028cc:	4604      	mov	r4, r0
 80028ce:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80028d2:	d01a      	beq.n	800290a <HAL_TIM_ConfigClockSource+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 80028d4:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80028d8:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 80028da:	2301      	movs	r3, #1
 80028dc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80028e0:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028e2:	4b52      	ldr	r3, [pc, #328]	; (8002a2c <HAL_TIM_ConfigClockSource+0x168>)
 80028e4:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 80028e6:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80028e8:	680b      	ldr	r3, [r1, #0]
 80028ea:	2b40      	cmp	r3, #64	; 0x40
 80028ec:	d075      	beq.n	80029da <HAL_TIM_ConfigClockSource+0x116>
 80028ee:	d818      	bhi.n	8002922 <HAL_TIM_ConfigClockSource+0x5e>
 80028f0:	2b10      	cmp	r3, #16
 80028f2:	f000 808f 	beq.w	8002a14 <HAL_TIM_ConfigClockSource+0x150>
 80028f6:	d809      	bhi.n	800290c <HAL_TIM_ConfigClockSource+0x48>
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	f000 8085 	beq.w	8002a08 <HAL_TIM_ConfigClockSource+0x144>
  htim->State = HAL_TIM_STATE_READY;
 80028fe:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002900:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002902:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002906:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800290a:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800290c:	2b20      	cmp	r3, #32
 800290e:	f000 8087 	beq.w	8002a20 <HAL_TIM_ConfigClockSource+0x15c>
 8002912:	2b30      	cmp	r3, #48	; 0x30
 8002914:	d1f3      	bne.n	80028fe <HAL_TIM_ConfigClockSource+0x3a>
   tmpsmcr = TIMx->SMCR;
 8002916:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002918:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800291c:	f043 0337 	orr.w	r3, r3, #55	; 0x37
 8002920:	e033      	b.n	800298a <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8002922:	2b70      	cmp	r3, #112	; 0x70
 8002924:	d033      	beq.n	800298e <HAL_TIM_ConfigClockSource+0xca>
 8002926:	d81b      	bhi.n	8002960 <HAL_TIM_ConfigClockSource+0x9c>
 8002928:	2b50      	cmp	r3, #80	; 0x50
 800292a:	d03f      	beq.n	80029ac <HAL_TIM_ConfigClockSource+0xe8>
 800292c:	2b60      	cmp	r3, #96	; 0x60
 800292e:	d1e6      	bne.n	80028fe <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002930:	684d      	ldr	r5, [r1, #4]
 8002932:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002934:	6a01      	ldr	r1, [r0, #32]
 8002936:	f021 0110 	bic.w	r1, r1, #16
 800293a:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800293c:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 800293e:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002940:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002944:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4);
 8002948:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12);
 800294c:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002950:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002952:	6203      	str	r3, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8002954:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002956:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800295a:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 800295e:	e014      	b.n	800298a <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8002960:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002964:	d00c      	beq.n	8002980 <HAL_TIM_ConfigClockSource+0xbc>
 8002966:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800296a:	d1c8      	bne.n	80028fe <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance,
 800296c:	68cb      	ldr	r3, [r1, #12]
 800296e:	684a      	ldr	r2, [r1, #4]
 8002970:	6889      	ldr	r1, [r1, #8]
 8002972:	f7ff ff9d 	bl	80028b0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002976:	6822      	ldr	r2, [r4, #0]
 8002978:	6893      	ldr	r3, [r2, #8]
 800297a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800297e:	e013      	b.n	80029a8 <HAL_TIM_ConfigClockSource+0xe4>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002980:	6883      	ldr	r3, [r0, #8]
 8002982:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002986:	f023 0307 	bic.w	r3, r3, #7
   TIMx->SMCR = tmpsmcr;
 800298a:	6083      	str	r3, [r0, #8]
 800298c:	e7b7      	b.n	80028fe <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance,
 800298e:	68cb      	ldr	r3, [r1, #12]
 8002990:	684a      	ldr	r2, [r1, #4]
 8002992:	6889      	ldr	r1, [r1, #8]
 8002994:	f7ff ff8c 	bl	80028b0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002998:	6822      	ldr	r2, [r4, #0]
 800299a:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800299c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029a0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80029a8:	6093      	str	r3, [r2, #8]
    break;
 80029aa:	e7a8      	b.n	80028fe <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80029ac:	684a      	ldr	r2, [r1, #4]
 80029ae:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80029b0:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029b2:	6a05      	ldr	r5, [r0, #32]
 80029b4:	f025 0501 	bic.w	r5, r5, #1
 80029b8:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029ba:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80029bc:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80029c0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 80029c4:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80029c8:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80029ca:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80029cc:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 80029ce:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80029d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80029d4:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 80029d8:	e7d7      	b.n	800298a <HAL_TIM_ConfigClockSource+0xc6>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80029da:	684a      	ldr	r2, [r1, #4]
 80029dc:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80029de:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029e0:	6a05      	ldr	r5, [r0, #32]
 80029e2:	f025 0501 	bic.w	r5, r5, #1
 80029e6:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029e8:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80029ea:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80029ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 80029f2:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80029f6:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80029f8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80029fa:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 80029fc:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80029fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002a02:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8002a06:	e7c0      	b.n	800298a <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8002a08:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002a0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002a0e:	f043 0307 	orr.w	r3, r3, #7
 8002a12:	e7ba      	b.n	800298a <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8002a14:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002a16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002a1a:	f043 0317 	orr.w	r3, r3, #23
 8002a1e:	e7b4      	b.n	800298a <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8002a20:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002a22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002a26:	f043 0327 	orr.w	r3, r3, #39	; 0x27
 8002a2a:	e7ae      	b.n	800298a <HAL_TIM_ConfigClockSource+0xc6>
 8002a2c:	fffe0088 	.word	0xfffe0088

08002a30 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a30:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002a34:	2b01      	cmp	r3, #1
{
 8002a36:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8002a38:	d018      	beq.n	8002a6c <HAL_TIMEx_MasterConfigSynchronization+0x3c>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a3a:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002a3c:	4d0c      	ldr	r5, [pc, #48]	; (8002a70 <HAL_TIMEx_MasterConfigSynchronization+0x40>)
  tmpcr2 = htim->Instance->CR2;
 8002a3e:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002a40:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002a42:	42aa      	cmp	r2, r5
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002a44:	bf02      	ittt	eq
 8002a46:	684d      	ldreq	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002a48:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002a4c:	432b      	orreq	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a4e:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a50:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a56:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002a58:	f024 0480 	bic.w	r4, r4, #128	; 0x80

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a5c:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a5e:	4321      	orrs	r1, r4

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 8002a60:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 8002a62:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8002a64:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002a68:	4618      	mov	r0, r3
 8002a6a:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8002a6c:	2002      	movs	r0, #2
}
 8002a6e:	bd30      	pop	{r4, r5, pc}
 8002a70:	40012c00 	.word	0x40012c00

08002a74 <HAL_TIMEx_CommutationCallback>:
 8002a74:	4770      	bx	lr

08002a76 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a76:	4770      	bx	lr

08002a78 <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8002a78:	f890 3072 	ldrb.w	r3, [r0, #114]	; 0x72
 8002a7c:	2b20      	cmp	r3, #32
 8002a7e:	d149      	bne.n	8002b14 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL ) || (Size == 0U))
 8002a80:	2900      	cmp	r1, #0
 8002a82:	d045      	beq.n	8002b10 <HAL_UART_Receive_IT+0x98>
 8002a84:	2a00      	cmp	r2, #0
 8002a86:	d043      	beq.n	8002b10 <HAL_UART_Receive_IT+0x98>
    {
      return HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8002a88:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d041      	beq.n	8002b14 <HAL_UART_Receive_IT+0x9c>
 8002a90:	2301      	movs	r3, #1
 8002a92:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    
    huart->pRxBuffPtr  = pData;
    huart->RxXferSize  = Size;
    huart->RxXferCount = Size;
    huart->RxISR       = NULL;
 8002a96:	2300      	movs	r3, #0
 8002a98:	6603      	str	r3, [r0, #96]	; 0x60
    
    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002a9a:	6883      	ldr	r3, [r0, #8]
    huart->pRxBuffPtr  = pData;
 8002a9c:	6541      	str	r1, [r0, #84]	; 0x54
    UART_MASK_COMPUTATION(huart);
 8002a9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->RxXferSize  = Size;
 8002aa2:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 8002aa6:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8002aaa:	d121      	bne.n	8002af0 <HAL_UART_Receive_IT+0x78>
 8002aac:	6902      	ldr	r2, [r0, #16]
 8002aae:	b9ea      	cbnz	r2, 8002aec <HAL_UART_Receive_IT+0x74>
 8002ab0:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002ab4:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ab8:	2200      	movs	r2, #0
 8002aba:	6742      	str	r2, [r0, #116]	; 0x74
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002abc:	2222      	movs	r2, #34	; 0x22
 8002abe:	f880 2072 	strb.w	r2, [r0, #114]	; 0x72
    
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ac2:	6802      	ldr	r2, [r0, #0]
 8002ac4:	6891      	ldr	r1, [r2, #8]
    }
    else
#endif
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ac6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002aca:	f041 0101 	orr.w	r1, r1, #1
 8002ace:	6091      	str	r1, [r2, #8]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ad0:	d11c      	bne.n	8002b0c <HAL_UART_Receive_IT+0x94>
 8002ad2:	6903      	ldr	r3, [r0, #16]
 8002ad4:	b9d3      	cbnz	r3, 8002b0c <HAL_UART_Receive_IT+0x94>
      {
        huart->RxISR = UART_RxISR_16BIT;
 8002ad6:	4b10      	ldr	r3, [pc, #64]	; (8002b18 <HAL_UART_Receive_IT+0xa0>)
      
     /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
#if defined(USART_CR1_FIFOEN)
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
#else
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002ad8:	6811      	ldr	r1, [r2, #0]
        huart->RxISR = UART_RxISR_8BIT;
 8002ada:	6603      	str	r3, [r0, #96]	; 0x60
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002adc:	f441 7190 	orr.w	r1, r1, #288	; 0x120
      __HAL_UNLOCK(huart);
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002ae6:	6011      	str	r1, [r2, #0]
#endif
    }
    
    return HAL_OK;
 8002ae8:	4618      	mov	r0, r3
 8002aea:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 8002aec:	22ff      	movs	r2, #255	; 0xff
 8002aee:	e7e1      	b.n	8002ab4 <HAL_UART_Receive_IT+0x3c>
 8002af0:	b923      	cbnz	r3, 8002afc <HAL_UART_Receive_IT+0x84>
 8002af2:	6902      	ldr	r2, [r0, #16]
 8002af4:	2a00      	cmp	r2, #0
 8002af6:	d0f9      	beq.n	8002aec <HAL_UART_Receive_IT+0x74>
 8002af8:	227f      	movs	r2, #127	; 0x7f
 8002afa:	e7db      	b.n	8002ab4 <HAL_UART_Receive_IT+0x3c>
 8002afc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b00:	d1da      	bne.n	8002ab8 <HAL_UART_Receive_IT+0x40>
 8002b02:	6902      	ldr	r2, [r0, #16]
 8002b04:	2a00      	cmp	r2, #0
 8002b06:	d0f7      	beq.n	8002af8 <HAL_UART_Receive_IT+0x80>
 8002b08:	223f      	movs	r2, #63	; 0x3f
 8002b0a:	e7d3      	b.n	8002ab4 <HAL_UART_Receive_IT+0x3c>
        huart->RxISR = UART_RxISR_8BIT;
 8002b0c:	4b03      	ldr	r3, [pc, #12]	; (8002b1c <HAL_UART_Receive_IT+0xa4>)
 8002b0e:	e7e3      	b.n	8002ad8 <HAL_UART_Receive_IT+0x60>
      return HAL_ERROR;
 8002b10:	2001      	movs	r0, #1
 8002b12:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8002b14:	2002      	movs	r0, #2
  }
}
 8002b16:	4770      	bx	lr
 8002b18:	08002b77 	.word	0x08002b77
 8002b1c:	08002b21 	.word	0x08002b21

08002b20 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002b20:	f890 2072 	ldrb.w	r2, [r0, #114]	; 0x72
 8002b24:	2a22      	cmp	r2, #34	; 0x22
{
 8002b26:	b538      	push	{r3, r4, r5, lr}
 8002b28:	6802      	ldr	r2, [r0, #0]
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002b2a:	d11e      	bne.n	8002b6a <UART_RxISR_8BIT+0x4a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002b2c:	8c92      	ldrh	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002b2e:	6d44      	ldr	r4, [r0, #84]	; 0x54
  uint16_t uhMask = huart->Mask;
 8002b30:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
    *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002b34:	1c65      	adds	r5, r4, #1
 8002b36:	400a      	ands	r2, r1
 8002b38:	6545      	str	r5, [r0, #84]	; 0x54
 8002b3a:	7022      	strb	r2, [r4, #0]
    
    if(--huart->RxXferCount == 0)
 8002b3c:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8002b40:	3a01      	subs	r2, #1
 8002b42:	b292      	uxth	r2, r2
 8002b44:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
 8002b48:	b9a2      	cbnz	r2, 8002b74 <UART_RxISR_8BIT+0x54>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b4a:	6801      	ldr	r1, [r0, #0]
 8002b4c:	680c      	ldr	r4, [r1, #0]
 8002b4e:	f424 7490 	bic.w	r4, r4, #288	; 0x120
 8002b52:	600c      	str	r4, [r1, #0]
#endif
      
      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b54:	688c      	ldr	r4, [r1, #8]
 8002b56:	f024 0401 	bic.w	r4, r4, #1
 8002b5a:	608c      	str	r4, [r1, #8]
     
      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002b5c:	2120      	movs	r1, #32
 8002b5e:	f880 1072 	strb.w	r1, [r0, #114]	; 0x72
      
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8002b62:	6602      	str	r2, [r0, #96]	; 0x60
      
      HAL_UART_RxCpltCallback(huart);
 8002b64:	f000 fec7 	bl	80038f6 <HAL_UART_RxCpltCallback>
 8002b68:	bd38      	pop	{r3, r4, r5, pc}
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002b6a:	8b13      	ldrh	r3, [r2, #24]
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	f043 0308 	orr.w	r3, r3, #8
 8002b72:	8313      	strh	r3, [r2, #24]
 8002b74:	bd38      	pop	{r3, r4, r5, pc}

08002b76 <UART_RxISR_16BIT>:
  uint16_t* tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002b76:	f890 2072 	ldrb.w	r2, [r0, #114]	; 0x72
 8002b7a:	2a22      	cmp	r2, #34	; 0x22
{
 8002b7c:	b510      	push	{r4, lr}
 8002b7e:	6802      	ldr	r2, [r0, #0]
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002b80:	d11d      	bne.n	8002bbe <UART_RxISR_16BIT+0x48>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002b82:	8c94      	ldrh	r4, [r2, #36]	; 0x24
    tmp = (uint16_t*) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 8002b84:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8002b88:	400c      	ands	r4, r1
 8002b8a:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8002b8c:	f821 4b02 	strh.w	r4, [r1], #2
    huart->pRxBuffPtr +=2;
 8002b90:	6541      	str	r1, [r0, #84]	; 0x54
    
    if(--huart->RxXferCount == 0)
 8002b92:	f8b0 105a 	ldrh.w	r1, [r0, #90]	; 0x5a
 8002b96:	3901      	subs	r1, #1
 8002b98:	b289      	uxth	r1, r1
 8002b9a:	f8a0 105a 	strh.w	r1, [r0, #90]	; 0x5a
 8002b9e:	b999      	cbnz	r1, 8002bc8 <UART_RxISR_16BIT+0x52>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ba0:	6814      	ldr	r4, [r2, #0]
 8002ba2:	f424 7490 	bic.w	r4, r4, #288	; 0x120
 8002ba6:	6014      	str	r4, [r2, #0]
#endif
      
      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ba8:	6894      	ldr	r4, [r2, #8]
 8002baa:	f024 0401 	bic.w	r4, r4, #1
 8002bae:	6094      	str	r4, [r2, #8]
      
      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002bb0:	2220      	movs	r2, #32
 8002bb2:	f880 2072 	strb.w	r2, [r0, #114]	; 0x72
      
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8002bb6:	6601      	str	r1, [r0, #96]	; 0x60

      HAL_UART_RxCpltCallback(huart);
 8002bb8:	f000 fe9d 	bl	80038f6 <HAL_UART_RxCpltCallback>
 8002bbc:	bd10      	pop	{r4, pc}
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002bbe:	8b13      	ldrh	r3, [r2, #24]
 8002bc0:	b29b      	uxth	r3, r3
 8002bc2:	f043 0308 	orr.w	r3, r3, #8
 8002bc6:	8313      	strh	r3, [r2, #24]
 8002bc8:	bd10      	pop	{r4, pc}
	...

08002bcc <UART_SetConfig>:
  if(UART_INSTANCE_LOWPOWER(huart))
 8002bcc:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002bce:	69c1      	ldr	r1, [r0, #28]
{
 8002bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bd2:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002bd4:	6883      	ldr	r3, [r0, #8]
 8002bd6:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002bd8:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002bda:	4303      	orrs	r3, r0
 8002bdc:	6960      	ldr	r0, [r4, #20]
 8002bde:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002be0:	4882      	ldr	r0, [pc, #520]	; (8002dec <UART_SetConfig+0x220>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002be2:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002be4:	4028      	ands	r0, r5
 8002be6:	4303      	orrs	r3, r0
 8002be8:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bea:	6853      	ldr	r3, [r2, #4]
 8002bec:	68e0      	ldr	r0, [r4, #12]
 8002bee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002bf2:	4303      	orrs	r3, r0
 8002bf4:	6053      	str	r3, [r2, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002bf6:	4b7e      	ldr	r3, [pc, #504]	; (8002df0 <UART_SetConfig+0x224>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002bf8:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002bfa:	429a      	cmp	r2, r3
    tmpreg |= huart->Init.OneBitSampling;
 8002bfc:	bf1c      	itt	ne
 8002bfe:	6a23      	ldrne	r3, [r4, #32]
 8002c00:	4318      	orrne	r0, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c02:	6893      	ldr	r3, [r2, #8]
 8002c04:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8002c08:	4303      	orrs	r3, r0
 8002c0a:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c0c:	4b79      	ldr	r3, [pc, #484]	; (8002df4 <UART_SetConfig+0x228>)
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d114      	bne.n	8002c3c <UART_SetConfig+0x70>
 8002c12:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002c16:	4a78      	ldr	r2, [pc, #480]	; (8002df8 <UART_SetConfig+0x22c>)
 8002c18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c1c:	f003 0303 	and.w	r3, r3, #3
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c20:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002c24:	5cd3      	ldrb	r3, [r2, r3]
 8002c26:	f040 80aa 	bne.w	8002d7e <UART_SetConfig+0x1b2>
    switch (clocksource)
 8002c2a:	2b08      	cmp	r3, #8
 8002c2c:	d820      	bhi.n	8002c70 <UART_SetConfig+0xa4>
 8002c2e:	e8df f003 	tbb	[pc, r3]
 8002c32:	8f77      	.short	0x8f77
 8002c34:	1f9b1f92 	.word	0x1f9b1f92
 8002c38:	1f1f      	.short	0x1f1f
 8002c3a:	9e          	.byte	0x9e
 8002c3b:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c3c:	4b6f      	ldr	r3, [pc, #444]	; (8002dfc <UART_SetConfig+0x230>)
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d107      	bne.n	8002c52 <UART_SetConfig+0x86>
 8002c42:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8002c46:	4a6e      	ldr	r2, [pc, #440]	; (8002e00 <UART_SetConfig+0x234>)
 8002c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c4c:	f003 030c 	and.w	r3, r3, #12
 8002c50:	e7e6      	b.n	8002c20 <UART_SetConfig+0x54>
 8002c52:	4b67      	ldr	r3, [pc, #412]	; (8002df0 <UART_SetConfig+0x224>)
 8002c54:	429a      	cmp	r2, r3
 8002c56:	f040 80c2 	bne.w	8002dde <UART_SetConfig+0x212>
 8002c5a:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8002c5e:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 8002c62:	f405 6540 	and.w	r5, r5, #3072	; 0xc00
 8002c66:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8002c6a:	d02a      	beq.n	8002cc2 <UART_SetConfig+0xf6>
 8002c6c:	d806      	bhi.n	8002c7c <UART_SetConfig+0xb0>
 8002c6e:	b315      	cbz	r5, 8002cb6 <UART_SetConfig+0xea>
        ret = HAL_ERROR;
 8002c70:	2201      	movs	r2, #1
  huart->RxISR = NULL;
 8002c72:	2300      	movs	r3, #0
 8002c74:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8002c76:	6663      	str	r3, [r4, #100]	; 0x64
}
 8002c78:	4610      	mov	r0, r2
 8002c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c7c:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8002c80:	d006      	beq.n	8002c90 <UART_SetConfig+0xc4>
 8002c82:	f5b5 6f40 	cmp.w	r5, #3072	; 0xc00
 8002c86:	d1f3      	bne.n	8002c70 <UART_SetConfig+0xa4>
      lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002c88:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c8c:	2508      	movs	r5, #8
 8002c8e:	e001      	b.n	8002c94 <UART_SetConfig+0xc8>
      lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002c90:	485c      	ldr	r0, [pc, #368]	; (8002e04 <UART_SetConfig+0x238>)
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c92:	2502      	movs	r5, #2
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 8002c94:	6862      	ldr	r2, [r4, #4]
 8002c96:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8002c9a:	4283      	cmp	r3, r0
 8002c9c:	d8e8      	bhi.n	8002c70 <UART_SetConfig+0xa4>
 8002c9e:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8002ca2:	d8e5      	bhi.n	8002c70 <UART_SetConfig+0xa4>
        switch (clocksource)
 8002ca4:	2d08      	cmp	r5, #8
 8002ca6:	d838      	bhi.n	8002d1a <UART_SetConfig+0x14e>
 8002ca8:	e8df f005 	tbb	[pc, r5]
 8002cac:	3726370f 	.word	0x3726370f
 8002cb0:	3737372e 	.word	0x3737372e
 8002cb4:	31          	.byte	0x31
 8002cb5:	00          	.byte	0x00
      lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002cb6:	f7ff f957 	bl	8001f68 <HAL_RCC_GetPCLK1Freq>
    if (lpuart_ker_ck_pres != 0U)
 8002cba:	2800      	cmp	r0, #0
 8002cbc:	d1ea      	bne.n	8002c94 <UART_SetConfig+0xc8>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	e7d7      	b.n	8002c72 <UART_SetConfig+0xa6>
      lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002cc2:	f7fe fdd1 	bl	8001868 <HAL_RCC_GetSysClockFreq>
      break;
 8002cc6:	2504      	movs	r5, #4
 8002cc8:	e7f7      	b.n	8002cba <UART_SetConfig+0xee>
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002cca:	f7ff f94d 	bl	8001f68 <HAL_RCC_GetPCLK1Freq>
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002cce:	6862      	ldr	r2, [r4, #4]
 8002cd0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002cd4:	0856      	lsrs	r6, r2, #1
 8002cd6:	2700      	movs	r7, #0
 8002cd8:	fbe1 6700 	umlal	r6, r7, r1, r0
 8002cdc:	2300      	movs	r3, #0
 8002cde:	4630      	mov	r0, r6
 8002ce0:	4639      	mov	r1, r7
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002ce2:	f7fd ff5d 	bl	8000ba0 <__aeabi_uldivmod>
          break;
 8002ce6:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002ce8:	4b47      	ldr	r3, [pc, #284]	; (8002e08 <UART_SetConfig+0x23c>)
 8002cea:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8002cee:	4299      	cmp	r1, r3
 8002cf0:	d8be      	bhi.n	8002c70 <UART_SetConfig+0xa4>
          huart->Instance->BRR = usartdiv;
 8002cf2:	6823      	ldr	r3, [r4, #0]
 8002cf4:	60d8      	str	r0, [r3, #12]
 8002cf6:	e7bc      	b.n	8002c72 <UART_SetConfig+0xa6>
          usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8002cf8:	4844      	ldr	r0, [pc, #272]	; (8002e0c <UART_SetConfig+0x240>)
 8002cfa:	0855      	lsrs	r5, r2, #1
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	2100      	movs	r1, #0
 8002d00:	1940      	adds	r0, r0, r5
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002d02:	f141 0100 	adc.w	r1, r1, #0
 8002d06:	e7ec      	b.n	8002ce2 <UART_SetConfig+0x116>
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002d08:	f7fe fdae 	bl	8001868 <HAL_RCC_GetSysClockFreq>
 8002d0c:	e7df      	b.n	8002cce <UART_SetConfig+0x102>
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002d0e:	0850      	lsrs	r0, r2, #1
 8002d10:	2100      	movs	r1, #0
 8002d12:	2300      	movs	r3, #0
 8002d14:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8002d18:	e7f3      	b.n	8002d02 <UART_SetConfig+0x136>
          ret = HAL_ERROR;
 8002d1a:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002d1c:	2000      	movs	r0, #0
 8002d1e:	e7e3      	b.n	8002ce8 <UART_SetConfig+0x11c>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002d20:	f7ff f922 	bl	8001f68 <HAL_RCC_GetPCLK1Freq>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002d24:	6861      	ldr	r1, [r4, #4]
 8002d26:	084a      	lsrs	r2, r1, #1
 8002d28:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8002d2c:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d30:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d32:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d34:	f1a3 0010 	sub.w	r0, r3, #16
 8002d38:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002d3c:	4288      	cmp	r0, r1
 8002d3e:	d897      	bhi.n	8002c70 <UART_SetConfig+0xa4>
      brrtemp = usartdiv & 0xFFF0U;
 8002d40:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8002d44:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d46:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8002d4a:	430b      	orrs	r3, r1
 8002d4c:	60c3      	str	r3, [r0, #12]
 8002d4e:	e790      	b.n	8002c72 <UART_SetConfig+0xa6>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002d50:	f7ff f91a 	bl	8001f88 <HAL_RCC_GetPCLK2Freq>
 8002d54:	e7e6      	b.n	8002d24 <UART_SetConfig+0x158>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002d56:	6860      	ldr	r0, [r4, #4]
 8002d58:	0843      	lsrs	r3, r0, #1
 8002d5a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8002d5e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002d62:	fbb3 f3f0 	udiv	r3, r3, r0
 8002d66:	e7e3      	b.n	8002d30 <UART_SetConfig+0x164>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002d68:	f7fe fd7e 	bl	8001868 <HAL_RCC_GetSysClockFreq>
 8002d6c:	e7da      	b.n	8002d24 <UART_SetConfig+0x158>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002d6e:	6860      	ldr	r0, [r4, #4]
 8002d70:	0843      	lsrs	r3, r0, #1
 8002d72:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002d76:	e7f4      	b.n	8002d62 <UART_SetConfig+0x196>
      ret = HAL_ERROR;
 8002d78:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	e7da      	b.n	8002d34 <UART_SetConfig+0x168>
    switch (clocksource)
 8002d7e:	2b08      	cmp	r3, #8
 8002d80:	d830      	bhi.n	8002de4 <UART_SetConfig+0x218>
 8002d82:	e8df f003 	tbb	[pc, r3]
 8002d86:	1805      	.short	0x1805
 8002d88:	2f242f1b 	.word	0x2f242f1b
 8002d8c:	2f2f      	.short	0x2f2f
 8002d8e:	27          	.byte	0x27
 8002d8f:	00          	.byte	0x00
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002d90:	f7ff f8ea 	bl	8001f68 <HAL_RCC_GetPCLK1Freq>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002d94:	6862      	ldr	r2, [r4, #4]
 8002d96:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8002d9a:	fbb3 f3f2 	udiv	r3, r3, r2
 8002d9e:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002da0:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002da2:	f1a3 0010 	sub.w	r0, r3, #16
 8002da6:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002daa:	4288      	cmp	r0, r1
 8002dac:	f63f af60 	bhi.w	8002c70 <UART_SetConfig+0xa4>
      huart->Instance->BRR = usartdiv;
 8002db0:	6821      	ldr	r1, [r4, #0]
 8002db2:	60cb      	str	r3, [r1, #12]
 8002db4:	e75d      	b.n	8002c72 <UART_SetConfig+0xa6>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002db6:	f7ff f8e7 	bl	8001f88 <HAL_RCC_GetPCLK2Freq>
 8002dba:	e7eb      	b.n	8002d94 <UART_SetConfig+0x1c8>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002dbc:	6860      	ldr	r0, [r4, #4]
 8002dbe:	0843      	lsrs	r3, r0, #1
 8002dc0:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002dc4:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002dc8:	fbb3 f3f0 	udiv	r3, r3, r0
 8002dcc:	e7e7      	b.n	8002d9e <UART_SetConfig+0x1d2>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002dce:	f7fe fd4b 	bl	8001868 <HAL_RCC_GetSysClockFreq>
 8002dd2:	e7df      	b.n	8002d94 <UART_SetConfig+0x1c8>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002dd4:	6860      	ldr	r0, [r4, #4]
 8002dd6:	0843      	lsrs	r3, r0, #1
 8002dd8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002ddc:	e7f4      	b.n	8002dc8 <UART_SetConfig+0x1fc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002dde:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002de2:	d0c9      	beq.n	8002d78 <UART_SetConfig+0x1ac>
      ret = HAL_ERROR;
 8002de4:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002de6:	2300      	movs	r3, #0
 8002de8:	e7db      	b.n	8002da2 <UART_SetConfig+0x1d6>
 8002dea:	bf00      	nop
 8002dec:	efff69f3 	.word	0xefff69f3
 8002df0:	40008000 	.word	0x40008000
 8002df4:	40013800 	.word	0x40013800
 8002df8:	080080e8 	.word	0x080080e8
 8002dfc:	40004400 	.word	0x40004400
 8002e00:	080080ec 	.word	0x080080ec
 8002e04:	00f42400 	.word	0x00f42400
 8002e08:	000ffcff 	.word	0x000ffcff
 8002e0c:	f4240000 	.word	0xf4240000

08002e10 <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e10:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002e12:	07da      	lsls	r2, r3, #31
{
 8002e14:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e16:	d506      	bpl.n	8002e26 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e18:	6801      	ldr	r1, [r0, #0]
 8002e1a:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002e1c:	684a      	ldr	r2, [r1, #4]
 8002e1e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002e22:	4322      	orrs	r2, r4
 8002e24:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e26:	079c      	lsls	r4, r3, #30
 8002e28:	d506      	bpl.n	8002e38 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e2a:	6801      	ldr	r1, [r0, #0]
 8002e2c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002e2e:	684a      	ldr	r2, [r1, #4]
 8002e30:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002e34:	4322      	orrs	r2, r4
 8002e36:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e38:	0759      	lsls	r1, r3, #29
 8002e3a:	d506      	bpl.n	8002e4a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002e3c:	6801      	ldr	r1, [r0, #0]
 8002e3e:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002e40:	684a      	ldr	r2, [r1, #4]
 8002e42:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e46:	4322      	orrs	r2, r4
 8002e48:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e4a:	071a      	lsls	r2, r3, #28
 8002e4c:	d506      	bpl.n	8002e5c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e4e:	6801      	ldr	r1, [r0, #0]
 8002e50:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002e52:	684a      	ldr	r2, [r1, #4]
 8002e54:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e58:	4322      	orrs	r2, r4
 8002e5a:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002e5c:	06dc      	lsls	r4, r3, #27
 8002e5e:	d506      	bpl.n	8002e6e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002e60:	6801      	ldr	r1, [r0, #0]
 8002e62:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002e64:	688a      	ldr	r2, [r1, #8]
 8002e66:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002e6a:	4322      	orrs	r2, r4
 8002e6c:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002e6e:	0699      	lsls	r1, r3, #26
 8002e70:	d506      	bpl.n	8002e80 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002e72:	6801      	ldr	r1, [r0, #0]
 8002e74:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002e76:	688a      	ldr	r2, [r1, #8]
 8002e78:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002e7c:	4322      	orrs	r2, r4
 8002e7e:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002e80:	065a      	lsls	r2, r3, #25
 8002e82:	d50f      	bpl.n	8002ea4 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002e84:	6801      	ldr	r1, [r0, #0]
 8002e86:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002e88:	684a      	ldr	r2, [r1, #4]
 8002e8a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002e8e:	4322      	orrs	r2, r4
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002e90:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002e94:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002e96:	d105      	bne.n	8002ea4 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002e98:	684a      	ldr	r2, [r1, #4]
 8002e9a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002e9c:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002ea0:	4322      	orrs	r2, r4
 8002ea2:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002ea4:	061b      	lsls	r3, r3, #24
 8002ea6:	d506      	bpl.n	8002eb6 <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002ea8:	6802      	ldr	r2, [r0, #0]
 8002eaa:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002eac:	6853      	ldr	r3, [r2, #4]
 8002eae:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002eb2:	430b      	orrs	r3, r1
 8002eb4:	6053      	str	r3, [r2, #4]
 8002eb6:	bd10      	pop	{r4, pc}

08002eb8 <UART_WaitOnFlagUntilTimeout>:
{
 8002eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ebc:	9d06      	ldr	r5, [sp, #24]
 8002ebe:	4604      	mov	r4, r0
 8002ec0:	460f      	mov	r7, r1
 8002ec2:	4616      	mov	r6, r2
 8002ec4:	4698      	mov	r8, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ec6:	6821      	ldr	r1, [r4, #0]
 8002ec8:	69ca      	ldr	r2, [r1, #28]
 8002eca:	ea37 0302 	bics.w	r3, r7, r2
 8002ece:	bf0c      	ite	eq
 8002ed0:	2201      	moveq	r2, #1
 8002ed2:	2200      	movne	r2, #0
 8002ed4:	42b2      	cmp	r2, r6
 8002ed6:	d002      	beq.n	8002ede <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8002ed8:	2000      	movs	r0, #0
}
 8002eda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002ede:	1c6b      	adds	r3, r5, #1
 8002ee0:	d0f2      	beq.n	8002ec8 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002ee2:	b99d      	cbnz	r5, 8002f0c <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ee4:	6823      	ldr	r3, [r4, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002eec:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eee:	689a      	ldr	r2, [r3, #8]
 8002ef0:	f022 0201 	bic.w	r2, r2, #1
 8002ef4:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002ef6:	2320      	movs	r3, #32
 8002ef8:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8002efc:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 8002f00:	2300      	movs	r3, #0
 8002f02:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8002f06:	2003      	movs	r0, #3
 8002f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002f0c:	f7fd fff8 	bl	8000f00 <HAL_GetTick>
 8002f10:	eba0 0008 	sub.w	r0, r0, r8
 8002f14:	4285      	cmp	r5, r0
 8002f16:	d2d6      	bcs.n	8002ec6 <UART_WaitOnFlagUntilTimeout+0xe>
 8002f18:	e7e4      	b.n	8002ee4 <UART_WaitOnFlagUntilTimeout+0x2c>

08002f1a <HAL_UART_Transmit>:
{
 8002f1a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002f1e:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8002f20:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8002f24:	2b20      	cmp	r3, #32
{
 8002f26:	4604      	mov	r4, r0
 8002f28:	460d      	mov	r5, r1
 8002f2a:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002f2c:	d14a      	bne.n	8002fc4 <HAL_UART_Transmit+0xaa>
    if((pData == NULL ) || (Size == 0U))
 8002f2e:	2900      	cmp	r1, #0
 8002f30:	d046      	beq.n	8002fc0 <HAL_UART_Transmit+0xa6>
 8002f32:	2a00      	cmp	r2, #0
 8002f34:	d044      	beq.n	8002fc0 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8002f36:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d042      	beq.n	8002fc4 <HAL_UART_Transmit+0xaa>
 8002f3e:	2301      	movs	r3, #1
 8002f40:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f44:	2300      	movs	r3, #0
 8002f46:	6743      	str	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f48:	2321      	movs	r3, #33	; 0x21
 8002f4a:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
    tickstart = HAL_GetTick();
 8002f4e:	f7fd ffd7 	bl	8000f00 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8002f52:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8002f56:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8002f58:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8002f5c:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f60:	9700      	str	r7, [sp, #0]
    while(huart->TxXferCount > 0U)
 8002f62:	b292      	uxth	r2, r2
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f64:	4633      	mov	r3, r6
    while(huart->TxXferCount > 0U)
 8002f66:	b952      	cbnz	r2, 8002f7e <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f68:	2140      	movs	r1, #64	; 0x40
 8002f6a:	4620      	mov	r0, r4
 8002f6c:	f7ff ffa4 	bl	8002eb8 <UART_WaitOnFlagUntilTimeout>
 8002f70:	b958      	cbnz	r0, 8002f8a <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 8002f72:	2320      	movs	r3, #32
 8002f74:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    __HAL_UNLOCK(huart);
 8002f78:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 8002f7c:	e006      	b.n	8002f8c <HAL_UART_Transmit+0x72>
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	2180      	movs	r1, #128	; 0x80
 8002f82:	4620      	mov	r0, r4
 8002f84:	f7ff ff98 	bl	8002eb8 <UART_WaitOnFlagUntilTimeout>
 8002f88:	b118      	cbz	r0, 8002f92 <HAL_UART_Transmit+0x78>
        return HAL_TIMEOUT;
 8002f8a:	2003      	movs	r0, #3
}
 8002f8c:	b002      	add	sp, #8
 8002f8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f92:	68a3      	ldr	r3, [r4, #8]
 8002f94:	6822      	ldr	r2, [r4, #0]
 8002f96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f9a:	d10d      	bne.n	8002fb8 <HAL_UART_Transmit+0x9e>
 8002f9c:	6923      	ldr	r3, [r4, #16]
 8002f9e:	b95b      	cbnz	r3, 8002fb8 <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002fa0:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002fa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fa8:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8002faa:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8002fb6:	e7d1      	b.n	8002f5c <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8002fb8:	782b      	ldrb	r3, [r5, #0]
 8002fba:	8513      	strh	r3, [r2, #40]	; 0x28
 8002fbc:	3501      	adds	r5, #1
 8002fbe:	e7f4      	b.n	8002faa <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 8002fc0:	2001      	movs	r0, #1
 8002fc2:	e7e3      	b.n	8002f8c <HAL_UART_Transmit+0x72>
    return HAL_BUSY;
 8002fc4:	2002      	movs	r0, #2
 8002fc6:	e7e1      	b.n	8002f8c <HAL_UART_Transmit+0x72>

08002fc8 <UART_CheckIdleState>:
{
 8002fc8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002fca:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fcc:	2600      	movs	r6, #0
 8002fce:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 8002fd0:	f7fd ff96 	bl	8000f00 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002fd4:	6823      	ldr	r3, [r4, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8002fda:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002fdc:	d417      	bmi.n	800300e <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002fde:	6823      	ldr	r3, [r4, #0]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	075b      	lsls	r3, r3, #29
 8002fe4:	d50a      	bpl.n	8002ffc <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fe6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002fea:	9300      	str	r3, [sp, #0]
 8002fec:	2200      	movs	r2, #0
 8002fee:	462b      	mov	r3, r5
 8002ff0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002ff4:	4620      	mov	r0, r4
 8002ff6:	f7ff ff5f 	bl	8002eb8 <UART_WaitOnFlagUntilTimeout>
 8002ffa:	b9a0      	cbnz	r0, 8003026 <UART_CheckIdleState+0x5e>
  huart->gState= HAL_UART_STATE_READY;
 8002ffc:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002ffe:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8003000:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8003004:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState= HAL_UART_STATE_READY;
 8003008:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 800300c:	e00c      	b.n	8003028 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800300e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003012:	9300      	str	r3, [sp, #0]
 8003014:	4632      	mov	r2, r6
 8003016:	4603      	mov	r3, r0
 8003018:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800301c:	4620      	mov	r0, r4
 800301e:	f7ff ff4b 	bl	8002eb8 <UART_WaitOnFlagUntilTimeout>
 8003022:	2800      	cmp	r0, #0
 8003024:	d0db      	beq.n	8002fde <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8003026:	2003      	movs	r0, #3
}
 8003028:	b002      	add	sp, #8
 800302a:	bd70      	pop	{r4, r5, r6, pc}

0800302c <HAL_UART_Init>:
{
 800302c:	b510      	push	{r4, lr}
  if(huart == NULL)
 800302e:	4604      	mov	r4, r0
 8003030:	b360      	cbz	r0, 800308c <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 8003032:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8003036:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800303a:	b91b      	cbnz	r3, 8003044 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800303c:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8003040:	f000 ffaa 	bl	8003f98 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003044:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003046:	2324      	movs	r3, #36	; 0x24
 8003048:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 800304c:	6813      	ldr	r3, [r2, #0]
 800304e:	f023 0301 	bic.w	r3, r3, #1
 8003052:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003054:	4620      	mov	r0, r4
 8003056:	f7ff fdb9 	bl	8002bcc <UART_SetConfig>
 800305a:	2801      	cmp	r0, #1
 800305c:	d016      	beq.n	800308c <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800305e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003060:	b113      	cbz	r3, 8003068 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8003062:	4620      	mov	r0, r4
 8003064:	f7ff fed4 	bl	8002e10 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003068:	6823      	ldr	r3, [r4, #0]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003070:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003078:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8003080:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8003082:	601a      	str	r2, [r3, #0]
}
 8003084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8003088:	f7ff bf9e 	b.w	8002fc8 <UART_CheckIdleState>
}
 800308c:	2001      	movs	r0, #1
 800308e:	bd10      	pop	{r4, pc}

08003090 <SPI_Write>:
#include "KOR_FONT.h"

extern SPI_HandleTypeDef hspi1;

void SPI_Write(uint16_t data)
{
 8003090:	b507      	push	{r0, r1, r2, lr}
	uint8_t dataBuf[2];
	dataBuf[0] = (uint8_t)(data >> 8);
 8003092:	0a03      	lsrs	r3, r0, #8
 8003094:	f88d 3004 	strb.w	r3, [sp, #4]
	dataBuf[1] = (uint8_t)(data);
 8003098:	f88d 0005 	strb.w	r0, [sp, #5]
	HAL_SPI_Transmit(&hspi1, dataBuf, 2, 1000);	
 800309c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030a0:	2202      	movs	r2, #2
 80030a2:	a901      	add	r1, sp, #4
 80030a4:	4802      	ldr	r0, [pc, #8]	; (80030b0 <SPI_Write+0x20>)
 80030a6:	f7ff fa3f 	bl	8002528 <HAL_SPI_Transmit>
}
 80030aa:	b003      	add	sp, #12
 80030ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80030b0:	20000784 	.word	0x20000784

080030b4 <LCD_WRITE_REG>:

void LCD_WRITE_REG(uint16_t index)
{
 80030b4:	b510      	push	{r4, lr}
	LCD_RS_L(); LCD_CS_L();	
 80030b6:	2200      	movs	r2, #0
{
 80030b8:	4604      	mov	r4, r0
	LCD_RS_L(); LCD_CS_L();	
 80030ba:	2120      	movs	r1, #32
 80030bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030c0:	f7fe f860 	bl	8001184 <HAL_GPIO_WritePin>
 80030c4:	2200      	movs	r2, #0
 80030c6:	2110      	movs	r1, #16
 80030c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030cc:	f7fe f85a 	bl	8001184 <HAL_GPIO_WritePin>
	SPI_Write(index);
 80030d0:	4620      	mov	r0, r4
 80030d2:	f7ff ffdd 	bl	8003090 <SPI_Write>
	LCD_CS_H(); LCD_RS_H();
 80030d6:	2201      	movs	r2, #1
 80030d8:	2110      	movs	r1, #16
 80030da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030de:	f7fe f851 	bl	8001184 <HAL_GPIO_WritePin>
 80030e2:	2201      	movs	r2, #1
 80030e4:	2120      	movs	r1, #32
 80030e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
}
 80030ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	LCD_CS_H(); LCD_RS_H();
 80030ee:	f7fe b849 	b.w	8001184 <HAL_GPIO_WritePin>

080030f2 <LCD_WRITE_COMMAND>:
	SPI_Write(data);
	LCD_CS_H();
}

void LCD_WRITE_COMMAND(uint16_t index, uint16_t data)
{
 80030f2:	b538      	push	{r3, r4, r5, lr}
	LCD_RS_L();	LCD_CS_L();
 80030f4:	2200      	movs	r2, #0
{
 80030f6:	4605      	mov	r5, r0
 80030f8:	460c      	mov	r4, r1
	LCD_RS_L();	LCD_CS_L();
 80030fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030fe:	2120      	movs	r1, #32
 8003100:	f7fe f840 	bl	8001184 <HAL_GPIO_WritePin>
 8003104:	2200      	movs	r2, #0
 8003106:	2110      	movs	r1, #16
 8003108:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800310c:	f7fe f83a 	bl	8001184 <HAL_GPIO_WritePin>
	SPI_Write(index);
 8003110:	4628      	mov	r0, r5
 8003112:	f7ff ffbd 	bl	8003090 <SPI_Write>
	// LCD_CS_H();
	LCD_RS_H();
 8003116:	2201      	movs	r2, #1
 8003118:	2120      	movs	r1, #32
 800311a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800311e:	f7fe f831 	bl	8001184 <HAL_GPIO_WritePin>
		
	// LCD_CS_L();
	SPI_Write(data);
 8003122:	4620      	mov	r0, r4
 8003124:	f7ff ffb4 	bl	8003090 <SPI_Write>
	LCD_CS_H();
 8003128:	2201      	movs	r2, #1
 800312a:	2110      	movs	r1, #16
 800312c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
}
 8003130:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	LCD_CS_H();
 8003134:	f7fe b826 	b.w	8001184 <HAL_GPIO_WritePin>

08003138 <lcd_clear_screen>:
{
	SPI_Write(data);
}

void lcd_clear_screen(uint16_t color_background)
{
 8003138:	b570      	push	{r4, r5, r6, lr}
	uint16_t i, j;

	LCD_WRITE_COMMAND(0x210,0x00);
 800313a:	2100      	movs	r1, #0
{
 800313c:	4606      	mov	r6, r0
	LCD_WRITE_COMMAND(0x210,0x00);
 800313e:	f44f 7004 	mov.w	r0, #528	; 0x210
 8003142:	f7ff ffd6 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x211,0xEF);
 8003146:	21ef      	movs	r1, #239	; 0xef
 8003148:	f240 2011 	movw	r0, #529	; 0x211
 800314c:	f7ff ffd1 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x212,0x0000);
 8003150:	2100      	movs	r1, #0
 8003152:	f240 2012 	movw	r0, #530	; 0x212
 8003156:	f7ff ffcc 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x213,0x013F);	
 800315a:	f240 113f 	movw	r1, #319	; 0x13f
 800315e:	f240 2013 	movw	r0, #531	; 0x213
 8003162:	f7ff ffc6 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x200,0x0000);
 8003166:	2100      	movs	r1, #0
 8003168:	f44f 7000 	mov.w	r0, #512	; 0x200
 800316c:	f7ff ffc1 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x201,0x0000);
 8003170:	2100      	movs	r1, #0
 8003172:	f240 2001 	movw	r0, #513	; 0x201
 8003176:	f7ff ffbc 	bl	80030f2 <LCD_WRITE_COMMAND>
	
	LCD_WRITE_REG(0x202);	//RAM Write index
 800317a:	f240 2002 	movw	r0, #514	; 0x202
 800317e:	f7ff ff99 	bl	80030b4 <LCD_WRITE_REG>
	
	LCD_RS_H();	LCD_CS_L();
 8003182:	2201      	movs	r2, #1
 8003184:	2120      	movs	r1, #32
 8003186:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800318a:	f7fd fffb 	bl	8001184 <HAL_GPIO_WritePin>
 800318e:	2200      	movs	r2, #0
 8003190:	2110      	movs	r1, #16
 8003192:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003196:	f7fd fff5 	bl	8001184 <HAL_GPIO_WritePin>
 800319a:	25f0      	movs	r5, #240	; 0xf0
{
 800319c:	f44f 74a0 	mov.w	r4, #320	; 0x140
 80031a0:	3c01      	subs	r4, #1
	SPI_Write(data);
 80031a2:	4630      	mov	r0, r6
 80031a4:	b2a4      	uxth	r4, r4
 80031a6:	f7ff ff73 	bl	8003090 <SPI_Write>
	
	for(i=0;i<LCD_Y_SIZE;i++)
	{
		for(j=0;j<LCD_X_SIZE;j++)
 80031aa:	2c00      	cmp	r4, #0
 80031ac:	d1f8      	bne.n	80031a0 <lcd_clear_screen+0x68>
 80031ae:	3d01      	subs	r5, #1
 80031b0:	b2ad      	uxth	r5, r5
	for(i=0;i<LCD_Y_SIZE;i++)
 80031b2:	2d00      	cmp	r5, #0
 80031b4:	d1f2      	bne.n	800319c <lcd_clear_screen+0x64>
		{
			LCD_WRITE_DATA(color_background);
		}
	}	
	// LCD_RS_L();
	LCD_CS_H();
 80031b6:	2201      	movs	r2, #1
 80031b8:	2110      	movs	r1, #16
 80031ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
}
 80031be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	LCD_CS_H();
 80031c2:	f7fd bfdf 	b.w	8001184 <HAL_GPIO_WritePin>

080031c6 <lcd_init>:

void lcd_init(void)
{
 80031c6:	b508      	push	{r3, lr}
	LCD_CS_H(); LCD_RS_H();
 80031c8:	2201      	movs	r2, #1
 80031ca:	2110      	movs	r1, #16
 80031cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031d0:	f7fd ffd8 	bl	8001184 <HAL_GPIO_WritePin>
 80031d4:	2201      	movs	r2, #1
 80031d6:	2120      	movs	r1, #32
 80031d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031dc:	f7fd ffd2 	bl	8001184 <HAL_GPIO_WritePin>
	
	//  Reset LCD	
	LCD_RST_L(); HAL_Delay(100);
 80031e0:	2200      	movs	r2, #0
 80031e2:	2140      	movs	r1, #64	; 0x40
 80031e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031e8:	f7fd ffcc 	bl	8001184 <HAL_GPIO_WritePin>
 80031ec:	2064      	movs	r0, #100	; 0x64
 80031ee:	f7fd fe8d 	bl	8000f0c <HAL_Delay>
	LCD_RST_H(); HAL_Delay(10);	
 80031f2:	2201      	movs	r2, #1
 80031f4:	2140      	movs	r1, #64	; 0x40
 80031f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031fa:	f7fd ffc3 	bl	8001184 <HAL_GPIO_WritePin>
 80031fe:	200a      	movs	r0, #10
 8003200:	f7fd fe84 	bl	8000f0c <HAL_Delay>


//	LCD_WRITE_COMMAND( 0x003, 0x0001 );
	LCD_WRITE_COMMAND( 0x03A, 0x0001 ); /* oschilliation start */
 8003204:	2101      	movs	r1, #1
 8003206:	203a      	movs	r0, #58	; 0x3a
 8003208:	f7ff ff73 	bl	80030f2 <LCD_WRITE_COMMAND>
	HAL_Delay(100);
 800320c:	2064      	movs	r0, #100	; 0x64
 800320e:	f7fd fe7d 	bl	8000f0c <HAL_Delay>
	/* Power settings */  	
	LCD_WRITE_COMMAND( 0x100, 0x0000 ); /*power supply setup*/	
 8003212:	2100      	movs	r1, #0
 8003214:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003218:	f7ff ff6b 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x101, 0x0000 ); 
 800321c:	2100      	movs	r1, #0
 800321e:	f240 1001 	movw	r0, #257	; 0x101
 8003222:	f7ff ff66 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x102, 0x3110 ); 
 8003226:	f243 1110 	movw	r1, #12560	; 0x3110
 800322a:	f44f 7081 	mov.w	r0, #258	; 0x102
 800322e:	f7ff ff60 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x103, 0xe200 ); 
 8003232:	f44f 4162 	mov.w	r1, #57856	; 0xe200
 8003236:	f240 1003 	movw	r0, #259	; 0x103
 800323a:	f7ff ff5a 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x110, 0x009d ); 
 800323e:	219d      	movs	r1, #157	; 0x9d
 8003240:	f44f 7088 	mov.w	r0, #272	; 0x110
 8003244:	f7ff ff55 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x111, 0x0022 ); 
 8003248:	2122      	movs	r1, #34	; 0x22
 800324a:	f240 1011 	movw	r0, #273	; 0x111
 800324e:	f7ff ff50 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x100, 0x0120 ); 
 8003252:	f44f 7190 	mov.w	r1, #288	; 0x120
 8003256:	f44f 7080 	mov.w	r0, #256	; 0x100
 800325a:	f7ff ff4a 	bl	80030f2 <LCD_WRITE_COMMAND>
	HAL_Delay(20);
 800325e:	2014      	movs	r0, #20
 8003260:	f7fd fe54 	bl	8000f0c <HAL_Delay>

	LCD_WRITE_COMMAND( 0x100, 0x3120 );
 8003264:	f243 1120 	movw	r1, #12576	; 0x3120
 8003268:	f44f 7080 	mov.w	r0, #256	; 0x100
 800326c:	f7ff ff41 	bl	80030f2 <LCD_WRITE_COMMAND>
	HAL_Delay(80);
 8003270:	2050      	movs	r0, #80	; 0x50
 8003272:	f7fd fe4b 	bl	8000f0c <HAL_Delay>
	/* Display control */   
	LCD_WRITE_COMMAND( 0x001, 0x0100 );
 8003276:	f44f 7180 	mov.w	r1, #256	; 0x100
 800327a:	2001      	movs	r0, #1
 800327c:	f7ff ff39 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x002, 0x0000 );
 8003280:	2100      	movs	r1, #0
 8003282:	2002      	movs	r0, #2
 8003284:	f7ff ff35 	bl	80030f2 <LCD_WRITE_COMMAND>

	LCD_WRITE_COMMAND( 0x003, 0x1230 );
 8003288:	f241 2130 	movw	r1, #4656	; 0x1230
 800328c:	2003      	movs	r0, #3
 800328e:	f7ff ff30 	bl	80030f2 <LCD_WRITE_COMMAND>
//	LCD_WRITE_COMMAND( 0x003, 0x1238 );


	LCD_WRITE_COMMAND( 0x006, 0x0000 );
 8003292:	2100      	movs	r1, #0
 8003294:	2006      	movs	r0, #6
 8003296:	f7ff ff2c 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x007, 0x0101 );
 800329a:	f240 1101 	movw	r1, #257	; 0x101
 800329e:	2007      	movs	r0, #7
 80032a0:	f7ff ff27 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x008, 0x0808 );
 80032a4:	f640 0108 	movw	r1, #2056	; 0x808
 80032a8:	2008      	movs	r0, #8
 80032aa:	f7ff ff22 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x009, 0x0000 );
 80032ae:	2100      	movs	r1, #0
 80032b0:	2009      	movs	r0, #9
 80032b2:	f7ff ff1e 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x00b, 0x0000 );
 80032b6:	2100      	movs	r1, #0
 80032b8:	200b      	movs	r0, #11
 80032ba:	f7ff ff1a 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x00c, 0x0000 );
 80032be:	2100      	movs	r1, #0
 80032c0:	200c      	movs	r0, #12
 80032c2:	f7ff ff16 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x00d, 0x0018 );
 80032c6:	2118      	movs	r1, #24
 80032c8:	200d      	movs	r0, #13
 80032ca:	f7ff ff12 	bl	80030f2 <LCD_WRITE_COMMAND>
	/* LTPS control settings */   
	LCD_WRITE_COMMAND( 0x012, 0x0000 );
 80032ce:	2100      	movs	r1, #0
 80032d0:	2012      	movs	r0, #18
 80032d2:	f7ff ff0e 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x013, 0x0000 );
 80032d6:	2100      	movs	r1, #0
 80032d8:	2013      	movs	r0, #19
 80032da:	f7ff ff0a 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x018, 0x0000 );
 80032de:	2100      	movs	r1, #0
 80032e0:	2018      	movs	r0, #24
 80032e2:	f7ff ff06 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x019, 0x0000 );
 80032e6:	2100      	movs	r1, #0
 80032e8:	2019      	movs	r0, #25
 80032ea:	f7ff ff02 	bl	80030f2 <LCD_WRITE_COMMAND>

	LCD_WRITE_COMMAND( 0x203, 0x0000 );
 80032ee:	2100      	movs	r1, #0
 80032f0:	f240 2003 	movw	r0, #515	; 0x203
 80032f4:	f7ff fefd 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x204, 0x0000 );
 80032f8:	2100      	movs	r1, #0
 80032fa:	f44f 7001 	mov.w	r0, #516	; 0x204
 80032fe:	f7ff fef8 	bl	80030f2 <LCD_WRITE_COMMAND>

	LCD_WRITE_COMMAND( 0x210, 0x0000 );
 8003302:	2100      	movs	r1, #0
 8003304:	f44f 7004 	mov.w	r0, #528	; 0x210
 8003308:	f7ff fef3 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x211, 0x00ef );
 800330c:	21ef      	movs	r1, #239	; 0xef
 800330e:	f240 2011 	movw	r0, #529	; 0x211
 8003312:	f7ff feee 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x212, 0x0000 );
 8003316:	2100      	movs	r1, #0
 8003318:	f240 2012 	movw	r0, #530	; 0x212
 800331c:	f7ff fee9 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x213, 0x013f );
 8003320:	f240 113f 	movw	r1, #319	; 0x13f
 8003324:	f240 2013 	movw	r0, #531	; 0x213
 8003328:	f7ff fee3 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x214, 0x0000 );
 800332c:	2100      	movs	r1, #0
 800332e:	f44f 7005 	mov.w	r0, #532	; 0x214
 8003332:	f7ff fede 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x215, 0x0000 );
 8003336:	2100      	movs	r1, #0
 8003338:	f240 2015 	movw	r0, #533	; 0x215
 800333c:	f7ff fed9 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x216, 0x0000 );
 8003340:	2100      	movs	r1, #0
 8003342:	f240 2016 	movw	r0, #534	; 0x216
 8003346:	f7ff fed4 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x217, 0x0000 );
 800334a:	2100      	movs	r1, #0
 800334c:	f240 2017 	movw	r0, #535	; 0x217
 8003350:	f7ff fecf 	bl	80030f2 <LCD_WRITE_COMMAND>

	// Gray scale settings
	LCD_WRITE_COMMAND( 0x300, 0x5343);
 8003354:	f245 3143 	movw	r1, #21315	; 0x5343
 8003358:	f44f 7040 	mov.w	r0, #768	; 0x300
 800335c:	f7ff fec9 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x301, 0x1021);
 8003360:	f241 0121 	movw	r1, #4129	; 0x1021
 8003364:	f240 3001 	movw	r0, #769	; 0x301
 8003368:	f7ff fec3 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x302, 0x0003);
 800336c:	2103      	movs	r1, #3
 800336e:	f240 3002 	movw	r0, #770	; 0x302
 8003372:	f7ff febe 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x303, 0x0011);
 8003376:	2111      	movs	r1, #17
 8003378:	f240 3003 	movw	r0, #771	; 0x303
 800337c:	f7ff feb9 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x304, 0x050a);
 8003380:	f240 510a 	movw	r1, #1290	; 0x50a
 8003384:	f44f 7041 	mov.w	r0, #772	; 0x304
 8003388:	f7ff feb3 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x305, 0x4342);
 800338c:	f244 3142 	movw	r1, #17218	; 0x4342
 8003390:	f240 3005 	movw	r0, #773	; 0x305
 8003394:	f7ff fead 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x306, 0x1100);
 8003398:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 800339c:	f240 3006 	movw	r0, #774	; 0x306
 80033a0:	f7ff fea7 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x307, 0x0003);
 80033a4:	2103      	movs	r1, #3
 80033a6:	f240 3007 	movw	r0, #775	; 0x307
 80033aa:	f7ff fea2 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x308, 0x1201);
 80033ae:	f241 2101 	movw	r1, #4609	; 0x1201
 80033b2:	f44f 7042 	mov.w	r0, #776	; 0x308
 80033b6:	f7ff fe9c 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x309, 0x050a);
 80033ba:	f240 510a 	movw	r1, #1290	; 0x50a
 80033be:	f240 3009 	movw	r0, #777	; 0x309
 80033c2:	f7ff fe96 	bl	80030f2 <LCD_WRITE_COMMAND>

	/* RAM access settings */ 
	LCD_WRITE_COMMAND( 0x400, 0x4027 );
 80033c6:	f244 0127 	movw	r1, #16423	; 0x4027
 80033ca:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80033ce:	f7ff fe90 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x401, 0x0000 );
 80033d2:	2100      	movs	r1, #0
 80033d4:	f240 4001 	movw	r0, #1025	; 0x401
 80033d8:	f7ff fe8b 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x402, 0x0000 );	/* First screen drive position (1) */   	
 80033dc:	2100      	movs	r1, #0
 80033de:	f240 4002 	movw	r0, #1026	; 0x402
 80033e2:	f7ff fe86 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x403, 0x013f );	/* First screen drive position (2) */   	
 80033e6:	f240 113f 	movw	r1, #319	; 0x13f
 80033ea:	f240 4003 	movw	r0, #1027	; 0x403
 80033ee:	f7ff fe80 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x404, 0x0000 );
 80033f2:	2100      	movs	r1, #0
 80033f4:	f240 4004 	movw	r0, #1028	; 0x404
 80033f8:	f7ff fe7b 	bl	80030f2 <LCD_WRITE_COMMAND>

	LCD_WRITE_COMMAND( 0x200, 0x0000 );
 80033fc:	2100      	movs	r1, #0
 80033fe:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003402:	f7ff fe76 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x201, 0x0000 );
 8003406:	2100      	movs	r1, #0
 8003408:	f240 2001 	movw	r0, #513	; 0x201
 800340c:	f7ff fe71 	bl	80030f2 <LCD_WRITE_COMMAND>
	
	LCD_WRITE_COMMAND( 0x100, 0x7120 );
 8003410:	f247 1120 	movw	r1, #28960	; 0x7120
 8003414:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003418:	f7ff fe6b 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x007, 0x0103 );
 800341c:	f240 1103 	movw	r1, #259	; 0x103
 8003420:	2007      	movs	r0, #7
 8003422:	f7ff fe66 	bl	80030f2 <LCD_WRITE_COMMAND>
	HAL_Delay(10);
 8003426:	200a      	movs	r0, #10
 8003428:	f7fd fd70 	bl	8000f0c <HAL_Delay>
	LCD_WRITE_COMMAND( 0x007, 0x0113 );	
 800342c:	f240 1113 	movw	r1, #275	; 0x113
 8003430:	2007      	movs	r0, #7
}
 8003432:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	LCD_WRITE_COMMAND( 0x007, 0x0113 );	
 8003436:	f7ff be5c 	b.w	80030f2 <LCD_WRITE_COMMAND>
	...

0800343c <lcd_display_char>:
void lcd_display_char(uint16_t ch_asc,
											uint16_t color_front,
											uint16_t color_background,
											uint16_t postion_x,
											uint16_t postion_y)
{
 800343c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003440:	f8bd 4020 	ldrh.w	r4, [sp, #32]
	uint16_t i, j, b;
	const uint8_t *p = 0;
	
	LCD_WRITE_COMMAND(0x210,postion_x * 8); 	//x start point
 8003444:	00db      	lsls	r3, r3, #3
 8003446:	b29d      	uxth	r5, r3
	LCD_WRITE_COMMAND(0x212,postion_y * 16); 	//y start point
 8003448:	0124      	lsls	r4, r4, #4
 800344a:	b2a4      	uxth	r4, r4
{
 800344c:	4681      	mov	r9, r0
 800344e:	460e      	mov	r6, r1
	LCD_WRITE_COMMAND(0x210,postion_x * 8); 	//x start point
 8003450:	f44f 7004 	mov.w	r0, #528	; 0x210
 8003454:	4629      	mov	r1, r5
{
 8003456:	4617      	mov	r7, r2
	LCD_WRITE_COMMAND(0x210,postion_x * 8); 	//x start point
 8003458:	f7ff fe4b 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x212,postion_y * 16); 	//y start point
 800345c:	4621      	mov	r1, r4
 800345e:	f240 2012 	movw	r0, #530	; 0x212
 8003462:	f7ff fe46 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x211,postion_x * 8+7);	//x end point
 8003466:	1de9      	adds	r1, r5, #7
 8003468:	b289      	uxth	r1, r1
 800346a:	f240 2011 	movw	r0, #529	; 0x211
 800346e:	f7ff fe40 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x213,postion_y * 16+15);	//y end point
 8003472:	f104 010f 	add.w	r1, r4, #15
 8003476:	b289      	uxth	r1, r1
 8003478:	f240 2013 	movw	r0, #531	; 0x213
 800347c:	f7ff fe39 	bl	80030f2 <LCD_WRITE_COMMAND>

	LCD_WRITE_COMMAND(0x200,postion_x * 8);
 8003480:	4629      	mov	r1, r5
 8003482:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003486:	f7ff fe34 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x201,postion_y * 16);
 800348a:	4621      	mov	r1, r4
 800348c:	f240 2001 	movw	r0, #513	; 0x201
 8003490:	f7ff fe2f 	bl	80030f2 <LCD_WRITE_COMMAND>
		
	LCD_RS_L();
 8003494:	2200      	movs	r2, #0
 8003496:	2120      	movs	r1, #32
 8003498:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800349c:	f7fd fe72 	bl	8001184 <HAL_GPIO_WritePin>
	LCD_WRITE_REG(0x202);	//RAM Write index
 80034a0:	f240 2002 	movw	r0, #514	; 0x202
 80034a4:	f7ff fe06 	bl	80030b4 <LCD_WRITE_REG>


	LCD_CS_L();
 80034a8:	2200      	movs	r2, #0
 80034aa:	2110      	movs	r1, #16
 80034ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80034b0:	f7fd fe68 	bl	8001184 <HAL_GPIO_WritePin>
	p = ascii;
	p += ch_asc * 16;

	for(j=0; j<16; j++)
	{
		b = *(p+j);
 80034b4:	4b10      	ldr	r3, [pc, #64]	; (80034f8 <lcd_display_char+0xbc>)
	p += ch_asc * 16;
 80034b6:	2400      	movs	r4, #0
		b = *(p+j);
 80034b8:	eb03 1909 	add.w	r9, r3, r9, lsl #4
 80034bc:	f819 8004 	ldrb.w	r8, [r9, r4]
 80034c0:	2508      	movs	r5, #8

		for(i=0; i<8; i++)
		{
			if(b & 0x80)
 80034c2:	f018 0f80 	tst.w	r8, #128	; 0x80
 80034c6:	f105 35ff 	add.w	r5, r5, #4294967295
	SPI_Write(data);
 80034ca:	bf14      	ite	ne
 80034cc:	4630      	movne	r0, r6
 80034ce:	4638      	moveq	r0, r7
			}
			else
			{
				LCD_WRITE_DATA(color_background);
			}
			b = b << 1;
 80034d0:	ea4f 0848 	mov.w	r8, r8, lsl #1
 80034d4:	b2ad      	uxth	r5, r5
	SPI_Write(data);
 80034d6:	f7ff fddb 	bl	8003090 <SPI_Write>
			b = b << 1;
 80034da:	fa1f f888 	uxth.w	r8, r8
		for(i=0; i<8; i++)
 80034de:	2d00      	cmp	r5, #0
 80034e0:	d1ef      	bne.n	80034c2 <lcd_display_char+0x86>
 80034e2:	3401      	adds	r4, #1
	for(j=0; j<16; j++)
 80034e4:	2c10      	cmp	r4, #16
 80034e6:	d1e9      	bne.n	80034bc <lcd_display_char+0x80>
		}
	}
	LCD_CS_H();
 80034e8:	4621      	mov	r1, r4
 80034ea:	2201      	movs	r2, #1
 80034ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
}
 80034f0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	LCD_CS_H();
 80034f4:	f7fd be46 	b.w	8001184 <HAL_GPIO_WritePin>
 80034f8:	0800c8e8 	.word	0x0800c8e8

080034fc <lcd_display_string>:
void lcd_display_string(char *str, 
												uint16_t color_front, 
												uint16_t color_background, 
												uint16_t x, 
												uint16_t y)
{
 80034fc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003500:	f8bd 5020 	ldrh.w	r5, [sp, #32]
 8003504:	460f      	mov	r7, r1
 8003506:	4690      	mov	r8, r2
 8003508:	461c      	mov	r4, r3
 800350a:	1e46      	subs	r6, r0, #1
	while (*str) 
 800350c:	f816 0f01 	ldrb.w	r0, [r6, #1]!
 8003510:	b910      	cbnz	r0, 8003518 <lcd_display_string+0x1c>
				y=0;
			}
		}
		str ++;
	}
}
 8003512:	b002      	add	sp, #8
 8003514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		lcd_display_char( *str, color_front, color_background, x, y);
 8003518:	4623      	mov	r3, r4
		if(++x >= 30)
 800351a:	3401      	adds	r4, #1
		lcd_display_char( *str, color_front, color_background, x, y);
 800351c:	9500      	str	r5, [sp, #0]
 800351e:	4642      	mov	r2, r8
 8003520:	4639      	mov	r1, r7
		if(++x >= 30)
 8003522:	b2a4      	uxth	r4, r4
		lcd_display_char( *str, color_front, color_background, x, y);
 8003524:	f7ff ff8a 	bl	800343c <lcd_display_char>
		if(++x >= 30)
 8003528:	2c1d      	cmp	r4, #29
 800352a:	d9ef      	bls.n	800350c <lcd_display_string+0x10>
			if(++y >= 20)
 800352c:	3501      	adds	r5, #1
 800352e:	b2ad      	uxth	r5, r5
 8003530:	2d13      	cmp	r5, #19
				y=0;
 8003532:	bf88      	it	hi
 8003534:	2500      	movhi	r5, #0
			x=0;
 8003536:	2400      	movs	r4, #0
 8003538:	e7e8      	b.n	800350c <lcd_display_string+0x10>

0800353a <lcd_display_kor_char>:
											uint8_t* pKorbuf,
											uint16_t color_front,
											uint16_t color_background,
											uint16_t postion_x,
											uint16_t postion_y)
{
 800353a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t i, j, b, b1;
	const uint8_t *p = 0;

	LCD_WRITE_COMMAND(0x210,postion_x * 8); 	//x start point
 800353e:	00db      	lsls	r3, r3, #3
 8003540:	b29f      	uxth	r7, r3
{
 8003542:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 8003546:	4680      	mov	r8, r0
 8003548:	460d      	mov	r5, r1
	LCD_WRITE_COMMAND(0x210,postion_x * 8); 	//x start point
 800354a:	f44f 7004 	mov.w	r0, #528	; 0x210
 800354e:	4639      	mov	r1, r7
{
 8003550:	4616      	mov	r6, r2
	LCD_WRITE_COMMAND(0x211,postion_x * 8+15);	//x end point
	LCD_WRITE_COMMAND(0x212,postion_y * 16); 	//y start point
 8003552:	0124      	lsls	r4, r4, #4
	LCD_WRITE_COMMAND(0x210,postion_x * 8); 	//x start point
 8003554:	f7ff fdcd 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x211,postion_x * 8+15);	//x end point
 8003558:	f107 010f 	add.w	r1, r7, #15
	LCD_WRITE_COMMAND(0x212,postion_y * 16); 	//y start point
 800355c:	b2a4      	uxth	r4, r4
	LCD_WRITE_COMMAND(0x211,postion_x * 8+15);	//x end point
 800355e:	b289      	uxth	r1, r1
 8003560:	f240 2011 	movw	r0, #529	; 0x211
 8003564:	f7ff fdc5 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x212,postion_y * 16); 	//y start point
 8003568:	4621      	mov	r1, r4
 800356a:	f240 2012 	movw	r0, #530	; 0x212
 800356e:	f7ff fdc0 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x213,postion_y * 16+15);	//y end point
 8003572:	f104 010f 	add.w	r1, r4, #15
 8003576:	b289      	uxth	r1, r1
 8003578:	f240 2013 	movw	r0, #531	; 0x213
 800357c:	f7ff fdb9 	bl	80030f2 <LCD_WRITE_COMMAND>

	LCD_WRITE_COMMAND(0x200,postion_x * 8);
 8003580:	4639      	mov	r1, r7
 8003582:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003586:	f7ff fdb4 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x201,postion_y * 16);
 800358a:	4621      	mov	r1, r4
 800358c:	f240 2001 	movw	r0, #513	; 0x201
 8003590:	f7ff fdaf 	bl	80030f2 <LCD_WRITE_COMMAND>

	LCD_RS_L();
 8003594:	2200      	movs	r2, #0
 8003596:	2120      	movs	r1, #32
 8003598:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800359c:	f7fd fdf2 	bl	8001184 <HAL_GPIO_WritePin>
	LCD_WRITE_REG(0x202);	//RAM Write index
 80035a0:	f240 2002 	movw	r0, #514	; 0x202
 80035a4:	f7ff fd86 	bl	80030b4 <LCD_WRITE_REG>

	LCD_CS_L();
 80035a8:	2200      	movs	r2, #0
 80035aa:	2110      	movs	r1, #16
 80035ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80035b0:	f7fd fde8 	bl	8001184 <HAL_GPIO_WritePin>
 80035b4:	f108 37ff 	add.w	r7, r8, #4294967295
 80035b8:	f108 080f 	add.w	r8, r8, #15

	p = pKorbuf;

	for(j=0; j<16; j++)
	{
		b = *(p+j);
 80035bc:	f817 9f01 	ldrb.w	r9, [r7, #1]!
 80035c0:	2408      	movs	r4, #8
		for(i=0; i<8; i++)
		{
			if(b & 0x01)
 80035c2:	f019 0f01 	tst.w	r9, #1
 80035c6:	f104 34ff 	add.w	r4, r4, #4294967295
	SPI_Write(data);
 80035ca:	bf14      	ite	ne
 80035cc:	4628      	movne	r0, r5
 80035ce:	4630      	moveq	r0, r6
 80035d0:	b2a4      	uxth	r4, r4
 80035d2:	f7ff fd5d 	bl	8003090 <SPI_Write>
			}
			else
			{
				LCD_WRITE_DATA(color_background);
			}
			b = b >> 1;
 80035d6:	ea4f 0959 	mov.w	r9, r9, lsr #1
		for(i=0; i<8; i++)
 80035da:	2c00      	cmp	r4, #0
 80035dc:	d1f1      	bne.n	80035c2 <lcd_display_kor_char+0x88>
		}

		b1 = *(p+j+16);
 80035de:	f897 9010 	ldrb.w	r9, [r7, #16]
 80035e2:	2408      	movs	r4, #8
		for(i=0; i<8; i++)
		{
			if(b1 & 0x01)
 80035e4:	f019 0f01 	tst.w	r9, #1
 80035e8:	f104 34ff 	add.w	r4, r4, #4294967295
	SPI_Write(data);
 80035ec:	bf14      	ite	ne
 80035ee:	4628      	movne	r0, r5
 80035f0:	4630      	moveq	r0, r6
 80035f2:	b2a4      	uxth	r4, r4
 80035f4:	f7ff fd4c 	bl	8003090 <SPI_Write>
			}
			else
			{
				LCD_WRITE_DATA(color_background);
			}
			b1 = b1 >> 1;
 80035f8:	ea4f 0959 	mov.w	r9, r9, lsr #1
		for(i=0; i<8; i++)
 80035fc:	2c00      	cmp	r4, #0
 80035fe:	d1f1      	bne.n	80035e4 <lcd_display_kor_char+0xaa>
	for(j=0; j<16; j++)
 8003600:	4547      	cmp	r7, r8
 8003602:	d1db      	bne.n	80035bc <lcd_display_kor_char+0x82>
		}
	}
	LCD_CS_H();
 8003604:	2201      	movs	r2, #1
 8003606:	2110      	movs	r1, #16
 8003608:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
}
 800360c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	LCD_CS_H();
 8003610:	f7fd bdb8 	b.w	8001184 <HAL_GPIO_WritePin>

08003614 <lcd_display_eng_char>:
											uint8_t* pEngbuf,
											uint16_t color_front,
											uint16_t color_background,
											uint16_t postion_x,
											uint16_t postion_y)
{
 8003614:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003618:	f8bd 4020 	ldrh.w	r4, [sp, #32]
	uint16_t i, j, b, b1;
	const uint8_t *p = 0;

	LCD_WRITE_COMMAND(0x210, postion_x * 8); 	    //x start point
 800361c:	00db      	lsls	r3, r3, #3
 800361e:	b29f      	uxth	r7, r3
	LCD_WRITE_COMMAND(0x212, postion_y * 16); 	  //y start point
 8003620:	0124      	lsls	r4, r4, #4
{
 8003622:	4680      	mov	r8, r0
	LCD_WRITE_COMMAND(0x212, postion_y * 16); 	  //y start point
 8003624:	b2a4      	uxth	r4, r4
	LCD_WRITE_COMMAND(0x210, postion_x * 8); 	    //x start point
 8003626:	f44f 7004 	mov.w	r0, #528	; 0x210
{
 800362a:	460d      	mov	r5, r1
	LCD_WRITE_COMMAND(0x210, postion_x * 8); 	    //x start point
 800362c:	4639      	mov	r1, r7
{
 800362e:	4616      	mov	r6, r2
	LCD_WRITE_COMMAND(0x210, postion_x * 8); 	    //x start point
 8003630:	f7ff fd5f 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x212, postion_y * 16); 	  //y start point
 8003634:	4621      	mov	r1, r4
 8003636:	f240 2012 	movw	r0, #530	; 0x212
 800363a:	f7ff fd5a 	bl	80030f2 <LCD_WRITE_COMMAND>
//	LCD_WRITE_COMMAND(0x211, postion_x * 8+15);	  //x end point
//	LCD_WRITE_COMMAND(0x213, postion_y * 16+7);	//y end point
	LCD_WRITE_COMMAND(0x211, postion_x * 8+7);	  //x end point
 800363e:	1df9      	adds	r1, r7, #7
 8003640:	b289      	uxth	r1, r1
 8003642:	f240 2011 	movw	r0, #529	; 0x211
 8003646:	f7ff fd54 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x213, postion_y * 16+15);	//y end point
 800364a:	f104 010f 	add.w	r1, r4, #15
 800364e:	b289      	uxth	r1, r1
 8003650:	f240 2013 	movw	r0, #531	; 0x213
 8003654:	f7ff fd4d 	bl	80030f2 <LCD_WRITE_COMMAND>

	LCD_WRITE_COMMAND(0x200, postion_x * 8);
 8003658:	4639      	mov	r1, r7
 800365a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800365e:	f7ff fd48 	bl	80030f2 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x201, postion_y * 16);
 8003662:	4621      	mov	r1, r4
 8003664:	f240 2001 	movw	r0, #513	; 0x201
 8003668:	f7ff fd43 	bl	80030f2 <LCD_WRITE_COMMAND>
//	LCD_WRITE_COMMAND(0x200, postion_x * 16);
//	LCD_WRITE_COMMAND(0x201, postion_y * 8);

	LCD_RS_L();
 800366c:	2200      	movs	r2, #0
 800366e:	2120      	movs	r1, #32
 8003670:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003674:	f7fd fd86 	bl	8001184 <HAL_GPIO_WritePin>
	LCD_WRITE_REG(0x202);	//RAM Write index
 8003678:	f240 2002 	movw	r0, #514	; 0x202
 800367c:	f7ff fd1a 	bl	80030b4 <LCD_WRITE_REG>

	LCD_CS_L();
 8003680:	2200      	movs	r2, #0
 8003682:	2110      	movs	r1, #16
 8003684:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003688:	f7fd fd7c 	bl	8001184 <HAL_GPIO_WritePin>
 800368c:	f108 37ff 	add.w	r7, r8, #4294967295
 8003690:	f108 0807 	add.w	r8, r8, #7

	p = pEngbuf;

	for(j=0; j<8; j++)
	{
		b = *(p+j);
 8003694:	f817 9f01 	ldrb.w	r9, [r7, #1]!
 8003698:	2408      	movs	r4, #8
		for(i=0; i<8; i++)
		{
			if(b & 0x01)
 800369a:	f019 0f01 	tst.w	r9, #1
 800369e:	f104 34ff 	add.w	r4, r4, #4294967295
	SPI_Write(data);
 80036a2:	bf14      	ite	ne
 80036a4:	4628      	movne	r0, r5
 80036a6:	4630      	moveq	r0, r6
 80036a8:	b2a4      	uxth	r4, r4
 80036aa:	f7ff fcf1 	bl	8003090 <SPI_Write>
			}
			else
			{
				LCD_WRITE_DATA(color_background);
			}
			b = b >> 1;
 80036ae:	ea4f 0959 	mov.w	r9, r9, lsr #1
		for(i=0; i<8; i++)
 80036b2:	2c00      	cmp	r4, #0
 80036b4:	d1f1      	bne.n	800369a <lcd_display_eng_char+0x86>
		}

		b1 = *(p+j+8);
 80036b6:	f897 9008 	ldrb.w	r9, [r7, #8]
 80036ba:	2408      	movs	r4, #8
		for(i=0; i<8; i++)
		{
			if(b1 & 0x01)
 80036bc:	f019 0f01 	tst.w	r9, #1
 80036c0:	f104 34ff 	add.w	r4, r4, #4294967295
	SPI_Write(data);
 80036c4:	bf14      	ite	ne
 80036c6:	4628      	movne	r0, r5
 80036c8:	4630      	moveq	r0, r6
 80036ca:	b2a4      	uxth	r4, r4
 80036cc:	f7ff fce0 	bl	8003090 <SPI_Write>
			}
			else
			{
				LCD_WRITE_DATA(color_background);
			}
			b1 = b1 >> 1;
 80036d0:	ea4f 0959 	mov.w	r9, r9, lsr #1
		for(i=0; i<8; i++)
 80036d4:	2c00      	cmp	r4, #0
 80036d6:	d1f1      	bne.n	80036bc <lcd_display_eng_char+0xa8>
	for(j=0; j<8; j++)
 80036d8:	4547      	cmp	r7, r8
 80036da:	d1db      	bne.n	8003694 <lcd_display_eng_char+0x80>
		}
	}

	LCD_CS_H();
 80036dc:	2201      	movs	r2, #1
 80036de:	2110      	movs	r1, #16
 80036e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
}
 80036e4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	LCD_CS_H();
 80036e8:	f7fd bd4c 	b.w	8001184 <HAL_GPIO_WritePin>

080036ec <KSCodeConversion>:
	uint16_t index, KS;

	HB = KSSM >> 8;
	LB = KSSM & 0x00FF;

	if(KSSM >= 0xB0A1 && KSSM <= 0xC8FE)
 80036ec:	f500 439e 	add.w	r3, r0, #20224	; 0x4f00
 80036f0:	335f      	adds	r3, #95	; 0x5f
 80036f2:	b29b      	uxth	r3, r3
 80036f4:	f641 025d 	movw	r2, #6237	; 0x185d
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d813      	bhi.n	8003724 <KSCodeConversion+0x38>
	{
		index = (HB - 0xB0)*94 + LB - 0xA1;
 80036fc:	0a03      	lsrs	r3, r0, #8
 80036fe:	3bb0      	subs	r3, #176	; 0xb0
 8003700:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8003704:	ebc3 1202 	rsb	r2, r3, r2, lsl #4
 8003708:	b2c3      	uxtb	r3, r0
 800370a:	3ba1      	subs	r3, #161	; 0xa1
 800370c:	eb03 0342 	add.w	r3, r3, r2, lsl #1
		KS  =  KS_Table[index][0] * 256;
 8003710:	b29b      	uxth	r3, r3
 8003712:	4a06      	ldr	r2, [pc, #24]	; (800372c <KSCodeConversion+0x40>)
 8003714:	f812 1013 	ldrb.w	r1, [r2, r3, lsl #1]
		KS |=  KS_Table[index][1];
 8003718:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 800371c:	7858      	ldrb	r0, [r3, #1]
 800371e:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
		return KS;
 8003722:	4770      	bx	lr
	}
	return -1;
 8003724:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	080088f9 	.word	0x080088f9

08003730 <Korean>:
void Korean(uint16_t nRow,
						uint16_t nCol,
						uint16_t code,
						uint16_t color_front,
						uint16_t color_background)			/* write a Korean character */
{
 8003730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003734:	b08a      	sub	sp, #40	; 0x28
	unsigned char cho_5bit, joong_5bit, jong_5bit;
	unsigned char cho_bul, joong_bul, jong_bul = 0, i, jong_flag;
	unsigned int ch;
	unsigned char Kbuffer[32] = {0};		// 32 byte Korean font buffer
 8003736:	ac02      	add	r4, sp, #8
{
 8003738:	4690      	mov	r8, r2
 800373a:	4605      	mov	r5, r0
	unsigned char Kbuffer[32] = {0};		// 32 byte Korean font buffer
 800373c:	2220      	movs	r2, #32
{
 800373e:	460e      	mov	r6, r1
	unsigned char Kbuffer[32] = {0};		// 32 byte Korean font buffer
 8003740:	4620      	mov	r0, r4
 8003742:	2100      	movs	r1, #0
{
 8003744:	461f      	mov	r7, r3
	unsigned char Kbuffer[32] = {0};		// 32 byte Korean font buffer
 8003746:	f000 fd6f 	bl	8004228 <memset>
	unsigned char x;

	cho_5bit   = table_cho[(code >> 10) & 0x001F];	// get 5bit(14-10) of chosung
 800374a:	f3c8 2384 	ubfx	r3, r8, #10, #5
 800374e:	4a3b      	ldr	r2, [pc, #236]	; (800383c <Korean+0x10c>)
 8003750:	f812 e003 	ldrb.w	lr, [r2, r3]
	joong_5bit = table_joong[(code >> 5) & 0x001F];	// get 5bit(09-05) of joongsung
 8003754:	4a3a      	ldr	r2, [pc, #232]	; (8003840 <Korean+0x110>)
 8003756:	f3c8 1344 	ubfx	r3, r8, #5, #5
	jong_5bit  = table_jong[code & 0x001F];					// get 5bit(04-00) of jongsung
 800375a:	f008 081f 	and.w	r8, r8, #31
	joong_5bit = table_joong[(code >> 5) & 0x001F];	// get 5bit(09-05) of joongsung
 800375e:	f812 9003 	ldrb.w	r9, [r2, r3]
	jong_5bit  = table_jong[code & 0x001F];					// get 5bit(04-00) of jongsung
 8003762:	4b38      	ldr	r3, [pc, #224]	; (8003844 <Korean+0x114>)
 8003764:	f813 0008 	ldrb.w	r0, [r3, r8]

	if(jong_5bit == 0)	// if jongsung not exist
 8003768:	2800      	cmp	r0, #0
 800376a:	d141      	bne.n	80037f0 <Korean+0xc0>
	{
		jong_flag = 0;
		cho_bul = bul_cho1[joong_5bit];
 800376c:	4b36      	ldr	r3, [pc, #216]	; (8003848 <Korean+0x118>)

		if((cho_5bit == 1) || (cho_5bit == 16)) joong_bul = 0;
 800376e:	f1be 0f01 	cmp.w	lr, #1
		cho_bul = bul_cho1[joong_5bit];
 8003772:	f813 2009 	ldrb.w	r2, [r3, r9]
		if((cho_5bit == 1) || (cho_5bit == 16)) joong_bul = 0;
 8003776:	d04e      	beq.n	8003816 <Korean+0xe6>
		else
			joong_bul = 1;
 8003778:	f1be 0310 	subs.w	r3, lr, #16
 800377c:	bf18      	it	ne
 800377e:	2301      	movne	r3, #1
		jong_flag = 0;
 8003780:	4684      	mov	ip, r0
	unsigned char cho_bul, joong_bul, jong_bul = 0, i, jong_flag;
 8003782:	4601      	mov	r1, r0
			joong_bul = 3;

		jong_bul = bul_jong[joong_5bit];
	}

	ch = cho_bul*20 + cho_5bit;			// get chosung font
 8003784:	f04f 0814 	mov.w	r8, #20
 8003788:	fb18 e802 	smlabb	r8, r8, r2, lr
 800378c:	4a2f      	ldr	r2, [pc, #188]	; (800384c <Korean+0x11c>)
 800378e:	f04f 0e00 	mov.w	lr, #0
 8003792:	eb02 1848 	add.w	r8, r2, r8, lsl #5
	for(i = 0; i < 32; i++) Kbuffer[i] = K_font[ch][i];
 8003796:	f818 a00e 	ldrb.w	sl, [r8, lr]
 800379a:	f804 a00e 	strb.w	sl, [r4, lr]
 800379e:	f10e 0e01 	add.w	lr, lr, #1
 80037a2:	f1be 0f20 	cmp.w	lr, #32
 80037a6:	d1f6      	bne.n	8003796 <Korean+0x66>

	ch = 8*20 + joong_bul*22 + joong_5bit;	// OR joongsung font
 80037a8:	f04f 0e16 	mov.w	lr, #22
 80037ac:	fb0e 9303 	mla	r3, lr, r3, r9
 80037b0:	33a0      	adds	r3, #160	; 0xa0
 80037b2:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 80037b6:	f04f 0e00 	mov.w	lr, #0
	for(i = 0; i < 32; i++) Kbuffer[i] |= K_font[ch][i];
 80037ba:	f814 800e 	ldrb.w	r8, [r4, lr]
 80037be:	f813 900e 	ldrb.w	r9, [r3, lr]
 80037c2:	ea48 0809 	orr.w	r8, r8, r9
 80037c6:	f804 800e 	strb.w	r8, [r4, lr]
 80037ca:	f10e 0e01 	add.w	lr, lr, #1
 80037ce:	f1be 0f20 	cmp.w	lr, #32
 80037d2:	d1f2      	bne.n	80037ba <Korean+0x8a>

	if(jong_flag)					// OR jongsung font
 80037d4:	f1bc 0f00 	cmp.w	ip, #0
 80037d8:	d121      	bne.n	800381e <Korean+0xee>
		ch = 8*20 + 4*22 + jong_bul*28 + jong_5bit;
		for(i = 0; i < 32; i++)
			Kbuffer[i] |= K_font[ch][i];
	}

	lcd_display_kor_char(Kbuffer, color_front, color_background, nCol, nRow);
 80037da:	9500      	str	r5, [sp, #0]
 80037dc:	4633      	mov	r3, r6
 80037de:	f8bd 2048 	ldrh.w	r2, [sp, #72]	; 0x48
 80037e2:	4639      	mov	r1, r7
 80037e4:	4620      	mov	r0, r4
 80037e6:	f7ff fea8 	bl	800353a <lcd_display_kor_char>
}
 80037ea:	b00a      	add	sp, #40	; 0x28
 80037ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		cho_bul = bul_cho2[joong_5bit];
 80037f0:	4b17      	ldr	r3, [pc, #92]	; (8003850 <Korean+0x120>)
		if((cho_5bit == 1) || (cho_5bit == 16)) joong_bul = 2;
 80037f2:	f1be 0f01 	cmp.w	lr, #1
		cho_bul = bul_cho2[joong_5bit];
 80037f6:	f813 2009 	ldrb.w	r2, [r3, r9]
		if((cho_5bit == 1) || (cho_5bit == 16)) joong_bul = 2;
 80037fa:	d00a      	beq.n	8003812 <Korean+0xe2>
 80037fc:	f1be 0f10 	cmp.w	lr, #16
 8003800:	bf14      	ite	ne
 8003802:	2303      	movne	r3, #3
 8003804:	2302      	moveq	r3, #2
		jong_bul = bul_jong[joong_5bit];
 8003806:	4913      	ldr	r1, [pc, #76]	; (8003854 <Korean+0x124>)
		jong_flag = 1;
 8003808:	f04f 0c01 	mov.w	ip, #1
		jong_bul = bul_jong[joong_5bit];
 800380c:	f811 1009 	ldrb.w	r1, [r1, r9]
 8003810:	e7b8      	b.n	8003784 <Korean+0x54>
		if((cho_5bit == 1) || (cho_5bit == 16)) joong_bul = 2;
 8003812:	2302      	movs	r3, #2
 8003814:	e7f7      	b.n	8003806 <Korean+0xd6>
		jong_flag = 0;
 8003816:	4684      	mov	ip, r0
	unsigned char cho_bul, joong_bul, jong_bul = 0, i, jong_flag;
 8003818:	4601      	mov	r1, r0
		if((cho_5bit == 1) || (cho_5bit == 16)) joong_bul = 0;
 800381a:	4603      	mov	r3, r0
 800381c:	e7b2      	b.n	8003784 <Korean+0x54>
		ch = 8*20 + 4*22 + jong_bul*28 + jong_5bit;
 800381e:	231c      	movs	r3, #28
 8003820:	fb03 0101 	mla	r1, r3, r1, r0
 8003824:	31f8      	adds	r1, #248	; 0xf8
 8003826:	eb02 1141 	add.w	r1, r2, r1, lsl #5
 800382a:	2300      	movs	r3, #0
			Kbuffer[i] |= K_font[ch][i];
 800382c:	5ce2      	ldrb	r2, [r4, r3]
 800382e:	5cc8      	ldrb	r0, [r1, r3]
 8003830:	4302      	orrs	r2, r0
 8003832:	54e2      	strb	r2, [r4, r3]
 8003834:	3301      	adds	r3, #1
		for(i = 0; i < 32; i++)
 8003836:	2b20      	cmp	r3, #32
 8003838:	d1f8      	bne.n	800382c <Korean+0xfc>
 800383a:	e7ce      	b.n	80037da <Korean+0xaa>
 800383c:	0800c897 	.word	0x0800c897
 8003840:	0800c8ca 	.word	0x0800c8ca
 8003844:	0800c8ac 	.word	0x0800c8ac
 8003848:	0800c855 	.word	0x0800c855
 800384c:	08009b55 	.word	0x08009b55
 8003850:	0800c86b 	.word	0x0800c86b
 8003854:	0800c881 	.word	0x0800c881

08003858 <English>:
void English(	uint16_t nRow,
							uint16_t nCol,
							uint16_t code,
							uint16_t color_front,
							uint16_t color_background)			/* write a English ASCII character */
{
 8003858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800385c:	b086      	sub	sp, #24
	unsigned char i;
	unsigned char Kbuffer[16] = {0};
 800385e:	ac02      	add	r4, sp, #8
{
 8003860:	4690      	mov	r8, r2
 8003862:	4607      	mov	r7, r0
	unsigned char Kbuffer[16] = {0};
 8003864:	2210      	movs	r2, #16
{
 8003866:	460e      	mov	r6, r1
	unsigned char Kbuffer[16] = {0};
 8003868:	4620      	mov	r0, r4
 800386a:	2100      	movs	r1, #0
{
 800386c:	461d      	mov	r5, r3
	unsigned char Kbuffer[16] = {0};
 800386e:	f000 fcdb 	bl	8004228 <memset>
 8003872:	4a0a      	ldr	r2, [pc, #40]	; (800389c <English+0x44>)
 8003874:	2300      	movs	r3, #0
 8003876:	eb02 1208 	add.w	r2, r2, r8, lsl #4

	for(i = 0; i < 16; i++)
	{
		Kbuffer[i] = E_font[code][i];
 800387a:	5cd1      	ldrb	r1, [r2, r3]
 800387c:	54e1      	strb	r1, [r4, r3]
 800387e:	3301      	adds	r3, #1
	for(i = 0; i < 16; i++)
 8003880:	2b10      	cmp	r3, #16
 8003882:	d1fa      	bne.n	800387a <English+0x22>
	}
	lcd_display_eng_char(Kbuffer, color_front, color_background, nCol, nRow);
 8003884:	9700      	str	r7, [sp, #0]
 8003886:	4633      	mov	r3, r6
 8003888:	f8bd 2030 	ldrh.w	r2, [sp, #48]	; 0x30
 800388c:	4629      	mov	r1, r5
 800388e:	4620      	mov	r0, r4
 8003890:	f7ff fec0 	bl	8003614 <lcd_display_eng_char>
}
 8003894:	b006      	add	sp, #24
 8003896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800389a:	bf00      	nop
 800389c:	080080f9 	.word	0x080080f9

080038a0 <lcd_string>:
void lcd_string(uint16_t nLow,
								uint16_t nCol,
								char* str,
								uint16_t color_front,
								uint16_t color_background)
{
 80038a0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80038a4:	f8bd 8020 	ldrh.w	r8, [sp, #32]
 80038a8:	4606      	mov	r6, r0
 80038aa:	460c      	mov	r4, r1
 80038ac:	4615      	mov	r5, r2
 80038ae:	461f      	mov	r7, r3
	uint8_t ch1;
	uint16_t ch2;

	while(*str) {
 80038b0:	782a      	ldrb	r2, [r5, #0]
 80038b2:	b912      	cbnz	r2, 80038ba <lcd_string+0x1a>
			Korean(nLow, nCol, ch2, color_front, color_background);
//			Korean(nCol, nLow, ch2, color_front, color_background);
			nCol+=2;
		}
	}
}
 80038b4:	b002      	add	sp, #8
 80038b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if(ch1 < 0x80) // English ASCII character
 80038ba:	0613      	lsls	r3, r2, #24
 80038bc:	d40a      	bmi.n	80038d4 <lcd_string+0x34>
			English(nLow, nCol, ch1, color_front, color_background);
 80038be:	4621      	mov	r1, r4
 80038c0:	f8cd 8000 	str.w	r8, [sp]
 80038c4:	463b      	mov	r3, r7
 80038c6:	4630      	mov	r0, r6
 80038c8:	f7ff ffc6 	bl	8003858 <English>
		str++;
 80038cc:	3501      	adds	r5, #1
			nCol++;
 80038ce:	3401      	adds	r4, #1
			nCol+=2;
 80038d0:	b2a4      	uxth	r4, r4
 80038d2:	e7ed      	b.n	80038b0 <lcd_string+0x10>
			ch2 = (ch1 << 8) + (*str);
 80038d4:	7868      	ldrb	r0, [r5, #1]
 80038d6:	eb00 2002 	add.w	r0, r0, r2, lsl #8
			ch2 = KSCodeConversion(ch2);	// convert KSSM() to KS()
 80038da:	b280      	uxth	r0, r0
 80038dc:	f7ff ff06 	bl	80036ec <KSCodeConversion>
			Korean(nLow, nCol, ch2, color_front, color_background);
 80038e0:	4621      	mov	r1, r4
 80038e2:	4602      	mov	r2, r0
 80038e4:	f8cd 8000 	str.w	r8, [sp]
 80038e8:	463b      	mov	r3, r7
 80038ea:	4630      	mov	r0, r6
			str ++;
 80038ec:	3502      	adds	r5, #2
			Korean(nLow, nCol, ch2, color_front, color_background);
 80038ee:	f7ff ff1f 	bl	8003730 <Korean>
			nCol+=2;
 80038f2:	3402      	adds	r4, #2
 80038f4:	e7ec      	b.n	80038d0 <lcd_string+0x30>

080038f6 <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80038f6:	4770      	bx	lr

080038f8 <HAL_TIM_PeriodElapsedCallback>:
char prtData[50];
uint16_t temp,humi;
double  Ftemp, Fhumi;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(htim->Instance==TIM2) {
 80038f8:	6803      	ldr	r3, [r0, #0]
 80038fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 80038fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if(htim->Instance==TIM2) {
 8003900:	d105      	bne.n	800390e <HAL_TIM_PeriodElapsedCallback+0x16>
		if(count++==2)
 8003902:	4a79      	ldr	r2, [pc, #484]	; (8003ae8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8003904:	7813      	ldrb	r3, [r2, #0]
 8003906:	2b02      	cmp	r3, #2
 8003908:	d003      	beq.n	8003912 <HAL_TIM_PeriodElapsedCallback+0x1a>
 800390a:	3301      	adds	r3, #1
 800390c:	7013      	strb	r3, [r2, #0]
			// lcd_string(12,0,prtData, RED, WHITE);
			// lcd_draw_line(clr,x1,y1,x2,y2);

		}
	}
}
 800390e:	b003      	add	sp, #12
 8003910:	bdf0      	pop	{r4, r5, r6, r7, pc}
			Tx_I2C_Data[0] = 0x00;
 8003912:	4c76      	ldr	r4, [pc, #472]	; (8003aec <HAL_TIM_PeriodElapsedCallback+0x1f4>)
			while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)I2C_ADDR,(uint8_t *)&Tx_I2C_Data,0,1000)!=HAL_OK);
 8003914:	4d76      	ldr	r5, [pc, #472]	; (8003af0 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
			count = 0;
 8003916:	2300      	movs	r3, #0
 8003918:	7013      	strb	r3, [r2, #0]
			Tx_I2C_Data[0] = 0x00;
 800391a:	7023      	strb	r3, [r4, #0]
			while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)I2C_ADDR,(uint8_t *)&Tx_I2C_Data,0,1000)!=HAL_OK);
 800391c:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8003920:	9600      	str	r6, [sp, #0]
 8003922:	2300      	movs	r3, #0
 8003924:	4622      	mov	r2, r4
 8003926:	2188      	movs	r1, #136	; 0x88
 8003928:	4628      	mov	r0, r5
 800392a:	f7fd fda3 	bl	8001474 <HAL_I2C_Master_Transmit>
 800392e:	2800      	cmp	r0, #0
 8003930:	d1f6      	bne.n	8003920 <HAL_TIM_PeriodElapsedCallback+0x28>
			delay_ms(50);
 8003932:	2032      	movs	r0, #50	; 0x32
 8003934:	f000 fb9b 	bl	800406e <delay_ms>
			while(HAL_I2C_Master_Receive (&hi2c1,(uint16_t)I2C_ADDR,(uint8_t *)Rx_I2C_Data,4,1000)!=HAL_OK);
 8003938:	4d6e      	ldr	r5, [pc, #440]	; (8003af4 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800393a:	4e6d      	ldr	r6, [pc, #436]	; (8003af0 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 800393c:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
 8003940:	9700      	str	r7, [sp, #0]
 8003942:	2304      	movs	r3, #4
 8003944:	4a6b      	ldr	r2, [pc, #428]	; (8003af4 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8003946:	2188      	movs	r1, #136	; 0x88
 8003948:	4630      	mov	r0, r6
 800394a:	f7fd fe2b 	bl	80015a4 <HAL_I2C_Master_Receive>
 800394e:	4604      	mov	r4, r0
 8003950:	2800      	cmp	r0, #0
 8003952:	d1f5      	bne.n	8003940 <HAL_TIM_PeriodElapsedCallback+0x48>
			temp = (Rx_I2C_Data[0]<<8) | Rx_I2C_Data[1];
 8003954:	782b      	ldrb	r3, [r5, #0]
 8003956:	7868      	ldrb	r0, [r5, #1]
 8003958:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
			temp &= 0x3FFF;
 800395c:	4b66      	ldr	r3, [pc, #408]	; (8003af8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 800395e:	f3c0 000d 	ubfx	r0, r0, #0, #14
 8003962:	8018      	strh	r0, [r3, #0]
			Fhumi = (temp/16383.0)*100.0;
 8003964:	f7fc fdde 	bl	8000524 <__aeabi_i2d>
 8003968:	a35b      	add	r3, pc, #364	; (adr r3, 8003ad8 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800396a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800396e:	f7fc ff69 	bl	8000844 <__aeabi_ddiv>
 8003972:	2200      	movs	r2, #0
 8003974:	4b61      	ldr	r3, [pc, #388]	; (8003afc <HAL_TIM_PeriodElapsedCallback+0x204>)
 8003976:	f7fc fe3b 	bl	80005f0 <__aeabi_dmul>
 800397a:	4b61      	ldr	r3, [pc, #388]	; (8003b00 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800397c:	4606      	mov	r6, r0
 800397e:	460f      	mov	r7, r1
 8003980:	e9c3 6700 	strd	r6, r7, [r3]
			humi = (Rx_I2C_Data[2]<<8) | Rx_I2C_Data[3];
 8003984:	78e8      	ldrb	r0, [r5, #3]
 8003986:	78ab      	ldrb	r3, [r5, #2]
 8003988:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
			humi &= 0xFFFC;
 800398c:	f020 0003 	bic.w	r0, r0, #3
 8003990:	4b5c      	ldr	r3, [pc, #368]	; (8003b04 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8003992:	b280      	uxth	r0, r0
 8003994:	8018      	strh	r0, [r3, #0]
			Ftemp = (humi/4.0/16383)*165.0-40;
 8003996:	f7fc fdc5 	bl	8000524 <__aeabi_i2d>
 800399a:	2200      	movs	r2, #0
 800399c:	4b5a      	ldr	r3, [pc, #360]	; (8003b08 <HAL_TIM_PeriodElapsedCallback+0x210>)
 800399e:	f7fc fe27 	bl	80005f0 <__aeabi_dmul>
 80039a2:	a34d      	add	r3, pc, #308	; (adr r3, 8003ad8 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80039a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039a8:	f7fc ff4c 	bl	8000844 <__aeabi_ddiv>
 80039ac:	a34c      	add	r3, pc, #304	; (adr r3, 8003ae0 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80039ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b2:	f7fc fe1d 	bl	80005f0 <__aeabi_dmul>
 80039b6:	2200      	movs	r2, #0
 80039b8:	4b54      	ldr	r3, [pc, #336]	; (8003b0c <HAL_TIM_PeriodElapsedCallback+0x214>)
 80039ba:	f7fc fc65 	bl	8000288 <__aeabi_dsub>
 80039be:	460b      	mov	r3, r1
 80039c0:	4953      	ldr	r1, [pc, #332]	; (8003b10 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80039c2:	4602      	mov	r2, r0
 80039c4:	e9c1 2300 	strd	r2, r3, [r1]
			sprintf(prtData,":%8.3f C,%8.3f %%",Ftemp,Fhumi);
 80039c8:	4852      	ldr	r0, [pc, #328]	; (8003b14 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80039ca:	4953      	ldr	r1, [pc, #332]	; (8003b18 <HAL_TIM_PeriodElapsedCallback+0x220>)
 80039cc:	e9cd 6700 	strd	r6, r7, [sp]
 80039d0:	f000 fc32 	bl	8004238 <sprintf>
			HAL_UART_Transmit(&huart2,(uint8_t *)prtData, strlen(prtData),1000);
 80039d4:	484f      	ldr	r0, [pc, #316]	; (8003b14 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80039d6:	f7fc fbfb 	bl	80001d0 <strlen>
 80039da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80039de:	b282      	uxth	r2, r0
 80039e0:	494c      	ldr	r1, [pc, #304]	; (8003b14 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80039e2:	484e      	ldr	r0, [pc, #312]	; (8003b1c <HAL_TIM_PeriodElapsedCallback+0x224>)
 80039e4:	f7ff fa99 	bl	8002f1a <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2,(uint8_t *)"\r\n", 2,1000);
 80039e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80039ec:	2202      	movs	r2, #2
 80039ee:	494c      	ldr	r1, [pc, #304]	; (8003b20 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80039f0:	484a      	ldr	r0, [pc, #296]	; (8003b1c <HAL_TIM_PeriodElapsedCallback+0x224>)
 80039f2:	f7ff fa92 	bl	8002f1a <HAL_UART_Transmit>
     		LCD_WRITE_COMMAND( 0x003, 0x1230 );
 80039f6:	f241 2130 	movw	r1, #4656	; 0x1230
 80039fa:	2003      	movs	r0, #3
 80039fc:	f7ff fb79 	bl	80030f2 <LCD_WRITE_COMMAND>
			lcd_display_string(prtData, WHITE, DARKGRAY,0,0);
 8003a00:	4623      	mov	r3, r4
 8003a02:	f248 4210 	movw	r2, #33808	; 0x8410
 8003a06:	9400      	str	r4, [sp, #0]
 8003a08:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003a0c:	4841      	ldr	r0, [pc, #260]	; (8003b14 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003a0e:	f7ff fd75 	bl	80034fc <lcd_display_string>
			LCD_WRITE_COMMAND( 0x003, 0x1238 );
 8003a12:	f241 2138 	movw	r1, #4664	; 0x1238
 8003a16:	2003      	movs	r0, #3
 8003a18:	f7ff fb6b 	bl	80030f2 <LCD_WRITE_COMMAND>
			lcd_display_string(prtData, WHITE, DARKGRAY,0,1);
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	9300      	str	r3, [sp, #0]
 8003a20:	f248 4210 	movw	r2, #33808	; 0x8410
 8003a24:	4623      	mov	r3, r4
 8003a26:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003a2a:	483a      	ldr	r0, [pc, #232]	; (8003b14 <HAL_TIM_PeriodElapsedCallback+0x21c>)
			lcd_string(12,0,prtData, WHITE, DARKGRAY);
 8003a2c:	f248 4510 	movw	r5, #33808	; 0x8410
			lcd_display_string(prtData, WHITE, DARKGRAY,0,1);
 8003a30:	f7ff fd64 	bl	80034fc <lcd_display_string>
			LCD_WRITE_COMMAND( 0x003, 0x12a0 );
 8003a34:	f44f 5195 	mov.w	r1, #4768	; 0x12a0
 8003a38:	2003      	movs	r0, #3
 8003a3a:	f7ff fb5a 	bl	80030f2 <LCD_WRITE_COMMAND>
			lcd_string(12,0,prtData, WHITE, DARKGRAY);
 8003a3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a42:	4a34      	ldr	r2, [pc, #208]	; (8003b14 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003a44:	9500      	str	r5, [sp, #0]
 8003a46:	4621      	mov	r1, r4
 8003a48:	200c      	movs	r0, #12
 8003a4a:	f7ff ff29 	bl	80038a0 <lcd_string>
			LCD_WRITE_COMMAND( 0x003, 0x12b0 );
 8003a4e:	f241 21b0 	movw	r1, #4784	; 0x12b0
 8003a52:	2003      	movs	r0, #3
 8003a54:	f7ff fb4d 	bl	80030f2 <LCD_WRITE_COMMAND>
			lcd_string(13,0,prtData, WHITE, DARKGRAY);
 8003a58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a5c:	4a2d      	ldr	r2, [pc, #180]	; (8003b14 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003a5e:	9500      	str	r5, [sp, #0]
 8003a60:	4621      	mov	r1, r4
 8003a62:	200d      	movs	r0, #13
 8003a64:	f7ff ff1c 	bl	80038a0 <lcd_string>
			LCD_WRITE_COMMAND( 0x003, 0x1288 );
 8003a68:	f241 2188 	movw	r1, #4744	; 0x1288
 8003a6c:	2003      	movs	r0, #3
 8003a6e:	f7ff fb40 	bl	80030f2 <LCD_WRITE_COMMAND>
			lcd_string(15,0,prtData, WHITE, DARKGRAY);
 8003a72:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a76:	4a27      	ldr	r2, [pc, #156]	; (8003b14 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003a78:	9500      	str	r5, [sp, #0]
 8003a7a:	4621      	mov	r1, r4
 8003a7c:	200f      	movs	r0, #15
 8003a7e:	f7ff ff0f 	bl	80038a0 <lcd_string>
			LCD_WRITE_COMMAND( 0x003, 0x1298 );
 8003a82:	f241 2198 	movw	r1, #4760	; 0x1298
 8003a86:	2003      	movs	r0, #3
 8003a88:	f7ff fb33 	bl	80030f2 <LCD_WRITE_COMMAND>
			lcd_string(16,0,prtData, WHITE, DARKGRAY);
 8003a8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a90:	4a20      	ldr	r2, [pc, #128]	; (8003b14 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003a92:	9500      	str	r5, [sp, #0]
 8003a94:	4621      	mov	r1, r4
 8003a96:	2010      	movs	r0, #16
 8003a98:	f7ff ff02 	bl	80038a0 <lcd_string>
			LCD_WRITE_COMMAND( 0x003, 0x12a8 );
 8003a9c:	f241 21a8 	movw	r1, #4776	; 0x12a8
 8003aa0:	2003      	movs	r0, #3
 8003aa2:	f7ff fb26 	bl	80030f2 <LCD_WRITE_COMMAND>
			lcd_string(17,0,prtData, WHITE, DARKGRAY);
 8003aa6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003aaa:	4a1a      	ldr	r2, [pc, #104]	; (8003b14 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003aac:	9500      	str	r5, [sp, #0]
 8003aae:	4621      	mov	r1, r4
 8003ab0:	2011      	movs	r0, #17
 8003ab2:	f7ff fef5 	bl	80038a0 <lcd_string>
			LCD_WRITE_COMMAND( 0x003, 0x12b8 );
 8003ab6:	f241 21b8 	movw	r1, #4792	; 0x12b8
 8003aba:	2003      	movs	r0, #3
 8003abc:	f7ff fb19 	bl	80030f2 <LCD_WRITE_COMMAND>
			lcd_string(18,0,prtData, WHITE, DARKGRAY);
 8003ac0:	9500      	str	r5, [sp, #0]
 8003ac2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ac6:	4a13      	ldr	r2, [pc, #76]	; (8003b14 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003ac8:	4621      	mov	r1, r4
 8003aca:	2012      	movs	r0, #18
 8003acc:	f7ff fee8 	bl	80038a0 <lcd_string>
}
 8003ad0:	e71d      	b.n	800390e <HAL_TIM_PeriodElapsedCallback+0x16>
 8003ad2:	bf00      	nop
 8003ad4:	f3af 8000 	nop.w
 8003ad8:	00000000 	.word	0x00000000
 8003adc:	40cfff80 	.word	0x40cfff80
 8003ae0:	00000000 	.word	0x00000000
 8003ae4:	4064a000 	.word	0x4064a000
 8003ae8:	20000694 	.word	0x20000694
 8003aec:	200008a0 	.word	0x200008a0
 8003af0:	200006dc 	.word	0x200006dc
 8003af4:	20000768 	.word	0x20000768
 8003af8:	2000075a 	.word	0x2000075a
 8003afc:	40590000 	.word	0x40590000
 8003b00:	20000760 	.word	0x20000760
 8003b04:	200006d8 	.word	0x200006d8
 8003b08:	3fd00000 	.word	0x3fd00000
 8003b0c:	40440000 	.word	0x40440000
 8003b10:	20000770 	.word	0x20000770
 8003b14:	20000728 	.word	0x20000728
 8003b18:	0800c8e9 	.word	0x0800c8e9
 8003b1c:	20000828 	.word	0x20000828
 8003b20:	0800c901 	.word	0x0800c901

08003b24 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8003b24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b26:	b0ad      	sub	sp, #180	; 0xb4

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003b2c:	2360      	movs	r3, #96	; 0x60
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003b2e:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003b30:	2402      	movs	r4, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8003b32:	2710      	movs	r7, #16
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003b34:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 40;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003b36:	2607      	movs	r6, #7
  RCC_OscInitStruct.PLL.PLLN = 40;
 8003b38:	2328      	movs	r3, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003b3a:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8003b3c:	9706      	str	r7, [sp, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003b3e:	950c      	str	r5, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003b40:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8003b42:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003b44:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 40;
 8003b46:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003b48:	9614      	str	r6, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003b4a:	9415      	str	r4, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003b4c:	9416      	str	r4, [sp, #88]	; 0x58
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003b4e:	f7fd fef3 	bl	8001938 <HAL_RCC_OscConfig>
 8003b52:	b100      	cbz	r0, 8003b56 <SystemClock_Config+0x32>
 8003b54:	e7fe      	b.n	8003b54 <SystemClock_Config+0x30>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003b56:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003b58:	2104      	movs	r1, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003b5a:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003b5c:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003b5e:	2303      	movs	r3, #3
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003b60:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003b62:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003b64:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003b68:	9302      	str	r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003b6a:	f7fe f941 	bl	8001df0 <HAL_RCC_ClockConfig>
 8003b6e:	b100      	cbz	r0, 8003b72 <SystemClock_Config+0x4e>
 8003b70:	e7fe      	b.n	8003b70 <SystemClock_Config+0x4c>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8003b72:	4b17      	ldr	r3, [pc, #92]	; (8003bd0 <SystemClock_Config+0xac>)
 8003b74:	9317      	str	r3, [sp, #92]	; 0x5c
                              |RCC_PERIPHCLK_RNG;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 8003b76:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003b7a:	9020      	str	r0, [sp, #128]	; 0x80
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003b7c:	9022      	str	r0, [sp, #136]	; 0x88
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 8003b7e:	9328      	str	r3, [sp, #160]	; 0xa0
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b80:	a817      	add	r0, sp, #92	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8003b82:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8003b86:	9518      	str	r5, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8003b88:	9519      	str	r5, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8003b8a:	971a      	str	r7, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8003b8c:	961b      	str	r6, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003b8e:	941c      	str	r4, [sp, #112]	; 0x70
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003b90:	941d      	str	r4, [sp, #116]	; 0x74
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8003b92:	931e      	str	r3, [sp, #120]	; 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b94:	f7fe fa94 	bl	80020c0 <HAL_RCCEx_PeriphCLKConfig>
 8003b98:	b100      	cbz	r0, 8003b9c <SystemClock_Config+0x78>
 8003b9a:	e7fe      	b.n	8003b9a <SystemClock_Config+0x76>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003b9c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003ba0:	f7fd fdec 	bl	800177c <HAL_PWREx_ControlVoltageScaling>
 8003ba4:	4604      	mov	r4, r0
 8003ba6:	b100      	cbz	r0, 8003baa <SystemClock_Config+0x86>
 8003ba8:	e7fe      	b.n	8003ba8 <SystemClock_Config+0x84>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003baa:	f7fe f9d7 	bl	8001f5c <HAL_RCC_GetHCLKFreq>
 8003bae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003bb2:	fbb0 f0f3 	udiv	r0, r0, r3
 8003bb6:	f7fd fa09 	bl	8000fcc <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003bba:	2004      	movs	r0, #4
 8003bbc:	f7fd fa1c 	bl	8000ff8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003bc0:	4622      	mov	r2, r4
 8003bc2:	4621      	mov	r1, r4
 8003bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc8:	f7fd f9c0 	bl	8000f4c <HAL_NVIC_SetPriority>
}
 8003bcc:	b02d      	add	sp, #180	; 0xb4
 8003bce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bd0:	00040042 	.word	0x00040042

08003bd4 <main>:
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b08c      	sub	sp, #48	; 0x30
  HAL_Init();
 8003bd8:	f7fd f97e 	bl	8000ed8 <HAL_Init>
  SystemClock_Config();
 8003bdc:	f7ff ffa2 	bl	8003b24 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003be0:	4b7e      	ldr	r3, [pc, #504]	; (8003ddc <main+0x208>)
  huart2.Instance = USART2;
 8003be2:	4c7f      	ldr	r4, [pc, #508]	; (8003de0 <main+0x20c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003be4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003be6:	f042 0204 	orr.w	r2, r2, #4
 8003bea:	64da      	str	r2, [r3, #76]	; 0x4c
 8003bec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003bee:	f002 0204 	and.w	r2, r2, #4
 8003bf2:	9200      	str	r2, [sp, #0]
 8003bf4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bf6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003bf8:	f042 0201 	orr.w	r2, r2, #1
 8003bfc:	64da      	str	r2, [r3, #76]	; 0x4c
 8003bfe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003c00:	f002 0201 	and.w	r2, r2, #1
 8003c04:	9201      	str	r2, [sp, #4]
 8003c06:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c08:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003c0a:	f042 0202 	orr.w	r2, r2, #2
 8003c0e:	64da      	str	r2, [r3, #76]	; 0x4c
 8003c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	9302      	str	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8003c18:	2200      	movs	r2, #0
 8003c1a:	2170      	movs	r1, #112	; 0x70
 8003c1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c20:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8003c22:	f7fd faaf 	bl	8001184 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8003c26:	2200      	movs	r2, #0
 8003c28:	2108      	movs	r1, #8
 8003c2a:	486e      	ldr	r0, [pc, #440]	; (8003de4 <main+0x210>)

  /*Configure GPIO pins : PA4 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c2c:	2500      	movs	r5, #0
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8003c2e:	f7fd faa9 	bl	8001184 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c32:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8003c34:	2370      	movs	r3, #112	; 0x70
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c36:	a906      	add	r1, sp, #24
 8003c38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8003c3c:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c3e:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c40:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c42:	9509      	str	r5, [sp, #36]	; 0x24

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8003c44:	2708      	movs	r7, #8
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c46:	f7fd f9e9 	bl	800101c <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8003c4a:	4866      	ldr	r0, [pc, #408]	; (8003de4 <main+0x210>)
  GPIO_InitStruct.Pin = LD3_Pin;
 8003c4c:	9706      	str	r7, [sp, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8003c4e:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c50:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c52:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c54:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8003c56:	f7fd f9e1 	bl	800101c <HAL_GPIO_Init>
  huart2.Init.BaudRate = 115200;
 8003c5a:	4b63      	ldr	r3, [pc, #396]	; (8003de8 <main+0x214>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003c5c:	60a5      	str	r5, [r4, #8]
  huart2.Init.BaudRate = 115200;
 8003c5e:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8003c62:	e884 4008 	stmia.w	r4, {r3, lr}
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003c66:	4620      	mov	r0, r4
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003c68:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003c6a:	60e5      	str	r5, [r4, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003c6c:	6125      	str	r5, [r4, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003c6e:	6163      	str	r3, [r4, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c70:	61a5      	str	r5, [r4, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c72:	61e5      	str	r5, [r4, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003c74:	6225      	str	r5, [r4, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003c76:	6265      	str	r5, [r4, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003c78:	f7ff f9d8 	bl	800302c <HAL_UART_Init>
 8003c7c:	b100      	cbz	r0, 8003c80 <main+0xac>
 8003c7e:	e7fe      	b.n	8003c7e <main+0xaa>
  hspi1.Instance = SPI1;
 8003c80:	4b5a      	ldr	r3, [pc, #360]	; (8003dec <main+0x218>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003c82:	4a5b      	ldr	r2, [pc, #364]	; (8003df0 <main+0x21c>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003c84:	6098      	str	r0, [r3, #8]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003c86:	f44f 7582 	mov.w	r5, #260	; 0x104
 8003c8a:	e883 0024 	stmia.w	r3, {r2, r5}
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003c8e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003c92:	60da      	str	r2, [r3, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003c94:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c98:	6118      	str	r0, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003c9a:	6158      	str	r0, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003c9c:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003c9e:	6218      	str	r0, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003ca0:	6258      	str	r0, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ca2:	6298      	str	r0, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003ca4:	2207      	movs	r2, #7
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003ca6:	6318      	str	r0, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003ca8:	6358      	str	r0, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003caa:	4618      	mov	r0, r3
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003cac:	61df      	str	r7, [r3, #28]
  hspi1.Init.CRCPolynomial = 7;
 8003cae:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003cb0:	f7fe fbe9 	bl	8002486 <HAL_SPI_Init>
 8003cb4:	b100      	cbz	r0, 8003cb8 <main+0xe4>
 8003cb6:	e7fe      	b.n	8003cb6 <main+0xe2>
  htim2.Instance = TIM2;
 8003cb8:	4d4e      	ldr	r5, [pc, #312]	; (8003df4 <main+0x220>)
  htim2.Init.Prescaler = 7999;
 8003cba:	f641 733f 	movw	r3, #7999	; 0x1f3f
 8003cbe:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003cc2:	e885 000a 	stmia.w	r5, {r1, r3}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cc6:	60a8      	str	r0, [r5, #8]
  htim2.Init.Period = 9999;
 8003cc8:	f242 730f 	movw	r3, #9999	; 0x270f
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ccc:	6128      	str	r0, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003cce:	61a8      	str	r0, [r5, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003cd0:	4628      	mov	r0, r5
  htim2.Init.Period = 9999;
 8003cd2:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003cd4:	f7fe fdd2 	bl	800287c <HAL_TIM_Base_Init>
 8003cd8:	b100      	cbz	r0, 8003cdc <main+0x108>
 8003cda:	e7fe      	b.n	8003cda <main+0x106>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003cdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003ce0:	a906      	add	r1, sp, #24
 8003ce2:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ce4:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003ce6:	f7fe fded 	bl	80028c4 <HAL_TIM_ConfigClockSource>
 8003cea:	b100      	cbz	r0, 8003cee <main+0x11a>
 8003cec:	e7fe      	b.n	8003cec <main+0x118>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cee:	9003      	str	r0, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cf0:	9005      	str	r0, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003cf2:	a903      	add	r1, sp, #12
 8003cf4:	4628      	mov	r0, r5
 8003cf6:	f7fe fe9b 	bl	8002a30 <HAL_TIMEx_MasterConfigSynchronization>
 8003cfa:	b100      	cbz	r0, 8003cfe <main+0x12a>
 8003cfc:	e7fe      	b.n	8003cfc <main+0x128>
  hi2c1.Instance = I2C1;
 8003cfe:	4d3e      	ldr	r5, [pc, #248]	; (8003df8 <main+0x224>)
  hi2c1.Init.Timing = 0x00702991;
 8003d00:	4a3e      	ldr	r2, [pc, #248]	; (8003dfc <main+0x228>)
 8003d02:	4b3f      	ldr	r3, [pc, #252]	; (8003e00 <main+0x22c>)
  hi2c1.Init.OwnAddress1 = 0;
 8003d04:	60a8      	str	r0, [r5, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003d06:	6128      	str	r0, [r5, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003d08:	6168      	str	r0, [r5, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003d0a:	61a8      	str	r0, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003d0c:	61e8      	str	r0, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003d0e:	6228      	str	r0, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003d10:	4628      	mov	r0, r5
  hi2c1.Init.Timing = 0x00702991;
 8003d12:	e885 000c 	stmia.w	r5, {r2, r3}
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003d16:	60ee      	str	r6, [r5, #12]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003d18:	f7fd fb5b 	bl	80013d2 <HAL_I2C_Init>
 8003d1c:	4601      	mov	r1, r0
 8003d1e:	b100      	cbz	r0, 8003d22 <main+0x14e>
 8003d20:	e7fe      	b.n	8003d20 <main+0x14c>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003d22:	4628      	mov	r0, r5
 8003d24:	f7fd fcd6 	bl	80016d4 <HAL_I2CEx_ConfigAnalogFilter>
 8003d28:	4601      	mov	r1, r0
 8003d2a:	b100      	cbz	r0, 8003d2e <main+0x15a>
 8003d2c:	e7fe      	b.n	8003d2c <main+0x158>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003d2e:	4628      	mov	r0, r5
 8003d30:	f7fd fcf6 	bl	8001720 <HAL_I2CEx_ConfigDigitalFilter>
 8003d34:	b100      	cbz	r0, 8003d38 <main+0x164>
 8003d36:	e7fe      	b.n	8003d36 <main+0x162>
  hrng.Instance = RNG;
 8003d38:	4832      	ldr	r0, [pc, #200]	; (8003e04 <main+0x230>)
 8003d3a:	4b33      	ldr	r3, [pc, #204]	; (8003e08 <main+0x234>)
 8003d3c:	6003      	str	r3, [r0, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8003d3e:	f7fe fb01 	bl	8002344 <HAL_RNG_Init>
 8003d42:	b100      	cbz	r0, 8003d46 <main+0x172>
 8003d44:	e7fe      	b.n	8003d44 <main+0x170>
  lcd_init();
 8003d46:	f7ff fa3e 	bl	80031c6 <lcd_init>
  lcd_clear_screen(ORANGE);
 8003d4a:	f64f 4008 	movw	r0, #64520	; 0xfc08
 8003d4e:	f7ff f9f3 	bl	8003138 <lcd_clear_screen>
  while(HAL_UART_Receive_IT(&huart2, (uint8_t *)Rx_Data2, 1)!=HAL_OK);
 8003d52:	4d2e      	ldr	r5, [pc, #184]	; (8003e0c <main+0x238>)
 8003d54:	2201      	movs	r2, #1
 8003d56:	4629      	mov	r1, r5
 8003d58:	4620      	mov	r0, r4
 8003d5a:	f7fe fe8d 	bl	8002a78 <HAL_UART_Receive_IT>
 8003d5e:	2800      	cmp	r0, #0
 8003d60:	d1f8      	bne.n	8003d54 <main+0x180>
  while(HAL_TIM_Base_Start_IT(&htim2)!=HAL_OK);
 8003d62:	4c24      	ldr	r4, [pc, #144]	; (8003df4 <main+0x220>)
 8003d64:	4620      	mov	r0, r4
 8003d66:	f7fe fc9d 	bl	80026a4 <HAL_TIM_Base_Start_IT>
 8003d6a:	2800      	cmp	r0, #0
 8003d6c:	d1fa      	bne.n	8003d64 <main+0x190>
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8003d6e:	4d1d      	ldr	r5, [pc, #116]	; (8003de4 <main+0x210>)
	  d1 = 0;
 8003d70:	2600      	movs	r6, #0
 8003d72:	2700      	movs	r7, #0
	  for(volatile int n=0;n<10000;n++)
 8003d74:	4604      	mov	r4, r0
	  d1 = 0;
 8003d76:	e9cd 6706 	strd	r6, r7, [sp, #24]
	  for(volatile int n=0;n<10000;n++)
 8003d7a:	f242 780f 	movw	r8, #9999	; 0x270f
 8003d7e:	9403      	str	r4, [sp, #12]
 8003d80:	9b03      	ldr	r3, [sp, #12]
 8003d82:	4543      	cmp	r3, r8
 8003d84:	dd04      	ble.n	8003d90 <main+0x1bc>
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8003d86:	2108      	movs	r1, #8
 8003d88:	4628      	mov	r0, r5
 8003d8a:	f7fd fa00 	bl	800118e <HAL_GPIO_TogglePin>
	  d1 = 0;
 8003d8e:	e7f2      	b.n	8003d76 <main+0x1a2>
		  d1 = arm_sin_f32(n);
 8003d90:	ed9d 0a03 	vldr	s0, [sp, #12]
 8003d94:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8003d98:	f000 f99e 	bl	80040d8 <arm_sin_f32>
 8003d9c:	ee10 0a10 	vmov	r0, s0
 8003da0:	f7fc fbd2 	bl	8000548 <__aeabi_f2d>
 8003da4:	e9cd 0106 	strd	r0, r1, [sp, #24]
		  d1 = arm_cos_f32(n);
 8003da8:	ed9d 0a03 	vldr	s0, [sp, #12]
 8003dac:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8003db0:	f000 f9d6 	bl	8004160 <arm_cos_f32>
 8003db4:	ee10 0a10 	vmov	r0, s0
 8003db8:	f7fc fbc6 	bl	8000548 <__aeabi_f2d>
 8003dbc:	e9cd 0106 	strd	r0, r1, [sp, #24]
		  d1 = tan(n);
 8003dc0:	9803      	ldr	r0, [sp, #12]
 8003dc2:	f7fc fbaf 	bl	8000524 <__aeabi_i2d>
 8003dc6:	ec41 0b10 	vmov	d0, r0, r1
 8003dca:	f003 f919 	bl	8007000 <tan>
 8003dce:	ed8d 0b06 	vstr	d0, [sp, #24]
	  for(volatile int n=0;n<10000;n++)
 8003dd2:	9b03      	ldr	r3, [sp, #12]
 8003dd4:	3301      	adds	r3, #1
 8003dd6:	9303      	str	r3, [sp, #12]
 8003dd8:	e7d2      	b.n	8003d80 <main+0x1ac>
 8003dda:	bf00      	nop
 8003ddc:	40021000 	.word	0x40021000
 8003de0:	20000828 	.word	0x20000828
 8003de4:	48000400 	.word	0x48000400
 8003de8:	40004400 	.word	0x40004400
 8003dec:	20000784 	.word	0x20000784
 8003df0:	40013000 	.word	0x40013000
 8003df4:	200007e8 	.word	0x200007e8
 8003df8:	200006dc 	.word	0x200006dc
 8003dfc:	40005400 	.word	0x40005400
 8003e00:	00702991 	.word	0x00702991
 8003e04:	20000778 	.word	0x20000778
 8003e08:	50060800 	.word	0x50060800
 8003e0c:	200006da 	.word	0x200006da

08003e10 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e10:	4b21      	ldr	r3, [pc, #132]	; (8003e98 <HAL_MspInit+0x88>)
{
 8003e12:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e14:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003e16:	f042 0201 	orr.w	r2, r2, #1
 8003e1a:	661a      	str	r2, [r3, #96]	; 0x60
 8003e1c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003e1e:	f002 0201 	and.w	r2, r2, #1
 8003e22:	9200      	str	r2, [sp, #0]
 8003e24:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e26:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003e28:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003e2c:	659a      	str	r2, [r3, #88]	; 0x58
 8003e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e34:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e36:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e38:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e3a:	f7fd f875 	bl	8000f28 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8003e3e:	2200      	movs	r2, #0
 8003e40:	4611      	mov	r1, r2
 8003e42:	f06f 000b 	mvn.w	r0, #11
 8003e46:	f7fd f881 	bl	8000f4c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	4611      	mov	r1, r2
 8003e4e:	f06f 000a 	mvn.w	r0, #10
 8003e52:	f7fd f87b 	bl	8000f4c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003e56:	2200      	movs	r2, #0
 8003e58:	4611      	mov	r1, r2
 8003e5a:	f06f 0009 	mvn.w	r0, #9
 8003e5e:	f7fd f875 	bl	8000f4c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8003e62:	2200      	movs	r2, #0
 8003e64:	4611      	mov	r1, r2
 8003e66:	f06f 0004 	mvn.w	r0, #4
 8003e6a:	f7fd f86f 	bl	8000f4c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003e6e:	2200      	movs	r2, #0
 8003e70:	4611      	mov	r1, r2
 8003e72:	f06f 0003 	mvn.w	r0, #3
 8003e76:	f7fd f869 	bl	8000f4c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	4611      	mov	r1, r2
 8003e7e:	f06f 0001 	mvn.w	r0, #1
 8003e82:	f7fd f863 	bl	8000f4c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003e86:	2200      	movs	r2, #0
 8003e88:	4611      	mov	r1, r2
 8003e8a:	f04f 30ff 	mov.w	r0, #4294967295
 8003e8e:	f7fd f85d 	bl	8000f4c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e92:	b003      	add	sp, #12
 8003e94:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e98:	40021000 	.word	0x40021000

08003e9c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003e9c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8003e9e:	6802      	ldr	r2, [r0, #0]
 8003ea0:	4b10      	ldr	r3, [pc, #64]	; (8003ee4 <HAL_I2C_MspInit+0x48>)
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d11a      	bne.n	8003edc <HAL_I2C_MspInit+0x40>
  
    /**I2C1 GPIO Configuration    
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003ea6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003eaa:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003eac:	2312      	movs	r3, #18
 8003eae:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003eb8:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eba:	eb0d 0103 	add.w	r1, sp, r3
 8003ebe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003ec2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ec4:	f7fd f8aa 	bl	800101c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003ec8:	4b07      	ldr	r3, [pc, #28]	; (8003ee8 <HAL_I2C_MspInit+0x4c>)
 8003eca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003ecc:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003ed0:	659a      	str	r2, [r3, #88]	; 0x58
 8003ed2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ed4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ed8:	9300      	str	r3, [sp, #0]
 8003eda:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003edc:	b007      	add	sp, #28
 8003ede:	f85d fb04 	ldr.w	pc, [sp], #4
 8003ee2:	bf00      	nop
 8003ee4:	40005400 	.word	0x40005400
 8003ee8:	40021000 	.word	0x40021000

08003eec <HAL_RNG_MspInit>:
}

void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{

  if(hrng->Instance==RNG)
 8003eec:	6802      	ldr	r2, [r0, #0]
 8003eee:	4b09      	ldr	r3, [pc, #36]	; (8003f14 <HAL_RNG_MspInit+0x28>)
 8003ef0:	429a      	cmp	r2, r3
{
 8003ef2:	b082      	sub	sp, #8
  if(hrng->Instance==RNG)
 8003ef4:	d10c      	bne.n	8003f10 <HAL_RNG_MspInit+0x24>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8003ef6:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8003efa:	f5a3 337e 	sub.w	r3, r3, #260096	; 0x3f800
 8003efe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f00:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003f04:	64da      	str	r2, [r3, #76]	; 0x4c
 8003f06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f0c:	9301      	str	r3, [sp, #4]
 8003f0e:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8003f10:	b002      	add	sp, #8
 8003f12:	4770      	bx	lr
 8003f14:	50060800 	.word	0x50060800

08003f18 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003f18:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8003f1a:	6802      	ldr	r2, [r0, #0]
 8003f1c:	4b0f      	ldr	r3, [pc, #60]	; (8003f5c <HAL_SPI_MspInit+0x44>)
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d119      	bne.n	8003f56 <HAL_SPI_MspInit+0x3e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003f22:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f26:	a901      	add	r1, sp, #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003f28:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f2a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003f2e:	661a      	str	r2, [r3, #96]	; 0x60
 8003f30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f36:	9300      	str	r3, [sp, #0]
 8003f38:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 8003f3a:	2382      	movs	r3, #130	; 0x82
 8003f3c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f3e:	2302      	movs	r3, #2
 8003f40:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f42:	2300      	movs	r3, #0
 8003f44:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f46:	2303      	movs	r3, #3
 8003f48:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003f4e:	2305      	movs	r3, #5
 8003f50:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f52:	f7fd f863 	bl	800101c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003f56:	b007      	add	sp, #28
 8003f58:	f85d fb04 	ldr.w	pc, [sp], #4
 8003f5c:	40013000 	.word	0x40013000

08003f60 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 8003f60:	6803      	ldr	r3, [r0, #0]
 8003f62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8003f66:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 8003f68:	d112      	bne.n	8003f90 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003f6a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003f6e:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003f70:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003f72:	f042 0201 	orr.w	r2, r2, #1
 8003f76:	659a      	str	r2, [r3, #88]	; 0x58
 8003f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003f7a:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003f7c:	f003 0301 	and.w	r3, r3, #1
 8003f80:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003f82:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003f84:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003f86:	f7fc ffe1 	bl	8000f4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003f8a:	201c      	movs	r0, #28
 8003f8c:	f7fd f812 	bl	8000fb4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003f90:	b003      	add	sp, #12
 8003f92:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08003f98 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f98:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8003f9a:	6802      	ldr	r2, [r0, #0]
 8003f9c:	4b15      	ldr	r3, [pc, #84]	; (8003ff4 <HAL_UART_MspInit+0x5c>)
 8003f9e:	429a      	cmp	r2, r3
{
 8003fa0:	b086      	sub	sp, #24
  if(huart->Instance==USART2)
 8003fa2:	d125      	bne.n	8003ff0 <HAL_UART_MspInit+0x58>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003fa4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    PA15 (JTDI)     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fa8:	2403      	movs	r4, #3
    __HAL_RCC_USART2_CLK_ENABLE();
 8003faa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003fac:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003fb0:	659a      	str	r2, [r3, #88]	; 0x58
 8003fb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fb4:	9404      	str	r4, [sp, #16]
    __HAL_RCC_USART2_CLK_ENABLE();
 8003fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fba:	9300      	str	r3, [sp, #0]
 8003fbc:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8003fbe:	2304      	movs	r3, #4
 8003fc0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fc2:	2602      	movs	r6, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003fc4:	2307      	movs	r3, #7
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003fc6:	2501      	movs	r5, #1
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8003fc8:	a901      	add	r1, sp, #4
 8003fca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003fce:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fd0:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003fd2:	9503      	str	r5, [sp, #12]
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8003fd4:	f7fd f822 	bl	800101c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8003fd8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8003fdc:	a901      	add	r1, sp, #4
 8003fde:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8003fe2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fe4:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003fe6:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fe8:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8003fea:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8003fec:	f7fd f816 	bl	800101c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003ff0:	b006      	add	sp, #24
 8003ff2:	bd70      	pop	{r4, r5, r6, pc}
 8003ff4:	40004400 	.word	0x40004400

08003ff8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8003ff8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ffa:	f7fc ff79 	bl	8000ef0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ffe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8004002:	f7fd b806 	b.w	8001012 <HAL_SYSTICK_IRQHandler>
	...

08004008 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004008:	4801      	ldr	r0, [pc, #4]	; (8004010 <TIM2_IRQHandler+0x8>)
 800400a:	f7fe bb5a 	b.w	80026c2 <HAL_TIM_IRQHandler>
 800400e:	bf00      	nop
 8004010:	200007e8 	.word	0x200007e8

08004014 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004014:	490f      	ldr	r1, [pc, #60]	; (8004054 <SystemInit+0x40>)
 8004016:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800401a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800401e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004022:	4b0d      	ldr	r3, [pc, #52]	; (8004058 <SystemInit+0x44>)
 8004024:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004026:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8004028:	f042 0201 	orr.w	r2, r2, #1
 800402c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 800402e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8004036:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 800403a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800403c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004040:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004048:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800404a:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800404c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004050:	608b      	str	r3, [r1, #8]
 8004052:	4770      	bx	lr
 8004054:	e000ed00 	.word	0xe000ed00
 8004058:	40021000 	.word	0x40021000

0800405c <delay_us>:
void delay_us(uint16_t count)
{
	int n;
    // 446re n=44
	// c8t6dptjsms n=7
	for(;count!=0;count--)
 800405c:	b900      	cbnz	r0, 8004060 <delay_us+0x4>
	for(n=0;n<20;n++) asm volatile("NOP");
}
 800405e:	4770      	bx	lr
 8004060:	2314      	movs	r3, #20
	for(n=0;n<20;n++) asm volatile("NOP");
 8004062:	bf00      	nop
 8004064:	3b01      	subs	r3, #1
 8004066:	d1fc      	bne.n	8004062 <delay_us+0x6>
	for(;count!=0;count--)
 8004068:	3801      	subs	r0, #1
 800406a:	b280      	uxth	r0, r0
 800406c:	e7f6      	b.n	800405c <delay_us>

0800406e <delay_ms>:

void delay_ms(uint16_t count)
{
 800406e:	b508      	push	{r3, lr}
 8004070:	4602      	mov	r2, r0
	for(;count!=0;count--) delay_us(1000);
 8004072:	b902      	cbnz	r2, 8004076 <delay_ms+0x8>
}
 8004074:	bd08      	pop	{r3, pc}
	for(;count!=0;count--) delay_us(1000);
 8004076:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800407a:	f7ff ffef 	bl	800405c <delay_us>
 800407e:	3a01      	subs	r2, #1
 8004080:	b292      	uxth	r2, r2
 8004082:	e7f6      	b.n	8004072 <delay_ms+0x4>

08004084 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004084:	f8df d034 	ldr.w	sp, [pc, #52]	; 80040bc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004088:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800408a:	e003      	b.n	8004094 <LoopCopyDataInit>

0800408c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800408c:	4b0c      	ldr	r3, [pc, #48]	; (80040c0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800408e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004090:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004092:	3104      	adds	r1, #4

08004094 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004094:	480b      	ldr	r0, [pc, #44]	; (80040c4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004096:	4b0c      	ldr	r3, [pc, #48]	; (80040c8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004098:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800409a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800409c:	d3f6      	bcc.n	800408c <CopyDataInit>
	ldr	r2, =_sbss
 800409e:	4a0b      	ldr	r2, [pc, #44]	; (80040cc <LoopForever+0x12>)
	b	LoopFillZerobss
 80040a0:	e002      	b.n	80040a8 <LoopFillZerobss>

080040a2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80040a2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80040a4:	f842 3b04 	str.w	r3, [r2], #4

080040a8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80040a8:	4b09      	ldr	r3, [pc, #36]	; (80040d0 <LoopForever+0x16>)
	cmp	r2, r3
 80040aa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80040ac:	d3f9      	bcc.n	80040a2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80040ae:	f7ff ffb1 	bl	8004014 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80040b2:	f000 f895 	bl	80041e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80040b6:	f7ff fd8d 	bl	8003bd4 <main>

080040ba <LoopForever>:

LoopForever:
    b LoopForever
 80040ba:	e7fe      	b.n	80040ba <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80040bc:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 80040c0:	0800d5a8 	.word	0x0800d5a8
	ldr	r0, =_sdata
 80040c4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80040c8:	20000674 	.word	0x20000674
	ldr	r2, =_sbss
 80040cc:	20000678 	.word	0x20000678
	ldr	r3, = _ebss
 80040d0:	200008b0 	.word	0x200008b0

080040d4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80040d4:	e7fe      	b.n	80040d4 <ADC1_IRQHandler>
	...

080040d8 <arm_sin_f32>:
 80040d8:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8004154 <arm_sin_f32+0x7c>
 80040dc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80040e0:	ee20 7a07 	vmul.f32	s14, s0, s14
 80040e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040e8:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80040ec:	d42c      	bmi.n	8004148 <arm_sin_f32+0x70>
 80040ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040f2:	eddf 6a19 	vldr	s13, [pc, #100]	; 8004158 <arm_sin_f32+0x80>
 80040f6:	4a19      	ldr	r2, [pc, #100]	; (800415c <arm_sin_f32+0x84>)
 80040f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040fc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8004100:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004104:	eef4 7ae6 	vcmpe.f32	s15, s13
 8004108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800410c:	bfa8      	it	ge
 800410e:	ee77 7ae6 	vsubge.f32	s15, s15, s13
 8004112:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 8004116:	ee17 3a10 	vmov	r3, s14
 800411a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800411e:	ee07 3a10 	vmov	s14, r3
 8004122:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004126:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800412a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800412e:	edd1 6a01 	vldr	s13, [r1, #4]
 8004132:	ee30 7a67 	vsub.f32	s14, s0, s15
 8004136:	ed91 0a00 	vldr	s0, [r1]
 800413a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800413e:	ee27 0a00 	vmul.f32	s0, s14, s0
 8004142:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004146:	4770      	bx	lr
 8004148:	ee17 3a90 	vmov	r3, s15
 800414c:	3b01      	subs	r3, #1
 800414e:	ee07 3a90 	vmov	s15, r3
 8004152:	e7cc      	b.n	80040ee <arm_sin_f32+0x16>
 8004154:	3e22f983 	.word	0x3e22f983
 8004158:	44000000 	.word	0x44000000
 800415c:	0800c94c 	.word	0x0800c94c

08004160 <arm_cos_f32>:
 8004160:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80041d4 <arm_cos_f32+0x74>
 8004164:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004168:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800416c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004170:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004178:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800417c:	d504      	bpl.n	8004188 <arm_cos_f32+0x28>
 800417e:	ee17 3a90 	vmov	r3, s15
 8004182:	3b01      	subs	r3, #1
 8004184:	ee07 3a90 	vmov	s15, r3
 8004188:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800418c:	eddf 6a12 	vldr	s13, [pc, #72]	; 80041d8 <arm_cos_f32+0x78>
 8004190:	4a12      	ldr	r2, [pc, #72]	; (80041dc <arm_cos_f32+0x7c>)
 8004192:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004196:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800419a:	ee20 0a26 	vmul.f32	s0, s0, s13
 800419e:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80041a2:	ee17 3a90 	vmov	r3, s15
 80041a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041aa:	ee07 3a90 	vmov	s15, r3
 80041ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041b2:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 80041b6:	ee70 7a67 	vsub.f32	s15, s0, s15
 80041ba:	edd1 6a01 	vldr	s13, [r1, #4]
 80041be:	ed91 0a00 	vldr	s0, [r1]
 80041c2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80041c6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80041ca:	ee27 0a00 	vmul.f32	s0, s14, s0
 80041ce:	ee30 0a27 	vadd.f32	s0, s0, s15
 80041d2:	4770      	bx	lr
 80041d4:	3e22f983 	.word	0x3e22f983
 80041d8:	44000000 	.word	0x44000000
 80041dc:	0800c94c 	.word	0x0800c94c

080041e0 <__libc_init_array>:
 80041e0:	b570      	push	{r4, r5, r6, lr}
 80041e2:	4e0d      	ldr	r6, [pc, #52]	; (8004218 <__libc_init_array+0x38>)
 80041e4:	4c0d      	ldr	r4, [pc, #52]	; (800421c <__libc_init_array+0x3c>)
 80041e6:	1ba4      	subs	r4, r4, r6
 80041e8:	10a4      	asrs	r4, r4, #2
 80041ea:	2500      	movs	r5, #0
 80041ec:	42a5      	cmp	r5, r4
 80041ee:	d109      	bne.n	8004204 <__libc_init_array+0x24>
 80041f0:	4e0b      	ldr	r6, [pc, #44]	; (8004220 <__libc_init_array+0x40>)
 80041f2:	4c0c      	ldr	r4, [pc, #48]	; (8004224 <__libc_init_array+0x44>)
 80041f4:	f003 ff6a 	bl	80080cc <_init>
 80041f8:	1ba4      	subs	r4, r4, r6
 80041fa:	10a4      	asrs	r4, r4, #2
 80041fc:	2500      	movs	r5, #0
 80041fe:	42a5      	cmp	r5, r4
 8004200:	d105      	bne.n	800420e <__libc_init_array+0x2e>
 8004202:	bd70      	pop	{r4, r5, r6, pc}
 8004204:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004208:	4798      	blx	r3
 800420a:	3501      	adds	r5, #1
 800420c:	e7ee      	b.n	80041ec <__libc_init_array+0xc>
 800420e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004212:	4798      	blx	r3
 8004214:	3501      	adds	r5, #1
 8004216:	e7f2      	b.n	80041fe <__libc_init_array+0x1e>
 8004218:	0800d5a0 	.word	0x0800d5a0
 800421c:	0800d5a0 	.word	0x0800d5a0
 8004220:	0800d5a0 	.word	0x0800d5a0
 8004224:	0800d5a4 	.word	0x0800d5a4

08004228 <memset>:
 8004228:	4402      	add	r2, r0
 800422a:	4603      	mov	r3, r0
 800422c:	4293      	cmp	r3, r2
 800422e:	d100      	bne.n	8004232 <memset+0xa>
 8004230:	4770      	bx	lr
 8004232:	f803 1b01 	strb.w	r1, [r3], #1
 8004236:	e7f9      	b.n	800422c <memset+0x4>

08004238 <sprintf>:
 8004238:	b40e      	push	{r1, r2, r3}
 800423a:	b500      	push	{lr}
 800423c:	b09c      	sub	sp, #112	; 0x70
 800423e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8004242:	ab1d      	add	r3, sp, #116	; 0x74
 8004244:	f8ad 1014 	strh.w	r1, [sp, #20]
 8004248:	9002      	str	r0, [sp, #8]
 800424a:	9006      	str	r0, [sp, #24]
 800424c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004250:	480a      	ldr	r0, [pc, #40]	; (800427c <sprintf+0x44>)
 8004252:	9104      	str	r1, [sp, #16]
 8004254:	9107      	str	r1, [sp, #28]
 8004256:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800425a:	f853 2b04 	ldr.w	r2, [r3], #4
 800425e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8004262:	6800      	ldr	r0, [r0, #0]
 8004264:	9301      	str	r3, [sp, #4]
 8004266:	a902      	add	r1, sp, #8
 8004268:	f000 f80a 	bl	8004280 <_svfprintf_r>
 800426c:	9b02      	ldr	r3, [sp, #8]
 800426e:	2200      	movs	r2, #0
 8004270:	701a      	strb	r2, [r3, #0]
 8004272:	b01c      	add	sp, #112	; 0x70
 8004274:	f85d eb04 	ldr.w	lr, [sp], #4
 8004278:	b003      	add	sp, #12
 800427a:	4770      	bx	lr
 800427c:	20000004 	.word	0x20000004

08004280 <_svfprintf_r>:
 8004280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004284:	b0bd      	sub	sp, #244	; 0xf4
 8004286:	468a      	mov	sl, r1
 8004288:	4615      	mov	r5, r2
 800428a:	461f      	mov	r7, r3
 800428c:	4683      	mov	fp, r0
 800428e:	f001 fe25 	bl	8005edc <_localeconv_r>
 8004292:	6803      	ldr	r3, [r0, #0]
 8004294:	930d      	str	r3, [sp, #52]	; 0x34
 8004296:	4618      	mov	r0, r3
 8004298:	f7fb ff9a 	bl	80001d0 <strlen>
 800429c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80042a0:	9008      	str	r0, [sp, #32]
 80042a2:	061b      	lsls	r3, r3, #24
 80042a4:	d518      	bpl.n	80042d8 <_svfprintf_r+0x58>
 80042a6:	f8da 3010 	ldr.w	r3, [sl, #16]
 80042aa:	b9ab      	cbnz	r3, 80042d8 <_svfprintf_r+0x58>
 80042ac:	2140      	movs	r1, #64	; 0x40
 80042ae:	4658      	mov	r0, fp
 80042b0:	f001 fe2a 	bl	8005f08 <_malloc_r>
 80042b4:	f8ca 0000 	str.w	r0, [sl]
 80042b8:	f8ca 0010 	str.w	r0, [sl, #16]
 80042bc:	b948      	cbnz	r0, 80042d2 <_svfprintf_r+0x52>
 80042be:	230c      	movs	r3, #12
 80042c0:	f8cb 3000 	str.w	r3, [fp]
 80042c4:	f04f 33ff 	mov.w	r3, #4294967295
 80042c8:	9309      	str	r3, [sp, #36]	; 0x24
 80042ca:	9809      	ldr	r0, [sp, #36]	; 0x24
 80042cc:	b03d      	add	sp, #244	; 0xf4
 80042ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042d2:	2340      	movs	r3, #64	; 0x40
 80042d4:	f8ca 3014 	str.w	r3, [sl, #20]
 80042d8:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8004540 <_svfprintf_r+0x2c0>
 80042dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80042e0:	2300      	movs	r3, #0
 80042e2:	ac2c      	add	r4, sp, #176	; 0xb0
 80042e4:	941f      	str	r4, [sp, #124]	; 0x7c
 80042e6:	9321      	str	r3, [sp, #132]	; 0x84
 80042e8:	9320      	str	r3, [sp, #128]	; 0x80
 80042ea:	9505      	str	r5, [sp, #20]
 80042ec:	9303      	str	r3, [sp, #12]
 80042ee:	9311      	str	r3, [sp, #68]	; 0x44
 80042f0:	9310      	str	r3, [sp, #64]	; 0x40
 80042f2:	9309      	str	r3, [sp, #36]	; 0x24
 80042f4:	9d05      	ldr	r5, [sp, #20]
 80042f6:	462b      	mov	r3, r5
 80042f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042fc:	b112      	cbz	r2, 8004304 <_svfprintf_r+0x84>
 80042fe:	2a25      	cmp	r2, #37	; 0x25
 8004300:	f040 8083 	bne.w	800440a <_svfprintf_r+0x18a>
 8004304:	9b05      	ldr	r3, [sp, #20]
 8004306:	1aee      	subs	r6, r5, r3
 8004308:	d00d      	beq.n	8004326 <_svfprintf_r+0xa6>
 800430a:	e884 0048 	stmia.w	r4, {r3, r6}
 800430e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004310:	4433      	add	r3, r6
 8004312:	9321      	str	r3, [sp, #132]	; 0x84
 8004314:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004316:	3301      	adds	r3, #1
 8004318:	2b07      	cmp	r3, #7
 800431a:	9320      	str	r3, [sp, #128]	; 0x80
 800431c:	dc77      	bgt.n	800440e <_svfprintf_r+0x18e>
 800431e:	3408      	adds	r4, #8
 8004320:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004322:	4433      	add	r3, r6
 8004324:	9309      	str	r3, [sp, #36]	; 0x24
 8004326:	782b      	ldrb	r3, [r5, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	f000 8729 	beq.w	8005180 <_svfprintf_r+0xf00>
 800432e:	2300      	movs	r3, #0
 8004330:	1c69      	adds	r1, r5, #1
 8004332:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004336:	461a      	mov	r2, r3
 8004338:	f04f 39ff 	mov.w	r9, #4294967295
 800433c:	930a      	str	r3, [sp, #40]	; 0x28
 800433e:	461d      	mov	r5, r3
 8004340:	200a      	movs	r0, #10
 8004342:	1c4e      	adds	r6, r1, #1
 8004344:	7809      	ldrb	r1, [r1, #0]
 8004346:	9605      	str	r6, [sp, #20]
 8004348:	9102      	str	r1, [sp, #8]
 800434a:	9902      	ldr	r1, [sp, #8]
 800434c:	3920      	subs	r1, #32
 800434e:	2958      	cmp	r1, #88	; 0x58
 8004350:	f200 8418 	bhi.w	8004b84 <_svfprintf_r+0x904>
 8004354:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004358:	041600a6 	.word	0x041600a6
 800435c:	00ab0416 	.word	0x00ab0416
 8004360:	04160416 	.word	0x04160416
 8004364:	04160416 	.word	0x04160416
 8004368:	04160416 	.word	0x04160416
 800436c:	006500ae 	.word	0x006500ae
 8004370:	00b70416 	.word	0x00b70416
 8004374:	041600ba 	.word	0x041600ba
 8004378:	00da00d7 	.word	0x00da00d7
 800437c:	00da00da 	.word	0x00da00da
 8004380:	00da00da 	.word	0x00da00da
 8004384:	00da00da 	.word	0x00da00da
 8004388:	00da00da 	.word	0x00da00da
 800438c:	04160416 	.word	0x04160416
 8004390:	04160416 	.word	0x04160416
 8004394:	04160416 	.word	0x04160416
 8004398:	04160416 	.word	0x04160416
 800439c:	04160416 	.word	0x04160416
 80043a0:	012b0115 	.word	0x012b0115
 80043a4:	012b0416 	.word	0x012b0416
 80043a8:	04160416 	.word	0x04160416
 80043ac:	04160416 	.word	0x04160416
 80043b0:	041600ed 	.word	0x041600ed
 80043b4:	03400416 	.word	0x03400416
 80043b8:	04160416 	.word	0x04160416
 80043bc:	04160416 	.word	0x04160416
 80043c0:	03a80416 	.word	0x03a80416
 80043c4:	04160416 	.word	0x04160416
 80043c8:	04160086 	.word	0x04160086
 80043cc:	04160416 	.word	0x04160416
 80043d0:	04160416 	.word	0x04160416
 80043d4:	04160416 	.word	0x04160416
 80043d8:	04160416 	.word	0x04160416
 80043dc:	01070416 	.word	0x01070416
 80043e0:	012b006b 	.word	0x012b006b
 80043e4:	012b012b 	.word	0x012b012b
 80043e8:	006b00f0 	.word	0x006b00f0
 80043ec:	04160416 	.word	0x04160416
 80043f0:	041600fa 	.word	0x041600fa
 80043f4:	03420322 	.word	0x03420322
 80043f8:	01010376 	.word	0x01010376
 80043fc:	03870416 	.word	0x03870416
 8004400:	03aa0416 	.word	0x03aa0416
 8004404:	04160416 	.word	0x04160416
 8004408:	03c2      	.short	0x03c2
 800440a:	461d      	mov	r5, r3
 800440c:	e773      	b.n	80042f6 <_svfprintf_r+0x76>
 800440e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004410:	4651      	mov	r1, sl
 8004412:	4658      	mov	r0, fp
 8004414:	f002 fa7e 	bl	8006914 <__ssprint_r>
 8004418:	2800      	cmp	r0, #0
 800441a:	f040 8692 	bne.w	8005142 <_svfprintf_r+0xec2>
 800441e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004420:	e77e      	b.n	8004320 <_svfprintf_r+0xa0>
 8004422:	2301      	movs	r3, #1
 8004424:	222b      	movs	r2, #43	; 0x2b
 8004426:	9905      	ldr	r1, [sp, #20]
 8004428:	e78b      	b.n	8004342 <_svfprintf_r+0xc2>
 800442a:	460f      	mov	r7, r1
 800442c:	e7fb      	b.n	8004426 <_svfprintf_r+0x1a6>
 800442e:	b10b      	cbz	r3, 8004434 <_svfprintf_r+0x1b4>
 8004430:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8004434:	06ae      	lsls	r6, r5, #26
 8004436:	f140 80aa 	bpl.w	800458e <_svfprintf_r+0x30e>
 800443a:	3707      	adds	r7, #7
 800443c:	f027 0707 	bic.w	r7, r7, #7
 8004440:	f107 0308 	add.w	r3, r7, #8
 8004444:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004448:	9304      	str	r3, [sp, #16]
 800444a:	2e00      	cmp	r6, #0
 800444c:	f177 0300 	sbcs.w	r3, r7, #0
 8004450:	da06      	bge.n	8004460 <_svfprintf_r+0x1e0>
 8004452:	4276      	negs	r6, r6
 8004454:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8004458:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800445c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004460:	2301      	movs	r3, #1
 8004462:	e2ca      	b.n	80049fa <_svfprintf_r+0x77a>
 8004464:	b10b      	cbz	r3, 800446a <_svfprintf_r+0x1ea>
 8004466:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800446a:	4b37      	ldr	r3, [pc, #220]	; (8004548 <_svfprintf_r+0x2c8>)
 800446c:	9311      	str	r3, [sp, #68]	; 0x44
 800446e:	06ab      	lsls	r3, r5, #26
 8004470:	f140 8339 	bpl.w	8004ae6 <_svfprintf_r+0x866>
 8004474:	3707      	adds	r7, #7
 8004476:	f027 0707 	bic.w	r7, r7, #7
 800447a:	f107 0308 	add.w	r3, r7, #8
 800447e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004482:	9304      	str	r3, [sp, #16]
 8004484:	07e8      	lsls	r0, r5, #31
 8004486:	d50b      	bpl.n	80044a0 <_svfprintf_r+0x220>
 8004488:	ea56 0307 	orrs.w	r3, r6, r7
 800448c:	d008      	beq.n	80044a0 <_svfprintf_r+0x220>
 800448e:	2330      	movs	r3, #48	; 0x30
 8004490:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8004494:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8004498:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 800449c:	f045 0502 	orr.w	r5, r5, #2
 80044a0:	2302      	movs	r3, #2
 80044a2:	e2a7      	b.n	80049f4 <_svfprintf_r+0x774>
 80044a4:	2a00      	cmp	r2, #0
 80044a6:	d1be      	bne.n	8004426 <_svfprintf_r+0x1a6>
 80044a8:	2301      	movs	r3, #1
 80044aa:	2220      	movs	r2, #32
 80044ac:	e7bb      	b.n	8004426 <_svfprintf_r+0x1a6>
 80044ae:	f045 0501 	orr.w	r5, r5, #1
 80044b2:	e7b8      	b.n	8004426 <_svfprintf_r+0x1a6>
 80044b4:	683e      	ldr	r6, [r7, #0]
 80044b6:	960a      	str	r6, [sp, #40]	; 0x28
 80044b8:	2e00      	cmp	r6, #0
 80044ba:	f107 0104 	add.w	r1, r7, #4
 80044be:	dab4      	bge.n	800442a <_svfprintf_r+0x1aa>
 80044c0:	4276      	negs	r6, r6
 80044c2:	960a      	str	r6, [sp, #40]	; 0x28
 80044c4:	460f      	mov	r7, r1
 80044c6:	f045 0504 	orr.w	r5, r5, #4
 80044ca:	e7ac      	b.n	8004426 <_svfprintf_r+0x1a6>
 80044cc:	9905      	ldr	r1, [sp, #20]
 80044ce:	1c4e      	adds	r6, r1, #1
 80044d0:	7809      	ldrb	r1, [r1, #0]
 80044d2:	9102      	str	r1, [sp, #8]
 80044d4:	292a      	cmp	r1, #42	; 0x2a
 80044d6:	d010      	beq.n	80044fa <_svfprintf_r+0x27a>
 80044d8:	f04f 0900 	mov.w	r9, #0
 80044dc:	9605      	str	r6, [sp, #20]
 80044de:	9902      	ldr	r1, [sp, #8]
 80044e0:	3930      	subs	r1, #48	; 0x30
 80044e2:	2909      	cmp	r1, #9
 80044e4:	f63f af31 	bhi.w	800434a <_svfprintf_r+0xca>
 80044e8:	fb00 1909 	mla	r9, r0, r9, r1
 80044ec:	9905      	ldr	r1, [sp, #20]
 80044ee:	460e      	mov	r6, r1
 80044f0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80044f4:	9102      	str	r1, [sp, #8]
 80044f6:	9605      	str	r6, [sp, #20]
 80044f8:	e7f1      	b.n	80044de <_svfprintf_r+0x25e>
 80044fa:	6839      	ldr	r1, [r7, #0]
 80044fc:	9605      	str	r6, [sp, #20]
 80044fe:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 8004502:	3704      	adds	r7, #4
 8004504:	e78f      	b.n	8004426 <_svfprintf_r+0x1a6>
 8004506:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800450a:	e78c      	b.n	8004426 <_svfprintf_r+0x1a6>
 800450c:	2100      	movs	r1, #0
 800450e:	910a      	str	r1, [sp, #40]	; 0x28
 8004510:	9902      	ldr	r1, [sp, #8]
 8004512:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8004514:	3930      	subs	r1, #48	; 0x30
 8004516:	fb00 1106 	mla	r1, r0, r6, r1
 800451a:	910a      	str	r1, [sp, #40]	; 0x28
 800451c:	9905      	ldr	r1, [sp, #20]
 800451e:	460e      	mov	r6, r1
 8004520:	f816 1b01 	ldrb.w	r1, [r6], #1
 8004524:	9102      	str	r1, [sp, #8]
 8004526:	9902      	ldr	r1, [sp, #8]
 8004528:	9605      	str	r6, [sp, #20]
 800452a:	3930      	subs	r1, #48	; 0x30
 800452c:	2909      	cmp	r1, #9
 800452e:	d9ef      	bls.n	8004510 <_svfprintf_r+0x290>
 8004530:	e70b      	b.n	800434a <_svfprintf_r+0xca>
 8004532:	f045 0508 	orr.w	r5, r5, #8
 8004536:	e776      	b.n	8004426 <_svfprintf_r+0x1a6>
 8004538:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800453c:	e773      	b.n	8004426 <_svfprintf_r+0x1a6>
 800453e:	bf00      	nop
	...
 8004548:	0800d160 	.word	0x0800d160
 800454c:	9905      	ldr	r1, [sp, #20]
 800454e:	7809      	ldrb	r1, [r1, #0]
 8004550:	296c      	cmp	r1, #108	; 0x6c
 8004552:	d105      	bne.n	8004560 <_svfprintf_r+0x2e0>
 8004554:	9905      	ldr	r1, [sp, #20]
 8004556:	3101      	adds	r1, #1
 8004558:	9105      	str	r1, [sp, #20]
 800455a:	f045 0520 	orr.w	r5, r5, #32
 800455e:	e762      	b.n	8004426 <_svfprintf_r+0x1a6>
 8004560:	f045 0510 	orr.w	r5, r5, #16
 8004564:	e75f      	b.n	8004426 <_svfprintf_r+0x1a6>
 8004566:	1d3b      	adds	r3, r7, #4
 8004568:	9304      	str	r3, [sp, #16]
 800456a:	2600      	movs	r6, #0
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8004572:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8004576:	f04f 0901 	mov.w	r9, #1
 800457a:	4637      	mov	r7, r6
 800457c:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8004580:	e11b      	b.n	80047ba <_svfprintf_r+0x53a>
 8004582:	b10b      	cbz	r3, 8004588 <_svfprintf_r+0x308>
 8004584:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8004588:	f045 0510 	orr.w	r5, r5, #16
 800458c:	e752      	b.n	8004434 <_svfprintf_r+0x1b4>
 800458e:	f015 0f10 	tst.w	r5, #16
 8004592:	f107 0304 	add.w	r3, r7, #4
 8004596:	d003      	beq.n	80045a0 <_svfprintf_r+0x320>
 8004598:	683e      	ldr	r6, [r7, #0]
 800459a:	9304      	str	r3, [sp, #16]
 800459c:	17f7      	asrs	r7, r6, #31
 800459e:	e754      	b.n	800444a <_svfprintf_r+0x1ca>
 80045a0:	683e      	ldr	r6, [r7, #0]
 80045a2:	9304      	str	r3, [sp, #16]
 80045a4:	f015 0f40 	tst.w	r5, #64	; 0x40
 80045a8:	bf18      	it	ne
 80045aa:	b236      	sxthne	r6, r6
 80045ac:	e7f6      	b.n	800459c <_svfprintf_r+0x31c>
 80045ae:	b10b      	cbz	r3, 80045b4 <_svfprintf_r+0x334>
 80045b0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80045b4:	3707      	adds	r7, #7
 80045b6:	f027 0707 	bic.w	r7, r7, #7
 80045ba:	f107 0308 	add.w	r3, r7, #8
 80045be:	9304      	str	r3, [sp, #16]
 80045c0:	ed97 7b00 	vldr	d7, [r7]
 80045c4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80045c8:	9b06      	ldr	r3, [sp, #24]
 80045ca:	9312      	str	r3, [sp, #72]	; 0x48
 80045cc:	9b07      	ldr	r3, [sp, #28]
 80045ce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80045d2:	9313      	str	r3, [sp, #76]	; 0x4c
 80045d4:	f04f 32ff 	mov.w	r2, #4294967295
 80045d8:	4b4a      	ldr	r3, [pc, #296]	; (8004704 <_svfprintf_r+0x484>)
 80045da:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80045de:	f7fc faa1 	bl	8000b24 <__aeabi_dcmpun>
 80045e2:	2800      	cmp	r0, #0
 80045e4:	f040 85d5 	bne.w	8005192 <_svfprintf_r+0xf12>
 80045e8:	f04f 32ff 	mov.w	r2, #4294967295
 80045ec:	4b45      	ldr	r3, [pc, #276]	; (8004704 <_svfprintf_r+0x484>)
 80045ee:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80045f2:	f7fc fa79 	bl	8000ae8 <__aeabi_dcmple>
 80045f6:	2800      	cmp	r0, #0
 80045f8:	f040 85cb 	bne.w	8005192 <_svfprintf_r+0xf12>
 80045fc:	2200      	movs	r2, #0
 80045fe:	2300      	movs	r3, #0
 8004600:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004604:	f7fc fa66 	bl	8000ad4 <__aeabi_dcmplt>
 8004608:	b110      	cbz	r0, 8004610 <_svfprintf_r+0x390>
 800460a:	232d      	movs	r3, #45	; 0x2d
 800460c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004610:	4b3d      	ldr	r3, [pc, #244]	; (8004708 <_svfprintf_r+0x488>)
 8004612:	4a3e      	ldr	r2, [pc, #248]	; (800470c <_svfprintf_r+0x48c>)
 8004614:	9902      	ldr	r1, [sp, #8]
 8004616:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800461a:	2947      	cmp	r1, #71	; 0x47
 800461c:	bfcc      	ite	gt
 800461e:	4690      	movgt	r8, r2
 8004620:	4698      	movle	r8, r3
 8004622:	f04f 0903 	mov.w	r9, #3
 8004626:	2600      	movs	r6, #0
 8004628:	4637      	mov	r7, r6
 800462a:	e0c6      	b.n	80047ba <_svfprintf_r+0x53a>
 800462c:	f1b9 3fff 	cmp.w	r9, #4294967295
 8004630:	d022      	beq.n	8004678 <_svfprintf_r+0x3f8>
 8004632:	9b02      	ldr	r3, [sp, #8]
 8004634:	f023 0320 	bic.w	r3, r3, #32
 8004638:	2b47      	cmp	r3, #71	; 0x47
 800463a:	d104      	bne.n	8004646 <_svfprintf_r+0x3c6>
 800463c:	f1b9 0f00 	cmp.w	r9, #0
 8004640:	bf08      	it	eq
 8004642:	f04f 0901 	moveq.w	r9, #1
 8004646:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800464a:	930c      	str	r3, [sp, #48]	; 0x30
 800464c:	9b07      	ldr	r3, [sp, #28]
 800464e:	2b00      	cmp	r3, #0
 8004650:	da15      	bge.n	800467e <_svfprintf_r+0x3fe>
 8004652:	9b06      	ldr	r3, [sp, #24]
 8004654:	930e      	str	r3, [sp, #56]	; 0x38
 8004656:	9b07      	ldr	r3, [sp, #28]
 8004658:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800465c:	930f      	str	r3, [sp, #60]	; 0x3c
 800465e:	232d      	movs	r3, #45	; 0x2d
 8004660:	930b      	str	r3, [sp, #44]	; 0x2c
 8004662:	9b02      	ldr	r3, [sp, #8]
 8004664:	f023 0720 	bic.w	r7, r3, #32
 8004668:	2f46      	cmp	r7, #70	; 0x46
 800466a:	d00e      	beq.n	800468a <_svfprintf_r+0x40a>
 800466c:	2f45      	cmp	r7, #69	; 0x45
 800466e:	d146      	bne.n	80046fe <_svfprintf_r+0x47e>
 8004670:	f109 0601 	add.w	r6, r9, #1
 8004674:	2102      	movs	r1, #2
 8004676:	e00a      	b.n	800468e <_svfprintf_r+0x40e>
 8004678:	f04f 0906 	mov.w	r9, #6
 800467c:	e7e3      	b.n	8004646 <_svfprintf_r+0x3c6>
 800467e:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004682:	2300      	movs	r3, #0
 8004684:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8004688:	e7ea      	b.n	8004660 <_svfprintf_r+0x3e0>
 800468a:	464e      	mov	r6, r9
 800468c:	2103      	movs	r1, #3
 800468e:	ab1d      	add	r3, sp, #116	; 0x74
 8004690:	9301      	str	r3, [sp, #4]
 8004692:	ab1a      	add	r3, sp, #104	; 0x68
 8004694:	9300      	str	r3, [sp, #0]
 8004696:	4632      	mov	r2, r6
 8004698:	ab19      	add	r3, sp, #100	; 0x64
 800469a:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 800469e:	4658      	mov	r0, fp
 80046a0:	f000 fe4e 	bl	8005340 <_dtoa_r>
 80046a4:	2f47      	cmp	r7, #71	; 0x47
 80046a6:	4680      	mov	r8, r0
 80046a8:	d102      	bne.n	80046b0 <_svfprintf_r+0x430>
 80046aa:	07e8      	lsls	r0, r5, #31
 80046ac:	f140 857e 	bpl.w	80051ac <_svfprintf_r+0xf2c>
 80046b0:	eb08 0306 	add.w	r3, r8, r6
 80046b4:	2f46      	cmp	r7, #70	; 0x46
 80046b6:	9303      	str	r3, [sp, #12]
 80046b8:	d111      	bne.n	80046de <_svfprintf_r+0x45e>
 80046ba:	f898 3000 	ldrb.w	r3, [r8]
 80046be:	2b30      	cmp	r3, #48	; 0x30
 80046c0:	d109      	bne.n	80046d6 <_svfprintf_r+0x456>
 80046c2:	2200      	movs	r2, #0
 80046c4:	2300      	movs	r3, #0
 80046c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80046ca:	f7fc f9f9 	bl	8000ac0 <__aeabi_dcmpeq>
 80046ce:	b910      	cbnz	r0, 80046d6 <_svfprintf_r+0x456>
 80046d0:	f1c6 0601 	rsb	r6, r6, #1
 80046d4:	9619      	str	r6, [sp, #100]	; 0x64
 80046d6:	9a03      	ldr	r2, [sp, #12]
 80046d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80046da:	441a      	add	r2, r3
 80046dc:	9203      	str	r2, [sp, #12]
 80046de:	2200      	movs	r2, #0
 80046e0:	2300      	movs	r3, #0
 80046e2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80046e6:	f7fc f9eb 	bl	8000ac0 <__aeabi_dcmpeq>
 80046ea:	b988      	cbnz	r0, 8004710 <_svfprintf_r+0x490>
 80046ec:	2230      	movs	r2, #48	; 0x30
 80046ee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80046f0:	9903      	ldr	r1, [sp, #12]
 80046f2:	4299      	cmp	r1, r3
 80046f4:	d90e      	bls.n	8004714 <_svfprintf_r+0x494>
 80046f6:	1c59      	adds	r1, r3, #1
 80046f8:	911d      	str	r1, [sp, #116]	; 0x74
 80046fa:	701a      	strb	r2, [r3, #0]
 80046fc:	e7f7      	b.n	80046ee <_svfprintf_r+0x46e>
 80046fe:	464e      	mov	r6, r9
 8004700:	e7b8      	b.n	8004674 <_svfprintf_r+0x3f4>
 8004702:	bf00      	nop
 8004704:	7fefffff 	.word	0x7fefffff
 8004708:	0800d150 	.word	0x0800d150
 800470c:	0800d154 	.word	0x0800d154
 8004710:	9b03      	ldr	r3, [sp, #12]
 8004712:	931d      	str	r3, [sp, #116]	; 0x74
 8004714:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004716:	2f47      	cmp	r7, #71	; 0x47
 8004718:	eba3 0308 	sub.w	r3, r3, r8
 800471c:	9303      	str	r3, [sp, #12]
 800471e:	f040 80fa 	bne.w	8004916 <_svfprintf_r+0x696>
 8004722:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004724:	1cd9      	adds	r1, r3, #3
 8004726:	db02      	blt.n	800472e <_svfprintf_r+0x4ae>
 8004728:	4599      	cmp	r9, r3
 800472a:	f280 8120 	bge.w	800496e <_svfprintf_r+0x6ee>
 800472e:	9b02      	ldr	r3, [sp, #8]
 8004730:	3b02      	subs	r3, #2
 8004732:	9302      	str	r3, [sp, #8]
 8004734:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004736:	f89d 1008 	ldrb.w	r1, [sp, #8]
 800473a:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 800473e:	1e53      	subs	r3, r2, #1
 8004740:	2b00      	cmp	r3, #0
 8004742:	9319      	str	r3, [sp, #100]	; 0x64
 8004744:	bfb6      	itet	lt
 8004746:	f1c2 0301 	rsblt	r3, r2, #1
 800474a:	222b      	movge	r2, #43	; 0x2b
 800474c:	222d      	movlt	r2, #45	; 0x2d
 800474e:	2b09      	cmp	r3, #9
 8004750:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8004754:	f340 80fb 	ble.w	800494e <_svfprintf_r+0x6ce>
 8004758:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 800475c:	260a      	movs	r6, #10
 800475e:	fb93 f0f6 	sdiv	r0, r3, r6
 8004762:	fb06 3310 	mls	r3, r6, r0, r3
 8004766:	3330      	adds	r3, #48	; 0x30
 8004768:	2809      	cmp	r0, #9
 800476a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800476e:	f102 31ff 	add.w	r1, r2, #4294967295
 8004772:	4603      	mov	r3, r0
 8004774:	f300 80e4 	bgt.w	8004940 <_svfprintf_r+0x6c0>
 8004778:	3330      	adds	r3, #48	; 0x30
 800477a:	f801 3c01 	strb.w	r3, [r1, #-1]
 800477e:	3a02      	subs	r2, #2
 8004780:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8004784:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8004788:	4282      	cmp	r2, r0
 800478a:	4619      	mov	r1, r3
 800478c:	f0c0 80da 	bcc.w	8004944 <_svfprintf_r+0x6c4>
 8004790:	9a03      	ldr	r2, [sp, #12]
 8004792:	ab1b      	add	r3, sp, #108	; 0x6c
 8004794:	1acb      	subs	r3, r1, r3
 8004796:	2a01      	cmp	r2, #1
 8004798:	9310      	str	r3, [sp, #64]	; 0x40
 800479a:	eb03 0902 	add.w	r9, r3, r2
 800479e:	dc02      	bgt.n	80047a6 <_svfprintf_r+0x526>
 80047a0:	f015 0701 	ands.w	r7, r5, #1
 80047a4:	d002      	beq.n	80047ac <_svfprintf_r+0x52c>
 80047a6:	9b08      	ldr	r3, [sp, #32]
 80047a8:	2700      	movs	r7, #0
 80047aa:	4499      	add	r9, r3
 80047ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80047ae:	b113      	cbz	r3, 80047b6 <_svfprintf_r+0x536>
 80047b0:	232d      	movs	r3, #45	; 0x2d
 80047b2:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80047b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80047b8:	2600      	movs	r6, #0
 80047ba:	454e      	cmp	r6, r9
 80047bc:	4633      	mov	r3, r6
 80047be:	bfb8      	it	lt
 80047c0:	464b      	movlt	r3, r9
 80047c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80047c4:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80047c8:	b113      	cbz	r3, 80047d0 <_svfprintf_r+0x550>
 80047ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80047cc:	3301      	adds	r3, #1
 80047ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80047d0:	f015 0302 	ands.w	r3, r5, #2
 80047d4:	9314      	str	r3, [sp, #80]	; 0x50
 80047d6:	bf1e      	ittt	ne
 80047d8:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 80047da:	3302      	addne	r3, #2
 80047dc:	930b      	strne	r3, [sp, #44]	; 0x2c
 80047de:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 80047e2:	9315      	str	r3, [sp, #84]	; 0x54
 80047e4:	d118      	bne.n	8004818 <_svfprintf_r+0x598>
 80047e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80047ea:	1a9b      	subs	r3, r3, r2
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	930c      	str	r3, [sp, #48]	; 0x30
 80047f0:	dd12      	ble.n	8004818 <_svfprintf_r+0x598>
 80047f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80047f4:	2b10      	cmp	r3, #16
 80047f6:	4ba9      	ldr	r3, [pc, #676]	; (8004a9c <_svfprintf_r+0x81c>)
 80047f8:	6023      	str	r3, [r4, #0]
 80047fa:	f300 81d5 	bgt.w	8004ba8 <_svfprintf_r+0x928>
 80047fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004800:	6063      	str	r3, [r4, #4]
 8004802:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004804:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004806:	4413      	add	r3, r2
 8004808:	9321      	str	r3, [sp, #132]	; 0x84
 800480a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800480c:	3301      	adds	r3, #1
 800480e:	2b07      	cmp	r3, #7
 8004810:	9320      	str	r3, [sp, #128]	; 0x80
 8004812:	f300 81e2 	bgt.w	8004bda <_svfprintf_r+0x95a>
 8004816:	3408      	adds	r4, #8
 8004818:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800481c:	b173      	cbz	r3, 800483c <_svfprintf_r+0x5bc>
 800481e:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8004822:	6023      	str	r3, [r4, #0]
 8004824:	2301      	movs	r3, #1
 8004826:	6063      	str	r3, [r4, #4]
 8004828:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800482a:	3301      	adds	r3, #1
 800482c:	9321      	str	r3, [sp, #132]	; 0x84
 800482e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004830:	3301      	adds	r3, #1
 8004832:	2b07      	cmp	r3, #7
 8004834:	9320      	str	r3, [sp, #128]	; 0x80
 8004836:	f300 81da 	bgt.w	8004bee <_svfprintf_r+0x96e>
 800483a:	3408      	adds	r4, #8
 800483c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800483e:	b16b      	cbz	r3, 800485c <_svfprintf_r+0x5dc>
 8004840:	ab18      	add	r3, sp, #96	; 0x60
 8004842:	6023      	str	r3, [r4, #0]
 8004844:	2302      	movs	r3, #2
 8004846:	6063      	str	r3, [r4, #4]
 8004848:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800484a:	3302      	adds	r3, #2
 800484c:	9321      	str	r3, [sp, #132]	; 0x84
 800484e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004850:	3301      	adds	r3, #1
 8004852:	2b07      	cmp	r3, #7
 8004854:	9320      	str	r3, [sp, #128]	; 0x80
 8004856:	f300 81d4 	bgt.w	8004c02 <_svfprintf_r+0x982>
 800485a:	3408      	adds	r4, #8
 800485c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800485e:	2b80      	cmp	r3, #128	; 0x80
 8004860:	d114      	bne.n	800488c <_svfprintf_r+0x60c>
 8004862:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004864:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004866:	1a9b      	subs	r3, r3, r2
 8004868:	2b00      	cmp	r3, #0
 800486a:	dd0f      	ble.n	800488c <_svfprintf_r+0x60c>
 800486c:	4a8c      	ldr	r2, [pc, #560]	; (8004aa0 <_svfprintf_r+0x820>)
 800486e:	6022      	str	r2, [r4, #0]
 8004870:	2b10      	cmp	r3, #16
 8004872:	f300 81d0 	bgt.w	8004c16 <_svfprintf_r+0x996>
 8004876:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004878:	6063      	str	r3, [r4, #4]
 800487a:	4413      	add	r3, r2
 800487c:	9321      	str	r3, [sp, #132]	; 0x84
 800487e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004880:	3301      	adds	r3, #1
 8004882:	2b07      	cmp	r3, #7
 8004884:	9320      	str	r3, [sp, #128]	; 0x80
 8004886:	f300 81df 	bgt.w	8004c48 <_svfprintf_r+0x9c8>
 800488a:	3408      	adds	r4, #8
 800488c:	eba6 0609 	sub.w	r6, r6, r9
 8004890:	2e00      	cmp	r6, #0
 8004892:	dd0f      	ble.n	80048b4 <_svfprintf_r+0x634>
 8004894:	4b82      	ldr	r3, [pc, #520]	; (8004aa0 <_svfprintf_r+0x820>)
 8004896:	6023      	str	r3, [r4, #0]
 8004898:	2e10      	cmp	r6, #16
 800489a:	f300 81df 	bgt.w	8004c5c <_svfprintf_r+0x9dc>
 800489e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80048a0:	9821      	ldr	r0, [sp, #132]	; 0x84
 80048a2:	6066      	str	r6, [r4, #4]
 80048a4:	3301      	adds	r3, #1
 80048a6:	4406      	add	r6, r0
 80048a8:	2b07      	cmp	r3, #7
 80048aa:	9621      	str	r6, [sp, #132]	; 0x84
 80048ac:	9320      	str	r3, [sp, #128]	; 0x80
 80048ae:	f300 81ec 	bgt.w	8004c8a <_svfprintf_r+0xa0a>
 80048b2:	3408      	adds	r4, #8
 80048b4:	05eb      	lsls	r3, r5, #23
 80048b6:	f100 81f2 	bmi.w	8004c9e <_svfprintf_r+0xa1e>
 80048ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80048bc:	e884 0300 	stmia.w	r4, {r8, r9}
 80048c0:	444b      	add	r3, r9
 80048c2:	9321      	str	r3, [sp, #132]	; 0x84
 80048c4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80048c6:	3301      	adds	r3, #1
 80048c8:	2b07      	cmp	r3, #7
 80048ca:	9320      	str	r3, [sp, #128]	; 0x80
 80048cc:	f340 8419 	ble.w	8005102 <_svfprintf_r+0xe82>
 80048d0:	aa1f      	add	r2, sp, #124	; 0x7c
 80048d2:	4651      	mov	r1, sl
 80048d4:	4658      	mov	r0, fp
 80048d6:	f002 f81d 	bl	8006914 <__ssprint_r>
 80048da:	2800      	cmp	r0, #0
 80048dc:	f040 8431 	bne.w	8005142 <_svfprintf_r+0xec2>
 80048e0:	ac2c      	add	r4, sp, #176	; 0xb0
 80048e2:	076b      	lsls	r3, r5, #29
 80048e4:	f100 8410 	bmi.w	8005108 <_svfprintf_r+0xe88>
 80048e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80048ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80048ee:	428a      	cmp	r2, r1
 80048f0:	bfac      	ite	ge
 80048f2:	189b      	addge	r3, r3, r2
 80048f4:	185b      	addlt	r3, r3, r1
 80048f6:	9309      	str	r3, [sp, #36]	; 0x24
 80048f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80048fa:	b13b      	cbz	r3, 800490c <_svfprintf_r+0x68c>
 80048fc:	aa1f      	add	r2, sp, #124	; 0x7c
 80048fe:	4651      	mov	r1, sl
 8004900:	4658      	mov	r0, fp
 8004902:	f002 f807 	bl	8006914 <__ssprint_r>
 8004906:	2800      	cmp	r0, #0
 8004908:	f040 841b 	bne.w	8005142 <_svfprintf_r+0xec2>
 800490c:	2300      	movs	r3, #0
 800490e:	9320      	str	r3, [sp, #128]	; 0x80
 8004910:	9f04      	ldr	r7, [sp, #16]
 8004912:	ac2c      	add	r4, sp, #176	; 0xb0
 8004914:	e4ee      	b.n	80042f4 <_svfprintf_r+0x74>
 8004916:	9b02      	ldr	r3, [sp, #8]
 8004918:	2b65      	cmp	r3, #101	; 0x65
 800491a:	f77f af0b 	ble.w	8004734 <_svfprintf_r+0x4b4>
 800491e:	9b02      	ldr	r3, [sp, #8]
 8004920:	2b66      	cmp	r3, #102	; 0x66
 8004922:	d124      	bne.n	800496e <_svfprintf_r+0x6ee>
 8004924:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004926:	2b00      	cmp	r3, #0
 8004928:	dd19      	ble.n	800495e <_svfprintf_r+0x6de>
 800492a:	f1b9 0f00 	cmp.w	r9, #0
 800492e:	d101      	bne.n	8004934 <_svfprintf_r+0x6b4>
 8004930:	07ea      	lsls	r2, r5, #31
 8004932:	d502      	bpl.n	800493a <_svfprintf_r+0x6ba>
 8004934:	9a08      	ldr	r2, [sp, #32]
 8004936:	4413      	add	r3, r2
 8004938:	444b      	add	r3, r9
 800493a:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800493c:	4699      	mov	r9, r3
 800493e:	e735      	b.n	80047ac <_svfprintf_r+0x52c>
 8004940:	460a      	mov	r2, r1
 8004942:	e70c      	b.n	800475e <_svfprintf_r+0x4de>
 8004944:	f812 1b01 	ldrb.w	r1, [r2], #1
 8004948:	f803 1b01 	strb.w	r1, [r3], #1
 800494c:	e71c      	b.n	8004788 <_svfprintf_r+0x508>
 800494e:	2230      	movs	r2, #48	; 0x30
 8004950:	4413      	add	r3, r2
 8004952:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8004956:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800495a:	a91c      	add	r1, sp, #112	; 0x70
 800495c:	e718      	b.n	8004790 <_svfprintf_r+0x510>
 800495e:	f1b9 0f00 	cmp.w	r9, #0
 8004962:	d101      	bne.n	8004968 <_svfprintf_r+0x6e8>
 8004964:	07eb      	lsls	r3, r5, #31
 8004966:	d515      	bpl.n	8004994 <_svfprintf_r+0x714>
 8004968:	9b08      	ldr	r3, [sp, #32]
 800496a:	3301      	adds	r3, #1
 800496c:	e7e4      	b.n	8004938 <_svfprintf_r+0x6b8>
 800496e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004970:	9b03      	ldr	r3, [sp, #12]
 8004972:	429a      	cmp	r2, r3
 8004974:	db06      	blt.n	8004984 <_svfprintf_r+0x704>
 8004976:	07ef      	lsls	r7, r5, #31
 8004978:	d50e      	bpl.n	8004998 <_svfprintf_r+0x718>
 800497a:	9b08      	ldr	r3, [sp, #32]
 800497c:	4413      	add	r3, r2
 800497e:	2267      	movs	r2, #103	; 0x67
 8004980:	9202      	str	r2, [sp, #8]
 8004982:	e7da      	b.n	800493a <_svfprintf_r+0x6ba>
 8004984:	9b03      	ldr	r3, [sp, #12]
 8004986:	9908      	ldr	r1, [sp, #32]
 8004988:	2a00      	cmp	r2, #0
 800498a:	440b      	add	r3, r1
 800498c:	dcf7      	bgt.n	800497e <_svfprintf_r+0x6fe>
 800498e:	f1c2 0201 	rsb	r2, r2, #1
 8004992:	e7f3      	b.n	800497c <_svfprintf_r+0x6fc>
 8004994:	2301      	movs	r3, #1
 8004996:	e7d0      	b.n	800493a <_svfprintf_r+0x6ba>
 8004998:	4613      	mov	r3, r2
 800499a:	e7f0      	b.n	800497e <_svfprintf_r+0x6fe>
 800499c:	b10b      	cbz	r3, 80049a2 <_svfprintf_r+0x722>
 800499e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80049a2:	f015 0f20 	tst.w	r5, #32
 80049a6:	f107 0304 	add.w	r3, r7, #4
 80049aa:	d008      	beq.n	80049be <_svfprintf_r+0x73e>
 80049ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	17ce      	asrs	r6, r1, #31
 80049b2:	4608      	mov	r0, r1
 80049b4:	4631      	mov	r1, r6
 80049b6:	e9c2 0100 	strd	r0, r1, [r2]
 80049ba:	461f      	mov	r7, r3
 80049bc:	e49a      	b.n	80042f4 <_svfprintf_r+0x74>
 80049be:	06ee      	lsls	r6, r5, #27
 80049c0:	d503      	bpl.n	80049ca <_svfprintf_r+0x74a>
 80049c2:	683a      	ldr	r2, [r7, #0]
 80049c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049c6:	6011      	str	r1, [r2, #0]
 80049c8:	e7f7      	b.n	80049ba <_svfprintf_r+0x73a>
 80049ca:	0668      	lsls	r0, r5, #25
 80049cc:	d5f9      	bpl.n	80049c2 <_svfprintf_r+0x742>
 80049ce:	683a      	ldr	r2, [r7, #0]
 80049d0:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 80049d4:	8011      	strh	r1, [r2, #0]
 80049d6:	e7f0      	b.n	80049ba <_svfprintf_r+0x73a>
 80049d8:	f045 0510 	orr.w	r5, r5, #16
 80049dc:	f015 0320 	ands.w	r3, r5, #32
 80049e0:	d022      	beq.n	8004a28 <_svfprintf_r+0x7a8>
 80049e2:	3707      	adds	r7, #7
 80049e4:	f027 0707 	bic.w	r7, r7, #7
 80049e8:	f107 0308 	add.w	r3, r7, #8
 80049ec:	e9d7 6700 	ldrd	r6, r7, [r7]
 80049f0:	9304      	str	r3, [sp, #16]
 80049f2:	2300      	movs	r3, #0
 80049f4:	2200      	movs	r2, #0
 80049f6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80049fa:	f1b9 3fff 	cmp.w	r9, #4294967295
 80049fe:	f000 83db 	beq.w	80051b8 <_svfprintf_r+0xf38>
 8004a02:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8004a06:	920b      	str	r2, [sp, #44]	; 0x2c
 8004a08:	ea56 0207 	orrs.w	r2, r6, r7
 8004a0c:	f040 83d9 	bne.w	80051c2 <_svfprintf_r+0xf42>
 8004a10:	f1b9 0f00 	cmp.w	r9, #0
 8004a14:	f000 80aa 	beq.w	8004b6c <_svfprintf_r+0x8ec>
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d076      	beq.n	8004b0a <_svfprintf_r+0x88a>
 8004a1c:	2b02      	cmp	r3, #2
 8004a1e:	f000 8091 	beq.w	8004b44 <_svfprintf_r+0x8c4>
 8004a22:	2600      	movs	r6, #0
 8004a24:	2700      	movs	r7, #0
 8004a26:	e3d2      	b.n	80051ce <_svfprintf_r+0xf4e>
 8004a28:	1d3a      	adds	r2, r7, #4
 8004a2a:	f015 0110 	ands.w	r1, r5, #16
 8004a2e:	9204      	str	r2, [sp, #16]
 8004a30:	d002      	beq.n	8004a38 <_svfprintf_r+0x7b8>
 8004a32:	683e      	ldr	r6, [r7, #0]
 8004a34:	2700      	movs	r7, #0
 8004a36:	e7dd      	b.n	80049f4 <_svfprintf_r+0x774>
 8004a38:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8004a3c:	d0f9      	beq.n	8004a32 <_svfprintf_r+0x7b2>
 8004a3e:	883e      	ldrh	r6, [r7, #0]
 8004a40:	2700      	movs	r7, #0
 8004a42:	e7d6      	b.n	80049f2 <_svfprintf_r+0x772>
 8004a44:	1d3b      	adds	r3, r7, #4
 8004a46:	9304      	str	r3, [sp, #16]
 8004a48:	2330      	movs	r3, #48	; 0x30
 8004a4a:	2278      	movs	r2, #120	; 0x78
 8004a4c:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8004a50:	4b14      	ldr	r3, [pc, #80]	; (8004aa4 <_svfprintf_r+0x824>)
 8004a52:	683e      	ldr	r6, [r7, #0]
 8004a54:	9311      	str	r3, [sp, #68]	; 0x44
 8004a56:	2700      	movs	r7, #0
 8004a58:	f045 0502 	orr.w	r5, r5, #2
 8004a5c:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8004a60:	2302      	movs	r3, #2
 8004a62:	9202      	str	r2, [sp, #8]
 8004a64:	e7c6      	b.n	80049f4 <_svfprintf_r+0x774>
 8004a66:	1d3b      	adds	r3, r7, #4
 8004a68:	2600      	movs	r6, #0
 8004a6a:	f1b9 3fff 	cmp.w	r9, #4294967295
 8004a6e:	9304      	str	r3, [sp, #16]
 8004a70:	f8d7 8000 	ldr.w	r8, [r7]
 8004a74:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8004a78:	d00a      	beq.n	8004a90 <_svfprintf_r+0x810>
 8004a7a:	464a      	mov	r2, r9
 8004a7c:	4631      	mov	r1, r6
 8004a7e:	4640      	mov	r0, r8
 8004a80:	f7fb fbae 	bl	80001e0 <memchr>
 8004a84:	2800      	cmp	r0, #0
 8004a86:	f000 808d 	beq.w	8004ba4 <_svfprintf_r+0x924>
 8004a8a:	eba0 0908 	sub.w	r9, r0, r8
 8004a8e:	e5cb      	b.n	8004628 <_svfprintf_r+0x3a8>
 8004a90:	4640      	mov	r0, r8
 8004a92:	f7fb fb9d 	bl	80001d0 <strlen>
 8004a96:	4681      	mov	r9, r0
 8004a98:	e5c6      	b.n	8004628 <_svfprintf_r+0x3a8>
 8004a9a:	bf00      	nop
 8004a9c:	0800d184 	.word	0x0800d184
 8004aa0:	0800d194 	.word	0x0800d194
 8004aa4:	0800d171 	.word	0x0800d171
 8004aa8:	f045 0510 	orr.w	r5, r5, #16
 8004aac:	06a9      	lsls	r1, r5, #26
 8004aae:	d509      	bpl.n	8004ac4 <_svfprintf_r+0x844>
 8004ab0:	3707      	adds	r7, #7
 8004ab2:	f027 0707 	bic.w	r7, r7, #7
 8004ab6:	f107 0308 	add.w	r3, r7, #8
 8004aba:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004abe:	9304      	str	r3, [sp, #16]
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e797      	b.n	80049f4 <_svfprintf_r+0x774>
 8004ac4:	1d3b      	adds	r3, r7, #4
 8004ac6:	f015 0f10 	tst.w	r5, #16
 8004aca:	9304      	str	r3, [sp, #16]
 8004acc:	d001      	beq.n	8004ad2 <_svfprintf_r+0x852>
 8004ace:	683e      	ldr	r6, [r7, #0]
 8004ad0:	e002      	b.n	8004ad8 <_svfprintf_r+0x858>
 8004ad2:	066a      	lsls	r2, r5, #25
 8004ad4:	d5fb      	bpl.n	8004ace <_svfprintf_r+0x84e>
 8004ad6:	883e      	ldrh	r6, [r7, #0]
 8004ad8:	2700      	movs	r7, #0
 8004ada:	e7f1      	b.n	8004ac0 <_svfprintf_r+0x840>
 8004adc:	b10b      	cbz	r3, 8004ae2 <_svfprintf_r+0x862>
 8004ade:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8004ae2:	4ba3      	ldr	r3, [pc, #652]	; (8004d70 <_svfprintf_r+0xaf0>)
 8004ae4:	e4c2      	b.n	800446c <_svfprintf_r+0x1ec>
 8004ae6:	1d3b      	adds	r3, r7, #4
 8004ae8:	f015 0f10 	tst.w	r5, #16
 8004aec:	9304      	str	r3, [sp, #16]
 8004aee:	d001      	beq.n	8004af4 <_svfprintf_r+0x874>
 8004af0:	683e      	ldr	r6, [r7, #0]
 8004af2:	e002      	b.n	8004afa <_svfprintf_r+0x87a>
 8004af4:	066e      	lsls	r6, r5, #25
 8004af6:	d5fb      	bpl.n	8004af0 <_svfprintf_r+0x870>
 8004af8:	883e      	ldrh	r6, [r7, #0]
 8004afa:	2700      	movs	r7, #0
 8004afc:	e4c2      	b.n	8004484 <_svfprintf_r+0x204>
 8004afe:	4643      	mov	r3, r8
 8004b00:	e366      	b.n	80051d0 <_svfprintf_r+0xf50>
 8004b02:	2f00      	cmp	r7, #0
 8004b04:	bf08      	it	eq
 8004b06:	2e0a      	cmpeq	r6, #10
 8004b08:	d205      	bcs.n	8004b16 <_svfprintf_r+0x896>
 8004b0a:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8004b0e:	3630      	adds	r6, #48	; 0x30
 8004b10:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8004b14:	e377      	b.n	8005206 <_svfprintf_r+0xf86>
 8004b16:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8004b1a:	4630      	mov	r0, r6
 8004b1c:	4639      	mov	r1, r7
 8004b1e:	220a      	movs	r2, #10
 8004b20:	2300      	movs	r3, #0
 8004b22:	f7fc f83d 	bl	8000ba0 <__aeabi_uldivmod>
 8004b26:	3230      	adds	r2, #48	; 0x30
 8004b28:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	4630      	mov	r0, r6
 8004b30:	4639      	mov	r1, r7
 8004b32:	220a      	movs	r2, #10
 8004b34:	f7fc f834 	bl	8000ba0 <__aeabi_uldivmod>
 8004b38:	4606      	mov	r6, r0
 8004b3a:	460f      	mov	r7, r1
 8004b3c:	ea56 0307 	orrs.w	r3, r6, r7
 8004b40:	d1eb      	bne.n	8004b1a <_svfprintf_r+0x89a>
 8004b42:	e360      	b.n	8005206 <_svfprintf_r+0xf86>
 8004b44:	2600      	movs	r6, #0
 8004b46:	2700      	movs	r7, #0
 8004b48:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8004b4c:	f006 030f 	and.w	r3, r6, #15
 8004b50:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004b52:	5cd3      	ldrb	r3, [r2, r3]
 8004b54:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8004b58:	0933      	lsrs	r3, r6, #4
 8004b5a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8004b5e:	093a      	lsrs	r2, r7, #4
 8004b60:	461e      	mov	r6, r3
 8004b62:	4617      	mov	r7, r2
 8004b64:	ea56 0307 	orrs.w	r3, r6, r7
 8004b68:	d1f0      	bne.n	8004b4c <_svfprintf_r+0x8cc>
 8004b6a:	e34c      	b.n	8005206 <_svfprintf_r+0xf86>
 8004b6c:	b93b      	cbnz	r3, 8004b7e <_svfprintf_r+0x8fe>
 8004b6e:	07ea      	lsls	r2, r5, #31
 8004b70:	d505      	bpl.n	8004b7e <_svfprintf_r+0x8fe>
 8004b72:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8004b76:	2330      	movs	r3, #48	; 0x30
 8004b78:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8004b7c:	e343      	b.n	8005206 <_svfprintf_r+0xf86>
 8004b7e:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8004b82:	e340      	b.n	8005206 <_svfprintf_r+0xf86>
 8004b84:	b10b      	cbz	r3, 8004b8a <_svfprintf_r+0x90a>
 8004b86:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8004b8a:	9b02      	ldr	r3, [sp, #8]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	f000 82f7 	beq.w	8005180 <_svfprintf_r+0xf00>
 8004b92:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8004b96:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8004b9a:	2600      	movs	r6, #0
 8004b9c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8004ba0:	9704      	str	r7, [sp, #16]
 8004ba2:	e4e8      	b.n	8004576 <_svfprintf_r+0x2f6>
 8004ba4:	4606      	mov	r6, r0
 8004ba6:	e53f      	b.n	8004628 <_svfprintf_r+0x3a8>
 8004ba8:	2310      	movs	r3, #16
 8004baa:	6063      	str	r3, [r4, #4]
 8004bac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004bae:	3310      	adds	r3, #16
 8004bb0:	9321      	str	r3, [sp, #132]	; 0x84
 8004bb2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004bb4:	3301      	adds	r3, #1
 8004bb6:	2b07      	cmp	r3, #7
 8004bb8:	9320      	str	r3, [sp, #128]	; 0x80
 8004bba:	dc04      	bgt.n	8004bc6 <_svfprintf_r+0x946>
 8004bbc:	3408      	adds	r4, #8
 8004bbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004bc0:	3b10      	subs	r3, #16
 8004bc2:	930c      	str	r3, [sp, #48]	; 0x30
 8004bc4:	e615      	b.n	80047f2 <_svfprintf_r+0x572>
 8004bc6:	aa1f      	add	r2, sp, #124	; 0x7c
 8004bc8:	4651      	mov	r1, sl
 8004bca:	4658      	mov	r0, fp
 8004bcc:	f001 fea2 	bl	8006914 <__ssprint_r>
 8004bd0:	2800      	cmp	r0, #0
 8004bd2:	f040 82b6 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004bd6:	ac2c      	add	r4, sp, #176	; 0xb0
 8004bd8:	e7f1      	b.n	8004bbe <_svfprintf_r+0x93e>
 8004bda:	aa1f      	add	r2, sp, #124	; 0x7c
 8004bdc:	4651      	mov	r1, sl
 8004bde:	4658      	mov	r0, fp
 8004be0:	f001 fe98 	bl	8006914 <__ssprint_r>
 8004be4:	2800      	cmp	r0, #0
 8004be6:	f040 82ac 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004bea:	ac2c      	add	r4, sp, #176	; 0xb0
 8004bec:	e614      	b.n	8004818 <_svfprintf_r+0x598>
 8004bee:	aa1f      	add	r2, sp, #124	; 0x7c
 8004bf0:	4651      	mov	r1, sl
 8004bf2:	4658      	mov	r0, fp
 8004bf4:	f001 fe8e 	bl	8006914 <__ssprint_r>
 8004bf8:	2800      	cmp	r0, #0
 8004bfa:	f040 82a2 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004bfe:	ac2c      	add	r4, sp, #176	; 0xb0
 8004c00:	e61c      	b.n	800483c <_svfprintf_r+0x5bc>
 8004c02:	aa1f      	add	r2, sp, #124	; 0x7c
 8004c04:	4651      	mov	r1, sl
 8004c06:	4658      	mov	r0, fp
 8004c08:	f001 fe84 	bl	8006914 <__ssprint_r>
 8004c0c:	2800      	cmp	r0, #0
 8004c0e:	f040 8298 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004c12:	ac2c      	add	r4, sp, #176	; 0xb0
 8004c14:	e622      	b.n	800485c <_svfprintf_r+0x5dc>
 8004c16:	2210      	movs	r2, #16
 8004c18:	6062      	str	r2, [r4, #4]
 8004c1a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004c1c:	3210      	adds	r2, #16
 8004c1e:	9221      	str	r2, [sp, #132]	; 0x84
 8004c20:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004c22:	3201      	adds	r2, #1
 8004c24:	2a07      	cmp	r2, #7
 8004c26:	9220      	str	r2, [sp, #128]	; 0x80
 8004c28:	dc02      	bgt.n	8004c30 <_svfprintf_r+0x9b0>
 8004c2a:	3408      	adds	r4, #8
 8004c2c:	3b10      	subs	r3, #16
 8004c2e:	e61d      	b.n	800486c <_svfprintf_r+0x5ec>
 8004c30:	aa1f      	add	r2, sp, #124	; 0x7c
 8004c32:	4651      	mov	r1, sl
 8004c34:	4658      	mov	r0, fp
 8004c36:	930c      	str	r3, [sp, #48]	; 0x30
 8004c38:	f001 fe6c 	bl	8006914 <__ssprint_r>
 8004c3c:	2800      	cmp	r0, #0
 8004c3e:	f040 8280 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004c42:	ac2c      	add	r4, sp, #176	; 0xb0
 8004c44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004c46:	e7f1      	b.n	8004c2c <_svfprintf_r+0x9ac>
 8004c48:	aa1f      	add	r2, sp, #124	; 0x7c
 8004c4a:	4651      	mov	r1, sl
 8004c4c:	4658      	mov	r0, fp
 8004c4e:	f001 fe61 	bl	8006914 <__ssprint_r>
 8004c52:	2800      	cmp	r0, #0
 8004c54:	f040 8275 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004c58:	ac2c      	add	r4, sp, #176	; 0xb0
 8004c5a:	e617      	b.n	800488c <_svfprintf_r+0x60c>
 8004c5c:	2310      	movs	r3, #16
 8004c5e:	6063      	str	r3, [r4, #4]
 8004c60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004c62:	3310      	adds	r3, #16
 8004c64:	9321      	str	r3, [sp, #132]	; 0x84
 8004c66:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004c68:	3301      	adds	r3, #1
 8004c6a:	2b07      	cmp	r3, #7
 8004c6c:	9320      	str	r3, [sp, #128]	; 0x80
 8004c6e:	dc02      	bgt.n	8004c76 <_svfprintf_r+0x9f6>
 8004c70:	3408      	adds	r4, #8
 8004c72:	3e10      	subs	r6, #16
 8004c74:	e60e      	b.n	8004894 <_svfprintf_r+0x614>
 8004c76:	aa1f      	add	r2, sp, #124	; 0x7c
 8004c78:	4651      	mov	r1, sl
 8004c7a:	4658      	mov	r0, fp
 8004c7c:	f001 fe4a 	bl	8006914 <__ssprint_r>
 8004c80:	2800      	cmp	r0, #0
 8004c82:	f040 825e 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004c86:	ac2c      	add	r4, sp, #176	; 0xb0
 8004c88:	e7f3      	b.n	8004c72 <_svfprintf_r+0x9f2>
 8004c8a:	aa1f      	add	r2, sp, #124	; 0x7c
 8004c8c:	4651      	mov	r1, sl
 8004c8e:	4658      	mov	r0, fp
 8004c90:	f001 fe40 	bl	8006914 <__ssprint_r>
 8004c94:	2800      	cmp	r0, #0
 8004c96:	f040 8254 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004c9a:	ac2c      	add	r4, sp, #176	; 0xb0
 8004c9c:	e60a      	b.n	80048b4 <_svfprintf_r+0x634>
 8004c9e:	9b02      	ldr	r3, [sp, #8]
 8004ca0:	2b65      	cmp	r3, #101	; 0x65
 8004ca2:	f340 81a9 	ble.w	8004ff8 <_svfprintf_r+0xd78>
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	2300      	movs	r3, #0
 8004caa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004cae:	f7fb ff07 	bl	8000ac0 <__aeabi_dcmpeq>
 8004cb2:	2800      	cmp	r0, #0
 8004cb4:	d062      	beq.n	8004d7c <_svfprintf_r+0xafc>
 8004cb6:	4b2f      	ldr	r3, [pc, #188]	; (8004d74 <_svfprintf_r+0xaf4>)
 8004cb8:	6023      	str	r3, [r4, #0]
 8004cba:	2301      	movs	r3, #1
 8004cbc:	6063      	str	r3, [r4, #4]
 8004cbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004cc0:	3301      	adds	r3, #1
 8004cc2:	9321      	str	r3, [sp, #132]	; 0x84
 8004cc4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004cc6:	3301      	adds	r3, #1
 8004cc8:	2b07      	cmp	r3, #7
 8004cca:	9320      	str	r3, [sp, #128]	; 0x80
 8004ccc:	dc25      	bgt.n	8004d1a <_svfprintf_r+0xa9a>
 8004cce:	3408      	adds	r4, #8
 8004cd0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004cd2:	9a03      	ldr	r2, [sp, #12]
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	db02      	blt.n	8004cde <_svfprintf_r+0xa5e>
 8004cd8:	07ee      	lsls	r6, r5, #31
 8004cda:	f57f ae02 	bpl.w	80048e2 <_svfprintf_r+0x662>
 8004cde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ce0:	6023      	str	r3, [r4, #0]
 8004ce2:	9b08      	ldr	r3, [sp, #32]
 8004ce4:	6063      	str	r3, [r4, #4]
 8004ce6:	9a08      	ldr	r2, [sp, #32]
 8004ce8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004cea:	4413      	add	r3, r2
 8004cec:	9321      	str	r3, [sp, #132]	; 0x84
 8004cee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004cf0:	3301      	adds	r3, #1
 8004cf2:	2b07      	cmp	r3, #7
 8004cf4:	9320      	str	r3, [sp, #128]	; 0x80
 8004cf6:	dc1a      	bgt.n	8004d2e <_svfprintf_r+0xaae>
 8004cf8:	3408      	adds	r4, #8
 8004cfa:	9b03      	ldr	r3, [sp, #12]
 8004cfc:	1e5e      	subs	r6, r3, #1
 8004cfe:	2e00      	cmp	r6, #0
 8004d00:	f77f adef 	ble.w	80048e2 <_svfprintf_r+0x662>
 8004d04:	4f1c      	ldr	r7, [pc, #112]	; (8004d78 <_svfprintf_r+0xaf8>)
 8004d06:	f04f 0810 	mov.w	r8, #16
 8004d0a:	2e10      	cmp	r6, #16
 8004d0c:	6027      	str	r7, [r4, #0]
 8004d0e:	dc18      	bgt.n	8004d42 <_svfprintf_r+0xac2>
 8004d10:	6066      	str	r6, [r4, #4]
 8004d12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d14:	441e      	add	r6, r3
 8004d16:	9621      	str	r6, [sp, #132]	; 0x84
 8004d18:	e5d4      	b.n	80048c4 <_svfprintf_r+0x644>
 8004d1a:	aa1f      	add	r2, sp, #124	; 0x7c
 8004d1c:	4651      	mov	r1, sl
 8004d1e:	4658      	mov	r0, fp
 8004d20:	f001 fdf8 	bl	8006914 <__ssprint_r>
 8004d24:	2800      	cmp	r0, #0
 8004d26:	f040 820c 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004d2a:	ac2c      	add	r4, sp, #176	; 0xb0
 8004d2c:	e7d0      	b.n	8004cd0 <_svfprintf_r+0xa50>
 8004d2e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004d30:	4651      	mov	r1, sl
 8004d32:	4658      	mov	r0, fp
 8004d34:	f001 fdee 	bl	8006914 <__ssprint_r>
 8004d38:	2800      	cmp	r0, #0
 8004d3a:	f040 8202 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004d3e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004d40:	e7db      	b.n	8004cfa <_svfprintf_r+0xa7a>
 8004d42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d44:	f8c4 8004 	str.w	r8, [r4, #4]
 8004d48:	3310      	adds	r3, #16
 8004d4a:	9321      	str	r3, [sp, #132]	; 0x84
 8004d4c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004d4e:	3301      	adds	r3, #1
 8004d50:	2b07      	cmp	r3, #7
 8004d52:	9320      	str	r3, [sp, #128]	; 0x80
 8004d54:	dc02      	bgt.n	8004d5c <_svfprintf_r+0xadc>
 8004d56:	3408      	adds	r4, #8
 8004d58:	3e10      	subs	r6, #16
 8004d5a:	e7d6      	b.n	8004d0a <_svfprintf_r+0xa8a>
 8004d5c:	aa1f      	add	r2, sp, #124	; 0x7c
 8004d5e:	4651      	mov	r1, sl
 8004d60:	4658      	mov	r0, fp
 8004d62:	f001 fdd7 	bl	8006914 <__ssprint_r>
 8004d66:	2800      	cmp	r0, #0
 8004d68:	f040 81eb 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004d6c:	ac2c      	add	r4, sp, #176	; 0xb0
 8004d6e:	e7f3      	b.n	8004d58 <_svfprintf_r+0xad8>
 8004d70:	0800d171 	.word	0x0800d171
 8004d74:	0800d182 	.word	0x0800d182
 8004d78:	0800d194 	.word	0x0800d194
 8004d7c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	dc7a      	bgt.n	8004e78 <_svfprintf_r+0xbf8>
 8004d82:	4b9b      	ldr	r3, [pc, #620]	; (8004ff0 <_svfprintf_r+0xd70>)
 8004d84:	6023      	str	r3, [r4, #0]
 8004d86:	2301      	movs	r3, #1
 8004d88:	6063      	str	r3, [r4, #4]
 8004d8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d8c:	3301      	adds	r3, #1
 8004d8e:	9321      	str	r3, [sp, #132]	; 0x84
 8004d90:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004d92:	3301      	adds	r3, #1
 8004d94:	2b07      	cmp	r3, #7
 8004d96:	9320      	str	r3, [sp, #128]	; 0x80
 8004d98:	dc44      	bgt.n	8004e24 <_svfprintf_r+0xba4>
 8004d9a:	3408      	adds	r4, #8
 8004d9c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004d9e:	b923      	cbnz	r3, 8004daa <_svfprintf_r+0xb2a>
 8004da0:	9b03      	ldr	r3, [sp, #12]
 8004da2:	b913      	cbnz	r3, 8004daa <_svfprintf_r+0xb2a>
 8004da4:	07e8      	lsls	r0, r5, #31
 8004da6:	f57f ad9c 	bpl.w	80048e2 <_svfprintf_r+0x662>
 8004daa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004dac:	6023      	str	r3, [r4, #0]
 8004dae:	9b08      	ldr	r3, [sp, #32]
 8004db0:	6063      	str	r3, [r4, #4]
 8004db2:	9a08      	ldr	r2, [sp, #32]
 8004db4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004db6:	4413      	add	r3, r2
 8004db8:	9321      	str	r3, [sp, #132]	; 0x84
 8004dba:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004dbc:	3301      	adds	r3, #1
 8004dbe:	2b07      	cmp	r3, #7
 8004dc0:	9320      	str	r3, [sp, #128]	; 0x80
 8004dc2:	dc39      	bgt.n	8004e38 <_svfprintf_r+0xbb8>
 8004dc4:	f104 0308 	add.w	r3, r4, #8
 8004dc8:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8004dca:	2e00      	cmp	r6, #0
 8004dcc:	da19      	bge.n	8004e02 <_svfprintf_r+0xb82>
 8004dce:	4f89      	ldr	r7, [pc, #548]	; (8004ff4 <_svfprintf_r+0xd74>)
 8004dd0:	4276      	negs	r6, r6
 8004dd2:	2410      	movs	r4, #16
 8004dd4:	2e10      	cmp	r6, #16
 8004dd6:	601f      	str	r7, [r3, #0]
 8004dd8:	dc38      	bgt.n	8004e4c <_svfprintf_r+0xbcc>
 8004dda:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004ddc:	605e      	str	r6, [r3, #4]
 8004dde:	4416      	add	r6, r2
 8004de0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004de2:	9621      	str	r6, [sp, #132]	; 0x84
 8004de4:	3201      	adds	r2, #1
 8004de6:	2a07      	cmp	r2, #7
 8004de8:	f103 0308 	add.w	r3, r3, #8
 8004dec:	9220      	str	r2, [sp, #128]	; 0x80
 8004dee:	dd08      	ble.n	8004e02 <_svfprintf_r+0xb82>
 8004df0:	aa1f      	add	r2, sp, #124	; 0x7c
 8004df2:	4651      	mov	r1, sl
 8004df4:	4658      	mov	r0, fp
 8004df6:	f001 fd8d 	bl	8006914 <__ssprint_r>
 8004dfa:	2800      	cmp	r0, #0
 8004dfc:	f040 81a1 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004e00:	ab2c      	add	r3, sp, #176	; 0xb0
 8004e02:	9a03      	ldr	r2, [sp, #12]
 8004e04:	605a      	str	r2, [r3, #4]
 8004e06:	9903      	ldr	r1, [sp, #12]
 8004e08:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004e0a:	f8c3 8000 	str.w	r8, [r3]
 8004e0e:	440a      	add	r2, r1
 8004e10:	9221      	str	r2, [sp, #132]	; 0x84
 8004e12:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004e14:	3201      	adds	r2, #1
 8004e16:	2a07      	cmp	r2, #7
 8004e18:	9220      	str	r2, [sp, #128]	; 0x80
 8004e1a:	f73f ad59 	bgt.w	80048d0 <_svfprintf_r+0x650>
 8004e1e:	f103 0408 	add.w	r4, r3, #8
 8004e22:	e55e      	b.n	80048e2 <_svfprintf_r+0x662>
 8004e24:	aa1f      	add	r2, sp, #124	; 0x7c
 8004e26:	4651      	mov	r1, sl
 8004e28:	4658      	mov	r0, fp
 8004e2a:	f001 fd73 	bl	8006914 <__ssprint_r>
 8004e2e:	2800      	cmp	r0, #0
 8004e30:	f040 8187 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004e34:	ac2c      	add	r4, sp, #176	; 0xb0
 8004e36:	e7b1      	b.n	8004d9c <_svfprintf_r+0xb1c>
 8004e38:	aa1f      	add	r2, sp, #124	; 0x7c
 8004e3a:	4651      	mov	r1, sl
 8004e3c:	4658      	mov	r0, fp
 8004e3e:	f001 fd69 	bl	8006914 <__ssprint_r>
 8004e42:	2800      	cmp	r0, #0
 8004e44:	f040 817d 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004e48:	ab2c      	add	r3, sp, #176	; 0xb0
 8004e4a:	e7bd      	b.n	8004dc8 <_svfprintf_r+0xb48>
 8004e4c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004e4e:	605c      	str	r4, [r3, #4]
 8004e50:	3210      	adds	r2, #16
 8004e52:	9221      	str	r2, [sp, #132]	; 0x84
 8004e54:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004e56:	3201      	adds	r2, #1
 8004e58:	2a07      	cmp	r2, #7
 8004e5a:	9220      	str	r2, [sp, #128]	; 0x80
 8004e5c:	dc02      	bgt.n	8004e64 <_svfprintf_r+0xbe4>
 8004e5e:	3308      	adds	r3, #8
 8004e60:	3e10      	subs	r6, #16
 8004e62:	e7b7      	b.n	8004dd4 <_svfprintf_r+0xb54>
 8004e64:	aa1f      	add	r2, sp, #124	; 0x7c
 8004e66:	4651      	mov	r1, sl
 8004e68:	4658      	mov	r0, fp
 8004e6a:	f001 fd53 	bl	8006914 <__ssprint_r>
 8004e6e:	2800      	cmp	r0, #0
 8004e70:	f040 8167 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004e74:	ab2c      	add	r3, sp, #176	; 0xb0
 8004e76:	e7f3      	b.n	8004e60 <_svfprintf_r+0xbe0>
 8004e78:	9b03      	ldr	r3, [sp, #12]
 8004e7a:	42bb      	cmp	r3, r7
 8004e7c:	bfa8      	it	ge
 8004e7e:	463b      	movge	r3, r7
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	461e      	mov	r6, r3
 8004e84:	dd0b      	ble.n	8004e9e <_svfprintf_r+0xc1e>
 8004e86:	6063      	str	r3, [r4, #4]
 8004e88:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004e8a:	f8c4 8000 	str.w	r8, [r4]
 8004e8e:	4433      	add	r3, r6
 8004e90:	9321      	str	r3, [sp, #132]	; 0x84
 8004e92:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004e94:	3301      	adds	r3, #1
 8004e96:	2b07      	cmp	r3, #7
 8004e98:	9320      	str	r3, [sp, #128]	; 0x80
 8004e9a:	dc5f      	bgt.n	8004f5c <_svfprintf_r+0xcdc>
 8004e9c:	3408      	adds	r4, #8
 8004e9e:	2e00      	cmp	r6, #0
 8004ea0:	bfac      	ite	ge
 8004ea2:	1bbe      	subge	r6, r7, r6
 8004ea4:	463e      	movlt	r6, r7
 8004ea6:	2e00      	cmp	r6, #0
 8004ea8:	dd0f      	ble.n	8004eca <_svfprintf_r+0xc4a>
 8004eaa:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8004ff4 <_svfprintf_r+0xd74>
 8004eae:	f8c4 9000 	str.w	r9, [r4]
 8004eb2:	2e10      	cmp	r6, #16
 8004eb4:	dc5c      	bgt.n	8004f70 <_svfprintf_r+0xcf0>
 8004eb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004eb8:	6066      	str	r6, [r4, #4]
 8004eba:	441e      	add	r6, r3
 8004ebc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004ebe:	9621      	str	r6, [sp, #132]	; 0x84
 8004ec0:	3301      	adds	r3, #1
 8004ec2:	2b07      	cmp	r3, #7
 8004ec4:	9320      	str	r3, [sp, #128]	; 0x80
 8004ec6:	dc6a      	bgt.n	8004f9e <_svfprintf_r+0xd1e>
 8004ec8:	3408      	adds	r4, #8
 8004eca:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004ecc:	9a03      	ldr	r2, [sp, #12]
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	db01      	blt.n	8004ed6 <_svfprintf_r+0xc56>
 8004ed2:	07e9      	lsls	r1, r5, #31
 8004ed4:	d50d      	bpl.n	8004ef2 <_svfprintf_r+0xc72>
 8004ed6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ed8:	6023      	str	r3, [r4, #0]
 8004eda:	9b08      	ldr	r3, [sp, #32]
 8004edc:	6063      	str	r3, [r4, #4]
 8004ede:	9a08      	ldr	r2, [sp, #32]
 8004ee0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004ee2:	4413      	add	r3, r2
 8004ee4:	9321      	str	r3, [sp, #132]	; 0x84
 8004ee6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004ee8:	3301      	adds	r3, #1
 8004eea:	2b07      	cmp	r3, #7
 8004eec:	9320      	str	r3, [sp, #128]	; 0x80
 8004eee:	dc60      	bgt.n	8004fb2 <_svfprintf_r+0xd32>
 8004ef0:	3408      	adds	r4, #8
 8004ef2:	9b03      	ldr	r3, [sp, #12]
 8004ef4:	9a03      	ldr	r2, [sp, #12]
 8004ef6:	1bde      	subs	r6, r3, r7
 8004ef8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004efa:	1ad3      	subs	r3, r2, r3
 8004efc:	429e      	cmp	r6, r3
 8004efe:	bfa8      	it	ge
 8004f00:	461e      	movge	r6, r3
 8004f02:	2e00      	cmp	r6, #0
 8004f04:	dd0b      	ble.n	8004f1e <_svfprintf_r+0xc9e>
 8004f06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f08:	6066      	str	r6, [r4, #4]
 8004f0a:	4433      	add	r3, r6
 8004f0c:	9321      	str	r3, [sp, #132]	; 0x84
 8004f0e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004f10:	3301      	adds	r3, #1
 8004f12:	4447      	add	r7, r8
 8004f14:	2b07      	cmp	r3, #7
 8004f16:	6027      	str	r7, [r4, #0]
 8004f18:	9320      	str	r3, [sp, #128]	; 0x80
 8004f1a:	dc54      	bgt.n	8004fc6 <_svfprintf_r+0xd46>
 8004f1c:	3408      	adds	r4, #8
 8004f1e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004f20:	9a03      	ldr	r2, [sp, #12]
 8004f22:	2e00      	cmp	r6, #0
 8004f24:	eba2 0303 	sub.w	r3, r2, r3
 8004f28:	bfac      	ite	ge
 8004f2a:	1b9e      	subge	r6, r3, r6
 8004f2c:	461e      	movlt	r6, r3
 8004f2e:	2e00      	cmp	r6, #0
 8004f30:	f77f acd7 	ble.w	80048e2 <_svfprintf_r+0x662>
 8004f34:	4f2f      	ldr	r7, [pc, #188]	; (8004ff4 <_svfprintf_r+0xd74>)
 8004f36:	f04f 0810 	mov.w	r8, #16
 8004f3a:	2e10      	cmp	r6, #16
 8004f3c:	6027      	str	r7, [r4, #0]
 8004f3e:	f77f aee7 	ble.w	8004d10 <_svfprintf_r+0xa90>
 8004f42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f44:	f8c4 8004 	str.w	r8, [r4, #4]
 8004f48:	3310      	adds	r3, #16
 8004f4a:	9321      	str	r3, [sp, #132]	; 0x84
 8004f4c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004f4e:	3301      	adds	r3, #1
 8004f50:	2b07      	cmp	r3, #7
 8004f52:	9320      	str	r3, [sp, #128]	; 0x80
 8004f54:	dc41      	bgt.n	8004fda <_svfprintf_r+0xd5a>
 8004f56:	3408      	adds	r4, #8
 8004f58:	3e10      	subs	r6, #16
 8004f5a:	e7ee      	b.n	8004f3a <_svfprintf_r+0xcba>
 8004f5c:	aa1f      	add	r2, sp, #124	; 0x7c
 8004f5e:	4651      	mov	r1, sl
 8004f60:	4658      	mov	r0, fp
 8004f62:	f001 fcd7 	bl	8006914 <__ssprint_r>
 8004f66:	2800      	cmp	r0, #0
 8004f68:	f040 80eb 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004f6c:	ac2c      	add	r4, sp, #176	; 0xb0
 8004f6e:	e796      	b.n	8004e9e <_svfprintf_r+0xc1e>
 8004f70:	2310      	movs	r3, #16
 8004f72:	6063      	str	r3, [r4, #4]
 8004f74:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f76:	3310      	adds	r3, #16
 8004f78:	9321      	str	r3, [sp, #132]	; 0x84
 8004f7a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	2b07      	cmp	r3, #7
 8004f80:	9320      	str	r3, [sp, #128]	; 0x80
 8004f82:	dc02      	bgt.n	8004f8a <_svfprintf_r+0xd0a>
 8004f84:	3408      	adds	r4, #8
 8004f86:	3e10      	subs	r6, #16
 8004f88:	e791      	b.n	8004eae <_svfprintf_r+0xc2e>
 8004f8a:	aa1f      	add	r2, sp, #124	; 0x7c
 8004f8c:	4651      	mov	r1, sl
 8004f8e:	4658      	mov	r0, fp
 8004f90:	f001 fcc0 	bl	8006914 <__ssprint_r>
 8004f94:	2800      	cmp	r0, #0
 8004f96:	f040 80d4 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004f9a:	ac2c      	add	r4, sp, #176	; 0xb0
 8004f9c:	e7f3      	b.n	8004f86 <_svfprintf_r+0xd06>
 8004f9e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004fa0:	4651      	mov	r1, sl
 8004fa2:	4658      	mov	r0, fp
 8004fa4:	f001 fcb6 	bl	8006914 <__ssprint_r>
 8004fa8:	2800      	cmp	r0, #0
 8004faa:	f040 80ca 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004fae:	ac2c      	add	r4, sp, #176	; 0xb0
 8004fb0:	e78b      	b.n	8004eca <_svfprintf_r+0xc4a>
 8004fb2:	aa1f      	add	r2, sp, #124	; 0x7c
 8004fb4:	4651      	mov	r1, sl
 8004fb6:	4658      	mov	r0, fp
 8004fb8:	f001 fcac 	bl	8006914 <__ssprint_r>
 8004fbc:	2800      	cmp	r0, #0
 8004fbe:	f040 80c0 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004fc2:	ac2c      	add	r4, sp, #176	; 0xb0
 8004fc4:	e795      	b.n	8004ef2 <_svfprintf_r+0xc72>
 8004fc6:	aa1f      	add	r2, sp, #124	; 0x7c
 8004fc8:	4651      	mov	r1, sl
 8004fca:	4658      	mov	r0, fp
 8004fcc:	f001 fca2 	bl	8006914 <__ssprint_r>
 8004fd0:	2800      	cmp	r0, #0
 8004fd2:	f040 80b6 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004fd6:	ac2c      	add	r4, sp, #176	; 0xb0
 8004fd8:	e7a1      	b.n	8004f1e <_svfprintf_r+0xc9e>
 8004fda:	aa1f      	add	r2, sp, #124	; 0x7c
 8004fdc:	4651      	mov	r1, sl
 8004fde:	4658      	mov	r0, fp
 8004fe0:	f001 fc98 	bl	8006914 <__ssprint_r>
 8004fe4:	2800      	cmp	r0, #0
 8004fe6:	f040 80ac 	bne.w	8005142 <_svfprintf_r+0xec2>
 8004fea:	ac2c      	add	r4, sp, #176	; 0xb0
 8004fec:	e7b4      	b.n	8004f58 <_svfprintf_r+0xcd8>
 8004fee:	bf00      	nop
 8004ff0:	0800d182 	.word	0x0800d182
 8004ff4:	0800d194 	.word	0x0800d194
 8004ff8:	9b03      	ldr	r3, [sp, #12]
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	dc01      	bgt.n	8005002 <_svfprintf_r+0xd82>
 8004ffe:	07ea      	lsls	r2, r5, #31
 8005000:	d576      	bpl.n	80050f0 <_svfprintf_r+0xe70>
 8005002:	2301      	movs	r3, #1
 8005004:	6063      	str	r3, [r4, #4]
 8005006:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005008:	f8c4 8000 	str.w	r8, [r4]
 800500c:	3301      	adds	r3, #1
 800500e:	9321      	str	r3, [sp, #132]	; 0x84
 8005010:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005012:	3301      	adds	r3, #1
 8005014:	2b07      	cmp	r3, #7
 8005016:	9320      	str	r3, [sp, #128]	; 0x80
 8005018:	dc36      	bgt.n	8005088 <_svfprintf_r+0xe08>
 800501a:	3408      	adds	r4, #8
 800501c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800501e:	6023      	str	r3, [r4, #0]
 8005020:	9b08      	ldr	r3, [sp, #32]
 8005022:	6063      	str	r3, [r4, #4]
 8005024:	9a08      	ldr	r2, [sp, #32]
 8005026:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005028:	4413      	add	r3, r2
 800502a:	9321      	str	r3, [sp, #132]	; 0x84
 800502c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800502e:	3301      	adds	r3, #1
 8005030:	2b07      	cmp	r3, #7
 8005032:	9320      	str	r3, [sp, #128]	; 0x80
 8005034:	dc31      	bgt.n	800509a <_svfprintf_r+0xe1a>
 8005036:	3408      	adds	r4, #8
 8005038:	2300      	movs	r3, #0
 800503a:	2200      	movs	r2, #0
 800503c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005040:	f7fb fd3e 	bl	8000ac0 <__aeabi_dcmpeq>
 8005044:	9b03      	ldr	r3, [sp, #12]
 8005046:	1e5e      	subs	r6, r3, #1
 8005048:	2800      	cmp	r0, #0
 800504a:	d12f      	bne.n	80050ac <_svfprintf_r+0xe2c>
 800504c:	f108 0301 	add.w	r3, r8, #1
 8005050:	e884 0048 	stmia.w	r4, {r3, r6}
 8005054:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005056:	9a03      	ldr	r2, [sp, #12]
 8005058:	3b01      	subs	r3, #1
 800505a:	4413      	add	r3, r2
 800505c:	9321      	str	r3, [sp, #132]	; 0x84
 800505e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005060:	3301      	adds	r3, #1
 8005062:	2b07      	cmp	r3, #7
 8005064:	9320      	str	r3, [sp, #128]	; 0x80
 8005066:	dd4a      	ble.n	80050fe <_svfprintf_r+0xe7e>
 8005068:	aa1f      	add	r2, sp, #124	; 0x7c
 800506a:	4651      	mov	r1, sl
 800506c:	4658      	mov	r0, fp
 800506e:	f001 fc51 	bl	8006914 <__ssprint_r>
 8005072:	2800      	cmp	r0, #0
 8005074:	d165      	bne.n	8005142 <_svfprintf_r+0xec2>
 8005076:	ac2c      	add	r4, sp, #176	; 0xb0
 8005078:	ab1b      	add	r3, sp, #108	; 0x6c
 800507a:	6023      	str	r3, [r4, #0]
 800507c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800507e:	6063      	str	r3, [r4, #4]
 8005080:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005082:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005084:	4413      	add	r3, r2
 8005086:	e41c      	b.n	80048c2 <_svfprintf_r+0x642>
 8005088:	aa1f      	add	r2, sp, #124	; 0x7c
 800508a:	4651      	mov	r1, sl
 800508c:	4658      	mov	r0, fp
 800508e:	f001 fc41 	bl	8006914 <__ssprint_r>
 8005092:	2800      	cmp	r0, #0
 8005094:	d155      	bne.n	8005142 <_svfprintf_r+0xec2>
 8005096:	ac2c      	add	r4, sp, #176	; 0xb0
 8005098:	e7c0      	b.n	800501c <_svfprintf_r+0xd9c>
 800509a:	aa1f      	add	r2, sp, #124	; 0x7c
 800509c:	4651      	mov	r1, sl
 800509e:	4658      	mov	r0, fp
 80050a0:	f001 fc38 	bl	8006914 <__ssprint_r>
 80050a4:	2800      	cmp	r0, #0
 80050a6:	d14c      	bne.n	8005142 <_svfprintf_r+0xec2>
 80050a8:	ac2c      	add	r4, sp, #176	; 0xb0
 80050aa:	e7c5      	b.n	8005038 <_svfprintf_r+0xdb8>
 80050ac:	2e00      	cmp	r6, #0
 80050ae:	dde3      	ble.n	8005078 <_svfprintf_r+0xdf8>
 80050b0:	4f59      	ldr	r7, [pc, #356]	; (8005218 <_svfprintf_r+0xf98>)
 80050b2:	f04f 0810 	mov.w	r8, #16
 80050b6:	2e10      	cmp	r6, #16
 80050b8:	6027      	str	r7, [r4, #0]
 80050ba:	dc04      	bgt.n	80050c6 <_svfprintf_r+0xe46>
 80050bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050be:	6066      	str	r6, [r4, #4]
 80050c0:	441e      	add	r6, r3
 80050c2:	9621      	str	r6, [sp, #132]	; 0x84
 80050c4:	e7cb      	b.n	800505e <_svfprintf_r+0xdde>
 80050c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050c8:	f8c4 8004 	str.w	r8, [r4, #4]
 80050cc:	3310      	adds	r3, #16
 80050ce:	9321      	str	r3, [sp, #132]	; 0x84
 80050d0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80050d2:	3301      	adds	r3, #1
 80050d4:	2b07      	cmp	r3, #7
 80050d6:	9320      	str	r3, [sp, #128]	; 0x80
 80050d8:	dc02      	bgt.n	80050e0 <_svfprintf_r+0xe60>
 80050da:	3408      	adds	r4, #8
 80050dc:	3e10      	subs	r6, #16
 80050de:	e7ea      	b.n	80050b6 <_svfprintf_r+0xe36>
 80050e0:	aa1f      	add	r2, sp, #124	; 0x7c
 80050e2:	4651      	mov	r1, sl
 80050e4:	4658      	mov	r0, fp
 80050e6:	f001 fc15 	bl	8006914 <__ssprint_r>
 80050ea:	bb50      	cbnz	r0, 8005142 <_svfprintf_r+0xec2>
 80050ec:	ac2c      	add	r4, sp, #176	; 0xb0
 80050ee:	e7f5      	b.n	80050dc <_svfprintf_r+0xe5c>
 80050f0:	2301      	movs	r3, #1
 80050f2:	6063      	str	r3, [r4, #4]
 80050f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050f6:	f8c4 8000 	str.w	r8, [r4]
 80050fa:	3301      	adds	r3, #1
 80050fc:	e7ae      	b.n	800505c <_svfprintf_r+0xddc>
 80050fe:	3408      	adds	r4, #8
 8005100:	e7ba      	b.n	8005078 <_svfprintf_r+0xdf8>
 8005102:	3408      	adds	r4, #8
 8005104:	f7ff bbed 	b.w	80048e2 <_svfprintf_r+0x662>
 8005108:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800510a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800510c:	1a9d      	subs	r5, r3, r2
 800510e:	2d00      	cmp	r5, #0
 8005110:	f77f abea 	ble.w	80048e8 <_svfprintf_r+0x668>
 8005114:	2610      	movs	r6, #16
 8005116:	4b41      	ldr	r3, [pc, #260]	; (800521c <_svfprintf_r+0xf9c>)
 8005118:	6023      	str	r3, [r4, #0]
 800511a:	2d10      	cmp	r5, #16
 800511c:	dc1b      	bgt.n	8005156 <_svfprintf_r+0xed6>
 800511e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005120:	6065      	str	r5, [r4, #4]
 8005122:	441d      	add	r5, r3
 8005124:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005126:	9521      	str	r5, [sp, #132]	; 0x84
 8005128:	3301      	adds	r3, #1
 800512a:	2b07      	cmp	r3, #7
 800512c:	9320      	str	r3, [sp, #128]	; 0x80
 800512e:	f77f abdb 	ble.w	80048e8 <_svfprintf_r+0x668>
 8005132:	aa1f      	add	r2, sp, #124	; 0x7c
 8005134:	4651      	mov	r1, sl
 8005136:	4658      	mov	r0, fp
 8005138:	f001 fbec 	bl	8006914 <__ssprint_r>
 800513c:	2800      	cmp	r0, #0
 800513e:	f43f abd3 	beq.w	80048e8 <_svfprintf_r+0x668>
 8005142:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005146:	f013 0f40 	tst.w	r3, #64	; 0x40
 800514a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800514c:	bf18      	it	ne
 800514e:	f04f 33ff 	movne.w	r3, #4294967295
 8005152:	f7ff b8b9 	b.w	80042c8 <_svfprintf_r+0x48>
 8005156:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005158:	6066      	str	r6, [r4, #4]
 800515a:	3310      	adds	r3, #16
 800515c:	9321      	str	r3, [sp, #132]	; 0x84
 800515e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005160:	3301      	adds	r3, #1
 8005162:	2b07      	cmp	r3, #7
 8005164:	9320      	str	r3, [sp, #128]	; 0x80
 8005166:	dc02      	bgt.n	800516e <_svfprintf_r+0xeee>
 8005168:	3408      	adds	r4, #8
 800516a:	3d10      	subs	r5, #16
 800516c:	e7d3      	b.n	8005116 <_svfprintf_r+0xe96>
 800516e:	aa1f      	add	r2, sp, #124	; 0x7c
 8005170:	4651      	mov	r1, sl
 8005172:	4658      	mov	r0, fp
 8005174:	f001 fbce 	bl	8006914 <__ssprint_r>
 8005178:	2800      	cmp	r0, #0
 800517a:	d1e2      	bne.n	8005142 <_svfprintf_r+0xec2>
 800517c:	ac2c      	add	r4, sp, #176	; 0xb0
 800517e:	e7f4      	b.n	800516a <_svfprintf_r+0xeea>
 8005180:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005182:	2b00      	cmp	r3, #0
 8005184:	d0dd      	beq.n	8005142 <_svfprintf_r+0xec2>
 8005186:	aa1f      	add	r2, sp, #124	; 0x7c
 8005188:	4651      	mov	r1, sl
 800518a:	4658      	mov	r0, fp
 800518c:	f001 fbc2 	bl	8006914 <__ssprint_r>
 8005190:	e7d7      	b.n	8005142 <_svfprintf_r+0xec2>
 8005192:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005196:	4610      	mov	r0, r2
 8005198:	4619      	mov	r1, r3
 800519a:	f7fb fcc3 	bl	8000b24 <__aeabi_dcmpun>
 800519e:	2800      	cmp	r0, #0
 80051a0:	f43f aa44 	beq.w	800462c <_svfprintf_r+0x3ac>
 80051a4:	4b1e      	ldr	r3, [pc, #120]	; (8005220 <_svfprintf_r+0xfa0>)
 80051a6:	4a1f      	ldr	r2, [pc, #124]	; (8005224 <_svfprintf_r+0xfa4>)
 80051a8:	f7ff ba34 	b.w	8004614 <_svfprintf_r+0x394>
 80051ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80051ae:	eba3 0308 	sub.w	r3, r3, r8
 80051b2:	9303      	str	r3, [sp, #12]
 80051b4:	f7ff bab5 	b.w	8004722 <_svfprintf_r+0x4a2>
 80051b8:	ea56 0207 	orrs.w	r2, r6, r7
 80051bc:	950b      	str	r5, [sp, #44]	; 0x2c
 80051be:	f43f ac2b 	beq.w	8004a18 <_svfprintf_r+0x798>
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	f43f ac9d 	beq.w	8004b02 <_svfprintf_r+0x882>
 80051c8:	2b02      	cmp	r3, #2
 80051ca:	f43f acbd 	beq.w	8004b48 <_svfprintf_r+0x8c8>
 80051ce:	ab2c      	add	r3, sp, #176	; 0xb0
 80051d0:	08f1      	lsrs	r1, r6, #3
 80051d2:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 80051d6:	08f8      	lsrs	r0, r7, #3
 80051d8:	f006 0207 	and.w	r2, r6, #7
 80051dc:	4607      	mov	r7, r0
 80051de:	460e      	mov	r6, r1
 80051e0:	3230      	adds	r2, #48	; 0x30
 80051e2:	ea56 0107 	orrs.w	r1, r6, r7
 80051e6:	f103 38ff 	add.w	r8, r3, #4294967295
 80051ea:	f803 2c01 	strb.w	r2, [r3, #-1]
 80051ee:	f47f ac86 	bne.w	8004afe <_svfprintf_r+0x87e>
 80051f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80051f4:	07c9      	lsls	r1, r1, #31
 80051f6:	d506      	bpl.n	8005206 <_svfprintf_r+0xf86>
 80051f8:	2a30      	cmp	r2, #48	; 0x30
 80051fa:	d004      	beq.n	8005206 <_svfprintf_r+0xf86>
 80051fc:	2230      	movs	r2, #48	; 0x30
 80051fe:	f808 2c01 	strb.w	r2, [r8, #-1]
 8005202:	f1a3 0802 	sub.w	r8, r3, #2
 8005206:	464e      	mov	r6, r9
 8005208:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800520c:	eba9 0908 	sub.w	r9, r9, r8
 8005210:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8005212:	2700      	movs	r7, #0
 8005214:	f7ff bad1 	b.w	80047ba <_svfprintf_r+0x53a>
 8005218:	0800d194 	.word	0x0800d194
 800521c:	0800d184 	.word	0x0800d184
 8005220:	0800d158 	.word	0x0800d158
 8005224:	0800d15c 	.word	0x0800d15c

08005228 <quorem>:
 8005228:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800522c:	6903      	ldr	r3, [r0, #16]
 800522e:	690c      	ldr	r4, [r1, #16]
 8005230:	429c      	cmp	r4, r3
 8005232:	4680      	mov	r8, r0
 8005234:	f300 8082 	bgt.w	800533c <quorem+0x114>
 8005238:	3c01      	subs	r4, #1
 800523a:	f101 0714 	add.w	r7, r1, #20
 800523e:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8005242:	f100 0614 	add.w	r6, r0, #20
 8005246:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800524a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800524e:	eb06 030e 	add.w	r3, r6, lr
 8005252:	3501      	adds	r5, #1
 8005254:	eb07 090e 	add.w	r9, r7, lr
 8005258:	9301      	str	r3, [sp, #4]
 800525a:	fbb0 f5f5 	udiv	r5, r0, r5
 800525e:	b395      	cbz	r5, 80052c6 <quorem+0x9e>
 8005260:	f04f 0a00 	mov.w	sl, #0
 8005264:	4638      	mov	r0, r7
 8005266:	46b4      	mov	ip, r6
 8005268:	46d3      	mov	fp, sl
 800526a:	f850 2b04 	ldr.w	r2, [r0], #4
 800526e:	b293      	uxth	r3, r2
 8005270:	fb05 a303 	mla	r3, r5, r3, sl
 8005274:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005278:	b29b      	uxth	r3, r3
 800527a:	ebab 0303 	sub.w	r3, fp, r3
 800527e:	0c12      	lsrs	r2, r2, #16
 8005280:	f8bc b000 	ldrh.w	fp, [ip]
 8005284:	fb05 a202 	mla	r2, r5, r2, sl
 8005288:	fa13 f38b 	uxtah	r3, r3, fp
 800528c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005290:	fa1f fb82 	uxth.w	fp, r2
 8005294:	f8dc 2000 	ldr.w	r2, [ip]
 8005298:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800529c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80052a6:	4581      	cmp	r9, r0
 80052a8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80052ac:	f84c 3b04 	str.w	r3, [ip], #4
 80052b0:	d2db      	bcs.n	800526a <quorem+0x42>
 80052b2:	f856 300e 	ldr.w	r3, [r6, lr]
 80052b6:	b933      	cbnz	r3, 80052c6 <quorem+0x9e>
 80052b8:	9b01      	ldr	r3, [sp, #4]
 80052ba:	3b04      	subs	r3, #4
 80052bc:	429e      	cmp	r6, r3
 80052be:	461a      	mov	r2, r3
 80052c0:	d330      	bcc.n	8005324 <quorem+0xfc>
 80052c2:	f8c8 4010 	str.w	r4, [r8, #16]
 80052c6:	4640      	mov	r0, r8
 80052c8:	f001 fa4d 	bl	8006766 <__mcmp>
 80052cc:	2800      	cmp	r0, #0
 80052ce:	db25      	blt.n	800531c <quorem+0xf4>
 80052d0:	3501      	adds	r5, #1
 80052d2:	4630      	mov	r0, r6
 80052d4:	f04f 0e00 	mov.w	lr, #0
 80052d8:	f857 2b04 	ldr.w	r2, [r7], #4
 80052dc:	f8d0 c000 	ldr.w	ip, [r0]
 80052e0:	b293      	uxth	r3, r2
 80052e2:	ebae 0303 	sub.w	r3, lr, r3
 80052e6:	0c12      	lsrs	r2, r2, #16
 80052e8:	fa13 f38c 	uxtah	r3, r3, ip
 80052ec:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80052f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80052fa:	45b9      	cmp	r9, r7
 80052fc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8005300:	f840 3b04 	str.w	r3, [r0], #4
 8005304:	d2e8      	bcs.n	80052d8 <quorem+0xb0>
 8005306:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800530a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800530e:	b92a      	cbnz	r2, 800531c <quorem+0xf4>
 8005310:	3b04      	subs	r3, #4
 8005312:	429e      	cmp	r6, r3
 8005314:	461a      	mov	r2, r3
 8005316:	d30b      	bcc.n	8005330 <quorem+0x108>
 8005318:	f8c8 4010 	str.w	r4, [r8, #16]
 800531c:	4628      	mov	r0, r5
 800531e:	b003      	add	sp, #12
 8005320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005324:	6812      	ldr	r2, [r2, #0]
 8005326:	3b04      	subs	r3, #4
 8005328:	2a00      	cmp	r2, #0
 800532a:	d1ca      	bne.n	80052c2 <quorem+0x9a>
 800532c:	3c01      	subs	r4, #1
 800532e:	e7c5      	b.n	80052bc <quorem+0x94>
 8005330:	6812      	ldr	r2, [r2, #0]
 8005332:	3b04      	subs	r3, #4
 8005334:	2a00      	cmp	r2, #0
 8005336:	d1ef      	bne.n	8005318 <quorem+0xf0>
 8005338:	3c01      	subs	r4, #1
 800533a:	e7ea      	b.n	8005312 <quorem+0xea>
 800533c:	2000      	movs	r0, #0
 800533e:	e7ee      	b.n	800531e <quorem+0xf6>

08005340 <_dtoa_r>:
 8005340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005344:	ec57 6b10 	vmov	r6, r7, d0
 8005348:	b097      	sub	sp, #92	; 0x5c
 800534a:	e9cd 6700 	strd	r6, r7, [sp]
 800534e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005350:	9107      	str	r1, [sp, #28]
 8005352:	4604      	mov	r4, r0
 8005354:	920a      	str	r2, [sp, #40]	; 0x28
 8005356:	930f      	str	r3, [sp, #60]	; 0x3c
 8005358:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800535a:	b93e      	cbnz	r6, 800536c <_dtoa_r+0x2c>
 800535c:	2010      	movs	r0, #16
 800535e:	f000 fdcb 	bl	8005ef8 <malloc>
 8005362:	6260      	str	r0, [r4, #36]	; 0x24
 8005364:	6046      	str	r6, [r0, #4]
 8005366:	6086      	str	r6, [r0, #8]
 8005368:	6006      	str	r6, [r0, #0]
 800536a:	60c6      	str	r6, [r0, #12]
 800536c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800536e:	6819      	ldr	r1, [r3, #0]
 8005370:	b151      	cbz	r1, 8005388 <_dtoa_r+0x48>
 8005372:	685a      	ldr	r2, [r3, #4]
 8005374:	604a      	str	r2, [r1, #4]
 8005376:	2301      	movs	r3, #1
 8005378:	4093      	lsls	r3, r2
 800537a:	608b      	str	r3, [r1, #8]
 800537c:	4620      	mov	r0, r4
 800537e:	f001 f81d 	bl	80063bc <_Bfree>
 8005382:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005384:	2200      	movs	r2, #0
 8005386:	601a      	str	r2, [r3, #0]
 8005388:	9b01      	ldr	r3, [sp, #4]
 800538a:	2b00      	cmp	r3, #0
 800538c:	bfbf      	itttt	lt
 800538e:	2301      	movlt	r3, #1
 8005390:	602b      	strlt	r3, [r5, #0]
 8005392:	9b01      	ldrlt	r3, [sp, #4]
 8005394:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005398:	bfb2      	itee	lt
 800539a:	9301      	strlt	r3, [sp, #4]
 800539c:	2300      	movge	r3, #0
 800539e:	602b      	strge	r3, [r5, #0]
 80053a0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80053a4:	4ba8      	ldr	r3, [pc, #672]	; (8005648 <_dtoa_r+0x308>)
 80053a6:	ea33 0308 	bics.w	r3, r3, r8
 80053aa:	d11b      	bne.n	80053e4 <_dtoa_r+0xa4>
 80053ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80053ae:	f242 730f 	movw	r3, #9999	; 0x270f
 80053b2:	6013      	str	r3, [r2, #0]
 80053b4:	9b00      	ldr	r3, [sp, #0]
 80053b6:	b923      	cbnz	r3, 80053c2 <_dtoa_r+0x82>
 80053b8:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80053bc:	2800      	cmp	r0, #0
 80053be:	f000 8578 	beq.w	8005eb2 <_dtoa_r+0xb72>
 80053c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80053c4:	b953      	cbnz	r3, 80053dc <_dtoa_r+0x9c>
 80053c6:	4ba1      	ldr	r3, [pc, #644]	; (800564c <_dtoa_r+0x30c>)
 80053c8:	e021      	b.n	800540e <_dtoa_r+0xce>
 80053ca:	4ba1      	ldr	r3, [pc, #644]	; (8005650 <_dtoa_r+0x310>)
 80053cc:	9302      	str	r3, [sp, #8]
 80053ce:	3308      	adds	r3, #8
 80053d0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80053d2:	6013      	str	r3, [r2, #0]
 80053d4:	9802      	ldr	r0, [sp, #8]
 80053d6:	b017      	add	sp, #92	; 0x5c
 80053d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053dc:	4b9b      	ldr	r3, [pc, #620]	; (800564c <_dtoa_r+0x30c>)
 80053de:	9302      	str	r3, [sp, #8]
 80053e0:	3303      	adds	r3, #3
 80053e2:	e7f5      	b.n	80053d0 <_dtoa_r+0x90>
 80053e4:	e9dd 6700 	ldrd	r6, r7, [sp]
 80053e8:	2200      	movs	r2, #0
 80053ea:	2300      	movs	r3, #0
 80053ec:	4630      	mov	r0, r6
 80053ee:	4639      	mov	r1, r7
 80053f0:	f7fb fb66 	bl	8000ac0 <__aeabi_dcmpeq>
 80053f4:	4681      	mov	r9, r0
 80053f6:	b160      	cbz	r0, 8005412 <_dtoa_r+0xd2>
 80053f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80053fa:	2301      	movs	r3, #1
 80053fc:	6013      	str	r3, [r2, #0]
 80053fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005400:	2b00      	cmp	r3, #0
 8005402:	f000 8553 	beq.w	8005eac <_dtoa_r+0xb6c>
 8005406:	4b93      	ldr	r3, [pc, #588]	; (8005654 <_dtoa_r+0x314>)
 8005408:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800540a:	6013      	str	r3, [r2, #0]
 800540c:	3b01      	subs	r3, #1
 800540e:	9302      	str	r3, [sp, #8]
 8005410:	e7e0      	b.n	80053d4 <_dtoa_r+0x94>
 8005412:	aa14      	add	r2, sp, #80	; 0x50
 8005414:	a915      	add	r1, sp, #84	; 0x54
 8005416:	ec47 6b10 	vmov	d0, r6, r7
 800541a:	4620      	mov	r0, r4
 800541c:	f001 fa1b 	bl	8006856 <__d2b>
 8005420:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005424:	4682      	mov	sl, r0
 8005426:	2d00      	cmp	r5, #0
 8005428:	d07e      	beq.n	8005528 <_dtoa_r+0x1e8>
 800542a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800542e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005432:	4630      	mov	r0, r6
 8005434:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005438:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800543c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8005440:	2200      	movs	r2, #0
 8005442:	4b85      	ldr	r3, [pc, #532]	; (8005658 <_dtoa_r+0x318>)
 8005444:	f7fa ff20 	bl	8000288 <__aeabi_dsub>
 8005448:	a379      	add	r3, pc, #484	; (adr r3, 8005630 <_dtoa_r+0x2f0>)
 800544a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800544e:	f7fb f8cf 	bl	80005f0 <__aeabi_dmul>
 8005452:	a379      	add	r3, pc, #484	; (adr r3, 8005638 <_dtoa_r+0x2f8>)
 8005454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005458:	f7fa ff18 	bl	800028c <__adddf3>
 800545c:	4606      	mov	r6, r0
 800545e:	4628      	mov	r0, r5
 8005460:	460f      	mov	r7, r1
 8005462:	f7fb f85f 	bl	8000524 <__aeabi_i2d>
 8005466:	a376      	add	r3, pc, #472	; (adr r3, 8005640 <_dtoa_r+0x300>)
 8005468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800546c:	f7fb f8c0 	bl	80005f0 <__aeabi_dmul>
 8005470:	4602      	mov	r2, r0
 8005472:	460b      	mov	r3, r1
 8005474:	4630      	mov	r0, r6
 8005476:	4639      	mov	r1, r7
 8005478:	f7fa ff08 	bl	800028c <__adddf3>
 800547c:	4606      	mov	r6, r0
 800547e:	460f      	mov	r7, r1
 8005480:	f7fb fb66 	bl	8000b50 <__aeabi_d2iz>
 8005484:	2200      	movs	r2, #0
 8005486:	4683      	mov	fp, r0
 8005488:	2300      	movs	r3, #0
 800548a:	4630      	mov	r0, r6
 800548c:	4639      	mov	r1, r7
 800548e:	f7fb fb21 	bl	8000ad4 <__aeabi_dcmplt>
 8005492:	b158      	cbz	r0, 80054ac <_dtoa_r+0x16c>
 8005494:	4658      	mov	r0, fp
 8005496:	f7fb f845 	bl	8000524 <__aeabi_i2d>
 800549a:	4602      	mov	r2, r0
 800549c:	460b      	mov	r3, r1
 800549e:	4630      	mov	r0, r6
 80054a0:	4639      	mov	r1, r7
 80054a2:	f7fb fb0d 	bl	8000ac0 <__aeabi_dcmpeq>
 80054a6:	b908      	cbnz	r0, 80054ac <_dtoa_r+0x16c>
 80054a8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80054ac:	f1bb 0f16 	cmp.w	fp, #22
 80054b0:	d859      	bhi.n	8005566 <_dtoa_r+0x226>
 80054b2:	496a      	ldr	r1, [pc, #424]	; (800565c <_dtoa_r+0x31c>)
 80054b4:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80054b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80054bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80054c0:	f7fb fb26 	bl	8000b10 <__aeabi_dcmpgt>
 80054c4:	2800      	cmp	r0, #0
 80054c6:	d050      	beq.n	800556a <_dtoa_r+0x22a>
 80054c8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80054cc:	2300      	movs	r3, #0
 80054ce:	930e      	str	r3, [sp, #56]	; 0x38
 80054d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80054d2:	1b5d      	subs	r5, r3, r5
 80054d4:	1e6b      	subs	r3, r5, #1
 80054d6:	9306      	str	r3, [sp, #24]
 80054d8:	bf45      	ittet	mi
 80054da:	f1c5 0301 	rsbmi	r3, r5, #1
 80054de:	9305      	strmi	r3, [sp, #20]
 80054e0:	2300      	movpl	r3, #0
 80054e2:	2300      	movmi	r3, #0
 80054e4:	bf4c      	ite	mi
 80054e6:	9306      	strmi	r3, [sp, #24]
 80054e8:	9305      	strpl	r3, [sp, #20]
 80054ea:	f1bb 0f00 	cmp.w	fp, #0
 80054ee:	db3e      	blt.n	800556e <_dtoa_r+0x22e>
 80054f0:	9b06      	ldr	r3, [sp, #24]
 80054f2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80054f6:	445b      	add	r3, fp
 80054f8:	9306      	str	r3, [sp, #24]
 80054fa:	2300      	movs	r3, #0
 80054fc:	9308      	str	r3, [sp, #32]
 80054fe:	9b07      	ldr	r3, [sp, #28]
 8005500:	2b09      	cmp	r3, #9
 8005502:	f200 80af 	bhi.w	8005664 <_dtoa_r+0x324>
 8005506:	2b05      	cmp	r3, #5
 8005508:	bfc4      	itt	gt
 800550a:	3b04      	subgt	r3, #4
 800550c:	9307      	strgt	r3, [sp, #28]
 800550e:	9b07      	ldr	r3, [sp, #28]
 8005510:	f1a3 0302 	sub.w	r3, r3, #2
 8005514:	bfcc      	ite	gt
 8005516:	2600      	movgt	r6, #0
 8005518:	2601      	movle	r6, #1
 800551a:	2b03      	cmp	r3, #3
 800551c:	f200 80ae 	bhi.w	800567c <_dtoa_r+0x33c>
 8005520:	e8df f003 	tbb	[pc, r3]
 8005524:	772f8482 	.word	0x772f8482
 8005528:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800552a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800552c:	441d      	add	r5, r3
 800552e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005532:	2b20      	cmp	r3, #32
 8005534:	dd11      	ble.n	800555a <_dtoa_r+0x21a>
 8005536:	9a00      	ldr	r2, [sp, #0]
 8005538:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800553c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8005540:	fa22 f000 	lsr.w	r0, r2, r0
 8005544:	fa08 f303 	lsl.w	r3, r8, r3
 8005548:	4318      	orrs	r0, r3
 800554a:	f7fa ffdb 	bl	8000504 <__aeabi_ui2d>
 800554e:	2301      	movs	r3, #1
 8005550:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005554:	3d01      	subs	r5, #1
 8005556:	9312      	str	r3, [sp, #72]	; 0x48
 8005558:	e772      	b.n	8005440 <_dtoa_r+0x100>
 800555a:	f1c3 0020 	rsb	r0, r3, #32
 800555e:	9b00      	ldr	r3, [sp, #0]
 8005560:	fa03 f000 	lsl.w	r0, r3, r0
 8005564:	e7f1      	b.n	800554a <_dtoa_r+0x20a>
 8005566:	2301      	movs	r3, #1
 8005568:	e7b1      	b.n	80054ce <_dtoa_r+0x18e>
 800556a:	900e      	str	r0, [sp, #56]	; 0x38
 800556c:	e7b0      	b.n	80054d0 <_dtoa_r+0x190>
 800556e:	9b05      	ldr	r3, [sp, #20]
 8005570:	eba3 030b 	sub.w	r3, r3, fp
 8005574:	9305      	str	r3, [sp, #20]
 8005576:	f1cb 0300 	rsb	r3, fp, #0
 800557a:	9308      	str	r3, [sp, #32]
 800557c:	2300      	movs	r3, #0
 800557e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005580:	e7bd      	b.n	80054fe <_dtoa_r+0x1be>
 8005582:	2301      	movs	r3, #1
 8005584:	9309      	str	r3, [sp, #36]	; 0x24
 8005586:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005588:	2b00      	cmp	r3, #0
 800558a:	dd7a      	ble.n	8005682 <_dtoa_r+0x342>
 800558c:	9304      	str	r3, [sp, #16]
 800558e:	9303      	str	r3, [sp, #12]
 8005590:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005592:	2200      	movs	r2, #0
 8005594:	606a      	str	r2, [r5, #4]
 8005596:	2104      	movs	r1, #4
 8005598:	f101 0214 	add.w	r2, r1, #20
 800559c:	429a      	cmp	r2, r3
 800559e:	d975      	bls.n	800568c <_dtoa_r+0x34c>
 80055a0:	6869      	ldr	r1, [r5, #4]
 80055a2:	4620      	mov	r0, r4
 80055a4:	f000 fed6 	bl	8006354 <_Balloc>
 80055a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055aa:	6028      	str	r0, [r5, #0]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	9302      	str	r3, [sp, #8]
 80055b0:	9b03      	ldr	r3, [sp, #12]
 80055b2:	2b0e      	cmp	r3, #14
 80055b4:	f200 80e5 	bhi.w	8005782 <_dtoa_r+0x442>
 80055b8:	2e00      	cmp	r6, #0
 80055ba:	f000 80e2 	beq.w	8005782 <_dtoa_r+0x442>
 80055be:	ed9d 7b00 	vldr	d7, [sp]
 80055c2:	f1bb 0f00 	cmp.w	fp, #0
 80055c6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80055ca:	dd74      	ble.n	80056b6 <_dtoa_r+0x376>
 80055cc:	4a23      	ldr	r2, [pc, #140]	; (800565c <_dtoa_r+0x31c>)
 80055ce:	f00b 030f 	and.w	r3, fp, #15
 80055d2:	ea4f 162b 	mov.w	r6, fp, asr #4
 80055d6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80055da:	06f0      	lsls	r0, r6, #27
 80055dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80055e0:	d559      	bpl.n	8005696 <_dtoa_r+0x356>
 80055e2:	4b1f      	ldr	r3, [pc, #124]	; (8005660 <_dtoa_r+0x320>)
 80055e4:	ec51 0b17 	vmov	r0, r1, d7
 80055e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80055ec:	f7fb f92a 	bl	8000844 <__aeabi_ddiv>
 80055f0:	e9cd 0100 	strd	r0, r1, [sp]
 80055f4:	f006 060f 	and.w	r6, r6, #15
 80055f8:	2503      	movs	r5, #3
 80055fa:	4f19      	ldr	r7, [pc, #100]	; (8005660 <_dtoa_r+0x320>)
 80055fc:	2e00      	cmp	r6, #0
 80055fe:	d14c      	bne.n	800569a <_dtoa_r+0x35a>
 8005600:	4642      	mov	r2, r8
 8005602:	464b      	mov	r3, r9
 8005604:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005608:	f7fb f91c 	bl	8000844 <__aeabi_ddiv>
 800560c:	e9cd 0100 	strd	r0, r1, [sp]
 8005610:	e06a      	b.n	80056e8 <_dtoa_r+0x3a8>
 8005612:	2301      	movs	r3, #1
 8005614:	9309      	str	r3, [sp, #36]	; 0x24
 8005616:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005618:	445b      	add	r3, fp
 800561a:	9304      	str	r3, [sp, #16]
 800561c:	3301      	adds	r3, #1
 800561e:	2b01      	cmp	r3, #1
 8005620:	9303      	str	r3, [sp, #12]
 8005622:	bfb8      	it	lt
 8005624:	2301      	movlt	r3, #1
 8005626:	e7b3      	b.n	8005590 <_dtoa_r+0x250>
 8005628:	2300      	movs	r3, #0
 800562a:	e7ab      	b.n	8005584 <_dtoa_r+0x244>
 800562c:	2300      	movs	r3, #0
 800562e:	e7f1      	b.n	8005614 <_dtoa_r+0x2d4>
 8005630:	636f4361 	.word	0x636f4361
 8005634:	3fd287a7 	.word	0x3fd287a7
 8005638:	8b60c8b3 	.word	0x8b60c8b3
 800563c:	3fc68a28 	.word	0x3fc68a28
 8005640:	509f79fb 	.word	0x509f79fb
 8005644:	3fd34413 	.word	0x3fd34413
 8005648:	7ff00000 	.word	0x7ff00000
 800564c:	0800d1ad 	.word	0x0800d1ad
 8005650:	0800d1a4 	.word	0x0800d1a4
 8005654:	0800d183 	.word	0x0800d183
 8005658:	3ff80000 	.word	0x3ff80000
 800565c:	0800d1e0 	.word	0x0800d1e0
 8005660:	0800d1b8 	.word	0x0800d1b8
 8005664:	2601      	movs	r6, #1
 8005666:	2300      	movs	r3, #0
 8005668:	9307      	str	r3, [sp, #28]
 800566a:	9609      	str	r6, [sp, #36]	; 0x24
 800566c:	f04f 33ff 	mov.w	r3, #4294967295
 8005670:	9304      	str	r3, [sp, #16]
 8005672:	9303      	str	r3, [sp, #12]
 8005674:	2200      	movs	r2, #0
 8005676:	2312      	movs	r3, #18
 8005678:	920a      	str	r2, [sp, #40]	; 0x28
 800567a:	e789      	b.n	8005590 <_dtoa_r+0x250>
 800567c:	2301      	movs	r3, #1
 800567e:	9309      	str	r3, [sp, #36]	; 0x24
 8005680:	e7f4      	b.n	800566c <_dtoa_r+0x32c>
 8005682:	2301      	movs	r3, #1
 8005684:	9304      	str	r3, [sp, #16]
 8005686:	9303      	str	r3, [sp, #12]
 8005688:	461a      	mov	r2, r3
 800568a:	e7f5      	b.n	8005678 <_dtoa_r+0x338>
 800568c:	686a      	ldr	r2, [r5, #4]
 800568e:	3201      	adds	r2, #1
 8005690:	606a      	str	r2, [r5, #4]
 8005692:	0049      	lsls	r1, r1, #1
 8005694:	e780      	b.n	8005598 <_dtoa_r+0x258>
 8005696:	2502      	movs	r5, #2
 8005698:	e7af      	b.n	80055fa <_dtoa_r+0x2ba>
 800569a:	07f1      	lsls	r1, r6, #31
 800569c:	d508      	bpl.n	80056b0 <_dtoa_r+0x370>
 800569e:	4640      	mov	r0, r8
 80056a0:	4649      	mov	r1, r9
 80056a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056a6:	f7fa ffa3 	bl	80005f0 <__aeabi_dmul>
 80056aa:	3501      	adds	r5, #1
 80056ac:	4680      	mov	r8, r0
 80056ae:	4689      	mov	r9, r1
 80056b0:	1076      	asrs	r6, r6, #1
 80056b2:	3708      	adds	r7, #8
 80056b4:	e7a2      	b.n	80055fc <_dtoa_r+0x2bc>
 80056b6:	f000 809d 	beq.w	80057f4 <_dtoa_r+0x4b4>
 80056ba:	f1cb 0600 	rsb	r6, fp, #0
 80056be:	4b9f      	ldr	r3, [pc, #636]	; (800593c <_dtoa_r+0x5fc>)
 80056c0:	4f9f      	ldr	r7, [pc, #636]	; (8005940 <_dtoa_r+0x600>)
 80056c2:	f006 020f 	and.w	r2, r6, #15
 80056c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80056d2:	f7fa ff8d 	bl	80005f0 <__aeabi_dmul>
 80056d6:	e9cd 0100 	strd	r0, r1, [sp]
 80056da:	1136      	asrs	r6, r6, #4
 80056dc:	2300      	movs	r3, #0
 80056de:	2502      	movs	r5, #2
 80056e0:	2e00      	cmp	r6, #0
 80056e2:	d17c      	bne.n	80057de <_dtoa_r+0x49e>
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d191      	bne.n	800560c <_dtoa_r+0x2cc>
 80056e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	f000 8084 	beq.w	80057f8 <_dtoa_r+0x4b8>
 80056f0:	e9dd 8900 	ldrd	r8, r9, [sp]
 80056f4:	2200      	movs	r2, #0
 80056f6:	4b93      	ldr	r3, [pc, #588]	; (8005944 <_dtoa_r+0x604>)
 80056f8:	4640      	mov	r0, r8
 80056fa:	4649      	mov	r1, r9
 80056fc:	f7fb f9ea 	bl	8000ad4 <__aeabi_dcmplt>
 8005700:	2800      	cmp	r0, #0
 8005702:	d079      	beq.n	80057f8 <_dtoa_r+0x4b8>
 8005704:	9b03      	ldr	r3, [sp, #12]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d076      	beq.n	80057f8 <_dtoa_r+0x4b8>
 800570a:	9b04      	ldr	r3, [sp, #16]
 800570c:	2b00      	cmp	r3, #0
 800570e:	dd34      	ble.n	800577a <_dtoa_r+0x43a>
 8005710:	2200      	movs	r2, #0
 8005712:	4b8d      	ldr	r3, [pc, #564]	; (8005948 <_dtoa_r+0x608>)
 8005714:	4640      	mov	r0, r8
 8005716:	4649      	mov	r1, r9
 8005718:	f7fa ff6a 	bl	80005f0 <__aeabi_dmul>
 800571c:	e9cd 0100 	strd	r0, r1, [sp]
 8005720:	9e04      	ldr	r6, [sp, #16]
 8005722:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005726:	3501      	adds	r5, #1
 8005728:	4628      	mov	r0, r5
 800572a:	f7fa fefb 	bl	8000524 <__aeabi_i2d>
 800572e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005732:	f7fa ff5d 	bl	80005f0 <__aeabi_dmul>
 8005736:	2200      	movs	r2, #0
 8005738:	4b84      	ldr	r3, [pc, #528]	; (800594c <_dtoa_r+0x60c>)
 800573a:	f7fa fda7 	bl	800028c <__adddf3>
 800573e:	4680      	mov	r8, r0
 8005740:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8005744:	2e00      	cmp	r6, #0
 8005746:	d15a      	bne.n	80057fe <_dtoa_r+0x4be>
 8005748:	2200      	movs	r2, #0
 800574a:	4b81      	ldr	r3, [pc, #516]	; (8005950 <_dtoa_r+0x610>)
 800574c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005750:	f7fa fd9a 	bl	8000288 <__aeabi_dsub>
 8005754:	4642      	mov	r2, r8
 8005756:	464b      	mov	r3, r9
 8005758:	e9cd 0100 	strd	r0, r1, [sp]
 800575c:	f7fb f9d8 	bl	8000b10 <__aeabi_dcmpgt>
 8005760:	2800      	cmp	r0, #0
 8005762:	f040 829b 	bne.w	8005c9c <_dtoa_r+0x95c>
 8005766:	4642      	mov	r2, r8
 8005768:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800576c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005770:	f7fb f9b0 	bl	8000ad4 <__aeabi_dcmplt>
 8005774:	2800      	cmp	r0, #0
 8005776:	f040 828f 	bne.w	8005c98 <_dtoa_r+0x958>
 800577a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800577e:	e9cd 2300 	strd	r2, r3, [sp]
 8005782:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005784:	2b00      	cmp	r3, #0
 8005786:	f2c0 8150 	blt.w	8005a2a <_dtoa_r+0x6ea>
 800578a:	f1bb 0f0e 	cmp.w	fp, #14
 800578e:	f300 814c 	bgt.w	8005a2a <_dtoa_r+0x6ea>
 8005792:	4b6a      	ldr	r3, [pc, #424]	; (800593c <_dtoa_r+0x5fc>)
 8005794:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005798:	e9d3 8900 	ldrd	r8, r9, [r3]
 800579c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800579e:	2b00      	cmp	r3, #0
 80057a0:	f280 80da 	bge.w	8005958 <_dtoa_r+0x618>
 80057a4:	9b03      	ldr	r3, [sp, #12]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	f300 80d6 	bgt.w	8005958 <_dtoa_r+0x618>
 80057ac:	f040 8273 	bne.w	8005c96 <_dtoa_r+0x956>
 80057b0:	2200      	movs	r2, #0
 80057b2:	4b67      	ldr	r3, [pc, #412]	; (8005950 <_dtoa_r+0x610>)
 80057b4:	4640      	mov	r0, r8
 80057b6:	4649      	mov	r1, r9
 80057b8:	f7fa ff1a 	bl	80005f0 <__aeabi_dmul>
 80057bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80057c0:	f7fb f99c 	bl	8000afc <__aeabi_dcmpge>
 80057c4:	9e03      	ldr	r6, [sp, #12]
 80057c6:	4637      	mov	r7, r6
 80057c8:	2800      	cmp	r0, #0
 80057ca:	f040 824a 	bne.w	8005c62 <_dtoa_r+0x922>
 80057ce:	9b02      	ldr	r3, [sp, #8]
 80057d0:	9a02      	ldr	r2, [sp, #8]
 80057d2:	1c5d      	adds	r5, r3, #1
 80057d4:	2331      	movs	r3, #49	; 0x31
 80057d6:	7013      	strb	r3, [r2, #0]
 80057d8:	f10b 0b01 	add.w	fp, fp, #1
 80057dc:	e245      	b.n	8005c6a <_dtoa_r+0x92a>
 80057de:	07f2      	lsls	r2, r6, #31
 80057e0:	d505      	bpl.n	80057ee <_dtoa_r+0x4ae>
 80057e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057e6:	f7fa ff03 	bl	80005f0 <__aeabi_dmul>
 80057ea:	3501      	adds	r5, #1
 80057ec:	2301      	movs	r3, #1
 80057ee:	1076      	asrs	r6, r6, #1
 80057f0:	3708      	adds	r7, #8
 80057f2:	e775      	b.n	80056e0 <_dtoa_r+0x3a0>
 80057f4:	2502      	movs	r5, #2
 80057f6:	e777      	b.n	80056e8 <_dtoa_r+0x3a8>
 80057f8:	465f      	mov	r7, fp
 80057fa:	9e03      	ldr	r6, [sp, #12]
 80057fc:	e794      	b.n	8005728 <_dtoa_r+0x3e8>
 80057fe:	9a02      	ldr	r2, [sp, #8]
 8005800:	4b4e      	ldr	r3, [pc, #312]	; (800593c <_dtoa_r+0x5fc>)
 8005802:	4432      	add	r2, r6
 8005804:	9213      	str	r2, [sp, #76]	; 0x4c
 8005806:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005808:	1e71      	subs	r1, r6, #1
 800580a:	2a00      	cmp	r2, #0
 800580c:	d048      	beq.n	80058a0 <_dtoa_r+0x560>
 800580e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8005812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005816:	2000      	movs	r0, #0
 8005818:	494e      	ldr	r1, [pc, #312]	; (8005954 <_dtoa_r+0x614>)
 800581a:	f7fb f813 	bl	8000844 <__aeabi_ddiv>
 800581e:	4642      	mov	r2, r8
 8005820:	464b      	mov	r3, r9
 8005822:	f7fa fd31 	bl	8000288 <__aeabi_dsub>
 8005826:	9d02      	ldr	r5, [sp, #8]
 8005828:	4680      	mov	r8, r0
 800582a:	4689      	mov	r9, r1
 800582c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005830:	f7fb f98e 	bl	8000b50 <__aeabi_d2iz>
 8005834:	4606      	mov	r6, r0
 8005836:	f7fa fe75 	bl	8000524 <__aeabi_i2d>
 800583a:	4602      	mov	r2, r0
 800583c:	460b      	mov	r3, r1
 800583e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005842:	f7fa fd21 	bl	8000288 <__aeabi_dsub>
 8005846:	3630      	adds	r6, #48	; 0x30
 8005848:	f805 6b01 	strb.w	r6, [r5], #1
 800584c:	4642      	mov	r2, r8
 800584e:	464b      	mov	r3, r9
 8005850:	e9cd 0100 	strd	r0, r1, [sp]
 8005854:	f7fb f93e 	bl	8000ad4 <__aeabi_dcmplt>
 8005858:	2800      	cmp	r0, #0
 800585a:	d165      	bne.n	8005928 <_dtoa_r+0x5e8>
 800585c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005860:	2000      	movs	r0, #0
 8005862:	4938      	ldr	r1, [pc, #224]	; (8005944 <_dtoa_r+0x604>)
 8005864:	f7fa fd10 	bl	8000288 <__aeabi_dsub>
 8005868:	4642      	mov	r2, r8
 800586a:	464b      	mov	r3, r9
 800586c:	f7fb f932 	bl	8000ad4 <__aeabi_dcmplt>
 8005870:	2800      	cmp	r0, #0
 8005872:	f040 80ba 	bne.w	80059ea <_dtoa_r+0x6aa>
 8005876:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005878:	429d      	cmp	r5, r3
 800587a:	f43f af7e 	beq.w	800577a <_dtoa_r+0x43a>
 800587e:	2200      	movs	r2, #0
 8005880:	4b31      	ldr	r3, [pc, #196]	; (8005948 <_dtoa_r+0x608>)
 8005882:	4640      	mov	r0, r8
 8005884:	4649      	mov	r1, r9
 8005886:	f7fa feb3 	bl	80005f0 <__aeabi_dmul>
 800588a:	2200      	movs	r2, #0
 800588c:	4680      	mov	r8, r0
 800588e:	4689      	mov	r9, r1
 8005890:	4b2d      	ldr	r3, [pc, #180]	; (8005948 <_dtoa_r+0x608>)
 8005892:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005896:	f7fa feab 	bl	80005f0 <__aeabi_dmul>
 800589a:	e9cd 0100 	strd	r0, r1, [sp]
 800589e:	e7c5      	b.n	800582c <_dtoa_r+0x4ec>
 80058a0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80058a4:	4642      	mov	r2, r8
 80058a6:	464b      	mov	r3, r9
 80058a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80058ac:	f7fa fea0 	bl	80005f0 <__aeabi_dmul>
 80058b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80058b4:	9d02      	ldr	r5, [sp, #8]
 80058b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058ba:	f7fb f949 	bl	8000b50 <__aeabi_d2iz>
 80058be:	4606      	mov	r6, r0
 80058c0:	f7fa fe30 	bl	8000524 <__aeabi_i2d>
 80058c4:	3630      	adds	r6, #48	; 0x30
 80058c6:	4602      	mov	r2, r0
 80058c8:	460b      	mov	r3, r1
 80058ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058ce:	f7fa fcdb 	bl	8000288 <__aeabi_dsub>
 80058d2:	f805 6b01 	strb.w	r6, [r5], #1
 80058d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80058d8:	42ab      	cmp	r3, r5
 80058da:	4680      	mov	r8, r0
 80058dc:	4689      	mov	r9, r1
 80058de:	f04f 0200 	mov.w	r2, #0
 80058e2:	d125      	bne.n	8005930 <_dtoa_r+0x5f0>
 80058e4:	4b1b      	ldr	r3, [pc, #108]	; (8005954 <_dtoa_r+0x614>)
 80058e6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80058ea:	f7fa fccf 	bl	800028c <__adddf3>
 80058ee:	4602      	mov	r2, r0
 80058f0:	460b      	mov	r3, r1
 80058f2:	4640      	mov	r0, r8
 80058f4:	4649      	mov	r1, r9
 80058f6:	f7fb f90b 	bl	8000b10 <__aeabi_dcmpgt>
 80058fa:	2800      	cmp	r0, #0
 80058fc:	d175      	bne.n	80059ea <_dtoa_r+0x6aa>
 80058fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005902:	2000      	movs	r0, #0
 8005904:	4913      	ldr	r1, [pc, #76]	; (8005954 <_dtoa_r+0x614>)
 8005906:	f7fa fcbf 	bl	8000288 <__aeabi_dsub>
 800590a:	4602      	mov	r2, r0
 800590c:	460b      	mov	r3, r1
 800590e:	4640      	mov	r0, r8
 8005910:	4649      	mov	r1, r9
 8005912:	f7fb f8df 	bl	8000ad4 <__aeabi_dcmplt>
 8005916:	2800      	cmp	r0, #0
 8005918:	f43f af2f 	beq.w	800577a <_dtoa_r+0x43a>
 800591c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005920:	2b30      	cmp	r3, #48	; 0x30
 8005922:	f105 32ff 	add.w	r2, r5, #4294967295
 8005926:	d001      	beq.n	800592c <_dtoa_r+0x5ec>
 8005928:	46bb      	mov	fp, r7
 800592a:	e04d      	b.n	80059c8 <_dtoa_r+0x688>
 800592c:	4615      	mov	r5, r2
 800592e:	e7f5      	b.n	800591c <_dtoa_r+0x5dc>
 8005930:	4b05      	ldr	r3, [pc, #20]	; (8005948 <_dtoa_r+0x608>)
 8005932:	f7fa fe5d 	bl	80005f0 <__aeabi_dmul>
 8005936:	e9cd 0100 	strd	r0, r1, [sp]
 800593a:	e7bc      	b.n	80058b6 <_dtoa_r+0x576>
 800593c:	0800d1e0 	.word	0x0800d1e0
 8005940:	0800d1b8 	.word	0x0800d1b8
 8005944:	3ff00000 	.word	0x3ff00000
 8005948:	40240000 	.word	0x40240000
 800594c:	401c0000 	.word	0x401c0000
 8005950:	40140000 	.word	0x40140000
 8005954:	3fe00000 	.word	0x3fe00000
 8005958:	e9dd 6700 	ldrd	r6, r7, [sp]
 800595c:	9d02      	ldr	r5, [sp, #8]
 800595e:	4642      	mov	r2, r8
 8005960:	464b      	mov	r3, r9
 8005962:	4630      	mov	r0, r6
 8005964:	4639      	mov	r1, r7
 8005966:	f7fa ff6d 	bl	8000844 <__aeabi_ddiv>
 800596a:	f7fb f8f1 	bl	8000b50 <__aeabi_d2iz>
 800596e:	9000      	str	r0, [sp, #0]
 8005970:	f7fa fdd8 	bl	8000524 <__aeabi_i2d>
 8005974:	4642      	mov	r2, r8
 8005976:	464b      	mov	r3, r9
 8005978:	f7fa fe3a 	bl	80005f0 <__aeabi_dmul>
 800597c:	4602      	mov	r2, r0
 800597e:	460b      	mov	r3, r1
 8005980:	4630      	mov	r0, r6
 8005982:	4639      	mov	r1, r7
 8005984:	f7fa fc80 	bl	8000288 <__aeabi_dsub>
 8005988:	9e00      	ldr	r6, [sp, #0]
 800598a:	9f03      	ldr	r7, [sp, #12]
 800598c:	3630      	adds	r6, #48	; 0x30
 800598e:	f805 6b01 	strb.w	r6, [r5], #1
 8005992:	9e02      	ldr	r6, [sp, #8]
 8005994:	1bae      	subs	r6, r5, r6
 8005996:	42b7      	cmp	r7, r6
 8005998:	4602      	mov	r2, r0
 800599a:	460b      	mov	r3, r1
 800599c:	d138      	bne.n	8005a10 <_dtoa_r+0x6d0>
 800599e:	f7fa fc75 	bl	800028c <__adddf3>
 80059a2:	4606      	mov	r6, r0
 80059a4:	460f      	mov	r7, r1
 80059a6:	4602      	mov	r2, r0
 80059a8:	460b      	mov	r3, r1
 80059aa:	4640      	mov	r0, r8
 80059ac:	4649      	mov	r1, r9
 80059ae:	f7fb f891 	bl	8000ad4 <__aeabi_dcmplt>
 80059b2:	b9c8      	cbnz	r0, 80059e8 <_dtoa_r+0x6a8>
 80059b4:	4632      	mov	r2, r6
 80059b6:	463b      	mov	r3, r7
 80059b8:	4640      	mov	r0, r8
 80059ba:	4649      	mov	r1, r9
 80059bc:	f7fb f880 	bl	8000ac0 <__aeabi_dcmpeq>
 80059c0:	b110      	cbz	r0, 80059c8 <_dtoa_r+0x688>
 80059c2:	9b00      	ldr	r3, [sp, #0]
 80059c4:	07db      	lsls	r3, r3, #31
 80059c6:	d40f      	bmi.n	80059e8 <_dtoa_r+0x6a8>
 80059c8:	4651      	mov	r1, sl
 80059ca:	4620      	mov	r0, r4
 80059cc:	f000 fcf6 	bl	80063bc <_Bfree>
 80059d0:	2300      	movs	r3, #0
 80059d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80059d4:	702b      	strb	r3, [r5, #0]
 80059d6:	f10b 0301 	add.w	r3, fp, #1
 80059da:	6013      	str	r3, [r2, #0]
 80059dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80059de:	2b00      	cmp	r3, #0
 80059e0:	f43f acf8 	beq.w	80053d4 <_dtoa_r+0x94>
 80059e4:	601d      	str	r5, [r3, #0]
 80059e6:	e4f5      	b.n	80053d4 <_dtoa_r+0x94>
 80059e8:	465f      	mov	r7, fp
 80059ea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80059ee:	2a39      	cmp	r2, #57	; 0x39
 80059f0:	f105 33ff 	add.w	r3, r5, #4294967295
 80059f4:	d106      	bne.n	8005a04 <_dtoa_r+0x6c4>
 80059f6:	9a02      	ldr	r2, [sp, #8]
 80059f8:	429a      	cmp	r2, r3
 80059fa:	d107      	bne.n	8005a0c <_dtoa_r+0x6cc>
 80059fc:	2330      	movs	r3, #48	; 0x30
 80059fe:	7013      	strb	r3, [r2, #0]
 8005a00:	3701      	adds	r7, #1
 8005a02:	4613      	mov	r3, r2
 8005a04:	781a      	ldrb	r2, [r3, #0]
 8005a06:	3201      	adds	r2, #1
 8005a08:	701a      	strb	r2, [r3, #0]
 8005a0a:	e78d      	b.n	8005928 <_dtoa_r+0x5e8>
 8005a0c:	461d      	mov	r5, r3
 8005a0e:	e7ec      	b.n	80059ea <_dtoa_r+0x6aa>
 8005a10:	2200      	movs	r2, #0
 8005a12:	4ba4      	ldr	r3, [pc, #656]	; (8005ca4 <_dtoa_r+0x964>)
 8005a14:	f7fa fdec 	bl	80005f0 <__aeabi_dmul>
 8005a18:	2200      	movs	r2, #0
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	4606      	mov	r6, r0
 8005a1e:	460f      	mov	r7, r1
 8005a20:	f7fb f84e 	bl	8000ac0 <__aeabi_dcmpeq>
 8005a24:	2800      	cmp	r0, #0
 8005a26:	d09a      	beq.n	800595e <_dtoa_r+0x61e>
 8005a28:	e7ce      	b.n	80059c8 <_dtoa_r+0x688>
 8005a2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a2c:	2a00      	cmp	r2, #0
 8005a2e:	f000 80cd 	beq.w	8005bcc <_dtoa_r+0x88c>
 8005a32:	9a07      	ldr	r2, [sp, #28]
 8005a34:	2a01      	cmp	r2, #1
 8005a36:	f300 80af 	bgt.w	8005b98 <_dtoa_r+0x858>
 8005a3a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005a3c:	2a00      	cmp	r2, #0
 8005a3e:	f000 80a7 	beq.w	8005b90 <_dtoa_r+0x850>
 8005a42:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005a46:	9e08      	ldr	r6, [sp, #32]
 8005a48:	9d05      	ldr	r5, [sp, #20]
 8005a4a:	9a05      	ldr	r2, [sp, #20]
 8005a4c:	441a      	add	r2, r3
 8005a4e:	9205      	str	r2, [sp, #20]
 8005a50:	9a06      	ldr	r2, [sp, #24]
 8005a52:	2101      	movs	r1, #1
 8005a54:	441a      	add	r2, r3
 8005a56:	4620      	mov	r0, r4
 8005a58:	9206      	str	r2, [sp, #24]
 8005a5a:	f000 fd4f 	bl	80064fc <__i2b>
 8005a5e:	4607      	mov	r7, r0
 8005a60:	2d00      	cmp	r5, #0
 8005a62:	dd0c      	ble.n	8005a7e <_dtoa_r+0x73e>
 8005a64:	9b06      	ldr	r3, [sp, #24]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	dd09      	ble.n	8005a7e <_dtoa_r+0x73e>
 8005a6a:	42ab      	cmp	r3, r5
 8005a6c:	9a05      	ldr	r2, [sp, #20]
 8005a6e:	bfa8      	it	ge
 8005a70:	462b      	movge	r3, r5
 8005a72:	1ad2      	subs	r2, r2, r3
 8005a74:	9205      	str	r2, [sp, #20]
 8005a76:	9a06      	ldr	r2, [sp, #24]
 8005a78:	1aed      	subs	r5, r5, r3
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	9306      	str	r3, [sp, #24]
 8005a7e:	9b08      	ldr	r3, [sp, #32]
 8005a80:	b1f3      	cbz	r3, 8005ac0 <_dtoa_r+0x780>
 8005a82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	f000 80a5 	beq.w	8005bd4 <_dtoa_r+0x894>
 8005a8a:	2e00      	cmp	r6, #0
 8005a8c:	dd10      	ble.n	8005ab0 <_dtoa_r+0x770>
 8005a8e:	4639      	mov	r1, r7
 8005a90:	4632      	mov	r2, r6
 8005a92:	4620      	mov	r0, r4
 8005a94:	f000 fdc8 	bl	8006628 <__pow5mult>
 8005a98:	4652      	mov	r2, sl
 8005a9a:	4601      	mov	r1, r0
 8005a9c:	4607      	mov	r7, r0
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	f000 fd35 	bl	800650e <__multiply>
 8005aa4:	4651      	mov	r1, sl
 8005aa6:	4680      	mov	r8, r0
 8005aa8:	4620      	mov	r0, r4
 8005aaa:	f000 fc87 	bl	80063bc <_Bfree>
 8005aae:	46c2      	mov	sl, r8
 8005ab0:	9b08      	ldr	r3, [sp, #32]
 8005ab2:	1b9a      	subs	r2, r3, r6
 8005ab4:	d004      	beq.n	8005ac0 <_dtoa_r+0x780>
 8005ab6:	4651      	mov	r1, sl
 8005ab8:	4620      	mov	r0, r4
 8005aba:	f000 fdb5 	bl	8006628 <__pow5mult>
 8005abe:	4682      	mov	sl, r0
 8005ac0:	2101      	movs	r1, #1
 8005ac2:	4620      	mov	r0, r4
 8005ac4:	f000 fd1a 	bl	80064fc <__i2b>
 8005ac8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	4606      	mov	r6, r0
 8005ace:	f340 8083 	ble.w	8005bd8 <_dtoa_r+0x898>
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	4601      	mov	r1, r0
 8005ad6:	4620      	mov	r0, r4
 8005ad8:	f000 fda6 	bl	8006628 <__pow5mult>
 8005adc:	9b07      	ldr	r3, [sp, #28]
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	4606      	mov	r6, r0
 8005ae2:	dd7c      	ble.n	8005bde <_dtoa_r+0x89e>
 8005ae4:	f04f 0800 	mov.w	r8, #0
 8005ae8:	6933      	ldr	r3, [r6, #16]
 8005aea:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005aee:	6918      	ldr	r0, [r3, #16]
 8005af0:	f000 fcb6 	bl	8006460 <__hi0bits>
 8005af4:	f1c0 0020 	rsb	r0, r0, #32
 8005af8:	9b06      	ldr	r3, [sp, #24]
 8005afa:	4418      	add	r0, r3
 8005afc:	f010 001f 	ands.w	r0, r0, #31
 8005b00:	f000 8096 	beq.w	8005c30 <_dtoa_r+0x8f0>
 8005b04:	f1c0 0320 	rsb	r3, r0, #32
 8005b08:	2b04      	cmp	r3, #4
 8005b0a:	f340 8087 	ble.w	8005c1c <_dtoa_r+0x8dc>
 8005b0e:	9b05      	ldr	r3, [sp, #20]
 8005b10:	f1c0 001c 	rsb	r0, r0, #28
 8005b14:	4403      	add	r3, r0
 8005b16:	9305      	str	r3, [sp, #20]
 8005b18:	9b06      	ldr	r3, [sp, #24]
 8005b1a:	4405      	add	r5, r0
 8005b1c:	4403      	add	r3, r0
 8005b1e:	9306      	str	r3, [sp, #24]
 8005b20:	9b05      	ldr	r3, [sp, #20]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	dd05      	ble.n	8005b32 <_dtoa_r+0x7f2>
 8005b26:	4651      	mov	r1, sl
 8005b28:	461a      	mov	r2, r3
 8005b2a:	4620      	mov	r0, r4
 8005b2c:	f000 fdca 	bl	80066c4 <__lshift>
 8005b30:	4682      	mov	sl, r0
 8005b32:	9b06      	ldr	r3, [sp, #24]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	dd05      	ble.n	8005b44 <_dtoa_r+0x804>
 8005b38:	4631      	mov	r1, r6
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	4620      	mov	r0, r4
 8005b3e:	f000 fdc1 	bl	80066c4 <__lshift>
 8005b42:	4606      	mov	r6, r0
 8005b44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d074      	beq.n	8005c34 <_dtoa_r+0x8f4>
 8005b4a:	4631      	mov	r1, r6
 8005b4c:	4650      	mov	r0, sl
 8005b4e:	f000 fe0a 	bl	8006766 <__mcmp>
 8005b52:	2800      	cmp	r0, #0
 8005b54:	da6e      	bge.n	8005c34 <_dtoa_r+0x8f4>
 8005b56:	2300      	movs	r3, #0
 8005b58:	4651      	mov	r1, sl
 8005b5a:	220a      	movs	r2, #10
 8005b5c:	4620      	mov	r0, r4
 8005b5e:	f000 fc44 	bl	80063ea <__multadd>
 8005b62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b64:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005b68:	4682      	mov	sl, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	f000 81a8 	beq.w	8005ec0 <_dtoa_r+0xb80>
 8005b70:	2300      	movs	r3, #0
 8005b72:	4639      	mov	r1, r7
 8005b74:	220a      	movs	r2, #10
 8005b76:	4620      	mov	r0, r4
 8005b78:	f000 fc37 	bl	80063ea <__multadd>
 8005b7c:	9b04      	ldr	r3, [sp, #16]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	4607      	mov	r7, r0
 8005b82:	f300 80c8 	bgt.w	8005d16 <_dtoa_r+0x9d6>
 8005b86:	9b07      	ldr	r3, [sp, #28]
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	f340 80c4 	ble.w	8005d16 <_dtoa_r+0x9d6>
 8005b8e:	e059      	b.n	8005c44 <_dtoa_r+0x904>
 8005b90:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005b92:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005b96:	e756      	b.n	8005a46 <_dtoa_r+0x706>
 8005b98:	9b03      	ldr	r3, [sp, #12]
 8005b9a:	1e5e      	subs	r6, r3, #1
 8005b9c:	9b08      	ldr	r3, [sp, #32]
 8005b9e:	42b3      	cmp	r3, r6
 8005ba0:	bfbf      	itttt	lt
 8005ba2:	9b08      	ldrlt	r3, [sp, #32]
 8005ba4:	9608      	strlt	r6, [sp, #32]
 8005ba6:	1af2      	sublt	r2, r6, r3
 8005ba8:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8005baa:	bfb6      	itet	lt
 8005bac:	189b      	addlt	r3, r3, r2
 8005bae:	1b9e      	subge	r6, r3, r6
 8005bb0:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8005bb2:	9b03      	ldr	r3, [sp, #12]
 8005bb4:	bfb8      	it	lt
 8005bb6:	2600      	movlt	r6, #0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	bfb9      	ittee	lt
 8005bbc:	9b05      	ldrlt	r3, [sp, #20]
 8005bbe:	9a03      	ldrlt	r2, [sp, #12]
 8005bc0:	9d05      	ldrge	r5, [sp, #20]
 8005bc2:	9b03      	ldrge	r3, [sp, #12]
 8005bc4:	bfbc      	itt	lt
 8005bc6:	1a9d      	sublt	r5, r3, r2
 8005bc8:	2300      	movlt	r3, #0
 8005bca:	e73e      	b.n	8005a4a <_dtoa_r+0x70a>
 8005bcc:	9e08      	ldr	r6, [sp, #32]
 8005bce:	9d05      	ldr	r5, [sp, #20]
 8005bd0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005bd2:	e745      	b.n	8005a60 <_dtoa_r+0x720>
 8005bd4:	9a08      	ldr	r2, [sp, #32]
 8005bd6:	e76e      	b.n	8005ab6 <_dtoa_r+0x776>
 8005bd8:	9b07      	ldr	r3, [sp, #28]
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	dc19      	bgt.n	8005c12 <_dtoa_r+0x8d2>
 8005bde:	9b00      	ldr	r3, [sp, #0]
 8005be0:	b9bb      	cbnz	r3, 8005c12 <_dtoa_r+0x8d2>
 8005be2:	9b01      	ldr	r3, [sp, #4]
 8005be4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005be8:	b99b      	cbnz	r3, 8005c12 <_dtoa_r+0x8d2>
 8005bea:	9b01      	ldr	r3, [sp, #4]
 8005bec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005bf0:	0d1b      	lsrs	r3, r3, #20
 8005bf2:	051b      	lsls	r3, r3, #20
 8005bf4:	b183      	cbz	r3, 8005c18 <_dtoa_r+0x8d8>
 8005bf6:	9b05      	ldr	r3, [sp, #20]
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	9305      	str	r3, [sp, #20]
 8005bfc:	9b06      	ldr	r3, [sp, #24]
 8005bfe:	3301      	adds	r3, #1
 8005c00:	9306      	str	r3, [sp, #24]
 8005c02:	f04f 0801 	mov.w	r8, #1
 8005c06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	f47f af6d 	bne.w	8005ae8 <_dtoa_r+0x7a8>
 8005c0e:	2001      	movs	r0, #1
 8005c10:	e772      	b.n	8005af8 <_dtoa_r+0x7b8>
 8005c12:	f04f 0800 	mov.w	r8, #0
 8005c16:	e7f6      	b.n	8005c06 <_dtoa_r+0x8c6>
 8005c18:	4698      	mov	r8, r3
 8005c1a:	e7f4      	b.n	8005c06 <_dtoa_r+0x8c6>
 8005c1c:	d080      	beq.n	8005b20 <_dtoa_r+0x7e0>
 8005c1e:	9a05      	ldr	r2, [sp, #20]
 8005c20:	331c      	adds	r3, #28
 8005c22:	441a      	add	r2, r3
 8005c24:	9205      	str	r2, [sp, #20]
 8005c26:	9a06      	ldr	r2, [sp, #24]
 8005c28:	441a      	add	r2, r3
 8005c2a:	441d      	add	r5, r3
 8005c2c:	4613      	mov	r3, r2
 8005c2e:	e776      	b.n	8005b1e <_dtoa_r+0x7de>
 8005c30:	4603      	mov	r3, r0
 8005c32:	e7f4      	b.n	8005c1e <_dtoa_r+0x8de>
 8005c34:	9b03      	ldr	r3, [sp, #12]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	dc36      	bgt.n	8005ca8 <_dtoa_r+0x968>
 8005c3a:	9b07      	ldr	r3, [sp, #28]
 8005c3c:	2b02      	cmp	r3, #2
 8005c3e:	dd33      	ble.n	8005ca8 <_dtoa_r+0x968>
 8005c40:	9b03      	ldr	r3, [sp, #12]
 8005c42:	9304      	str	r3, [sp, #16]
 8005c44:	9b04      	ldr	r3, [sp, #16]
 8005c46:	b963      	cbnz	r3, 8005c62 <_dtoa_r+0x922>
 8005c48:	4631      	mov	r1, r6
 8005c4a:	2205      	movs	r2, #5
 8005c4c:	4620      	mov	r0, r4
 8005c4e:	f000 fbcc 	bl	80063ea <__multadd>
 8005c52:	4601      	mov	r1, r0
 8005c54:	4606      	mov	r6, r0
 8005c56:	4650      	mov	r0, sl
 8005c58:	f000 fd85 	bl	8006766 <__mcmp>
 8005c5c:	2800      	cmp	r0, #0
 8005c5e:	f73f adb6 	bgt.w	80057ce <_dtoa_r+0x48e>
 8005c62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c64:	9d02      	ldr	r5, [sp, #8]
 8005c66:	ea6f 0b03 	mvn.w	fp, r3
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	9303      	str	r3, [sp, #12]
 8005c6e:	4631      	mov	r1, r6
 8005c70:	4620      	mov	r0, r4
 8005c72:	f000 fba3 	bl	80063bc <_Bfree>
 8005c76:	2f00      	cmp	r7, #0
 8005c78:	f43f aea6 	beq.w	80059c8 <_dtoa_r+0x688>
 8005c7c:	9b03      	ldr	r3, [sp, #12]
 8005c7e:	b12b      	cbz	r3, 8005c8c <_dtoa_r+0x94c>
 8005c80:	42bb      	cmp	r3, r7
 8005c82:	d003      	beq.n	8005c8c <_dtoa_r+0x94c>
 8005c84:	4619      	mov	r1, r3
 8005c86:	4620      	mov	r0, r4
 8005c88:	f000 fb98 	bl	80063bc <_Bfree>
 8005c8c:	4639      	mov	r1, r7
 8005c8e:	4620      	mov	r0, r4
 8005c90:	f000 fb94 	bl	80063bc <_Bfree>
 8005c94:	e698      	b.n	80059c8 <_dtoa_r+0x688>
 8005c96:	2600      	movs	r6, #0
 8005c98:	4637      	mov	r7, r6
 8005c9a:	e7e2      	b.n	8005c62 <_dtoa_r+0x922>
 8005c9c:	46bb      	mov	fp, r7
 8005c9e:	4637      	mov	r7, r6
 8005ca0:	e595      	b.n	80057ce <_dtoa_r+0x48e>
 8005ca2:	bf00      	nop
 8005ca4:	40240000 	.word	0x40240000
 8005ca8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005caa:	bb93      	cbnz	r3, 8005d12 <_dtoa_r+0x9d2>
 8005cac:	9b03      	ldr	r3, [sp, #12]
 8005cae:	9304      	str	r3, [sp, #16]
 8005cb0:	9d02      	ldr	r5, [sp, #8]
 8005cb2:	4631      	mov	r1, r6
 8005cb4:	4650      	mov	r0, sl
 8005cb6:	f7ff fab7 	bl	8005228 <quorem>
 8005cba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005cbe:	f805 9b01 	strb.w	r9, [r5], #1
 8005cc2:	9b02      	ldr	r3, [sp, #8]
 8005cc4:	9a04      	ldr	r2, [sp, #16]
 8005cc6:	1aeb      	subs	r3, r5, r3
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	f300 80dc 	bgt.w	8005e86 <_dtoa_r+0xb46>
 8005cce:	9b02      	ldr	r3, [sp, #8]
 8005cd0:	2a01      	cmp	r2, #1
 8005cd2:	bfac      	ite	ge
 8005cd4:	189b      	addge	r3, r3, r2
 8005cd6:	3301      	addlt	r3, #1
 8005cd8:	4698      	mov	r8, r3
 8005cda:	2300      	movs	r3, #0
 8005cdc:	9303      	str	r3, [sp, #12]
 8005cde:	4651      	mov	r1, sl
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	4620      	mov	r0, r4
 8005ce4:	f000 fcee 	bl	80066c4 <__lshift>
 8005ce8:	4631      	mov	r1, r6
 8005cea:	4682      	mov	sl, r0
 8005cec:	f000 fd3b 	bl	8006766 <__mcmp>
 8005cf0:	2800      	cmp	r0, #0
 8005cf2:	f300 808d 	bgt.w	8005e10 <_dtoa_r+0xad0>
 8005cf6:	d103      	bne.n	8005d00 <_dtoa_r+0x9c0>
 8005cf8:	f019 0f01 	tst.w	r9, #1
 8005cfc:	f040 8088 	bne.w	8005e10 <_dtoa_r+0xad0>
 8005d00:	4645      	mov	r5, r8
 8005d02:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005d06:	2b30      	cmp	r3, #48	; 0x30
 8005d08:	f105 32ff 	add.w	r2, r5, #4294967295
 8005d0c:	d1af      	bne.n	8005c6e <_dtoa_r+0x92e>
 8005d0e:	4615      	mov	r5, r2
 8005d10:	e7f7      	b.n	8005d02 <_dtoa_r+0x9c2>
 8005d12:	9b03      	ldr	r3, [sp, #12]
 8005d14:	9304      	str	r3, [sp, #16]
 8005d16:	2d00      	cmp	r5, #0
 8005d18:	dd05      	ble.n	8005d26 <_dtoa_r+0x9e6>
 8005d1a:	4639      	mov	r1, r7
 8005d1c:	462a      	mov	r2, r5
 8005d1e:	4620      	mov	r0, r4
 8005d20:	f000 fcd0 	bl	80066c4 <__lshift>
 8005d24:	4607      	mov	r7, r0
 8005d26:	f1b8 0f00 	cmp.w	r8, #0
 8005d2a:	d04c      	beq.n	8005dc6 <_dtoa_r+0xa86>
 8005d2c:	6879      	ldr	r1, [r7, #4]
 8005d2e:	4620      	mov	r0, r4
 8005d30:	f000 fb10 	bl	8006354 <_Balloc>
 8005d34:	693a      	ldr	r2, [r7, #16]
 8005d36:	3202      	adds	r2, #2
 8005d38:	4605      	mov	r5, r0
 8005d3a:	0092      	lsls	r2, r2, #2
 8005d3c:	f107 010c 	add.w	r1, r7, #12
 8005d40:	300c      	adds	r0, #12
 8005d42:	f000 faef 	bl	8006324 <memcpy>
 8005d46:	2201      	movs	r2, #1
 8005d48:	4629      	mov	r1, r5
 8005d4a:	4620      	mov	r0, r4
 8005d4c:	f000 fcba 	bl	80066c4 <__lshift>
 8005d50:	9b00      	ldr	r3, [sp, #0]
 8005d52:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005d56:	9703      	str	r7, [sp, #12]
 8005d58:	f003 0301 	and.w	r3, r3, #1
 8005d5c:	4607      	mov	r7, r0
 8005d5e:	9305      	str	r3, [sp, #20]
 8005d60:	4631      	mov	r1, r6
 8005d62:	4650      	mov	r0, sl
 8005d64:	f7ff fa60 	bl	8005228 <quorem>
 8005d68:	9903      	ldr	r1, [sp, #12]
 8005d6a:	4605      	mov	r5, r0
 8005d6c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005d70:	4650      	mov	r0, sl
 8005d72:	f000 fcf8 	bl	8006766 <__mcmp>
 8005d76:	463a      	mov	r2, r7
 8005d78:	9000      	str	r0, [sp, #0]
 8005d7a:	4631      	mov	r1, r6
 8005d7c:	4620      	mov	r0, r4
 8005d7e:	f000 fd0c 	bl	800679a <__mdiff>
 8005d82:	68c3      	ldr	r3, [r0, #12]
 8005d84:	4602      	mov	r2, r0
 8005d86:	bb03      	cbnz	r3, 8005dca <_dtoa_r+0xa8a>
 8005d88:	4601      	mov	r1, r0
 8005d8a:	9006      	str	r0, [sp, #24]
 8005d8c:	4650      	mov	r0, sl
 8005d8e:	f000 fcea 	bl	8006766 <__mcmp>
 8005d92:	9a06      	ldr	r2, [sp, #24]
 8005d94:	4603      	mov	r3, r0
 8005d96:	4611      	mov	r1, r2
 8005d98:	4620      	mov	r0, r4
 8005d9a:	9306      	str	r3, [sp, #24]
 8005d9c:	f000 fb0e 	bl	80063bc <_Bfree>
 8005da0:	9b06      	ldr	r3, [sp, #24]
 8005da2:	b9a3      	cbnz	r3, 8005dce <_dtoa_r+0xa8e>
 8005da4:	9a07      	ldr	r2, [sp, #28]
 8005da6:	b992      	cbnz	r2, 8005dce <_dtoa_r+0xa8e>
 8005da8:	9a05      	ldr	r2, [sp, #20]
 8005daa:	b982      	cbnz	r2, 8005dce <_dtoa_r+0xa8e>
 8005dac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005db0:	d029      	beq.n	8005e06 <_dtoa_r+0xac6>
 8005db2:	9b00      	ldr	r3, [sp, #0]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	dd01      	ble.n	8005dbc <_dtoa_r+0xa7c>
 8005db8:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8005dbc:	f108 0501 	add.w	r5, r8, #1
 8005dc0:	f888 9000 	strb.w	r9, [r8]
 8005dc4:	e753      	b.n	8005c6e <_dtoa_r+0x92e>
 8005dc6:	4638      	mov	r0, r7
 8005dc8:	e7c2      	b.n	8005d50 <_dtoa_r+0xa10>
 8005dca:	2301      	movs	r3, #1
 8005dcc:	e7e3      	b.n	8005d96 <_dtoa_r+0xa56>
 8005dce:	9a00      	ldr	r2, [sp, #0]
 8005dd0:	2a00      	cmp	r2, #0
 8005dd2:	db04      	blt.n	8005dde <_dtoa_r+0xa9e>
 8005dd4:	d125      	bne.n	8005e22 <_dtoa_r+0xae2>
 8005dd6:	9a07      	ldr	r2, [sp, #28]
 8005dd8:	bb1a      	cbnz	r2, 8005e22 <_dtoa_r+0xae2>
 8005dda:	9a05      	ldr	r2, [sp, #20]
 8005ddc:	bb0a      	cbnz	r2, 8005e22 <_dtoa_r+0xae2>
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	ddec      	ble.n	8005dbc <_dtoa_r+0xa7c>
 8005de2:	4651      	mov	r1, sl
 8005de4:	2201      	movs	r2, #1
 8005de6:	4620      	mov	r0, r4
 8005de8:	f000 fc6c 	bl	80066c4 <__lshift>
 8005dec:	4631      	mov	r1, r6
 8005dee:	4682      	mov	sl, r0
 8005df0:	f000 fcb9 	bl	8006766 <__mcmp>
 8005df4:	2800      	cmp	r0, #0
 8005df6:	dc03      	bgt.n	8005e00 <_dtoa_r+0xac0>
 8005df8:	d1e0      	bne.n	8005dbc <_dtoa_r+0xa7c>
 8005dfa:	f019 0f01 	tst.w	r9, #1
 8005dfe:	d0dd      	beq.n	8005dbc <_dtoa_r+0xa7c>
 8005e00:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005e04:	d1d8      	bne.n	8005db8 <_dtoa_r+0xa78>
 8005e06:	2339      	movs	r3, #57	; 0x39
 8005e08:	f888 3000 	strb.w	r3, [r8]
 8005e0c:	f108 0801 	add.w	r8, r8, #1
 8005e10:	4645      	mov	r5, r8
 8005e12:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005e16:	2b39      	cmp	r3, #57	; 0x39
 8005e18:	f105 32ff 	add.w	r2, r5, #4294967295
 8005e1c:	d03b      	beq.n	8005e96 <_dtoa_r+0xb56>
 8005e1e:	3301      	adds	r3, #1
 8005e20:	e040      	b.n	8005ea4 <_dtoa_r+0xb64>
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	f108 0501 	add.w	r5, r8, #1
 8005e28:	dd05      	ble.n	8005e36 <_dtoa_r+0xaf6>
 8005e2a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005e2e:	d0ea      	beq.n	8005e06 <_dtoa_r+0xac6>
 8005e30:	f109 0901 	add.w	r9, r9, #1
 8005e34:	e7c4      	b.n	8005dc0 <_dtoa_r+0xa80>
 8005e36:	9b02      	ldr	r3, [sp, #8]
 8005e38:	9a04      	ldr	r2, [sp, #16]
 8005e3a:	f805 9c01 	strb.w	r9, [r5, #-1]
 8005e3e:	1aeb      	subs	r3, r5, r3
 8005e40:	4293      	cmp	r3, r2
 8005e42:	46a8      	mov	r8, r5
 8005e44:	f43f af4b 	beq.w	8005cde <_dtoa_r+0x99e>
 8005e48:	4651      	mov	r1, sl
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	220a      	movs	r2, #10
 8005e4e:	4620      	mov	r0, r4
 8005e50:	f000 facb 	bl	80063ea <__multadd>
 8005e54:	9b03      	ldr	r3, [sp, #12]
 8005e56:	9903      	ldr	r1, [sp, #12]
 8005e58:	42bb      	cmp	r3, r7
 8005e5a:	4682      	mov	sl, r0
 8005e5c:	f04f 0300 	mov.w	r3, #0
 8005e60:	f04f 020a 	mov.w	r2, #10
 8005e64:	4620      	mov	r0, r4
 8005e66:	d104      	bne.n	8005e72 <_dtoa_r+0xb32>
 8005e68:	f000 fabf 	bl	80063ea <__multadd>
 8005e6c:	9003      	str	r0, [sp, #12]
 8005e6e:	4607      	mov	r7, r0
 8005e70:	e776      	b.n	8005d60 <_dtoa_r+0xa20>
 8005e72:	f000 faba 	bl	80063ea <__multadd>
 8005e76:	2300      	movs	r3, #0
 8005e78:	9003      	str	r0, [sp, #12]
 8005e7a:	220a      	movs	r2, #10
 8005e7c:	4639      	mov	r1, r7
 8005e7e:	4620      	mov	r0, r4
 8005e80:	f000 fab3 	bl	80063ea <__multadd>
 8005e84:	e7f3      	b.n	8005e6e <_dtoa_r+0xb2e>
 8005e86:	4651      	mov	r1, sl
 8005e88:	2300      	movs	r3, #0
 8005e8a:	220a      	movs	r2, #10
 8005e8c:	4620      	mov	r0, r4
 8005e8e:	f000 faac 	bl	80063ea <__multadd>
 8005e92:	4682      	mov	sl, r0
 8005e94:	e70d      	b.n	8005cb2 <_dtoa_r+0x972>
 8005e96:	9b02      	ldr	r3, [sp, #8]
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d105      	bne.n	8005ea8 <_dtoa_r+0xb68>
 8005e9c:	9a02      	ldr	r2, [sp, #8]
 8005e9e:	f10b 0b01 	add.w	fp, fp, #1
 8005ea2:	2331      	movs	r3, #49	; 0x31
 8005ea4:	7013      	strb	r3, [r2, #0]
 8005ea6:	e6e2      	b.n	8005c6e <_dtoa_r+0x92e>
 8005ea8:	4615      	mov	r5, r2
 8005eaa:	e7b2      	b.n	8005e12 <_dtoa_r+0xad2>
 8005eac:	4b09      	ldr	r3, [pc, #36]	; (8005ed4 <_dtoa_r+0xb94>)
 8005eae:	f7ff baae 	b.w	800540e <_dtoa_r+0xce>
 8005eb2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	f47f aa88 	bne.w	80053ca <_dtoa_r+0x8a>
 8005eba:	4b07      	ldr	r3, [pc, #28]	; (8005ed8 <_dtoa_r+0xb98>)
 8005ebc:	f7ff baa7 	b.w	800540e <_dtoa_r+0xce>
 8005ec0:	9b04      	ldr	r3, [sp, #16]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	f73f aef4 	bgt.w	8005cb0 <_dtoa_r+0x970>
 8005ec8:	9b07      	ldr	r3, [sp, #28]
 8005eca:	2b02      	cmp	r3, #2
 8005ecc:	f77f aef0 	ble.w	8005cb0 <_dtoa_r+0x970>
 8005ed0:	e6b8      	b.n	8005c44 <_dtoa_r+0x904>
 8005ed2:	bf00      	nop
 8005ed4:	0800d182 	.word	0x0800d182
 8005ed8:	0800d1a4 	.word	0x0800d1a4

08005edc <_localeconv_r>:
 8005edc:	4b04      	ldr	r3, [pc, #16]	; (8005ef0 <_localeconv_r+0x14>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	6a18      	ldr	r0, [r3, #32]
 8005ee2:	4b04      	ldr	r3, [pc, #16]	; (8005ef4 <_localeconv_r+0x18>)
 8005ee4:	2800      	cmp	r0, #0
 8005ee6:	bf08      	it	eq
 8005ee8:	4618      	moveq	r0, r3
 8005eea:	30f0      	adds	r0, #240	; 0xf0
 8005eec:	4770      	bx	lr
 8005eee:	bf00      	nop
 8005ef0:	20000004 	.word	0x20000004
 8005ef4:	20000508 	.word	0x20000508

08005ef8 <malloc>:
 8005ef8:	4b02      	ldr	r3, [pc, #8]	; (8005f04 <malloc+0xc>)
 8005efa:	4601      	mov	r1, r0
 8005efc:	6818      	ldr	r0, [r3, #0]
 8005efe:	f000 b803 	b.w	8005f08 <_malloc_r>
 8005f02:	bf00      	nop
 8005f04:	20000004 	.word	0x20000004

08005f08 <_malloc_r>:
 8005f08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f0c:	f101 040b 	add.w	r4, r1, #11
 8005f10:	2c16      	cmp	r4, #22
 8005f12:	4681      	mov	r9, r0
 8005f14:	d907      	bls.n	8005f26 <_malloc_r+0x1e>
 8005f16:	f034 0407 	bics.w	r4, r4, #7
 8005f1a:	d505      	bpl.n	8005f28 <_malloc_r+0x20>
 8005f1c:	230c      	movs	r3, #12
 8005f1e:	f8c9 3000 	str.w	r3, [r9]
 8005f22:	2600      	movs	r6, #0
 8005f24:	e131      	b.n	800618a <_malloc_r+0x282>
 8005f26:	2410      	movs	r4, #16
 8005f28:	428c      	cmp	r4, r1
 8005f2a:	d3f7      	bcc.n	8005f1c <_malloc_r+0x14>
 8005f2c:	4648      	mov	r0, r9
 8005f2e:	f000 fa05 	bl	800633c <__malloc_lock>
 8005f32:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8005f36:	4d9c      	ldr	r5, [pc, #624]	; (80061a8 <_malloc_r+0x2a0>)
 8005f38:	d236      	bcs.n	8005fa8 <_malloc_r+0xa0>
 8005f3a:	f104 0208 	add.w	r2, r4, #8
 8005f3e:	442a      	add	r2, r5
 8005f40:	f1a2 0108 	sub.w	r1, r2, #8
 8005f44:	6856      	ldr	r6, [r2, #4]
 8005f46:	428e      	cmp	r6, r1
 8005f48:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8005f4c:	d102      	bne.n	8005f54 <_malloc_r+0x4c>
 8005f4e:	68d6      	ldr	r6, [r2, #12]
 8005f50:	42b2      	cmp	r2, r6
 8005f52:	d010      	beq.n	8005f76 <_malloc_r+0x6e>
 8005f54:	6873      	ldr	r3, [r6, #4]
 8005f56:	68f2      	ldr	r2, [r6, #12]
 8005f58:	68b1      	ldr	r1, [r6, #8]
 8005f5a:	f023 0303 	bic.w	r3, r3, #3
 8005f5e:	60ca      	str	r2, [r1, #12]
 8005f60:	4433      	add	r3, r6
 8005f62:	6091      	str	r1, [r2, #8]
 8005f64:	685a      	ldr	r2, [r3, #4]
 8005f66:	f042 0201 	orr.w	r2, r2, #1
 8005f6a:	605a      	str	r2, [r3, #4]
 8005f6c:	4648      	mov	r0, r9
 8005f6e:	f000 f9eb 	bl	8006348 <__malloc_unlock>
 8005f72:	3608      	adds	r6, #8
 8005f74:	e109      	b.n	800618a <_malloc_r+0x282>
 8005f76:	3302      	adds	r3, #2
 8005f78:	4a8c      	ldr	r2, [pc, #560]	; (80061ac <_malloc_r+0x2a4>)
 8005f7a:	692e      	ldr	r6, [r5, #16]
 8005f7c:	4296      	cmp	r6, r2
 8005f7e:	4611      	mov	r1, r2
 8005f80:	d06d      	beq.n	800605e <_malloc_r+0x156>
 8005f82:	6870      	ldr	r0, [r6, #4]
 8005f84:	f020 0003 	bic.w	r0, r0, #3
 8005f88:	1b07      	subs	r7, r0, r4
 8005f8a:	2f0f      	cmp	r7, #15
 8005f8c:	dd47      	ble.n	800601e <_malloc_r+0x116>
 8005f8e:	1933      	adds	r3, r6, r4
 8005f90:	f044 0401 	orr.w	r4, r4, #1
 8005f94:	6074      	str	r4, [r6, #4]
 8005f96:	616b      	str	r3, [r5, #20]
 8005f98:	612b      	str	r3, [r5, #16]
 8005f9a:	60da      	str	r2, [r3, #12]
 8005f9c:	609a      	str	r2, [r3, #8]
 8005f9e:	f047 0201 	orr.w	r2, r7, #1
 8005fa2:	605a      	str	r2, [r3, #4]
 8005fa4:	5037      	str	r7, [r6, r0]
 8005fa6:	e7e1      	b.n	8005f6c <_malloc_r+0x64>
 8005fa8:	0a63      	lsrs	r3, r4, #9
 8005faa:	d02a      	beq.n	8006002 <_malloc_r+0xfa>
 8005fac:	2b04      	cmp	r3, #4
 8005fae:	d812      	bhi.n	8005fd6 <_malloc_r+0xce>
 8005fb0:	09a3      	lsrs	r3, r4, #6
 8005fb2:	3338      	adds	r3, #56	; 0x38
 8005fb4:	1c5a      	adds	r2, r3, #1
 8005fb6:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8005fba:	f1a2 0008 	sub.w	r0, r2, #8
 8005fbe:	6856      	ldr	r6, [r2, #4]
 8005fc0:	4286      	cmp	r6, r0
 8005fc2:	d006      	beq.n	8005fd2 <_malloc_r+0xca>
 8005fc4:	6872      	ldr	r2, [r6, #4]
 8005fc6:	f022 0203 	bic.w	r2, r2, #3
 8005fca:	1b11      	subs	r1, r2, r4
 8005fcc:	290f      	cmp	r1, #15
 8005fce:	dd1c      	ble.n	800600a <_malloc_r+0x102>
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	e7d0      	b.n	8005f78 <_malloc_r+0x70>
 8005fd6:	2b14      	cmp	r3, #20
 8005fd8:	d801      	bhi.n	8005fde <_malloc_r+0xd6>
 8005fda:	335b      	adds	r3, #91	; 0x5b
 8005fdc:	e7ea      	b.n	8005fb4 <_malloc_r+0xac>
 8005fde:	2b54      	cmp	r3, #84	; 0x54
 8005fe0:	d802      	bhi.n	8005fe8 <_malloc_r+0xe0>
 8005fe2:	0b23      	lsrs	r3, r4, #12
 8005fe4:	336e      	adds	r3, #110	; 0x6e
 8005fe6:	e7e5      	b.n	8005fb4 <_malloc_r+0xac>
 8005fe8:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8005fec:	d802      	bhi.n	8005ff4 <_malloc_r+0xec>
 8005fee:	0be3      	lsrs	r3, r4, #15
 8005ff0:	3377      	adds	r3, #119	; 0x77
 8005ff2:	e7df      	b.n	8005fb4 <_malloc_r+0xac>
 8005ff4:	f240 5254 	movw	r2, #1364	; 0x554
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d804      	bhi.n	8006006 <_malloc_r+0xfe>
 8005ffc:	0ca3      	lsrs	r3, r4, #18
 8005ffe:	337c      	adds	r3, #124	; 0x7c
 8006000:	e7d8      	b.n	8005fb4 <_malloc_r+0xac>
 8006002:	233f      	movs	r3, #63	; 0x3f
 8006004:	e7d6      	b.n	8005fb4 <_malloc_r+0xac>
 8006006:	237e      	movs	r3, #126	; 0x7e
 8006008:	e7d4      	b.n	8005fb4 <_malloc_r+0xac>
 800600a:	2900      	cmp	r1, #0
 800600c:	68f1      	ldr	r1, [r6, #12]
 800600e:	db04      	blt.n	800601a <_malloc_r+0x112>
 8006010:	68b3      	ldr	r3, [r6, #8]
 8006012:	60d9      	str	r1, [r3, #12]
 8006014:	608b      	str	r3, [r1, #8]
 8006016:	18b3      	adds	r3, r6, r2
 8006018:	e7a4      	b.n	8005f64 <_malloc_r+0x5c>
 800601a:	460e      	mov	r6, r1
 800601c:	e7d0      	b.n	8005fc0 <_malloc_r+0xb8>
 800601e:	2f00      	cmp	r7, #0
 8006020:	616a      	str	r2, [r5, #20]
 8006022:	612a      	str	r2, [r5, #16]
 8006024:	db05      	blt.n	8006032 <_malloc_r+0x12a>
 8006026:	4430      	add	r0, r6
 8006028:	6843      	ldr	r3, [r0, #4]
 800602a:	f043 0301 	orr.w	r3, r3, #1
 800602e:	6043      	str	r3, [r0, #4]
 8006030:	e79c      	b.n	8005f6c <_malloc_r+0x64>
 8006032:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006036:	d244      	bcs.n	80060c2 <_malloc_r+0x1ba>
 8006038:	08c0      	lsrs	r0, r0, #3
 800603a:	1087      	asrs	r7, r0, #2
 800603c:	2201      	movs	r2, #1
 800603e:	fa02 f707 	lsl.w	r7, r2, r7
 8006042:	686a      	ldr	r2, [r5, #4]
 8006044:	3001      	adds	r0, #1
 8006046:	433a      	orrs	r2, r7
 8006048:	606a      	str	r2, [r5, #4]
 800604a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800604e:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8006052:	60b7      	str	r7, [r6, #8]
 8006054:	3a08      	subs	r2, #8
 8006056:	60f2      	str	r2, [r6, #12]
 8006058:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800605c:	60fe      	str	r6, [r7, #12]
 800605e:	2001      	movs	r0, #1
 8006060:	109a      	asrs	r2, r3, #2
 8006062:	fa00 f202 	lsl.w	r2, r0, r2
 8006066:	6868      	ldr	r0, [r5, #4]
 8006068:	4282      	cmp	r2, r0
 800606a:	f200 80a1 	bhi.w	80061b0 <_malloc_r+0x2a8>
 800606e:	4202      	tst	r2, r0
 8006070:	d106      	bne.n	8006080 <_malloc_r+0x178>
 8006072:	f023 0303 	bic.w	r3, r3, #3
 8006076:	0052      	lsls	r2, r2, #1
 8006078:	4202      	tst	r2, r0
 800607a:	f103 0304 	add.w	r3, r3, #4
 800607e:	d0fa      	beq.n	8006076 <_malloc_r+0x16e>
 8006080:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8006084:	46e0      	mov	r8, ip
 8006086:	469e      	mov	lr, r3
 8006088:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800608c:	4546      	cmp	r6, r8
 800608e:	d153      	bne.n	8006138 <_malloc_r+0x230>
 8006090:	f10e 0e01 	add.w	lr, lr, #1
 8006094:	f01e 0f03 	tst.w	lr, #3
 8006098:	f108 0808 	add.w	r8, r8, #8
 800609c:	d1f4      	bne.n	8006088 <_malloc_r+0x180>
 800609e:	0798      	lsls	r0, r3, #30
 80060a0:	d179      	bne.n	8006196 <_malloc_r+0x28e>
 80060a2:	686b      	ldr	r3, [r5, #4]
 80060a4:	ea23 0302 	bic.w	r3, r3, r2
 80060a8:	606b      	str	r3, [r5, #4]
 80060aa:	6868      	ldr	r0, [r5, #4]
 80060ac:	0052      	lsls	r2, r2, #1
 80060ae:	4282      	cmp	r2, r0
 80060b0:	d87e      	bhi.n	80061b0 <_malloc_r+0x2a8>
 80060b2:	2a00      	cmp	r2, #0
 80060b4:	d07c      	beq.n	80061b0 <_malloc_r+0x2a8>
 80060b6:	4673      	mov	r3, lr
 80060b8:	4202      	tst	r2, r0
 80060ba:	d1e1      	bne.n	8006080 <_malloc_r+0x178>
 80060bc:	3304      	adds	r3, #4
 80060be:	0052      	lsls	r2, r2, #1
 80060c0:	e7fa      	b.n	80060b8 <_malloc_r+0x1b0>
 80060c2:	0a42      	lsrs	r2, r0, #9
 80060c4:	2a04      	cmp	r2, #4
 80060c6:	d815      	bhi.n	80060f4 <_malloc_r+0x1ec>
 80060c8:	0982      	lsrs	r2, r0, #6
 80060ca:	3238      	adds	r2, #56	; 0x38
 80060cc:	1c57      	adds	r7, r2, #1
 80060ce:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80060d2:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 80060d6:	45be      	cmp	lr, r7
 80060d8:	d126      	bne.n	8006128 <_malloc_r+0x220>
 80060da:	2001      	movs	r0, #1
 80060dc:	1092      	asrs	r2, r2, #2
 80060de:	fa00 f202 	lsl.w	r2, r0, r2
 80060e2:	6868      	ldr	r0, [r5, #4]
 80060e4:	4310      	orrs	r0, r2
 80060e6:	6068      	str	r0, [r5, #4]
 80060e8:	f8c6 e00c 	str.w	lr, [r6, #12]
 80060ec:	60b7      	str	r7, [r6, #8]
 80060ee:	f8ce 6008 	str.w	r6, [lr, #8]
 80060f2:	e7b3      	b.n	800605c <_malloc_r+0x154>
 80060f4:	2a14      	cmp	r2, #20
 80060f6:	d801      	bhi.n	80060fc <_malloc_r+0x1f4>
 80060f8:	325b      	adds	r2, #91	; 0x5b
 80060fa:	e7e7      	b.n	80060cc <_malloc_r+0x1c4>
 80060fc:	2a54      	cmp	r2, #84	; 0x54
 80060fe:	d802      	bhi.n	8006106 <_malloc_r+0x1fe>
 8006100:	0b02      	lsrs	r2, r0, #12
 8006102:	326e      	adds	r2, #110	; 0x6e
 8006104:	e7e2      	b.n	80060cc <_malloc_r+0x1c4>
 8006106:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800610a:	d802      	bhi.n	8006112 <_malloc_r+0x20a>
 800610c:	0bc2      	lsrs	r2, r0, #15
 800610e:	3277      	adds	r2, #119	; 0x77
 8006110:	e7dc      	b.n	80060cc <_malloc_r+0x1c4>
 8006112:	f240 5754 	movw	r7, #1364	; 0x554
 8006116:	42ba      	cmp	r2, r7
 8006118:	bf9a      	itte	ls
 800611a:	0c82      	lsrls	r2, r0, #18
 800611c:	327c      	addls	r2, #124	; 0x7c
 800611e:	227e      	movhi	r2, #126	; 0x7e
 8006120:	e7d4      	b.n	80060cc <_malloc_r+0x1c4>
 8006122:	68bf      	ldr	r7, [r7, #8]
 8006124:	45be      	cmp	lr, r7
 8006126:	d004      	beq.n	8006132 <_malloc_r+0x22a>
 8006128:	687a      	ldr	r2, [r7, #4]
 800612a:	f022 0203 	bic.w	r2, r2, #3
 800612e:	4290      	cmp	r0, r2
 8006130:	d3f7      	bcc.n	8006122 <_malloc_r+0x21a>
 8006132:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8006136:	e7d7      	b.n	80060e8 <_malloc_r+0x1e0>
 8006138:	6870      	ldr	r0, [r6, #4]
 800613a:	68f7      	ldr	r7, [r6, #12]
 800613c:	f020 0003 	bic.w	r0, r0, #3
 8006140:	eba0 0a04 	sub.w	sl, r0, r4
 8006144:	f1ba 0f0f 	cmp.w	sl, #15
 8006148:	dd10      	ble.n	800616c <_malloc_r+0x264>
 800614a:	68b2      	ldr	r2, [r6, #8]
 800614c:	1933      	adds	r3, r6, r4
 800614e:	f044 0401 	orr.w	r4, r4, #1
 8006152:	6074      	str	r4, [r6, #4]
 8006154:	60d7      	str	r7, [r2, #12]
 8006156:	60ba      	str	r2, [r7, #8]
 8006158:	f04a 0201 	orr.w	r2, sl, #1
 800615c:	616b      	str	r3, [r5, #20]
 800615e:	612b      	str	r3, [r5, #16]
 8006160:	60d9      	str	r1, [r3, #12]
 8006162:	6099      	str	r1, [r3, #8]
 8006164:	605a      	str	r2, [r3, #4]
 8006166:	f846 a000 	str.w	sl, [r6, r0]
 800616a:	e6ff      	b.n	8005f6c <_malloc_r+0x64>
 800616c:	f1ba 0f00 	cmp.w	sl, #0
 8006170:	db0f      	blt.n	8006192 <_malloc_r+0x28a>
 8006172:	4430      	add	r0, r6
 8006174:	6843      	ldr	r3, [r0, #4]
 8006176:	f043 0301 	orr.w	r3, r3, #1
 800617a:	6043      	str	r3, [r0, #4]
 800617c:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8006180:	4648      	mov	r0, r9
 8006182:	60df      	str	r7, [r3, #12]
 8006184:	60bb      	str	r3, [r7, #8]
 8006186:	f000 f8df 	bl	8006348 <__malloc_unlock>
 800618a:	4630      	mov	r0, r6
 800618c:	b003      	add	sp, #12
 800618e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006192:	463e      	mov	r6, r7
 8006194:	e77a      	b.n	800608c <_malloc_r+0x184>
 8006196:	f85c 0908 	ldr.w	r0, [ip], #-8
 800619a:	4584      	cmp	ip, r0
 800619c:	f103 33ff 	add.w	r3, r3, #4294967295
 80061a0:	f43f af7d 	beq.w	800609e <_malloc_r+0x196>
 80061a4:	e781      	b.n	80060aa <_malloc_r+0x1a2>
 80061a6:	bf00      	nop
 80061a8:	200000f8 	.word	0x200000f8
 80061ac:	20000100 	.word	0x20000100
 80061b0:	f8d5 b008 	ldr.w	fp, [r5, #8]
 80061b4:	f8db 6004 	ldr.w	r6, [fp, #4]
 80061b8:	f026 0603 	bic.w	r6, r6, #3
 80061bc:	42b4      	cmp	r4, r6
 80061be:	d803      	bhi.n	80061c8 <_malloc_r+0x2c0>
 80061c0:	1b33      	subs	r3, r6, r4
 80061c2:	2b0f      	cmp	r3, #15
 80061c4:	f300 8096 	bgt.w	80062f4 <_malloc_r+0x3ec>
 80061c8:	4a4f      	ldr	r2, [pc, #316]	; (8006308 <_malloc_r+0x400>)
 80061ca:	6817      	ldr	r7, [r2, #0]
 80061cc:	4a4f      	ldr	r2, [pc, #316]	; (800630c <_malloc_r+0x404>)
 80061ce:	6811      	ldr	r1, [r2, #0]
 80061d0:	3710      	adds	r7, #16
 80061d2:	3101      	adds	r1, #1
 80061d4:	eb0b 0306 	add.w	r3, fp, r6
 80061d8:	4427      	add	r7, r4
 80061da:	d005      	beq.n	80061e8 <_malloc_r+0x2e0>
 80061dc:	494c      	ldr	r1, [pc, #304]	; (8006310 <_malloc_r+0x408>)
 80061de:	3901      	subs	r1, #1
 80061e0:	440f      	add	r7, r1
 80061e2:	3101      	adds	r1, #1
 80061e4:	4249      	negs	r1, r1
 80061e6:	400f      	ands	r7, r1
 80061e8:	4639      	mov	r1, r7
 80061ea:	4648      	mov	r0, r9
 80061ec:	9201      	str	r2, [sp, #4]
 80061ee:	9300      	str	r3, [sp, #0]
 80061f0:	f000 fb80 	bl	80068f4 <_sbrk_r>
 80061f4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80061f8:	4680      	mov	r8, r0
 80061fa:	d056      	beq.n	80062aa <_malloc_r+0x3a2>
 80061fc:	9b00      	ldr	r3, [sp, #0]
 80061fe:	9a01      	ldr	r2, [sp, #4]
 8006200:	4283      	cmp	r3, r0
 8006202:	d901      	bls.n	8006208 <_malloc_r+0x300>
 8006204:	45ab      	cmp	fp, r5
 8006206:	d150      	bne.n	80062aa <_malloc_r+0x3a2>
 8006208:	4842      	ldr	r0, [pc, #264]	; (8006314 <_malloc_r+0x40c>)
 800620a:	6801      	ldr	r1, [r0, #0]
 800620c:	4543      	cmp	r3, r8
 800620e:	eb07 0e01 	add.w	lr, r7, r1
 8006212:	f8c0 e000 	str.w	lr, [r0]
 8006216:	4940      	ldr	r1, [pc, #256]	; (8006318 <_malloc_r+0x410>)
 8006218:	4682      	mov	sl, r0
 800621a:	d113      	bne.n	8006244 <_malloc_r+0x33c>
 800621c:	420b      	tst	r3, r1
 800621e:	d111      	bne.n	8006244 <_malloc_r+0x33c>
 8006220:	68ab      	ldr	r3, [r5, #8]
 8006222:	443e      	add	r6, r7
 8006224:	f046 0601 	orr.w	r6, r6, #1
 8006228:	605e      	str	r6, [r3, #4]
 800622a:	4a3c      	ldr	r2, [pc, #240]	; (800631c <_malloc_r+0x414>)
 800622c:	f8da 3000 	ldr.w	r3, [sl]
 8006230:	6811      	ldr	r1, [r2, #0]
 8006232:	428b      	cmp	r3, r1
 8006234:	bf88      	it	hi
 8006236:	6013      	strhi	r3, [r2, #0]
 8006238:	4a39      	ldr	r2, [pc, #228]	; (8006320 <_malloc_r+0x418>)
 800623a:	6811      	ldr	r1, [r2, #0]
 800623c:	428b      	cmp	r3, r1
 800623e:	bf88      	it	hi
 8006240:	6013      	strhi	r3, [r2, #0]
 8006242:	e032      	b.n	80062aa <_malloc_r+0x3a2>
 8006244:	6810      	ldr	r0, [r2, #0]
 8006246:	3001      	adds	r0, #1
 8006248:	bf1b      	ittet	ne
 800624a:	eba8 0303 	subne.w	r3, r8, r3
 800624e:	4473      	addne	r3, lr
 8006250:	f8c2 8000 	streq.w	r8, [r2]
 8006254:	f8ca 3000 	strne.w	r3, [sl]
 8006258:	f018 0007 	ands.w	r0, r8, #7
 800625c:	bf1c      	itt	ne
 800625e:	f1c0 0008 	rsbne	r0, r0, #8
 8006262:	4480      	addne	r8, r0
 8006264:	4b2a      	ldr	r3, [pc, #168]	; (8006310 <_malloc_r+0x408>)
 8006266:	4447      	add	r7, r8
 8006268:	4418      	add	r0, r3
 800626a:	400f      	ands	r7, r1
 800626c:	1bc7      	subs	r7, r0, r7
 800626e:	4639      	mov	r1, r7
 8006270:	4648      	mov	r0, r9
 8006272:	f000 fb3f 	bl	80068f4 <_sbrk_r>
 8006276:	1c43      	adds	r3, r0, #1
 8006278:	bf08      	it	eq
 800627a:	4640      	moveq	r0, r8
 800627c:	f8da 3000 	ldr.w	r3, [sl]
 8006280:	f8c5 8008 	str.w	r8, [r5, #8]
 8006284:	bf08      	it	eq
 8006286:	2700      	moveq	r7, #0
 8006288:	eba0 0008 	sub.w	r0, r0, r8
 800628c:	443b      	add	r3, r7
 800628e:	4407      	add	r7, r0
 8006290:	f047 0701 	orr.w	r7, r7, #1
 8006294:	45ab      	cmp	fp, r5
 8006296:	f8ca 3000 	str.w	r3, [sl]
 800629a:	f8c8 7004 	str.w	r7, [r8, #4]
 800629e:	d0c4      	beq.n	800622a <_malloc_r+0x322>
 80062a0:	2e0f      	cmp	r6, #15
 80062a2:	d810      	bhi.n	80062c6 <_malloc_r+0x3be>
 80062a4:	2301      	movs	r3, #1
 80062a6:	f8c8 3004 	str.w	r3, [r8, #4]
 80062aa:	68ab      	ldr	r3, [r5, #8]
 80062ac:	685a      	ldr	r2, [r3, #4]
 80062ae:	f022 0203 	bic.w	r2, r2, #3
 80062b2:	4294      	cmp	r4, r2
 80062b4:	eba2 0304 	sub.w	r3, r2, r4
 80062b8:	d801      	bhi.n	80062be <_malloc_r+0x3b6>
 80062ba:	2b0f      	cmp	r3, #15
 80062bc:	dc1a      	bgt.n	80062f4 <_malloc_r+0x3ec>
 80062be:	4648      	mov	r0, r9
 80062c0:	f000 f842 	bl	8006348 <__malloc_unlock>
 80062c4:	e62d      	b.n	8005f22 <_malloc_r+0x1a>
 80062c6:	f8db 3004 	ldr.w	r3, [fp, #4]
 80062ca:	3e0c      	subs	r6, #12
 80062cc:	f026 0607 	bic.w	r6, r6, #7
 80062d0:	f003 0301 	and.w	r3, r3, #1
 80062d4:	4333      	orrs	r3, r6
 80062d6:	f8cb 3004 	str.w	r3, [fp, #4]
 80062da:	eb0b 0306 	add.w	r3, fp, r6
 80062de:	2205      	movs	r2, #5
 80062e0:	2e0f      	cmp	r6, #15
 80062e2:	605a      	str	r2, [r3, #4]
 80062e4:	609a      	str	r2, [r3, #8]
 80062e6:	d9a0      	bls.n	800622a <_malloc_r+0x322>
 80062e8:	f10b 0108 	add.w	r1, fp, #8
 80062ec:	4648      	mov	r0, r9
 80062ee:	f000 fc0f 	bl	8006b10 <_free_r>
 80062f2:	e79a      	b.n	800622a <_malloc_r+0x322>
 80062f4:	68ae      	ldr	r6, [r5, #8]
 80062f6:	f044 0201 	orr.w	r2, r4, #1
 80062fa:	4434      	add	r4, r6
 80062fc:	f043 0301 	orr.w	r3, r3, #1
 8006300:	6072      	str	r2, [r6, #4]
 8006302:	60ac      	str	r4, [r5, #8]
 8006304:	6063      	str	r3, [r4, #4]
 8006306:	e631      	b.n	8005f6c <_malloc_r+0x64>
 8006308:	200006c8 	.word	0x200006c8
 800630c:	20000500 	.word	0x20000500
 8006310:	00000080 	.word	0x00000080
 8006314:	20000698 	.word	0x20000698
 8006318:	0000007f 	.word	0x0000007f
 800631c:	200006c0 	.word	0x200006c0
 8006320:	200006c4 	.word	0x200006c4

08006324 <memcpy>:
 8006324:	b510      	push	{r4, lr}
 8006326:	1e43      	subs	r3, r0, #1
 8006328:	440a      	add	r2, r1
 800632a:	4291      	cmp	r1, r2
 800632c:	d100      	bne.n	8006330 <memcpy+0xc>
 800632e:	bd10      	pop	{r4, pc}
 8006330:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006334:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006338:	e7f7      	b.n	800632a <memcpy+0x6>
	...

0800633c <__malloc_lock>:
 800633c:	4801      	ldr	r0, [pc, #4]	; (8006344 <__malloc_lock+0x8>)
 800633e:	f000 bca3 	b.w	8006c88 <__retarget_lock_acquire_recursive>
 8006342:	bf00      	nop
 8006344:	200008a6 	.word	0x200008a6

08006348 <__malloc_unlock>:
 8006348:	4801      	ldr	r0, [pc, #4]	; (8006350 <__malloc_unlock+0x8>)
 800634a:	f000 bc9e 	b.w	8006c8a <__retarget_lock_release_recursive>
 800634e:	bf00      	nop
 8006350:	200008a6 	.word	0x200008a6

08006354 <_Balloc>:
 8006354:	b570      	push	{r4, r5, r6, lr}
 8006356:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006358:	4604      	mov	r4, r0
 800635a:	460e      	mov	r6, r1
 800635c:	b93d      	cbnz	r5, 800636e <_Balloc+0x1a>
 800635e:	2010      	movs	r0, #16
 8006360:	f7ff fdca 	bl	8005ef8 <malloc>
 8006364:	6260      	str	r0, [r4, #36]	; 0x24
 8006366:	6045      	str	r5, [r0, #4]
 8006368:	6085      	str	r5, [r0, #8]
 800636a:	6005      	str	r5, [r0, #0]
 800636c:	60c5      	str	r5, [r0, #12]
 800636e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006370:	68eb      	ldr	r3, [r5, #12]
 8006372:	b183      	cbz	r3, 8006396 <_Balloc+0x42>
 8006374:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800637c:	b9b8      	cbnz	r0, 80063ae <_Balloc+0x5a>
 800637e:	2101      	movs	r1, #1
 8006380:	fa01 f506 	lsl.w	r5, r1, r6
 8006384:	1d6a      	adds	r2, r5, #5
 8006386:	0092      	lsls	r2, r2, #2
 8006388:	4620      	mov	r0, r4
 800638a:	f000 fb3d 	bl	8006a08 <_calloc_r>
 800638e:	b160      	cbz	r0, 80063aa <_Balloc+0x56>
 8006390:	6046      	str	r6, [r0, #4]
 8006392:	6085      	str	r5, [r0, #8]
 8006394:	e00e      	b.n	80063b4 <_Balloc+0x60>
 8006396:	2221      	movs	r2, #33	; 0x21
 8006398:	2104      	movs	r1, #4
 800639a:	4620      	mov	r0, r4
 800639c:	f000 fb34 	bl	8006a08 <_calloc_r>
 80063a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80063a2:	60e8      	str	r0, [r5, #12]
 80063a4:	68db      	ldr	r3, [r3, #12]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d1e4      	bne.n	8006374 <_Balloc+0x20>
 80063aa:	2000      	movs	r0, #0
 80063ac:	bd70      	pop	{r4, r5, r6, pc}
 80063ae:	6802      	ldr	r2, [r0, #0]
 80063b0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80063b4:	2300      	movs	r3, #0
 80063b6:	6103      	str	r3, [r0, #16]
 80063b8:	60c3      	str	r3, [r0, #12]
 80063ba:	bd70      	pop	{r4, r5, r6, pc}

080063bc <_Bfree>:
 80063bc:	b570      	push	{r4, r5, r6, lr}
 80063be:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80063c0:	4606      	mov	r6, r0
 80063c2:	460d      	mov	r5, r1
 80063c4:	b93c      	cbnz	r4, 80063d6 <_Bfree+0x1a>
 80063c6:	2010      	movs	r0, #16
 80063c8:	f7ff fd96 	bl	8005ef8 <malloc>
 80063cc:	6270      	str	r0, [r6, #36]	; 0x24
 80063ce:	6044      	str	r4, [r0, #4]
 80063d0:	6084      	str	r4, [r0, #8]
 80063d2:	6004      	str	r4, [r0, #0]
 80063d4:	60c4      	str	r4, [r0, #12]
 80063d6:	b13d      	cbz	r5, 80063e8 <_Bfree+0x2c>
 80063d8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80063da:	686a      	ldr	r2, [r5, #4]
 80063dc:	68db      	ldr	r3, [r3, #12]
 80063de:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80063e2:	6029      	str	r1, [r5, #0]
 80063e4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80063e8:	bd70      	pop	{r4, r5, r6, pc}

080063ea <__multadd>:
 80063ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063ee:	690d      	ldr	r5, [r1, #16]
 80063f0:	461f      	mov	r7, r3
 80063f2:	4606      	mov	r6, r0
 80063f4:	460c      	mov	r4, r1
 80063f6:	f101 0e14 	add.w	lr, r1, #20
 80063fa:	2300      	movs	r3, #0
 80063fc:	f8de 0000 	ldr.w	r0, [lr]
 8006400:	b281      	uxth	r1, r0
 8006402:	fb02 7101 	mla	r1, r2, r1, r7
 8006406:	0c0f      	lsrs	r7, r1, #16
 8006408:	0c00      	lsrs	r0, r0, #16
 800640a:	fb02 7000 	mla	r0, r2, r0, r7
 800640e:	b289      	uxth	r1, r1
 8006410:	3301      	adds	r3, #1
 8006412:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006416:	429d      	cmp	r5, r3
 8006418:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800641c:	f84e 1b04 	str.w	r1, [lr], #4
 8006420:	dcec      	bgt.n	80063fc <__multadd+0x12>
 8006422:	b1d7      	cbz	r7, 800645a <__multadd+0x70>
 8006424:	68a3      	ldr	r3, [r4, #8]
 8006426:	429d      	cmp	r5, r3
 8006428:	db12      	blt.n	8006450 <__multadd+0x66>
 800642a:	6861      	ldr	r1, [r4, #4]
 800642c:	4630      	mov	r0, r6
 800642e:	3101      	adds	r1, #1
 8006430:	f7ff ff90 	bl	8006354 <_Balloc>
 8006434:	6922      	ldr	r2, [r4, #16]
 8006436:	3202      	adds	r2, #2
 8006438:	f104 010c 	add.w	r1, r4, #12
 800643c:	4680      	mov	r8, r0
 800643e:	0092      	lsls	r2, r2, #2
 8006440:	300c      	adds	r0, #12
 8006442:	f7ff ff6f 	bl	8006324 <memcpy>
 8006446:	4621      	mov	r1, r4
 8006448:	4630      	mov	r0, r6
 800644a:	f7ff ffb7 	bl	80063bc <_Bfree>
 800644e:	4644      	mov	r4, r8
 8006450:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006454:	3501      	adds	r5, #1
 8006456:	615f      	str	r7, [r3, #20]
 8006458:	6125      	str	r5, [r4, #16]
 800645a:	4620      	mov	r0, r4
 800645c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006460 <__hi0bits>:
 8006460:	0c02      	lsrs	r2, r0, #16
 8006462:	0412      	lsls	r2, r2, #16
 8006464:	4603      	mov	r3, r0
 8006466:	b9b2      	cbnz	r2, 8006496 <__hi0bits+0x36>
 8006468:	0403      	lsls	r3, r0, #16
 800646a:	2010      	movs	r0, #16
 800646c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006470:	bf04      	itt	eq
 8006472:	021b      	lsleq	r3, r3, #8
 8006474:	3008      	addeq	r0, #8
 8006476:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800647a:	bf04      	itt	eq
 800647c:	011b      	lsleq	r3, r3, #4
 800647e:	3004      	addeq	r0, #4
 8006480:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006484:	bf04      	itt	eq
 8006486:	009b      	lsleq	r3, r3, #2
 8006488:	3002      	addeq	r0, #2
 800648a:	2b00      	cmp	r3, #0
 800648c:	db06      	blt.n	800649c <__hi0bits+0x3c>
 800648e:	005b      	lsls	r3, r3, #1
 8006490:	d503      	bpl.n	800649a <__hi0bits+0x3a>
 8006492:	3001      	adds	r0, #1
 8006494:	4770      	bx	lr
 8006496:	2000      	movs	r0, #0
 8006498:	e7e8      	b.n	800646c <__hi0bits+0xc>
 800649a:	2020      	movs	r0, #32
 800649c:	4770      	bx	lr

0800649e <__lo0bits>:
 800649e:	6803      	ldr	r3, [r0, #0]
 80064a0:	f013 0207 	ands.w	r2, r3, #7
 80064a4:	4601      	mov	r1, r0
 80064a6:	d00b      	beq.n	80064c0 <__lo0bits+0x22>
 80064a8:	07da      	lsls	r2, r3, #31
 80064aa:	d423      	bmi.n	80064f4 <__lo0bits+0x56>
 80064ac:	0798      	lsls	r0, r3, #30
 80064ae:	bf49      	itett	mi
 80064b0:	085b      	lsrmi	r3, r3, #1
 80064b2:	089b      	lsrpl	r3, r3, #2
 80064b4:	2001      	movmi	r0, #1
 80064b6:	600b      	strmi	r3, [r1, #0]
 80064b8:	bf5c      	itt	pl
 80064ba:	600b      	strpl	r3, [r1, #0]
 80064bc:	2002      	movpl	r0, #2
 80064be:	4770      	bx	lr
 80064c0:	b298      	uxth	r0, r3
 80064c2:	b9a8      	cbnz	r0, 80064f0 <__lo0bits+0x52>
 80064c4:	0c1b      	lsrs	r3, r3, #16
 80064c6:	2010      	movs	r0, #16
 80064c8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80064cc:	bf04      	itt	eq
 80064ce:	0a1b      	lsreq	r3, r3, #8
 80064d0:	3008      	addeq	r0, #8
 80064d2:	071a      	lsls	r2, r3, #28
 80064d4:	bf04      	itt	eq
 80064d6:	091b      	lsreq	r3, r3, #4
 80064d8:	3004      	addeq	r0, #4
 80064da:	079a      	lsls	r2, r3, #30
 80064dc:	bf04      	itt	eq
 80064de:	089b      	lsreq	r3, r3, #2
 80064e0:	3002      	addeq	r0, #2
 80064e2:	07da      	lsls	r2, r3, #31
 80064e4:	d402      	bmi.n	80064ec <__lo0bits+0x4e>
 80064e6:	085b      	lsrs	r3, r3, #1
 80064e8:	d006      	beq.n	80064f8 <__lo0bits+0x5a>
 80064ea:	3001      	adds	r0, #1
 80064ec:	600b      	str	r3, [r1, #0]
 80064ee:	4770      	bx	lr
 80064f0:	4610      	mov	r0, r2
 80064f2:	e7e9      	b.n	80064c8 <__lo0bits+0x2a>
 80064f4:	2000      	movs	r0, #0
 80064f6:	4770      	bx	lr
 80064f8:	2020      	movs	r0, #32
 80064fa:	4770      	bx	lr

080064fc <__i2b>:
 80064fc:	b510      	push	{r4, lr}
 80064fe:	460c      	mov	r4, r1
 8006500:	2101      	movs	r1, #1
 8006502:	f7ff ff27 	bl	8006354 <_Balloc>
 8006506:	2201      	movs	r2, #1
 8006508:	6144      	str	r4, [r0, #20]
 800650a:	6102      	str	r2, [r0, #16]
 800650c:	bd10      	pop	{r4, pc}

0800650e <__multiply>:
 800650e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006512:	4614      	mov	r4, r2
 8006514:	690a      	ldr	r2, [r1, #16]
 8006516:	6923      	ldr	r3, [r4, #16]
 8006518:	429a      	cmp	r2, r3
 800651a:	bfb8      	it	lt
 800651c:	460b      	movlt	r3, r1
 800651e:	4689      	mov	r9, r1
 8006520:	bfbc      	itt	lt
 8006522:	46a1      	movlt	r9, r4
 8006524:	461c      	movlt	r4, r3
 8006526:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800652a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800652e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8006532:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006536:	eb07 060a 	add.w	r6, r7, sl
 800653a:	429e      	cmp	r6, r3
 800653c:	bfc8      	it	gt
 800653e:	3101      	addgt	r1, #1
 8006540:	f7ff ff08 	bl	8006354 <_Balloc>
 8006544:	f100 0514 	add.w	r5, r0, #20
 8006548:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800654c:	462b      	mov	r3, r5
 800654e:	2200      	movs	r2, #0
 8006550:	4543      	cmp	r3, r8
 8006552:	d316      	bcc.n	8006582 <__multiply+0x74>
 8006554:	f104 0214 	add.w	r2, r4, #20
 8006558:	f109 0114 	add.w	r1, r9, #20
 800655c:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8006560:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006564:	9301      	str	r3, [sp, #4]
 8006566:	9c01      	ldr	r4, [sp, #4]
 8006568:	4294      	cmp	r4, r2
 800656a:	4613      	mov	r3, r2
 800656c:	d80c      	bhi.n	8006588 <__multiply+0x7a>
 800656e:	2e00      	cmp	r6, #0
 8006570:	dd03      	ble.n	800657a <__multiply+0x6c>
 8006572:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006576:	2b00      	cmp	r3, #0
 8006578:	d054      	beq.n	8006624 <__multiply+0x116>
 800657a:	6106      	str	r6, [r0, #16]
 800657c:	b003      	add	sp, #12
 800657e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006582:	f843 2b04 	str.w	r2, [r3], #4
 8006586:	e7e3      	b.n	8006550 <__multiply+0x42>
 8006588:	f8b3 a000 	ldrh.w	sl, [r3]
 800658c:	3204      	adds	r2, #4
 800658e:	f1ba 0f00 	cmp.w	sl, #0
 8006592:	d020      	beq.n	80065d6 <__multiply+0xc8>
 8006594:	46ae      	mov	lr, r5
 8006596:	4689      	mov	r9, r1
 8006598:	f04f 0c00 	mov.w	ip, #0
 800659c:	f859 4b04 	ldr.w	r4, [r9], #4
 80065a0:	f8be b000 	ldrh.w	fp, [lr]
 80065a4:	b2a3      	uxth	r3, r4
 80065a6:	fb0a b303 	mla	r3, sl, r3, fp
 80065aa:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80065ae:	f8de 4000 	ldr.w	r4, [lr]
 80065b2:	4463      	add	r3, ip
 80065b4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80065b8:	fb0a c40b 	mla	r4, sl, fp, ip
 80065bc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80065c6:	454f      	cmp	r7, r9
 80065c8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80065cc:	f84e 3b04 	str.w	r3, [lr], #4
 80065d0:	d8e4      	bhi.n	800659c <__multiply+0x8e>
 80065d2:	f8ce c000 	str.w	ip, [lr]
 80065d6:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80065da:	f1b9 0f00 	cmp.w	r9, #0
 80065de:	d01f      	beq.n	8006620 <__multiply+0x112>
 80065e0:	682b      	ldr	r3, [r5, #0]
 80065e2:	46ae      	mov	lr, r5
 80065e4:	468c      	mov	ip, r1
 80065e6:	f04f 0a00 	mov.w	sl, #0
 80065ea:	f8bc 4000 	ldrh.w	r4, [ip]
 80065ee:	f8be b002 	ldrh.w	fp, [lr, #2]
 80065f2:	fb09 b404 	mla	r4, r9, r4, fp
 80065f6:	44a2      	add	sl, r4
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80065fe:	f84e 3b04 	str.w	r3, [lr], #4
 8006602:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006606:	f8be 4000 	ldrh.w	r4, [lr]
 800660a:	0c1b      	lsrs	r3, r3, #16
 800660c:	fb09 4303 	mla	r3, r9, r3, r4
 8006610:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8006614:	4567      	cmp	r7, ip
 8006616:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800661a:	d8e6      	bhi.n	80065ea <__multiply+0xdc>
 800661c:	f8ce 3000 	str.w	r3, [lr]
 8006620:	3504      	adds	r5, #4
 8006622:	e7a0      	b.n	8006566 <__multiply+0x58>
 8006624:	3e01      	subs	r6, #1
 8006626:	e7a2      	b.n	800656e <__multiply+0x60>

08006628 <__pow5mult>:
 8006628:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800662c:	4615      	mov	r5, r2
 800662e:	f012 0203 	ands.w	r2, r2, #3
 8006632:	4606      	mov	r6, r0
 8006634:	460f      	mov	r7, r1
 8006636:	d007      	beq.n	8006648 <__pow5mult+0x20>
 8006638:	3a01      	subs	r2, #1
 800663a:	4c21      	ldr	r4, [pc, #132]	; (80066c0 <__pow5mult+0x98>)
 800663c:	2300      	movs	r3, #0
 800663e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006642:	f7ff fed2 	bl	80063ea <__multadd>
 8006646:	4607      	mov	r7, r0
 8006648:	10ad      	asrs	r5, r5, #2
 800664a:	d035      	beq.n	80066b8 <__pow5mult+0x90>
 800664c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800664e:	b93c      	cbnz	r4, 8006660 <__pow5mult+0x38>
 8006650:	2010      	movs	r0, #16
 8006652:	f7ff fc51 	bl	8005ef8 <malloc>
 8006656:	6270      	str	r0, [r6, #36]	; 0x24
 8006658:	6044      	str	r4, [r0, #4]
 800665a:	6084      	str	r4, [r0, #8]
 800665c:	6004      	str	r4, [r0, #0]
 800665e:	60c4      	str	r4, [r0, #12]
 8006660:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006664:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006668:	b94c      	cbnz	r4, 800667e <__pow5mult+0x56>
 800666a:	f240 2171 	movw	r1, #625	; 0x271
 800666e:	4630      	mov	r0, r6
 8006670:	f7ff ff44 	bl	80064fc <__i2b>
 8006674:	2300      	movs	r3, #0
 8006676:	f8c8 0008 	str.w	r0, [r8, #8]
 800667a:	4604      	mov	r4, r0
 800667c:	6003      	str	r3, [r0, #0]
 800667e:	f04f 0800 	mov.w	r8, #0
 8006682:	07eb      	lsls	r3, r5, #31
 8006684:	d50a      	bpl.n	800669c <__pow5mult+0x74>
 8006686:	4639      	mov	r1, r7
 8006688:	4622      	mov	r2, r4
 800668a:	4630      	mov	r0, r6
 800668c:	f7ff ff3f 	bl	800650e <__multiply>
 8006690:	4639      	mov	r1, r7
 8006692:	4681      	mov	r9, r0
 8006694:	4630      	mov	r0, r6
 8006696:	f7ff fe91 	bl	80063bc <_Bfree>
 800669a:	464f      	mov	r7, r9
 800669c:	106d      	asrs	r5, r5, #1
 800669e:	d00b      	beq.n	80066b8 <__pow5mult+0x90>
 80066a0:	6820      	ldr	r0, [r4, #0]
 80066a2:	b938      	cbnz	r0, 80066b4 <__pow5mult+0x8c>
 80066a4:	4622      	mov	r2, r4
 80066a6:	4621      	mov	r1, r4
 80066a8:	4630      	mov	r0, r6
 80066aa:	f7ff ff30 	bl	800650e <__multiply>
 80066ae:	6020      	str	r0, [r4, #0]
 80066b0:	f8c0 8000 	str.w	r8, [r0]
 80066b4:	4604      	mov	r4, r0
 80066b6:	e7e4      	b.n	8006682 <__pow5mult+0x5a>
 80066b8:	4638      	mov	r0, r7
 80066ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066be:	bf00      	nop
 80066c0:	0800d2a8 	.word	0x0800d2a8

080066c4 <__lshift>:
 80066c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066c8:	460c      	mov	r4, r1
 80066ca:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80066ce:	6923      	ldr	r3, [r4, #16]
 80066d0:	6849      	ldr	r1, [r1, #4]
 80066d2:	eb0a 0903 	add.w	r9, sl, r3
 80066d6:	68a3      	ldr	r3, [r4, #8]
 80066d8:	4607      	mov	r7, r0
 80066da:	4616      	mov	r6, r2
 80066dc:	f109 0501 	add.w	r5, r9, #1
 80066e0:	42ab      	cmp	r3, r5
 80066e2:	db31      	blt.n	8006748 <__lshift+0x84>
 80066e4:	4638      	mov	r0, r7
 80066e6:	f7ff fe35 	bl	8006354 <_Balloc>
 80066ea:	2200      	movs	r2, #0
 80066ec:	4680      	mov	r8, r0
 80066ee:	f100 0314 	add.w	r3, r0, #20
 80066f2:	4611      	mov	r1, r2
 80066f4:	4552      	cmp	r2, sl
 80066f6:	db2a      	blt.n	800674e <__lshift+0x8a>
 80066f8:	6920      	ldr	r0, [r4, #16]
 80066fa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80066fe:	f104 0114 	add.w	r1, r4, #20
 8006702:	f016 021f 	ands.w	r2, r6, #31
 8006706:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800670a:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800670e:	d022      	beq.n	8006756 <__lshift+0x92>
 8006710:	f1c2 0c20 	rsb	ip, r2, #32
 8006714:	2000      	movs	r0, #0
 8006716:	680e      	ldr	r6, [r1, #0]
 8006718:	4096      	lsls	r6, r2
 800671a:	4330      	orrs	r0, r6
 800671c:	f843 0b04 	str.w	r0, [r3], #4
 8006720:	f851 0b04 	ldr.w	r0, [r1], #4
 8006724:	458e      	cmp	lr, r1
 8006726:	fa20 f00c 	lsr.w	r0, r0, ip
 800672a:	d8f4      	bhi.n	8006716 <__lshift+0x52>
 800672c:	6018      	str	r0, [r3, #0]
 800672e:	b108      	cbz	r0, 8006734 <__lshift+0x70>
 8006730:	f109 0502 	add.w	r5, r9, #2
 8006734:	3d01      	subs	r5, #1
 8006736:	4638      	mov	r0, r7
 8006738:	f8c8 5010 	str.w	r5, [r8, #16]
 800673c:	4621      	mov	r1, r4
 800673e:	f7ff fe3d 	bl	80063bc <_Bfree>
 8006742:	4640      	mov	r0, r8
 8006744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006748:	3101      	adds	r1, #1
 800674a:	005b      	lsls	r3, r3, #1
 800674c:	e7c8      	b.n	80066e0 <__lshift+0x1c>
 800674e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006752:	3201      	adds	r2, #1
 8006754:	e7ce      	b.n	80066f4 <__lshift+0x30>
 8006756:	3b04      	subs	r3, #4
 8006758:	f851 2b04 	ldr.w	r2, [r1], #4
 800675c:	f843 2f04 	str.w	r2, [r3, #4]!
 8006760:	458e      	cmp	lr, r1
 8006762:	d8f9      	bhi.n	8006758 <__lshift+0x94>
 8006764:	e7e6      	b.n	8006734 <__lshift+0x70>

08006766 <__mcmp>:
 8006766:	6903      	ldr	r3, [r0, #16]
 8006768:	690a      	ldr	r2, [r1, #16]
 800676a:	1a9b      	subs	r3, r3, r2
 800676c:	b530      	push	{r4, r5, lr}
 800676e:	d10c      	bne.n	800678a <__mcmp+0x24>
 8006770:	0092      	lsls	r2, r2, #2
 8006772:	3014      	adds	r0, #20
 8006774:	3114      	adds	r1, #20
 8006776:	1884      	adds	r4, r0, r2
 8006778:	4411      	add	r1, r2
 800677a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800677e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006782:	4295      	cmp	r5, r2
 8006784:	d003      	beq.n	800678e <__mcmp+0x28>
 8006786:	d305      	bcc.n	8006794 <__mcmp+0x2e>
 8006788:	2301      	movs	r3, #1
 800678a:	4618      	mov	r0, r3
 800678c:	bd30      	pop	{r4, r5, pc}
 800678e:	42a0      	cmp	r0, r4
 8006790:	d3f3      	bcc.n	800677a <__mcmp+0x14>
 8006792:	e7fa      	b.n	800678a <__mcmp+0x24>
 8006794:	f04f 33ff 	mov.w	r3, #4294967295
 8006798:	e7f7      	b.n	800678a <__mcmp+0x24>

0800679a <__mdiff>:
 800679a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800679e:	460d      	mov	r5, r1
 80067a0:	4607      	mov	r7, r0
 80067a2:	4611      	mov	r1, r2
 80067a4:	4628      	mov	r0, r5
 80067a6:	4614      	mov	r4, r2
 80067a8:	f7ff ffdd 	bl	8006766 <__mcmp>
 80067ac:	1e06      	subs	r6, r0, #0
 80067ae:	d108      	bne.n	80067c2 <__mdiff+0x28>
 80067b0:	4631      	mov	r1, r6
 80067b2:	4638      	mov	r0, r7
 80067b4:	f7ff fdce 	bl	8006354 <_Balloc>
 80067b8:	2301      	movs	r3, #1
 80067ba:	6103      	str	r3, [r0, #16]
 80067bc:	6146      	str	r6, [r0, #20]
 80067be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067c2:	bfa4      	itt	ge
 80067c4:	4623      	movge	r3, r4
 80067c6:	462c      	movge	r4, r5
 80067c8:	4638      	mov	r0, r7
 80067ca:	6861      	ldr	r1, [r4, #4]
 80067cc:	bfa6      	itte	ge
 80067ce:	461d      	movge	r5, r3
 80067d0:	2600      	movge	r6, #0
 80067d2:	2601      	movlt	r6, #1
 80067d4:	f7ff fdbe 	bl	8006354 <_Balloc>
 80067d8:	692b      	ldr	r3, [r5, #16]
 80067da:	60c6      	str	r6, [r0, #12]
 80067dc:	6926      	ldr	r6, [r4, #16]
 80067de:	f105 0914 	add.w	r9, r5, #20
 80067e2:	f104 0214 	add.w	r2, r4, #20
 80067e6:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80067ea:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80067ee:	f100 0514 	add.w	r5, r0, #20
 80067f2:	f04f 0c00 	mov.w	ip, #0
 80067f6:	f852 ab04 	ldr.w	sl, [r2], #4
 80067fa:	f859 4b04 	ldr.w	r4, [r9], #4
 80067fe:	fa1c f18a 	uxtah	r1, ip, sl
 8006802:	b2a3      	uxth	r3, r4
 8006804:	1ac9      	subs	r1, r1, r3
 8006806:	0c23      	lsrs	r3, r4, #16
 8006808:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800680c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006810:	b289      	uxth	r1, r1
 8006812:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006816:	45c8      	cmp	r8, r9
 8006818:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800681c:	4696      	mov	lr, r2
 800681e:	f845 3b04 	str.w	r3, [r5], #4
 8006822:	d8e8      	bhi.n	80067f6 <__mdiff+0x5c>
 8006824:	45be      	cmp	lr, r7
 8006826:	d305      	bcc.n	8006834 <__mdiff+0x9a>
 8006828:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800682c:	b18b      	cbz	r3, 8006852 <__mdiff+0xb8>
 800682e:	6106      	str	r6, [r0, #16]
 8006830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006834:	f85e 1b04 	ldr.w	r1, [lr], #4
 8006838:	fa1c f381 	uxtah	r3, ip, r1
 800683c:	141a      	asrs	r2, r3, #16
 800683e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006842:	b29b      	uxth	r3, r3
 8006844:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006848:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800684c:	f845 3b04 	str.w	r3, [r5], #4
 8006850:	e7e8      	b.n	8006824 <__mdiff+0x8a>
 8006852:	3e01      	subs	r6, #1
 8006854:	e7e8      	b.n	8006828 <__mdiff+0x8e>

08006856 <__d2b>:
 8006856:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800685a:	460e      	mov	r6, r1
 800685c:	2101      	movs	r1, #1
 800685e:	ec59 8b10 	vmov	r8, r9, d0
 8006862:	4615      	mov	r5, r2
 8006864:	f7ff fd76 	bl	8006354 <_Balloc>
 8006868:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800686c:	4607      	mov	r7, r0
 800686e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006872:	bb34      	cbnz	r4, 80068c2 <__d2b+0x6c>
 8006874:	9301      	str	r3, [sp, #4]
 8006876:	f1b8 0f00 	cmp.w	r8, #0
 800687a:	d027      	beq.n	80068cc <__d2b+0x76>
 800687c:	a802      	add	r0, sp, #8
 800687e:	f840 8d08 	str.w	r8, [r0, #-8]!
 8006882:	f7ff fe0c 	bl	800649e <__lo0bits>
 8006886:	9900      	ldr	r1, [sp, #0]
 8006888:	b1f0      	cbz	r0, 80068c8 <__d2b+0x72>
 800688a:	9a01      	ldr	r2, [sp, #4]
 800688c:	f1c0 0320 	rsb	r3, r0, #32
 8006890:	fa02 f303 	lsl.w	r3, r2, r3
 8006894:	430b      	orrs	r3, r1
 8006896:	40c2      	lsrs	r2, r0
 8006898:	617b      	str	r3, [r7, #20]
 800689a:	9201      	str	r2, [sp, #4]
 800689c:	9b01      	ldr	r3, [sp, #4]
 800689e:	61bb      	str	r3, [r7, #24]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	bf14      	ite	ne
 80068a4:	2102      	movne	r1, #2
 80068a6:	2101      	moveq	r1, #1
 80068a8:	6139      	str	r1, [r7, #16]
 80068aa:	b1c4      	cbz	r4, 80068de <__d2b+0x88>
 80068ac:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80068b0:	4404      	add	r4, r0
 80068b2:	6034      	str	r4, [r6, #0]
 80068b4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80068b8:	6028      	str	r0, [r5, #0]
 80068ba:	4638      	mov	r0, r7
 80068bc:	b003      	add	sp, #12
 80068be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80068c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80068c6:	e7d5      	b.n	8006874 <__d2b+0x1e>
 80068c8:	6179      	str	r1, [r7, #20]
 80068ca:	e7e7      	b.n	800689c <__d2b+0x46>
 80068cc:	a801      	add	r0, sp, #4
 80068ce:	f7ff fde6 	bl	800649e <__lo0bits>
 80068d2:	9b01      	ldr	r3, [sp, #4]
 80068d4:	617b      	str	r3, [r7, #20]
 80068d6:	2101      	movs	r1, #1
 80068d8:	6139      	str	r1, [r7, #16]
 80068da:	3020      	adds	r0, #32
 80068dc:	e7e5      	b.n	80068aa <__d2b+0x54>
 80068de:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80068e2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80068e6:	6030      	str	r0, [r6, #0]
 80068e8:	6918      	ldr	r0, [r3, #16]
 80068ea:	f7ff fdb9 	bl	8006460 <__hi0bits>
 80068ee:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80068f2:	e7e1      	b.n	80068b8 <__d2b+0x62>

080068f4 <_sbrk_r>:
 80068f4:	b538      	push	{r3, r4, r5, lr}
 80068f6:	4c06      	ldr	r4, [pc, #24]	; (8006910 <_sbrk_r+0x1c>)
 80068f8:	2300      	movs	r3, #0
 80068fa:	4605      	mov	r5, r0
 80068fc:	4608      	mov	r0, r1
 80068fe:	6023      	str	r3, [r4, #0]
 8006900:	f001 fbd6 	bl	80080b0 <_sbrk>
 8006904:	1c43      	adds	r3, r0, #1
 8006906:	d102      	bne.n	800690e <_sbrk_r+0x1a>
 8006908:	6823      	ldr	r3, [r4, #0]
 800690a:	b103      	cbz	r3, 800690e <_sbrk_r+0x1a>
 800690c:	602b      	str	r3, [r5, #0]
 800690e:	bd38      	pop	{r3, r4, r5, pc}
 8006910:	200008ac 	.word	0x200008ac

08006914 <__ssprint_r>:
 8006914:	6893      	ldr	r3, [r2, #8]
 8006916:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800691a:	4681      	mov	r9, r0
 800691c:	460c      	mov	r4, r1
 800691e:	4617      	mov	r7, r2
 8006920:	2b00      	cmp	r3, #0
 8006922:	d060      	beq.n	80069e6 <__ssprint_r+0xd2>
 8006924:	f04f 0b00 	mov.w	fp, #0
 8006928:	f8d2 a000 	ldr.w	sl, [r2]
 800692c:	465e      	mov	r6, fp
 800692e:	b356      	cbz	r6, 8006986 <__ssprint_r+0x72>
 8006930:	68a3      	ldr	r3, [r4, #8]
 8006932:	429e      	cmp	r6, r3
 8006934:	d344      	bcc.n	80069c0 <__ssprint_r+0xac>
 8006936:	89a2      	ldrh	r2, [r4, #12]
 8006938:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800693c:	d03e      	beq.n	80069bc <__ssprint_r+0xa8>
 800693e:	6825      	ldr	r5, [r4, #0]
 8006940:	6921      	ldr	r1, [r4, #16]
 8006942:	eba5 0801 	sub.w	r8, r5, r1
 8006946:	6965      	ldr	r5, [r4, #20]
 8006948:	2302      	movs	r3, #2
 800694a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800694e:	fb95 f5f3 	sdiv	r5, r5, r3
 8006952:	f108 0301 	add.w	r3, r8, #1
 8006956:	4433      	add	r3, r6
 8006958:	429d      	cmp	r5, r3
 800695a:	bf38      	it	cc
 800695c:	461d      	movcc	r5, r3
 800695e:	0553      	lsls	r3, r2, #21
 8006960:	d546      	bpl.n	80069f0 <__ssprint_r+0xdc>
 8006962:	4629      	mov	r1, r5
 8006964:	4648      	mov	r0, r9
 8006966:	f7ff facf 	bl	8005f08 <_malloc_r>
 800696a:	b998      	cbnz	r0, 8006994 <__ssprint_r+0x80>
 800696c:	230c      	movs	r3, #12
 800696e:	f8c9 3000 	str.w	r3, [r9]
 8006972:	89a3      	ldrh	r3, [r4, #12]
 8006974:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006978:	81a3      	strh	r3, [r4, #12]
 800697a:	2300      	movs	r3, #0
 800697c:	60bb      	str	r3, [r7, #8]
 800697e:	607b      	str	r3, [r7, #4]
 8006980:	f04f 30ff 	mov.w	r0, #4294967295
 8006984:	e031      	b.n	80069ea <__ssprint_r+0xd6>
 8006986:	f8da b000 	ldr.w	fp, [sl]
 800698a:	f8da 6004 	ldr.w	r6, [sl, #4]
 800698e:	f10a 0a08 	add.w	sl, sl, #8
 8006992:	e7cc      	b.n	800692e <__ssprint_r+0x1a>
 8006994:	4642      	mov	r2, r8
 8006996:	6921      	ldr	r1, [r4, #16]
 8006998:	9001      	str	r0, [sp, #4]
 800699a:	f7ff fcc3 	bl	8006324 <memcpy>
 800699e:	89a2      	ldrh	r2, [r4, #12]
 80069a0:	9b01      	ldr	r3, [sp, #4]
 80069a2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80069a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80069aa:	81a2      	strh	r2, [r4, #12]
 80069ac:	6123      	str	r3, [r4, #16]
 80069ae:	6165      	str	r5, [r4, #20]
 80069b0:	4443      	add	r3, r8
 80069b2:	eba5 0508 	sub.w	r5, r5, r8
 80069b6:	6023      	str	r3, [r4, #0]
 80069b8:	60a5      	str	r5, [r4, #8]
 80069ba:	4633      	mov	r3, r6
 80069bc:	429e      	cmp	r6, r3
 80069be:	d200      	bcs.n	80069c2 <__ssprint_r+0xae>
 80069c0:	4633      	mov	r3, r6
 80069c2:	461a      	mov	r2, r3
 80069c4:	4659      	mov	r1, fp
 80069c6:	6820      	ldr	r0, [r4, #0]
 80069c8:	9301      	str	r3, [sp, #4]
 80069ca:	f000 f971 	bl	8006cb0 <memmove>
 80069ce:	68a2      	ldr	r2, [r4, #8]
 80069d0:	9b01      	ldr	r3, [sp, #4]
 80069d2:	1ad2      	subs	r2, r2, r3
 80069d4:	60a2      	str	r2, [r4, #8]
 80069d6:	6822      	ldr	r2, [r4, #0]
 80069d8:	4413      	add	r3, r2
 80069da:	6023      	str	r3, [r4, #0]
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	1b9e      	subs	r6, r3, r6
 80069e0:	60be      	str	r6, [r7, #8]
 80069e2:	2e00      	cmp	r6, #0
 80069e4:	d1cf      	bne.n	8006986 <__ssprint_r+0x72>
 80069e6:	2000      	movs	r0, #0
 80069e8:	6078      	str	r0, [r7, #4]
 80069ea:	b003      	add	sp, #12
 80069ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069f0:	462a      	mov	r2, r5
 80069f2:	4648      	mov	r0, r9
 80069f4:	f000 f976 	bl	8006ce4 <_realloc_r>
 80069f8:	4603      	mov	r3, r0
 80069fa:	2800      	cmp	r0, #0
 80069fc:	d1d6      	bne.n	80069ac <__ssprint_r+0x98>
 80069fe:	6921      	ldr	r1, [r4, #16]
 8006a00:	4648      	mov	r0, r9
 8006a02:	f000 f885 	bl	8006b10 <_free_r>
 8006a06:	e7b1      	b.n	800696c <__ssprint_r+0x58>

08006a08 <_calloc_r>:
 8006a08:	b510      	push	{r4, lr}
 8006a0a:	4351      	muls	r1, r2
 8006a0c:	f7ff fa7c 	bl	8005f08 <_malloc_r>
 8006a10:	4604      	mov	r4, r0
 8006a12:	b198      	cbz	r0, 8006a3c <_calloc_r+0x34>
 8006a14:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8006a18:	f022 0203 	bic.w	r2, r2, #3
 8006a1c:	3a04      	subs	r2, #4
 8006a1e:	2a24      	cmp	r2, #36	; 0x24
 8006a20:	d81b      	bhi.n	8006a5a <_calloc_r+0x52>
 8006a22:	2a13      	cmp	r2, #19
 8006a24:	d917      	bls.n	8006a56 <_calloc_r+0x4e>
 8006a26:	2100      	movs	r1, #0
 8006a28:	2a1b      	cmp	r2, #27
 8006a2a:	6001      	str	r1, [r0, #0]
 8006a2c:	6041      	str	r1, [r0, #4]
 8006a2e:	d807      	bhi.n	8006a40 <_calloc_r+0x38>
 8006a30:	f100 0308 	add.w	r3, r0, #8
 8006a34:	2200      	movs	r2, #0
 8006a36:	601a      	str	r2, [r3, #0]
 8006a38:	605a      	str	r2, [r3, #4]
 8006a3a:	609a      	str	r2, [r3, #8]
 8006a3c:	4620      	mov	r0, r4
 8006a3e:	bd10      	pop	{r4, pc}
 8006a40:	2a24      	cmp	r2, #36	; 0x24
 8006a42:	6081      	str	r1, [r0, #8]
 8006a44:	60c1      	str	r1, [r0, #12]
 8006a46:	bf11      	iteee	ne
 8006a48:	f100 0310 	addne.w	r3, r0, #16
 8006a4c:	6101      	streq	r1, [r0, #16]
 8006a4e:	f100 0318 	addeq.w	r3, r0, #24
 8006a52:	6141      	streq	r1, [r0, #20]
 8006a54:	e7ee      	b.n	8006a34 <_calloc_r+0x2c>
 8006a56:	4603      	mov	r3, r0
 8006a58:	e7ec      	b.n	8006a34 <_calloc_r+0x2c>
 8006a5a:	2100      	movs	r1, #0
 8006a5c:	f7fd fbe4 	bl	8004228 <memset>
 8006a60:	e7ec      	b.n	8006a3c <_calloc_r+0x34>
	...

08006a64 <_malloc_trim_r>:
 8006a64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a68:	4f25      	ldr	r7, [pc, #148]	; (8006b00 <_malloc_trim_r+0x9c>)
 8006a6a:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8006b0c <_malloc_trim_r+0xa8>
 8006a6e:	4689      	mov	r9, r1
 8006a70:	4606      	mov	r6, r0
 8006a72:	f7ff fc63 	bl	800633c <__malloc_lock>
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	685d      	ldr	r5, [r3, #4]
 8006a7a:	f1a8 0411 	sub.w	r4, r8, #17
 8006a7e:	f025 0503 	bic.w	r5, r5, #3
 8006a82:	eba4 0409 	sub.w	r4, r4, r9
 8006a86:	442c      	add	r4, r5
 8006a88:	fbb4 f4f8 	udiv	r4, r4, r8
 8006a8c:	3c01      	subs	r4, #1
 8006a8e:	fb08 f404 	mul.w	r4, r8, r4
 8006a92:	4544      	cmp	r4, r8
 8006a94:	da05      	bge.n	8006aa2 <_malloc_trim_r+0x3e>
 8006a96:	4630      	mov	r0, r6
 8006a98:	f7ff fc56 	bl	8006348 <__malloc_unlock>
 8006a9c:	2000      	movs	r0, #0
 8006a9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006aa2:	2100      	movs	r1, #0
 8006aa4:	4630      	mov	r0, r6
 8006aa6:	f7ff ff25 	bl	80068f4 <_sbrk_r>
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	442b      	add	r3, r5
 8006aae:	4298      	cmp	r0, r3
 8006ab0:	d1f1      	bne.n	8006a96 <_malloc_trim_r+0x32>
 8006ab2:	4261      	negs	r1, r4
 8006ab4:	4630      	mov	r0, r6
 8006ab6:	f7ff ff1d 	bl	80068f4 <_sbrk_r>
 8006aba:	3001      	adds	r0, #1
 8006abc:	d110      	bne.n	8006ae0 <_malloc_trim_r+0x7c>
 8006abe:	2100      	movs	r1, #0
 8006ac0:	4630      	mov	r0, r6
 8006ac2:	f7ff ff17 	bl	80068f4 <_sbrk_r>
 8006ac6:	68ba      	ldr	r2, [r7, #8]
 8006ac8:	1a83      	subs	r3, r0, r2
 8006aca:	2b0f      	cmp	r3, #15
 8006acc:	dde3      	ble.n	8006a96 <_malloc_trim_r+0x32>
 8006ace:	490d      	ldr	r1, [pc, #52]	; (8006b04 <_malloc_trim_r+0xa0>)
 8006ad0:	6809      	ldr	r1, [r1, #0]
 8006ad2:	1a40      	subs	r0, r0, r1
 8006ad4:	490c      	ldr	r1, [pc, #48]	; (8006b08 <_malloc_trim_r+0xa4>)
 8006ad6:	f043 0301 	orr.w	r3, r3, #1
 8006ada:	6008      	str	r0, [r1, #0]
 8006adc:	6053      	str	r3, [r2, #4]
 8006ade:	e7da      	b.n	8006a96 <_malloc_trim_r+0x32>
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	4a09      	ldr	r2, [pc, #36]	; (8006b08 <_malloc_trim_r+0xa4>)
 8006ae4:	1b2d      	subs	r5, r5, r4
 8006ae6:	f045 0501 	orr.w	r5, r5, #1
 8006aea:	605d      	str	r5, [r3, #4]
 8006aec:	6813      	ldr	r3, [r2, #0]
 8006aee:	4630      	mov	r0, r6
 8006af0:	1b1c      	subs	r4, r3, r4
 8006af2:	6014      	str	r4, [r2, #0]
 8006af4:	f7ff fc28 	bl	8006348 <__malloc_unlock>
 8006af8:	2001      	movs	r0, #1
 8006afa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006afe:	bf00      	nop
 8006b00:	200000f8 	.word	0x200000f8
 8006b04:	20000500 	.word	0x20000500
 8006b08:	20000698 	.word	0x20000698
 8006b0c:	00000080 	.word	0x00000080

08006b10 <_free_r>:
 8006b10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b14:	4604      	mov	r4, r0
 8006b16:	4688      	mov	r8, r1
 8006b18:	2900      	cmp	r1, #0
 8006b1a:	f000 80ab 	beq.w	8006c74 <_free_r+0x164>
 8006b1e:	f7ff fc0d 	bl	800633c <__malloc_lock>
 8006b22:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8006b26:	4d54      	ldr	r5, [pc, #336]	; (8006c78 <_free_r+0x168>)
 8006b28:	f022 0001 	bic.w	r0, r2, #1
 8006b2c:	f1a8 0308 	sub.w	r3, r8, #8
 8006b30:	181f      	adds	r7, r3, r0
 8006b32:	68a9      	ldr	r1, [r5, #8]
 8006b34:	687e      	ldr	r6, [r7, #4]
 8006b36:	428f      	cmp	r7, r1
 8006b38:	f026 0603 	bic.w	r6, r6, #3
 8006b3c:	f002 0201 	and.w	r2, r2, #1
 8006b40:	d11b      	bne.n	8006b7a <_free_r+0x6a>
 8006b42:	4430      	add	r0, r6
 8006b44:	b93a      	cbnz	r2, 8006b56 <_free_r+0x46>
 8006b46:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8006b4a:	1a9b      	subs	r3, r3, r2
 8006b4c:	4410      	add	r0, r2
 8006b4e:	6899      	ldr	r1, [r3, #8]
 8006b50:	68da      	ldr	r2, [r3, #12]
 8006b52:	60ca      	str	r2, [r1, #12]
 8006b54:	6091      	str	r1, [r2, #8]
 8006b56:	f040 0201 	orr.w	r2, r0, #1
 8006b5a:	605a      	str	r2, [r3, #4]
 8006b5c:	60ab      	str	r3, [r5, #8]
 8006b5e:	4b47      	ldr	r3, [pc, #284]	; (8006c7c <_free_r+0x16c>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4298      	cmp	r0, r3
 8006b64:	d304      	bcc.n	8006b70 <_free_r+0x60>
 8006b66:	4b46      	ldr	r3, [pc, #280]	; (8006c80 <_free_r+0x170>)
 8006b68:	4620      	mov	r0, r4
 8006b6a:	6819      	ldr	r1, [r3, #0]
 8006b6c:	f7ff ff7a 	bl	8006a64 <_malloc_trim_r>
 8006b70:	4620      	mov	r0, r4
 8006b72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b76:	f7ff bbe7 	b.w	8006348 <__malloc_unlock>
 8006b7a:	607e      	str	r6, [r7, #4]
 8006b7c:	2a00      	cmp	r2, #0
 8006b7e:	d139      	bne.n	8006bf4 <_free_r+0xe4>
 8006b80:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8006b84:	1a5b      	subs	r3, r3, r1
 8006b86:	4408      	add	r0, r1
 8006b88:	6899      	ldr	r1, [r3, #8]
 8006b8a:	f105 0e08 	add.w	lr, r5, #8
 8006b8e:	4571      	cmp	r1, lr
 8006b90:	d032      	beq.n	8006bf8 <_free_r+0xe8>
 8006b92:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8006b96:	f8c1 e00c 	str.w	lr, [r1, #12]
 8006b9a:	f8ce 1008 	str.w	r1, [lr, #8]
 8006b9e:	19b9      	adds	r1, r7, r6
 8006ba0:	6849      	ldr	r1, [r1, #4]
 8006ba2:	07c9      	lsls	r1, r1, #31
 8006ba4:	d40a      	bmi.n	8006bbc <_free_r+0xac>
 8006ba6:	4430      	add	r0, r6
 8006ba8:	68b9      	ldr	r1, [r7, #8]
 8006baa:	bb3a      	cbnz	r2, 8006bfc <_free_r+0xec>
 8006bac:	4e35      	ldr	r6, [pc, #212]	; (8006c84 <_free_r+0x174>)
 8006bae:	42b1      	cmp	r1, r6
 8006bb0:	d124      	bne.n	8006bfc <_free_r+0xec>
 8006bb2:	616b      	str	r3, [r5, #20]
 8006bb4:	612b      	str	r3, [r5, #16]
 8006bb6:	2201      	movs	r2, #1
 8006bb8:	60d9      	str	r1, [r3, #12]
 8006bba:	6099      	str	r1, [r3, #8]
 8006bbc:	f040 0101 	orr.w	r1, r0, #1
 8006bc0:	6059      	str	r1, [r3, #4]
 8006bc2:	5018      	str	r0, [r3, r0]
 8006bc4:	2a00      	cmp	r2, #0
 8006bc6:	d1d3      	bne.n	8006b70 <_free_r+0x60>
 8006bc8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006bcc:	d21a      	bcs.n	8006c04 <_free_r+0xf4>
 8006bce:	08c0      	lsrs	r0, r0, #3
 8006bd0:	1081      	asrs	r1, r0, #2
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	408a      	lsls	r2, r1
 8006bd6:	6869      	ldr	r1, [r5, #4]
 8006bd8:	3001      	adds	r0, #1
 8006bda:	430a      	orrs	r2, r1
 8006bdc:	606a      	str	r2, [r5, #4]
 8006bde:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8006be2:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8006be6:	6099      	str	r1, [r3, #8]
 8006be8:	3a08      	subs	r2, #8
 8006bea:	60da      	str	r2, [r3, #12]
 8006bec:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8006bf0:	60cb      	str	r3, [r1, #12]
 8006bf2:	e7bd      	b.n	8006b70 <_free_r+0x60>
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	e7d2      	b.n	8006b9e <_free_r+0x8e>
 8006bf8:	2201      	movs	r2, #1
 8006bfa:	e7d0      	b.n	8006b9e <_free_r+0x8e>
 8006bfc:	68fe      	ldr	r6, [r7, #12]
 8006bfe:	60ce      	str	r6, [r1, #12]
 8006c00:	60b1      	str	r1, [r6, #8]
 8006c02:	e7db      	b.n	8006bbc <_free_r+0xac>
 8006c04:	0a42      	lsrs	r2, r0, #9
 8006c06:	2a04      	cmp	r2, #4
 8006c08:	d813      	bhi.n	8006c32 <_free_r+0x122>
 8006c0a:	0982      	lsrs	r2, r0, #6
 8006c0c:	3238      	adds	r2, #56	; 0x38
 8006c0e:	1c51      	adds	r1, r2, #1
 8006c10:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8006c14:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8006c18:	428e      	cmp	r6, r1
 8006c1a:	d124      	bne.n	8006c66 <_free_r+0x156>
 8006c1c:	2001      	movs	r0, #1
 8006c1e:	1092      	asrs	r2, r2, #2
 8006c20:	fa00 f202 	lsl.w	r2, r0, r2
 8006c24:	6868      	ldr	r0, [r5, #4]
 8006c26:	4302      	orrs	r2, r0
 8006c28:	606a      	str	r2, [r5, #4]
 8006c2a:	60de      	str	r6, [r3, #12]
 8006c2c:	6099      	str	r1, [r3, #8]
 8006c2e:	60b3      	str	r3, [r6, #8]
 8006c30:	e7de      	b.n	8006bf0 <_free_r+0xe0>
 8006c32:	2a14      	cmp	r2, #20
 8006c34:	d801      	bhi.n	8006c3a <_free_r+0x12a>
 8006c36:	325b      	adds	r2, #91	; 0x5b
 8006c38:	e7e9      	b.n	8006c0e <_free_r+0xfe>
 8006c3a:	2a54      	cmp	r2, #84	; 0x54
 8006c3c:	d802      	bhi.n	8006c44 <_free_r+0x134>
 8006c3e:	0b02      	lsrs	r2, r0, #12
 8006c40:	326e      	adds	r2, #110	; 0x6e
 8006c42:	e7e4      	b.n	8006c0e <_free_r+0xfe>
 8006c44:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006c48:	d802      	bhi.n	8006c50 <_free_r+0x140>
 8006c4a:	0bc2      	lsrs	r2, r0, #15
 8006c4c:	3277      	adds	r2, #119	; 0x77
 8006c4e:	e7de      	b.n	8006c0e <_free_r+0xfe>
 8006c50:	f240 5154 	movw	r1, #1364	; 0x554
 8006c54:	428a      	cmp	r2, r1
 8006c56:	bf9a      	itte	ls
 8006c58:	0c82      	lsrls	r2, r0, #18
 8006c5a:	327c      	addls	r2, #124	; 0x7c
 8006c5c:	227e      	movhi	r2, #126	; 0x7e
 8006c5e:	e7d6      	b.n	8006c0e <_free_r+0xfe>
 8006c60:	6889      	ldr	r1, [r1, #8]
 8006c62:	428e      	cmp	r6, r1
 8006c64:	d004      	beq.n	8006c70 <_free_r+0x160>
 8006c66:	684a      	ldr	r2, [r1, #4]
 8006c68:	f022 0203 	bic.w	r2, r2, #3
 8006c6c:	4290      	cmp	r0, r2
 8006c6e:	d3f7      	bcc.n	8006c60 <_free_r+0x150>
 8006c70:	68ce      	ldr	r6, [r1, #12]
 8006c72:	e7da      	b.n	8006c2a <_free_r+0x11a>
 8006c74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c78:	200000f8 	.word	0x200000f8
 8006c7c:	20000504 	.word	0x20000504
 8006c80:	200006c8 	.word	0x200006c8
 8006c84:	20000100 	.word	0x20000100

08006c88 <__retarget_lock_acquire_recursive>:
 8006c88:	4770      	bx	lr

08006c8a <__retarget_lock_release_recursive>:
 8006c8a:	4770      	bx	lr

08006c8c <__ascii_mbtowc>:
 8006c8c:	b082      	sub	sp, #8
 8006c8e:	b901      	cbnz	r1, 8006c92 <__ascii_mbtowc+0x6>
 8006c90:	a901      	add	r1, sp, #4
 8006c92:	b142      	cbz	r2, 8006ca6 <__ascii_mbtowc+0x1a>
 8006c94:	b14b      	cbz	r3, 8006caa <__ascii_mbtowc+0x1e>
 8006c96:	7813      	ldrb	r3, [r2, #0]
 8006c98:	600b      	str	r3, [r1, #0]
 8006c9a:	7812      	ldrb	r2, [r2, #0]
 8006c9c:	1c10      	adds	r0, r2, #0
 8006c9e:	bf18      	it	ne
 8006ca0:	2001      	movne	r0, #1
 8006ca2:	b002      	add	sp, #8
 8006ca4:	4770      	bx	lr
 8006ca6:	4610      	mov	r0, r2
 8006ca8:	e7fb      	b.n	8006ca2 <__ascii_mbtowc+0x16>
 8006caa:	f06f 0001 	mvn.w	r0, #1
 8006cae:	e7f8      	b.n	8006ca2 <__ascii_mbtowc+0x16>

08006cb0 <memmove>:
 8006cb0:	4288      	cmp	r0, r1
 8006cb2:	b510      	push	{r4, lr}
 8006cb4:	eb01 0302 	add.w	r3, r1, r2
 8006cb8:	d803      	bhi.n	8006cc2 <memmove+0x12>
 8006cba:	1e42      	subs	r2, r0, #1
 8006cbc:	4299      	cmp	r1, r3
 8006cbe:	d10c      	bne.n	8006cda <memmove+0x2a>
 8006cc0:	bd10      	pop	{r4, pc}
 8006cc2:	4298      	cmp	r0, r3
 8006cc4:	d2f9      	bcs.n	8006cba <memmove+0xa>
 8006cc6:	1881      	adds	r1, r0, r2
 8006cc8:	1ad2      	subs	r2, r2, r3
 8006cca:	42d3      	cmn	r3, r2
 8006ccc:	d100      	bne.n	8006cd0 <memmove+0x20>
 8006cce:	bd10      	pop	{r4, pc}
 8006cd0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006cd4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006cd8:	e7f7      	b.n	8006cca <memmove+0x1a>
 8006cda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cde:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006ce2:	e7eb      	b.n	8006cbc <memmove+0xc>

08006ce4 <_realloc_r>:
 8006ce4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ce8:	4682      	mov	sl, r0
 8006cea:	460c      	mov	r4, r1
 8006cec:	b929      	cbnz	r1, 8006cfa <_realloc_r+0x16>
 8006cee:	4611      	mov	r1, r2
 8006cf0:	b003      	add	sp, #12
 8006cf2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cf6:	f7ff b907 	b.w	8005f08 <_malloc_r>
 8006cfa:	9201      	str	r2, [sp, #4]
 8006cfc:	f7ff fb1e 	bl	800633c <__malloc_lock>
 8006d00:	9a01      	ldr	r2, [sp, #4]
 8006d02:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8006d06:	f102 080b 	add.w	r8, r2, #11
 8006d0a:	f1b8 0f16 	cmp.w	r8, #22
 8006d0e:	f1a4 0908 	sub.w	r9, r4, #8
 8006d12:	f025 0603 	bic.w	r6, r5, #3
 8006d16:	d90a      	bls.n	8006d2e <_realloc_r+0x4a>
 8006d18:	f038 0807 	bics.w	r8, r8, #7
 8006d1c:	d509      	bpl.n	8006d32 <_realloc_r+0x4e>
 8006d1e:	230c      	movs	r3, #12
 8006d20:	f8ca 3000 	str.w	r3, [sl]
 8006d24:	2700      	movs	r7, #0
 8006d26:	4638      	mov	r0, r7
 8006d28:	b003      	add	sp, #12
 8006d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d2e:	f04f 0810 	mov.w	r8, #16
 8006d32:	4590      	cmp	r8, r2
 8006d34:	d3f3      	bcc.n	8006d1e <_realloc_r+0x3a>
 8006d36:	45b0      	cmp	r8, r6
 8006d38:	f340 8145 	ble.w	8006fc6 <_realloc_r+0x2e2>
 8006d3c:	4ba8      	ldr	r3, [pc, #672]	; (8006fe0 <_realloc_r+0x2fc>)
 8006d3e:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8006d42:	eb09 0106 	add.w	r1, r9, r6
 8006d46:	4571      	cmp	r1, lr
 8006d48:	469b      	mov	fp, r3
 8006d4a:	684b      	ldr	r3, [r1, #4]
 8006d4c:	d005      	beq.n	8006d5a <_realloc_r+0x76>
 8006d4e:	f023 0001 	bic.w	r0, r3, #1
 8006d52:	4408      	add	r0, r1
 8006d54:	6840      	ldr	r0, [r0, #4]
 8006d56:	07c7      	lsls	r7, r0, #31
 8006d58:	d447      	bmi.n	8006dea <_realloc_r+0x106>
 8006d5a:	f023 0303 	bic.w	r3, r3, #3
 8006d5e:	4571      	cmp	r1, lr
 8006d60:	eb06 0703 	add.w	r7, r6, r3
 8006d64:	d119      	bne.n	8006d9a <_realloc_r+0xb6>
 8006d66:	f108 0010 	add.w	r0, r8, #16
 8006d6a:	4287      	cmp	r7, r0
 8006d6c:	db3f      	blt.n	8006dee <_realloc_r+0x10a>
 8006d6e:	eb09 0308 	add.w	r3, r9, r8
 8006d72:	eba7 0708 	sub.w	r7, r7, r8
 8006d76:	f047 0701 	orr.w	r7, r7, #1
 8006d7a:	f8cb 3008 	str.w	r3, [fp, #8]
 8006d7e:	605f      	str	r7, [r3, #4]
 8006d80:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006d84:	f003 0301 	and.w	r3, r3, #1
 8006d88:	ea43 0308 	orr.w	r3, r3, r8
 8006d8c:	f844 3c04 	str.w	r3, [r4, #-4]
 8006d90:	4650      	mov	r0, sl
 8006d92:	f7ff fad9 	bl	8006348 <__malloc_unlock>
 8006d96:	4627      	mov	r7, r4
 8006d98:	e7c5      	b.n	8006d26 <_realloc_r+0x42>
 8006d9a:	45b8      	cmp	r8, r7
 8006d9c:	dc27      	bgt.n	8006dee <_realloc_r+0x10a>
 8006d9e:	68cb      	ldr	r3, [r1, #12]
 8006da0:	688a      	ldr	r2, [r1, #8]
 8006da2:	60d3      	str	r3, [r2, #12]
 8006da4:	609a      	str	r2, [r3, #8]
 8006da6:	eba7 0008 	sub.w	r0, r7, r8
 8006daa:	280f      	cmp	r0, #15
 8006dac:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006db0:	eb09 0207 	add.w	r2, r9, r7
 8006db4:	f240 8109 	bls.w	8006fca <_realloc_r+0x2e6>
 8006db8:	eb09 0108 	add.w	r1, r9, r8
 8006dbc:	f003 0301 	and.w	r3, r3, #1
 8006dc0:	ea43 0308 	orr.w	r3, r3, r8
 8006dc4:	f040 0001 	orr.w	r0, r0, #1
 8006dc8:	f8c9 3004 	str.w	r3, [r9, #4]
 8006dcc:	6048      	str	r0, [r1, #4]
 8006dce:	6853      	ldr	r3, [r2, #4]
 8006dd0:	f043 0301 	orr.w	r3, r3, #1
 8006dd4:	6053      	str	r3, [r2, #4]
 8006dd6:	3108      	adds	r1, #8
 8006dd8:	4650      	mov	r0, sl
 8006dda:	f7ff fe99 	bl	8006b10 <_free_r>
 8006dde:	4650      	mov	r0, sl
 8006de0:	f7ff fab2 	bl	8006348 <__malloc_unlock>
 8006de4:	f109 0708 	add.w	r7, r9, #8
 8006de8:	e79d      	b.n	8006d26 <_realloc_r+0x42>
 8006dea:	2300      	movs	r3, #0
 8006dec:	4619      	mov	r1, r3
 8006dee:	07e8      	lsls	r0, r5, #31
 8006df0:	f100 8084 	bmi.w	8006efc <_realloc_r+0x218>
 8006df4:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8006df8:	eba9 0505 	sub.w	r5, r9, r5
 8006dfc:	6868      	ldr	r0, [r5, #4]
 8006dfe:	f020 0003 	bic.w	r0, r0, #3
 8006e02:	4430      	add	r0, r6
 8006e04:	2900      	cmp	r1, #0
 8006e06:	d076      	beq.n	8006ef6 <_realloc_r+0x212>
 8006e08:	4571      	cmp	r1, lr
 8006e0a:	d150      	bne.n	8006eae <_realloc_r+0x1ca>
 8006e0c:	4403      	add	r3, r0
 8006e0e:	f108 0110 	add.w	r1, r8, #16
 8006e12:	428b      	cmp	r3, r1
 8006e14:	db6f      	blt.n	8006ef6 <_realloc_r+0x212>
 8006e16:	462f      	mov	r7, r5
 8006e18:	68ea      	ldr	r2, [r5, #12]
 8006e1a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8006e1e:	60ca      	str	r2, [r1, #12]
 8006e20:	6091      	str	r1, [r2, #8]
 8006e22:	1f32      	subs	r2, r6, #4
 8006e24:	2a24      	cmp	r2, #36	; 0x24
 8006e26:	d83b      	bhi.n	8006ea0 <_realloc_r+0x1bc>
 8006e28:	2a13      	cmp	r2, #19
 8006e2a:	d936      	bls.n	8006e9a <_realloc_r+0x1b6>
 8006e2c:	6821      	ldr	r1, [r4, #0]
 8006e2e:	60a9      	str	r1, [r5, #8]
 8006e30:	6861      	ldr	r1, [r4, #4]
 8006e32:	60e9      	str	r1, [r5, #12]
 8006e34:	2a1b      	cmp	r2, #27
 8006e36:	d81c      	bhi.n	8006e72 <_realloc_r+0x18e>
 8006e38:	f105 0210 	add.w	r2, r5, #16
 8006e3c:	f104 0108 	add.w	r1, r4, #8
 8006e40:	6808      	ldr	r0, [r1, #0]
 8006e42:	6010      	str	r0, [r2, #0]
 8006e44:	6848      	ldr	r0, [r1, #4]
 8006e46:	6050      	str	r0, [r2, #4]
 8006e48:	6889      	ldr	r1, [r1, #8]
 8006e4a:	6091      	str	r1, [r2, #8]
 8006e4c:	eb05 0208 	add.w	r2, r5, r8
 8006e50:	eba3 0308 	sub.w	r3, r3, r8
 8006e54:	f043 0301 	orr.w	r3, r3, #1
 8006e58:	f8cb 2008 	str.w	r2, [fp, #8]
 8006e5c:	6053      	str	r3, [r2, #4]
 8006e5e:	686b      	ldr	r3, [r5, #4]
 8006e60:	f003 0301 	and.w	r3, r3, #1
 8006e64:	ea43 0308 	orr.w	r3, r3, r8
 8006e68:	606b      	str	r3, [r5, #4]
 8006e6a:	4650      	mov	r0, sl
 8006e6c:	f7ff fa6c 	bl	8006348 <__malloc_unlock>
 8006e70:	e759      	b.n	8006d26 <_realloc_r+0x42>
 8006e72:	68a1      	ldr	r1, [r4, #8]
 8006e74:	6129      	str	r1, [r5, #16]
 8006e76:	68e1      	ldr	r1, [r4, #12]
 8006e78:	6169      	str	r1, [r5, #20]
 8006e7a:	2a24      	cmp	r2, #36	; 0x24
 8006e7c:	bf01      	itttt	eq
 8006e7e:	6922      	ldreq	r2, [r4, #16]
 8006e80:	61aa      	streq	r2, [r5, #24]
 8006e82:	6960      	ldreq	r0, [r4, #20]
 8006e84:	61e8      	streq	r0, [r5, #28]
 8006e86:	bf19      	ittee	ne
 8006e88:	f105 0218 	addne.w	r2, r5, #24
 8006e8c:	f104 0110 	addne.w	r1, r4, #16
 8006e90:	f105 0220 	addeq.w	r2, r5, #32
 8006e94:	f104 0118 	addeq.w	r1, r4, #24
 8006e98:	e7d2      	b.n	8006e40 <_realloc_r+0x15c>
 8006e9a:	463a      	mov	r2, r7
 8006e9c:	4621      	mov	r1, r4
 8006e9e:	e7cf      	b.n	8006e40 <_realloc_r+0x15c>
 8006ea0:	4621      	mov	r1, r4
 8006ea2:	4638      	mov	r0, r7
 8006ea4:	9301      	str	r3, [sp, #4]
 8006ea6:	f7ff ff03 	bl	8006cb0 <memmove>
 8006eaa:	9b01      	ldr	r3, [sp, #4]
 8006eac:	e7ce      	b.n	8006e4c <_realloc_r+0x168>
 8006eae:	18c7      	adds	r7, r0, r3
 8006eb0:	45b8      	cmp	r8, r7
 8006eb2:	dc20      	bgt.n	8006ef6 <_realloc_r+0x212>
 8006eb4:	68cb      	ldr	r3, [r1, #12]
 8006eb6:	688a      	ldr	r2, [r1, #8]
 8006eb8:	60d3      	str	r3, [r2, #12]
 8006eba:	609a      	str	r2, [r3, #8]
 8006ebc:	4628      	mov	r0, r5
 8006ebe:	68eb      	ldr	r3, [r5, #12]
 8006ec0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8006ec4:	60d3      	str	r3, [r2, #12]
 8006ec6:	609a      	str	r2, [r3, #8]
 8006ec8:	1f32      	subs	r2, r6, #4
 8006eca:	2a24      	cmp	r2, #36	; 0x24
 8006ecc:	d842      	bhi.n	8006f54 <_realloc_r+0x270>
 8006ece:	2a13      	cmp	r2, #19
 8006ed0:	d93e      	bls.n	8006f50 <_realloc_r+0x26c>
 8006ed2:	6823      	ldr	r3, [r4, #0]
 8006ed4:	60ab      	str	r3, [r5, #8]
 8006ed6:	6863      	ldr	r3, [r4, #4]
 8006ed8:	60eb      	str	r3, [r5, #12]
 8006eda:	2a1b      	cmp	r2, #27
 8006edc:	d824      	bhi.n	8006f28 <_realloc_r+0x244>
 8006ede:	f105 0010 	add.w	r0, r5, #16
 8006ee2:	f104 0308 	add.w	r3, r4, #8
 8006ee6:	681a      	ldr	r2, [r3, #0]
 8006ee8:	6002      	str	r2, [r0, #0]
 8006eea:	685a      	ldr	r2, [r3, #4]
 8006eec:	6042      	str	r2, [r0, #4]
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	6083      	str	r3, [r0, #8]
 8006ef2:	46a9      	mov	r9, r5
 8006ef4:	e757      	b.n	8006da6 <_realloc_r+0xc2>
 8006ef6:	4580      	cmp	r8, r0
 8006ef8:	4607      	mov	r7, r0
 8006efa:	dddf      	ble.n	8006ebc <_realloc_r+0x1d8>
 8006efc:	4611      	mov	r1, r2
 8006efe:	4650      	mov	r0, sl
 8006f00:	f7ff f802 	bl	8005f08 <_malloc_r>
 8006f04:	4607      	mov	r7, r0
 8006f06:	2800      	cmp	r0, #0
 8006f08:	d0af      	beq.n	8006e6a <_realloc_r+0x186>
 8006f0a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006f0e:	f023 0301 	bic.w	r3, r3, #1
 8006f12:	f1a0 0208 	sub.w	r2, r0, #8
 8006f16:	444b      	add	r3, r9
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d11f      	bne.n	8006f5c <_realloc_r+0x278>
 8006f1c:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8006f20:	f027 0703 	bic.w	r7, r7, #3
 8006f24:	4437      	add	r7, r6
 8006f26:	e73e      	b.n	8006da6 <_realloc_r+0xc2>
 8006f28:	68a3      	ldr	r3, [r4, #8]
 8006f2a:	612b      	str	r3, [r5, #16]
 8006f2c:	68e3      	ldr	r3, [r4, #12]
 8006f2e:	616b      	str	r3, [r5, #20]
 8006f30:	2a24      	cmp	r2, #36	; 0x24
 8006f32:	bf01      	itttt	eq
 8006f34:	6923      	ldreq	r3, [r4, #16]
 8006f36:	61ab      	streq	r3, [r5, #24]
 8006f38:	6962      	ldreq	r2, [r4, #20]
 8006f3a:	61ea      	streq	r2, [r5, #28]
 8006f3c:	bf19      	ittee	ne
 8006f3e:	f105 0018 	addne.w	r0, r5, #24
 8006f42:	f104 0310 	addne.w	r3, r4, #16
 8006f46:	f105 0020 	addeq.w	r0, r5, #32
 8006f4a:	f104 0318 	addeq.w	r3, r4, #24
 8006f4e:	e7ca      	b.n	8006ee6 <_realloc_r+0x202>
 8006f50:	4623      	mov	r3, r4
 8006f52:	e7c8      	b.n	8006ee6 <_realloc_r+0x202>
 8006f54:	4621      	mov	r1, r4
 8006f56:	f7ff feab 	bl	8006cb0 <memmove>
 8006f5a:	e7ca      	b.n	8006ef2 <_realloc_r+0x20e>
 8006f5c:	1f32      	subs	r2, r6, #4
 8006f5e:	2a24      	cmp	r2, #36	; 0x24
 8006f60:	d82d      	bhi.n	8006fbe <_realloc_r+0x2da>
 8006f62:	2a13      	cmp	r2, #19
 8006f64:	d928      	bls.n	8006fb8 <_realloc_r+0x2d4>
 8006f66:	6823      	ldr	r3, [r4, #0]
 8006f68:	6003      	str	r3, [r0, #0]
 8006f6a:	6863      	ldr	r3, [r4, #4]
 8006f6c:	6043      	str	r3, [r0, #4]
 8006f6e:	2a1b      	cmp	r2, #27
 8006f70:	d80e      	bhi.n	8006f90 <_realloc_r+0x2ac>
 8006f72:	f100 0308 	add.w	r3, r0, #8
 8006f76:	f104 0208 	add.w	r2, r4, #8
 8006f7a:	6811      	ldr	r1, [r2, #0]
 8006f7c:	6019      	str	r1, [r3, #0]
 8006f7e:	6851      	ldr	r1, [r2, #4]
 8006f80:	6059      	str	r1, [r3, #4]
 8006f82:	6892      	ldr	r2, [r2, #8]
 8006f84:	609a      	str	r2, [r3, #8]
 8006f86:	4621      	mov	r1, r4
 8006f88:	4650      	mov	r0, sl
 8006f8a:	f7ff fdc1 	bl	8006b10 <_free_r>
 8006f8e:	e76c      	b.n	8006e6a <_realloc_r+0x186>
 8006f90:	68a3      	ldr	r3, [r4, #8]
 8006f92:	6083      	str	r3, [r0, #8]
 8006f94:	68e3      	ldr	r3, [r4, #12]
 8006f96:	60c3      	str	r3, [r0, #12]
 8006f98:	2a24      	cmp	r2, #36	; 0x24
 8006f9a:	bf01      	itttt	eq
 8006f9c:	6923      	ldreq	r3, [r4, #16]
 8006f9e:	6103      	streq	r3, [r0, #16]
 8006fa0:	6961      	ldreq	r1, [r4, #20]
 8006fa2:	6141      	streq	r1, [r0, #20]
 8006fa4:	bf19      	ittee	ne
 8006fa6:	f100 0310 	addne.w	r3, r0, #16
 8006faa:	f104 0210 	addne.w	r2, r4, #16
 8006fae:	f100 0318 	addeq.w	r3, r0, #24
 8006fb2:	f104 0218 	addeq.w	r2, r4, #24
 8006fb6:	e7e0      	b.n	8006f7a <_realloc_r+0x296>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	4622      	mov	r2, r4
 8006fbc:	e7dd      	b.n	8006f7a <_realloc_r+0x296>
 8006fbe:	4621      	mov	r1, r4
 8006fc0:	f7ff fe76 	bl	8006cb0 <memmove>
 8006fc4:	e7df      	b.n	8006f86 <_realloc_r+0x2a2>
 8006fc6:	4637      	mov	r7, r6
 8006fc8:	e6ed      	b.n	8006da6 <_realloc_r+0xc2>
 8006fca:	f003 0301 	and.w	r3, r3, #1
 8006fce:	431f      	orrs	r7, r3
 8006fd0:	f8c9 7004 	str.w	r7, [r9, #4]
 8006fd4:	6853      	ldr	r3, [r2, #4]
 8006fd6:	f043 0301 	orr.w	r3, r3, #1
 8006fda:	6053      	str	r3, [r2, #4]
 8006fdc:	e6ff      	b.n	8006dde <_realloc_r+0xfa>
 8006fde:	bf00      	nop
 8006fe0:	200000f8 	.word	0x200000f8

08006fe4 <__ascii_wctomb>:
 8006fe4:	b149      	cbz	r1, 8006ffa <__ascii_wctomb+0x16>
 8006fe6:	2aff      	cmp	r2, #255	; 0xff
 8006fe8:	bf85      	ittet	hi
 8006fea:	238a      	movhi	r3, #138	; 0x8a
 8006fec:	6003      	strhi	r3, [r0, #0]
 8006fee:	700a      	strbls	r2, [r1, #0]
 8006ff0:	f04f 30ff 	movhi.w	r0, #4294967295
 8006ff4:	bf98      	it	ls
 8006ff6:	2001      	movls	r0, #1
 8006ff8:	4770      	bx	lr
 8006ffa:	4608      	mov	r0, r1
 8006ffc:	4770      	bx	lr
	...

08007000 <tan>:
 8007000:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007002:	ec51 0b10 	vmov	r0, r1, d0
 8007006:	4a14      	ldr	r2, [pc, #80]	; (8007058 <tan+0x58>)
 8007008:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800700c:	4293      	cmp	r3, r2
 800700e:	dc05      	bgt.n	800701c <tan+0x1c>
 8007010:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 8007050 <tan+0x50>
 8007014:	2001      	movs	r0, #1
 8007016:	f000 fd67 	bl	8007ae8 <__kernel_tan>
 800701a:	e009      	b.n	8007030 <tan+0x30>
 800701c:	4a0f      	ldr	r2, [pc, #60]	; (800705c <tan+0x5c>)
 800701e:	4293      	cmp	r3, r2
 8007020:	dd09      	ble.n	8007036 <tan+0x36>
 8007022:	ee10 2a10 	vmov	r2, s0
 8007026:	460b      	mov	r3, r1
 8007028:	f7f9 f92e 	bl	8000288 <__aeabi_dsub>
 800702c:	ec41 0b10 	vmov	d0, r0, r1
 8007030:	b005      	add	sp, #20
 8007032:	f85d fb04 	ldr.w	pc, [sp], #4
 8007036:	4668      	mov	r0, sp
 8007038:	f000 f812 	bl	8007060 <__ieee754_rem_pio2>
 800703c:	0040      	lsls	r0, r0, #1
 800703e:	f000 0002 	and.w	r0, r0, #2
 8007042:	f1c0 0001 	rsb	r0, r0, #1
 8007046:	ed9d 1b02 	vldr	d1, [sp, #8]
 800704a:	ed9d 0b00 	vldr	d0, [sp]
 800704e:	e7e2      	b.n	8007016 <tan+0x16>
	...
 8007058:	3fe921fb 	.word	0x3fe921fb
 800705c:	7fefffff 	.word	0x7fefffff

08007060 <__ieee754_rem_pio2>:
 8007060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007064:	ec57 6b10 	vmov	r6, r7, d0
 8007068:	4bc3      	ldr	r3, [pc, #780]	; (8007378 <__ieee754_rem_pio2+0x318>)
 800706a:	b08d      	sub	sp, #52	; 0x34
 800706c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8007070:	4598      	cmp	r8, r3
 8007072:	4604      	mov	r4, r0
 8007074:	9704      	str	r7, [sp, #16]
 8007076:	dc07      	bgt.n	8007088 <__ieee754_rem_pio2+0x28>
 8007078:	2200      	movs	r2, #0
 800707a:	2300      	movs	r3, #0
 800707c:	ed84 0b00 	vstr	d0, [r4]
 8007080:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007084:	2500      	movs	r5, #0
 8007086:	e027      	b.n	80070d8 <__ieee754_rem_pio2+0x78>
 8007088:	4bbc      	ldr	r3, [pc, #752]	; (800737c <__ieee754_rem_pio2+0x31c>)
 800708a:	4598      	cmp	r8, r3
 800708c:	dc75      	bgt.n	800717a <__ieee754_rem_pio2+0x11a>
 800708e:	9b04      	ldr	r3, [sp, #16]
 8007090:	4dbb      	ldr	r5, [pc, #748]	; (8007380 <__ieee754_rem_pio2+0x320>)
 8007092:	2b00      	cmp	r3, #0
 8007094:	ee10 0a10 	vmov	r0, s0
 8007098:	a3a9      	add	r3, pc, #676	; (adr r3, 8007340 <__ieee754_rem_pio2+0x2e0>)
 800709a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800709e:	4639      	mov	r1, r7
 80070a0:	dd36      	ble.n	8007110 <__ieee754_rem_pio2+0xb0>
 80070a2:	f7f9 f8f1 	bl	8000288 <__aeabi_dsub>
 80070a6:	45a8      	cmp	r8, r5
 80070a8:	4606      	mov	r6, r0
 80070aa:	460f      	mov	r7, r1
 80070ac:	d018      	beq.n	80070e0 <__ieee754_rem_pio2+0x80>
 80070ae:	a3a6      	add	r3, pc, #664	; (adr r3, 8007348 <__ieee754_rem_pio2+0x2e8>)
 80070b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b4:	f7f9 f8e8 	bl	8000288 <__aeabi_dsub>
 80070b8:	4602      	mov	r2, r0
 80070ba:	460b      	mov	r3, r1
 80070bc:	e9c4 2300 	strd	r2, r3, [r4]
 80070c0:	4630      	mov	r0, r6
 80070c2:	4639      	mov	r1, r7
 80070c4:	f7f9 f8e0 	bl	8000288 <__aeabi_dsub>
 80070c8:	a39f      	add	r3, pc, #636	; (adr r3, 8007348 <__ieee754_rem_pio2+0x2e8>)
 80070ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ce:	f7f9 f8db 	bl	8000288 <__aeabi_dsub>
 80070d2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80070d6:	2501      	movs	r5, #1
 80070d8:	4628      	mov	r0, r5
 80070da:	b00d      	add	sp, #52	; 0x34
 80070dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070e0:	a39b      	add	r3, pc, #620	; (adr r3, 8007350 <__ieee754_rem_pio2+0x2f0>)
 80070e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070e6:	f7f9 f8cf 	bl	8000288 <__aeabi_dsub>
 80070ea:	a39b      	add	r3, pc, #620	; (adr r3, 8007358 <__ieee754_rem_pio2+0x2f8>)
 80070ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f0:	4606      	mov	r6, r0
 80070f2:	460f      	mov	r7, r1
 80070f4:	f7f9 f8c8 	bl	8000288 <__aeabi_dsub>
 80070f8:	4602      	mov	r2, r0
 80070fa:	460b      	mov	r3, r1
 80070fc:	e9c4 2300 	strd	r2, r3, [r4]
 8007100:	4630      	mov	r0, r6
 8007102:	4639      	mov	r1, r7
 8007104:	f7f9 f8c0 	bl	8000288 <__aeabi_dsub>
 8007108:	a393      	add	r3, pc, #588	; (adr r3, 8007358 <__ieee754_rem_pio2+0x2f8>)
 800710a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800710e:	e7de      	b.n	80070ce <__ieee754_rem_pio2+0x6e>
 8007110:	f7f9 f8bc 	bl	800028c <__adddf3>
 8007114:	45a8      	cmp	r8, r5
 8007116:	4606      	mov	r6, r0
 8007118:	460f      	mov	r7, r1
 800711a:	d016      	beq.n	800714a <__ieee754_rem_pio2+0xea>
 800711c:	a38a      	add	r3, pc, #552	; (adr r3, 8007348 <__ieee754_rem_pio2+0x2e8>)
 800711e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007122:	f7f9 f8b3 	bl	800028c <__adddf3>
 8007126:	4602      	mov	r2, r0
 8007128:	460b      	mov	r3, r1
 800712a:	e9c4 2300 	strd	r2, r3, [r4]
 800712e:	4630      	mov	r0, r6
 8007130:	4639      	mov	r1, r7
 8007132:	f7f9 f8a9 	bl	8000288 <__aeabi_dsub>
 8007136:	a384      	add	r3, pc, #528	; (adr r3, 8007348 <__ieee754_rem_pio2+0x2e8>)
 8007138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800713c:	f7f9 f8a6 	bl	800028c <__adddf3>
 8007140:	f04f 35ff 	mov.w	r5, #4294967295
 8007144:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007148:	e7c6      	b.n	80070d8 <__ieee754_rem_pio2+0x78>
 800714a:	a381      	add	r3, pc, #516	; (adr r3, 8007350 <__ieee754_rem_pio2+0x2f0>)
 800714c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007150:	f7f9 f89c 	bl	800028c <__adddf3>
 8007154:	a380      	add	r3, pc, #512	; (adr r3, 8007358 <__ieee754_rem_pio2+0x2f8>)
 8007156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800715a:	4606      	mov	r6, r0
 800715c:	460f      	mov	r7, r1
 800715e:	f7f9 f895 	bl	800028c <__adddf3>
 8007162:	4602      	mov	r2, r0
 8007164:	460b      	mov	r3, r1
 8007166:	e9c4 2300 	strd	r2, r3, [r4]
 800716a:	4630      	mov	r0, r6
 800716c:	4639      	mov	r1, r7
 800716e:	f7f9 f88b 	bl	8000288 <__aeabi_dsub>
 8007172:	a379      	add	r3, pc, #484	; (adr r3, 8007358 <__ieee754_rem_pio2+0x2f8>)
 8007174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007178:	e7e0      	b.n	800713c <__ieee754_rem_pio2+0xdc>
 800717a:	4b82      	ldr	r3, [pc, #520]	; (8007384 <__ieee754_rem_pio2+0x324>)
 800717c:	4598      	cmp	r8, r3
 800717e:	f300 80d0 	bgt.w	8007322 <__ieee754_rem_pio2+0x2c2>
 8007182:	f000 fe81 	bl	8007e88 <fabs>
 8007186:	ec57 6b10 	vmov	r6, r7, d0
 800718a:	ee10 0a10 	vmov	r0, s0
 800718e:	a374      	add	r3, pc, #464	; (adr r3, 8007360 <__ieee754_rem_pio2+0x300>)
 8007190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007194:	4639      	mov	r1, r7
 8007196:	f7f9 fa2b 	bl	80005f0 <__aeabi_dmul>
 800719a:	2200      	movs	r2, #0
 800719c:	4b7a      	ldr	r3, [pc, #488]	; (8007388 <__ieee754_rem_pio2+0x328>)
 800719e:	f7f9 f875 	bl	800028c <__adddf3>
 80071a2:	f7f9 fcd5 	bl	8000b50 <__aeabi_d2iz>
 80071a6:	4605      	mov	r5, r0
 80071a8:	f7f9 f9bc 	bl	8000524 <__aeabi_i2d>
 80071ac:	a364      	add	r3, pc, #400	; (adr r3, 8007340 <__ieee754_rem_pio2+0x2e0>)
 80071ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071b6:	f7f9 fa1b 	bl	80005f0 <__aeabi_dmul>
 80071ba:	4602      	mov	r2, r0
 80071bc:	460b      	mov	r3, r1
 80071be:	4630      	mov	r0, r6
 80071c0:	4639      	mov	r1, r7
 80071c2:	f7f9 f861 	bl	8000288 <__aeabi_dsub>
 80071c6:	a360      	add	r3, pc, #384	; (adr r3, 8007348 <__ieee754_rem_pio2+0x2e8>)
 80071c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071cc:	4682      	mov	sl, r0
 80071ce:	468b      	mov	fp, r1
 80071d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071d4:	f7f9 fa0c 	bl	80005f0 <__aeabi_dmul>
 80071d8:	2d1f      	cmp	r5, #31
 80071da:	4606      	mov	r6, r0
 80071dc:	460f      	mov	r7, r1
 80071de:	dc2a      	bgt.n	8007236 <__ieee754_rem_pio2+0x1d6>
 80071e0:	1e6a      	subs	r2, r5, #1
 80071e2:	4b6a      	ldr	r3, [pc, #424]	; (800738c <__ieee754_rem_pio2+0x32c>)
 80071e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071e8:	4598      	cmp	r8, r3
 80071ea:	d024      	beq.n	8007236 <__ieee754_rem_pio2+0x1d6>
 80071ec:	4632      	mov	r2, r6
 80071ee:	463b      	mov	r3, r7
 80071f0:	4650      	mov	r0, sl
 80071f2:	4659      	mov	r1, fp
 80071f4:	f7f9 f848 	bl	8000288 <__aeabi_dsub>
 80071f8:	e9c4 0100 	strd	r0, r1, [r4]
 80071fc:	e9d4 8900 	ldrd	r8, r9, [r4]
 8007200:	4650      	mov	r0, sl
 8007202:	4642      	mov	r2, r8
 8007204:	464b      	mov	r3, r9
 8007206:	4659      	mov	r1, fp
 8007208:	f7f9 f83e 	bl	8000288 <__aeabi_dsub>
 800720c:	463b      	mov	r3, r7
 800720e:	4632      	mov	r2, r6
 8007210:	f7f9 f83a 	bl	8000288 <__aeabi_dsub>
 8007214:	9b04      	ldr	r3, [sp, #16]
 8007216:	2b00      	cmp	r3, #0
 8007218:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800721c:	f6bf af5c 	bge.w	80070d8 <__ieee754_rem_pio2+0x78>
 8007220:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007224:	6063      	str	r3, [r4, #4]
 8007226:	f8c4 8000 	str.w	r8, [r4]
 800722a:	60a0      	str	r0, [r4, #8]
 800722c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007230:	60e3      	str	r3, [r4, #12]
 8007232:	426d      	negs	r5, r5
 8007234:	e750      	b.n	80070d8 <__ieee754_rem_pio2+0x78>
 8007236:	4632      	mov	r2, r6
 8007238:	463b      	mov	r3, r7
 800723a:	4650      	mov	r0, sl
 800723c:	4659      	mov	r1, fp
 800723e:	f7f9 f823 	bl	8000288 <__aeabi_dsub>
 8007242:	ea4f 5228 	mov.w	r2, r8, asr #20
 8007246:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800724a:	1ad3      	subs	r3, r2, r3
 800724c:	2b10      	cmp	r3, #16
 800724e:	e9c4 0100 	strd	r0, r1, [r4]
 8007252:	9205      	str	r2, [sp, #20]
 8007254:	ddd2      	ble.n	80071fc <__ieee754_rem_pio2+0x19c>
 8007256:	a33e      	add	r3, pc, #248	; (adr r3, 8007350 <__ieee754_rem_pio2+0x2f0>)
 8007258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800725c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007260:	f7f9 f9c6 	bl	80005f0 <__aeabi_dmul>
 8007264:	4606      	mov	r6, r0
 8007266:	460f      	mov	r7, r1
 8007268:	4602      	mov	r2, r0
 800726a:	460b      	mov	r3, r1
 800726c:	4650      	mov	r0, sl
 800726e:	4659      	mov	r1, fp
 8007270:	f7f9 f80a 	bl	8000288 <__aeabi_dsub>
 8007274:	4602      	mov	r2, r0
 8007276:	460b      	mov	r3, r1
 8007278:	4680      	mov	r8, r0
 800727a:	4689      	mov	r9, r1
 800727c:	4650      	mov	r0, sl
 800727e:	4659      	mov	r1, fp
 8007280:	f7f9 f802 	bl	8000288 <__aeabi_dsub>
 8007284:	4632      	mov	r2, r6
 8007286:	463b      	mov	r3, r7
 8007288:	f7f8 fffe 	bl	8000288 <__aeabi_dsub>
 800728c:	a332      	add	r3, pc, #200	; (adr r3, 8007358 <__ieee754_rem_pio2+0x2f8>)
 800728e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007292:	4606      	mov	r6, r0
 8007294:	460f      	mov	r7, r1
 8007296:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800729a:	f7f9 f9a9 	bl	80005f0 <__aeabi_dmul>
 800729e:	4632      	mov	r2, r6
 80072a0:	463b      	mov	r3, r7
 80072a2:	f7f8 fff1 	bl	8000288 <__aeabi_dsub>
 80072a6:	4602      	mov	r2, r0
 80072a8:	460b      	mov	r3, r1
 80072aa:	4606      	mov	r6, r0
 80072ac:	460f      	mov	r7, r1
 80072ae:	4640      	mov	r0, r8
 80072b0:	4649      	mov	r1, r9
 80072b2:	f7f8 ffe9 	bl	8000288 <__aeabi_dsub>
 80072b6:	9a05      	ldr	r2, [sp, #20]
 80072b8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80072bc:	1ad3      	subs	r3, r2, r3
 80072be:	2b31      	cmp	r3, #49	; 0x31
 80072c0:	e9c4 0100 	strd	r0, r1, [r4]
 80072c4:	dd2a      	ble.n	800731c <__ieee754_rem_pio2+0x2bc>
 80072c6:	a328      	add	r3, pc, #160	; (adr r3, 8007368 <__ieee754_rem_pio2+0x308>)
 80072c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072d0:	f7f9 f98e 	bl	80005f0 <__aeabi_dmul>
 80072d4:	4606      	mov	r6, r0
 80072d6:	460f      	mov	r7, r1
 80072d8:	4602      	mov	r2, r0
 80072da:	460b      	mov	r3, r1
 80072dc:	4640      	mov	r0, r8
 80072de:	4649      	mov	r1, r9
 80072e0:	f7f8 ffd2 	bl	8000288 <__aeabi_dsub>
 80072e4:	4602      	mov	r2, r0
 80072e6:	460b      	mov	r3, r1
 80072e8:	4682      	mov	sl, r0
 80072ea:	468b      	mov	fp, r1
 80072ec:	4640      	mov	r0, r8
 80072ee:	4649      	mov	r1, r9
 80072f0:	f7f8 ffca 	bl	8000288 <__aeabi_dsub>
 80072f4:	4632      	mov	r2, r6
 80072f6:	463b      	mov	r3, r7
 80072f8:	f7f8 ffc6 	bl	8000288 <__aeabi_dsub>
 80072fc:	a31c      	add	r3, pc, #112	; (adr r3, 8007370 <__ieee754_rem_pio2+0x310>)
 80072fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007302:	4606      	mov	r6, r0
 8007304:	460f      	mov	r7, r1
 8007306:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800730a:	f7f9 f971 	bl	80005f0 <__aeabi_dmul>
 800730e:	4632      	mov	r2, r6
 8007310:	463b      	mov	r3, r7
 8007312:	f7f8 ffb9 	bl	8000288 <__aeabi_dsub>
 8007316:	4606      	mov	r6, r0
 8007318:	460f      	mov	r7, r1
 800731a:	e767      	b.n	80071ec <__ieee754_rem_pio2+0x18c>
 800731c:	46c2      	mov	sl, r8
 800731e:	46cb      	mov	fp, r9
 8007320:	e76c      	b.n	80071fc <__ieee754_rem_pio2+0x19c>
 8007322:	4b1b      	ldr	r3, [pc, #108]	; (8007390 <__ieee754_rem_pio2+0x330>)
 8007324:	4598      	cmp	r8, r3
 8007326:	dd35      	ble.n	8007394 <__ieee754_rem_pio2+0x334>
 8007328:	ee10 2a10 	vmov	r2, s0
 800732c:	463b      	mov	r3, r7
 800732e:	4630      	mov	r0, r6
 8007330:	4639      	mov	r1, r7
 8007332:	f7f8 ffa9 	bl	8000288 <__aeabi_dsub>
 8007336:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800733a:	e9c4 0100 	strd	r0, r1, [r4]
 800733e:	e6a1      	b.n	8007084 <__ieee754_rem_pio2+0x24>
 8007340:	54400000 	.word	0x54400000
 8007344:	3ff921fb 	.word	0x3ff921fb
 8007348:	1a626331 	.word	0x1a626331
 800734c:	3dd0b461 	.word	0x3dd0b461
 8007350:	1a600000 	.word	0x1a600000
 8007354:	3dd0b461 	.word	0x3dd0b461
 8007358:	2e037073 	.word	0x2e037073
 800735c:	3ba3198a 	.word	0x3ba3198a
 8007360:	6dc9c883 	.word	0x6dc9c883
 8007364:	3fe45f30 	.word	0x3fe45f30
 8007368:	2e000000 	.word	0x2e000000
 800736c:	3ba3198a 	.word	0x3ba3198a
 8007370:	252049c1 	.word	0x252049c1
 8007374:	397b839a 	.word	0x397b839a
 8007378:	3fe921fb 	.word	0x3fe921fb
 800737c:	4002d97b 	.word	0x4002d97b
 8007380:	3ff921fb 	.word	0x3ff921fb
 8007384:	413921fb 	.word	0x413921fb
 8007388:	3fe00000 	.word	0x3fe00000
 800738c:	0800d3c0 	.word	0x0800d3c0
 8007390:	7fefffff 	.word	0x7fefffff
 8007394:	ea4f 5528 	mov.w	r5, r8, asr #20
 8007398:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800739c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80073a0:	4630      	mov	r0, r6
 80073a2:	460f      	mov	r7, r1
 80073a4:	f7f9 fbd4 	bl	8000b50 <__aeabi_d2iz>
 80073a8:	f7f9 f8bc 	bl	8000524 <__aeabi_i2d>
 80073ac:	4602      	mov	r2, r0
 80073ae:	460b      	mov	r3, r1
 80073b0:	4630      	mov	r0, r6
 80073b2:	4639      	mov	r1, r7
 80073b4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80073b8:	f7f8 ff66 	bl	8000288 <__aeabi_dsub>
 80073bc:	2200      	movs	r2, #0
 80073be:	4b1f      	ldr	r3, [pc, #124]	; (800743c <__ieee754_rem_pio2+0x3dc>)
 80073c0:	f7f9 f916 	bl	80005f0 <__aeabi_dmul>
 80073c4:	460f      	mov	r7, r1
 80073c6:	4606      	mov	r6, r0
 80073c8:	f7f9 fbc2 	bl	8000b50 <__aeabi_d2iz>
 80073cc:	f7f9 f8aa 	bl	8000524 <__aeabi_i2d>
 80073d0:	4602      	mov	r2, r0
 80073d2:	460b      	mov	r3, r1
 80073d4:	4630      	mov	r0, r6
 80073d6:	4639      	mov	r1, r7
 80073d8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80073dc:	f7f8 ff54 	bl	8000288 <__aeabi_dsub>
 80073e0:	2200      	movs	r2, #0
 80073e2:	4b16      	ldr	r3, [pc, #88]	; (800743c <__ieee754_rem_pio2+0x3dc>)
 80073e4:	f7f9 f904 	bl	80005f0 <__aeabi_dmul>
 80073e8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80073ec:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80073f0:	f04f 0803 	mov.w	r8, #3
 80073f4:	2600      	movs	r6, #0
 80073f6:	2700      	movs	r7, #0
 80073f8:	4632      	mov	r2, r6
 80073fa:	463b      	mov	r3, r7
 80073fc:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8007400:	f108 3aff 	add.w	sl, r8, #4294967295
 8007404:	f7f9 fb5c 	bl	8000ac0 <__aeabi_dcmpeq>
 8007408:	b9b0      	cbnz	r0, 8007438 <__ieee754_rem_pio2+0x3d8>
 800740a:	4b0d      	ldr	r3, [pc, #52]	; (8007440 <__ieee754_rem_pio2+0x3e0>)
 800740c:	9301      	str	r3, [sp, #4]
 800740e:	2302      	movs	r3, #2
 8007410:	9300      	str	r3, [sp, #0]
 8007412:	462a      	mov	r2, r5
 8007414:	4643      	mov	r3, r8
 8007416:	4621      	mov	r1, r4
 8007418:	a806      	add	r0, sp, #24
 800741a:	f000 f815 	bl	8007448 <__kernel_rem_pio2>
 800741e:	9b04      	ldr	r3, [sp, #16]
 8007420:	2b00      	cmp	r3, #0
 8007422:	4605      	mov	r5, r0
 8007424:	f6bf ae58 	bge.w	80070d8 <__ieee754_rem_pio2+0x78>
 8007428:	6863      	ldr	r3, [r4, #4]
 800742a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800742e:	6063      	str	r3, [r4, #4]
 8007430:	68e3      	ldr	r3, [r4, #12]
 8007432:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007436:	e6fb      	b.n	8007230 <__ieee754_rem_pio2+0x1d0>
 8007438:	46d0      	mov	r8, sl
 800743a:	e7dd      	b.n	80073f8 <__ieee754_rem_pio2+0x398>
 800743c:	41700000 	.word	0x41700000
 8007440:	0800d440 	.word	0x0800d440
 8007444:	00000000 	.word	0x00000000

08007448 <__kernel_rem_pio2>:
 8007448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800744c:	ed2d 8b02 	vpush	{d8}
 8007450:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8007454:	1ed4      	subs	r4, r2, #3
 8007456:	9306      	str	r3, [sp, #24]
 8007458:	9102      	str	r1, [sp, #8]
 800745a:	4bc3      	ldr	r3, [pc, #780]	; (8007768 <__kernel_rem_pio2+0x320>)
 800745c:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800745e:	9009      	str	r0, [sp, #36]	; 0x24
 8007460:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007464:	9300      	str	r3, [sp, #0]
 8007466:	9b06      	ldr	r3, [sp, #24]
 8007468:	3b01      	subs	r3, #1
 800746a:	9304      	str	r3, [sp, #16]
 800746c:	2318      	movs	r3, #24
 800746e:	fb94 f4f3 	sdiv	r4, r4, r3
 8007472:	f06f 0317 	mvn.w	r3, #23
 8007476:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800747a:	fb04 3303 	mla	r3, r4, r3, r3
 800747e:	eb03 0a02 	add.w	sl, r3, r2
 8007482:	9b00      	ldr	r3, [sp, #0]
 8007484:	9a04      	ldr	r2, [sp, #16]
 8007486:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8007758 <__kernel_rem_pio2+0x310>
 800748a:	eb03 0802 	add.w	r8, r3, r2
 800748e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007490:	1aa7      	subs	r7, r4, r2
 8007492:	ae20      	add	r6, sp, #128	; 0x80
 8007494:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8007498:	2500      	movs	r5, #0
 800749a:	4545      	cmp	r5, r8
 800749c:	dd13      	ble.n	80074c6 <__kernel_rem_pio2+0x7e>
 800749e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8007758 <__kernel_rem_pio2+0x310>
 80074a2:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80074a6:	2600      	movs	r6, #0
 80074a8:	9b00      	ldr	r3, [sp, #0]
 80074aa:	429e      	cmp	r6, r3
 80074ac:	dc32      	bgt.n	8007514 <__kernel_rem_pio2+0xcc>
 80074ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074b0:	9303      	str	r3, [sp, #12]
 80074b2:	9b06      	ldr	r3, [sp, #24]
 80074b4:	199d      	adds	r5, r3, r6
 80074b6:	ab20      	add	r3, sp, #128	; 0x80
 80074b8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80074bc:	9308      	str	r3, [sp, #32]
 80074be:	ec59 8b18 	vmov	r8, r9, d8
 80074c2:	2700      	movs	r7, #0
 80074c4:	e01f      	b.n	8007506 <__kernel_rem_pio2+0xbe>
 80074c6:	42ef      	cmn	r7, r5
 80074c8:	d407      	bmi.n	80074da <__kernel_rem_pio2+0x92>
 80074ca:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80074ce:	f7f9 f829 	bl	8000524 <__aeabi_i2d>
 80074d2:	e8e6 0102 	strd	r0, r1, [r6], #8
 80074d6:	3501      	adds	r5, #1
 80074d8:	e7df      	b.n	800749a <__kernel_rem_pio2+0x52>
 80074da:	ec51 0b18 	vmov	r0, r1, d8
 80074de:	e7f8      	b.n	80074d2 <__kernel_rem_pio2+0x8a>
 80074e0:	9908      	ldr	r1, [sp, #32]
 80074e2:	9d03      	ldr	r5, [sp, #12]
 80074e4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80074e8:	9108      	str	r1, [sp, #32]
 80074ea:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80074ee:	9503      	str	r5, [sp, #12]
 80074f0:	f7f9 f87e 	bl	80005f0 <__aeabi_dmul>
 80074f4:	4602      	mov	r2, r0
 80074f6:	460b      	mov	r3, r1
 80074f8:	4640      	mov	r0, r8
 80074fa:	4649      	mov	r1, r9
 80074fc:	f7f8 fec6 	bl	800028c <__adddf3>
 8007500:	3701      	adds	r7, #1
 8007502:	4680      	mov	r8, r0
 8007504:	4689      	mov	r9, r1
 8007506:	9b04      	ldr	r3, [sp, #16]
 8007508:	429f      	cmp	r7, r3
 800750a:	dde9      	ble.n	80074e0 <__kernel_rem_pio2+0x98>
 800750c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8007510:	3601      	adds	r6, #1
 8007512:	e7c9      	b.n	80074a8 <__kernel_rem_pio2+0x60>
 8007514:	9b00      	ldr	r3, [sp, #0]
 8007516:	9f00      	ldr	r7, [sp, #0]
 8007518:	aa0c      	add	r2, sp, #48	; 0x30
 800751a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800751e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007520:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007522:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007526:	930a      	str	r3, [sp, #40]	; 0x28
 8007528:	ab98      	add	r3, sp, #608	; 0x260
 800752a:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 800752e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007532:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007536:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800753a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800753e:	9308      	str	r3, [sp, #32]
 8007540:	9a08      	ldr	r2, [sp, #32]
 8007542:	ab98      	add	r3, sp, #608	; 0x260
 8007544:	4413      	add	r3, r2
 8007546:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 800754a:	2600      	movs	r6, #0
 800754c:	1bbb      	subs	r3, r7, r6
 800754e:	2b00      	cmp	r3, #0
 8007550:	dc77      	bgt.n	8007642 <__kernel_rem_pio2+0x1fa>
 8007552:	ec49 8b10 	vmov	d0, r8, r9
 8007556:	4650      	mov	r0, sl
 8007558:	f000 fd22 	bl	8007fa0 <scalbn>
 800755c:	ec55 4b10 	vmov	r4, r5, d0
 8007560:	2200      	movs	r2, #0
 8007562:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007566:	ee10 0a10 	vmov	r0, s0
 800756a:	4629      	mov	r1, r5
 800756c:	f7f9 f840 	bl	80005f0 <__aeabi_dmul>
 8007570:	ec41 0b10 	vmov	d0, r0, r1
 8007574:	f000 fc90 	bl	8007e98 <floor>
 8007578:	2200      	movs	r2, #0
 800757a:	ec51 0b10 	vmov	r0, r1, d0
 800757e:	4b7b      	ldr	r3, [pc, #492]	; (800776c <__kernel_rem_pio2+0x324>)
 8007580:	f7f9 f836 	bl	80005f0 <__aeabi_dmul>
 8007584:	4602      	mov	r2, r0
 8007586:	460b      	mov	r3, r1
 8007588:	4620      	mov	r0, r4
 800758a:	4629      	mov	r1, r5
 800758c:	f7f8 fe7c 	bl	8000288 <__aeabi_dsub>
 8007590:	460d      	mov	r5, r1
 8007592:	4604      	mov	r4, r0
 8007594:	f7f9 fadc 	bl	8000b50 <__aeabi_d2iz>
 8007598:	9003      	str	r0, [sp, #12]
 800759a:	f7f8 ffc3 	bl	8000524 <__aeabi_i2d>
 800759e:	4602      	mov	r2, r0
 80075a0:	460b      	mov	r3, r1
 80075a2:	4620      	mov	r0, r4
 80075a4:	4629      	mov	r1, r5
 80075a6:	f7f8 fe6f 	bl	8000288 <__aeabi_dsub>
 80075aa:	f1ba 0f00 	cmp.w	sl, #0
 80075ae:	4680      	mov	r8, r0
 80075b0:	4689      	mov	r9, r1
 80075b2:	dd6b      	ble.n	800768c <__kernel_rem_pio2+0x244>
 80075b4:	1e7a      	subs	r2, r7, #1
 80075b6:	ab0c      	add	r3, sp, #48	; 0x30
 80075b8:	f1ca 0118 	rsb	r1, sl, #24
 80075bc:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80075c0:	9c03      	ldr	r4, [sp, #12]
 80075c2:	fa40 f301 	asr.w	r3, r0, r1
 80075c6:	441c      	add	r4, r3
 80075c8:	408b      	lsls	r3, r1
 80075ca:	1ac0      	subs	r0, r0, r3
 80075cc:	ab0c      	add	r3, sp, #48	; 0x30
 80075ce:	9403      	str	r4, [sp, #12]
 80075d0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80075d4:	f1ca 0317 	rsb	r3, sl, #23
 80075d8:	fa40 fb03 	asr.w	fp, r0, r3
 80075dc:	f1bb 0f00 	cmp.w	fp, #0
 80075e0:	dd62      	ble.n	80076a8 <__kernel_rem_pio2+0x260>
 80075e2:	9b03      	ldr	r3, [sp, #12]
 80075e4:	2200      	movs	r2, #0
 80075e6:	3301      	adds	r3, #1
 80075e8:	9303      	str	r3, [sp, #12]
 80075ea:	4614      	mov	r4, r2
 80075ec:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80075f0:	4297      	cmp	r7, r2
 80075f2:	f300 8089 	bgt.w	8007708 <__kernel_rem_pio2+0x2c0>
 80075f6:	f1ba 0f00 	cmp.w	sl, #0
 80075fa:	dd07      	ble.n	800760c <__kernel_rem_pio2+0x1c4>
 80075fc:	f1ba 0f01 	cmp.w	sl, #1
 8007600:	f000 8096 	beq.w	8007730 <__kernel_rem_pio2+0x2e8>
 8007604:	f1ba 0f02 	cmp.w	sl, #2
 8007608:	f000 809c 	beq.w	8007744 <__kernel_rem_pio2+0x2fc>
 800760c:	f1bb 0f02 	cmp.w	fp, #2
 8007610:	d14a      	bne.n	80076a8 <__kernel_rem_pio2+0x260>
 8007612:	4642      	mov	r2, r8
 8007614:	464b      	mov	r3, r9
 8007616:	2000      	movs	r0, #0
 8007618:	4955      	ldr	r1, [pc, #340]	; (8007770 <__kernel_rem_pio2+0x328>)
 800761a:	f7f8 fe35 	bl	8000288 <__aeabi_dsub>
 800761e:	4680      	mov	r8, r0
 8007620:	4689      	mov	r9, r1
 8007622:	2c00      	cmp	r4, #0
 8007624:	d040      	beq.n	80076a8 <__kernel_rem_pio2+0x260>
 8007626:	4650      	mov	r0, sl
 8007628:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8007760 <__kernel_rem_pio2+0x318>
 800762c:	f000 fcb8 	bl	8007fa0 <scalbn>
 8007630:	4640      	mov	r0, r8
 8007632:	4649      	mov	r1, r9
 8007634:	ec53 2b10 	vmov	r2, r3, d0
 8007638:	f7f8 fe26 	bl	8000288 <__aeabi_dsub>
 800763c:	4680      	mov	r8, r0
 800763e:	4689      	mov	r9, r1
 8007640:	e032      	b.n	80076a8 <__kernel_rem_pio2+0x260>
 8007642:	2200      	movs	r2, #0
 8007644:	4b4b      	ldr	r3, [pc, #300]	; (8007774 <__kernel_rem_pio2+0x32c>)
 8007646:	4640      	mov	r0, r8
 8007648:	4649      	mov	r1, r9
 800764a:	f7f8 ffd1 	bl	80005f0 <__aeabi_dmul>
 800764e:	f7f9 fa7f 	bl	8000b50 <__aeabi_d2iz>
 8007652:	f7f8 ff67 	bl	8000524 <__aeabi_i2d>
 8007656:	2200      	movs	r2, #0
 8007658:	4b47      	ldr	r3, [pc, #284]	; (8007778 <__kernel_rem_pio2+0x330>)
 800765a:	4604      	mov	r4, r0
 800765c:	460d      	mov	r5, r1
 800765e:	f7f8 ffc7 	bl	80005f0 <__aeabi_dmul>
 8007662:	4602      	mov	r2, r0
 8007664:	460b      	mov	r3, r1
 8007666:	4640      	mov	r0, r8
 8007668:	4649      	mov	r1, r9
 800766a:	f7f8 fe0d 	bl	8000288 <__aeabi_dsub>
 800766e:	f7f9 fa6f 	bl	8000b50 <__aeabi_d2iz>
 8007672:	ab0c      	add	r3, sp, #48	; 0x30
 8007674:	4629      	mov	r1, r5
 8007676:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800767a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800767e:	4620      	mov	r0, r4
 8007680:	f7f8 fe04 	bl	800028c <__adddf3>
 8007684:	3601      	adds	r6, #1
 8007686:	4680      	mov	r8, r0
 8007688:	4689      	mov	r9, r1
 800768a:	e75f      	b.n	800754c <__kernel_rem_pio2+0x104>
 800768c:	d106      	bne.n	800769c <__kernel_rem_pio2+0x254>
 800768e:	1e7b      	subs	r3, r7, #1
 8007690:	aa0c      	add	r2, sp, #48	; 0x30
 8007692:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8007696:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800769a:	e79f      	b.n	80075dc <__kernel_rem_pio2+0x194>
 800769c:	2200      	movs	r2, #0
 800769e:	4b37      	ldr	r3, [pc, #220]	; (800777c <__kernel_rem_pio2+0x334>)
 80076a0:	f7f9 fa2c 	bl	8000afc <__aeabi_dcmpge>
 80076a4:	bb68      	cbnz	r0, 8007702 <__kernel_rem_pio2+0x2ba>
 80076a6:	4683      	mov	fp, r0
 80076a8:	2200      	movs	r2, #0
 80076aa:	2300      	movs	r3, #0
 80076ac:	4640      	mov	r0, r8
 80076ae:	4649      	mov	r1, r9
 80076b0:	f7f9 fa06 	bl	8000ac0 <__aeabi_dcmpeq>
 80076b4:	2800      	cmp	r0, #0
 80076b6:	f000 80c1 	beq.w	800783c <__kernel_rem_pio2+0x3f4>
 80076ba:	1e7c      	subs	r4, r7, #1
 80076bc:	4623      	mov	r3, r4
 80076be:	2200      	movs	r2, #0
 80076c0:	9900      	ldr	r1, [sp, #0]
 80076c2:	428b      	cmp	r3, r1
 80076c4:	da5c      	bge.n	8007780 <__kernel_rem_pio2+0x338>
 80076c6:	2a00      	cmp	r2, #0
 80076c8:	f040 808b 	bne.w	80077e2 <__kernel_rem_pio2+0x39a>
 80076cc:	2401      	movs	r4, #1
 80076ce:	f06f 0203 	mvn.w	r2, #3
 80076d2:	fb02 f304 	mul.w	r3, r2, r4
 80076d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80076d8:	58cb      	ldr	r3, [r1, r3]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d056      	beq.n	800778c <__kernel_rem_pio2+0x344>
 80076de:	9b08      	ldr	r3, [sp, #32]
 80076e0:	aa98      	add	r2, sp, #608	; 0x260
 80076e2:	4413      	add	r3, r2
 80076e4:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 80076e8:	9b06      	ldr	r3, [sp, #24]
 80076ea:	19dd      	adds	r5, r3, r7
 80076ec:	ab20      	add	r3, sp, #128	; 0x80
 80076ee:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80076f2:	19e3      	adds	r3, r4, r7
 80076f4:	1c7e      	adds	r6, r7, #1
 80076f6:	9303      	str	r3, [sp, #12]
 80076f8:	9b03      	ldr	r3, [sp, #12]
 80076fa:	429e      	cmp	r6, r3
 80076fc:	dd48      	ble.n	8007790 <__kernel_rem_pio2+0x348>
 80076fe:	461f      	mov	r7, r3
 8007700:	e712      	b.n	8007528 <__kernel_rem_pio2+0xe0>
 8007702:	f04f 0b02 	mov.w	fp, #2
 8007706:	e76c      	b.n	80075e2 <__kernel_rem_pio2+0x19a>
 8007708:	ab0c      	add	r3, sp, #48	; 0x30
 800770a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800770e:	b94c      	cbnz	r4, 8007724 <__kernel_rem_pio2+0x2dc>
 8007710:	b12b      	cbz	r3, 800771e <__kernel_rem_pio2+0x2d6>
 8007712:	a80c      	add	r0, sp, #48	; 0x30
 8007714:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8007718:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800771c:	2301      	movs	r3, #1
 800771e:	3201      	adds	r2, #1
 8007720:	461c      	mov	r4, r3
 8007722:	e765      	b.n	80075f0 <__kernel_rem_pio2+0x1a8>
 8007724:	a80c      	add	r0, sp, #48	; 0x30
 8007726:	1acb      	subs	r3, r1, r3
 8007728:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800772c:	4623      	mov	r3, r4
 800772e:	e7f6      	b.n	800771e <__kernel_rem_pio2+0x2d6>
 8007730:	1e7a      	subs	r2, r7, #1
 8007732:	ab0c      	add	r3, sp, #48	; 0x30
 8007734:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007738:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800773c:	a90c      	add	r1, sp, #48	; 0x30
 800773e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007742:	e763      	b.n	800760c <__kernel_rem_pio2+0x1c4>
 8007744:	1e7a      	subs	r2, r7, #1
 8007746:	ab0c      	add	r3, sp, #48	; 0x30
 8007748:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800774c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8007750:	e7f4      	b.n	800773c <__kernel_rem_pio2+0x2f4>
 8007752:	bf00      	nop
 8007754:	f3af 8000 	nop.w
	...
 8007764:	3ff00000 	.word	0x3ff00000
 8007768:	0800d588 	.word	0x0800d588
 800776c:	40200000 	.word	0x40200000
 8007770:	3ff00000 	.word	0x3ff00000
 8007774:	3e700000 	.word	0x3e700000
 8007778:	41700000 	.word	0x41700000
 800777c:	3fe00000 	.word	0x3fe00000
 8007780:	a90c      	add	r1, sp, #48	; 0x30
 8007782:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8007786:	3b01      	subs	r3, #1
 8007788:	430a      	orrs	r2, r1
 800778a:	e799      	b.n	80076c0 <__kernel_rem_pio2+0x278>
 800778c:	3401      	adds	r4, #1
 800778e:	e7a0      	b.n	80076d2 <__kernel_rem_pio2+0x28a>
 8007790:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007792:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007796:	f7f8 fec5 	bl	8000524 <__aeabi_i2d>
 800779a:	e8e5 0102 	strd	r0, r1, [r5], #8
 800779e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077a0:	9508      	str	r5, [sp, #32]
 80077a2:	461c      	mov	r4, r3
 80077a4:	2700      	movs	r7, #0
 80077a6:	f04f 0800 	mov.w	r8, #0
 80077aa:	f04f 0900 	mov.w	r9, #0
 80077ae:	9b04      	ldr	r3, [sp, #16]
 80077b0:	429f      	cmp	r7, r3
 80077b2:	dd03      	ble.n	80077bc <__kernel_rem_pio2+0x374>
 80077b4:	e8eb 8902 	strd	r8, r9, [fp], #8
 80077b8:	3601      	adds	r6, #1
 80077ba:	e79d      	b.n	80076f8 <__kernel_rem_pio2+0x2b0>
 80077bc:	9908      	ldr	r1, [sp, #32]
 80077be:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80077c2:	9108      	str	r1, [sp, #32]
 80077c4:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80077c8:	f7f8 ff12 	bl	80005f0 <__aeabi_dmul>
 80077cc:	4602      	mov	r2, r0
 80077ce:	460b      	mov	r3, r1
 80077d0:	4640      	mov	r0, r8
 80077d2:	4649      	mov	r1, r9
 80077d4:	f7f8 fd5a 	bl	800028c <__adddf3>
 80077d8:	3701      	adds	r7, #1
 80077da:	4680      	mov	r8, r0
 80077dc:	4689      	mov	r9, r1
 80077de:	e7e6      	b.n	80077ae <__kernel_rem_pio2+0x366>
 80077e0:	3c01      	subs	r4, #1
 80077e2:	ab0c      	add	r3, sp, #48	; 0x30
 80077e4:	f1aa 0a18 	sub.w	sl, sl, #24
 80077e8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d0f7      	beq.n	80077e0 <__kernel_rem_pio2+0x398>
 80077f0:	4650      	mov	r0, sl
 80077f2:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 8007ac8 <__kernel_rem_pio2+0x680>
 80077f6:	f000 fbd3 	bl	8007fa0 <scalbn>
 80077fa:	00e5      	lsls	r5, r4, #3
 80077fc:	ab98      	add	r3, sp, #608	; 0x260
 80077fe:	eb03 0905 	add.w	r9, r3, r5
 8007802:	ec57 6b10 	vmov	r6, r7, d0
 8007806:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 800780a:	46a0      	mov	r8, r4
 800780c:	f1b8 0f00 	cmp.w	r8, #0
 8007810:	da4d      	bge.n	80078ae <__kernel_rem_pio2+0x466>
 8007812:	ed9f 8baf 	vldr	d8, [pc, #700]	; 8007ad0 <__kernel_rem_pio2+0x688>
 8007816:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 800781a:	2300      	movs	r3, #0
 800781c:	9304      	str	r3, [sp, #16]
 800781e:	4657      	mov	r7, sl
 8007820:	9b04      	ldr	r3, [sp, #16]
 8007822:	ebb4 0903 	subs.w	r9, r4, r3
 8007826:	d476      	bmi.n	8007916 <__kernel_rem_pio2+0x4ce>
 8007828:	4bab      	ldr	r3, [pc, #684]	; (8007ad8 <__kernel_rem_pio2+0x690>)
 800782a:	461e      	mov	r6, r3
 800782c:	ab70      	add	r3, sp, #448	; 0x1c0
 800782e:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007832:	ed8d 8b06 	vstr	d8, [sp, #24]
 8007836:	f04f 0800 	mov.w	r8, #0
 800783a:	e05e      	b.n	80078fa <__kernel_rem_pio2+0x4b2>
 800783c:	f1ca 0000 	rsb	r0, sl, #0
 8007840:	ec49 8b10 	vmov	d0, r8, r9
 8007844:	f000 fbac 	bl	8007fa0 <scalbn>
 8007848:	ec55 4b10 	vmov	r4, r5, d0
 800784c:	2200      	movs	r2, #0
 800784e:	4ba3      	ldr	r3, [pc, #652]	; (8007adc <__kernel_rem_pio2+0x694>)
 8007850:	ee10 0a10 	vmov	r0, s0
 8007854:	4629      	mov	r1, r5
 8007856:	f7f9 f951 	bl	8000afc <__aeabi_dcmpge>
 800785a:	b1f8      	cbz	r0, 800789c <__kernel_rem_pio2+0x454>
 800785c:	2200      	movs	r2, #0
 800785e:	4ba0      	ldr	r3, [pc, #640]	; (8007ae0 <__kernel_rem_pio2+0x698>)
 8007860:	4620      	mov	r0, r4
 8007862:	4629      	mov	r1, r5
 8007864:	f7f8 fec4 	bl	80005f0 <__aeabi_dmul>
 8007868:	f7f9 f972 	bl	8000b50 <__aeabi_d2iz>
 800786c:	4606      	mov	r6, r0
 800786e:	f7f8 fe59 	bl	8000524 <__aeabi_i2d>
 8007872:	2200      	movs	r2, #0
 8007874:	4b99      	ldr	r3, [pc, #612]	; (8007adc <__kernel_rem_pio2+0x694>)
 8007876:	f7f8 febb 	bl	80005f0 <__aeabi_dmul>
 800787a:	460b      	mov	r3, r1
 800787c:	4602      	mov	r2, r0
 800787e:	4629      	mov	r1, r5
 8007880:	4620      	mov	r0, r4
 8007882:	f7f8 fd01 	bl	8000288 <__aeabi_dsub>
 8007886:	f7f9 f963 	bl	8000b50 <__aeabi_d2iz>
 800788a:	1c7c      	adds	r4, r7, #1
 800788c:	ab0c      	add	r3, sp, #48	; 0x30
 800788e:	f10a 0a18 	add.w	sl, sl, #24
 8007892:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8007896:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800789a:	e7a9      	b.n	80077f0 <__kernel_rem_pio2+0x3a8>
 800789c:	4620      	mov	r0, r4
 800789e:	4629      	mov	r1, r5
 80078a0:	f7f9 f956 	bl	8000b50 <__aeabi_d2iz>
 80078a4:	ab0c      	add	r3, sp, #48	; 0x30
 80078a6:	463c      	mov	r4, r7
 80078a8:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80078ac:	e7a0      	b.n	80077f0 <__kernel_rem_pio2+0x3a8>
 80078ae:	ab0c      	add	r3, sp, #48	; 0x30
 80078b0:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80078b4:	f7f8 fe36 	bl	8000524 <__aeabi_i2d>
 80078b8:	4632      	mov	r2, r6
 80078ba:	463b      	mov	r3, r7
 80078bc:	f7f8 fe98 	bl	80005f0 <__aeabi_dmul>
 80078c0:	2200      	movs	r2, #0
 80078c2:	e969 0102 	strd	r0, r1, [r9, #-8]!
 80078c6:	4b86      	ldr	r3, [pc, #536]	; (8007ae0 <__kernel_rem_pio2+0x698>)
 80078c8:	4630      	mov	r0, r6
 80078ca:	4639      	mov	r1, r7
 80078cc:	f7f8 fe90 	bl	80005f0 <__aeabi_dmul>
 80078d0:	f108 38ff 	add.w	r8, r8, #4294967295
 80078d4:	4606      	mov	r6, r0
 80078d6:	460f      	mov	r7, r1
 80078d8:	e798      	b.n	800780c <__kernel_rem_pio2+0x3c4>
 80078da:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80078de:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 80078e2:	f7f8 fe85 	bl	80005f0 <__aeabi_dmul>
 80078e6:	4602      	mov	r2, r0
 80078e8:	460b      	mov	r3, r1
 80078ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80078ee:	f7f8 fccd 	bl	800028c <__adddf3>
 80078f2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80078f6:	f108 0801 	add.w	r8, r8, #1
 80078fa:	9b00      	ldr	r3, [sp, #0]
 80078fc:	4598      	cmp	r8, r3
 80078fe:	dc02      	bgt.n	8007906 <__kernel_rem_pio2+0x4be>
 8007900:	9b04      	ldr	r3, [sp, #16]
 8007902:	4598      	cmp	r8, r3
 8007904:	dde9      	ble.n	80078da <__kernel_rem_pio2+0x492>
 8007906:	9b04      	ldr	r3, [sp, #16]
 8007908:	ed9d 7b06 	vldr	d7, [sp, #24]
 800790c:	3301      	adds	r3, #1
 800790e:	ecaa 7b02 	vstmia	sl!, {d7}
 8007912:	9304      	str	r3, [sp, #16]
 8007914:	e784      	b.n	8007820 <__kernel_rem_pio2+0x3d8>
 8007916:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8007918:	2b03      	cmp	r3, #3
 800791a:	d85d      	bhi.n	80079d8 <__kernel_rem_pio2+0x590>
 800791c:	e8df f003 	tbb	[pc, r3]
 8007920:	0226264b 	.word	0x0226264b
 8007924:	ab98      	add	r3, sp, #608	; 0x260
 8007926:	441d      	add	r5, r3
 8007928:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 800792c:	462e      	mov	r6, r5
 800792e:	46a2      	mov	sl, r4
 8007930:	f1ba 0f00 	cmp.w	sl, #0
 8007934:	dc6e      	bgt.n	8007a14 <__kernel_rem_pio2+0x5cc>
 8007936:	462e      	mov	r6, r5
 8007938:	46a2      	mov	sl, r4
 800793a:	f1ba 0f01 	cmp.w	sl, #1
 800793e:	f300 808a 	bgt.w	8007a56 <__kernel_rem_pio2+0x60e>
 8007942:	2000      	movs	r0, #0
 8007944:	2100      	movs	r1, #0
 8007946:	2c01      	cmp	r4, #1
 8007948:	f300 80a6 	bgt.w	8007a98 <__kernel_rem_pio2+0x650>
 800794c:	f1bb 0f00 	cmp.w	fp, #0
 8007950:	f040 80a8 	bne.w	8007aa4 <__kernel_rem_pio2+0x65c>
 8007954:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 8007958:	9c02      	ldr	r4, [sp, #8]
 800795a:	e9c4 2300 	strd	r2, r3, [r4]
 800795e:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 8007962:	e9c4 0104 	strd	r0, r1, [r4, #16]
 8007966:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800796a:	e035      	b.n	80079d8 <__kernel_rem_pio2+0x590>
 800796c:	3508      	adds	r5, #8
 800796e:	ab48      	add	r3, sp, #288	; 0x120
 8007970:	441d      	add	r5, r3
 8007972:	4626      	mov	r6, r4
 8007974:	2000      	movs	r0, #0
 8007976:	2100      	movs	r1, #0
 8007978:	2e00      	cmp	r6, #0
 800797a:	da3c      	bge.n	80079f6 <__kernel_rem_pio2+0x5ae>
 800797c:	f1bb 0f00 	cmp.w	fp, #0
 8007980:	d03f      	beq.n	8007a02 <__kernel_rem_pio2+0x5ba>
 8007982:	4602      	mov	r2, r0
 8007984:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007988:	9d02      	ldr	r5, [sp, #8]
 800798a:	e9c5 2300 	strd	r2, r3, [r5]
 800798e:	4602      	mov	r2, r0
 8007990:	460b      	mov	r3, r1
 8007992:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8007996:	f7f8 fc77 	bl	8000288 <__aeabi_dsub>
 800799a:	ae4a      	add	r6, sp, #296	; 0x128
 800799c:	2501      	movs	r5, #1
 800799e:	42ac      	cmp	r4, r5
 80079a0:	da32      	bge.n	8007a08 <__kernel_rem_pio2+0x5c0>
 80079a2:	f1bb 0f00 	cmp.w	fp, #0
 80079a6:	d002      	beq.n	80079ae <__kernel_rem_pio2+0x566>
 80079a8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80079ac:	4619      	mov	r1, r3
 80079ae:	9b02      	ldr	r3, [sp, #8]
 80079b0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80079b4:	e010      	b.n	80079d8 <__kernel_rem_pio2+0x590>
 80079b6:	ab98      	add	r3, sp, #608	; 0x260
 80079b8:	441d      	add	r5, r3
 80079ba:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 80079be:	2000      	movs	r0, #0
 80079c0:	2100      	movs	r1, #0
 80079c2:	2c00      	cmp	r4, #0
 80079c4:	da11      	bge.n	80079ea <__kernel_rem_pio2+0x5a2>
 80079c6:	f1bb 0f00 	cmp.w	fp, #0
 80079ca:	d002      	beq.n	80079d2 <__kernel_rem_pio2+0x58a>
 80079cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80079d0:	4619      	mov	r1, r3
 80079d2:	9b02      	ldr	r3, [sp, #8]
 80079d4:	e9c3 0100 	strd	r0, r1, [r3]
 80079d8:	9b03      	ldr	r3, [sp, #12]
 80079da:	f003 0007 	and.w	r0, r3, #7
 80079de:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80079e2:	ecbd 8b02 	vpop	{d8}
 80079e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079ea:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80079ee:	f7f8 fc4d 	bl	800028c <__adddf3>
 80079f2:	3c01      	subs	r4, #1
 80079f4:	e7e5      	b.n	80079c2 <__kernel_rem_pio2+0x57a>
 80079f6:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80079fa:	f7f8 fc47 	bl	800028c <__adddf3>
 80079fe:	3e01      	subs	r6, #1
 8007a00:	e7ba      	b.n	8007978 <__kernel_rem_pio2+0x530>
 8007a02:	4602      	mov	r2, r0
 8007a04:	460b      	mov	r3, r1
 8007a06:	e7bf      	b.n	8007988 <__kernel_rem_pio2+0x540>
 8007a08:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8007a0c:	f7f8 fc3e 	bl	800028c <__adddf3>
 8007a10:	3501      	adds	r5, #1
 8007a12:	e7c4      	b.n	800799e <__kernel_rem_pio2+0x556>
 8007a14:	ed16 7b02 	vldr	d7, [r6, #-8]
 8007a18:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 8007a1c:	ec53 2b17 	vmov	r2, r3, d7
 8007a20:	4640      	mov	r0, r8
 8007a22:	4649      	mov	r1, r9
 8007a24:	ed8d 7b00 	vstr	d7, [sp]
 8007a28:	f7f8 fc30 	bl	800028c <__adddf3>
 8007a2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a30:	4602      	mov	r2, r0
 8007a32:	460b      	mov	r3, r1
 8007a34:	4640      	mov	r0, r8
 8007a36:	4649      	mov	r1, r9
 8007a38:	f7f8 fc26 	bl	8000288 <__aeabi_dsub>
 8007a3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a40:	f7f8 fc24 	bl	800028c <__adddf3>
 8007a44:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007a48:	e966 0102 	strd	r0, r1, [r6, #-8]!
 8007a4c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a50:	ed06 7b02 	vstr	d7, [r6, #-8]
 8007a54:	e76c      	b.n	8007930 <__kernel_rem_pio2+0x4e8>
 8007a56:	ed16 7b02 	vldr	d7, [r6, #-8]
 8007a5a:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 8007a5e:	ec53 2b17 	vmov	r2, r3, d7
 8007a62:	4640      	mov	r0, r8
 8007a64:	4649      	mov	r1, r9
 8007a66:	ed8d 7b00 	vstr	d7, [sp]
 8007a6a:	f7f8 fc0f 	bl	800028c <__adddf3>
 8007a6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a72:	4602      	mov	r2, r0
 8007a74:	460b      	mov	r3, r1
 8007a76:	4640      	mov	r0, r8
 8007a78:	4649      	mov	r1, r9
 8007a7a:	f7f8 fc05 	bl	8000288 <__aeabi_dsub>
 8007a7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a82:	f7f8 fc03 	bl	800028c <__adddf3>
 8007a86:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007a8a:	e966 0102 	strd	r0, r1, [r6, #-8]!
 8007a8e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a92:	ed06 7b02 	vstr	d7, [r6, #-8]
 8007a96:	e750      	b.n	800793a <__kernel_rem_pio2+0x4f2>
 8007a98:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8007a9c:	f7f8 fbf6 	bl	800028c <__adddf3>
 8007aa0:	3c01      	subs	r4, #1
 8007aa2:	e750      	b.n	8007946 <__kernel_rem_pio2+0x4fe>
 8007aa4:	9a02      	ldr	r2, [sp, #8]
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	6013      	str	r3, [r2, #0]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6110      	str	r0, [r2, #16]
 8007aae:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007ab2:	6053      	str	r3, [r2, #4]
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	6093      	str	r3, [r2, #8]
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007abe:	60d3      	str	r3, [r2, #12]
 8007ac0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007ac4:	6153      	str	r3, [r2, #20]
 8007ac6:	e787      	b.n	80079d8 <__kernel_rem_pio2+0x590>
 8007ac8:	00000000 	.word	0x00000000
 8007acc:	3ff00000 	.word	0x3ff00000
	...
 8007ad8:	0800d548 	.word	0x0800d548
 8007adc:	41700000 	.word	0x41700000
 8007ae0:	3e700000 	.word	0x3e700000
 8007ae4:	00000000 	.word	0x00000000

08007ae8 <__kernel_tan>:
 8007ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aec:	ec5b ab10 	vmov	sl, fp, d0
 8007af0:	4bc1      	ldr	r3, [pc, #772]	; (8007df8 <__kernel_tan+0x310>)
 8007af2:	b089      	sub	sp, #36	; 0x24
 8007af4:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8007af8:	429f      	cmp	r7, r3
 8007afa:	ec59 8b11 	vmov	r8, r9, d1
 8007afe:	4606      	mov	r6, r0
 8007b00:	f8cd b008 	str.w	fp, [sp, #8]
 8007b04:	dc23      	bgt.n	8007b4e <__kernel_tan+0x66>
 8007b06:	ee10 0a10 	vmov	r0, s0
 8007b0a:	4659      	mov	r1, fp
 8007b0c:	f7f9 f820 	bl	8000b50 <__aeabi_d2iz>
 8007b10:	2800      	cmp	r0, #0
 8007b12:	d146      	bne.n	8007ba2 <__kernel_tan+0xba>
 8007b14:	4653      	mov	r3, sl
 8007b16:	431f      	orrs	r7, r3
 8007b18:	1c73      	adds	r3, r6, #1
 8007b1a:	433b      	orrs	r3, r7
 8007b1c:	d110      	bne.n	8007b40 <__kernel_tan+0x58>
 8007b1e:	ec4b ab10 	vmov	d0, sl, fp
 8007b22:	f000 f9b1 	bl	8007e88 <fabs>
 8007b26:	49b5      	ldr	r1, [pc, #724]	; (8007dfc <__kernel_tan+0x314>)
 8007b28:	ec53 2b10 	vmov	r2, r3, d0
 8007b2c:	2000      	movs	r0, #0
 8007b2e:	f7f8 fe89 	bl	8000844 <__aeabi_ddiv>
 8007b32:	4682      	mov	sl, r0
 8007b34:	468b      	mov	fp, r1
 8007b36:	ec4b ab10 	vmov	d0, sl, fp
 8007b3a:	b009      	add	sp, #36	; 0x24
 8007b3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b40:	2e01      	cmp	r6, #1
 8007b42:	d0f8      	beq.n	8007b36 <__kernel_tan+0x4e>
 8007b44:	4652      	mov	r2, sl
 8007b46:	465b      	mov	r3, fp
 8007b48:	2000      	movs	r0, #0
 8007b4a:	49ad      	ldr	r1, [pc, #692]	; (8007e00 <__kernel_tan+0x318>)
 8007b4c:	e7ef      	b.n	8007b2e <__kernel_tan+0x46>
 8007b4e:	4bad      	ldr	r3, [pc, #692]	; (8007e04 <__kernel_tan+0x31c>)
 8007b50:	429f      	cmp	r7, r3
 8007b52:	dd26      	ble.n	8007ba2 <__kernel_tan+0xba>
 8007b54:	9b02      	ldr	r3, [sp, #8]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	da09      	bge.n	8007b6e <__kernel_tan+0x86>
 8007b5a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007b5e:	469b      	mov	fp, r3
 8007b60:	ee10 aa10 	vmov	sl, s0
 8007b64:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007b68:	ee11 8a10 	vmov	r8, s2
 8007b6c:	4699      	mov	r9, r3
 8007b6e:	4652      	mov	r2, sl
 8007b70:	465b      	mov	r3, fp
 8007b72:	a183      	add	r1, pc, #524	; (adr r1, 8007d80 <__kernel_tan+0x298>)
 8007b74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b78:	f7f8 fb86 	bl	8000288 <__aeabi_dsub>
 8007b7c:	4642      	mov	r2, r8
 8007b7e:	464b      	mov	r3, r9
 8007b80:	4604      	mov	r4, r0
 8007b82:	460d      	mov	r5, r1
 8007b84:	a180      	add	r1, pc, #512	; (adr r1, 8007d88 <__kernel_tan+0x2a0>)
 8007b86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b8a:	f7f8 fb7d 	bl	8000288 <__aeabi_dsub>
 8007b8e:	4622      	mov	r2, r4
 8007b90:	462b      	mov	r3, r5
 8007b92:	f7f8 fb7b 	bl	800028c <__adddf3>
 8007b96:	f04f 0800 	mov.w	r8, #0
 8007b9a:	4682      	mov	sl, r0
 8007b9c:	468b      	mov	fp, r1
 8007b9e:	f04f 0900 	mov.w	r9, #0
 8007ba2:	4652      	mov	r2, sl
 8007ba4:	465b      	mov	r3, fp
 8007ba6:	4650      	mov	r0, sl
 8007ba8:	4659      	mov	r1, fp
 8007baa:	f7f8 fd21 	bl	80005f0 <__aeabi_dmul>
 8007bae:	4602      	mov	r2, r0
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	e9cd 0100 	strd	r0, r1, [sp]
 8007bb6:	f7f8 fd1b 	bl	80005f0 <__aeabi_dmul>
 8007bba:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bbe:	4604      	mov	r4, r0
 8007bc0:	460d      	mov	r5, r1
 8007bc2:	4650      	mov	r0, sl
 8007bc4:	4659      	mov	r1, fp
 8007bc6:	f7f8 fd13 	bl	80005f0 <__aeabi_dmul>
 8007bca:	a371      	add	r3, pc, #452	; (adr r3, 8007d90 <__kernel_tan+0x2a8>)
 8007bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007bd4:	4620      	mov	r0, r4
 8007bd6:	4629      	mov	r1, r5
 8007bd8:	f7f8 fd0a 	bl	80005f0 <__aeabi_dmul>
 8007bdc:	a36e      	add	r3, pc, #440	; (adr r3, 8007d98 <__kernel_tan+0x2b0>)
 8007bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007be2:	f7f8 fb53 	bl	800028c <__adddf3>
 8007be6:	4622      	mov	r2, r4
 8007be8:	462b      	mov	r3, r5
 8007bea:	f7f8 fd01 	bl	80005f0 <__aeabi_dmul>
 8007bee:	a36c      	add	r3, pc, #432	; (adr r3, 8007da0 <__kernel_tan+0x2b8>)
 8007bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf4:	f7f8 fb4a 	bl	800028c <__adddf3>
 8007bf8:	4622      	mov	r2, r4
 8007bfa:	462b      	mov	r3, r5
 8007bfc:	f7f8 fcf8 	bl	80005f0 <__aeabi_dmul>
 8007c00:	a369      	add	r3, pc, #420	; (adr r3, 8007da8 <__kernel_tan+0x2c0>)
 8007c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c06:	f7f8 fb41 	bl	800028c <__adddf3>
 8007c0a:	4622      	mov	r2, r4
 8007c0c:	462b      	mov	r3, r5
 8007c0e:	f7f8 fcef 	bl	80005f0 <__aeabi_dmul>
 8007c12:	a367      	add	r3, pc, #412	; (adr r3, 8007db0 <__kernel_tan+0x2c8>)
 8007c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c18:	f7f8 fb38 	bl	800028c <__adddf3>
 8007c1c:	4622      	mov	r2, r4
 8007c1e:	462b      	mov	r3, r5
 8007c20:	f7f8 fce6 	bl	80005f0 <__aeabi_dmul>
 8007c24:	a364      	add	r3, pc, #400	; (adr r3, 8007db8 <__kernel_tan+0x2d0>)
 8007c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c2a:	f7f8 fb2f 	bl	800028c <__adddf3>
 8007c2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c32:	f7f8 fcdd 	bl	80005f0 <__aeabi_dmul>
 8007c36:	a362      	add	r3, pc, #392	; (adr r3, 8007dc0 <__kernel_tan+0x2d8>)
 8007c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c3c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007c40:	4620      	mov	r0, r4
 8007c42:	4629      	mov	r1, r5
 8007c44:	f7f8 fcd4 	bl	80005f0 <__aeabi_dmul>
 8007c48:	a35f      	add	r3, pc, #380	; (adr r3, 8007dc8 <__kernel_tan+0x2e0>)
 8007c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c4e:	f7f8 fb1d 	bl	800028c <__adddf3>
 8007c52:	4622      	mov	r2, r4
 8007c54:	462b      	mov	r3, r5
 8007c56:	f7f8 fccb 	bl	80005f0 <__aeabi_dmul>
 8007c5a:	a35d      	add	r3, pc, #372	; (adr r3, 8007dd0 <__kernel_tan+0x2e8>)
 8007c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c60:	f7f8 fb14 	bl	800028c <__adddf3>
 8007c64:	4622      	mov	r2, r4
 8007c66:	462b      	mov	r3, r5
 8007c68:	f7f8 fcc2 	bl	80005f0 <__aeabi_dmul>
 8007c6c:	a35a      	add	r3, pc, #360	; (adr r3, 8007dd8 <__kernel_tan+0x2f0>)
 8007c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c72:	f7f8 fb0b 	bl	800028c <__adddf3>
 8007c76:	4622      	mov	r2, r4
 8007c78:	462b      	mov	r3, r5
 8007c7a:	f7f8 fcb9 	bl	80005f0 <__aeabi_dmul>
 8007c7e:	a358      	add	r3, pc, #352	; (adr r3, 8007de0 <__kernel_tan+0x2f8>)
 8007c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c84:	f7f8 fb02 	bl	800028c <__adddf3>
 8007c88:	4622      	mov	r2, r4
 8007c8a:	462b      	mov	r3, r5
 8007c8c:	f7f8 fcb0 	bl	80005f0 <__aeabi_dmul>
 8007c90:	a355      	add	r3, pc, #340	; (adr r3, 8007de8 <__kernel_tan+0x300>)
 8007c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c96:	f7f8 faf9 	bl	800028c <__adddf3>
 8007c9a:	4602      	mov	r2, r0
 8007c9c:	460b      	mov	r3, r1
 8007c9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ca2:	f7f8 faf3 	bl	800028c <__adddf3>
 8007ca6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007caa:	f7f8 fca1 	bl	80005f0 <__aeabi_dmul>
 8007cae:	4642      	mov	r2, r8
 8007cb0:	464b      	mov	r3, r9
 8007cb2:	f7f8 faeb 	bl	800028c <__adddf3>
 8007cb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007cba:	f7f8 fc99 	bl	80005f0 <__aeabi_dmul>
 8007cbe:	4602      	mov	r2, r0
 8007cc0:	460b      	mov	r3, r1
 8007cc2:	4640      	mov	r0, r8
 8007cc4:	4649      	mov	r1, r9
 8007cc6:	f7f8 fae1 	bl	800028c <__adddf3>
 8007cca:	a349      	add	r3, pc, #292	; (adr r3, 8007df0 <__kernel_tan+0x308>)
 8007ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cd0:	4604      	mov	r4, r0
 8007cd2:	460d      	mov	r5, r1
 8007cd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007cd8:	f7f8 fc8a 	bl	80005f0 <__aeabi_dmul>
 8007cdc:	4622      	mov	r2, r4
 8007cde:	462b      	mov	r3, r5
 8007ce0:	f7f8 fad4 	bl	800028c <__adddf3>
 8007ce4:	e9cd 0100 	strd	r0, r1, [sp]
 8007ce8:	460b      	mov	r3, r1
 8007cea:	4602      	mov	r2, r0
 8007cec:	4659      	mov	r1, fp
 8007cee:	4650      	mov	r0, sl
 8007cf0:	f7f8 facc 	bl	800028c <__adddf3>
 8007cf4:	4b43      	ldr	r3, [pc, #268]	; (8007e04 <__kernel_tan+0x31c>)
 8007cf6:	429f      	cmp	r7, r3
 8007cf8:	4604      	mov	r4, r0
 8007cfa:	460d      	mov	r5, r1
 8007cfc:	f340 8084 	ble.w	8007e08 <__kernel_tan+0x320>
 8007d00:	4630      	mov	r0, r6
 8007d02:	f7f8 fc0f 	bl	8000524 <__aeabi_i2d>
 8007d06:	4622      	mov	r2, r4
 8007d08:	4680      	mov	r8, r0
 8007d0a:	4689      	mov	r9, r1
 8007d0c:	462b      	mov	r3, r5
 8007d0e:	4620      	mov	r0, r4
 8007d10:	4629      	mov	r1, r5
 8007d12:	f7f8 fc6d 	bl	80005f0 <__aeabi_dmul>
 8007d16:	4642      	mov	r2, r8
 8007d18:	4606      	mov	r6, r0
 8007d1a:	460f      	mov	r7, r1
 8007d1c:	464b      	mov	r3, r9
 8007d1e:	4620      	mov	r0, r4
 8007d20:	4629      	mov	r1, r5
 8007d22:	f7f8 fab3 	bl	800028c <__adddf3>
 8007d26:	4602      	mov	r2, r0
 8007d28:	460b      	mov	r3, r1
 8007d2a:	4630      	mov	r0, r6
 8007d2c:	4639      	mov	r1, r7
 8007d2e:	f7f8 fd89 	bl	8000844 <__aeabi_ddiv>
 8007d32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d36:	f7f8 faa7 	bl	8000288 <__aeabi_dsub>
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	460b      	mov	r3, r1
 8007d3e:	4650      	mov	r0, sl
 8007d40:	4659      	mov	r1, fp
 8007d42:	f7f8 faa1 	bl	8000288 <__aeabi_dsub>
 8007d46:	4602      	mov	r2, r0
 8007d48:	460b      	mov	r3, r1
 8007d4a:	f7f8 fa9f 	bl	800028c <__adddf3>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	460b      	mov	r3, r1
 8007d52:	4640      	mov	r0, r8
 8007d54:	4649      	mov	r1, r9
 8007d56:	f7f8 fa97 	bl	8000288 <__aeabi_dsub>
 8007d5a:	9b02      	ldr	r3, [sp, #8]
 8007d5c:	4604      	mov	r4, r0
 8007d5e:	1798      	asrs	r0, r3, #30
 8007d60:	f000 0002 	and.w	r0, r0, #2
 8007d64:	f1c0 0001 	rsb	r0, r0, #1
 8007d68:	460d      	mov	r5, r1
 8007d6a:	f7f8 fbdb 	bl	8000524 <__aeabi_i2d>
 8007d6e:	4602      	mov	r2, r0
 8007d70:	460b      	mov	r3, r1
 8007d72:	4620      	mov	r0, r4
 8007d74:	4629      	mov	r1, r5
 8007d76:	f7f8 fc3b 	bl	80005f0 <__aeabi_dmul>
 8007d7a:	e6da      	b.n	8007b32 <__kernel_tan+0x4a>
 8007d7c:	f3af 8000 	nop.w
 8007d80:	54442d18 	.word	0x54442d18
 8007d84:	3fe921fb 	.word	0x3fe921fb
 8007d88:	33145c07 	.word	0x33145c07
 8007d8c:	3c81a626 	.word	0x3c81a626
 8007d90:	74bf7ad4 	.word	0x74bf7ad4
 8007d94:	3efb2a70 	.word	0x3efb2a70
 8007d98:	32f0a7e9 	.word	0x32f0a7e9
 8007d9c:	3f12b80f 	.word	0x3f12b80f
 8007da0:	1a8d1068 	.word	0x1a8d1068
 8007da4:	3f3026f7 	.word	0x3f3026f7
 8007da8:	fee08315 	.word	0xfee08315
 8007dac:	3f57dbc8 	.word	0x3f57dbc8
 8007db0:	e96e8493 	.word	0xe96e8493
 8007db4:	3f8226e3 	.word	0x3f8226e3
 8007db8:	1bb341fe 	.word	0x1bb341fe
 8007dbc:	3faba1ba 	.word	0x3faba1ba
 8007dc0:	db605373 	.word	0xdb605373
 8007dc4:	bef375cb 	.word	0xbef375cb
 8007dc8:	a03792a6 	.word	0xa03792a6
 8007dcc:	3f147e88 	.word	0x3f147e88
 8007dd0:	f2f26501 	.word	0xf2f26501
 8007dd4:	3f4344d8 	.word	0x3f4344d8
 8007dd8:	c9560328 	.word	0xc9560328
 8007ddc:	3f6d6d22 	.word	0x3f6d6d22
 8007de0:	8406d637 	.word	0x8406d637
 8007de4:	3f9664f4 	.word	0x3f9664f4
 8007de8:	1110fe7a 	.word	0x1110fe7a
 8007dec:	3fc11111 	.word	0x3fc11111
 8007df0:	55555563 	.word	0x55555563
 8007df4:	3fd55555 	.word	0x3fd55555
 8007df8:	3e2fffff 	.word	0x3e2fffff
 8007dfc:	3ff00000 	.word	0x3ff00000
 8007e00:	bff00000 	.word	0xbff00000
 8007e04:	3fe59427 	.word	0x3fe59427
 8007e08:	2e01      	cmp	r6, #1
 8007e0a:	d036      	beq.n	8007e7a <__kernel_tan+0x392>
 8007e0c:	460f      	mov	r7, r1
 8007e0e:	4602      	mov	r2, r0
 8007e10:	460b      	mov	r3, r1
 8007e12:	2000      	movs	r0, #0
 8007e14:	491a      	ldr	r1, [pc, #104]	; (8007e80 <__kernel_tan+0x398>)
 8007e16:	f7f8 fd15 	bl	8000844 <__aeabi_ddiv>
 8007e1a:	2600      	movs	r6, #0
 8007e1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e20:	4652      	mov	r2, sl
 8007e22:	465b      	mov	r3, fp
 8007e24:	4630      	mov	r0, r6
 8007e26:	4639      	mov	r1, r7
 8007e28:	f7f8 fa2e 	bl	8000288 <__aeabi_dsub>
 8007e2c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007e30:	4602      	mov	r2, r0
 8007e32:	460b      	mov	r3, r1
 8007e34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e38:	f7f8 fa26 	bl	8000288 <__aeabi_dsub>
 8007e3c:	4632      	mov	r2, r6
 8007e3e:	462b      	mov	r3, r5
 8007e40:	f7f8 fbd6 	bl	80005f0 <__aeabi_dmul>
 8007e44:	4632      	mov	r2, r6
 8007e46:	4682      	mov	sl, r0
 8007e48:	468b      	mov	fp, r1
 8007e4a:	462b      	mov	r3, r5
 8007e4c:	4630      	mov	r0, r6
 8007e4e:	4639      	mov	r1, r7
 8007e50:	f7f8 fbce 	bl	80005f0 <__aeabi_dmul>
 8007e54:	2200      	movs	r2, #0
 8007e56:	4b0b      	ldr	r3, [pc, #44]	; (8007e84 <__kernel_tan+0x39c>)
 8007e58:	f7f8 fa18 	bl	800028c <__adddf3>
 8007e5c:	4602      	mov	r2, r0
 8007e5e:	460b      	mov	r3, r1
 8007e60:	4650      	mov	r0, sl
 8007e62:	4659      	mov	r1, fp
 8007e64:	f7f8 fa12 	bl	800028c <__adddf3>
 8007e68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e6c:	f7f8 fbc0 	bl	80005f0 <__aeabi_dmul>
 8007e70:	4632      	mov	r2, r6
 8007e72:	462b      	mov	r3, r5
 8007e74:	f7f8 fa0a 	bl	800028c <__adddf3>
 8007e78:	e65b      	b.n	8007b32 <__kernel_tan+0x4a>
 8007e7a:	4682      	mov	sl, r0
 8007e7c:	468b      	mov	fp, r1
 8007e7e:	e65a      	b.n	8007b36 <__kernel_tan+0x4e>
 8007e80:	bff00000 	.word	0xbff00000
 8007e84:	3ff00000 	.word	0x3ff00000

08007e88 <fabs>:
 8007e88:	ec53 2b10 	vmov	r2, r3, d0
 8007e8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007e90:	ec43 2b10 	vmov	d0, r2, r3
 8007e94:	4770      	bx	lr
	...

08007e98 <floor>:
 8007e98:	ec51 0b10 	vmov	r0, r1, d0
 8007e9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ea0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8007ea4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8007ea8:	2e13      	cmp	r6, #19
 8007eaa:	ee10 8a10 	vmov	r8, s0
 8007eae:	460c      	mov	r4, r1
 8007eb0:	ee10 5a10 	vmov	r5, s0
 8007eb4:	dc35      	bgt.n	8007f22 <floor+0x8a>
 8007eb6:	2e00      	cmp	r6, #0
 8007eb8:	da17      	bge.n	8007eea <floor+0x52>
 8007eba:	a335      	add	r3, pc, #212	; (adr r3, 8007f90 <floor+0xf8>)
 8007ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec0:	f7f8 f9e4 	bl	800028c <__adddf3>
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	f7f8 fe22 	bl	8000b10 <__aeabi_dcmpgt>
 8007ecc:	b150      	cbz	r0, 8007ee4 <floor+0x4c>
 8007ece:	2c00      	cmp	r4, #0
 8007ed0:	da5a      	bge.n	8007f88 <floor+0xf0>
 8007ed2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8007ed6:	ea53 0308 	orrs.w	r3, r3, r8
 8007eda:	4b2f      	ldr	r3, [pc, #188]	; (8007f98 <floor+0x100>)
 8007edc:	f04f 0500 	mov.w	r5, #0
 8007ee0:	bf18      	it	ne
 8007ee2:	461c      	movne	r4, r3
 8007ee4:	4621      	mov	r1, r4
 8007ee6:	4628      	mov	r0, r5
 8007ee8:	e025      	b.n	8007f36 <floor+0x9e>
 8007eea:	4f2c      	ldr	r7, [pc, #176]	; (8007f9c <floor+0x104>)
 8007eec:	4137      	asrs	r7, r6
 8007eee:	ea01 0307 	and.w	r3, r1, r7
 8007ef2:	4303      	orrs	r3, r0
 8007ef4:	d01f      	beq.n	8007f36 <floor+0x9e>
 8007ef6:	a326      	add	r3, pc, #152	; (adr r3, 8007f90 <floor+0xf8>)
 8007ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007efc:	f7f8 f9c6 	bl	800028c <__adddf3>
 8007f00:	2200      	movs	r2, #0
 8007f02:	2300      	movs	r3, #0
 8007f04:	f7f8 fe04 	bl	8000b10 <__aeabi_dcmpgt>
 8007f08:	2800      	cmp	r0, #0
 8007f0a:	d0eb      	beq.n	8007ee4 <floor+0x4c>
 8007f0c:	2c00      	cmp	r4, #0
 8007f0e:	bfbe      	ittt	lt
 8007f10:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8007f14:	fa43 f606 	asrlt.w	r6, r3, r6
 8007f18:	19a4      	addlt	r4, r4, r6
 8007f1a:	ea24 0407 	bic.w	r4, r4, r7
 8007f1e:	2500      	movs	r5, #0
 8007f20:	e7e0      	b.n	8007ee4 <floor+0x4c>
 8007f22:	2e33      	cmp	r6, #51	; 0x33
 8007f24:	dd0b      	ble.n	8007f3e <floor+0xa6>
 8007f26:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007f2a:	d104      	bne.n	8007f36 <floor+0x9e>
 8007f2c:	ee10 2a10 	vmov	r2, s0
 8007f30:	460b      	mov	r3, r1
 8007f32:	f7f8 f9ab 	bl	800028c <__adddf3>
 8007f36:	ec41 0b10 	vmov	d0, r0, r1
 8007f3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f3e:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8007f42:	f04f 33ff 	mov.w	r3, #4294967295
 8007f46:	fa23 f707 	lsr.w	r7, r3, r7
 8007f4a:	4238      	tst	r0, r7
 8007f4c:	d0f3      	beq.n	8007f36 <floor+0x9e>
 8007f4e:	a310      	add	r3, pc, #64	; (adr r3, 8007f90 <floor+0xf8>)
 8007f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f54:	f7f8 f99a 	bl	800028c <__adddf3>
 8007f58:	2200      	movs	r2, #0
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	f7f8 fdd8 	bl	8000b10 <__aeabi_dcmpgt>
 8007f60:	2800      	cmp	r0, #0
 8007f62:	d0bf      	beq.n	8007ee4 <floor+0x4c>
 8007f64:	2c00      	cmp	r4, #0
 8007f66:	da02      	bge.n	8007f6e <floor+0xd6>
 8007f68:	2e14      	cmp	r6, #20
 8007f6a:	d103      	bne.n	8007f74 <floor+0xdc>
 8007f6c:	3401      	adds	r4, #1
 8007f6e:	ea25 0507 	bic.w	r5, r5, r7
 8007f72:	e7b7      	b.n	8007ee4 <floor+0x4c>
 8007f74:	2301      	movs	r3, #1
 8007f76:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8007f7a:	fa03 f606 	lsl.w	r6, r3, r6
 8007f7e:	4435      	add	r5, r6
 8007f80:	45a8      	cmp	r8, r5
 8007f82:	bf88      	it	hi
 8007f84:	18e4      	addhi	r4, r4, r3
 8007f86:	e7f2      	b.n	8007f6e <floor+0xd6>
 8007f88:	2500      	movs	r5, #0
 8007f8a:	462c      	mov	r4, r5
 8007f8c:	e7aa      	b.n	8007ee4 <floor+0x4c>
 8007f8e:	bf00      	nop
 8007f90:	8800759c 	.word	0x8800759c
 8007f94:	7e37e43c 	.word	0x7e37e43c
 8007f98:	bff00000 	.word	0xbff00000
 8007f9c:	000fffff 	.word	0x000fffff

08007fa0 <scalbn>:
 8007fa0:	b570      	push	{r4, r5, r6, lr}
 8007fa2:	ec55 4b10 	vmov	r4, r5, d0
 8007fa6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8007faa:	4606      	mov	r6, r0
 8007fac:	462b      	mov	r3, r5
 8007fae:	b9b2      	cbnz	r2, 8007fde <scalbn+0x3e>
 8007fb0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007fb4:	4323      	orrs	r3, r4
 8007fb6:	d03c      	beq.n	8008032 <scalbn+0x92>
 8007fb8:	2200      	movs	r2, #0
 8007fba:	4b33      	ldr	r3, [pc, #204]	; (8008088 <scalbn+0xe8>)
 8007fbc:	4629      	mov	r1, r5
 8007fbe:	ee10 0a10 	vmov	r0, s0
 8007fc2:	f7f8 fb15 	bl	80005f0 <__aeabi_dmul>
 8007fc6:	4a31      	ldr	r2, [pc, #196]	; (800808c <scalbn+0xec>)
 8007fc8:	4296      	cmp	r6, r2
 8007fca:	4604      	mov	r4, r0
 8007fcc:	460d      	mov	r5, r1
 8007fce:	460b      	mov	r3, r1
 8007fd0:	da13      	bge.n	8007ffa <scalbn+0x5a>
 8007fd2:	a329      	add	r3, pc, #164	; (adr r3, 8008078 <scalbn+0xd8>)
 8007fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd8:	f7f8 fb0a 	bl	80005f0 <__aeabi_dmul>
 8007fdc:	e00a      	b.n	8007ff4 <scalbn+0x54>
 8007fde:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8007fe2:	428a      	cmp	r2, r1
 8007fe4:	d10c      	bne.n	8008000 <scalbn+0x60>
 8007fe6:	ee10 2a10 	vmov	r2, s0
 8007fea:	462b      	mov	r3, r5
 8007fec:	4620      	mov	r0, r4
 8007fee:	4629      	mov	r1, r5
 8007ff0:	f7f8 f94c 	bl	800028c <__adddf3>
 8007ff4:	4604      	mov	r4, r0
 8007ff6:	460d      	mov	r5, r1
 8007ff8:	e01b      	b.n	8008032 <scalbn+0x92>
 8007ffa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007ffe:	3a36      	subs	r2, #54	; 0x36
 8008000:	4432      	add	r2, r6
 8008002:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008006:	428a      	cmp	r2, r1
 8008008:	dd0b      	ble.n	8008022 <scalbn+0x82>
 800800a:	ec45 4b11 	vmov	d1, r4, r5
 800800e:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8008080 <scalbn+0xe0>
 8008012:	f000 f83f 	bl	8008094 <copysign>
 8008016:	a31a      	add	r3, pc, #104	; (adr r3, 8008080 <scalbn+0xe0>)
 8008018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800801c:	ec51 0b10 	vmov	r0, r1, d0
 8008020:	e7da      	b.n	8007fd8 <scalbn+0x38>
 8008022:	2a00      	cmp	r2, #0
 8008024:	dd08      	ble.n	8008038 <scalbn+0x98>
 8008026:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800802a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800802e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008032:	ec45 4b10 	vmov	d0, r4, r5
 8008036:	bd70      	pop	{r4, r5, r6, pc}
 8008038:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800803c:	da0d      	bge.n	800805a <scalbn+0xba>
 800803e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008042:	429e      	cmp	r6, r3
 8008044:	ec45 4b11 	vmov	d1, r4, r5
 8008048:	dce1      	bgt.n	800800e <scalbn+0x6e>
 800804a:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8008078 <scalbn+0xd8>
 800804e:	f000 f821 	bl	8008094 <copysign>
 8008052:	a309      	add	r3, pc, #36	; (adr r3, 8008078 <scalbn+0xd8>)
 8008054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008058:	e7e0      	b.n	800801c <scalbn+0x7c>
 800805a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800805e:	3236      	adds	r2, #54	; 0x36
 8008060:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008064:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008068:	4620      	mov	r0, r4
 800806a:	4629      	mov	r1, r5
 800806c:	2200      	movs	r2, #0
 800806e:	4b08      	ldr	r3, [pc, #32]	; (8008090 <scalbn+0xf0>)
 8008070:	e7b2      	b.n	8007fd8 <scalbn+0x38>
 8008072:	bf00      	nop
 8008074:	f3af 8000 	nop.w
 8008078:	c2f8f359 	.word	0xc2f8f359
 800807c:	01a56e1f 	.word	0x01a56e1f
 8008080:	8800759c 	.word	0x8800759c
 8008084:	7e37e43c 	.word	0x7e37e43c
 8008088:	43500000 	.word	0x43500000
 800808c:	ffff3cb0 	.word	0xffff3cb0
 8008090:	3c900000 	.word	0x3c900000

08008094 <copysign>:
 8008094:	ec53 2b10 	vmov	r2, r3, d0
 8008098:	ee11 0a90 	vmov	r0, s3
 800809c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80080a0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80080a4:	ea41 0300 	orr.w	r3, r1, r0
 80080a8:	ec43 2b10 	vmov	d0, r2, r3
 80080ac:	4770      	bx	lr
	...

080080b0 <_sbrk>:
 80080b0:	4b04      	ldr	r3, [pc, #16]	; (80080c4 <_sbrk+0x14>)
 80080b2:	6819      	ldr	r1, [r3, #0]
 80080b4:	4602      	mov	r2, r0
 80080b6:	b909      	cbnz	r1, 80080bc <_sbrk+0xc>
 80080b8:	4903      	ldr	r1, [pc, #12]	; (80080c8 <_sbrk+0x18>)
 80080ba:	6019      	str	r1, [r3, #0]
 80080bc:	6818      	ldr	r0, [r3, #0]
 80080be:	4402      	add	r2, r0
 80080c0:	601a      	str	r2, [r3, #0]
 80080c2:	4770      	bx	lr
 80080c4:	200006cc 	.word	0x200006cc
 80080c8:	200008b0 	.word	0x200008b0

080080cc <_init>:
 80080cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080ce:	bf00      	nop
 80080d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080d2:	bc08      	pop	{r3}
 80080d4:	469e      	mov	lr, r3
 80080d6:	4770      	bx	lr

080080d8 <_fini>:
 80080d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080da:	bf00      	nop
 80080dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080de:	bc08      	pop	{r3}
 80080e0:	469e      	mov	lr, r3
 80080e2:	4770      	bx	lr
