// Seed: 1612648251
program module_0 (
    input wand id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    output uwire id_5,
    output wand id_6,
    output supply1 id_7,
    output uwire id_8
);
  assign id_5 = -1'b0;
  assign module_1.id_20 = 0;
  always @(posedge id_4 || 1 or(id_4)) id_8 = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    input tri id_2,
    input supply0 id_3,
    inout tri0 id_4,
    input tri1 id_5,
    output supply1 id_6,
    id_36,
    output wire id_7,
    input tri1 id_8,
    input uwire id_9,
    output wand id_10,
    input supply0 id_11,
    output tri0 id_12,
    input tri id_13,
    input tri1 id_14,
    output tri1 id_15,
    output tri1 id_16,
    input wire id_17,
    input wand id_18,
    input tri id_19,
    output wire id_20,
    output wor id_21,
    input tri1 id_22,
    output supply1 id_23,
    input wor id_24,
    input wire id_25,
    output supply0 id_26,
    input uwire id_27,
    output tri id_28,
    input tri1 id_29,
    input wor id_30,
    input uwire id_31,
    input tri0 id_32,
    input tri id_33,
    input wand id_34
);
  wire id_37;
  assign id_36 = (-1);
  assign id_28 = id_32;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_24,
      id_27,
      id_14,
      id_4,
      id_10,
      id_28,
      id_21
  );
endmodule
