 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 23 22:15:22 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U51/Y (NAND2X2M)                            0.17       0.70 r
  SYS_CTRL_U0/U38/Y (INVX2M)                              0.09       0.79 f
  SYS_CTRL_U0/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  ALU_U0/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       0.79 f
  ALU_U0/OUT_VALID_reg/D (DFFRQX2M)                       0.00       0.79 f
  data arrival time                                                  0.79

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: RegFile_U0/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[1][1]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[1][1]/Q (DFFRQX2M)                0.50       0.50 r
  RegFile_U0/REG1[1] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.50 r
  ALU_U0/B[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.50 r
  ALU_U0/U126/Y (OAI21X2M)                                0.10       0.60 f
  ALU_U0/U46/Y (AOI211X2M)                                0.14       0.74 r
  ALU_U0/U44/Y (AOI31X2M)                                 0.11       0.86 f
  ALU_U0/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       0.86 f
  data arrival time                                                  0.86

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: RegFile_U0/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[1][0]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[1][0]/Q (DFFRQX2M)                0.53       0.53 r
  RegFile_U0/REG1[0] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.53 r
  ALU_U0/B[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.53 r
  ALU_U0/U122/Y (OAI21X2M)                                0.11       0.64 f
  ALU_U0/U42/Y (AOI211X2M)                                0.14       0.78 r
  ALU_U0/U40/Y (AOI31X2M)                                 0.11       0.89 f
  ALU_U0/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00       0.89 f
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: RegFile_U0/regArr_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[1][3]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[1][3]/Q (DFFRQX2M)                0.49       0.49 r
  RegFile_U0/REG1[3] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.49 r
  ALU_U0/B[3] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.49 r
  ALU_U0/U104/Y (OAI222X1M)                               0.16       0.65 f
  ALU_U0/U54/Y (AOI221XLM)                                0.20       0.84 r
  ALU_U0/U52/Y (AOI31X2M)                                 0.12       0.97 f
  ALU_U0/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       0.97 f
  data arrival time                                                  0.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: RegFile_U0/regArr_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[1][2]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[1][2]/Q (DFFRQX2M)                0.49       0.49 r
  RegFile_U0/REG1[2] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.49 r
  ALU_U0/B[2] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.49 r
  ALU_U0/U101/Y (OAI222X1M)                               0.16       0.65 f
  ALU_U0/U50/Y (AOI221XLM)                                0.20       0.84 r
  ALU_U0/U48/Y (AOI31X2M)                                 0.12       0.97 f
  ALU_U0/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       0.97 f
  data arrival time                                                  0.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: RegFile_U0/regArr_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[1][4]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[1][4]/Q (DFFRQX2M)                0.51       0.51 r
  RegFile_U0/REG1[4] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.51 r
  ALU_U0/B[4] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.51 r
  ALU_U0/U107/Y (OAI222X1M)                               0.17       0.67 f
  ALU_U0/U58/Y (AOI221XLM)                                0.20       0.87 r
  ALU_U0/U56/Y (AOI31X2M)                                 0.12       0.99 f
  ALU_U0/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       0.99 f
  data arrival time                                                  0.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: RegFile_U0/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[1][5]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[1][5]/Q (DFFRQX2M)                0.51       0.51 r
  RegFile_U0/REG1[5] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.51 r
  ALU_U0/B[5] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.51 r
  ALU_U0/U111/Y (OAI222X1M)                               0.17       0.67 f
  ALU_U0/U66/Y (AOI221XLM)                                0.20       0.87 r
  ALU_U0/U64/Y (AOI31X2M)                                 0.12       0.99 f
  ALU_U0/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       0.99 f
  data arrival time                                                  0.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U51/Y (NAND2X2M)                            0.17       0.70 r
  SYS_CTRL_U0/U38/Y (INVX2M)                              0.09       0.79 f
  SYS_CTRL_U0/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  ALU_U0/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       0.79 f
  ALU_U0/U33/Y (NAND2X2M)                                 0.15       0.94 r
  ALU_U0/U4/Y (OAI2BB1X2M)                                0.07       1.01 f
  ALU_U0/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       1.01 f
  data arrival time                                                  1.01

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U51/Y (NAND2X2M)                            0.17       0.70 r
  SYS_CTRL_U0/U38/Y (INVX2M)                              0.09       0.79 f
  SYS_CTRL_U0/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  ALU_U0/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       0.79 f
  ALU_U0/U33/Y (NAND2X2M)                                 0.15       0.94 r
  ALU_U0/U7/Y (OAI2BB1X2M)                                0.07       1.01 f
  ALU_U0/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       1.01 f
  data arrival time                                                  1.01

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U51/Y (NAND2X2M)                            0.17       0.70 r
  SYS_CTRL_U0/U38/Y (INVX2M)                              0.09       0.79 f
  SYS_CTRL_U0/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  ALU_U0/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       0.79 f
  ALU_U0/U33/Y (NAND2X2M)                                 0.15       0.94 r
  ALU_U0/U9/Y (OAI2BB1X2M)                                0.07       1.01 f
  ALU_U0/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       1.01 f
  data arrival time                                                  1.01

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U51/Y (NAND2X2M)                            0.17       0.70 r
  SYS_CTRL_U0/U38/Y (INVX2M)                              0.09       0.79 f
  SYS_CTRL_U0/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  ALU_U0/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       0.79 f
  ALU_U0/U33/Y (NAND2X2M)                                 0.15       0.94 r
  ALU_U0/U8/Y (OAI2BB1X2M)                                0.07       1.01 f
  ALU_U0/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       1.01 f
  data arrival time                                                  1.01

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U51/Y (NAND2X2M)                            0.17       0.70 r
  SYS_CTRL_U0/U38/Y (INVX2M)                              0.09       0.79 f
  SYS_CTRL_U0/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  ALU_U0/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       0.79 f
  ALU_U0/U33/Y (NAND2X2M)                                 0.15       0.94 r
  ALU_U0/U12/Y (OAI2BB1X2M)                               0.07       1.01 f
  ALU_U0/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       1.01 f
  data arrival time                                                  1.01

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U51/Y (NAND2X2M)                            0.17       0.70 r
  SYS_CTRL_U0/U38/Y (INVX2M)                              0.09       0.79 f
  SYS_CTRL_U0/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  ALU_U0/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       0.79 f
  ALU_U0/U33/Y (NAND2X2M)                                 0.15       0.94 r
  ALU_U0/U11/Y (OAI2BB1X2M)                               0.07       1.01 f
  ALU_U0/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       1.01 f
  data arrival time                                                  1.01

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U51/Y (NAND2X2M)                            0.17       0.70 r
  SYS_CTRL_U0/U38/Y (INVX2M)                              0.09       0.79 f
  SYS_CTRL_U0/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  ALU_U0/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       0.79 f
  ALU_U0/U33/Y (NAND2X2M)                                 0.15       0.94 r
  ALU_U0/U10/Y (OAI2BB1X2M)                               0.07       1.01 f
  ALU_U0/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       1.01 f
  data arrival time                                                  1.01

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: RegFile_U0/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[1][7]/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[1][7]/Q (DFFRQX2M)                0.52       0.52 r
  RegFile_U0/REG1[7] (RegFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.52 r
  ALU_U0/B[7] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.52 r
  ALU_U0/U115/Y (OAI222X1M)                               0.17       0.70 f
  ALU_U0/U70/Y (AOI221XLM)                                0.20       0.89 r
  ALU_U0/U68/Y (AOI31X2M)                                 0.12       1.02 f
  ALU_U0/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       1.02 f
  data arrival time                                                  1.02

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U51/Y (NAND2X2M)                            0.17       0.70 r
  SYS_CTRL_U0/U38/Y (INVX2M)                              0.09       0.79 f
  SYS_CTRL_U0/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  ALU_U0/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       0.79 f
  ALU_U0/U39/Y (INVX2M)                                   0.22       1.00 r
  ALU_U0/U72/Y (AOI21X2M)                                 0.06       1.06 f
  ALU_U0/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       1.06 f
  data arrival time                                                  1.06

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.53       0.53 f
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.53 f
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.53 f
  SYS_CTRL_U0/U51/Y (NAND2X2M)                            0.17       0.70 r
  SYS_CTRL_U0/U38/Y (INVX2M)                              0.09       0.79 f
  SYS_CTRL_U0/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  ALU_U0/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       0.79 f
  ALU_U0/U39/Y (INVX2M)                                   0.22       1.00 r
  ALU_U0/U60/Y (AOI31X2M)                                 0.06       1.06 f
  ALU_U0/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       1.06 f
  data arrival time                                                  1.06

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_U0/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: FIFO_U0/FIFO_WR_U0/w_addr_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_U0/FIFO_WR_U0/w_addr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_WR_U0/w_addr_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO_U0/FIFO_WR_U0/w_addr_reg[2]/Q (DFFRQX2M)           0.41       0.41 r
  FIFO_U0/FIFO_WR_U0/U29/Y (XNOR2X2M)                     0.05       0.46 f
  FIFO_U0/FIFO_WR_U0/w_addr_reg[2]/D (DFFRQX2M)           0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/FIFO_WR_U0/w_addr_reg[2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: RST_SYNC_U0/sync_rst_reg_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: RST_SYNC_U0/sync_rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_U0/sync_rst_reg_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  RST_SYNC_U0/sync_rst_reg_reg[0]/Q (DFFRQX2M)            0.46       0.46 f
  RST_SYNC_U0/sync_rst_reg_reg[1]/D (DFFRQX2M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_U0/sync_rst_reg_reg[1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][0]/CK (DFFRQX2M)     0.00       0.00 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][0]/Q (DFFRQX2M)      0.46       0.46 f
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][1]/D (DFFRQX2M)      0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][0]/CK (DFFRQX2M)     0.00       0.00 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][0]/Q (DFFRQX2M)      0.46       0.46 f
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][1]/D (DFFRQX2M)      0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][0]/CK (DFFRQX2M)     0.00       0.00 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][0]/Q (DFFRQX2M)      0.46       0.46 f
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][1]/D (DFFRQX2M)      0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][0]/CK (DFFRQX2M)     0.00       0.00 r
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][0]/Q (DFFRQX2M)      0.46       0.46 f
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][1]/D (DFFRQX2M)      0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: DATA_SYNC_U0/sync_enable_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC_U0/sync_enable_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/sync_enable_reg_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  DATA_SYNC_U0/sync_enable_reg_reg[0]/Q (DFFRQX2M)        0.46       0.46 f
  DATA_SYNC_U0/sync_enable_reg_reg[1]/D (DFFRQX2M)        0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC_U0/sync_enable_reg_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: DATA_SYNC_U0/sync_enable_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC_U0/pulse_gen_reg_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/sync_enable_reg_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  DATA_SYNC_U0/sync_enable_reg_reg[1]/Q (DFFRQX2M)        0.48       0.48 f
  DATA_SYNC_U0/pulse_gen_reg_reg/D (DFFRQX2M)             0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC_U0/pulse_gen_reg_reg/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[0]/Q (DFFRQX2M)        0.43       0.43 r
  FIFO_U0/FIFO_WR_U0/U11/Y (XNOR2X2M)                     0.06       0.48 f
  FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[0]/D (DFFRQX2M)        0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[0]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: FIFO_U0/FIFO_WR_U0/w_addr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_U0/FIFO_WR_U0/w_addr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_WR_U0/w_addr_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO_U0/FIFO_WR_U0/w_addr_reg[0]/Q (DFFRQX2M)           0.48       0.48 r
  FIFO_U0/FIFO_WR_U0/U10/Y (XNOR2X2M)                     0.07       0.55 f
  FIFO_U0/FIFO_WR_U0/w_addr_reg[0]/D (DFFRQX2M)           0.00       0.55 f
  data arrival time                                                  0.55

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/FIFO_WR_U0/w_addr_reg[0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[1]/Q (DFFRQX2M)        0.40       0.40 r
  FIFO_U0/FIFO_WR_U0/U26/Y (INVX2M)                       0.08       0.47 f
  FIFO_U0/FIFO_WR_U0/U25/Y (NAND2X2M)                     0.08       0.56 r
  FIFO_U0/FIFO_WR_U0/U3/Y (OAI22X1M)                      0.06       0.62 f
  FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[1]/D (DFFRQX2M)        0.00       0.62 f
  data arrival time                                                  0.62

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[2]/Q (DFFRQX2M)        0.40       0.40 r
  FIFO_U0/FIFO_WR_U0/U24/Y (INVX2M)                       0.08       0.48 f
  FIFO_U0/FIFO_WR_U0/U7/Y (CLKXOR2X2M)                    0.15       0.63 f
  FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[2]/D (DFFRQX2M)        0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[2]/Q (DFFRQX2M)        0.49       0.49 f
  FIFO_U0/FIFO_WR_U0/U18/Y (NAND3X2M)                     0.08       0.57 r
  FIFO_U0/FIFO_WR_U0/U17/Y (OAI211X2M)                    0.06       0.63 f
  FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[3]/D (DFFRQX2M)        0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[3]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: RegFile_U0/RdData_VLD_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/RdData_VLD_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/RdData_VLD_reg/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile_U0/RdData_VLD_reg/Q (DFFRQX2M)                  0.47       0.47 f
  RegFile_U0/U237/Y (OAI2BB1X2M)                          0.17       0.64 f
  RegFile_U0/RdData_VLD_reg/D (DFFRQX2M)                  0.00       0.64 f
  data arrival time                                                  0.64

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_U0/RdData_VLD_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: DATA_SYNC_U0/pulse_gen_reg_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC_U0/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/pulse_gen_reg_reg/CK (DFFRQX2M)            0.00       0.00 r
  DATA_SYNC_U0/pulse_gen_reg_reg/Q (DFFRQX2M)             0.36       0.36 r
  DATA_SYNC_U0/U4/Y (NAND2BX2M)                           0.17       0.53 r
  DATA_SYNC_U0/U3/Y (INVX2M)                              0.10       0.63 f
  DATA_SYNC_U0/enable_pulse_reg/D (DFFRQX2M)              0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: SYS_CTRL_U0/cs_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CLK_GATE_U0/U0_TLATNCAX12M
            (gating element for clock REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_U0/cs_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  SYS_CTRL_U0/cs_reg[1]/Q (DFFRQX2M)                      0.51       0.51 r
  SYS_CTRL_U0/U50/Y (NOR4BX1M)                            0.21       0.73 f
  SYS_CTRL_U0/ClkGating_EN (SYS_CTRL)                     0.00       0.73 f
  CLK_GATE_U0/CLK_EN (CLK_GATE)                           0.00       0.73 f
  CLK_GATE_U0/U0_TLATNCAX12M/E (TLATNCAX12M)              0.00       0.73 f
  data arrival time                                                  0.73

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_GATE_U0/U0_TLATNCAX12M/CK (TLATNCAX12M)             0.00       0.10 r
  clock gating hold time                                  0.07       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: RegFile_U0/regArr_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_U0/regArr_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_U0/regArr_reg[3][5]/CK (DFFSQX2M)               0.00       0.00 r
  RegFile_U0/regArr_reg[3][5]/Q (DFFSQX2M)                0.46       0.46 r
  RegFile_U0/U236/Y (OAI2BB2X1M)                          0.16       0.62 r
  RegFile_U0/regArr_reg[3][5]/D (DFFSQX2M)                0.00       0.62 r
  data arrival time                                                  0.62

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_U0/regArr_reg[3][5]/CK (DFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: DATA_SYNC_U0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_CTRL_U0/cs_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_U0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_U0/enable_pulse_reg/Q (DFFRQX2M)              0.46       0.46 r
  DATA_SYNC_U0/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.46 r
  SYS_CTRL_U0/RX_D_VLD (SYS_CTRL)                         0.00       0.46 r
  SYS_CTRL_U0/U101/Y (AOI21X2M)                           0.06       0.52 f
  SYS_CTRL_U0/U100/Y (AOI31X2M)                           0.07       0.60 r
  SYS_CTRL_U0/U99/Y (OAI211X2M)                           0.07       0.67 f
  SYS_CTRL_U0/cs_reg[1]/D (DFFRQX2M)                      0.00       0.67 f
  data arrival time                                                  0.67

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL_U0/cs_reg[1]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  FIFO_U0/FIFO_MEM_CNTRL_U0/U43/Y (OAI2BB2X1M)            0.15       0.53 r
  FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][1]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][0]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  FIFO_U0/FIFO_MEM_CNTRL_U0/U42/Y (OAI2BB2X1M)            0.15       0.53 r
  FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][0]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U28/Y (NOR2X2M)
                                                          0.06       0.54 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: UART_U0/U0_UART_RX/data_sampling_u0/sampling_done_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/FSM_u0/cs_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/data_sampling_u0/sampling_done_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/data_sampling_u0/sampling_done_reg/Q (DFFRQX2M)
                                                          0.39       0.39 r
  UART_U0/U0_UART_RX/data_sampling_u0/sampling_done (data_sampling)
                                                          0.00       0.39 r
  UART_U0/U0_UART_RX/FSM_u0/sampling_done (UART_RX_FSM)
                                                          0.00       0.39 r
  UART_U0/U0_UART_RX/FSM_u0/U32/Y (OAI2BB1X2M)            0.14       0.53 r
  UART_U0/U0_UART_RX/FSM_u0/U31/Y (OAI211X2M)             0.10       0.64 f
  UART_U0/U0_UART_RX/FSM_u0/cs_reg[0]/D (DFFRQX2M)        0.00       0.64 f
  data arrival time                                                  0.64

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/FSM_u0/cs_reg[0]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[1]/Q (DFFRQX2M)
                                                          0.52       0.52 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U17/Y (OAI32X1M)
                                                          0.13       0.65 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[1]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_U0/U0_UART_RX/data_sampling_u0/U42/Y (CLKINVX1M)
                                                          0.08       0.56 r
  UART_U0/U0_UART_RX/data_sampling_u0/U31/Y (MXI2X1M)     0.09       0.65 f
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[1]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_U0/U0_UART_RX/data_sampling_u0/U54/Y (CLKINVX1M)
                                                          0.08       0.56 r
  UART_U0/U0_UART_RX/data_sampling_u0/U43/Y (MXI2X1M)     0.09       0.65 f
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[0]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_U0/U0_UART_RX/data_sampling_u0/sampling_done_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/FSM_u0/cs_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/data_sampling_u0/sampling_done_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/data_sampling_u0/sampling_done_reg/Q (DFFRQX2M)
                                                          0.39       0.39 r
  UART_U0/U0_UART_RX/data_sampling_u0/sampling_done (data_sampling)
                                                          0.00       0.39 r
  UART_U0/U0_UART_RX/FSM_u0/sampling_done (UART_RX_FSM)
                                                          0.00       0.39 r
  UART_U0/U0_UART_RX/FSM_u0/U39/Y (AO21XLM)               0.18       0.58 r
  UART_U0/U0_UART_RX/FSM_u0/U37/Y (OAI221X1M)             0.07       0.65 f
  UART_U0/U0_UART_RX/FSM_u0/cs_reg[2]/D (DFFRQX2M)        0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/FSM_u0/cs_reg[2]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[4]/Q (DFFRQX2M)
                                                          0.43       0.43 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U38/S (ADDHX1M)
                                                          0.10       0.53 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U11/Y (NOR2BX2M)
                                                          0.12       0.66 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[4]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_U0/U0_UART_RX/data_sampling_u0/U21/Y (CLKMX2X2M)
                                                          0.19       0.66 f
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[2]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[5]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U27/Y (XNOR2X2M)
                                                          0.20       0.64 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U26/Y (NOR2X2M)
                                                          0.05       0.69 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[5]/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[5]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_U0/U0_UART_RX/desarilzer_u0/U13/Y (OAI2BB2X1M)     0.20       0.68 f
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_U0/U0_UART_RX/desarilzer_u0/U7/Y (OAI2BB2X1M)      0.20       0.68 f
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_U0/U0_UART_RX/desarilzer_u0/U19/Y (OAI2BB2X1M)     0.20       0.69 f
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[4]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_U0/U0_UART_RX/desarilzer_u0/U21/Y (OAI2BB2X1M)     0.20       0.69 f
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[3]/Q (DFFRQX2M)
                                                          0.45       0.45 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U37/S (ADDHX1M)
                                                          0.11       0.57 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U10/Y (NOR2BX2M)
                                                          0.12       0.69 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[3]/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[7]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_U0/U0_UART_RX/desarilzer_u0/U17/Y (OAI2BB2X1M)     0.20       0.69 f
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[3]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_U0/U0_UART_RX/desarilzer_u0/U11/Y (OAI2BB2X1M)     0.20       0.69 f
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U35/S (ADDHX1M)
                                                          0.08       0.56 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U8/Y (NOR2BX2M)
                                                          0.13       0.69 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[1]/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[0]/Q (DFFRQX2M)
                                                          0.57       0.57 r
  UART_U0/U0_UART_RX/edge_bit_counter_u0/U25/Y (OAI2BB2X1M)
                                                          0.12       0.69 f
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[6]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  UART_U0/U0_UART_RX/desarilzer_u0/U15/Y (OAI2BB2X1M)     0.21       0.69 f
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[2]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  UART_U0/U0_UART_RX/desarilzer_u0/U9/Y (OAI2BB2X1M)      0.21       0.69 f
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: UART_U0/U0_UART_TX/Serializer/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_TX/Serializer/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_TX/Serializer/counter_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  UART_U0/U0_UART_TX/Serializer/U27/Y (NOR2X2M)           0.06       0.46 f
  UART_U0/U0_UART_TX/Serializer/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_TX/Serializer/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][0]/CK (DFFRQX2M)     0.00       0.00 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][0]/Q (DFFRQX2M)      0.46       0.46 f
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][1]/D (DFFRQX2M)      0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][0]/CK (DFFRQX2M)     0.00       0.00 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][0]/Q (DFFRQX2M)      0.46       0.46 f
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][1]/D (DFFRQX2M)      0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][0]/CK (DFFRQX2M)     0.00       0.00 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][0]/Q (DFFRQX2M)      0.46       0.46 f
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][1]/D (DFFRQX2M)      0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][0]/CK (DFFRQX2M)     0.00       0.00 r
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][0]/Q (DFFRQX2M)      0.46       0.46 f
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][1]/D (DFFRQX2M)      0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO_U0/FIFO_RD_U0/r_addr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_U0/FIFO_RD_U0/r_addr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_addr_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_addr_reg[0]/Q (DFFRQX2M)           0.42       0.42 r
  FIFO_U0/FIFO_RD_U0/U9/Y (XNOR2X2M)                      0.06       0.47 f
  FIFO_U0/FIFO_RD_U0/r_addr_reg[0]/D (DFFRQX2M)           0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/FIFO_RD_U0/r_addr_reg[0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: PULSE_GEN_U0/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: PULSE_GEN_U0/pls_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  PULSE_GEN_U0/rcv_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  PULSE_GEN_U0/rcv_flop_reg/Q (DFFRQX2M)                  0.47       0.47 f
  PULSE_GEN_U0/pls_flop_reg/D (DFFRQX2M)                  0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PULSE_GEN_U0/pls_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: UART_U0/U0_UART_TX/Serializer/counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_TX/Serializer/counter_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_TX/Serializer/counter_reg[2]/QN (DFFRX1M)
                                                          0.40       0.40 r
  UART_U0/U0_UART_TX/Serializer/U8/Y (OAI32X1M)           0.09       0.49 f
  UART_U0/U0_UART_TX/Serializer/counter_reg[2]/D (DFFRX1M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_TX/Serializer/counter_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[0]/Q (DFFRQX2M)        0.43       0.43 r
  FIFO_U0/FIFO_RD_U0/U10/Y (XNOR2X2M)                     0.06       0.48 f
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[0]/D (DFFRQX2M)        0.00       0.48 f
  data arrival time                                                  0.48

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[0]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: UART_U0/U0_UART_TX/fsm/cs_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/fsm/cs_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_TX/fsm/cs_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  UART_U0/U0_UART_TX/fsm/cs_reg[2]/Q (DFFRQX2M)           0.44       0.44 r
  UART_U0/U0_UART_TX/fsm/U14/Y (OAI32X1M)                 0.07       0.51 f
  UART_U0/U0_UART_TX/fsm/cs_reg[2]/D (DFFRQX2M)           0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_TX/fsm/cs_reg[2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_U0/U0_UART_TX/fsm/cs_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/fsm/cs_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_TX/fsm/cs_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  UART_U0/U0_UART_TX/fsm/cs_reg[1]/Q (DFFRQX2M)           0.43       0.43 r
  UART_U0/U0_UART_TX/fsm/U12/Y (OAI32X1M)                 0.11       0.54 f
  UART_U0/U0_UART_TX/fsm/cs_reg[1]/D (DFFRQX2M)           0.00       0.54 f
  data arrival time                                                  0.54

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_TX/fsm/cs_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[1]/CK (DFFRX1M)        0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[1]/QN (DFFRX1M)        0.45       0.45 r
  FIFO_U0/FIFO_RD_U0/U6/Y (OAI22X1M)                      0.12       0.57 f
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[1]/D (DFFRX1M)         0.00       0.57 f
  data arrival time                                                  0.57

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[1]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: UART_U0/U0_UART_TX/fsm/cs_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/fsm/cs_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_TX/fsm/cs_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  UART_U0/U0_UART_TX/fsm/cs_reg[1]/Q (DFFRQX2M)           0.43       0.43 r
  UART_U0/U0_UART_TX/fsm/U17/Y (NAND4BX1M)                0.15       0.58 r
  UART_U0/U0_UART_TX/fsm/U15/Y (OAI31X1M)                 0.05       0.63 f
  UART_U0/U0_UART_TX/fsm/cs_reg[0]/D (DFFRQX2M)           0.00       0.63 f
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_TX/fsm/cs_reg[0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/Q (DFFRQX2M)        0.42       0.42 r
  FIFO_U0/FIFO_RD_U0/U28/Y (CLKXOR2X2M)                   0.21       0.63 f
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/D (DFFRQX2M)        0.00       0.63 f
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[7]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_U0/U0_UART_TX/Serializer/U25/Y (AOI22X1M)          0.11       0.58 r
  UART_U0/U0_UART_TX/Serializer/U24/Y (OAI2B1X2M)         0.05       0.63 f
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[6]/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART_U0/U0_UART_TX/Serializer/counter_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/counter_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_TX/Serializer/counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_TX/Serializer/counter_reg[3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  UART_U0/U0_UART_TX/Serializer/U31/Y (CLKXOR2X2M)        0.22       0.60 r
  UART_U0/U0_UART_TX/Serializer/U30/Y (NOR2X2M)           0.04       0.64 f
  UART_U0/U0_UART_TX/Serializer/counter_reg[3]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_TX/Serializer/counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[1]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_U0/U0_UART_TX/Serializer/U13/Y (AOI22X1M)          0.11       0.58 r
  UART_U0/U0_UART_TX/Serializer/U12/Y (OAI2B1X2M)         0.05       0.64 f
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[4]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_U0/U0_UART_TX/Serializer/U19/Y (AOI22X1M)          0.11       0.58 r
  UART_U0/U0_UART_TX/Serializer/U18/Y (OAI2B1X2M)         0.05       0.64 f
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_U0/U0_UART_TX/Serializer/U17/Y (AOI22X1M)          0.11       0.58 r
  UART_U0/U0_UART_TX/Serializer/U16/Y (OAI2B1X2M)         0.05       0.64 f
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_U0/U0_UART_TX/Serializer/shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_U0/U0_UART_TX/Serializer/U15/Y (AOI22X1M)          0.11       0.58 r
  UART_U0/U0_UART_TX/Serializer/U14/Y (OAI2B1X2M)         0.05       0.64 f
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_U0/U0_UART_TX/Serializer/shift_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: RST_SYNC_U1/sync_rst_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYNC_U1/sync_rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_U1/sync_rst_reg_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  RST_SYNC_U1/sync_rst_reg_reg[0]/Q (DFFRQX2M)            0.46       0.46 f
  RST_SYNC_U1/sync_rst_reg_reg[1]/D (DFFRQX2M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_U1/sync_rst_reg_reg[1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: Clk_Div_U0/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U0/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U0/div_clk_reg/CK (DFFRQX2M)                    0.00       0.00 r
  Clk_Div_U0/div_clk_reg/Q (DFFRQX2M)                     0.40       0.40 r
  Clk_Div_U0/U17/Y (XNOR2X1M)                             0.06       0.46 f
  Clk_Div_U0/div_clk_reg/D (DFFRQX2M)                     0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Clk_Div_U0/div_clk_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: Clk_Div_U1/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U1/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U1/div_clk_reg/CK (DFFRQX2M)                    0.00       0.00 r
  Clk_Div_U1/div_clk_reg/Q (DFFRQX2M)                     0.40       0.40 r
  Clk_Div_U1/U17/Y (XNOR2X1M)                             0.06       0.46 f
  Clk_Div_U1/div_clk_reg/D (DFFRQX2M)                     0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Clk_Div_U1/div_clk_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: Clk_Div_U0/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U0/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U0/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U0/counter_reg[6]/Q (DFFRQX2M)                  0.40       0.40 r
  Clk_Div_U0/U18/Y (AO2B2X1M)                             0.15       0.55 r
  Clk_Div_U0/counter_reg[6]/D (DFFRQX2M)                  0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Clk_Div_U0/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Clk_Div_U1/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U1/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U1/counter_reg[6]/Q (DFFRQX2M)                  0.40       0.40 r
  Clk_Div_U1/U18/Y (AO2B2X1M)                             0.15       0.55 r
  Clk_Div_U1/counter_reg[6]/D (DFFRQX2M)                  0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Clk_Div_U1/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Clk_Div_U0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U0/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U0/counter_reg[3]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U0/counter_reg[3]/Q (DFFRQX2M)                  0.41       0.41 r
  Clk_Div_U0/U22/Y (AO2B2X1M)                             0.15       0.56 r
  Clk_Div_U0/counter_reg[3]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Clk_Div_U0/counter_reg[3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: Clk_Div_U0/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U0/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U0/counter_reg[4]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U0/counter_reg[4]/Q (DFFRQX2M)                  0.41       0.41 r
  Clk_Div_U0/U23/Y (AO2B2X1M)                             0.15       0.56 r
  Clk_Div_U0/counter_reg[4]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Clk_Div_U0/counter_reg[4]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: Clk_Div_U0/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U0/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U0/counter_reg[5]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U0/counter_reg[5]/Q (DFFRQX2M)                  0.41       0.41 r
  Clk_Div_U0/U24/Y (AO2B2X1M)                             0.15       0.56 r
  Clk_Div_U0/counter_reg[5]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Clk_Div_U0/counter_reg[5]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: Clk_Div_U1/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U1/counter_reg[3]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U1/counter_reg[3]/Q (DFFRQX2M)                  0.41       0.41 r
  Clk_Div_U1/U22/Y (AO2B2X1M)                             0.15       0.56 r
  Clk_Div_U1/counter_reg[3]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Clk_Div_U1/counter_reg[3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: Clk_Div_U1/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U1/counter_reg[4]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U1/counter_reg[4]/Q (DFFRQX2M)                  0.41       0.41 r
  Clk_Div_U1/U23/Y (AO2B2X1M)                             0.15       0.56 r
  Clk_Div_U1/counter_reg[4]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Clk_Div_U1/counter_reg[4]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: Clk_Div_U1/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U1/counter_reg[5]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U1/counter_reg[5]/Q (DFFRQX2M)                  0.41       0.41 r
  Clk_Div_U1/U24/Y (AO2B2X1M)                             0.15       0.56 r
  Clk_Div_U1/counter_reg[5]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Clk_Div_U1/counter_reg[5]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: Clk_Div_U0/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U0/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U0/counter_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U0/counter_reg[1]/Q (DFFRQX2M)                  0.41       0.41 r
  Clk_Div_U0/U20/Y (AO2B2X1M)                             0.15       0.56 r
  Clk_Div_U0/counter_reg[1]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Clk_Div_U0/counter_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: Clk_Div_U0/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U0/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U0/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U0/counter_reg[2]/Q (DFFRQX2M)                  0.41       0.41 r
  Clk_Div_U0/U21/Y (AO2B2X1M)                             0.15       0.56 r
  Clk_Div_U0/counter_reg[2]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Clk_Div_U0/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: Clk_Div_U1/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U1/counter_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U1/counter_reg[1]/Q (DFFRQX2M)                  0.41       0.41 r
  Clk_Div_U1/U20/Y (AO2B2X1M)                             0.15       0.56 r
  Clk_Div_U1/counter_reg[1]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Clk_Div_U1/counter_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: Clk_Div_U1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U1/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U1/counter_reg[2]/Q (DFFRQX2M)                  0.41       0.41 r
  Clk_Div_U1/U21/Y (AO2B2X1M)                             0.15       0.56 r
  Clk_Div_U1/counter_reg[2]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Clk_Div_U1/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: Clk_Div_U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U0/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U0/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U0/counter_reg[0]/Q (DFFRQX2M)                  0.42       0.42 r
  Clk_Div_U0/U19/Y (AO2B2X1M)                             0.15       0.57 r
  Clk_Div_U0/counter_reg[0]/D (DFFRQX2M)                  0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Clk_Div_U0/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: Clk_Div_U1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: Clk_Div_U1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Clk_Div_U1/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  Clk_Div_U1/counter_reg[0]/Q (DFFRQX2M)                  0.42       0.42 r
  Clk_Div_U1/U19/Y (AO2B2X1M)                             0.15       0.57 r
  Clk_Div_U1/counter_reg[0]/D (DFFRQX2M)                  0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Clk_Div_U1/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


1
