[2025-09-17 23:09:56] START suite=cs trace=cloud9_phase5_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2331294 heartbeat IPC: 4.289 cumulative IPC: 4.289 (Simulation time: 00 hr 00 min 25 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4501168 cumulative IPC: 4.443 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4501168 cumulative IPC: 4.443 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4501169 heartbeat IPC: 4.609 cumulative IPC: 5 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 15530407 heartbeat IPC: 0.9067 cumulative IPC: 0.9067 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 26521015 heartbeat IPC: 0.9099 cumulative IPC: 0.9083 (Simulation time: 00 hr 01 min 53 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core1.trace.xz")
Heartbeat CPU 0 instructions: 50000010 cycles: 37131434 heartbeat IPC: 0.9425 cumulative IPC: 0.9194 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 48191905 heartbeat IPC: 0.9041 cumulative IPC: 0.9155 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 59371434 heartbeat IPC: 0.8945 cumulative IPC: 0.9112 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 70505192 heartbeat IPC: 0.8982 cumulative IPC: 0.909 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 81352082 heartbeat IPC: 0.9219 cumulative IPC: 0.9109 (Simulation time: 00 hr 06 min 38 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000021 cycles: 92144069 heartbeat IPC: 0.9266 cumulative IPC: 0.9128 (Simulation time: 00 hr 07 min 26 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 103242201 heartbeat IPC: 0.9011 cumulative IPC: 0.9115 (Simulation time: 00 hr 08 min 01 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 109909930 cumulative IPC: 0.9098 (Simulation time: 00 hr 08 min 36 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 109909930 cumulative IPC: 0.9098 (Simulation time: 00 hr 08 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9098 instructions: 100000001 cycles: 109909930
CPU 0 Branch Prediction Accuracy: 96.82% MPKI: 0.5716 Average ROB Occupancy at Mispredict: 932.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.5638
BRANCH_INDIRECT: 0.00396
BRANCH_CONDITIONAL: 0.00378
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 115502
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 244.89635
REPLAY_LOAD: 91.725426
NON_REPLAY_LOAD: 54.615383

== Total ==
ADDR_TRANS: 40163
REPLAY_LOAD: 27059
NON_REPLAY_LOAD: 48280

== Counts ==
ADDR_TRANS: 164
REPLAY_LOAD: 295
NON_REPLAY_LOAD: 884

cpu0->cpu0_STLB TOTAL        ACCESS:     102251 HIT:      97473 MISS:       4778 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     102251 HIT:      97473 MISS:       4778 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 324.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     481110 HIT:     282378 MISS:     198732 MSHR_MERGE:        626
cpu0->cpu0_L2C LOAD         ACCESS:     213143 HIT:      64935 MISS:     148208 MSHR_MERGE:         12
cpu0->cpu0_L2C RFO          ACCESS:      23353 HIT:      16316 MISS:       7037 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      97733 HIT:      63836 MISS:      33897 MSHR_MERGE:        614
cpu0->cpu0_L2C WRITE        ACCESS:     137002 HIT:     136930 MISS:         72 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9879 HIT:        361 MISS:       9518 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      71353 ISSUED:      71353 USEFUL:      29041 USELESS:        683
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 89.56 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   11854978 HIT:   11841460 MISS:      13518 MSHR_MERGE:       3796
cpu0->cpu0_L1I LOAD         ACCESS:   11854978 HIT:   11841460 MISS:      13518 MSHR_MERGE:       3796
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 57.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19224220 HIT:   18870558 MISS:     353662 MSHR_MERGE:      90629
cpu0->cpu0_L1D LOAD         ACCESS:   12818200 HIT:   12565564 MISS:     252636 MSHR_MERGE:      49215
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     219463 HIT:     192649 MISS:      26814 MSHR_MERGE:        434
cpu0->cpu0_L1D WRITE        ACCESS:    6175710 HIT:    6111431 MISS:      64279 MSHR_MERGE:      40926
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10847 HIT:        914 MISS:       9933 MSHR_MERGE:         54
cpu0->cpu0_L1D PREFETCH REQUESTED:     219495 ISSUED:     219463 USEFUL:      24969 USELESS:       1408
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.35 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10092430 HIT:   10088397 MISS:       4033 MSHR_MERGE:       2115
cpu0->cpu0_ITLB LOAD         ACCESS:   10092430 HIT:   10088397 MISS:       4033 MSHR_MERGE:       2115
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 58.71 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18902387 HIT:   18791876 MISS:     110511 MSHR_MERGE:      10178
cpu0->cpu0_DTLB LOAD         ACCESS:   18902387 HIT:   18791876 MISS:     110511 MSHR_MERGE:      10178
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 19.3 cycles
cpu0->LLC TOTAL        ACCESS:     299952 HIT:     150797 MISS:     149155 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     148196 HIT:      39151 MISS:     109045 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       7037 HIT:        833 MISS:       6204 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      33283 HIT:       7422 MISS:      25861 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     101918 HIT:     101817 MISS:        101 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9518 HIT:       1574 MISS:       7944 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 85.57 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        423
  ROW_BUFFER_MISS:     148628
  AVG DBUS CONGESTED CYCLE: 6.027
Channel 0 WQ ROW_BUFFER_HIT:       6073
  ROW_BUFFER_MISS:      77229
  FULL:          0
Channel 0 REFRESHES ISSUED:       9159

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        32530        18304        16978        29944
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           23          183         1501
  STLB miss resolved @ L2C                0            8            8           86          582
  STLB miss resolved @ LLC                0           15           31          460         1644
  STLB miss resolved @ MEM                0           20          186         1456         6637

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               2333           21          541          166          224
---------------------------------------------------------------
  STLB miss resolved @ L1D                6            2            0           10          116
  STLB miss resolved @ L2C                2            0            2            8            6
  STLB miss resolved @ LLC               21            2            8           24           61
  STLB miss resolved @ MEM               37            5            6           43          394
[2025-09-17 23:18:33] END   suite=cs trace=cloud9_phase5_core1 (rc=0)
