//Not Specification
//=================

//Descripttion:
//-------------
//The NOT gate has an input and an output. If the input is 1, the output is 0 and 
//vice versa. Therefore the NOT gate simply negates its input.
//Like any other element NOT gates can be build by using NAND gates. Check out
//the NAND specification.

//Interface Specification:
//------------------------
//Inputs: in;
//Outputs: out;

//Graphical Representation:
//-------------------------

//       +-----+
//   -in-|     |
//	     | NOT |--out-
//    -1-|     |
//       +-----+

//Truth Table:
//------------
// in  || out
// -----------
// 0   || 1
// 1   || 0

//======
//Design
//======

Input: in;
Outputs: out;

Parts:
	mypart NAND;

//       +----------+
//  -in--|-|¯¯¯¯¯¯| |
<<<<<<< HEAD
//	     | | NAND | |--out-
=======
//       | | NAND |-|--out-
>>>>>>> c860f76ee4948993f5007ad7764005ec81729e7c
//   -1--|-|______| |
//       +----------+

Wires:
	in -> mypart.in1,
	1 -> mypart.in2,
	mypart.out -> out;	mypart.out -> out;
