{
  "id": "gl_packet-beta_00398",
  "source": "gitlab",
  "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/47f8a16641658f570a69c3af3c9724b29ea39187/docs/markdown/assets/RTLAmba/monbus_arbiter.mmd",
  "source_note": "collected_from_github_additional",
  "github_repo": "sean-galloway/RTLDesignSherpa",
  "diagram_type": "packet-beta",
  "code": "%%{init: {'theme': 'neutral', 'themeVariables': { 'fontSize': '14px'}}}%%\nflowchart TB\n    subgraph Monitors[\"Monitor Sources\"]\n        M0[\"Monitor 0\"]\n        M1[\"Monitor 1\"]\n        M2[\"Monitor 2\"]\n        MN[\"Monitor N-1\"]\n    end\n\n    subgraph monbus_arbiter[\"monbus_arbiter\"]\n        subgraph Collect[\"Request Collection\"]\n            REQ[\"Gather all\\nmonbus_valid signals\"]\n        end\n\n        subgraph Arb_Core[\"Arbitration Core\"]\n            ARB[\"Configurable:\\n- Round-robin\\n- Weighted RR\\n- Priority\"]\n        end\n\n        subgraph Backpressure[\"Flow Control\"]\n            BP[\"Handle downstream\\nbackpressure\"]\n        end\n\n        subgraph Select[\"Packet Selection\"]\n            SEL[\"Mux winning\\npacket to output\"]\n        end\n    end\n\n    subgraph Output[\"Unified Monitor Bus\"]\n        MONBUS[\"monbus_packet[63:0]\\nmonbus_valid\\nmonbus_ready\"]\n    end\n\n    M0 --> Collect\n    M1 --> Collect\n    M2 --> Collect\n    MN --> Collect\n    Collect --> Arb_Core\n    Arb_Core --> Backpressure\n    Backpressure --> Select\n    Select --> MONBUS\n",
  "content_size": 1049,
  "collected_at": "2026-02-06T14:08:58.793036",
  "compilation_status": "success",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 1,
  "repo_owner": "sean-galloway",
  "repo_name": "RTLDesignSherpa",
  "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
  "repo_language": "C++",
  "repo_topics": [
    "amba-apb",
    "amba-axi",
    "cocotb",
    "crossbar",
    "dma"
  ],
  "repo_created_at": "2023-06-15T21:56:48Z",
  "repo_updated_at": "2026-02-06T00:19:01Z"
}