{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698750210866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698750210866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 20:03:30 2023 " "Processing started: Tue Oct 31 20:03:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698750210866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698750210866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 10_1 -c 10_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 10_1 -c 10_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698750210866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698750211290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698750211290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment_9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file assignment_9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 assignment_9 " "Found entity 1: assignment_9" {  } { { "assignment_9.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/assignment_9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698750218249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698750218249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbit_reg_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourbit_reg_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fourbit_reg_sram " "Found entity 1: fourbit_reg_sram" {  } { { "fourbit_reg_sram.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/fourbit_reg_sram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698750218249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698750218249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_register " "Found entity 1: four_bit_register" {  } { { "four_bit_register.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/four_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698750218249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698750218249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698750218249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698750218249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_4bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_4bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/mx_4bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698750218249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698750218249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "mx_2x1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698750218249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698750218249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bto7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bto7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bto7 " "Found entity 1: bto7" {  } { { "bto7.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/bto7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698750218265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698750218265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment10_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file assignment10_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 assignment10_1 " "Found entity 1: assignment10_1" {  } { { "assignment10_1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/assignment10_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698750218265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698750218265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment10_1.v 1 1 " "Found 1 design units, including 1 entities, in source file assignment10_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 abcdefg " "Found entity 1: abcdefg" {  } { { "assignment10_1.v" "" { Text "C:/intelFPGA_lite/20.1/assignment_10/assignment10_1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698750218265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698750218265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2_7seg-rtl " "Found design unit 1: bin2_7seg-rtl" {  } { { "bin2_7seg.vhd" "" { Text "C:/intelFPGA_lite/20.1/assignment_10/bin2_7seg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698750219052 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2_7seg " "Found entity 1: bin2_7seg" {  } { { "bin2_7seg.vhd" "" { Text "C:/intelFPGA_lite/20.1/assignment_10/bin2_7seg.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698750219052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698750219052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d2b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d2b " "Found entity 1: d2b" {  } { { "d2b.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/d2b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698750219052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698750219052 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "seven_segment.bdf " "Can't analyze file -- file seven_segment.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1698750219052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bto7.v 1 1 " "Found 1 design units, including 1 entities, in source file bto7.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "bto7.v" "" { Text "C:/intelFPGA_lite/20.1/assignment_10/bto7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698750219059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698750219059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment10_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file assignment10_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 assignment10_2 " "Found entity 1: assignment10_2" {  } { { "assignment10_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/assignment10_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698750219059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698750219059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "counter4.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/counter4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698750219059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698750219059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "assignment10_2 " "Elaborating entity \"assignment10_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698750219091 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst122 " "Block or symbol \"NOT\" of instance \"inst122\" overlaps another block or symbol" {  } { { "assignment10_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/assignment10_2.bdf" { { 288 216 264 320 "inst122" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1698750219107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 counter4:inst8 " "Elaborating entity \"counter4\" for hierarchy \"counter4:inst8\"" {  } { { "assignment10_2.bdf" "inst8" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/assignment10_2.bdf" { { 360 816 960 456 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698750219107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 segment7:inst44 " "Elaborating entity \"segment7\" for hierarchy \"segment7:inst44\"" {  } { { "assignment10_2.bdf" "inst44" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/assignment10_2.bdf" { { 24 1096 1264 104 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698750219123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbit_reg_sram fourbit_reg_sram:inst111 " "Elaborating entity \"fourbit_reg_sram\" for hierarchy \"fourbit_reg_sram:inst111\"" {  } { { "assignment10_2.bdf" "inst111" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/assignment10_2.bdf" { { 24 800 1024 152 "inst111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698750219141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_4bit_2x1 fourbit_reg_sram:inst111\|mx_4bit_2x1:inst18 " "Elaborating entity \"mx_4bit_2x1\" for hierarchy \"fourbit_reg_sram:inst111\|mx_4bit_2x1:inst18\"" {  } { { "fourbit_reg_sram.bdf" "inst18" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/fourbit_reg_sram.bdf" { { 352 1216 1384 448 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698750219141 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst5 " "Block or symbol \"AND2\" of instance \"inst5\" overlaps another block or symbol" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/mx_4bit_2x1.bdf" { { 488 1056 1120 536 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1698750219141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_register fourbit_reg_sram:inst111\|four_bit_register:inst " "Elaborating entity \"four_bit_register\" for hierarchy \"fourbit_reg_sram:inst111\|four_bit_register:inst\"" {  } { { "fourbit_reg_sram.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/fourbit_reg_sram.bdf" { { 144 608 768 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698750219155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_2x1 fourbit_reg_sram:inst111\|four_bit_register:inst\|mx_2x1:inst5 " "Elaborating entity \"mx_2x1\" for hierarchy \"fourbit_reg_sram:inst111\|four_bit_register:inst\|mx_2x1:inst5\"" {  } { { "four_bit_register.bdf" "inst5" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/four_bit_register.bdf" { { 96 328 440 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698750219155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger trigger:inst2 " "Elaborating entity \"trigger\" for hierarchy \"trigger:inst2\"" {  } { { "assignment10_2.bdf" "inst2" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/assignment10_2.bdf" { { 384 616 728 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698750219166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d2b d2b:inst " "Elaborating entity \"d2b\" for hierarchy \"d2b:inst\"" {  } { { "assignment10_2.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/assignment10_2.bdf" { { 56 560 656 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698750219170 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "COM1 VCC " "Pin \"COM1\" is stuck at VCC" {  } { { "assignment10_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/assignment10_2.bdf" { { 152 1200 1376 168 "COM1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698750219386 "|assignment10_2|COM1"} { "Warning" "WMLS_MLS_STUCK_PIN" "COM2 VCC " "Pin \"COM2\" is stuck at VCC" {  } { { "assignment10_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/assignment10_2.bdf" { { 200 1208 1384 216 "COM2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698750219386 "|assignment10_2|COM2"} { "Warning" "WMLS_MLS_STUCK_PIN" "COM3 VCC " "Pin \"COM3\" is stuck at VCC" {  } { { "assignment10_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/assignment10_2.bdf" { { 224 1224 1400 240 "COM3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698750219386 "|assignment10_2|COM3"} { "Warning" "WMLS_MLS_STUCK_PIN" "COM4 VCC " "Pin \"COM4\" is stuck at VCC" {  } { { "assignment10_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment_10/assignment10_2.bdf" { { 256 1200 1376 272 "COM4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698750219386 "|assignment10_2|COM4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698750219386 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698750219439 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698750219439 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698750219439 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698750219439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698750219653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 20:03:39 2023 " "Processing ended: Tue Oct 31 20:03:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698750219653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698750219653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698750219653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698750219653 ""}
