# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ThreeBitSignedMultiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier {C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier/OneBitFullAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:36 on Mar 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier" C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier/OneBitFullAdder.v 
# -- Compiling module OneBitFullAdder
# 
# Top level modules:
# 	OneBitFullAdder
# End time: 15:29:36 on Mar 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier {C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier/ArrayCell.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:36 on Mar 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier" C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier/ArrayCell.v 
# -- Compiling module ArrayCell
# 
# Top level modules:
# 	ArrayCell
# End time: 15:29:36 on Mar 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier {C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier/ThreeBitSignedMultiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:36 on Mar 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier" C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier/ThreeBitSignedMultiplier.v 
# -- Compiling module ThreeBitSignedMultiplier
# 
# Top level modules:
# 	ThreeBitSignedMultiplier
# End time: 15:29:36 on Mar 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier {C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier/ThreeBitSignedMultiplier_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:36 on Mar 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier" C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier/ThreeBitSignedMultiplier_tb.v 
# -- Compiling module ThreeBitSignedMultiplier_tb
# 
# Top level modules:
# 	ThreeBitSignedMultiplier_tb
# End time: 15:29:36 on Mar 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  ThreeBitSignedMultiplier_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" ThreeBitSignedMultiplier_tb 
# Start time: 15:29:36 on Mar 03,2019
# Loading work.ThreeBitSignedMultiplier_tb
# Loading work.ThreeBitSignedMultiplier
# Loading work.ArrayCell
# Loading work.OneBitFullAdder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier/ThreeBitSignedMultiplier_tb.v(49)
#    Time: 2 us  Iteration: 0  Instance: /ThreeBitSignedMultiplier_tb
# Break in Module ThreeBitSignedMultiplier_tb at C:/Temp/QuartusProjects/205/ThreeBitSignedMultiplier/ThreeBitSignedMultiplier_tb.v line 49
# End time: 16:33:11 on Mar 03,2019, Elapsed time: 1:03:35
# Errors: 0, Warnings: 0
