{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 19:22:42 2013 " "Info: Processing started: Sun Nov 24 19:22:42 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sketch -c sketch " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sketch -c sketch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "RedDiscModule.qip " "Warning (125092): Tcl Script File RedDiscModule.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RedDiscModule.qip " "Info (125063): set_global_assignment -name QIP_FILE RedDiscModule.qip" {  } {  } 0 125063 "%1!s!" 0 0 "" 0 -1}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info (12023): Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info (12023): Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info (12023): Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sketch.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file sketch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sketch " "Info (12023): Found entity 1: sketch" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reddiskmodule.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file reddiskmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 redDiskModule " "Info (12023): Found entity 1: redDiskModule" {  } { { "redDiskModule.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskModule.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "fsm1.v " "Warning (12019): Can't analyze file -- file fsm1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grid.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file grid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Grid " "Info (12023): Found entity 1: Grid" {  } { { "Grid.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/Grid.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "game fsm.v " "Warning (12019): Can't analyze file -- file game fsm.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../fsm2datapathtemp.v " "Warning (12019): Can't analyze file -- file ../fsm2datapathtemp.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file gameover.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gameover " "Info (12023): Found entity 1: Gameover" {  } { { "Gameover.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/Gameover.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player1.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file player1.v" { { "Info" "ISGN_ENTITY_NAME" "1 player1 " "Info (12023): Found entity 1: player1" {  } { { "player1.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/player1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player2.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file player2.v" { { "Info" "ISGN_ENTITY_NAME" "1 player2 " "Info (12023): Found entity 1: player2" {  } { { "player2.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/player2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reddiskwin.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file reddiskwin.v" { { "Info" "ISGN_ENTITY_NAME" "1 redDiskWin " "Info (12023): Found entity 1: redDiskWin" {  } { { "redDiskWin.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "sketch " "Info (12127): Elaborating entity \"sketch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LEDG_ sketch.v(33) " "Warning (10858): Verilog HDL warning at sketch.v(33): object LEDG_ used but never assigned" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_prev2 sketch.v(58) " "Warning (10036): Verilog HDL or VHDL warning at sketch.v(58): object \"x_prev2\" assigned a value but never read" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_prev2 sketch.v(59) " "Warning (10036): Verilog HDL or VHDL warning at sketch.v(59): object \"y_prev2\" assigned a value but never read" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR_ sketch.v(141) " "Warning (10240): Verilog HDL Always Construct warning at sketch.v(141): inferring latch(es) for variable \"LEDR_\", which holds its previous value in one or more paths through the always construct" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeEn_ sketch.v(141) " "Warning (10240): Verilog HDL Always Construct warning at sketch.v(141): inferring latch(es) for variable \"writeEn_\", which holds its previous value in one or more paths through the always construct" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DoneS sketch.v(141) " "Warning (10240): Verilog HDL Always Construct warning at sketch.v(141): inferring latch(es) for variable \"DoneS\", which holds its previous value in one or more paths through the always construct" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR_ sketch.v(245) " "Warning (10240): Verilog HDL Always Construct warning at sketch.v(245): inferring latch(es) for variable \"LEDR_\", which holds its previous value in one or more paths through the always construct" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeEn2_ sketch.v(245) " "Warning (10240): Verilog HDL Always Construct warning at sketch.v(245): inferring latch(es) for variable \"writeEn2_\", which holds its previous value in one or more paths through the always construct" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DoneD sketch.v(245) " "Warning (10240): Verilog HDL Always Construct warning at sketch.v(245): inferring latch(es) for variable \"DoneD\", which holds its previous value in one or more paths through the always construct" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yIn2 sketch.v(245) " "Warning (10240): Verilog HDL Always Construct warning at sketch.v(245): inferring latch(es) for variable \"yIn2\", which holds its previous value in one or more paths through the always construct" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sketch.v(356) " "Warning (10230): Verilog HDL assignment warning at sketch.v(356): truncated value with size 32 to match size of target (26)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sketch.v(357) " "Warning (10230): Verilog HDL assignment warning at sketch.v(357): truncated value with size 32 to match size of target (8)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sketch.v(358) " "Warning (10230): Verilog HDL assignment warning at sketch.v(358): truncated value with size 32 to match size of target (7)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sketch.v(362) " "Warning (10230): Verilog HDL assignment warning at sketch.v(362): truncated value with size 32 to match size of target (26)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sketch.v(363) " "Warning (10230): Verilog HDL assignment warning at sketch.v(363): truncated value with size 32 to match size of target (8)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sketch.v(364) " "Warning (10230): Verilog HDL assignment warning at sketch.v(364): truncated value with size 32 to match size of target (7)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sketch.v(368) " "Warning (10230): Verilog HDL assignment warning at sketch.v(368): truncated value with size 32 to match size of target (26)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sketch.v(369) " "Warning (10230): Verilog HDL assignment warning at sketch.v(369): truncated value with size 32 to match size of target (8)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sketch.v(370) " "Warning (10230): Verilog HDL assignment warning at sketch.v(370): truncated value with size 32 to match size of target (7)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sketch.v(374) " "Warning (10230): Verilog HDL assignment warning at sketch.v(374): truncated value with size 32 to match size of target (26)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sketch.v(375) " "Warning (10230): Verilog HDL assignment warning at sketch.v(375): truncated value with size 32 to match size of target (8)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sketch.v(376) " "Warning (10230): Verilog HDL assignment warning at sketch.v(376): truncated value with size 32 to match size of target (7)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sketch.v(380) " "Warning (10230): Verilog HDL assignment warning at sketch.v(380): truncated value with size 32 to match size of target (26)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sketch.v(381) " "Warning (10230): Verilog HDL assignment warning at sketch.v(381): truncated value with size 32 to match size of target (8)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sketch.v(382) " "Warning (10230): Verilog HDL assignment warning at sketch.v(382): truncated value with size 32 to match size of target (7)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sketch.v(386) " "Warning (10230): Verilog HDL assignment warning at sketch.v(386): truncated value with size 32 to match size of target (26)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sketch.v(391) " "Warning (10230): Verilog HDL assignment warning at sketch.v(391): truncated value with size 32 to match size of target (26)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sketch.v(395) " "Warning (10230): Verilog HDL assignment warning at sketch.v(395): truncated value with size 32 to match size of target (26)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sketch.v(396) " "Warning (10230): Verilog HDL assignment warning at sketch.v(396): truncated value with size 32 to match size of target (8)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sketch.v(397) " "Warning (10230): Verilog HDL assignment warning at sketch.v(397): truncated value with size 32 to match size of target (7)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sketch.v(401) " "Warning (10230): Verilog HDL assignment warning at sketch.v(401): truncated value with size 32 to match size of target (26)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sketch.v(402) " "Warning (10230): Verilog HDL assignment warning at sketch.v(402): truncated value with size 32 to match size of target (8)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sketch.v(403) " "Warning (10230): Verilog HDL assignment warning at sketch.v(403): truncated value with size 32 to match size of target (7)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sketch.v(407) " "Warning (10230): Verilog HDL assignment warning at sketch.v(407): truncated value with size 32 to match size of target (26)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sketch.v(408) " "Warning (10230): Verilog HDL assignment warning at sketch.v(408): truncated value with size 32 to match size of target (8)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sketch.v(409) " "Warning (10230): Verilog HDL assignment warning at sketch.v(409): truncated value with size 32 to match size of target (7)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_next sketch.v(355) " "Warning (10240): Verilog HDL Always Construct warning at sketch.v(355): inferring latch(es) for variable \"count_next\", which holds its previous value in one or more paths through the always construct" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 355 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_next sketch.v(355) " "Warning (10240): Verilog HDL Always Construct warning at sketch.v(355): inferring latch(es) for variable \"x_next\", which holds its previous value in one or more paths through the always construct" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 355 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_next sketch.v(355) " "Warning (10240): Verilog HDL Always Construct warning at sketch.v(355): inferring latch(es) for variable \"y_next\", which holds its previous value in one or more paths through the always construct" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 355 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sketch.v(469) " "Warning (10230): Verilog HDL assignment warning at sketch.v(469): truncated value with size 32 to match size of target (8)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sketch.v(473) " "Warning (10230): Verilog HDL assignment warning at sketch.v(473): truncated value with size 32 to match size of target (8)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sketch.v(533) " "Warning (10230): Verilog HDL assignment warning at sketch.v(533): truncated value with size 32 to match size of target (7)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sketch.v(534) " "Warning (10230): Verilog HDL assignment warning at sketch.v(534): truncated value with size 32 to match size of target (3)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sketch.v(538) " "Warning (10230): Verilog HDL assignment warning at sketch.v(538): truncated value with size 32 to match size of target (7)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sketch.v(539) " "Warning (10230): Verilog HDL assignment warning at sketch.v(539): truncated value with size 32 to match size of target (3)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sketch.v(543) " "Warning (10230): Verilog HDL assignment warning at sketch.v(543): truncated value with size 32 to match size of target (7)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sketch.v(544) " "Warning (10230): Verilog HDL assignment warning at sketch.v(544): truncated value with size 32 to match size of target (3)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sketch.v(548) " "Warning (10230): Verilog HDL assignment warning at sketch.v(548): truncated value with size 32 to match size of target (7)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sketch.v(549) " "Warning (10230): Verilog HDL assignment warning at sketch.v(549): truncated value with size 32 to match size of target (3)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sketch.v(553) " "Warning (10230): Verilog HDL assignment warning at sketch.v(553): truncated value with size 32 to match size of target (7)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sketch.v(554) " "Warning (10230): Verilog HDL assignment warning at sketch.v(554): truncated value with size 32 to match size of target (3)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sketch.v(558) " "Warning (10230): Verilog HDL assignment warning at sketch.v(558): truncated value with size 32 to match size of target (7)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sketch.v(559) " "Warning (10230): Verilog HDL assignment warning at sketch.v(559): truncated value with size 32 to match size of target (3)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sketch.v(563) " "Warning (10230): Verilog HDL assignment warning at sketch.v(563): truncated value with size 32 to match size of target (7)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sketch.v(564) " "Warning (10230): Verilog HDL assignment warning at sketch.v(564): truncated value with size 32 to match size of target (3)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDR_\[17..9\] 0 sketch.v(31) " "Warning (10030): Net \"LEDR_\[17..9\]\" at sketch.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDR_\[4..2\] 0 sketch.v(31) " "Warning (10030): Net \"LEDR_\[4..2\]\" at sketch.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDG_ 0 sketch.v(33) " "Warning (10030): Net \"LEDG_\" at sketch.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[0\] sketch.v(394) " "Info (10041): Inferred latch for \"y_next\[0\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[1\] sketch.v(394) " "Info (10041): Inferred latch for \"y_next\[1\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[2\] sketch.v(394) " "Info (10041): Inferred latch for \"y_next\[2\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[3\] sketch.v(394) " "Info (10041): Inferred latch for \"y_next\[3\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[4\] sketch.v(394) " "Info (10041): Inferred latch for \"y_next\[4\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[5\] sketch.v(394) " "Info (10041): Inferred latch for \"y_next\[5\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[6\] sketch.v(394) " "Info (10041): Inferred latch for \"y_next\[6\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[0\] sketch.v(394) " "Info (10041): Inferred latch for \"x_next\[0\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[1\] sketch.v(394) " "Info (10041): Inferred latch for \"x_next\[1\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[2\] sketch.v(394) " "Info (10041): Inferred latch for \"x_next\[2\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[3\] sketch.v(394) " "Info (10041): Inferred latch for \"x_next\[3\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[4\] sketch.v(394) " "Info (10041): Inferred latch for \"x_next\[4\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[5\] sketch.v(394) " "Info (10041): Inferred latch for \"x_next\[5\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[6\] sketch.v(394) " "Info (10041): Inferred latch for \"x_next\[6\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[7\] sketch.v(394) " "Info (10041): Inferred latch for \"x_next\[7\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[0\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[0\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[1\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[1\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[2\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[2\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[3\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[3\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[4\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[4\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[5\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[5\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[6\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[6\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[7\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[7\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[8\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[8\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[9\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[9\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[10\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[10\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[11\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[11\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[12\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[12\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[13\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[13\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[14\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[14\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[15\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[15\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[16\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[16\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[17\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[17\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[18\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[18\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[19\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[19\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[20\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[20\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[21\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[21\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[22\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[22\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[23\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[23\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[24\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[24\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[25\] sketch.v(394) " "Info (10041): Inferred latch for \"count_next\[25\]\" at sketch.v(394)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yIn2\[0\] sketch.v(245) " "Info (10041): Inferred latch for \"yIn2\[0\]\" at sketch.v(245)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yIn2\[1\] sketch.v(245) " "Info (10041): Inferred latch for \"yIn2\[1\]\" at sketch.v(245)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yIn2\[2\] sketch.v(245) " "Info (10041): Inferred latch for \"yIn2\[2\]\" at sketch.v(245)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yIn2\[3\] sketch.v(245) " "Info (10041): Inferred latch for \"yIn2\[3\]\" at sketch.v(245)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yIn2\[4\] sketch.v(245) " "Info (10041): Inferred latch for \"yIn2\[4\]\" at sketch.v(245)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yIn2\[5\] sketch.v(245) " "Info (10041): Inferred latch for \"yIn2\[5\]\" at sketch.v(245)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yIn2\[6\] sketch.v(245) " "Info (10041): Inferred latch for \"yIn2\[6\]\" at sketch.v(245)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DoneD sketch.v(245) " "Info (10041): Inferred latch for \"DoneD\" at sketch.v(245)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEn2_ sketch.v(245) " "Info (10041): Inferred latch for \"writeEn2_\" at sketch.v(245)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_\[5\] sketch.v(245) " "Info (10041): Inferred latch for \"LEDR_\[5\]\" at sketch.v(245)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_\[6\] sketch.v(245) " "Info (10041): Inferred latch for \"LEDR_\[6\]\" at sketch.v(245)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_\[7\] sketch.v(245) " "Info (10041): Inferred latch for \"LEDR_\[7\]\" at sketch.v(245)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_\[8\] sketch.v(245) " "Info (10041): Inferred latch for \"LEDR_\[8\]\" at sketch.v(245)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DoneS sketch.v(141) " "Info (10041): Inferred latch for \"DoneS\" at sketch.v(141)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEn_ sketch.v(141) " "Info (10041): Inferred latch for \"writeEn_\" at sketch.v(141)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_\[0\] sketch.v(141) " "Info (10041): Inferred latch for \"LEDR_\[0\]\" at sketch.v(141)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_\[1\] sketch.v(141) " "Info (10041): Inferred latch for \"LEDR_\[1\]\" at sketch.v(141)" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player1 player1:player1_inst " "Info (12128): Elaborating entity \"player1\" for hierarchy \"player1:player1_inst\"" {  } { { "sketch.v" "player1_inst" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram player1:player1_inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"player1:player1_inst\|altsyncram:altsyncram_component\"" {  } { { "player1.v" "altsyncram_component" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/player1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "player1:player1_inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"player1:player1_inst\|altsyncram:altsyncram_component\"" {  } { { "player1.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/player1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "player1:player1_inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"player1:player1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file player1.mif " "Info (12134): Parameter \"init_file\" = \"player1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1190 " "Info (12134): Parameter \"numwords_a\" = \"1190\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info (12134): Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "player1.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/player1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7871.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7871 " "Info (12023): Found entity 1: altsyncram_7871" {  } { { "db/altsyncram_7871.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_7871.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7871 player1:player1_inst\|altsyncram:altsyncram_component\|altsyncram_7871:auto_generated " "Info (12128): Elaborating entity \"altsyncram_7871\" for hierarchy \"player1:player1_inst\|altsyncram:altsyncram_component\|altsyncram_7871:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player2 player2:player2_inst " "Info (12128): Elaborating entity \"player2\" for hierarchy \"player2:player2_inst\"" {  } { { "sketch.v" "player2_inst" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram player2:player2_inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"player2:player2_inst\|altsyncram:altsyncram_component\"" {  } { { "player2.v" "altsyncram_component" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/player2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "player2:player2_inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"player2:player2_inst\|altsyncram:altsyncram_component\"" {  } { { "player2.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/player2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "player2:player2_inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"player2:player2_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file player2.mif " "Info (12134): Parameter \"init_file\" = \"player2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1190 " "Info (12134): Parameter \"numwords_a\" = \"1190\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info (12134): Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "player2.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/player2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8871.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8871 " "Info (12023): Found entity 1: altsyncram_8871" {  } { { "db/altsyncram_8871.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_8871.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8871 player2:player2_inst\|altsyncram:altsyncram_component\|altsyncram_8871:auto_generated " "Info (12128): Elaborating entity \"altsyncram_8871\" for hierarchy \"player2:player2_inst\|altsyncram:altsyncram_component\|altsyncram_8871:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "redDiskWin redDiskWin:redDiskWin_inst " "Info (12128): Elaborating entity \"redDiskWin\" for hierarchy \"redDiskWin:redDiskWin_inst\"" {  } { { "sketch.v" "redDiskWin_inst" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram redDiskWin:redDiskWin_inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"redDiskWin:redDiskWin_inst\|altsyncram:altsyncram_component\"" {  } { { "redDiskWin.v" "altsyncram_component" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "redDiskWin:redDiskWin_inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"redDiskWin:redDiskWin_inst\|altsyncram:altsyncram_component\"" {  } { { "redDiskWin.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "redDiskWin:redDiskWin_inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"redDiskWin:redDiskWin_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file redDiskWin.mif " "Info (12134): Parameter \"init_file\" = \"redDiskWin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 225 " "Info (12134): Parameter \"numwords_a\" = \"225\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "redDiskWin.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1h71.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1h71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1h71 " "Info (12023): Found entity 1: altsyncram_1h71" {  } { { "db/altsyncram_1h71.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_1h71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1h71 redDiskWin:redDiskWin_inst\|altsyncram:altsyncram_component\|altsyncram_1h71:auto_generated " "Info (12128): Elaborating entity \"altsyncram_1h71\" for hierarchy \"redDiskWin:redDiskWin_inst\|altsyncram:altsyncram_component\|altsyncram_1h71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "225 225 225 10 " "Warning (113031): 225 out of 225 addresses are reinitialized. The latest initialized data will replace the existing data. There are 225 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "210 " "Warning (113030): Memory Initialization File address 210 is reinitialized" {  } { { "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "211 " "Warning (113030): Memory Initialization File address 211 is reinitialized" {  } { { "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "212 " "Warning (113030): Memory Initialization File address 212 is reinitialized" {  } { { "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "213 " "Warning (113030): Memory Initialization File address 213 is reinitialized" {  } { { "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "214 " "Warning (113030): Memory Initialization File address 214 is reinitialized" {  } { { "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "215 " "Warning (113030): Memory Initialization File address 215 is reinitialized" {  } { { "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "216 " "Warning (113030): Memory Initialization File address 216 is reinitialized" {  } { { "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "217 " "Warning (113030): Memory Initialization File address 217 is reinitialized" {  } { { "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "218 " "Warning (113030): Memory Initialization File address 218 is reinitialized" {  } { { "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "219 " "Warning (113030): Memory Initialization File address 219 is reinitialized" {  } { { "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "redDiskModule redDiskModule:redDiskModule_inst " "Info (12128): Elaborating entity \"redDiskModule\" for hierarchy \"redDiskModule:redDiskModule_inst\"" {  } { { "sketch.v" "redDiskModule_inst" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram redDiskModule:redDiskModule_inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"redDiskModule:redDiskModule_inst\|altsyncram:altsyncram_component\"" {  } { { "redDiskModule.v" "altsyncram_component" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskModule.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "redDiskModule:redDiskModule_inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"redDiskModule:redDiskModule_inst\|altsyncram:altsyncram_component\"" {  } { { "redDiskModule.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskModule.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "redDiskModule:redDiskModule_inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"redDiskModule:redDiskModule_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file redDisk.mif " "Info (12134): Parameter \"init_file\" = \"redDisk.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 225 " "Info (12134): Parameter \"numwords_a\" = \"225\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "redDiskModule.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskModule.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j671.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j671 " "Info (12023): Found entity 1: altsyncram_j671" {  } { { "db/altsyncram_j671.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_j671.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j671 redDiskModule:redDiskModule_inst\|altsyncram:altsyncram_component\|altsyncram_j671:auto_generated " "Info (12128): Elaborating entity \"altsyncram_j671\" for hierarchy \"redDiskModule:redDiskModule_inst\|altsyncram:altsyncram_component\|altsyncram_j671:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Grid Grid:Grid_inst " "Info (12128): Elaborating entity \"Grid\" for hierarchy \"Grid:Grid_inst\"" {  } { { "sketch.v" "Grid_inst" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Grid:Grid_inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"Grid:Grid_inst\|altsyncram:altsyncram_component\"" {  } { { "Grid.v" "altsyncram_component" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/Grid.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Grid:Grid_inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"Grid:Grid_inst\|altsyncram:altsyncram_component\"" {  } { { "Grid.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/Grid.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Grid:Grid_inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"Grid:Grid_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Grid.mif " "Info (12134): Parameter \"init_file\" = \"Grid.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Info (12134): Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info (12134): Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Grid.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/Grid.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4171.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4171.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4171 " "Info (12023): Found entity 1: altsyncram_4171" {  } { { "db/altsyncram_4171.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_4171.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4171 Grid:Grid_inst\|altsyncram:altsyncram_component\|altsyncram_4171:auto_generated " "Info (12128): Elaborating entity \"altsyncram_4171\" for hierarchy \"Grid:Grid_inst\|altsyncram:altsyncram_component\|altsyncram_4171:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Info (12023): Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa Grid:Grid_inst\|altsyncram:altsyncram_component\|altsyncram_4171:auto_generated\|decode_6oa:deep_decode " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"Grid:Grid_inst\|altsyncram:altsyncram_component\|altsyncram_4171:auto_generated\|decode_6oa:deep_decode\"" {  } { { "db/altsyncram_4171.tdf" "deep_decode" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_4171.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Info (12023): Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib Grid:Grid_inst\|altsyncram:altsyncram_component\|altsyncram_4171:auto_generated\|mux_hib:mux2 " "Info (12128): Elaborating entity \"mux_hib\" for hierarchy \"Grid:Grid_inst\|altsyncram:altsyncram_component\|altsyncram_4171:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_4171.tdf" "mux2" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_4171.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gameover Gameover:Gameover_inst " "Info (12128): Elaborating entity \"Gameover\" for hierarchy \"Gameover:Gameover_inst\"" {  } { { "sketch.v" "Gameover_inst" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Gameover:Gameover_inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"Gameover:Gameover_inst\|altsyncram:altsyncram_component\"" {  } { { "Gameover.v" "altsyncram_component" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/Gameover.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Gameover:Gameover_inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"Gameover:Gameover_inst\|altsyncram:altsyncram_component\"" {  } { { "Gameover.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/Gameover.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Gameover:Gameover_inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"Gameover:Gameover_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Gameover.mif " "Info (12134): Parameter \"init_file\" = \"Gameover.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2400 " "Info (12134): Parameter \"numwords_a\" = \"2400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info (12134): Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Gameover.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/Gameover.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rc71.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rc71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rc71 " "Info (12023): Found entity 1: altsyncram_rc71" {  } { { "db/altsyncram_rc71.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_rc71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rc71 Gameover:Gameover_inst\|altsyncram:altsyncram_component\|altsyncram_rc71:auto_generated " "Info (12128): Elaborating entity \"altsyncram_rc71\" for hierarchy \"Gameover:Gameover_inst\|altsyncram:altsyncram_component\|altsyncram_rc71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Info (12128): Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "sketch.v" "VGA" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Info (12128): Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Info (12134): Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Info (12134): Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info (12134): Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Info (12134): Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Info (12134): Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Info (12134): Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Info (12134): Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info (12134): Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Grid.mif " "Info (12134): Parameter \"INIT_FILE\" = \"Grid.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tof1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tof1 " "Info (12023): Found entity 1: altsyncram_tof1" {  } { { "db/altsyncram_tof1.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_tof1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tof1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_tof1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_tof1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_tof1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tiq1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tiq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tiq1 " "Info (12023): Found entity 1: altsyncram_tiq1" {  } { { "db/altsyncram_tiq1.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_tiq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tiq1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_tof1:auto_generated\|altsyncram_tiq1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_tiq1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_tof1:auto_generated\|altsyncram_tiq1:altsyncram1\"" {  } { { "db/altsyncram_tof1.tdf" "altsyncram1" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_tof1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning (287013): Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_tiq1.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_tiq1.tdf" 37 2 0 } } { "db/altsyncram_tof1.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_tof1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_adapter.v" 213 0 0 } } { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 117 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_tof1:auto_generated\|altsyncram_tiq1:altsyncram1\|decode_6oa:decode3 " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_tof1:auto_generated\|altsyncram_tiq1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_tiq1.tdf" "decode3" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_tiq1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Info (12128): Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info (12134): Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Info (12134): Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info (12134): Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info (12134): Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Info (12128): Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Info (278001): Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "sketch.v" "Mod0" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 363 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "sketch.v" "Div2" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 382 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "sketch.v" "Div0" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 358 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "sketch.v" "Div3" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 409 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "sketch.v" "Div1" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 364 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div10 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div10\"" {  } { { "sketch.v" "Div10" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 564 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "sketch.v" "Div7" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 549 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div9 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div9\"" {  } { { "sketch.v" "Div9" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 559 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "sketch.v" "Div8" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 554 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "sketch.v" "Div4" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 534 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "sketch.v" "Div6" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 544 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "sketch.v" "Div5" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 539 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "sketch.v" "Mult0" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 408 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "sketch.v" "Mod1" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 381 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info (12130): Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 363 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info (12133): Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 363 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l6m.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l6m " "Info (12023): Found entity 1: lpm_divide_l6m" {  } { { "db/lpm_divide_l6m.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/lpm_divide_l6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Info (12023): Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Info (12023): Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/alt_u_div_o2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info (12023): Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info (12023): Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Info (12130): Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 382 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Info (12133): Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 382 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_iem.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_iem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_iem " "Info (12023): Found entity 1: lpm_divide_iem" {  } { { "db/lpm_divide_iem.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/lpm_divide_iem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info (12130): Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 358 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info (12133): Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 358 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mem.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mem " "Info (12023): Found entity 1: lpm_divide_mem" {  } { { "db/lpm_divide_mem.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/lpm_divide_mem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Info (12023): Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/sign_div_unsign_0mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Info (12023): Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Info (12130): Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 409 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Info (12133): Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 409 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Info (12130): Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 364 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Info (12133): Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 364 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div10 " "Info (12130): Elaborated megafunction instantiation \"lpm_divide:Div10\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 564 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div10 " "Info (12133): Instantiated megafunction \"lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 564 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Info (12023): Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info (12023): Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Info (12023): Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info (12130): Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 408 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Info (12133): Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info (12134): Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info (12134): Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Info (12134): Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Info (12134): Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info (12134): Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info (12134): Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 408 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Info (12131): Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 408 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Info (12131): Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 408 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Info (12131): Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 408 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ch.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ch " "Info (12023): Found entity 1: add_sub_3ch" {  } { { "db/add_sub_3ch.tdf" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/add_sub_3ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Info (12131): Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 408 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Info (12130): Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 381 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Info (12133): Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 381 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Info (13025): Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR_\[8\] LEDR_\[5\] " "Info (13026): Duplicate LATCH primitive \"LEDR_\[8\]\" merged with LATCH primitive \"LEDR_\[5\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR_\[7\] LEDR_\[5\] " "Info (13026): Duplicate LATCH primitive \"LEDR_\[7\]\" merged with LATCH primitive \"LEDR_\[5\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR_\[6\] LEDR_\[5\] " "Info (13026): Duplicate LATCH primitive \"LEDR_\[6\]\" merged with LATCH primitive \"LEDR_\[5\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR_\[0\] " "Warning (13012): Latch LEDR_\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yp.ultReset " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.ultReset" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR_\[1\] " "Warning (13012): Latch LEDR_\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yp.RIGHT " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.RIGHT" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR_\[5\] " "Warning (13012): Latch LEDR_\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yg.Gameover " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.Gameover" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "writeEn2_ " "Warning (13012): Latch writeEn2_ has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yg.Erase2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.Erase2" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DoneS " "Warning (13012): Latch DoneS has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yp.Drop " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Drop" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_next\[7\] " "Warning (13012): Latch x_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yp.Draw " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Draw" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_next\[5\] " "Warning (13012): Latch x_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yp.Draw " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Draw" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_next\[6\] " "Warning (13012): Latch x_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yp.Draw " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Draw" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next\[3\] " "Warning (13012): Latch y_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yg.WAIT2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.WAIT2" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next\[4\] " "Warning (13012): Latch y_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yg.WAIT2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.WAIT2" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next\[5\] " "Warning (13012): Latch y_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yg.WAIT2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.WAIT2" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next\[6\] " "Warning (13012): Latch y_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yg.WAIT2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.WAIT2" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next\[2\] " "Warning (13012): Latch y_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yg.WAIT2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.WAIT2" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next\[1\] " "Warning (13012): Latch y_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yg.WAIT2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.WAIT2" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next\[0\] " "Warning (13012): Latch y_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yg.WAIT2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.WAIT2" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_next\[0\] " "Warning (13012): Latch x_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yp.Draw " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Draw" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_next\[1\] " "Warning (13012): Latch x_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yp.Draw " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Draw" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_next\[2\] " "Warning (13012): Latch x_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yp.Draw " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Draw" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_next\[3\] " "Warning (13012): Latch x_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yp.Draw " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Draw" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_next\[4\] " "Warning (13012): Latch x_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yp.Draw " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Draw" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 394 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DoneD " "Warning (13012): Latch DoneD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yg.Verify " "Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.Verify" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 132 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "yIn2\[3\] " "Warning (13012): Latch yIn2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xIn\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal xIn\[0\]" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 415 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "yIn2\[2\] " "Warning (13012): Latch yIn2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xIn\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal xIn\[0\]" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 415 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "yIn2\[1\] " "Warning (13012): Latch yIn2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xIn\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal xIn\[0\]" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 415 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "yIn2\[0\] " "Warning (13012): Latch yIn2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xIn\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal xIn\[0\]" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 415 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "yIn2\[4\] " "Warning (13012): Latch yIn2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xIn\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal xIn\[0\]" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 415 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "yIn2\[5\] " "Warning (13012): Latch yIn2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xIn\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal xIn\[0\]" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 415 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "yIn2\[6\] " "Warning (13012): Latch yIn2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xIn\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal xIn\[0\]" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 415 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Warning (13410): Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 44 " "Info (17049): 44 registers lost all their fanouts during netlist optimizations. The first 44 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[6\] " "Info (17050): Register \"addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[7\] " "Info (17050): Register \"addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[8\] " "Info (17050): Register \"addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[9\] " "Info (17050): Register \"addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[10\] " "Info (17050): Register \"addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[11\] " "Info (17050): Register \"addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[12\] " "Info (17050): Register \"addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[13\] " "Info (17050): Register \"addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[14\] " "Info (17050): Register \"addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[15\] " "Info (17050): Register \"addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[16\] " "Info (17050): Register \"addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[17\] " "Info (17050): Register \"addr\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[18\] " "Info (17050): Register \"addr\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[19\] " "Info (17050): Register \"addr\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[20\] " "Info (17050): Register \"addr\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[21\] " "Info (17050): Register \"addr\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[22\] " "Info (17050): Register \"addr\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[23\] " "Info (17050): Register \"addr\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[24\] " "Info (17050): Register \"addr\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[25\] " "Info (17050): Register \"addr\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[26\] " "Info (17050): Register \"addr\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[27\] " "Info (17050): Register \"addr\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[28\] " "Info (17050): Register \"addr\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[29\] " "Info (17050): Register \"addr\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[30\] " "Info (17050): Register \"addr\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[31\] " "Info (17050): Register \"addr\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[32\] " "Info (17050): Register \"addr\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[33\] " "Info (17050): Register \"addr\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[34\] " "Info (17050): Register \"addr\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[35\] " "Info (17050): Register \"addr\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[36\] " "Info (17050): Register \"addr\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[37\] " "Info (17050): Register \"addr\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[38\] " "Info (17050): Register \"addr\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[39\] " "Info (17050): Register \"addr\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[40\] " "Info (17050): Register \"addr\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "addr\[41\] " "Info (17050): Register \"addr\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Yg~4 " "Info (17050): Register \"Yg~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Yg~5 " "Info (17050): Register \"Yg~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Yg~6 " "Info (17050): Register \"Yg~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Yg~7 " "Info (17050): Register \"Yg~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Yp~4 " "Info (17050): Register \"Yp~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Yp~5 " "Info (17050): Register \"Yp~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Yp~6 " "Info (17050): Register \"Yp~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Yp~7 " "Info (17050): Register \"Yp~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll " "Info (16011): Adding node \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Warning (21074): Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "sketch.v" "" { Text "C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3896 " "Info (21057): Implemented 3896 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info (21058): Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Info (21059): Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3767 " "Info (21061): Implemented 3767 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "45 " "Info (21064): Implemented 45 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 172 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 172 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Info: Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 19:22:58 2013 " "Info: Processing ended: Sun Nov 24 19:22:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
