Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/EE310Projects/lab3/testbench_add_isim_beh.exe -prj D:/EE310Projects/lab3/testbench_add_beh.prj work.testbench_add work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/EE310Projects/lab3/take_inputs.v" into library work
Analyzing Verilog file "D:/EE310Projects/lab3/process_inputs.v" into library work
Analyzing Verilog file "D:/EE310Projects/lab3/add.v" into library work
WARNING:HDLCompiler:327 - "D:/EE310Projects/lab3/add.v" Line 18: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "D:/EE310Projects/lab3/testbench_add.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "D:/EE310Projects/lab3/add.v" Line 18: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Compiling module take_inputs
Compiling module process_inputs
Compiling module add
Compiling module testbench_add
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable D:/EE310Projects/lab3/testbench_add_isim_beh.exe
Fuse Memory Usage: 29388 KB
Fuse CPU Usage: 343 ms
