[{"DBLP title": "BlueDBM: A multi-access, distributed flash store for Big Data analytics.", "DBLP authors": ["Arvind"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245693", "OA papers": [{"PaperId": "https://openalex.org/W1525840703", "PaperTitle": "BlueDBM: A multi-access, distributed flash store for Big Data analytics", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Massachusetts Institute of Technology": 1.0}, "Authors": ["Arvind"]}]}, {"DBLP title": "Accelerating data centers with reconfigurable logic.", "DBLP authors": ["Derek Chiou"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245694", "OA papers": [{"PaperId": "https://openalex.org/W1580146721", "PaperTitle": "Accelerating data centers with reconfigurable logic", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Derek Chiou"]}]}, {"DBLP title": "Automatic design of domain-specific instructions for low-power processors.", "DBLP authors": ["Cecilia Gonz\u00e1lez-Alvarez", "Jennifer B. Sartor", "Carlos \u00c1lvarez", "Daniel Jim\u00e9nez-Gonz\u00e1lez", "Lieven Eeckhout"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245697", "OA papers": [{"PaperId": "https://openalex.org/W1484728941", "PaperTitle": "Automatic design of domain-specific instructions for low-power processors", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Ghent University": 3.0, "FC Barcelona": 2.0}, "Authors": ["Cecilia Gonzalez-Alvarez", "Jennifer B. Sartor", "Carlos A. Alvarez", "Daniel Jim\u00e9nez-Gonz\u00e1lez", "Lieven Eeckhout"]}]}, {"DBLP title": "Custom FPGA-based soft-processors for sparse graph acceleration.", "DBLP authors": ["Nachiket Kapre"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245698", "OA papers": [{"PaperId": "https://openalex.org/W1502650061", "PaperTitle": "Custom FPGA-based soft-processors for sparse graph acceleration", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Nanyang Technological University": 1.0}, "Authors": ["Nachiket Kapre"]}]}, {"DBLP title": "A soft-core processor array for relational operators.", "DBLP authors": ["Raphael Polig", "Heiner Giefers", "Walter Stechele"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245699", "OA papers": [{"PaperId": "https://openalex.org/W1484792304", "PaperTitle": "A soft-core processor array for relational operators", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"IBM Research - Zurich": 2.0, "Technical University of Munich": 1.0}, "Authors": ["Raphael Polig", "Heiner Giefers", "Walter Stechele"]}]}, {"DBLP title": "Atomic stream computation unit based on micro-thread level parallelism.", "DBLP authors": ["Nasim Farahini", "Ahmed Hemani"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245700", "OA papers": [{"PaperId": "https://openalex.org/W1499964127", "PaperTitle": "Atomic stream computation unit based on micro-thread level parallelism", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Electronics and Embedded Systems Group, School of ICT, KTH, Sweden": 2.0}, "Authors": ["Nasim Farahini", "Ahmed Hemani"]}]}, {"DBLP title": "Timing speculation-aware instruction set extension for resource-constrained embedded systems.", "DBLP authors": ["Tanvir Ahmed", "Yuko Hara-Azumi"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245701", "OA papers": [{"PaperId": "https://openalex.org/W1517090753", "PaperTitle": "Timing speculation-aware instruction set extension for resource-constrained embedded systems", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Institute of Information and Communications Technology": 1.0, "Tokyo Institute of Technology": 1.0}, "Authors": ["Tanvir Ahmed", "Yuko Hara-Azumi"]}]}, {"DBLP title": "A GPU-based correlator X-engine implemented on the CHIME Pathfinder.", "DBLP authors": ["Nolan Denman", "Mandana Amiri", "Kevin Bandura", "Liam Connor", "Matt Dobbs", "Mateus Fandino", "Mark Halpern", "Adam D. Hincks", "Gary Hinshaw", "Carolin H\u00f6fer", "Peter Klages", "Kiyoshi Masui", "Juan Mena Parra", "Laura Newburgh", "Andre Recnik", "J. Richard Shaw", "Kris Sigurdson", "Kendrick Smith", "Keith Vanderlinde"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245702", "OA papers": [{"PaperId": "https://openalex.org/W3105907253", "PaperTitle": "A GPU-based correlator X-engine implemented on the CHIME Pathfinder", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Nolan Denman", "Mandana Amiri", "Kevin Bandura", "J. F. Cliche", "Liam Connor", "M. A. Dobbs", "M. Fandino", "Mark Halpern", "Adam D. Hincks", "Gary Hinshaw", "C. H\u00f6fer", "Peter Klages", "Kiyoshi Masui", "Juan L. Parra", "Laura Newburgh", "Andre Recnik", "Jonathan E. Shaw", "Kris Sigurdson", "Kendrick M. Smith", "K. Vanderlinde"]}]}, {"DBLP title": "Power and performance trade-offs for Space Time Adaptive Processing.", "DBLP authors": ["Nitin A. Gawande", "Joseph B. Manzano", "Antonino Tumeo", "Nathan R. Tallent", "Darren J. Kerbyson", "Adolfy Hoisie"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245703", "OA papers": [{"PaperId": "https://openalex.org/W1526629647", "PaperTitle": "Power and performance trade-offs for Space Time Adaptive Processing", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Pacific Northwest National Laboratory": 6.0}, "Authors": ["Nitin A. Gawande", "Joseph Manzano", "Antonino Tumeo", "Nathan R. Tallent", "Darren J. Kerbyson", "Adolfy Hoisie"]}]}, {"DBLP title": "Accelerating persistent scatterer pixel selection for InSAR processing.", "DBLP authors": ["Tahsin Reza", "Aaron Zimmer", "Parwant Ghuman", "Tanuj kr Aasawat", "Matei Ripeanu"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245704", "OA papers": [{"PaperId": "https://openalex.org/W1509088721", "PaperTitle": "Accelerating persistent scatterer pixel selection for InSAR processing", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of British Columbia": 3.0, "3v Geomatics (Canada)": 2.0}, "Authors": ["Tahsin Reza", "Aaron Zimmer", "Parminder Ghuman", "Tanuj Kr Aasawat", "Matei Ripeanu"]}]}, {"DBLP title": "An efficient real-time data pipeline for the CHIME Pathfinder radio telescope X-engine.", "DBLP authors": ["Andre Recnik", "Kevin Bandura", "Nolan Denman", "Adam D. Hincks", "Gary Hinshaw", "Peter Klages", "Ue-Li Pen", "Keith Vanderlinde"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245705", "OA papers": [{"PaperId": "https://openalex.org/W1551673828", "PaperTitle": "An efficient real-time data pipeline for the CHIME Pathfinder radio telescope X-engine", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Canadian Institute for Theoretical Astrophysics": 4.5, "McGill University": 1.0, "University of British Columbia": 2.0, "University of Toronto": 0.5}, "Authors": ["Andre Recnik", "Kevin Bandura", "Nolan Denman", "Adam D. Hincks", "Gary Hinshaw", "Peter Klages", "Ue-Li Pen", "K. Vanderlinde"]}]}, {"DBLP title": "Range reduction based on Pythagorean triples for trigonometric function evaluation.", "DBLP authors": ["Hugues de Lassus Saint-Genies", "David Defour", "Guillaume Revy"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245712", "OA papers": [{"PaperId": "https://openalex.org/W1599586561", "PaperTitle": "Range reduction based on Pythagorean triples for trigonometric function evaluation", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Perpignan": 3.0}, "Authors": ["Hugues de Lassus Saint-Genies", "David Defour", "Guillaume Revy"]}]}, {"DBLP title": "LightSpMV: Faster CSR-based sparse matrix-vector multiplication on CUDA-enabled GPUs.", "DBLP authors": ["Yongchao Liu", "Bertil Schmidt"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245713", "OA papers": [{"PaperId": "https://openalex.org/W1508286210", "PaperTitle": "LightSpMV: Faster CSR-based sparse matrix-vector multiplication on CUDA-enabled GPUs", "Year": 2015, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Georgia Institute of Technology": 1.0, "Johannes Gutenberg University Mainz": 1.0}, "Authors": ["Yongchao Liu", "Bertil Schmidt"]}]}, {"DBLP title": "GPU-based multifrontal optimizing method in sparse Cholesky factorization.", "DBLP authors": ["Ran Zheng", "Wei Wang", "Hai Jin", "Song Wu", "Yong Chen", "Han Jiang"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245714", "OA papers": [{"PaperId": "https://openalex.org/W1545561241", "PaperTitle": "GPU-based multifrontal optimizing method in sparse Cholesky factorization", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Huazhong University of Science and Technology": 5.0, "North China Electric Power University": 1.0}, "Authors": ["Ran Zheng", "Wei Wang", "Hai Jin", "Song Wu", "Yong Chen", "Han Jiang"]}]}, {"DBLP title": "A metamorphotic Network-on-Chip for various types of parallel applications.", "DBLP authors": ["Seiichi Tade", "Hiroki Matsutani", "Hideharu Amano", "Michihiro Koibuchi"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245715", "OA papers": [{"PaperId": "https://openalex.org/W1607598533", "PaperTitle": "A metamorphotic Network-on-Chip for various types of parallel applications", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Keio University": 3.0, "National Institute of Informatics": 1.0}, "Authors": ["Seiichi Tade", "Hiroki Matsutani", "Hideharu Amano", "Michihiro Koibuchi"]}]}, {"DBLP title": "Dynamic pipeline-partitioned video decoding on symmetric stream multiprocessors.", "DBLP authors": ["Ming-Ju Wu", "Yan-Ting Chen", "Chun-Jen Tsai"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245716", "OA papers": [{"PaperId": "https://openalex.org/W1502947350", "PaperTitle": "Dynamic pipeline-partitioned video decoding on symmetric stream multiprocessors", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Ming-Ju Wu", "Yanting Chen", "Chun-Jen Tsai"]}]}, {"DBLP title": "Stochastic circuit design and performance evaluation of vector quantization.", "DBLP authors": ["Ran Wang", "Jie Han", "Bruce F. Cockburn", "Duncan G. Elliott"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245717", "OA papers": [{"PaperId": "https://openalex.org/W1497734534", "PaperTitle": "Stochastic circuit design and performance evaluation of vector quantization", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Alberta": 4.0}, "Authors": ["Ran Wang", "Jie Han", "Bruce F. Cockburn", "Duncan G. Elliott"]}]}, {"DBLP title": "Mixed-signal implementation of differential decoding using binary message passing algorithms.", "DBLP authors": ["Glenn E. R. Cowan", "Kevin Cushon", "Warren J. Gross"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245718", "OA papers": [{"PaperId": "https://openalex.org/W1584851413", "PaperTitle": "Mixed-signal implementation of differential decoding using binary message passing algorithms", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Concordia University": 1.0, "Chalmers University of Technology": 0.5, "Nanosc (Sweden)": 0.5, "McGill University": 1.0}, "Authors": ["Glenn Cowan", "Kevin Cushon", "Warren J. Gross"]}]}, {"DBLP title": "Hardware acceleration of Private Information Retrieval protocols using GPUs.", "DBLP authors": ["Mihai Maruseac", "Gabriel Ghinita", "Ming Ouyang", "Razvan Rughinis"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245719", "OA papers": [{"PaperId": "https://openalex.org/W1554522333", "PaperTitle": "Hardware acceleration of Private Information Retrieval protocols using GPUs", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Massachusetts Boston": 1.5, "Boston University": 1.5, "Polytechnic University of Bucharest": 1.0}, "Authors": ["Mihai Maruseac", "Gabriel Ghinita", "Ming Ouyang", "Razvan Rughinis"]}]}, {"DBLP title": "Accelerating bootstrapping in FHEW using GPUs.", "DBLP authors": ["Moon Sung Lee", "Yongje Lee", "Jung Hee Cheon", "Yunheung Paek"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245720", "OA papers": [{"PaperId": "https://openalex.org/W1504384386", "PaperTitle": "Accelerating bootstrapping in FHEW using GPUs", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Department of mathematical sciences, Seoul National University, Korea": 2.0, "Seoul National University": 2.0}, "Authors": ["Moon Ho Lee", "Yongje Lee", "Jung Hee Cheon", "Yunheung Paek"]}]}, {"DBLP title": "Multi-task support for security-enabled embedded processors.", "DBLP authors": ["Tedy Thomas", "Arman Pouraghily", "Kekai Hu", "Russell Tessier", "Tilman Wolf"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245721", "OA papers": [{"PaperId": "https://openalex.org/W1513080359", "PaperTitle": "Multi-task support for security-enabled embedded processors", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Massachusetts Amherst": 5.0}, "Authors": ["Tedy Thomas", "Arman Pouraghily", "Kekai Hu", "Russell Tessier", "Tilman Wolf"]}]}, {"DBLP title": "Towards secure cryptographic software implementation against side-channel power analysis attacks.", "DBLP authors": ["Pei Luo", "Liwei Zhang", "Yunsi Fei", "A. Adam Ding"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245722", "OA papers": [{"PaperId": "https://openalex.org/W1537995932", "PaperTitle": "Towards secure cryptographic software implementation against side-channel power analysis attacks", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Northeastern University": 4.0}, "Authors": ["Pei Luo", "Liwei Zhang", "Yunsi Fei", "A. Adam Ding"]}]}, {"DBLP title": "Programmable RNS lattice-based parallel cryptographic decryption.", "DBLP authors": ["Paulo Martins", "Leonel Sousa", "Julien Eynard", "Jean-Claude Bajard"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245723", "OA papers": [{"PaperId": "https://openalex.org/W1603966361", "PaperTitle": "Programmable RNS lattice-based parallel cryptographic decryption", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.0, "University of Lisbon": 1.0, "Sorbonne University": 2.0}, "Authors": ["Paulo A.F. Martins", "Leonel Sousa", "Julien Eynard", "Jean-Claude Bajard"]}]}, {"DBLP title": "Loop coarsening in C-based High-Level Synthesis.", "DBLP authors": ["Moritz Schmid", "Oliver Reiche", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245730", "OA papers": [{"PaperId": "https://openalex.org/W1558703166", "PaperTitle": "Loop coarsening in C-based High-Level Synthesis", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Erlangen-Nuremberg": 4.0}, "Authors": ["Moritz S. Schmid", "Oliver Reiche", "Frank Hannig", "J\u00fcrgen Teich"]}]}, {"DBLP title": "An interpolation-based approach to multi-parameter performance modeling for heterogeneous systems.", "DBLP authors": ["Dylan Rudolph", "Greg Stitt"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245731", "OA papers": [{"PaperId": "https://openalex.org/W1527269775", "PaperTitle": "An interpolation-based approach to multi-parameter performance modeling for heterogeneous systems", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Dylan Rudolph", "Greg Stitt"]}]}, {"DBLP title": "Mixed-length SIMD code generation for VLIW architectures with multiple native vector-widths.", "DBLP authors": ["Erkan Diken", "Martin J. O'Riordan", "Roel Jordans", "Lech J\u00f3zwiak", "Henk Corporaal", "David Moloney"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245732", "OA papers": [{"PaperId": "https://openalex.org/W1497412580", "PaperTitle": "Mixed-length SIMD code generation for VLIW architectures with multiple native vector-widths", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Eindhoven University of Technology": 4.0, "Movidius Ltd., 1st Floor, O'Connell Bridge House, D'Olier St, Dublin 2, Ireland": 2.0}, "Authors": ["Erkan Diken", "Martin O'Riordan", "Roel Jordans", "Lech Jozwiak", "Henk Corporaal", "David Moloney"]}]}, {"DBLP title": "Comparative analysis of OpenCL vs. HDL with image-processing kernels on Stratix-V FPGA.", "DBLP authors": ["Kenneth Hill", "Stefan Craciun", "Alan D. George", "Herman Lam"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245733", "OA papers": [{"PaperId": "https://openalex.org/W1578462120", "PaperTitle": "Comparative analysis of OpenCL vs. HDL with image-processing kernels on Stratix-V FPGA", "Year": 2015, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Kenneth Hill", "Stefan Craciun", "Alan D. George", "Herman Lam"]}]}, {"DBLP title": "On-demand fault-tolerant loop processing on massively parallel processor arrays.", "DBLP authors": ["Alexandru Tanase", "Michael Witterauf", "J\u00fcrgen Teich", "Frank Hannig", "Vahid Lari"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245734", "OA papers": [{"PaperId": "https://openalex.org/W1584783796", "PaperTitle": "On-demand fault-tolerant loop processing on massively parallel processor arrays", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Erlangen-Nuremberg": 5.0}, "Authors": ["Alexandru Tanase", "Michael Witterauf", "J\u00fcrgen Teich", "Frank Hannig", "Vahid Lari"]}]}, {"DBLP title": "A scheduling and binding heuristic for high-level synthesis of fault-tolerant FPGA applications.", "DBLP authors": ["Aniruddha Shastri", "Greg Stitt", "Eduardo Riccio"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245735", "OA papers": [{"PaperId": "https://openalex.org/W1548244107", "PaperTitle": "A scheduling and binding heuristic for high-level synthesis of fault-tolerant FPGA applications", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Aniruddha Shastri", "Greg Stitt", "Eduardo Riccio"]}]}, {"DBLP title": "Reconfigurable acceleration of fitness evaluation in trading strategies.", "DBLP authors": ["Andreea-Ingrid Funie", "Paul Grigoras", "Pavel Burovskiy", "Wayne Luk", "Mark Salmon"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245736", "OA papers": [{"PaperId": "https://openalex.org/W1584353815", "PaperTitle": "Reconfigurable acceleration of fitness evaluation in trading strategies", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Imperial College London": 5.0}, "Authors": ["Andreea-Ingrid Funie", "Paul Grigoras", "Pavel Burovskiy", "Wayne Luk", "Mark Salmon"]}]}, {"DBLP title": "An efficient architecture solution for low-power real-time background subtraction.", "DBLP authors": ["Hamed Tabkhi", "Majid Sabbagh", "Gunar Schirner"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245737", "OA papers": [{"PaperId": "https://openalex.org/W1508422202", "PaperTitle": "An efficient architecture solution for low-power real-time background subtraction", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Northeastern University": 3.0}, "Authors": ["Hamed Tabkhi", "Majid Sabbagh", "Gunar Schirner"]}]}, {"DBLP title": "Large-scale packet classification on FPGA.", "DBLP authors": ["Shijie Zhou", "Yun Rock Qu", "Viktor K. Prasanna"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245738", "OA papers": [{"PaperId": "https://openalex.org/W1540248841", "PaperTitle": "Large-scale packet classification on FPGA", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Shijie Zhou", "Yun Qu", "Viktor K. Prasanna"]}]}, {"DBLP title": "Efficient implementation of structured long block-length LDPC codes.", "DBLP authors": ["Andrew J. Wong", "Saied Hemati", "Warren J. Gross"], "year": 2015, "doi": "https://doi.org/10.1109/ASAP.2015.7245739", "OA papers": [{"PaperId": "https://openalex.org/W1606018169", "PaperTitle": "Efficient implementation of structured long block-length LDPC codes", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"McGill University": 2.0, "University of Idaho": 1.0}, "Authors": ["Andrew Wong", "Saied Hemati", "Warren J. Gross"]}]}]