<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Lecture 13: Pipeline Operation and Timing - Lectures on Computer Architecture</title>
    <link rel="stylesheet" href="../../assets/css/style.css">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.css">
    <script defer src="https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.js"></script>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism.min.css">
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/prism.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-c.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-asm6502.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-bash.min.js"></script>
</head>
<body>
    <header class="lecture-header">
        <div class="container">
            <a href="../../index.html" class="back-link">
                <svg width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
                    <line x1="19" y1="12" x2="5" y2="12"></line>
                    <polyline points="12 19 5 12 12 5"></polyline>
                </svg>
                Back to All Lectures
            </a>
            <h1 class="lecture-title">Lecture 13: Pipeline Operation and Timing</h1>
            <p class="lecture-meta">Lectures on Computer Architecture</p>
        </div>
    </header>

    <main class="lecture-content-area container">
        <div class="content-body">
            <!-- Video Section -->
            <div class="video-container">
                <div class="video-thumbnail">
                    <a href="https://www.youtube.com/watch?v=JSZYac-xI5g" target="_blank" class="video-play-overlay">
                        <img src="https://img.youtube.com/vi/JSZYac-xI5g/maxresdefault.jpg" 
                             alt="Lecture 13 Video Thumbnail"
                             onerror="this.src='https://img.youtube.com/vi/JSZYac-xI5g/hqdefault.jpg'">
                        <div class="play-button">
                            <svg width="68" height="48" viewBox="0 0 68 48" fill="none">
                                <path d="M66.52 7.74c-.78-2.93-2.49-5.41-5.42-6.19C55.79.13 34 0 34 0S12.21.13 6.9 1.55c-2.93.78-4.63 3.26-5.42 6.19C.06 13.05 0 24 0 24s.06 10.95 1.48 16.26c.78 2.93 2.49 5.41 5.42 6.19C12.21 47.87 34 48 34 48s21.79-.13 27.1-1.55c2.93-.78 4.64-3.26 5.42-6.19C67.94 34.95 68 24 68 24s-.06-10.95-1.48-16.26z" fill="red"/>
                                <path d="M45 24L27 14v20" fill="white"/>
                            </svg>
                        </div>
                    </a>
                </div>
                <div class="video-info">
                    <p class="video-notice">
                        <svg width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2">
                            <circle cx="12" cy="12" r="10"></circle>
                            <line x1="12" y1="16" x2="12" y2="12"></line>
                            <line x1="12" y1="8" x2="12.01" y2="8"></line>
                        </svg>
                        Click the thumbnail above to watch the video lecture on YouTube
                    </p>
                </div>
            </div>

            
<em>By Dr. Isuru Nawinne</em>

<h2>13.1 Introduction</h2>

<p>This lecture provides comprehensive, cycle-by-cycle analysis of MIPS five-stage pipeline operation, examining how instructions flow through pipeline stages with detailed attention to the pipeline registers that store intermediate results between stages. We explore the critical role of these registers in enabling independent stage operation, trace complete execution sequences for load and store instructions, analyze timing constraints and delay contributions, and work through practical exercises calculating clock frequencies and optimizing pipeline performance. This detailed examination reveals the hardware mechanisms that transform the conceptual pipeline model into functioning silicon.</p>


<h2>13.2 Lecture Introduction and Recap</h2>

<h3>13.2.1 Previous Topics Review</h3>

<p><strong>Pipelining Concept:</strong></p>

<ul>
<li>Instruction-level parallelism exploitation</li>
<li>Five-stage MIPS pipeline: IF, ID, EX, MEM, WB</li>
<li>Staggered instruction execution</li>
<li>All hardware utilized simultaneously</li>
</ul>

<p><strong>Performance Metric:</strong></p>

<ul>
<li>Throughput improved (not latency)</li>
<li>Instructions/unit time increased</li>
<li>Individual instruction latency same or worse</li>
<li>Overall system performance dramatically better</li>
</ul>

<p><strong>Hazards Covered:</strong></p>

<ol>
<li><strong>Structural:</strong> Hardware resource conflicts</li>
<li><strong>Data:</strong> Register/memory dependencies</li>
<li><strong>Control:</strong> Branch/jump decision delays</li>
</ol>

<p><strong>Solutions Discussed:</strong></p>

<ul>
<li>Structural: Separate I-cache and D-cache</li>
<li>Data: Forwarding, code reordering</li>
<li>Control: Early branch resolution, prediction</li>
</ul>

<h3>13.2.2 Today's Focus</h3>

<p><strong>Detailed Pipeline Analysis:</strong></p>

<ul>
<li>Cycle-by-cycle operation walkthrough</li>
<li>Pipeline register requirements</li>
<li>Timing and delay analysis</li>
<li>Load/Store instruction examples</li>
<li>Common implementation errors</li>
<li>Practical exercises</li>
</ul>


<h2>13.3 Five-Stage MIPS Pipeline Review</h2>

<div align="center">
<img src="../img/Pipeline Stages.jpeg" width=600>
<p><em>Figure 1: Five-Stage MIPS Pipeline Architecture</em></p>
</div>

<h3>13.3.1 Stage 1: Instruction Fetch (IF)</h3>

<p><strong>Operations:</strong></p>

<ul>
<li>PC value determines instruction address</li>
<li>Access instruction memory</li>
<li>Fetch 32-bit instruction word</li>
<li>Calculate PC + 4 for next sequential instruction</li>
</ul>

<p><strong>Hardware Elements:</strong></p>

<ul>
<li>Program Counter register</li>
<li>Instruction Memory</li>
<li>PC + 4 Adder</li>
</ul>

<p><strong>Key Point:</strong></p>

<ul>
<li>Both operations (memory read, PC+4 calculation) occur in parallel</li>
</ul>

<h3>13.3.2 Stage 2: Instruction Decode / Register Read (ID)</h3>

<p><strong>Operations:</strong></p>

<ul>
<li>Decode opcode (6 bits)</li>
<li>Determine instruction type</li>
<li>Identify register fields</li>
<li>Read register file (RS, RT)</li>
<li>Sign-extend immediate value (16→32 bits)</li>
<li>Generate control signals</li>
</ul>

<p><strong>Hardware Elements:</strong></p>

<ul>
<li>Instruction decoder (combinational logic)</li>
<li>Register file (read ports)</li>
<li>Sign extension unit</li>
<li>Control unit</li>
</ul>

<p><strong>Workload Balancing:</strong></p>

<ul>
<li>Decode + register read fit in one cycle</li>
<li>Even distribution of work</li>
<li>Register read dominates timing</li>
</ul>

<p><strong>Control Signal Generation:</strong></p>

<ul>
<li>9-10 control signal bits generated</li>
<li>Based on opcode</li>
<li>Used by subsequent stages</li>
<li>Must be preserved through pipeline</li>
</ul>

<h3>13.3.3 Stage 3: Execution (EX)</h3>

<p><strong>Operations:</strong></p>

<ul>
<li>ALU performs computation OR address calculation</li>
<li>Multiplexer selects second operand (register vs immediate)</li>
<li>Branch: Compare registers, compute target address</li>
</ul>

<p><strong>Hardware Elements:</strong></p>

<ul>
<li>ALU (Arithmetic Logic Unit)</li>
<li>Input multiplexer (register/immediate selection)</li>
<li>Branch target adder (parallel to ALU)</li>
<li>Shift left 2 unit (for branch offset)</li>
</ul>

<p><strong>Key Characteristics:</strong></p>

<ul>
<li>ALU operation dominates timing</li>
<li>Branch hardware operates in parallel</li>
<li>Multiple functions depending on instruction type</li>
</ul>

<h3>13.3.4 Stage 4: Memory Access (MEM)</h3>

<p><strong>Operations:</strong></p>

<ul>
<li>Load: Read from data memory</li>
<li>Store: Write to data memory</li>
<li>Other instructions: Skip (no memory access)</li>
<li>Branch: PC update decision</li>
</ul>

<p><strong>Hardware Elements:</strong></p>

<ul>
<li>Data Memory</li>
<li>PC source multiplexer (for branches)</li>
</ul>

<p><strong>Timing Consideration:</strong></p>

<ul>
<li>Memory access slowest operation</li>
<li>Dominates stage timing</li>
<li>Critical path component</li>
</ul>

<h3>13.3.5 Stage 5: Write Back (WB)</h3>

<p><strong>Operations:</strong></p>

<ul>
<li>Select data source (ALU result OR memory data)</li>
<li>Write to destination register</li>
<li>Load: Memory data → register</li>
<li>Arithmetic: ALU result → register</li>
</ul>

<p><strong>Hardware Elements:</strong></p>

<ul>
<li>MemtoReg multiplexer</li>
<li>Register file (write port)</li>
</ul>

<p><strong>Minimal Hardware:</strong></p>

<ul>
<li>Mostly multiplexer visible</li>
<li>Register file shared with ID stage</li>
<li>Shortest stage conceptually</li>
</ul>


<h2>13.4 Pipeline Registers: Necessity and Function</h2>

<h3>13.4.1 Problem Without Pipeline Registers</h3>

<p><strong>Scenario:</strong></p>

<ul>
<li>Multiple instructions in different stages</li>
<li>All sharing same hardware components</li>
<li>Data from different instructions</li>
</ul>

<p><strong>Example Issues:</strong></p>

<ol>
<li>Register file: ID stage reads while WB stage writes</li>
<li>Control signals: Generated in ID, needed in later stages</li>
<li>Data values: Computed in EX, needed in MEM</li>
<li>Overwriting: New instruction data overwrites previous instruction data</li>
</ol>

<p><strong>Result Without Pipeline Registers:</strong></p>

<ul>
<li>Data hazards everywhere</li>
<li>Control hazards from signal conflicts</li>
<li>Structural hazards from resource contention</li>
<li>Pipeline cannot function correctly</li>
</ul>

<h3>13.4.2 Pipeline Register Purpose</h3>

<div align="center">
<img src="../img/Pipeline Registers.jpg" width=600>
<p><em>Figure 2: Pipeline Registers Between Pipeline Stages</em></p>
</div>

<p><strong>Key Function:</strong></p>

<ul>
<li>Store information from previous stage</li>
<li>Make data available to next stage</li>
<li>Synchronize operations across clock cycles</li>
<li>Prevent interference between instructions</li>
</ul>

<p><strong>Placement:</strong></p>

<ul>
<li>One between each pair of consecutive stages</li>
<li><strong>IF/ID:</strong> Between instruction fetch and decode</li>
<li><strong>ID/EX:</strong> Between decode and execution</li>
<li><strong>EX/MEM:</strong> Between execution and memory</li>
<li><strong>MEM/WB:</strong> Between memory and write back</li>
</ul>

<p><strong>Exception:</strong></p>

<ul>
<li>No register between WB and IF</li>
<li>PC register serves this purpose</li>
<li>Register file contains storage</li>
<li>No additional register needed</li>
</ul>

<h3>13.4.3 Pipeline Register Contents</h3>

<p><strong>IF/ID Pipeline Register:</strong></p>

<ul>
<li>32-bit instruction word</li>
<li>32-bit PC+4 value</li>
<li><strong>Total:</strong> 64 bits</li>
</ul>

<p><strong>ID/EX Pipeline Register:</strong></p>

<ul>
<li>Two 32-bit register values (from register file)</li>
<li>32-bit sign-extended immediate</li>
<li>32-bit PC+4 value (for branches)</li>
<li>5-bit write register address</li>
<li>9-10 control signal bits</li>
<li><strong>Total:</strong> ~140+ bits (largest pipeline register)</li>
</ul>

<p><strong>EX/MEM Pipeline Register:</strong></p>

<ul>
<li>32-bit ALU result</li>
<li>32-bit register value (for stores)</li>
<li>32-bit branch target address</li>
<li>1-bit ALU zero flag</li>
<li>5-bit write register address</li>
<li>Control signals for MEM/WB stages</li>
<li><strong>Total:</strong> ~105+ bits</li>
</ul>

<p><strong>MEM/WB Pipeline Register:</strong></p>

<ul>
<li>32-bit memory read data</li>
<li>32-bit ALU result</li>
<li>5-bit write register address</li>
<li>Control signals for WB stage</li>
<li><strong>Total:</strong> ~75+ bits</li>
</ul>

<h3>13.4.4 Timing: Writing and Reading Pipeline Registers</h3>

<p><strong>At Rising Clock Edge:</strong></p>

<ol>
<li>Pipeline register write begins</li>
<li>Small hold time delay (~10-30 ps)</li>
<li>Data captured and stored</li>
<li>Writing delay consumed</li>
</ol>

<p><strong>After Writing:</strong></p>

<ol start="5">
<li>Reading delay begins</li>
<li>Data propagates to output (~10-30 ps)</li>
<li>Outputs stabilize at new values</li>
<li>Next stage begins operations</li>
</ol>

<p><strong>Combined Overhead:</strong></p>

<ul>
<li>Write delay + read delay = ~20-60 ps</li>
<li>Occurs at start of every stage</li>
<li>Reduces time available for actual computation</li>
<li>Pipelining overhead cost</li>
</ul>

<p><strong>Critical Observation:</strong></p>

<ul>
<li>These delays don't exist in single-cycle</li>
<li>Pipelining adds latency overhead</li>
<li>But throughput gain outweighs latency cost</li>
</ul>


<h2>13.5 Load Word Instruction: Detailed Cycle-by-Cycle Analysis</h2>

<h3>13.5.1 Load Word Instruction Format</h3>

<p><strong>Encoding:</strong></p>

<pre><code class="language-asm6502">LW $rt, offset($rs)

Opcode: 100011 (bits 26-31)
RS:     Base register (bits 21-25)
RT:     Destination register (bits 16-20)
Offset: 16-bit immediate (bits 0-15)
</code></pre>

<p><strong>Operation:</strong> <code>$rt = Memory[$rs + offset]</code></p>

<p><strong>Example:</strong> <code>LW $8, 32($9)</code></p>

<ul>
<li>Base address in $9</li>
<li>Add offset 32</li>
<li>Load from memory into $8</li>
</ul>

<h3>13.5.2 Clock Cycle 1: Instruction Fetch (IF)</h3>

<p><strong>Start of Cycle:</strong></p>

<ul>
<li>New PC value available (from previous cycle)</li>
<li>PC write delay: ~10-30 ps</li>
<li>PC read delay: ~10-30 ps</li>
</ul>

<p><strong>Operations:</strong></p>

<ol>
<li>Update PC register (rising edge)</li>
<li>Read PC value (small delay)</li>
<li>Access instruction memory with PC address</li>
<li>Instruction memory read delay: ~200 ps (dominant)</li>
<li>Compute PC + 4 in parallel: ~70 ps</li>
</ol>

<p><strong>End of Cycle:</strong></p>

<ul>
<li>32-bit LW instruction available</li>
<li>PC + 4 value available</li>
<li>Both ready to write to IF/ID register</li>
</ul>

<p><strong>Hardware Shading Convention:</strong></p>

<ul>
<li>Right side shaded: Device READ</li>
<li>Left side shaded: Device WRITTEN</li>
<li>Example: Instruction Memory right-side shaded (read)</li>
<li>IF/ID register left-side shaded (written to)</li>
</ul>

<p><strong>Total Stage Time:</strong> ~200+ ps (instruction memory dominant)</p>

<h3>13.5.3 Clock Cycle 2: Instruction Decode / Register Read (ID)</h3>

<p><strong>Start of Cycle (Rising Edge):</strong></p>

<ol>
<li>IF/ID register write: ~30 ps</li>
<li>IF/ID register read: ~30 ps</li>
<li>Combined delay: ~60 ps</li>
</ol>

<p><strong>After Pipeline Register:</strong></p>

<ol start="4">
<li>Instruction word available</li>
<li>Extract fields:</li>
</ol>

<ul>
<li>Opcode: bits 26-31 → Control Unit</li>
<li>RS (bits 21-25) → Register file address 1</li>
<li>RT (bits 16-20) → Register file address 2 AND write address</li>
<li>Offset (bits 0-15) → Sign extender</li>
</ul>

<p><strong>Parallel Operations:</strong></p>

<ul>
<li>Control Unit: Decode opcode → Generate control signals (~50 ps)</li>
<li>Register File: Read RS ($9) and RT ($8 address, value not needed)</li>
</ul>
<p>- Read delay: ~90 ps (dominant)</p>
<ul>
<li>Sign Extender: Extend 32 to 32 bits (~10 ps, negligible)</li>
</ul>

<p><strong>End of Cycle:</strong></p>

<ul>
<li>Base address value (from $9) available</li>
<li>RT address read (discarded for LW)</li>
<li>Sign-extended offset (32) available</li>
<li>PC + 4 value forwarded</li>
<li>Control signals generated</li>
<li>All ready for ID/EX register</li>
</ul>

<p><strong>Why Read Both Registers:</strong></p>

<ul>
<li>Hardware simplicity: Always read both</li>
<li>Multiplexer decides usage later</li>
<li>Store would need RT value</li>
<li>Simpler than conditional reading</li>
</ul>

<p><strong>Total Stage Time:</strong> ~60 + 90 = ~150 ps (register read dominant)</p>

<h3>13.5.4 Clock Cycle 3: Execution (EX)</h3>

<p><strong>Start of Cycle:</strong></p>

<ol>
<li>ID/EX register write: ~30 ps</li>
<li>ID/EX register read: ~30 ps</li>
</ol>

<p><strong>ALU Input Preparation:</strong></p>

<ol start="3">
<li>Input A: Base address (from $9) directly from pipeline register</li>
<li>Input B: Multiplexer selects immediate OR register</li>
</ol>

<ul>
<li>Control signal ALUSrc = 1 (select immediate)</li>
<li>Multiplexer delay: ~20 ps</li>
<li>Sign-extended offset (32) selected</li>
</ul>

<p><strong>ALU Operation:</strong></p>

<ol start="5">
<li>Add base address + offset</li>
<li>ALU delay: ~90 ps (dominant)</li>
<li>Result: Memory address = $9 + 32</li>
</ol>

<p><strong>Parallel Operations (for branches, not used here):</strong></p>

<ul>
<li>Shift left 2: Offset × 4 (~10 ps)</li>
<li>Branch target adder: PC+4 + (offset×4) (~70 ps)</li>
<li>Zero flag generation</li>
</ul>

<p><strong>End of Cycle:</strong></p>

<ul>
<li>Memory address available at ALU output</li>
<li>Branch target available (unused)</li>
<li>Zero flag available (unused)</li>
<li>RT value forwarded (unused for LW)</li>
<li>Control signals forwarded</li>
<li>Write register address (RT) forwarded</li>
<li>All ready for EX/MEM register</li>
</ul>

<p><strong>Total Stage Time:</strong> ~30 + 30 + 20 + 90 = ~170 ps (ALU dominant)</p>

<h3>13.5.5 Clock Cycle 4: Memory Access (MEM)</h3>

<p><strong>Start of Cycle:</strong></p>

<ol>
<li>EX/MEM register write: ~30 ps</li>
<li>EX/MEM register read: ~30 ps</li>
</ol>

<p><strong>Memory Access:</strong></p>

<ol start="3">
<li>ALU result (address) → Data memory address input</li>
<li>MemRead control signal = 1 (enable read)</li>
<li>MemWrite control signal = 0 (disable write)</li>
<li>Data memory read delay: ~250 ps (<strong>DOMINANT</strong> - slowest operation!)</li>
</ol>

<p><strong>Parallel Operations (unused for LW):</strong></p>

<ul>
<li>Zero flag + Branch → PCSrc decision</li>
<li>Branch target → PC multiplexer</li>
</ul>

<p><strong>End of Cycle:</strong></p>

<ul>
<li>Loaded data available from memory</li>
<li>ALU result (address) forwarded for R-type instructions</li>
<li>Write register address (RT) forwarded</li>
<li>Control signals forwarded</li>
<li>All ready for MEM/WB register</li>
</ul>

<p><strong>Critical Path:</strong></p>

<ul>
<li>Load Word determines minimum clock period</li>
<li>Memory access slowest component</li>
<li>All other instructions wait for this</li>
</ul>

<p><strong>Total Stage Time:</strong> ~30 + 30 + 250 = ~310 ps (memory READ dominant!)</p>

<h3>13.5.6 Clock Cycle 5: Write Back (WB)</h3>

<p><strong>Start of Cycle:</strong></p>

<ol>
<li>MEM/WB register write: ~30 ps</li>
<li>MEM/WB register read: ~30 ps</li>
</ol>

<p><strong>Data Selection:</strong></p>

<ol start="3">
<li>MemtoReg multiplexer:</li>
</ol>

<ul>
<li>Control signal MemtoReg = 1 (select memory data)</li>
<li>Input 0: ALU result (not used for LW)</li>
<li>Input 1: Memory read data (<strong>SELECTED</strong>)</li>
<li>Multiplexer delay: ~20 ps</li>
</ul>

<p><strong>Register Write Preparation:</strong></p>

<ol start="4">
<li>Write data: Memory data from multiplexer</li>
<li>Write address: RT ($8) from pipeline register</li>
<li>RegWrite control signal = 1 (enable write)</li>
</ol>

<p><strong>CRITICAL ERROR IN TEXTBOOK DIAGRAM:</strong></p>

<ul>
<li>Many diagrams show write address from IF/ID register</li>
<li><strong>WRONG!</strong> IF/ID has current instruction (4 cycles later!)</li>
<li><strong>Correct:</strong> Write address propagated through ALL pipeline registers</li>
<li>Must use write address from MEM/WB register</li>
</ul>

<p><strong>At Rising Edge (End of Cycle / Start of Next):</strong></p>

<ol start="7">
<li>Register $8 written with loaded data</li>
<li>Write occurs in first half of cycle</li>
<li>Subsequent ID stage can read in second half (same cycle!)</li>
</ol>

<p><strong>Register File Timing Trick:</strong></p>

<ul>
<li>Write: First half of clock cycle</li>
<li>Read: Second half of clock cycle</li>
<li>Enables read-after-write in adjacent cycles</li>
<li>Critical for data forwarding</li>
</ul>

<strong>Total Stage Time:</strong> ~30 + 30 + 20 = ~80 ps (shortest stage!)

<h3>13.5.7 Load Word Complete Pipeline Summary</h3>

<table>
<thead>
<tr>
<th>Cycle</th>
<th>Stage</th>
<th>Operations</th>
<th>Dominant Delay</th>
<th>Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>IF</td>
<td>Fetch instruction, PC+4</td>
<td>Inst Memory</td>
<td>200ps</td>
</tr>
<tr>
<td>2</td>
<td>ID</td>
<td>Decode, read regs, control</td>
<td>Reg Read</td>
<td>150ps</td>
</tr>
<tr>
<td>3</td>
<td>EX</td>
<td>ALU: base + offset</td>
<td>ALU</td>
<td>170ps</td>
</tr>
<tr>
<td>4</td>
<td>MEM</td>
<td>Read data memory</td>
<td>Memory Read</td>
<td><strong>310ps ← CRITICAL!</strong></td>
</tr>
<tr>
<td>5</td>
<td>WB</td>
<td>Select memory, write register</td>
<td>Multiplexer</td>
<td>80ps</td>
</tr>
</tbody>
</table>

<p><strong>Minimum Clock Period:</strong> 310 ps (limited by MEM stage)</p>
<p><strong>Maximum Clock Frequency:</strong> 1 / 310ps ≈ 3.2 GHz</p>

<p><strong>Pipeline Overhead:</strong></p>

<ul>
<li>Pipeline register delays: ~(30+30) × 5 stages = 300ps</li>
<li>Actual useful work: ~(200+90+90+250) = 630ps</li>
<li>Total latency: ~930ps</li>
<li>Overhead: ~32% of execution time</li>
</ul>

<p><strong>Comparison to Single-Cycle:</strong></p>

<ul>
<li>Single-cycle latency: ~800 ps (no pipeline register overhead)</li>
<li>Pipelined latency: ~930 ps (with overhead)</li>
<li>But pipelined throughput: 5× better (ideally)</li>
</ul>


<h2>13.6 Store Word Instruction: Key Differences</h2>

<h3>13.6.1 Store Word Instruction Format</h3>

<p><strong>Encoding:</strong></p>

<pre><code class="language-asm6502">SW $rt, offset($rs)

Opcode: 101011 (bits 26-31)
RS:     Base register (bits 21-25)
RT:     Source data register (bits 16-20)
Offset: 16-bit immediate (bits 0-15)
</code></pre>

<p><strong>Operation:</strong> <code>Memory[$rs + offset] = $rt</code></p>

<p><strong>Example:</strong> <code>SW $8, 32($9)</code></p>

<ul>
<li>Base address in $9</li>
<li>Add offset 32</li>
<li>Store $8 value to memory</li>
</ul>

<p><strong>Key Difference from Load:</strong></p>

<ul>
<li>RT is SOURCE (not destination)</li>
<li>RT value needed for memory write</li>
</ul>

<p><strong>Stages IF, ID, EX: Same as Load Word</strong></p>

<p><strong>Instruction Fetch:</strong> Identical to LW</p>

<p><strong>Instruction Decode:</strong> Identical to LW</p>

<ul>
<li>Read both RS and RT</li>
<li>RT value NOW IMPORTANT (not discarded)</li>
<li>Sign-extend offset</li>
</ul>

<p><strong>Execution:</strong> Identical to LW</p>

<ul>
<li>Compute memory address: base + offset</li>
<li>ALU operation same</li>
</ul>

<h3>13.6.3 Memory Access Stage: KEY DIFFERENCE</h3>

<p><strong>Start of Cycle:</strong></p>

<ul>
<li>EX/MEM register contains:</li>
</ul>

<pre><code>- Memory address (from ALU)
- RT data value (from register file, preserved through pipeline)
</code></pre>

<p><strong>Memory Access:</strong></p>

<ul>
<li>Address → Data memory address input</li>
<li>RT value → Data memory write data input</li>
<li>MemWrite = 1 (<strong>ENABLE</strong> write)</li>
<li>MemRead = 0 (<strong>DISABLE</strong> read)</li>
</ul>

<p><strong>Operation:</strong></p>

<ul>
<li>Write RT value to computed address</li>
<li>Memory write delay: ~250 ps</li>
</ul>

<p><strong>End of Cycle:</strong></p>

<ul>
<li>Data written to memory</li>
<li>Memory read output INVALID (MemRead=0)</li>
<li>Not used by subsequent stage</li>
</ul>

<p><strong>Control Signal Critical:</strong></p>

<table>
<thead>
<tr>
<th>Control Signal</th>
<th>Load</th>
<th>Store</th>
</tr>
</thead>
<tbody>
<tr>
<td>MemRead</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>MemWrite</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>RegWrite (WB stage)</td>
<td>1</td>
<td><strong>0 ← CRITICAL!</strong></td>
</tr>
</tbody>
</table>

<h3>13.6.4 Write Back Stage: NO OPERATION</h3>

<p><strong>Store Word WB Stage:</strong></p>

<ul>
<li>NO register write needed</li>
<li>Store wrote to MEMORY (not register)</li>
<li>RegWrite = 0 (<strong>DISABLE</strong>)</li>
</ul>

<p><strong>Why RegWrite MUST Be 0:</strong></p>

<ul>
<li>Pipeline registers still contain data</li>
<li>MemtoReg multiplexer produces output</li>
<li>If RegWrite = 1: <strong>DISASTER!</strong></li>
</ul>

<pre><code>- Random data written to random register
- Data corruption
- Program failure
</code></pre>

<p><strong>Hardware Still Operates:</strong></p>

<ul>
<li>Multiplexer produces output (garbage)</li>
<li>Write address present (RT from pipeline)</li>
<li>Write data present (memory output = invalid, or ALU result)</li>
<li>But RegWrite = 0 prevents write</li>
</ul>

<p><strong>Lesson: Control Signals Essential</strong></p>

<ul>
<li>Must prevent unwanted operations</li>
<li>Hardware runs in parallel</li>
<li>Only control signals prevent corruption</li>
</ul>

<p><strong>Store Word Pipeline Summary:</strong></p>

<table>
<thead>
<tr>
<th>Cycle</th>
<th>Stage</th>
<th>Operations</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>IF</td>
<td>Fetch SW instruction</td>
<td>Same as LW</td>
</tr>
<tr>
<td>2</td>
<td>ID</td>
<td>Decode, read RS, RT</td>
<td>RT value USED (not discarded)</td>
</tr>
<tr>
<td>3</td>
<td>EX</td>
<td>Compute address</td>
<td>Same as LW</td>
</tr>
<tr>
<td>4</td>
<td>MEM</td>
<td>Write RT to memory</td>
<td><strong>WRITE</strong> instead of read</td>
</tr>
<tr>
<td>5</td>
<td>WB</td>
<td>Nothing (bubble)</td>
<td>RegWrite=0, stage idle</td>
</tr>
</tbody>
</table>


<h2>13.7 Common Pipeline Diagram Errors</h2>

<h3>13.7.1 Error 1: Write Register Address Source</h3>

<p><strong>Incorrect Diagram Shows:</strong></p>

<ul>
<li>Write register address from IF/ID pipeline register</li>
<li>Connected directly to register file write port</li>
</ul>

<p><strong>Why This Is Wrong:</strong></p>

<ul>
<li>IF/ID contains CURRENT instruction (just fetched)</li>
<li>Write back for instruction 4 cycles ago</li>
<li>Wrong register would be written!</li>
</ul>

<p><strong>Example:</strong></p>

<pre><code class="language-asm6502">Cycle 1: LW $8, 0($10) fetched  (IF)
Cycle 2: LW $9, 4($10) fetched  (IF), LW $8 in ID
Cycle 3: LW $10, 8($10) fetched (IF), LW $8 in EX
Cycle 4: ADD $11, $12, $13 fetched (IF), LW $8 in MEM
Cycle 5: SUB $14, $15, $16 fetched (IF), LW $8 in WB

At Cycle 5:
• IF/ID contains SUB (writes $14)
• WB should write $8 (from LW)
• If using IF/ID: Would write to $14 instead of $8!
• WRONG REGISTER!
</code></pre>

<p><strong>Correct Implementation:</strong></p>

<ul>
<li>Propagate write address through ALL pipeline registers</li>
<li>ID/EX stores it</li>
<li>EX/MEM stores it</li>
<li>MEM/WB stores it</li>
<li>WB uses address from MEM/WB register</li>
</ul>

<p><strong>Additional Lines Required:</strong></p>

<ul>
<li>5-bit write address bus through each pipeline register</li>
<li>Increases pipeline register size</li>
<li>Essential for correctness</li>
</ul>

<h3>13.7.2 Error 2: Incorrect Memory Access Indication</h3>

<p><strong>Diagram Error from Textbook:</strong></p>

<ul>
<li>ADD instruction shown accessing data memory (wrong!)</li>
<li>LW instruction shown NOT accessing data memory (wrong!)</li>
</ul>

<p><strong>Correct Resource Usage:</strong></p>

<table>
<thead>
<tr>
<th>Instruction</th>
<th>IF</th>
<th>ID</th>
<th>EX</th>
<th>MEM</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>LW</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓ Read</td>
<td>✓ Write Reg</td>
</tr>
<tr>
<td>SW</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓ Write</td>
<td>No action</td>
</tr>
<tr>
<td>ADD</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✗ No access</td>
<td>✓ Write Reg</td>
</tr>
<tr>
<td>BEQ</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✗ PC update</td>
<td>✗ No write</td>
</tr>
</tbody>
</table>

<p><strong>Shading Convention:</strong></p>

<ul>
<li>Shaded box: Resource USED</li>
<li>Unshaded box: Resource NOT USED (idle)</li>
</ul>

<p><strong>ADD Instruction Correct:</strong></p>

<ul>
<li>MEM stage: No memory access, stage mostly idle</li>
<li>Just forwards ALU result</li>
</ul>

<p><strong>LW Instruction Correct:</strong></p>

<ul>
<li>MEM stage: Read from data memory</li>
<li>Memory data forwarded to WB</li>
</ul>

<h3>13.7.3 Error 3: Store Word Memory Read</h3>

<p><strong>Another Common Error:</strong></p>

<ul>
<li>Store instruction shown with MemRead = 1</li>
<li>Memory output shown as valid</li>
</ul>

<p><strong>Why Wrong:</strong></p>

<ul>
<li>Store WRITES to memory (MemWrite = 1)</li>
<li>Should NOT read (MemRead = 0)</li>
<li>Memory read output undefined/invalid</li>
</ul>

<p><strong>Correct:</strong></p>

<ul>
<li>MemWrite = 1, MemRead = 0</li>
<li>Memory input: Address and write data</li>
<li>Memory output: Ignored (invalid)</li>
</ul>


<h2>13.8 Multi-Clock-Cycle Pipeline Diagrams</h2>

<h3>13.8.1 Single-Clock vs Multi-Clock Diagrams</h3>

<p><strong>Single-Clock-Cycle Diagram:</strong></p>

<ul>
<li>Shows ONE stage at ONE clock cycle</li>
<li>Detailed resource usage</li>
<li>Specific delays visible</li>
<li>Good for understanding individual stage</li>
</ul>

<p><strong>Multi-Clock-Cycle Diagram:</strong></p>

<ul>
<li>Shows MULTIPLE instructions at MULTIPLE cycles</li>
<li>Cross-sectional view of pipeline</li>
<li>Parallel execution visible</li>
<li>Good for understanding overall flow</li>
</ul>

<h3>13.8.2 Traditional Multi-Cycle Diagram</h3>

<p><strong>Format:</strong></p>

<pre><code>Cycle:     1    2    3    4    5    6    7    8    9
Instr 1:   IF   ID   EX   MEM  WB
Instr 2:        IF   ID   EX   MEM  WB
Instr 3:             IF   ID   EX   MEM  WB
Instr 4:                  IF   ID   EX   MEM  WB
Instr 5:                       IF   ID   EX   MEM  WB
</code></pre>

<p><strong>Shows:</strong></p>

<ul>
<li>Staggered execution</li>
<li>Steady state (cycle 5: all stages busy)</li>
<li>Pipeline fill time (cycles 1-4)</li>
<li>Pipeline drain time (cycles 7-9)</li>
</ul>

<p><strong>Does NOT Show:</strong></p>

<ul>
<li>Resource usage details</li>
<li>Hardware components used</li>
<li>Delays and timing</li>
</ul>

<h3>13.8.3 Enhanced Multi-Cycle Diagram with Resources</h3>

<p><strong>Format:</strong></p>

<table>
<thead>
<tr>
<th style="text-align: right;">Cycle</th>
<th style="text-align: center;">Instr 1</th>
<th style="text-align: center;">Instr 2</th>
<th style="text-align: center;">Instr 3</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: right;">1</td>
<td style="text-align: center;">[IM][RF][  ][  ][  ]</td>
<td style="text-align: center;">—</td>
<td style="text-align: center;">—</td>
</tr>
<tr>
<td style="text-align: right;">2</td>
<td style="text-align: center;">[  ][IM][RF][  ][  ]</td>
<td style="text-align: center;">[IM][RF][  ][  ][  ]</td>
<td style="text-align: center;">—</td>
</tr>
<tr>
<td style="text-align: right;">3</td>
<td style="text-align: center;">[  ][  ][IM][RF][  ]</td>
<td style="text-align: center;">[  ][IM][RF][  ][  ]</td>
<td style="text-align: center;">[IM][RF][  ][  ][  ]</td>
</tr>
</tbody>
</table>

<p><strong>Legend:</strong></p>
<pre><code>• IM: Instruction Memory (IF)
• RF: Register File (ID)
• ALU: ALU operation (EX)
• DM: Data Memory (MEM)
• WB: Write Back (WB)
</code></pre>


<p><strong>Shows:</strong></p>

<ul>
<li>Which resources used when</li>
<li>Parallel resource usage</li>
<li>Resource conflicts (if any)</li>
<li>Detailed pipeline state</li>
</ul>

<p><strong>Benefits:</strong></p>

<ul>
<li>Visualize structural hazards</li>
<li>Understand resource contention</li>
<li>See idle hardware</li>
<li>Verify correctness</li>
</ul>

<p><strong>Textbook Error Example:</strong></p>

<ul>
<li>ADD instruction marked with DM (wrong!)</li>
<li>LW instruction NOT marked with DM (wrong!)</li>
<li>Always verify diagrams carefully</li>
</ul>


<h2>13.9 Timing and Clock Frequency Analysis</h2>

<h3>13.9.1 Component Delays (Typical Values)</h3>

<table>
<thead>
<tr>
<th>Component</th>
<th>Delay (picoseconds)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instruction Memory</td>
<td>200</td>
</tr>
<tr>
<td>Register File Read</td>
<td>90</td>
</tr>
<tr>
<td>Register File Write</td>
<td>90</td>
</tr>
<tr>
<td>ALU Operation</td>
<td>90</td>
</tr>
<tr>
<td>Data Memory Read</td>
<td>250</td>
</tr>
<tr>
<td>Data Memory Write</td>
<td>250</td>
</tr>
<tr>
<td>Sign Extension</td>
<td>10 (negligible)</td>
</tr>
<tr>
<td>Multiplexer</td>
<td>20</td>
</tr>
<tr>
<td>Adder (PC+4, branch)</td>
<td>70</td>
</tr>
<tr>
<td>Shift Left 2</td>
<td>10 (wire routing)</td>
</tr>
<tr>
<td>Pipeline Register Write</td>
<td>30</td>
</tr>
<tr>
<td>Pipeline Register Read</td>
<td>30</td>
</tr>
</tbody>
</table>

<p><strong>Key Observations:</strong></p>

<ul>
<li>Memory operations slowest (200-250 ps)</li>
<li>ALU and register file moderate (90 ps)</li>
<li>Small combinational logic fast (10-20 ps)</li>
<li>Pipeline register overhead (60 ps per stage)</li>
</ul>

<h3>13.9.2 Stage Timing Calculation</h3>

<p><strong>Stage 1: Instruction Fetch (IF)</strong></p>

<pre><code>Pipeline Register Write:   N/A (PC register)
Pipeline Register Read:    N/A
Instruction Memory:        200 ps
PC + 4 Adder:              70 ps (parallel)

Total: 200 ps (memory dominant)
</code></pre>

<p><strong>Stage 2: Instruction Decode (ID)</strong></p>

<pre><code>IF/ID Write + Read:        60 ps
Register File Read:        90 ps (dominant)
Control Unit Decode:       50 ps (parallel)
Sign Extension:            10 ps (parallel)

Total: 60 + 90 = 150 ps
</code></pre>

<p><strong>Stage 3: Execution (EX)</strong></p>

<pre><code>ID/EX Write + Read:        60 ps
Multiplexer:               20 ps
ALU Operation:             90 ps
Branch Adder:              70 ps (parallel)
Shift Left 2:              10 ps (parallel)

Total: 60 + 20 + 90 = 170 ps
</code></pre>

<p><strong>Stage 4: Memory Access (MEM)</strong></p>

<pre><code>EX/MEM Write + Read:       60 ps
Data Memory Access:        250 ps (DOMINANT)

Total: 60 + 250 = 310 ps ← CRITICAL PATH!
</code></pre>

<p><strong>Stage 5: Write Back (WB)</strong></p>

<pre><code>MEM/WB Write + Read:       60 ps
MemtoReg Multiplexer:      20 ps
</code></pre>
<p><strong>Register File Write:       30 ps (first half of cycle)</strong></p>

<p><strong>Total: 60 + 20 + 30 = 110 ps</strong></p>


<h3>13.9.3 Clock Frequency Determination</h3>

<p><strong>Minimum Clock Period:</strong></p>

<ul>
<li>Determined by SLOWEST stage</li>
<li>MEM stage: 310 ps</li>
<li>All stages must use this period</li>
</ul>

<p><strong>Maximum Clock Frequency:</strong></p>

<pre><code>f_max = 1 / T_min
      = 1 / 310 ps
      = 1 / (310 × 10^-12 s)
      = 3.226 GHz
      ≈ 3.2 GHz
</code></pre>


<p><strong>Efficiency Analysis:</strong></p>

<table>
<thead>
<tr>
<th>Stage</th>
<th>Time</th>
<th>Utilization</th>
<th>Wasted Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>200</td>
<td>65%</td>
<td>110 ps</td>
</tr>
<tr>
<td>ID</td>
<td>150</td>
<td>48%</td>
<td>160 ps</td>
</tr>
<tr>
<td>EX</td>
<td>170</td>
<td>55%</td>
<td>140 ps</td>
</tr>
<tr>
<td>MEM</td>
<td>310</td>
<td>100%</td>
<td>0 ps</td>
</tr>
<tr>
<td>WB</td>
<td>110</td>
<td>35%</td>
<td>200 ps</td>
</tr>
</tbody>
</table>

<p><strong>Average utilization:</strong> ~60%</p>
<p><strong>Wasted time:</strong> ~40% average</p>

<h3>13.9.4 Performance Improvement Strategies</h3>

<p><strong>Strategy 1: Pipeline Balancing</strong></p>

<ul>
<li>Reduce MEM stage delay (dominant)</li>
<li>Options:</li>
</ul>

<pre><code>- Faster memory technology
- Separate instruction/data caches
- Smaller, faster cache
- Multi-ported memory
</code></pre>

<p><strong>Strategy 2: Increase ALU Time</strong></p>

<ul>
<li>Question: If ALU shortened by 25%, does it help?</li>
<li>Answer: Depends on critical path</li>
<li>If MEM is critical (usual case): NO improvement</li>
<li>If EX is critical (rare): YES, improves throughput</li>
</ul>

<p><strong>Strategy 3: Additional Pipeline Stages</strong></p>

<ul>
<li>Subdivide long stages (especially MEM)</li>
<li>Memory access in 2-3 sub-stages</li>
<li>Shorter clock period possible</li>
<li>More stages = more overhead</li>
<li>Diminishing returns beyond certain point</li>
</ul>

<p><strong>Strategy 4: Cache Memory</strong></p>

<ul>
<li>Fast cache between CPU and main memory</li>
<li>Cache hit: Fast access (~10-20 ps)</li>
<li>Cache miss: Slow access (~250 ps)</li>
<li>High hit rate → effective fast memory</li>
<li>(Covered in next lectures)</li>
</ul>

<p><strong>Real-World Example:</strong></p>

<ul>
<li>Intel Atom processors: ~30 pipeline stages</li>
<li>Achieved by extreme subdivision</li>
<li>Very short clock period</li>
<li>High frequency possible</li>
<li>But diminishing returns and hazard complexity</li>
</ul>


<h2>13.10 Practical Exercises and Solutions</h2>

<h3>13.10.1 Exercise: Maximum Clock Frequency Calculation</h3>

<p><strong>Given Component Delays:</strong></p>

<pre><code>Instruction Memory:      200 ps
Register File (read):    90 ps
Register File (write):   90 ps
ALU:                     90 ps
Data Memory (read):      250 ps
Data Memory (write):     250 ps
Sign Extend:             ~0 ps
Multiplexer:             20 ps
Adder:                   70 ps
Shift Left 2:            10 ps
Pipeline Register:       30 ps (write), 30 ps (read)
</code></pre>


<p><strong>Step 1: Calculate each stage timing</strong></p>

<ul>
<li>IF: 200 + 60 (pipeline reg) = 260 ps</li>
<li>ID: 60 + 90 = 150 ps</li>
<li>EX: 60 + 20 + 90 = 170 ps</li>
<li>MEM: 60 + 250 = 310 ps ← CRITICAL</li>
<li>WB: 60 + 30 = 90 ps</li>
</ul>

<p><strong>Step 2: Identify critical path</strong></p>

<ul>
<li>Longest stage: MEM at 310 ps</li>
</ul>

<p><strong>Step 3: Calculate maximum frequency</strong></p>

<pre><code>f_max = 1 / 310 ps
      = 3.226 GHz
</code></pre>

<h3>13.10.2 Exercise: Improving Clock Frequency</h3>

<p><strong>Question:</strong> Suggest mechanisms to increase clock frequency. Discuss negative impacts.</p>

<p><strong>Suggestion 1: Faster Memory Technology</strong></p>

<ul>
<li>Use SRAM instead of DRAM</li>
<li>Reduce memory access time to ~100 ps</li>
<li><strong>Pros:</strong></li>
</ul>

<pre><code>- Significantly reduces critical path
- New critical path: IF at 260 ps
- Frequency increase: 310→260 (1.2× improvement)
</code></pre>

<ul>
<li><strong>Cons:</strong></li>
</ul>

<pre><code>- SRAM very expensive
- Much larger area
- Higher power consumption
- Limited capacity
</code></pre>

<p><strong>Suggestion 2: Cache Memory (BEST)</strong></p>

<ul>
<li>Add small, fast cache</li>
<li>Cache access: ~50-100 ps</li>
<li>Most accesses hit cache</li>
<li><strong>Pros:</strong></li>
</ul>

<pre><code>- Cost-effective
- Good performance
- Scalable
- Industry standard
</code></pre>

<ul>
<li><strong>Cons:</strong></li>
</ul>

<pre><code>- Cache misses still slow
- Complex cache management
- Additional hardware
</code></pre>

<p><strong>Suggestion 3: Split Memory Stage</strong></p>

<ul>
<li>Divide MEM into MEM1 and MEM2</li>
<li>Each sub-stage: 185 ps</li>
<li>Total stages: 6</li>
<li><strong>Pros:</strong></li>
</ul>

<pre><code>- More balanced pipeline
- Higher frequency possible
</code></pre>

<ul>
<li><strong>Cons:</strong></li>
</ul>

<pre><code>- More pipeline registers (overhead)
- Increased latency
- More complex control
</code></pre>

<p><strong>Suggestion 4: Eliminate Pipeline Register Overhead</strong></p>

<ul>
<li>Use transparent latches</li>
<li>Reduce write+read delay</li>
<li><strong>Pros:</strong></li>
</ul>

<pre><code>- Removes 60 ps overhead per stage
- Significant improvement
</code></pre>

<ul>
<li><strong>Cons:</strong></li>
</ul>

<pre><code>- Timing more complex
- Clock skew issues
- Less reliable
</code></pre>

<h3>13.10.3 Exercise: ALU Optimization Impact</h3>

<p><strong>Question:</strong> ALU time shortened by 25%. Does it affect speedup?</p>

<p><strong>Analysis:</strong></p>

<ul>
<li>Current ALU delay: 90 ps</li>
<li>Reduced ALU delay: 90 × 0.75 = 67.5 ps</li>
<li>Savings: 22.5 ps</li>
</ul>

<p><strong>Scenario 1: MEM is Critical Path (Typical)</strong></p>

<ul>
<li>Current EX stage: 60 + 20 + 90 = 170 ps</li>
<li>Optimized EX stage: 60 + 20 + 67.5 = 147.5 ps</li>
<li>Current critical path: MEM at 310 ps</li>
<li>New critical path: Still MEM at 310 ps</li>
<li>Clock period: Still 310 ps</li>
<li>Speedup: <strong>NONE</strong></li>
</ul>

<p><strong>Conclusion:</strong> No improvement when not on critical path</p>

<p><strong>Scenario 2: EX is Critical Path (Hypothetical)</strong></p>

<ul>
<li>Assume faster memory: MEM = 200 ps</li>
<li>Current EX stage: 170 ps (critical)</li>
<li>Optimized EX stage: 147.5 ps</li>
<li>New critical path: EX at 147.5 ps</li>
<li>Clock period: 170 → 147.5 ps</li>
<li>Improvement: 1.15× faster</li>
</ul>

<p><strong>Conclusion:</strong> Significant improvement when on critical path</p>

<p><strong>General Principle:</strong></p>

<ul>
<li>Only optimizing critical path improves throughput</li>
<li>Non-critical optimizations: No throughput benefit</li>
<li>May reduce latency slightly (instruction-by-instruction)</li>
</ul>

<h3>13.10.4 Exercise: Pipeline Speedup Calculation</h3>

<p><strong>Given:</strong></p>

<ul>
<li>10^7 instructions (10 million)</li>
<li>Non-pipelined: 100 ps per instruction</li>
<li>Perfect 20-stage pipeline</li>
</ul>

<p><strong>Part A: Non-pipelined execution time</strong></p>

<pre><code>Time = Instructions × Time per instruction
     = 10^7 × 100 ps
     = 10^9 ps
     = 1 ms (0.001 seconds)
</code></pre>

<p><strong>Part B: Speedup from 20-stage perfect pipeline</strong></p>

<pre><code>Ideal Speedup = Number of stages = 20×
</code></pre>

<p><strong>Part C: Time with perfect pipeline</strong></p>

<pre><code>Time = (10^7 × 100 ps) / 20
     = 10^9 / 20 ps
     = 5 × 10^7 ps
     = 0.05 ms
</code></pre>


<p><strong>Part D: Real pipeline overhead impact</strong></p>

<ul>
<li>Overheads affect both latency AND throughput</li>
<li>Pipeline register delays: Add to latency</li>
<li>Unbalanced stages: Reduce throughput</li>
<li>Hazards and stalls: Reduce throughput further</li>
</ul>

<p><strong>Answer: BOTH latency and throughput affected</strong></p>

<p><strong>Latency Impact:</strong></p>

<ul>
<li>Pipeline register overhead adds to per-instruction time</li>
<li>100 ps → ~130 ps per instruction (with overhead)</li>
</ul>

<p><strong>Throughput Impact:</strong></p>

<ul>
<li>Unbalanced stages reduce effective speedup</li>
<li>Perfect 20× becomes ~15-17× in reality</li>
<li>Critical path limits clock speed</li>
</ul>


<h2>13.11 Summary and Key Takeaways</h2>

<h3>13.11.1 Pipeline Operation Fundamentals</h3>

<p><strong>Pipeline Registers Essential:</strong></p>

<ul>
<li>Synchronize operations across stages</li>
<li>Store intermediate values</li>
<li>Prevent data interference</li>
<li>Enable parallel execution</li>
</ul>

<p><strong>Timing Critical:</strong></p>

<ul>
<li>Write delay + read delay at every stage</li>
<li>Pipeline register overhead significant</li>
<li>Critical path determines clock period</li>
<li>Throughput limited by slowest stage</li>
</ul>

<h3>13.11.2 Design Principles</h3>

<p><strong>Make Common Case Fast:</strong></p>

<ul>
<li>Memory accesses most critical</li>
<li>Optimize memory access time first</li>
<li>Cache memory industry solution</li>
</ul>

<p><strong>Balance Pipeline Stages:</strong></p>

<ul>
<li>Even workload distribution</li>
<li>Minimize wasted time</li>
<li>Maximize efficiency</li>
</ul>

<p><strong>Control Signals Matter:</strong></p>

<ul>
<li>Prevent unwanted operations</li>
<li>Propagate through pipeline</li>
<li>Essential for correctness</li>
</ul>

<h3>13.11.3 Common Mistakes to Avoid</h3>

<p><strong>Write Register Address:</strong></p>

<ul>
<li>Must propagate through ALL pipeline registers</li>
<li>Cannot use current instruction's address</li>
<li>4-cycle delay between fetch and write back</li>
</ul>

<p><strong>Control Signal Errors:</strong></p>

<ul>
<li>RegWrite must be 0 for store/branch</li>
<li>MemRead/MemWrite must be mutually exclusive</li>
<li>Incorrect signals cause data corruption</li>
</ul>

<p><strong>Diagram Interpretation:</strong></p>

<ul>
<li>Verify resource usage carefully</li>
<li>Textbooks contain errors</li>
<li>Understand shading conventions</li>
</ul>

<h3>13.11.4 Performance Considerations</h3>

<p><strong>Critical Path Analysis:</strong></p>

<ul>
<li>Identify slowest stage</li>
<li>Optimize critical path components</li>
<li>Non-critical optimizations don't help throughput</li>
</ul>

<p><strong>Speedup Limitations:</strong></p>

<ul>
<li>Ideal speedup = number of stages</li>
<li>Actual speedup < ideal</li>
<li>Reasons:</li>
</ul>

<pre><code>- Pipeline register overhead
- Unbalanced stages
- Hazards and stalls
- Pipeline fill/drain time
</code></pre>

<h3>13.11.5 Looking Ahead</h3>

<p><strong>Memory Hierarchy (Next Topics):</strong></p>

<ul>
<li>Cache memory introduction</li>
<li>Memory performance optimization</li>
<li>Cache design and organization</li>
<li>Virtual memory</li>
<li>Performance bottleneck solutions</li>
</ul>

<p><strong>Real-World Pipelines:</strong></p>

<ul>
<li>10-30 stages common</li>
<li>Superscalar (multiple issue)</li>
<li>Out-of-order execution</li>
<li>Speculative execution</li>
<li>Branch prediction sophistication</li>
</ul>


<h2>13.12 Important Formulas</h2>

<h3>Clock Period</h3>

<pre><code>T_clock = max(T_IF, T_ID, T_EX, T_MEM, T_WB)

Where each T_stage includes:
• Pipeline register write delay
• Pipeline register read delay
• Dominant component delay
</code></pre>

<h3>Maximum Frequency</h3>

<pre><code>f_max = 1 / T_clock
</code></pre>

<h3>Pipeline Speedup</h3>

<pre><code>Speedup = T_non-pipelined / T_pipelined_steady_state
        ≈ Number of stages (ideal)
        < Number of stages (actual)
</code></pre>

<h3>Stage Timing General Formula</h3>

<pre><code>T_stage = T_pipe_write + T_pipe_read + T_dominant_component + T_other_parallel

Where parallel components don't add (take maximum)
</code></pre>

<h3>Throughput</h3>

<pre><code>Throughput = 1 instruction / T_clock (steady state)
</code></pre>

<h3>Latency</h3>

<pre><code>Latency = (Number of stages) × T_clock + Pipeline overhead
</code></pre>



<h2>Key Takeaways</h2>

<ol>
<li><strong>Four pipeline registers separate five stages</strong>: IF/ID, ID/EX, EX/MEM, MEM/WB store all information needed by subsequent stages.</li>

<li><strong>Pipeline registers capture data and control signals</strong>—instruction fields, register values, ALU results, memory data, and control bits all propagate through pipeline.</li>

<li><strong>Each register updates on clock edge</strong>—enabling clean separation between pipeline stages and preventing data corruption from simultaneous operations.</li>

<li><strong>Load instruction takes 5 cycles to complete</strong>—IF (fetch), ID (decode/read), EX (address calc), MEM (read memory), WB (write register).</li>

<li><strong>Store instruction uses 4 active stages</strong>—skips WB stage since no register write occurs, but occupies pipeline for 5 cycles.</li>

<li><strong>Instruction and data must travel together</strong>—control signals propagate alongside data through pipeline to ensure correct operations at later stages.</li>

<li><strong>Register file has two write ports and three read ports</strong> in practice—enabling simultaneous read in ID and write in WB stages.</li>

<li><strong>Forwarding paths bypass pipeline registers</strong>—directly connecting EX/MEM and MEM/WB outputs to ALU inputs for data hazard resolution.</li>

<li><strong>Load-use hazard requires pipeline stall</strong>—memory data not available until MEM/WB register, too late for immediate ALU use even with forwarding.</li>

<li><strong>Clock frequency</strong> = 1 / (Register Delay + Maximum Stage Delay)—pipeline register overhead reduces frequency below ideal calculation.</li>

<li><strong>Pipeline registers introduce 20-50 ps overhead</strong> per stage—must account for setup/hold times and propagation delays in timing analysis.</li>

<li><strong>Stage delays must balance for optimal performance</strong>—uneven stages waste time as clock period determined by slowest stage.</li>

<li><strong>Separate instruction and data caches essential</strong>—prevent structural hazards from simultaneous IF and MEM stage memory access.</li>

<li><strong>Pipeline depth tradeoff</strong>: Deeper pipelines increase clock frequency but amplify hazard penalties and register overhead.</li>

<li><strong>Write-back stage coincides with fetch of fifth instruction</strong>—demonstrating true parallelism with five instructions in pipeline simultaneously.</li>

<li><strong>Control signals generated in ID stage</strong> propagate through pipeline with instruction—EX/MEM/WB stages use stored control bits.</li>

<li><strong>ALU result available in EX stage</strong> can forward to dependent instruction in EX stage—eliminating most RAW hazard stalls.</li>

<li><strong>Memory data available in MEM stage</strong> can forward to dependent instruction in EX stage—but not soon enough for load-use case.</li>

<li><strong>Throughput approaches 1 instruction per cycle</strong> in steady state—achieving near 5× speedup over single-cycle design.</li>

<li><strong>Pipeline timing analysis critical for clock frequency determination</strong>—must consider all delay components including registers, logic, and wire delays.</li>
</ol>

<h2>Summary</h2>

<p>The detailed examination of MIPS pipeline operation reveals the sophisticated hardware mechanisms that enable efficient instruction-level parallelism through careful staging and register design. Four pipeline registers (IF/ID, ID/EX, EX/MEM, MEM/WB) serve as the critical infrastructure separating five pipeline stages, capturing and propagating not only instruction data but also all control signals needed by downstream stages. The cycle-by-cycle analysis of load and store instructions demonstrates how each pipeline stage performs its designated function while simultaneously handling different instructions—instruction fetch occurring for instruction N while instruction N-1 decodes, N-2 executes, N-3 accesses memory, and N-4 writes back results. This true parallelism, with five instructions simultaneously occupying different pipeline stages, achieves the dramatic throughput improvement that justifies pipeline complexity. The timing analysis introduces crucial practical considerations: pipeline registers add 20-50 picoseconds overhead per stage, stage delays must balance to avoid wasting clock cycles, and clock frequency equals the reciprocal of register delay plus maximum stage delay. Forwarding paths that bypass pipeline registers—connecting EX/MEM and MEM/WB outputs directly to ALU inputs—eliminate most data hazard stalls by making results available before register write-back completes, though load-use hazards still require one-cycle stalls since memory data arrives too late even with forwarding. The register file's dual-port design enables simultaneous reading in ID stage and writing in WB stage, essential for maintaining pipeline flow. Practical exercises in clock frequency calculation reinforce understanding of how component delays, register overhead, and stage balancing determine ultimate processor performance. The separation of instruction and data caches emerges as non-negotiable requirement, preventing structural hazards from simultaneous memory access in IF and MEM stages. This comprehensive pipeline view—from register-level mechanisms through timing analysis to performance optimization—provides essential foundation for understanding real processor implementations and the engineering tradeoffs between pipeline depth, clock frequency, hazard penalties, and design complexity that characterize modern computer architecture.</p>

            
            <div class="lecture-nav">
                <a href="lecture-12.html" class="nav-btn">← Previous Lecture</a>
                <a href="lecture-14.html" class="nav-btn">Next Lecture →</a>
            </div>
        </div>
    </main>

    <footer>
        <div class="container">
            <p>&copy; 2025 CO224 Computer Architecture Lecture Series. All rights reserved.</p>
            <p>Department of Computer Engineering, University of Peradeniya</p>
        </div>
    </footer>
</body>
</html>
