import header.scroll

title Verilog

title Verilog - Hardware description language
 hidden

html
 <a class="prevLang" href="solidity.html">&lt;</a>
 <a class="nextLang" href="reason.html">&gt;</a>

viewSourceUrl https://github.com/breck7/pldb/blob/main/database/things/verilog.pldb

startColumns 4

html <div class="quickLinks"><a href="https://en.wikipedia.org/wiki/Verilog"><svg version="1.1" id="Capa_1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" x="0px" y="0px" width="98.05px" height="98.05px" viewBox="0 0 98.05 98.05" style="enable-background:new 0 0 98.05 98.05;" xml:space="preserve"><path d="M98.023,17.465l-19.584-0.056c-0.004,0.711-0.006,1.563-0.017,2.121c1.664,0.039,5.922,0.822,7.257,4.327L66.92,67.155 c-0.919-2.149-9.643-21.528-10.639-24.02l9.072-18.818c1.873-2.863,5.455-4.709,8.918-4.843l-0.01-1.968L55.42,17.489 c-0.045,0.499,0.001,1.548-0.068,2.069c5.315,0.144,7.215,1.334,5.941,4.508c-2.102,4.776-6.51,13.824-7.372,15.475 c-2.696-5.635-4.41-9.972-7.345-16.064c-1.266-2.823,1.529-3.922,4.485-4.004v-1.981l-21.82-0.067 c0.016,0.93-0.021,1.451-0.021,2.131c3.041,0.046,6.988,0.371,8.562,3.019c2.087,4.063,9.044,20.194,11.149,24.514 c-2.685,5.153-9.207,17.341-11.544,21.913c-3.348-7.43-15.732-36.689-19.232-44.241c-1.304-3.218,3.732-5.077,6.646-5.213 l0.019-2.148L0,17.398c0.005,0.646,0.027,1.71,0.029,2.187c4.025-0.037,9.908,6.573,11.588,10.683 c7.244,16.811,14.719,33.524,21.928,50.349c0.002,0.029,2.256,0.059,2.281,0.008c4.717-9.653,10.229-19.797,15.206-29.56 L63.588,80.64c0.005,0.004,2.082,0.016,2.093,0.007c7.962-18.196,19.892-46.118,23.794-54.933c1.588-3.767,4.245-6.064,8.543-6.194 l0.032-1.956L98.023,17.465z"/></svg></a> <a href="https://reddit.com/r/Verilog"><svg role="img" width="32px" height="32px" viewBox="0 0 32 32" xmlns="http://www.w3.org/2000/svg"><path d="M 18.65625 4 C 16.558594 4 15 5.707031 15 7.65625 L 15 11.03125 C 12.242188 11.175781 9.742188 11.90625 7.71875 13.0625 C 6.945313 12.316406 5.914063 12 4.90625 12 C 3.816406 12 2.707031 12.355469 1.9375 13.21875 L 1.9375 13.25 L 1.90625 13.28125 C 1.167969 14.203125 0.867188 15.433594 1.0625 16.65625 C 1.242188 17.777344 1.898438 18.917969 3.03125 19.65625 C 3.023438 19.769531 3 19.882813 3 20 C 3 22.605469 4.574219 24.886719 6.9375 26.46875 C 9.300781 28.050781 12.488281 29 16 29 C 19.511719 29 22.699219 28.050781 25.0625 26.46875 C 27.425781 24.886719 29 22.605469 29 20 C 29 19.882813 28.976563 19.769531 28.96875 19.65625 C 30.101563 18.917969 30.757813 17.777344 30.9375 16.65625 C 31.132813 15.433594 30.832031 14.203125 30.09375 13.28125 L 30.0625 13.25 C 29.292969 12.386719 28.183594 12 27.09375 12 C 26.085938 12 25.054688 12.316406 24.28125 13.0625 C 22.257813 11.90625 19.757813 11.175781 17 11.03125 L 17 7.65625 C 17 6.675781 17.558594 6 18.65625 6 C 19.175781 6 19.820313 6.246094 20.8125 6.59375 C 21.65625 6.890625 22.75 7.21875 24.15625 7.3125 C 24.496094 8.289063 25.414063 9 26.5 9 C 27.875 9 29 7.875 29 6.5 C 29 5.125 27.875 4 26.5 4 C 25.554688 4 24.738281 4.535156 24.3125 5.3125 C 23.113281 5.242188 22.246094 4.992188 21.46875 4.71875 C 20.566406 4.402344 19.734375 4 18.65625 4 Z M 16 13 C 19.152344 13 21.964844 13.867188 23.9375 15.1875 C 25.910156 16.507813 27 18.203125 27 20 C 27 21.796875 25.910156 23.492188 23.9375 24.8125 C 21.964844 26.132813 19.152344 27 16 27 C 12.847656 27 10.035156 26.132813 8.0625 24.8125 C 6.089844 23.492188 5 21.796875 5 20 C 5 18.203125 6.089844 16.507813 8.0625 15.1875 C 10.035156 13.867188 12.847656 13 16 13 Z M 4.90625 14 C 5.285156 14 5.660156 14.09375 5.96875 14.25 C 4.882813 15.160156 4.039063 16.242188 3.53125 17.4375 C 3.277344 17.117188 3.125 16.734375 3.0625 16.34375 C 2.953125 15.671875 3.148438 14.976563 3.46875 14.5625 C 3.472656 14.554688 3.464844 14.539063 3.46875 14.53125 C 3.773438 14.210938 4.3125 14 4.90625 14 Z M 27.09375 14 C 27.6875 14 28.226563 14.210938 28.53125 14.53125 C 28.535156 14.535156 28.527344 14.558594 28.53125 14.5625 C 28.851563 14.976563 29.046875 15.671875 28.9375 16.34375 C 28.875 16.734375 28.722656 17.117188 28.46875 17.4375 C 27.960938 16.242188 27.117188 15.160156 26.03125 14.25 C 26.339844 14.09375 26.714844 14 27.09375 14 Z M 11 16 C 9.894531 16 9 16.894531 9 18 C 9 19.105469 9.894531 20 11 20 C 12.105469 20 13 19.105469 13 18 C 13 16.894531 12.105469 16 11 16 Z M 21 16 C 19.894531 16 19 16.894531 19 18 C 19 19.105469 19.894531 20 21 20 C 22.105469 20 23 19.105469 23 18 C 23 16.894531 22.105469 16 21 16 Z M 21.25 21.53125 C 20.101563 22.597656 18.171875 23.28125 16 23.28125 C 13.828125 23.28125 11.898438 22.589844 10.75 21.65625 C 11.390625 23.390625 13.445313 25 16 25 C 18.554688 25 20.609375 23.398438 21.25 21.53125 Z"/></svg></a> <a href="https://verilogguide.readthedocs.io/en/latest/"><svg viewBox="0 0 500 500" xmlns="http://www.w3.org/2000/svg"><g transform="matrix(1, 0, 0, 1, 13.859316, 9.109739)"><g><g><path d="M340.732,0H55v485h375V94.518L340.732,0z M345,26.364L405.1,90H345V26.364z M415,470H70V15h260v90h85V470z"/><rect x="102.5" y="191" width="280" height="15"/><rect x="102.5" y="141" width="120" height="15"/><rect x="102.5" y="241" width="280" height="15"/><rect x="102.5" y="291" width="280" height="15"/><rect x="102.5" y="341" width="280" height="15"/><rect x="102.5" y="391" width="280" height="15"/></g></g></g></svg></a></div>

* Verilog is a <a href="../lists/languages.html?filter=hardwareDescriptionLanguage">hardware description language</a> created in 1984.
 link ../lists/languages.html?filter=1984 1984

kpiTable
 #58 <span title="TotalRank: 212 Jobs: 62 Users: 202 Facts: 59 Links: 91">on PLDB</span>
 39 Years Old
 5.2k <span title="Crude user estimate from a linear model.">Users</span>
 34 <span title="Books about or leveraging Verilog">Books</span>
 18 <span title="Academic publications about or leveraging Verilog">Papers</span>
 48k <span title="Verilog repos on GitHub.">Repos</span>

* Try now: <a href="https://riju.codes/verilog">Riju</a>

* Verilog, standardized as IEEE 1364, is a hardware description language (HDL) used to model electronic systems. It is most commonly used in the design and verification of digital circuits at the register-transfer level of abstraction. It is also used in the verification of analog circuits and mixed-signal circuits, as well as in the design of genetic circuits.. Read more on Wikipedia...
 https://en.wikipedia.org/wiki/Verilog Read more on Wikipedia...

- Verilog Wikipedia page
 https://en.wikipedia.org/wiki/Verilog
- Verilog docs
 https://verilogguide.readthedocs.io/en/latest/
- There are at least 48,035 Verilog repos on <a href="https://github.com/search?q=language:Verilog">GitHub</a>
- PLDB estimates there are currently 246 job openings for Verilog programmers.
- file extensions for Verilog include v and veo
- The  Google BigQuery Public Dataset GitHub snapshot shows 2k users using Verilog in 3k repos on <a href="https://api.github.com/search/repositories?q=language:Verilog">GitHub</a>
- There are 2,421 members in the <a href="https://reddit.com/r/Verilog">Verilog subreddit</a>
- Explore Verilog snippets on <a href="http://www.rosettacode.org/wiki/Category:Verilog">Rosetta Code</a>
- Verilog on HOPL
 https://hopl.info/showlanguage.prx?exp=1062
- Verilog ranks #50 in the <a href="https://www.tiobe.com/tiobe-index/">TIOBE Index</a>
- Verilog Ubuntu package
 https://packages.ubuntu.com/jammy/iverilog
- <a href="antlr.html">ANTLR</a> <a href="https://github.com/antlr/grammars-v4/tree/master/verilog">grammar</a> for Verilog
- <a href="codemirror.html">CodeMirror</a> <a href="https://github.com/codemirror/codemirror5/tree/master/mode/verilog">package</a> for syntax highlighting Verilog
- <a href="pygments.html">Pygments</a> supports <a href="https://github.com/pygments/pygments/blob/master/pygments/lexers/hdl.py">syntax highlighting</a> for Verilog
- GitHub supports <a href="https://github.com/textmate/verilog.tmbundle" title="The package used for syntax highlighting by GitHub Linguist.">syntax highlighting</a> for Verilog
- Verilog appears in the <a href="https://github.com/mame/quine-relay">Quine Relay</a> project
- Indeed.com has 246 matches for <a href="https://www.indeed.com/jobs?q=verilog developer">"verilog developer"</a>.
- See also: (5 related languages)<a href="systemverilog.html">SystemVerilog</a>, <a href="c.html">C</a>, <a href="vhdl.html">VHDL</a>, <a href="openvera.html">OpenVera</a>, <a href="property-specification-language.html">Property Specification Language</a>
- HTML of this page generated by <a href="https://github.com/breck7/pldb/blob/main/code/LanguagePage.ts">LanguagePage.ts</a>
- <a href="https://pldb.com/edit/verilog">Improve our Verilog file</a>

html <br>

codeWithHeader Example from <a href='https://riju.codes/verilog'>Riju</a>:
 module main;
 
 initial begin
   $display(&quot;Hello, world!&quot;);
 end
 
 endmodule

codeWithHeader Example from <a href='https://github.com/leachim6/hello-world/blob/main/v/Verilog.v'>hello-world</a>:
 module main;
   initial
     begin
       $display(&quot;Hello World&quot;);
       $finish;
     end
 endmodule
 

codeWithHeader Example from <a href='http://helloworldcollection.de/#Verilog'>the Hello World Collection</a>:
 /* Hello World in Verilog. */
 
 module main;
 
  initial
    begin
      $display(&quot;Hello, World&quot;);
      $finish ;
    end
 
  endmodule
 

codeWithHeader Example from <a href='https://github.com/textmate/verilog.tmbundle'>Linguist</a>:
 `timescale 1ns / 1ps
 // Copyright (C) 2008 Schuyler Eldridge, Boston University
 //
 // This program is free software: you can redistribute it and/or modify
 // it under the terms of the GNU General Public License as published by
 // the Free Software Foundation, either version 3 of the License.
 //
 // This program is distributed in the hope that it will be useful,
 // but WITHOUT ANY WARRANTY; without even the implied warranty of
 // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 // GNU General Public License for more details.
 //
 // You should have received a copy of the GNU General Public License
 // along with this program.  If not, see &lt;http://www.gnu.org/licenses/&gt;.
 module mux(opA,opB,sum,dsp_sel,out);
 	input [3:0] opA,opB;
 	input [4:0] sum;
 	input [1:0] dsp_sel;
 	output [3:0] out;
 	
 	reg cout;
 	
 	always @ (sum)
 		begin
 			if (sum[4] == 1)
 				cout &lt;= 4&#39;b0001;
 			else
 				cout &lt;= 4&#39;b0000;
 		end
 	
 	reg out;
 	
 	always @(dsp_sel,sum,cout,opB,opA)
 		begin
 			if (dsp_sel == 2&#39;b00)
 				out &lt;= sum[3:0];
 			else if (dsp_sel == 2&#39;b01)
 				out &lt;= cout;
 			else if (dsp_sel == 2&#39;b10)
 				out &lt;= opB;
 			else if (dsp_sel == 2&#39;b11)
 				out &lt;= opA;
 		end
 
 endmodule
 

codeWithHeader Example from <a href='https://en.wikipedia.org/wiki/Verilog'>Wikipedia</a>:
 initial
   a = 0;
 
 initial
   b = a;
 
 initial
   begin
     #1;
     $display(&quot;Value a=%d Value of b=%d&quot;,a,b);
   end

## <a href="../lists/keywords.html?filter=verilog">Keywords</a> in Verilog
* always assign automatic begin case casex casez cell config deassign default defparam design disable edge else end endcase endconfig endfunction endgenerate endmodule endprimitive endspecify endtable endtask event for force forever fork function generate genvar if ifnone incdir include initial input input instance join liblist library localparam macromodule module negedge noshowcancelled output parameter posedge primitive pulsestyle_ondetect pulsestyle_onevent reg release repeat scalared showcancelled signed specify specparam strength table task tri tri0 tri1 triand wand trior wor trireg unsigned use vectored wait while wire

endColumns

## Language <a href="../lists/features.html">features</a>

treeTable
 row
  Feature Binary Literals
  FeatureLink ../features/hasBinaryNumbers.html
  Supported <span class="hasFeature">✓</span>
  Token 
  Example
   // ([0-9]+)|(\'b)[01]+
 row
  Feature Integers
  FeatureLink ../features/hasIntegers.html
  Supported <span class="hasFeature">✓</span>
  Token 
  Example
   // ([0-9]+)|(\'d)[0-9]+
 row
  Feature Floats
  FeatureLink ../features/hasFloats.html
  Supported <span class="hasFeature">✓</span>
  Token 
  Example
   // (\d+\.\d*|\.\d+|\d+)[eE][+-]?\d+[lL]?
 row
  Feature Hexadecimals
  FeatureLink ../features/hasHexadecimals.html
  Supported <span class="hasFeature">✓</span>
  Token 
  Example
   // ([0-9]+)|(\'h)[0-9a-fA-F]+
 row
  Feature Octals
  FeatureLink ../features/hasOctals.html
  Supported <span class="hasFeature">✓</span>
  Token 
  Example
   // ([0-9]+)|(\'o)[0-7]+
 row
  Feature Conditionals
  FeatureLink ../features/hasConditionals.html
  Supported <span class="hasFeature">✓</span>
  Token 
  Example
 row
  Feature Functions
  FeatureLink ../features/hasFunctions.html
  Supported <span class="hasFeature">✓</span>
  Token 
  Example
 row
  Feature While Loops
  FeatureLink ../features/hasWhileLoops.html
  Supported <span class="hasFeature">✓</span>
  Token 
  Example
 row
  Feature Case Sensitivity
  FeatureLink ../features/isCaseSensitive.html
  Supported <span class="hasFeature">✓</span>
  Token 
  Example
 row
  Feature Strings
  FeatureLink ../features/hasStrings.html
  Supported <span class="hasFeature">✓</span>
  Token "
  Example
   "Hello world"
 row
  Feature MultiLine Comments
  FeatureLink ../features/hasMultiLineComments.html
  Supported <span class="hasFeature">✓</span>
  Token /* */
  Example
   /* A comment
   */
 row
  Feature Print() Debugging
  FeatureLink ../features/hasPrintDebugging.html
  Supported <span class="hasFeature">✓</span>
  Token $display
  Example
 row
  Feature Line Comments
  FeatureLink ../features/hasLineComments.html
  Supported <span class="hasFeature">✓</span>
  Token //
  Example
   // A comment
 row
  Feature Comments
  FeatureLink ../features/hasComments.html
  Supported <span class="hasFeature">✓</span>
  Token 
  Example
 row
  Feature Semantic Indentation
  FeatureLink ../features/hasSemanticIndentation.html
  Supported <span class="doesNotHaveFeature">X</span>
  Token 
  Example

## Books about Verilog on goodreads
pipeTable
 title|titleLink|author|year|reviews|ratings|rating
 HDL Programming Fundamentals: VHDL and Verilog [With CD-ROM]|https://www.goodreads.com/search?q=HDL Programming Fundamentals: VHDL and Verilog [With CD-ROM] Nazeih M. Botros|Nazeih M. Botros|2005|5|55|4.15
 Programming Fpgas: Getting Started with Verilog|https://www.goodreads.com/search?q=Programming Fpgas: Getting Started with Verilog Simon Monk|Simon Monk||2|9|3.89
 Computer Arithmetic And Verilog Hdl Fundamentals|https://www.goodreads.com/search?q=Computer Arithmetic And Verilog Hdl Fundamentals Joseph Cavanagh|Joseph Cavanagh|2009|1|10|4.70

## Books about Verilog from ISBNdb
pipeTable
 title|titleLink|authors|year|publisher
 Programming FPGAs: Getting Started with Verilog|https://isbndb.com/book/9781259643767|Monk, Simon|2016|McGraw Hill TAB
 Verilog Styles for Synthesis of Digital Systems|https://isbndb.com/book/9780201618600|Smith, David R and Franzon, Paul D|2019|Pearson
 Verilog HDL: Digital Design and Modeling|https://isbndb.com/book/9781420051544|Cavanagh, Joseph|2007|CRC Press
 The Complete Verilog Book|https://isbndb.com/book/9780792381884|Sagdeo, Vivek|1998|Springer
 HDL Programming Fundamentals: VHDL and Verilog (DaVinci Engineering)|https://isbndb.com/book/9781584508557|Botros, Nazeih M|2005|Charles River Media
 Designing Digital Computer Systems with Verilog|https://isbndb.com/book/9780521045728|Lilja, David J. and Sapatnekar, Sachin S.|2007|Cambridge University Press
 The Verilog PLI Handbook|https://isbndb.com/book/9781461550174|Stuart Sutherland|20130418|Springer Nature
 Programming FPGAs: Getting Started with Verilog|https://isbndb.com/book/9781259643774|Monk, Simon|2016|McGraw Hill TAB
 Digital System Design with FPGA: Implementation Using Verilog and VHDL|https://isbndb.com/book/9781259837913|Unsalan, Cem and Tar, Bora|2017|McGraw-Hill Education
 Verilog HDL|https://isbndb.com/book/9780134516752|Palnitkar, Samir|1996|Prentice Hall PTR
 Digital Logic: With an Introduction to Verilog and FPGA-Based Design|https://isbndb.com/book/9781119621546|Rafiquzzaman, M. and McNinch,  Steven A.|2019|Wiley
 Digital Logic: With an Introduction to Verilog and FPGA-Based Design|https://isbndb.com/book/9781119621638|Rafiquzzaman, M. and McNinch, Steven A.|2019|Wiley
 Verilog Digital Computer Design: Algorithms into Hardware|https://isbndb.com/book/9780136392538|Arnold, Mark Gordon|1998|Pearson College Div
 A Verilog HDL Primer, Second Edition|https://isbndb.com/book/9780965039178|Bhasker, J.|1999|Star Galaxy Pub
 The Verilog PLI Handbook: A User’s Guide and Comprehensive Reference on the Verilog Programming Language Interface (The Springer International Series in Engineering and Computer Science (666))|https://isbndb.com/book/9780792376583|Sutherland, Stuart|2002|Springer
 Principles of Verilog PLI|https://isbndb.com/book/9780792384779|Mittra, Swapnajit|1999|Springer
 The Verilog PLI Handbook: A User's Guide and Comprehensive Reference on the Verilog Programming Language Interface|https://isbndb.com/book/9780792384892|Sutherland, Stuart|1999|Springer
 The Verilog PLI Handbook: A User’s Guide and Comprehensive Reference on the Verilog Programming Language Interface (The Springer International Series in Engineering and Computer Science (666))|https://isbndb.com/book/9781475783711|Sutherland, Stuart|2013-04-18T00:00:01Z|Springer
 The Verilog PLI Handbook: A User’s Guide and Comprehensive Reference on the Verilog Programming Language Interface|https://isbndb.com/book/9781461372790|Sutherland, Stuart|2012|Springer
 Dual Core RISC Processor with configurable hardware using VERILOG|https://isbndb.com/book/9783659417887|Kumar, Nishant and Aggrawal, Ekta|2015|LAP LAMBERT Academic Publishing
 Verilog Design of a Pedestrian Crossing: Verilog Programming|https://isbndb.com/book/9783656845027|Gondhalekar, Ninad|2014|GRIN Publishing
 A HDL & Verilog Code: Simulated Output|https://isbndb.com/book/9783848423248|Sudhan, Manu and S., Manjunatha|2012|LAP LAMBERT Academic Publishing
 The Verilog PLI Handbook: A User's Guide and Comprehensive Reference on the Verilog Programming Language Interface|https://isbndb.com/book/9781461550181|Sutherland, Stuart|2011-10-08T00:00:01Z|Springer
 HDL Programming Fundamentals: VHDL and Verilog (Davinci Engineering)|https://isbndb.com/book/9788131502013|Botros|2021|Cengage Learning
 Verilog Designer's Library|https://isbndb.com/book/9780132441582|Bob Zeidman|1999|Pearson Education
 The Verilog PLI Handbook|https://isbndb.com/book/9780306476655|Stuart Sutherland|20060418|Springer Nature
 Principles of Verilog PLI|https://isbndb.com/book/9781461551614|Swapnajit Mittra|20121206|Springer Nature
 FPGA Prototyping by Verilog Examples|https://isbndb.com/book/9781118210611|Pong P. Chu|2011-09-20|Wiley
 HDL with Digital Design VHDL and Verilog|https://isbndb.com/book/9781942270287|Nazeih Botros|03/2015|Mercury Learning and Information
 Digital VLSI Design and Simulation with Verilog|https://isbndb.com/book/9781119778066|Suman Lata Tripathi and Sobhit Saxena and Sanjeet K. Sinha and Govind S. Patel|2021-12-10|Wiley
 Verilog Digital System Design: RT Level Synthesis, Testbench and Verification|https://isbndb.com/book/9780071445658|Zainalabedin Navabi|2005|McGraw-Hill Professional Publishing

## Publications about Verilog from Semantic Scholar
pipeTable
 title|titleLink|authors|year|citations|influentialCitations
 Verilog HDL|https://www.semanticscholar.org/paper/12b01362e0f2c133a8620d6d6746a839f4b02982|S. Palnitkar|2003|60|7
 Verilog HDL, powered by PLI: a suitable framework for describing and modeling asynchronous circuits at all levels of abstraction|https://www.semanticscholar.org/paper/f06f4e9b01a446ad3ecd785751bb1f0bc727f050|Arash Saifhashemi and H. Pedram|2003|50|1
 The Verilog PLI Handbook|https://www.semanticscholar.org/paper/00dce6a5797c44dba1313774a1b9d61a388a355c|S. Sutherland|1999|37|4
 The Verilog Procedural Interface for the Verilog Hardware Description Language|https://www.semanticscholar.org/paper/78033ca1ee054dedc610e22cdb0550a0ee4a11f2|C. Dawson and S. Pattanam and D. Roberts|1996|26|2
 An animatable operational semantics of the Verilog hardware description language|https://www.semanticscholar.org/paper/d500d55aed7a737378eeb529213b45d53ee7f88b|Jonathan P. Bowen and Jifeng He and Qiwen Xu|2000|25|0
 Verischemelog: Verilog embedded in Scheme|https://www.semanticscholar.org/paper/2d3f3e8149af1901341eb6740430393b0360df62|J. Jennings and Eric Beuscher|1999|21|1
 An Algebraic Approach to the VERILOG Programming|https://www.semanticscholar.org/paper/fc745adcef2a1519155c07f903ebe70918477d3b|H. Jifeng|2003|11|0
 GCC2Verilog Compiler Toolset for Complete Translation of C Programming Language into Verilog HDL|https://www.semanticscholar.org/paper/f759a43b5e1aca4eb8d85d2a10444ab3fcf18c0c|Giang Nguyen Thi Huong and S. Kim|2011|11|0
 FBDtoVerilog 2.0: An Automatic Translation of FBD into Verilog to Develop FPGA|https://www.semanticscholar.org/paper/9335cf6436e7a5ab0f6be2c37ad3702082f39875|Dong-Ah Lee and Eui-Sub Kim and Junbeom Yoo and Jang-Soo Lee and J. Choi|2014|10|0
 Combining Operational Semantics, Logic Programming and Literate Programming in the Specification and Animation of the Verilog Hardware Description Language|https://www.semanticscholar.org/paper/5deda61155eb8aeb4540ad5ecf443a7228899bbb|Jonathan P. Bowen|2000|10|0
 Verilog plus C language modeling with PLI 2.0: The next generation simulation language|https://www.semanticscholar.org/paper/c8eaeb296d7c077e571a26f95a01efe2f2029e58|S. Meyer|1998|6|0
 The PowerPC 603 C++ Verilog interface model|https://www.semanticscholar.org/paper/73ac82fcff57ef2a5a81eb167fc51515184aaba5|R. P. Voith|1994|5|0
 Faster Verilog simulations using a cycle based programming methodology|https://www.semanticscholar.org/paper/0b6abbaedaeed268005a26aa72f9bcf36789a920|M. Becker|1996|5|1
 DAVE: Deriving Automatically Verilog from English|https://www.semanticscholar.org/paper/5bb4f4be3aad75da5a64a52b56e697ee6df71e39|H. Pearce and Benjamin Tan and R. Karri|2020|3|1
 Introduction to Verilog|https://www.semanticscholar.org/paper/5c855df6ed85074d6adae0f10f0683d9b28ab02c|T. R. Padmanabhan and B. T. Sundari|2004|1|0
 Principles of Verilog PLI|https://www.semanticscholar.org/paper/00b84822867ddbe569681df411fd7733ea273f88|S. Mittra|2012|1|1
 FeatureVerilog: Extending Verilog to Support Feature-Oriented Programming|https://www.semanticscholar.org/paper/9241d6183956e7e47fac20a91a9a9b6ad22ef72b|Jun Ye and QingPing Tan and Tun Li and GuoRong Cao|2011|1|0
 Comparative Analysis between Verilog and Chisel in RISC-V Core Design and Verification|https://www.semanticscholar.org/paper/8e173c2d102219a0e155cbf73b63613cca2df2e0|Jaekyung Im and Seokhyeong Kang|2021|1|0

keyboardNav solidity.html reason.html

import ../footer.scroll
