Sample	FullSample	AlignsTo	IsMaternal	Mother	EmbryoQuantile
melXsim_cyc14C_rep1_sl01	melXsim_cyc14C_rep1_sl01_alt	alt	FALSE	mel	1
melXsim_cyc14C_rep1_sl01	melXsim_cyc14C_rep1_sl01_ref	ref	TRUE	mel	1
melXsim_cyc14C_rep1_sl02	melXsim_cyc14C_rep1_sl02_alt	alt	FALSE	mel	1
melXsim_cyc14C_rep1_sl02	melXsim_cyc14C_rep1_sl02_ref	ref	TRUE	mel	1
melXsim_cyc14C_rep1_sl03	melXsim_cyc14C_rep1_sl03_alt	alt	FALSE	mel	1
melXsim_cyc14C_rep1_sl03	melXsim_cyc14C_rep1_sl03_ref	ref	TRUE	mel	1
melXsim_cyc14C_rep1_sl04	melXsim_cyc14C_rep1_sl04_alt	alt	FALSE	mel	1
melXsim_cyc14C_rep1_sl04	melXsim_cyc14C_rep1_sl04_ref	ref	TRUE	mel	1
melXsim_cyc14C_rep1_sl05	melXsim_cyc14C_rep1_sl05_alt	alt	FALSE	mel	1
melXsim_cyc14C_rep1_sl05	melXsim_cyc14C_rep1_sl05_ref	ref	TRUE	mel	1
melXsim_cyc14C_rep1_sl06	melXsim_cyc14C_rep1_sl06_alt	alt	FALSE	mel	2
melXsim_cyc14C_rep1_sl06	melXsim_cyc14C_rep1_sl06_ref	ref	TRUE	mel	2
melXsim_cyc14C_rep1_sl07	melXsim_cyc14C_rep1_sl07_alt	alt	FALSE	mel	2
melXsim_cyc14C_rep1_sl07	melXsim_cyc14C_rep1_sl07_ref	ref	TRUE	mel	2
melXsim_cyc14C_rep1_sl08	melXsim_cyc14C_rep1_sl08_alt	alt	FALSE	mel	2
melXsim_cyc14C_rep1_sl08	melXsim_cyc14C_rep1_sl08_ref	ref	TRUE	mel	2
melXsim_cyc14C_rep1_sl09	melXsim_cyc14C_rep1_sl09_alt	alt	FALSE	mel	2
melXsim_cyc14C_rep1_sl09	melXsim_cyc14C_rep1_sl09_ref	ref	TRUE	mel	2
melXsim_cyc14C_rep1_sl10	melXsim_cyc14C_rep1_sl10_alt	alt	FALSE	mel	2
melXsim_cyc14C_rep1_sl10	melXsim_cyc14C_rep1_sl10_ref	ref	TRUE	mel	2
melXsim_cyc14C_rep1_sl11	melXsim_cyc14C_rep1_sl11_alt	alt	FALSE	mel	2
melXsim_cyc14C_rep1_sl11	melXsim_cyc14C_rep1_sl11_ref	ref	TRUE	mel	2
melXsim_cyc14C_rep1_sl12	melXsim_cyc14C_rep1_sl12_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep1_sl12	melXsim_cyc14C_rep1_sl12_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep1_sl13	melXsim_cyc14C_rep1_sl13_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep1_sl13	melXsim_cyc14C_rep1_sl13_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep1_sl14	melXsim_cyc14C_rep1_sl14_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep1_sl14	melXsim_cyc14C_rep1_sl14_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep1_sl15	melXsim_cyc14C_rep1_sl15_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep1_sl15	melXsim_cyc14C_rep1_sl15_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep1_sl16	melXsim_cyc14C_rep1_sl16_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep1_sl16	melXsim_cyc14C_rep1_sl16_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep1_sl17	melXsim_cyc14C_rep1_sl17_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep1_sl17	melXsim_cyc14C_rep1_sl17_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep1_sl18	melXsim_cyc14C_rep1_sl18_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep1_sl18	melXsim_cyc14C_rep1_sl18_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep1_sl19	melXsim_cyc14C_rep1_sl19_alt	alt	FALSE	mel	4
melXsim_cyc14C_rep1_sl19	melXsim_cyc14C_rep1_sl19_ref	ref	TRUE	mel	4
melXsim_cyc14C_rep1_sl20	melXsim_cyc14C_rep1_sl20_alt	alt	FALSE	mel	4
melXsim_cyc14C_rep1_sl20	melXsim_cyc14C_rep1_sl20_ref	ref	TRUE	mel	4
melXsim_cyc14C_rep1_sl21	melXsim_cyc14C_rep1_sl21_alt	alt	FALSE	mel	4
melXsim_cyc14C_rep1_sl21	melXsim_cyc14C_rep1_sl21_ref	ref	TRUE	mel	4
melXsim_cyc14C_rep1_sl22	melXsim_cyc14C_rep1_sl22_alt	alt	FALSE	mel	4
melXsim_cyc14C_rep1_sl22	melXsim_cyc14C_rep1_sl22_ref	ref	TRUE	mel	4
melXsim_cyc14C_rep1_sl23	melXsim_cyc14C_rep1_sl23_alt	alt	FALSE	mel	4
melXsim_cyc14C_rep1_sl23	melXsim_cyc14C_rep1_sl23_ref	ref	TRUE	mel	4
melXsim_cyc14C_rep1_sl24	melXsim_cyc14C_rep1_sl24_alt	alt	FALSE	mel	5
melXsim_cyc14C_rep1_sl24	melXsim_cyc14C_rep1_sl24_ref	ref	TRUE	mel	5
melXsim_cyc14C_rep1_sl25	melXsim_cyc14C_rep1_sl25_alt	alt	FALSE	mel	5
melXsim_cyc14C_rep1_sl25	melXsim_cyc14C_rep1_sl25_ref	ref	TRUE	mel	5
melXsim_cyc14C_rep1_sl26	melXsim_cyc14C_rep1_sl26_alt	alt	FALSE	mel	5
melXsim_cyc14C_rep1_sl26	melXsim_cyc14C_rep1_sl26_ref	ref	TRUE	mel	5
melXsim_cyc14C_rep1_sl27	melXsim_cyc14C_rep1_sl27_alt	alt	FALSE	mel	5
melXsim_cyc14C_rep1_sl27	melXsim_cyc14C_rep1_sl27_ref	ref	TRUE	mel	5
melXsim_cyc14C_rep2_sl01	melXsim_cyc14C_rep2_sl01_alt	alt	FALSE	mel	1
melXsim_cyc14C_rep2_sl01	melXsim_cyc14C_rep2_sl01_ref	ref	TRUE	mel	1
melXsim_cyc14C_rep2_sl02	melXsim_cyc14C_rep2_sl02_alt	alt	FALSE	mel	1
melXsim_cyc14C_rep2_sl02	melXsim_cyc14C_rep2_sl02_ref	ref	TRUE	mel	1
melXsim_cyc14C_rep2_sl03	melXsim_cyc14C_rep2_sl03_alt	alt	FALSE	mel	1
melXsim_cyc14C_rep2_sl03	melXsim_cyc14C_rep2_sl03_ref	ref	TRUE	mel	1
melXsim_cyc14C_rep2_sl04	melXsim_cyc14C_rep2_sl04_alt	alt	FALSE	mel	1
melXsim_cyc14C_rep2_sl04	melXsim_cyc14C_rep2_sl04_ref	ref	TRUE	mel	1
melXsim_cyc14C_rep2_sl05	melXsim_cyc14C_rep2_sl05_alt	alt	FALSE	mel	1
melXsim_cyc14C_rep2_sl05	melXsim_cyc14C_rep2_sl05_ref	ref	TRUE	mel	1
melXsim_cyc14C_rep2_sl06	melXsim_cyc14C_rep2_sl06_alt	alt	FALSE	mel	2
melXsim_cyc14C_rep2_sl06	melXsim_cyc14C_rep2_sl06_ref	ref	TRUE	mel	2
melXsim_cyc14C_rep2_sl07	melXsim_cyc14C_rep2_sl07_alt	alt	FALSE	mel	2
melXsim_cyc14C_rep2_sl07	melXsim_cyc14C_rep2_sl07_ref	ref	TRUE	mel	2
melXsim_cyc14C_rep2_sl08	melXsim_cyc14C_rep2_sl08_alt	alt	FALSE	mel	2
melXsim_cyc14C_rep2_sl08	melXsim_cyc14C_rep2_sl08_ref	ref	TRUE	mel	2
melXsim_cyc14C_rep2_sl09	melXsim_cyc14C_rep2_sl09_alt	alt	FALSE	mel	2
melXsim_cyc14C_rep2_sl09	melXsim_cyc14C_rep2_sl09_ref	ref	TRUE	mel	2
melXsim_cyc14C_rep2_sl10	melXsim_cyc14C_rep2_sl10_alt	alt	FALSE	mel	2
melXsim_cyc14C_rep2_sl10	melXsim_cyc14C_rep2_sl10_ref	ref	TRUE	mel	2
melXsim_cyc14C_rep2_sl11	melXsim_cyc14C_rep2_sl11_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep2_sl11	melXsim_cyc14C_rep2_sl11_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep2_sl12	melXsim_cyc14C_rep2_sl12_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep2_sl12	melXsim_cyc14C_rep2_sl12_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep2_sl13	melXsim_cyc14C_rep2_sl13_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep2_sl13	melXsim_cyc14C_rep2_sl13_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep2_sl14	melXsim_cyc14C_rep2_sl14_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep2_sl14	melXsim_cyc14C_rep2_sl14_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep2_sl15	melXsim_cyc14C_rep2_sl15_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep2_sl15	melXsim_cyc14C_rep2_sl15_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep2_sl16	melXsim_cyc14C_rep2_sl16_alt	alt	FALSE	mel	4
melXsim_cyc14C_rep2_sl16	melXsim_cyc14C_rep2_sl16_ref	ref	TRUE	mel	4
melXsim_cyc14C_rep2_sl17	melXsim_cyc14C_rep2_sl17_alt	alt	FALSE	mel	4
melXsim_cyc14C_rep2_sl17	melXsim_cyc14C_rep2_sl17_ref	ref	TRUE	mel	4
melXsim_cyc14C_rep2_sl18	melXsim_cyc14C_rep2_sl18_alt	alt	FALSE	mel	4
melXsim_cyc14C_rep2_sl18	melXsim_cyc14C_rep2_sl18_ref	ref	TRUE	mel	4
melXsim_cyc14C_rep2_sl19	melXsim_cyc14C_rep2_sl19_alt	alt	FALSE	mel	4
melXsim_cyc14C_rep2_sl19	melXsim_cyc14C_rep2_sl19_ref	ref	TRUE	mel	4
melXsim_cyc14C_rep2_sl20	melXsim_cyc14C_rep2_sl20_alt	alt	FALSE	mel	4
melXsim_cyc14C_rep2_sl20	melXsim_cyc14C_rep2_sl20_ref	ref	TRUE	mel	4
melXsim_cyc14C_rep2_sl21	melXsim_cyc14C_rep2_sl21_alt	alt	FALSE	mel	5
melXsim_cyc14C_rep2_sl21	melXsim_cyc14C_rep2_sl21_ref	ref	TRUE	mel	5
melXsim_cyc14C_rep2_sl22	melXsim_cyc14C_rep2_sl22_alt	alt	FALSE	mel	5
melXsim_cyc14C_rep2_sl22	melXsim_cyc14C_rep2_sl22_ref	ref	TRUE	mel	5
melXsim_cyc14C_rep2_sl23	melXsim_cyc14C_rep2_sl23_alt	alt	FALSE	mel	5
melXsim_cyc14C_rep2_sl23	melXsim_cyc14C_rep2_sl23_ref	ref	TRUE	mel	5
melXsim_cyc14C_rep2_sl24	melXsim_cyc14C_rep2_sl24_alt	alt	FALSE	mel	5
melXsim_cyc14C_rep2_sl24	melXsim_cyc14C_rep2_sl24_ref	ref	TRUE	mel	5
melXsim_cyc14C_rep2_sl25	melXsim_cyc14C_rep2_sl25_alt	alt	FALSE	mel	5
melXsim_cyc14C_rep2_sl25	melXsim_cyc14C_rep2_sl25_ref	ref	TRUE	mel	5
melXsim_cyc14C_rep2_sl26	melXsim_cyc14C_rep2_sl26_alt	alt	FALSE	mel	5
melXsim_cyc14C_rep2_sl26	melXsim_cyc14C_rep2_sl26_ref	ref	TRUE	mel	5
melXsim_cyc14C_rep3_sl01	melXsim_cyc14C_rep3_sl01_alt	alt	FALSE	mel	1
melXsim_cyc14C_rep3_sl01	melXsim_cyc14C_rep3_sl01_ref	ref	TRUE	mel	1
melXsim_cyc14C_rep3_sl02	melXsim_cyc14C_rep3_sl02_alt	alt	FALSE	mel	1
melXsim_cyc14C_rep3_sl02	melXsim_cyc14C_rep3_sl02_ref	ref	TRUE	mel	1
melXsim_cyc14C_rep3_sl03	melXsim_cyc14C_rep3_sl03_alt	alt	FALSE	mel	1
melXsim_cyc14C_rep3_sl03	melXsim_cyc14C_rep3_sl03_ref	ref	TRUE	mel	1
melXsim_cyc14C_rep3_sl04	melXsim_cyc14C_rep3_sl04_alt	alt	FALSE	mel	1
melXsim_cyc14C_rep3_sl04	melXsim_cyc14C_rep3_sl04_ref	ref	TRUE	mel	1
melXsim_cyc14C_rep3_sl05	melXsim_cyc14C_rep3_sl05_alt	alt	FALSE	mel	1
melXsim_cyc14C_rep3_sl05	melXsim_cyc14C_rep3_sl05_ref	ref	TRUE	mel	1
melXsim_cyc14C_rep3_sl06	melXsim_cyc14C_rep3_sl06_alt	alt	FALSE	mel	1
melXsim_cyc14C_rep3_sl06	melXsim_cyc14C_rep3_sl06_ref	ref	TRUE	mel	1
melXsim_cyc14C_rep3_sl07	melXsim_cyc14C_rep3_sl07_alt	alt	FALSE	mel	2
melXsim_cyc14C_rep3_sl07	melXsim_cyc14C_rep3_sl07_ref	ref	TRUE	mel	2
melXsim_cyc14C_rep3_sl08	melXsim_cyc14C_rep3_sl08_alt	alt	FALSE	mel	2
melXsim_cyc14C_rep3_sl08	melXsim_cyc14C_rep3_sl08_ref	ref	TRUE	mel	2
melXsim_cyc14C_rep3_sl09	melXsim_cyc14C_rep3_sl09_alt	alt	FALSE	mel	2
melXsim_cyc14C_rep3_sl09	melXsim_cyc14C_rep3_sl09_ref	ref	TRUE	mel	2
melXsim_cyc14C_rep3_sl10	melXsim_cyc14C_rep3_sl10_alt	alt	FALSE	mel	2
melXsim_cyc14C_rep3_sl10	melXsim_cyc14C_rep3_sl10_ref	ref	TRUE	mel	2
melXsim_cyc14C_rep3_sl11	melXsim_cyc14C_rep3_sl11_alt	alt	FALSE	mel	2
melXsim_cyc14C_rep3_sl11	melXsim_cyc14C_rep3_sl11_ref	ref	TRUE	mel	2
melXsim_cyc14C_rep3_sl12	melXsim_cyc14C_rep3_sl12_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep3_sl12	melXsim_cyc14C_rep3_sl12_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep3_sl13	melXsim_cyc14C_rep3_sl13_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep3_sl13	melXsim_cyc14C_rep3_sl13_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep3_sl14	melXsim_cyc14C_rep3_sl14_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep3_sl14	melXsim_cyc14C_rep3_sl14_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep3_sl15	melXsim_cyc14C_rep3_sl15_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep3_sl15	melXsim_cyc14C_rep3_sl15_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep3_sl16	melXsim_cyc14C_rep3_sl16_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep3_sl16	melXsim_cyc14C_rep3_sl16_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep3_sl17	melXsim_cyc14C_rep3_sl17_alt	alt	FALSE	mel	3
melXsim_cyc14C_rep3_sl17	melXsim_cyc14C_rep3_sl17_ref	ref	TRUE	mel	3
melXsim_cyc14C_rep3_sl18	melXsim_cyc14C_rep3_sl18_alt	alt	FALSE	mel	4
melXsim_cyc14C_rep3_sl18	melXsim_cyc14C_rep3_sl18_ref	ref	TRUE	mel	4
melXsim_cyc14C_rep3_sl19	melXsim_cyc14C_rep3_sl19_alt	alt	FALSE	mel	4
melXsim_cyc14C_rep3_sl19	melXsim_cyc14C_rep3_sl19_ref	ref	TRUE	mel	4
melXsim_cyc14C_rep3_sl20	melXsim_cyc14C_rep3_sl20_alt	alt	FALSE	mel	4
melXsim_cyc14C_rep3_sl20	melXsim_cyc14C_rep3_sl20_ref	ref	TRUE	mel	4
melXsim_cyc14C_rep3_sl21	melXsim_cyc14C_rep3_sl21_alt	alt	FALSE	mel	4
melXsim_cyc14C_rep3_sl21	melXsim_cyc14C_rep3_sl21_ref	ref	TRUE	mel	4
melXsim_cyc14C_rep3_sl22	melXsim_cyc14C_rep3_sl22_alt	alt	FALSE	mel	4
melXsim_cyc14C_rep3_sl22	melXsim_cyc14C_rep3_sl22_ref	ref	TRUE	mel	4
melXsim_cyc14C_rep3_sl23	melXsim_cyc14C_rep3_sl23_alt	alt	FALSE	mel	5
melXsim_cyc14C_rep3_sl23	melXsim_cyc14C_rep3_sl23_ref	ref	TRUE	mel	5
melXsim_cyc14C_rep3_sl24	melXsim_cyc14C_rep3_sl24_alt	alt	FALSE	mel	5
melXsim_cyc14C_rep3_sl24	melXsim_cyc14C_rep3_sl24_ref	ref	TRUE	mel	5
melXsim_cyc14C_rep3_sl25	melXsim_cyc14C_rep3_sl25_alt	alt	FALSE	mel	5
melXsim_cyc14C_rep3_sl25	melXsim_cyc14C_rep3_sl25_ref	ref	TRUE	mel	5
melXsim_cyc14C_rep3_sl26	melXsim_cyc14C_rep3_sl26_alt	alt	FALSE	mel	5
melXsim_cyc14C_rep3_sl26	melXsim_cyc14C_rep3_sl26_ref	ref	TRUE	mel	5
melXsim_cyc14C_rep3_sl27	melXsim_cyc14C_rep3_sl27_alt	alt	FALSE	mel	5
melXsim_cyc14C_rep3_sl27	melXsim_cyc14C_rep3_sl27_ref	ref	TRUE	mel	5
simXmel_cyc14C_rep1_sl01	simXmel_cyc14C_rep1_sl01_alt	alt	TRUE	sim	1
simXmel_cyc14C_rep1_sl01	simXmel_cyc14C_rep1_sl01_ref	ref	FALSE	sim	1
simXmel_cyc14C_rep1_sl02	simXmel_cyc14C_rep1_sl02_alt	alt	TRUE	sim	1
simXmel_cyc14C_rep1_sl02	simXmel_cyc14C_rep1_sl02_ref	ref	FALSE	sim	1
simXmel_cyc14C_rep1_sl03	simXmel_cyc14C_rep1_sl03_alt	alt	TRUE	sim	1
simXmel_cyc14C_rep1_sl03	simXmel_cyc14C_rep1_sl03_ref	ref	FALSE	sim	1
simXmel_cyc14C_rep1_sl04	simXmel_cyc14C_rep1_sl04_alt	alt	TRUE	sim	1
simXmel_cyc14C_rep1_sl04	simXmel_cyc14C_rep1_sl04_ref	ref	FALSE	sim	1
simXmel_cyc14C_rep1_sl05	simXmel_cyc14C_rep1_sl05_alt	alt	TRUE	sim	1
simXmel_cyc14C_rep1_sl05	simXmel_cyc14C_rep1_sl05_ref	ref	FALSE	sim	1
simXmel_cyc14C_rep1_sl06	simXmel_cyc14C_rep1_sl06_alt	alt	TRUE	sim	2
simXmel_cyc14C_rep1_sl06	simXmel_cyc14C_rep1_sl06_ref	ref	FALSE	sim	2
simXmel_cyc14C_rep1_sl07	simXmel_cyc14C_rep1_sl07_alt	alt	TRUE	sim	2
simXmel_cyc14C_rep1_sl07	simXmel_cyc14C_rep1_sl07_ref	ref	FALSE	sim	2
simXmel_cyc14C_rep1_sl08	simXmel_cyc14C_rep1_sl08_alt	alt	TRUE	sim	2
simXmel_cyc14C_rep1_sl08	simXmel_cyc14C_rep1_sl08_ref	ref	FALSE	sim	2
simXmel_cyc14C_rep1_sl09	simXmel_cyc14C_rep1_sl09_alt	alt	TRUE	sim	2
simXmel_cyc14C_rep1_sl09	simXmel_cyc14C_rep1_sl09_ref	ref	FALSE	sim	2
simXmel_cyc14C_rep1_sl10	simXmel_cyc14C_rep1_sl10_alt	alt	TRUE	sim	2
simXmel_cyc14C_rep1_sl10	simXmel_cyc14C_rep1_sl10_ref	ref	FALSE	sim	2
simXmel_cyc14C_rep1_sl11	simXmel_cyc14C_rep1_sl11_alt	alt	TRUE	sim	3
simXmel_cyc14C_rep1_sl11	simXmel_cyc14C_rep1_sl11_ref	ref	FALSE	sim	3
simXmel_cyc14C_rep1_sl12	simXmel_cyc14C_rep1_sl12_alt	alt	TRUE	sim	3
simXmel_cyc14C_rep1_sl12	simXmel_cyc14C_rep1_sl12_ref	ref	FALSE	sim	3
simXmel_cyc14C_rep1_sl13	simXmel_cyc14C_rep1_sl13_alt	alt	TRUE	sim	3
simXmel_cyc14C_rep1_sl13	simXmel_cyc14C_rep1_sl13_ref	ref	FALSE	sim	3
simXmel_cyc14C_rep1_sl14	simXmel_cyc14C_rep1_sl14_alt	alt	TRUE	sim	3
simXmel_cyc14C_rep1_sl14	simXmel_cyc14C_rep1_sl14_ref	ref	FALSE	sim	3
simXmel_cyc14C_rep1_sl15	simXmel_cyc14C_rep1_sl15_alt	alt	TRUE	sim	3
simXmel_cyc14C_rep1_sl15	simXmel_cyc14C_rep1_sl15_ref	ref	FALSE	sim	3
simXmel_cyc14C_rep1_sl16	simXmel_cyc14C_rep1_sl16_alt	alt	TRUE	sim	4
simXmel_cyc14C_rep1_sl16	simXmel_cyc14C_rep1_sl16_ref	ref	FALSE	sim	4
simXmel_cyc14C_rep1_sl17	simXmel_cyc14C_rep1_sl17_alt	alt	TRUE	sim	4
simXmel_cyc14C_rep1_sl17	simXmel_cyc14C_rep1_sl17_ref	ref	FALSE	sim	4
simXmel_cyc14C_rep1_sl18	simXmel_cyc14C_rep1_sl18_alt	alt	TRUE	sim	4
simXmel_cyc14C_rep1_sl18	simXmel_cyc14C_rep1_sl18_ref	ref	FALSE	sim	4
simXmel_cyc14C_rep1_sl19	simXmel_cyc14C_rep1_sl19_alt	alt	TRUE	sim	4
simXmel_cyc14C_rep1_sl19	simXmel_cyc14C_rep1_sl19_ref	ref	FALSE	sim	4
simXmel_cyc14C_rep1_sl20	simXmel_cyc14C_rep1_sl20_alt	alt	TRUE	sim	4
simXmel_cyc14C_rep1_sl20	simXmel_cyc14C_rep1_sl20_ref	ref	FALSE	sim	4
simXmel_cyc14C_rep1_sl21	simXmel_cyc14C_rep1_sl21_alt	alt	TRUE	sim	5
simXmel_cyc14C_rep1_sl21	simXmel_cyc14C_rep1_sl21_ref	ref	FALSE	sim	5
simXmel_cyc14C_rep1_sl22	simXmel_cyc14C_rep1_sl22_alt	alt	TRUE	sim	5
simXmel_cyc14C_rep1_sl22	simXmel_cyc14C_rep1_sl22_ref	ref	FALSE	sim	5
simXmel_cyc14C_rep1_sl23	simXmel_cyc14C_rep1_sl23_alt	alt	TRUE	sim	5
simXmel_cyc14C_rep1_sl23	simXmel_cyc14C_rep1_sl23_ref	ref	FALSE	sim	5
simXmel_cyc14C_rep1_sl24	simXmel_cyc14C_rep1_sl24_alt	alt	TRUE	sim	5
simXmel_cyc14C_rep1_sl24	simXmel_cyc14C_rep1_sl24_ref	ref	FALSE	sim	5
simXmel_cyc14C_rep1_sl25	simXmel_cyc14C_rep1_sl25_alt	alt	TRUE	sim	5
simXmel_cyc14C_rep1_sl25	simXmel_cyc14C_rep1_sl25_ref	ref	FALSE	sim	5
simXmel_cyc14C_rep2_sl01	simXmel_cyc14C_rep2_sl01_alt	alt	TRUE	sim	1
simXmel_cyc14C_rep2_sl01	simXmel_cyc14C_rep2_sl01_ref	ref	FALSE	sim	1
simXmel_cyc14C_rep2_sl02	simXmel_cyc14C_rep2_sl02_alt	alt	TRUE	sim	1
simXmel_cyc14C_rep2_sl02	simXmel_cyc14C_rep2_sl02_ref	ref	FALSE	sim	1
simXmel_cyc14C_rep2_sl03	simXmel_cyc14C_rep2_sl03_alt	alt	TRUE	sim	1
simXmel_cyc14C_rep2_sl03	simXmel_cyc14C_rep2_sl03_ref	ref	FALSE	sim	1
simXmel_cyc14C_rep2_sl04	simXmel_cyc14C_rep2_sl04_alt	alt	TRUE	sim	1
simXmel_cyc14C_rep2_sl04	simXmel_cyc14C_rep2_sl04_ref	ref	FALSE	sim	1
simXmel_cyc14C_rep2_sl05	simXmel_cyc14C_rep2_sl05_alt	alt	TRUE	sim	1
simXmel_cyc14C_rep2_sl05	simXmel_cyc14C_rep2_sl05_ref	ref	FALSE	sim	1
simXmel_cyc14C_rep2_sl06	simXmel_cyc14C_rep2_sl06_alt	alt	TRUE	sim	2
simXmel_cyc14C_rep2_sl06	simXmel_cyc14C_rep2_sl06_ref	ref	FALSE	sim	2
simXmel_cyc14C_rep2_sl07	simXmel_cyc14C_rep2_sl07_alt	alt	TRUE	sim	2
simXmel_cyc14C_rep2_sl07	simXmel_cyc14C_rep2_sl07_ref	ref	FALSE	sim	2
simXmel_cyc14C_rep2_sl08	simXmel_cyc14C_rep2_sl08_alt	alt	TRUE	sim	2
simXmel_cyc14C_rep2_sl08	simXmel_cyc14C_rep2_sl08_ref	ref	FALSE	sim	2
simXmel_cyc14C_rep2_sl09	simXmel_cyc14C_rep2_sl09_alt	alt	TRUE	sim	2
simXmel_cyc14C_rep2_sl09	simXmel_cyc14C_rep2_sl09_ref	ref	FALSE	sim	2
simXmel_cyc14C_rep2_sl10	simXmel_cyc14C_rep2_sl10_alt	alt	TRUE	sim	2
simXmel_cyc14C_rep2_sl10	simXmel_cyc14C_rep2_sl10_ref	ref	FALSE	sim	2
simXmel_cyc14C_rep2_sl11	simXmel_cyc14C_rep2_sl11_alt	alt	TRUE	sim	2
simXmel_cyc14C_rep2_sl11	simXmel_cyc14C_rep2_sl11_ref	ref	FALSE	sim	2
simXmel_cyc14C_rep2_sl12	simXmel_cyc14C_rep2_sl12_alt	alt	TRUE	sim	3
simXmel_cyc14C_rep2_sl12	simXmel_cyc14C_rep2_sl12_ref	ref	FALSE	sim	3
simXmel_cyc14C_rep2_sl13	simXmel_cyc14C_rep2_sl13_alt	alt	TRUE	sim	3
simXmel_cyc14C_rep2_sl13	simXmel_cyc14C_rep2_sl13_ref	ref	FALSE	sim	3
simXmel_cyc14C_rep2_sl14	simXmel_cyc14C_rep2_sl14_alt	alt	TRUE	sim	3
simXmel_cyc14C_rep2_sl14	simXmel_cyc14C_rep2_sl14_ref	ref	FALSE	sim	3
simXmel_cyc14C_rep2_sl15	simXmel_cyc14C_rep2_sl15_alt	alt	TRUE	sim	3
simXmel_cyc14C_rep2_sl15	simXmel_cyc14C_rep2_sl15_ref	ref	FALSE	sim	3
simXmel_cyc14C_rep2_sl16	simXmel_cyc14C_rep2_sl16_alt	alt	TRUE	sim	3
simXmel_cyc14C_rep2_sl16	simXmel_cyc14C_rep2_sl16_ref	ref	FALSE	sim	3
simXmel_cyc14C_rep2_sl17	simXmel_cyc14C_rep2_sl17_alt	alt	TRUE	sim	4
simXmel_cyc14C_rep2_sl17	simXmel_cyc14C_rep2_sl17_ref	ref	FALSE	sim	4
simXmel_cyc14C_rep2_sl18	simXmel_cyc14C_rep2_sl18_alt	alt	TRUE	sim	4
simXmel_cyc14C_rep2_sl18	simXmel_cyc14C_rep2_sl18_ref	ref	FALSE	sim	4
simXmel_cyc14C_rep2_sl19	simXmel_cyc14C_rep2_sl19_alt	alt	TRUE	sim	4
simXmel_cyc14C_rep2_sl19	simXmel_cyc14C_rep2_sl19_ref	ref	FALSE	sim	4
simXmel_cyc14C_rep2_sl20	simXmel_cyc14C_rep2_sl20_alt	alt	TRUE	sim	4
simXmel_cyc14C_rep2_sl20	simXmel_cyc14C_rep2_sl20_ref	ref	FALSE	sim	4
simXmel_cyc14C_rep2_sl21	simXmel_cyc14C_rep2_sl21_alt	alt	TRUE	sim	4
simXmel_cyc14C_rep2_sl21	simXmel_cyc14C_rep2_sl21_ref	ref	FALSE	sim	4
simXmel_cyc14C_rep2_sl22	simXmel_cyc14C_rep2_sl22_alt	alt	TRUE	sim	4
simXmel_cyc14C_rep2_sl22	simXmel_cyc14C_rep2_sl22_ref	ref	FALSE	sim	4
simXmel_cyc14C_rep2_sl23	simXmel_cyc14C_rep2_sl23_alt	alt	TRUE	sim	5
simXmel_cyc14C_rep2_sl23	simXmel_cyc14C_rep2_sl23_ref	ref	FALSE	sim	5
simXmel_cyc14C_rep2_sl24	simXmel_cyc14C_rep2_sl24_alt	alt	TRUE	sim	5
simXmel_cyc14C_rep2_sl24	simXmel_cyc14C_rep2_sl24_ref	ref	FALSE	sim	5
simXmel_cyc14C_rep2_sl25	simXmel_cyc14C_rep2_sl25_alt	alt	TRUE	sim	5
simXmel_cyc14C_rep2_sl25	simXmel_cyc14C_rep2_sl25_ref	ref	FALSE	sim	5
simXmel_cyc14C_rep2_sl26	simXmel_cyc14C_rep2_sl26_alt	alt	TRUE	sim	5
simXmel_cyc14C_rep2_sl26	simXmel_cyc14C_rep2_sl26_ref	ref	FALSE	sim	5
simXmel_cyc14C_rep2_sl27	simXmel_cyc14C_rep2_sl27_alt	alt	TRUE	sim	5
simXmel_cyc14C_rep2_sl27	simXmel_cyc14C_rep2_sl27_ref	ref	FALSE	sim	5
