# This file provides name mapping information for all objects
# on the schematic design.  It provides a mapping for each
# object between its name on the schematic and its name in the netlist.
version 1.0

Globals
   ground GROUND
End Globals

Cell NMOS
   Pin D D
   Pin G G
   Pin S S
   Pin B B
End Cell

Cell PMOS
   Pin D D
   Pin G G
   Pin S S
   Pin B B
End Cell

Cell IDEAL_CAPACITOR
   Pin POS POS
   Pin NEG NEG
End Cell

Cell #top#
   Pin Cout COUT
   Pin S S
   Pin A A
   Pin B B
   Pin Cin CIN
   Pin Vdd VDD
   Net N$183 N$183
   Net N$182 N$182
   Net N$185 N$185
   Net N$131 N$131
   Net N$132 N$132
   Net N$125 N$125
   Net N$106 N$106
   Net N$161 N$161
   Net N$37 N$37
   Net N$26 N$26
   Net N$156 N$156
   Net N$121 N$121
   Net A A
   Net B B
   Net Cin CIN
   Net Vdd VDD
   Net Cout COUT
   Net S S
   Global ground GROUND
   Inst M23 M23 NMOS
   Inst M22 M22 NMOS
   Inst M27 M27 NMOS
   Inst M25 M25 NMOS
   Inst M12 M12 PMOS
   Inst M26 M26 NMOS
   Inst M20 M20 PMOS
   Inst C2 C2 IDEAL_CAPACITOR
   Inst C1 C1 IDEAL_CAPACITOR
   Inst M19 M19 NMOS
   Inst M18 M18 PMOS
   Inst M17 M17 NMOS
   Inst M16 M16 NMOS
   Inst M15 M15 NMOS
   Inst M14 M14 NMOS
   Inst M13 M13 PMOS
   Inst M11 M11 PMOS
   Inst M10 M10 PMOS
   Inst M9 M9 PMOS
   Inst M8 M8 PMOS
   Inst M7 M7 PMOS
   Inst M6 M6 PMOS
   Inst M5 M5 PMOS
   Inst M4 M4 PMOS
   Inst M21 M21 NMOS
   Inst M29 M29 NMOS
   Inst M3 M3 PMOS
   Inst M2 M2 PMOS
   Inst M1 M1 NMOS
   Inst M28 M28 NMOS
End Cell

