; This source code in this file is licensed to You by Castle Technology
; Limited ("Castle") and its licensors on contractual terms and conditions
; ("Licence") which entitle you freely to modify and/or to distribute this
; source code subject to Your compliance with the terms of the Licence.
;
; This source code has been made available to You without any warranties
; whatsoever. Consequently, Your use, modification and distribution of this
; source code is entirely at Your own risk and neither Castle, its licensors
; nor any other person who has contributed to this source code shall be
; liable to You for any loss or damage which You may suffer as a result of
; Your use, modification or distribution of this source code.
;
; Full details of Your rights and obligations are set out in the Licence.
; You should have received a copy of the Licence with this source code file.
; If You have not received a copy, the text of the Licence is available
; online at www.castle-technology.co.uk/riscosbaselicence.htm
;

        [       :LNOT: :DEF: __HAL_ENET_HDR__
        GBLL    __HAL_ENET_HDR__

;Phy ID register values
PhyAR8031       *       &D074         ; as fitted to rev B and C boards
PhyAR8035       *       &D072         ; as fitted to rev D boards

;ENET memory usage
; the device as we use it
                ^       0, a1
; public bit
ENETDevice      #       HALDevice_ENET_Size
; our private bits

ENETDeviceEnd   #       0

ENETDeviceSize  *       (ENETDeviceEnd-ENETDevice)

        ] ; __HAL_ENET_HDR__

        END
