==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [SYN-201] Setting up clock 'default' with an uncertainty of 6ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
==============================================================
File generated on Sun Nov 10 14:22:53 CST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'IP_2018_v2/solution1/StreamTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'IP_2018_v2/solution1/Stream.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: IP_2018_v2/solution1/Stream.cpp:29:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file IP_2018_v2/solution1/Stream.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 442.004 ; gain = 0.137 ; free physical = 3303 ; free virtual = 10998
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 442.004 ; gain = 0.137 ; free physical = 3303 ; free virtual = 10998
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 569.867 ; gain = 128.000 ; free physical = 3277 ; free virtual = 10982
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 570.453 ; gain = 128.586 ; free physical = 3272 ; free virtual = 10978
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ROW_LOOP' (IP_2018_v2/solution1/Stream.cpp:29) in function 'Simulate_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'READ_V_LOOP' (IP_2018_v2/solution1/Stream.cpp:39) in function 'Simulate_HW' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CALCULATE_LOOP_1' (IP_2018_v2/solution1/Stream.cpp:49) in function 'Simulate_HW' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CALCULATE_LOOP_2' (IP_2018_v2/solution1/Stream.cpp:52) in function 'Simulate_HW' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'F_acc'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V_acc'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'Simulate_HW', detected/extracted 1 process function(s): 
	 'Loop_ROW_LOOP_proc25'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (IP_2018_v2/solution1/Stream.cpp:53:5) to (IP_2018_v2/solution1/Stream.cpp:71:2) in function 'Loop_ROW_LOOP_proc25'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 570.453 ; gain = 128.586 ; free physical = 3239 ; free virtual = 10946
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 570.453 ; gain = 128.586 ; free physical = 3252 ; free virtual = 10943
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Simulate_HW' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_ROW_LOOP_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROW_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 72, Final II = 72, Depth = 219.
INFO: [SCHED 204-61] Pipelining loop 'I_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.01 seconds; current allocated memory: 112.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.57 seconds; current allocated memory: 125.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Simulate_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.64 seconds; current allocated memory: 126.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 126.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_ROW_LOOP_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'blockNumber' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'F_acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'V_acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'F_acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'V_acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'F_acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'V_acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'F_acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'V_acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'F_acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'V_acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'F_acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'V_acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'F_acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'V_acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'F_acc_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'V_acc_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vertical' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'Simulate_HW_dadd_64ns_64ns_64_16_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Simulate_HW_dmul_64ns_64ns_64_17_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Simulate_HW_faddfsub_32ns_32ns_32_10_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Simulate_HW_fexp_32ns_32ns_32_31_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Simulate_HW_fmul_32ns_32ns_32_7_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Simulate_HW_fpext_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Simulate_HW_fptrunc_64ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Simulate_HW_mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_ROW_LOOP_proc25'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 138.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Simulate_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Simulate_HW/input_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Simulate_HW/input_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Simulate_HW/output_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Simulate_HW/output_V_last_V' to 'axis' (register, both mode).
