# RISC-V-CPU-Core
A single cycle MIPS RISC-V CPU Core using Verilog

## Abstract
RISC-V is an open source Instruction Set Architecture (ISA). In this project I have implemented a 32-bit, RISC-V ISA based processor in verilog and verified execution of 12 out of 47 instructions in RISC-V ISA. The sub-modules that are used and their interaction with each other are shown in the following picture.

![image](https://user-images.githubusercontent.com/92263062/187923088-dd869f01-96b9-487c-8efa-2fe1e3105941.png)

## Final datapath in Xilinx Vivado

![image](https://user-images.githubusercontent.com/92263062/187929152-0fbb3561-bdcf-4bd4-bd38-4d74bae0517b.png)

## Output waveforms in Xilinx Vivado

![image](https://user-images.githubusercontent.com/92263062/187931710-64d40f78-a37f-434d-8cfc-478090433c2f.png)

![image](https://user-images.githubusercontent.com/92263062/187931840-99db71bf-5e2d-41e4-8063-a1f870ef9b43.png)

## Synthesized design of the processor in Xilinx Vivado

![image](https://user-images.githubusercontent.com/92263062/187929419-9b8890bc-33dd-4afd-aaff-c085867ae751.png)

![image](https://user-images.githubusercontent.com/92263062/187929891-afec8364-39f8-4152-aa25-02c54ba0a0df.png)

![image](https://user-images.githubusercontent.com/92263062/187930258-147874d5-c6ea-4a83-95bf-738b783b155c.png)

![image](https://user-images.githubusercontent.com/92263062/187929667-4d2b37e0-7df4-4778-9be6-9ef71bd55cff.png)
