{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537303471300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537303471301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 18 17:44:31 2018 " "Processing started: Tue Sep 18 17:44:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537303471301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537303471301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TB_SMRAM -c TB_SMRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off TB_SMRAM -c TB_SMRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537303471301 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1537303471626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gauer/enc/vhdl/trabalhomemoria/ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gauer/enc/vhdl/trabalhomemoria/ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-behavioral " "Found design unit 1: single_port_ram-behavioral" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/RAM/RAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537303472043 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/RAM/RAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537303472043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537303472043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gauer/enc/vhdl/trabalhomemoria/sm/sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gauer/enc/vhdl/trabalhomemoria/sm/sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM-behavioral " "Found design unit 1: SM-behavioral" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537303472046 ""} { "Info" "ISGN_ENTITY_NAME" "1 SM " "Found entity 1: SM" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537303472046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537303472046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_smram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_smram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_SMRAM-behavioral " "Found design unit 1: TB_SMRAM-behavioral" {  } { { "TB_SMRAM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/TB_SMRAM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537303472048 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_SMRAM " "Found entity 1: TB_SMRAM" {  } { { "TB_SMRAM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/TB_SMRAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537303472048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537303472048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SM " "Elaborating entity \"SM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1537303472081 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state SM.vhd(59) " "VHDL Process Statement warning at SM.vhd(59): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537303472082 "|SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_addr SM.vhd(70) " "VHDL Process Statement warning at SM.vhd(70): signal \"w_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537303472082 "|SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_addr SM.vhd(76) " "VHDL Process Statement warning at SM.vhd(76): signal \"w_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537303472082 "|SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_addr SM.vhd(57) " "VHDL Process Statement warning at SM.vhd(57): inferring latch(es) for signal or variable \"w_addr\", which holds its previous value in one or more paths through the process" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1537303472082 "|SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state SM.vhd(57) " "VHDL Process Statement warning at SM.vhd(57): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1537303472082 "|SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_we SM.vhd(57) " "VHDL Process Statement warning at SM.vhd(57): inferring latch(es) for signal or variable \"w_we\", which holds its previous value in one or more paths through the process" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1537303472082 "|SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_outram SM.vhd(94) " "VHDL Process Statement warning at SM.vhd(94): signal \"w_outram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537303472082 "|SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_outram SM.vhd(96) " "VHDL Process Statement warning at SM.vhd(96): signal \"w_outram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537303472082 "|SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_outram SM.vhd(98) " "VHDL Process Statement warning at SM.vhd(98): signal \"w_outram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537303472082 "|SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_outram SM.vhd(100) " "VHDL Process Statement warning at SM.vhd(100): signal \"w_outram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537303472083 "|SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_outram SM.vhd(102) " "VHDL Process Statement warning at SM.vhd(102): signal \"w_outram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537303472083 "|SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_outram SM.vhd(104) " "VHDL Process Statement warning at SM.vhd(104): signal \"w_outram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537303472083 "|SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_outram SM.vhd(106) " "VHDL Process Statement warning at SM.vhd(106): signal \"w_outram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537303472083 "|SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_outram SM.vhd(108) " "VHDL Process Statement warning at SM.vhd(108): signal \"w_outram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537303472083 "|SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_outram SM.vhd(110) " "VHDL Process Statement warning at SM.vhd(110): signal \"w_outram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537303472083 "|SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_outram SM.vhd(112) " "VHDL Process Statement warning at SM.vhd(112): signal \"w_outram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537303472083 "|SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_7seg SM.vhd(92) " "VHDL Process Statement warning at SM.vhd(92): inferring latch(es) for signal or variable \"o_7seg\", which holds its previous value in one or more paths through the process" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1537303472083 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_7seg\[0\] SM.vhd(92) " "Inferred latch for \"o_7seg\[0\]\" at SM.vhd(92)" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537303472083 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_7seg\[1\] SM.vhd(92) " "Inferred latch for \"o_7seg\[1\]\" at SM.vhd(92)" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537303472083 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_7seg\[2\] SM.vhd(92) " "Inferred latch for \"o_7seg\[2\]\" at SM.vhd(92)" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537303472083 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_7seg\[3\] SM.vhd(92) " "Inferred latch for \"o_7seg\[3\]\" at SM.vhd(92)" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537303472083 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_7seg\[4\] SM.vhd(92) " "Inferred latch for \"o_7seg\[4\]\" at SM.vhd(92)" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537303472083 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_7seg\[5\] SM.vhd(92) " "Inferred latch for \"o_7seg\[5\]\" at SM.vhd(92)" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537303472083 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_7seg\[6\] SM.vhd(92) " "Inferred latch for \"o_7seg\[6\]\" at SM.vhd(92)" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537303472083 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_7seg\[7\] SM.vhd(92) " "Inferred latch for \"o_7seg\[7\]\" at SM.vhd(92)" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537303472083 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_we SM.vhd(57) " "Inferred latch for \"w_we\" at SM.vhd(57)" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537303472083 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.st_dec SM.vhd(57) " "Inferred latch for \"state.st_dec\" at SM.vhd(57)" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537303472084 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.st_inc SM.vhd(57) " "Inferred latch for \"state.st_inc\" at SM.vhd(57)" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537303472084 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.st_idle SM.vhd(57) " "Inferred latch for \"state.st_idle\" at SM.vhd(57)" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537303472084 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_addr\[0\] SM.vhd(57) " "Inferred latch for \"w_addr\[0\]\" at SM.vhd(57)" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537303472084 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_addr\[1\] SM.vhd(57) " "Inferred latch for \"w_addr\[1\]\" at SM.vhd(57)" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537303472084 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_addr\[2\] SM.vhd(57) " "Inferred latch for \"w_addr\[2\]\" at SM.vhd(57)" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537303472084 "|SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_addr\[3\] SM.vhd(57) " "Inferred latch for \"w_addr\[3\]\" at SM.vhd(57)" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537303472084 "|SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram single_port_ram:MM0 " "Elaborating entity \"single_port_ram\" for hierarchy \"single_port_ram:MM0\"" {  } { { "../SM/SM.vhd" "MM0" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537303472085 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_addr RAM.vhd(42) " "VHDL Process Statement warning at RAM.vhd(42): signal \"i_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/RAM/RAM.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1537303472086 "|SM|single_port_ram:MM0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "single_port_ram:MM0\|ram " "RAM logic \"single_port_ram:MM0\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../RAM/RAM.vhd" "ram" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/RAM/RAM.vhd" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1537303472268 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1537303472268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_addr\[1\] " "Latch w_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_btn_dec " "Ports D and ENA on the latch are fed by the same signal i_btn_dec" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537303472593 ""}  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537303472593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_addr\[0\] " "Latch w_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_btn_dec " "Ports D and ENA on the latch are fed by the same signal i_btn_dec" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537303472593 ""}  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537303472593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_we " "Latch w_we has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_btn_dec " "Ports D and ENA on the latch are fed by the same signal i_btn_dec" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537303472593 ""}  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537303472593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.st_idle_406 " "Latch state.st_idle_406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.st_idle_406 " "Ports D and ENA on the latch are fed by the same signal state.st_idle_406" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537303472594 ""}  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537303472594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_addr\[2\] " "Latch w_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_btn_dec " "Ports D and ENA on the latch are fed by the same signal i_btn_dec" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537303472594 ""}  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537303472594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_addr\[3\] " "Latch w_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_btn_dec " "Ports D and ENA on the latch are fed by the same signal i_btn_dec" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537303472594 ""}  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537303472594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.st_dec_376 " "Latch state.st_dec_376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.st_idle_406 " "Ports D and ENA on the latch are fed by the same signal state.st_idle_406" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537303472594 ""}  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537303472594 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_7seg\[7\] VCC " "Pin \"o_7seg\[7\]\" is stuck at VCC" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1537303472620 "|SM|o_7seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1537303472620 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1537303472729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1537303472928 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537303472928 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1537303472958 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1537303472958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1537303472958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1537303472958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537303472974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 18 17:44:32 2018 " "Processing ended: Tue Sep 18 17:44:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537303472974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537303472974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537303472974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537303472974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537303474531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537303474531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 18 17:44:34 2018 " "Processing started: Tue Sep 18 17:44:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537303474531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1537303474531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TB_SMRAM -c TB_SMRAM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TB_SMRAM -c TB_SMRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1537303474531 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1537303474612 ""}
{ "Info" "0" "" "Project  = TB_SMRAM" {  } {  } 0 0 "Project  = TB_SMRAM" 0 0 "Fitter" 0 0 1537303474613 ""}
{ "Info" "0" "" "Revision = TB_SMRAM" {  } {  } 0 0 "Revision = TB_SMRAM" 0 0 "Fitter" 0 0 1537303474613 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1537303474666 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TB_SMRAM EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"TB_SMRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1537303474670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1537303474725 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1537303474726 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1537303474726 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1537303474789 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1537303474800 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1537303475025 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1537303475025 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1537303475025 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1537303475025 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1537303475027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1537303475027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1537303475027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1537303475027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1537303475027 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1537303475027 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1537303475028 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_7seg\[0\] " "Pin o_7seg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_7seg[0] } } } { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_7seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537303475844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_7seg\[1\] " "Pin o_7seg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_7seg[1] } } } { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_7seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537303475844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_7seg\[2\] " "Pin o_7seg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_7seg[2] } } } { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_7seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537303475844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_7seg\[3\] " "Pin o_7seg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_7seg[3] } } } { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_7seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537303475844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_7seg\[4\] " "Pin o_7seg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_7seg[4] } } } { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_7seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537303475844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_7seg\[5\] " "Pin o_7seg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_7seg[5] } } } { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_7seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537303475844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_7seg\[6\] " "Pin o_7seg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_7seg[6] } } } { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_7seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537303475844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_7seg\[7\] " "Pin o_7seg\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_7seg[7] } } } { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_7seg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537303475844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_btn_dec " "Pin i_btn_dec not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_btn_dec } } } { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_btn_dec } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537303475844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_btn_inc " "Pin i_btn_inc not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_btn_inc } } } { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_btn_inc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537303475844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_btn_rst " "Pin i_btn_rst not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_btn_rst } } } { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_btn_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537303475844 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1537303475844 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1537303475959 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TB_SMRAM.sdc " "Synopsys Design Constraints File file not found: 'TB_SMRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1537303475960 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1537303475960 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1537303475962 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1537303475962 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1537303475963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w_we  " "Automatically promoted node w_we " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1537303475969 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_we " "Destination node w_we" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 27 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_we } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1537303475969 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1537303475969 ""}  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 27 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_we } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1537303475969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w_addr\[0\]~0  " "Automatically promoted node w_addr\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1537303475969 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector1~1 " "Destination node Selector1~1" {  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 59 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1537303475969 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1537303475969 ""}  } { { "../SM/SM.vhd" "" { Text "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/SM/SM.vhd" 57 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1537303475969 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1537303476097 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1537303476097 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1537303476097 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1537303476098 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1537303476098 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1537303476098 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1537303476098 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1537303476099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1537303476099 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1537303476099 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1537303476099 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 2.5V 3 8 0 " "Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 3 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1537303476101 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1537303476101 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1537303476101 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1537303476102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1537303476102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1537303476102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1537303476102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1537303476102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1537303476102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1537303476102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1537303476102 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1537303476102 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1537303476102 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537303476118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1537303476962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537303477028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1537303477035 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1537303477510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537303477511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1537303477647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y0 X30_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9" {  } { { "loc" "" { Generic "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} 21 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1537303478183 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1537303478183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537303478734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1537303478735 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1537303478735 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1537303478745 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1537303478780 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1537303479024 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1537303479051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1537303479140 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537303479649 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/output_files/TB_SMRAM.fit.smsg " "Generated suppressed messages file C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/output_files/TB_SMRAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1537303480482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4981 " "Peak virtual memory: 4981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537303480666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 18 17:44:40 2018 " "Processing ended: Tue Sep 18 17:44:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537303480666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537303480666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537303480666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1537303480666 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1537303482096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537303482096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 18 17:44:41 2018 " "Processing started: Tue Sep 18 17:44:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537303482096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1537303482096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TB_SMRAM -c TB_SMRAM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TB_SMRAM -c TB_SMRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1537303482096 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1537303482830 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1537303482851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537303483146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 18 17:44:43 2018 " "Processing ended: Tue Sep 18 17:44:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537303483146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537303483146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537303483146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1537303483146 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1537303483740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1537303484693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537303484694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 18 17:44:44 2018 " "Processing started: Tue Sep 18 17:44:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537303484694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537303484694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TB_SMRAM -c TB_SMRAM " "Command: quartus_sta TB_SMRAM -c TB_SMRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537303484694 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1537303484778 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1537303484927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1537303484927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1537303484978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1537303484978 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1537303485087 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TB_SMRAM.sdc " "Synopsys Design Constraints File file not found: 'TB_SMRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1537303485120 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1537303485120 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_btn_dec i_btn_dec " "create_clock -period 1.000 -name i_btn_dec i_btn_dec" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485121 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name w_we w_we " "create_clock -period 1.000 -name w_we w_we" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485121 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485121 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1537303485226 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485227 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1537303485228 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1537303485234 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1537303485242 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1537303485242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.732 " "Worst-case setup slack is -2.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.732             -41.748 w_we  " "   -2.732             -41.748 w_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.271             -10.744 i_btn_dec  " "   -2.271             -10.744 i_btn_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537303485243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.364 " "Worst-case hold slack is -1.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.364              -6.235 i_btn_dec  " "   -1.364              -6.235 i_btn_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.672               0.000 w_we  " "    1.672               0.000 w_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537303485245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1537303485247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1537303485248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_btn_dec  " "   -3.000              -3.000 i_btn_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 w_we  " "   -1.000             -16.000 w_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537303485250 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1537303485279 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1537303485301 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1537303485656 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485680 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1537303485684 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1537303485684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.383 " "Worst-case setup slack is -2.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.383             -36.384 w_we  " "   -2.383             -36.384 w_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.915              -8.985 i_btn_dec  " "   -1.915              -8.985 i_btn_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537303485686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.163 " "Worst-case hold slack is -1.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.163              -5.322 i_btn_dec  " "   -1.163              -5.322 i_btn_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.524               0.000 w_we  " "    1.524               0.000 w_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537303485688 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1537303485691 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1537303485693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_btn_dec  " "   -3.000              -3.000 i_btn_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 w_we  " "   -1.000             -16.000 w_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537303485695 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1537303485731 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485800 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1537303485801 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1537303485801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.135 " "Worst-case setup slack is -1.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.135             -16.932 w_we  " "   -1.135             -16.932 w_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.961              -4.568 i_btn_dec  " "   -0.961              -4.568 i_btn_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537303485804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.840 " "Worst-case hold slack is -0.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.840              -3.878 i_btn_dec  " "   -0.840              -3.878 i_btn_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.952               0.000 w_we  " "    0.952               0.000 w_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537303485808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1537303485811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1537303485813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.121 i_btn_dec  " "   -3.000              -3.121 i_btn_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 w_we  " "   -1.000             -16.000 w_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537303485816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537303485816 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1537303485968 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1537303485968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537303486016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 18 17:44:46 2018 " "Processing ended: Tue Sep 18 17:44:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537303486016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537303486016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537303486016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537303486016 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537303487447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537303487447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 18 17:44:47 2018 " "Processing started: Tue Sep 18 17:44:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537303487447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537303487447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TB_SMRAM -c TB_SMRAM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TB_SMRAM -c TB_SMRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537303487448 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TB_SMRAM_6_1200mv_85c_slow.vho C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/simulation/modelsim/ simulation " "Generated file TB_SMRAM_6_1200mv_85c_slow.vho in folder \"C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537303487812 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TB_SMRAM_6_1200mv_0c_slow.vho C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/simulation/modelsim/ simulation " "Generated file TB_SMRAM_6_1200mv_0c_slow.vho in folder \"C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537303487836 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TB_SMRAM_min_1200mv_0c_fast.vho C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/simulation/modelsim/ simulation " "Generated file TB_SMRAM_min_1200mv_0c_fast.vho in folder \"C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537303487861 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TB_SMRAM.vho C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/simulation/modelsim/ simulation " "Generated file TB_SMRAM.vho in folder \"C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537303487885 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TB_SMRAM_6_1200mv_85c_vhd_slow.sdo C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/simulation/modelsim/ simulation " "Generated file TB_SMRAM_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537303487906 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TB_SMRAM_6_1200mv_0c_vhd_slow.sdo C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/simulation/modelsim/ simulation " "Generated file TB_SMRAM_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537303487928 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TB_SMRAM_min_1200mv_0c_vhd_fast.sdo C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/simulation/modelsim/ simulation " "Generated file TB_SMRAM_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537303487949 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TB_SMRAM_vhd.sdo C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/simulation/modelsim/ simulation " "Generated file TB_SMRAM_vhd.sdo in folder \"C:/Users/Gauer/ENC/VHDL/trabalhomemoria/TB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537303487970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537303488002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 18 17:44:48 2018 " "Processing ended: Tue Sep 18 17:44:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537303488002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537303488002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537303488002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537303488002 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus II Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537303488609 ""}
