// Generated by CIRCT unknown git version

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module PTW(	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  output        io_requestor_0_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_requestor_0_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_requestor_0_req_bits_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [26:0] io_requestor_0_req_bits_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_ae_final,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [43:0] io_requestor_0_resp_bits_pte_ppn,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pte_d,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pte_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pte_g,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pte_u,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pte_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pte_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pte_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pte_v,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_resp_bits_level,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_homogeneous,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [3:0]  io_requestor_0_ptbr_mode,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_status_dprv,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_status_mxr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_status_sum,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_requestor_1_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [26:0] io_requestor_1_req_bits_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_requestor_1_req_bits_bits_need_gpa,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_ae_ptw,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_ae_final,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pf,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_gf,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_hr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_hw,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_hx,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [43:0] io_requestor_1_resp_bits_pte_ppn,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pte_d,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pte_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pte_g,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pte_u,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pte_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pte_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pte_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pte_v,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_resp_bits_level,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_homogeneous,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [3:0]  io_requestor_1_ptbr_mode,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_status_prv,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_mem_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_mem_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [39:0] io_mem_req_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_mem_s1_kill,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_mem_s2_nack,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_mem_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [63:0] io_mem_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_mem_s2_xcpt_ae_ld,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [3:0]  io_dpath_ptbr_mode,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [43:0] io_dpath_ptbr_ppn,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_sfence_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_sfence_bits_rs1,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_sfence_bits_rs2,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [38:0] io_dpath_sfence_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_status_dprv,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_status_prv,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_status_mxr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_status_sum,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_7_mask	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
);

  wire [8:0]      _s1_rdata_T;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:472:54]
  wire            readEnable;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:467:31]
  wire            writeEnable;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:433:21]
  wire [8:0]      writeAddr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  reg             l2_refill;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:398:26]
  wire [43:0]     _r_pte_barrier_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire            _r_pte_barrier_io_y_d;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire            _r_pte_barrier_io_y_a;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire            _r_pte_barrier_io_y_g;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire            _r_pte_barrier_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire            _r_pte_barrier_io_y_x;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire            _r_pte_barrier_io_y_w;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire            _r_pte_barrier_io_y_r;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire            _r_pte_barrier_io_y_v;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [2:0]      _state_barrier_io_y;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [44:0]     _l2_tlb_ram_0_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire            _arb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
  wire            _arb_io_out_bits_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
  wire [26:0]     _arb_io_out_bits_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
  wire            _arb_io_out_bits_bits_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
  wire [1:0]      _arb_io_chosen;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
  reg  [2:0]      state;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22]
  wire            _arb_io_out_ready_T = state == 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:30]
  wire            arb_io_out_ready = _arb_io_out_ready_T & ~l2_refill;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:240:{30,43,46}, :398:26]
  reg             resp_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:242:27]
  reg             resp_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:242:27]
  reg             invalidated;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:251:24]
  reg  [1:0]      count;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18]
  reg             resp_ae_ptw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:260:24]
  reg             resp_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:261:26]
  reg             resp_pf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:262:20]
  reg             resp_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:263:20]
  reg             resp_hr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:264:20]
  reg             resp_hw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:265:20]
  reg             resp_hx;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:266:20]
  reg  [26:0]     r_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18]
  reg             r_req_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18]
  reg  [1:0]      r_req_dest;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:272:23]
  reg  [43:0]     r_pte_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg             r_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg             r_pte_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg             r_pte_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg             r_pte_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg             r_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg             r_pte_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg             r_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg             r_pte_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg             stage2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:282:19]
  reg             mem_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:292:31]
  reg  [63:0]     mem_resp_data;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:30]
  wire            pte_v = ~((mem_resp_data[1] | mem_resp_data[2] | mem_resp_data[3]) & (~(count[1]) & (|(mem_resp_data[18:10])) | count == 2'h0 & (|(mem_resp_data[27:19])))) & mem_resp_data[0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :293:30, :304:37, :305:26, :307:{17,26,36}, :310:{21,28,38,97,106,114}]
  wire            _resp_ae_ptw_T_14 = mem_resp_data[63:54] == 10'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:92, :293:30, :304:37]
  wire            traverse = pte_v & ~(mem_resp_data[1]) & ~(mem_resp_data[2]) & ~(mem_resp_data[3]) & ~(mem_resp_data[7]) & ~(mem_resp_data[6]) & ~(mem_resp_data[4]) & _resp_ae_ptw_T_14 & ~(|(mem_resp_data[53:30])) & ~(count[1]);	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:{33,36,39,42,45,48,51,54,57,60,63,66,69,92}, :259:18, :293:30, :304:37, :305:26, :307:36, :310:{21,106,114}, :313:{76,88}, :317:{30,33,64,73}]
  wire            _leaf_T_5 = count == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, generators/rocket-chip/src/main/scala/util/package.scala:39:86]
  wire            _leaf_T_8 = count == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, generators/rocket-chip/src/main/scala/util/package.scala:39:86]
  wire            _GEN = (&count) | _leaf_T_8;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire [8:0]      pte_addr_vpn_idx = _GEN ? r_req_addr[8:0] : _leaf_T_5 ? r_req_addr[17:9] : r_req_addr[26:18];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18, :322:{12,48}, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  reg  [6:0]      state_reg;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
  reg  [7:0]      valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:352:24]
  reg  [31:0]     tags_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19]
  reg  [31:0]     tags_1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19]
  reg  [31:0]     tags_2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19]
  reg  [31:0]     tags_3;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19]
  reg  [31:0]     tags_4;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19]
  reg  [31:0]     tags_5;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19]
  reg  [31:0]     tags_6;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19]
  reg  [31:0]     tags_7;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19]
  reg  [19:0]     data_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:355:19]
  reg  [19:0]     data_1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:355:19]
  reg  [19:0]     data_2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:355:19]
  reg  [19:0]     data_3;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:355:19]
  reg  [19:0]     data_4;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:355:19]
  reg  [19:0]     data_5;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:355:19]
  reg  [19:0]     data_6;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:355:19]
  reg  [19:0]     data_7;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:355:19]
  wire [31:0]     _GEN_0 = {r_pte_ppn[19:0], pte_addr_vpn_idx, 3'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :330:23, :364:15, generators/rocket-chip/src/main/scala/util/package.scala:39:76]
  wire            _hits_T = tags_0 == _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :364:15, :366:27]
  wire            _hits_T_1 = tags_1 == _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :364:15, :366:27]
  wire            _hits_T_2 = tags_2 == _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :364:15, :366:27]
  wire            _hits_T_3 = tags_3 == _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :364:15, :366:27]
  wire            _hits_T_4 = tags_4 == _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :364:15, :366:27]
  wire            _hits_T_5 = tags_5 == _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :364:15, :366:27]
  wire            _hits_T_6 = tags_6 == _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :364:15, :366:27]
  wire            _hits_T_7 = tags_7 == _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :364:15, :366:27]
  wire [7:0]      hits = {_hits_T_7, _hits_T_6, _hits_T_5, _hits_T_4, _hits_T_3, _hits_T_2, _hits_T_1, _hits_T} & valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:352:24, :366:{27,43}, generators/rocket-chip/src/main/scala/util/package.scala:45:27]
  wire            pte_cache_hit = (|hits) & ~(count[1]);	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :310:21, :317:73, :366:43, :367:{20,24}]
  wire            _r_pte_T_6 = state == 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :377:24]
  reg             pte_hit;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:392:24]
  reg  [511:0]    g_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:421:16]
  reg  [511:0]    valid_2_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:422:24]
  assign writeAddr = r_req_addr[8:0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  assign writeEnable = l2_refill & ~invalidated;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:251:24, :369:68, :398:26, :433:21]
  wire            _r_pte_T_25 = arb_io_out_ready & _arb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :240:43, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign readEnable = ~l2_refill & _r_pte_T_25;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:398:26, :467:{20,31}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg             s1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:469:27]
  reg             s2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:470:27]
  assign _s1_rdata_T = _arb_io_out_bits_bits_addr[8:0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :472:54]
  reg  [44:0]     r_2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:473:66]
  reg             s2_valid_vec;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:474:33]
  reg             s2_g_vec_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:475:29]
  wire            l2_error = s2_valid_vec & ^r_2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:473:66, :474:33, :476:81, generators/rocket-chip/src/main/scala/util/ECC.scala:78:27]
  wire            s2_hit_vec_0 = s2_valid_vec & r_req_addr[26:9] == r_2[43:26];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18, :473:66, :474:33, :479:59, :480:{83,93}, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire            l2_hit = s2_valid & s2_hit_vec_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:470:27, :480:83, :481:27]
  wire [55:0]     _pmpHomogeneous_T = {r_pte_ppn, 12'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :544:96]
  wire [29:0]     _GEN_1 = {r_pte_ppn[43:16], ~(r_pte_ppn[15:14])};	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  wire [31:0]     _GEN_2 = {r_pte_ppn[19:0], 12'h0};	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :330:23, :544:96]
  wire [27:0]     _GEN_3 = {r_pte_ppn[43:20], r_pte_ppn[19:16] ^ 4'h8};	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  wire [55:0]     _GEN_4 = {24'h0, io_dpath_pmp_0_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:107:{28,32}]
  wire [31:0]     pmpHomogeneous_pgMask = _GEN ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire [55:0]     _GEN_5 = {24'h0, io_dpath_pmp_1_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:107:{28,32}]
  wire [31:0]     pmpHomogeneous_pgMask_1 = _GEN ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire [31:0]     _GEN_6 = _GEN_2 & pmpHomogeneous_pgMask_1;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:39:76]
  wire [55:0]     _GEN_7 = {24'h0, io_dpath_pmp_2_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:107:{28,32}]
  wire [31:0]     pmpHomogeneous_pgMask_2 = _GEN ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire [31:0]     _GEN_8 = _GEN_2 & pmpHomogeneous_pgMask_2;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:39:76]
  wire [55:0]     _GEN_9 = {24'h0, io_dpath_pmp_3_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:107:{28,32}]
  wire [31:0]     pmpHomogeneous_pgMask_3 = _GEN ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire [31:0]     _GEN_10 = _GEN_2 & pmpHomogeneous_pgMask_3;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:39:76]
  wire [55:0]     _GEN_11 = {24'h0, io_dpath_pmp_4_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:107:{28,32}]
  wire [31:0]     pmpHomogeneous_pgMask_4 = _GEN ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire [31:0]     _GEN_12 = _GEN_2 & pmpHomogeneous_pgMask_4;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:39:76]
  wire [55:0]     _GEN_13 = {24'h0, io_dpath_pmp_5_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:107:{28,32}]
  wire [31:0]     pmpHomogeneous_pgMask_5 = _GEN ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire [31:0]     _GEN_14 = _GEN_2 & pmpHomogeneous_pgMask_5;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:39:76]
  wire [55:0]     _GEN_15 = {24'h0, io_dpath_pmp_6_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:107:{28,32}]
  wire [31:0]     pmpHomogeneous_pgMask_6 = _GEN ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire [31:0]     _GEN_16 = _GEN_2 & pmpHomogeneous_pgMask_6;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:39:76]
  wire [31:0]     pmpHomogeneous_pgMask_7 = _GEN ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire [31:0]     _GEN_17 = _GEN_2 & pmpHomogeneous_pgMask_7;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:39:76]
  wire            homogeneous =
    (_GEN ? r_pte_ppn[43:1] == 43'h0 | {r_pte_ppn[43:2], ~(r_pte_ppn[1:0])} == 44'h0 | {r_pte_ppn[43:5], ~(r_pte_ppn[4])} == 40'h0 | {r_pte_ppn[43:9], r_pte_ppn[8:5] ^ 4'h8, r_pte_ppn[3:0]} == 43'h0 | {r_pte_ppn[43:14], r_pte_ppn[13:4] ^ 10'h200} == 40'h0 | {r_pte_ppn[43:14], r_pte_ppn[13:0] ^ 14'h2010} == 44'h0 | {r_pte_ppn[43:16], r_pte_ppn[15:4] ^ 12'h800} == 40'h0 | _GEN_1 == 30'h0 | {r_pte_ppn[43:17], r_pte_ppn[16:0] ^ 17'h10020} == 44'h0 | _GEN_3 == 28'h0 : _leaf_T_5 & (_GEN_1 == 30'h0 | _GEN_3 == 28'h0)) & (io_dpath_pmp_0_cfg_a[1] ? (_GEN ? io_dpath_pmp_0_mask[11] : _leaf_T_5 ? io_dpath_pmp_0_mask[20] : io_dpath_pmp_0_mask[29]) | (_GEN ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_0_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_0_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_0_addr[29:28]})) : ~(io_dpath_pmp_0_cfg_a[0]) | _pmpHomogeneous_T >= _GEN_4 | (_GEN_2 & pmpHomogeneous_pgMask) < ({io_dpath_pmp_0_addr, 2'h0} & pmpHomogeneous_pgMask)) & (io_dpath_pmp_1_cfg_a[1] ? (_GEN ? io_dpath_pmp_1_mask[11] : _leaf_T_5 ? io_dpath_pmp_1_mask[20] : io_dpath_pmp_1_mask[29]) | (_GEN ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_1_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_1_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_1_addr[29:28]})) : ~(io_dpath_pmp_1_cfg_a[0]) | _GEN_6 < ({io_dpath_pmp_0_addr, 2'h0} & pmpHomogeneous_pgMask_1) | _pmpHomogeneous_T >= _GEN_5 | _pmpHomogeneous_T >= _GEN_4 & _GEN_6 < ({io_dpath_pmp_1_addr, 2'h0} & pmpHomogeneous_pgMask_1))
    & (io_dpath_pmp_2_cfg_a[1] ? (_GEN ? io_dpath_pmp_2_mask[11] : _leaf_T_5 ? io_dpath_pmp_2_mask[20] : io_dpath_pmp_2_mask[29]) | (_GEN ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_2_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_2_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_2_addr[29:28]})) : ~(io_dpath_pmp_2_cfg_a[0]) | _GEN_8 < ({io_dpath_pmp_1_addr, 2'h0} & pmpHomogeneous_pgMask_2) | _pmpHomogeneous_T >= _GEN_7 | _pmpHomogeneous_T >= _GEN_5 & _GEN_8 < ({io_dpath_pmp_2_addr, 2'h0} & pmpHomogeneous_pgMask_2)) & (io_dpath_pmp_3_cfg_a[1] ? (_GEN ? io_dpath_pmp_3_mask[11] : _leaf_T_5 ? io_dpath_pmp_3_mask[20] : io_dpath_pmp_3_mask[29]) | (_GEN ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_3_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_3_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_3_addr[29:28]})) : ~(io_dpath_pmp_3_cfg_a[0]) | _GEN_10 < ({io_dpath_pmp_2_addr, 2'h0} & pmpHomogeneous_pgMask_3) | _pmpHomogeneous_T >= _GEN_9 | _pmpHomogeneous_T >= _GEN_7 & _GEN_10 < ({io_dpath_pmp_3_addr, 2'h0} & pmpHomogeneous_pgMask_3)) & (io_dpath_pmp_4_cfg_a[1] ? (_GEN ? io_dpath_pmp_4_mask[11] : _leaf_T_5 ? io_dpath_pmp_4_mask[20] : io_dpath_pmp_4_mask[29]) | (_GEN ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_4_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_4_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_4_addr[29:28]})) : ~(io_dpath_pmp_4_cfg_a[0]) | _GEN_12 < ({io_dpath_pmp_3_addr, 2'h0} & pmpHomogeneous_pgMask_4) | _pmpHomogeneous_T >= _GEN_11 | _pmpHomogeneous_T >= _GEN_9 & _GEN_12 < ({io_dpath_pmp_4_addr, 2'h0} & pmpHomogeneous_pgMask_4))
    & (io_dpath_pmp_5_cfg_a[1] ? (_GEN ? io_dpath_pmp_5_mask[11] : _leaf_T_5 ? io_dpath_pmp_5_mask[20] : io_dpath_pmp_5_mask[29]) | (_GEN ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_5_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_5_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_5_addr[29:28]})) : ~(io_dpath_pmp_5_cfg_a[0]) | _GEN_14 < ({io_dpath_pmp_4_addr, 2'h0} & pmpHomogeneous_pgMask_5) | _pmpHomogeneous_T >= _GEN_13 | _pmpHomogeneous_T >= _GEN_11 & _GEN_14 < ({io_dpath_pmp_5_addr, 2'h0} & pmpHomogeneous_pgMask_5)) & (io_dpath_pmp_6_cfg_a[1] ? (_GEN ? io_dpath_pmp_6_mask[11] : _leaf_T_5 ? io_dpath_pmp_6_mask[20] : io_dpath_pmp_6_mask[29]) | (_GEN ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_6_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_6_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_6_addr[29:28]})) : ~(io_dpath_pmp_6_cfg_a[0]) | _GEN_16 < ({io_dpath_pmp_5_addr, 2'h0} & pmpHomogeneous_pgMask_6) | _pmpHomogeneous_T >= _GEN_15 | _pmpHomogeneous_T >= _GEN_13 & _GEN_16 < ({io_dpath_pmp_6_addr, 2'h0} & pmpHomogeneous_pgMask_6)) & (io_dpath_pmp_7_cfg_a[1] ? (_GEN ? io_dpath_pmp_7_mask[11] : _leaf_T_5 ? io_dpath_pmp_7_mask[20] : io_dpath_pmp_7_mask[29]) | (_GEN ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_7_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_7_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_7_addr[29:28]})) : ~(io_dpath_pmp_7_cfg_a[0]) | _GEN_17 < ({io_dpath_pmp_6_addr, 2'h0} & pmpHomogeneous_pgMask_7) | _pmpHomogeneous_T >= {24'h0, io_dpath_pmp_7_addr, 2'h0} | _pmpHomogeneous_T >= _GEN_15 & _GEN_17 < ({io_dpath_pmp_7_addr, 2'h0} & pmpHomogeneous_pgMask_7));	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :60:48, :97:93, :98:{21,53,66,78}, :106:{28,32}, :107:{28,32}, :110:{30,40,58}, :111:{40,53}, :113:{21,41,62}, :118:{8,45,58}, :138:10, generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :330:23, :544:96, :549:36, generators/rocket-chip/src/main/scala/rocket/TLBPermissions.scala:101:65, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire            _GEN_18 = state == 3'h2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :583:18]
  wire            _GEN_19 = state == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :583:18]
  wire            _GEN_20 = _r_pte_T_6 | _GEN_18;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:260:24, :377:24, :583:18]
  wire [7:0][2:0] _GEN_21 = {{3'h0}, {state}, {state}, {io_mem_s2_xcpt_ae_ld ? 3'h0 : 3'h5}, {state}, {l2_hit ? 3'h1 : 3'h4}, {resp_gf ? 3'h0 : pte_cache_hit ? state : io_mem_req_ready ? 3'h2 : 3'h1}, {_r_pte_T_25 ? {2'h0, _arb_io_out_bits_valid} : state}};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :236:19, :240:30, :263:20, :367:24, :377:24, :481:27, :579:31, :583:18, :585:30, :593:{20,26}, :618:35, :623:34, :627:{20,26}, :629:21, :630:20, :636:{18,24}, :639:18, :641:35, :643:20, :648:18, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire            _r_pte_T_3 = l2_hit & ~l2_error & ~resp_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:263:20, :476:81, :481:27, :670:{16,19,29,32}]
  wire            _r_pte_T_7 = _r_pte_T_6 & pte_cache_hit;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:24, :377:24, :674:25]
  wire            _GEN_22 = _r_pte_T_3 | _r_pte_T_7;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:670:{8,16,29}, :674:25]
  wire            _GEN_23 = l2_hit & ~l2_error & ~resp_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:263:20, :476:81, :481:27, :670:{19,32}, :685:{16,29}]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:395:9]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:395:9]
      if (~reset & l2_hit & (~(_arb_io_out_ready_T | _r_pte_T_6 | _GEN_18) & _GEN_19 & ~(count[1]) | pte_hit & _r_pte_T_6 & ~l2_hit)) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:240:30, :259:18, :310:21, :317:73, :377:24, :392:24, :393:26, :394:{36,57,60}, :395:{9,32,59}, :481:27, :583:18, :640:30]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:395:9]
          $error("Assertion failed: PTE Cache Hit/Miss Performance Monitor Events are lower priority than L2TLB Hit event\n    at PTW.scala:395 assert(!(io.dpath.perf.l2hit && (io.dpath.perf.pte_miss || io.dpath.perf.pte_hit)),\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:395:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:395:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:395:9]
      end
      if (l2_hit & ~reset & ~(s2_hit_vec_0 | l2_error)) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:395:9, :476:81, :480:83, :481:27, :486:{13,45}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:486:13]
          $error("Assertion failed: L2 TLB multi-hit\n    at PTW.scala:486 assert((PopCount(s2_hit_vec) === 1.U) || s2_error, \"L2 TLB multi-hit\")\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:486:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:486:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:486:13]
      end
      if (_r_pte_T_25 & ~reset & _arb_io_out_bits_bits_need_gpa) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :395:9, :610:15, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:610:15]
          $error("Assertion failed\n    at PTW.scala:610 assert(!arb.io.out.bits.bits.need_gpa || arb.io.out.bits.bits.stage2)\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:610:15]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:610:15]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:610:15]
      end
      if (_GEN_23 & ~reset & ~_GEN_20) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:260:24, :395:9, :583:18, :685:{16,29}, :686:11]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:686:11]
          $error("Assertion failed\n    at PTW.scala:686 assert(state === s_req || state === s_wait1)\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:686:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:686:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:686:11]
      end
      if (mem_resp_valid & ~reset & state != 3'h5) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :292:31, :395:9, :692:{11,18}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:692:11]
          $error("Assertion failed\n    at PTW.scala:692 assert(state === s_wait3)\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:692:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:692:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:692:11]
      end
      if (io_mem_s2_nack & ~reset & ~_GEN_19) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:395:9, :583:18, :736:11]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:736:11]
          $error("Assertion failed\n    at PTW.scala:736 assert(state === s_wait2)\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:736:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:736:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:736:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [3:0]      hi = {_hits_T_7, _hits_T_6, _hits_T_5, _hits_T_4} & valid[7:4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:352:24, :366:{27,43}, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire [2:0]      _GEN_24 = hi[3:1] | {_hits_T_3, _hits_T_2, _hits_T_1} & valid[3:1];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:352:24, :366:{27,43}, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire            _state_reg_T_29 = _GEN_24[2] | _GEN_24[0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire            _GEN_25 = mem_resp_valid & traverse & ~(|hits) & ~invalidated;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:{33,39,45,51,57,63,69}, :251:24, :292:31, :317:{30,64}, :366:43, :367:20, :369:{26,52,55,65,68}]
  wire [6:0]      _r_T_11 = ~(valid[6:0]);	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:352:24, :370:57]
  wire [2:0]      r = (&valid) ? {state_reg[6], state_reg[6] ? {state_reg[5], state_reg[5] ? state_reg[4] : state_reg[3]} : {state_reg[2], state_reg[2] ? state_reg[1] : state_reg[0]}} : _r_T_11[0] ? 3'h0 : _r_T_11[1] ? 3'h1 : _r_T_11[2] ? 3'h2 : _r_T_11[3] ? 3'h3 : _r_T_11[4] ? 3'h4 : _r_T_11[5] ? 3'h5 : {2'h3, ~(_r_T_11[6])};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:352:24, :370:{18,25,57}, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :243:38, :245:38, :249:12, :250:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45]
  wire [511:0]    _GEN_26 = {503'h0, writeAddr};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:426:34, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [511:0]    mask = 512'h1 << _GEN_26;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:426:34, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire            _GEN_27 = r_req_dest == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:272:23, :631:32]
  wire            _GEN_28 = r_req_dest == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:272:23, :631:32]
  wire            _GEN_29 = ~_arb_io_out_ready_T & (_r_pte_T_6 ? resp_gf & _GEN_27 : ~_GEN_18 & (_GEN_19 ? io_mem_s2_xcpt_ae_ld & _GEN_27 : (&state) & _GEN_27));	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:30, :242:27, :263:20, :377:24, :392:24, :583:18, :629:21, :631:32, :641:35, :644:32, :649:30]
  wire            _GEN_30 = ~_arb_io_out_ready_T & (_r_pte_T_6 ? resp_gf & _GEN_28 : ~_GEN_18 & (_GEN_19 ? io_mem_s2_xcpt_ae_ld & _GEN_28 : (&state) & _GEN_28));	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:30, :242:27, :263:20, :377:24, :392:24, :583:18, :629:21, :631:32, :641:35, :644:32, :649:30]
  wire            _GEN_31 = _GEN_23 & _GEN_27;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:583:18, :631:32, :685:{16,29,42}, :688:28]
  wire            _GEN_32 = _GEN_23 & _GEN_28;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:583:18, :631:32, :685:{16,29,42}, :688:28]
  wire            _gf_T_10 = stage2 & ~(pte_v & (mem_resp_data[1] | mem_resp_data[3] & ~(mem_resp_data[2])) & mem_resp_data[6] & mem_resp_data[1] & mem_resp_data[4]);	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:42, :141:{32,38,44,52}, :143:33, :149:35, :282:19, :293:30, :304:37, :305:26, :307:36, :310:{106,114}, :698:{41,44}]
  wire            ae = pte_v & (|(mem_resp_data[53:30]));	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:30, :305:26, :307:36, :310:{106,114}, :313:{76,88}, :699:22]
  wire            pf = pte_v & (|(mem_resp_data[63:54]));	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:30, :304:37, :305:26, :307:36, :310:{106,114}, :700:{22,49}]
  wire            _GEN_33 = ~mem_resp_valid | traverse;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:{33,39,45,51,57,63,69}, :292:31, :317:{30,64}, :685:42, :691:25, :694:21]
  wire [511:0]    _r_valid_vec_T = valid_2_0 >> _GEN_26;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:422:24, :426:34]
  wire [511:0]    _s2_g_vec_T = g_0 >> _GEN_26;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:421:16, :426:34, :475:45]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
      state <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22]
      state_reg <= 7'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
      valid <= 8'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:352:24]
      valid_2_0 <= 512'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:422:24]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
      state <= _state_barrier_io_y;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
      if (pte_cache_hit & _r_pte_T_6)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:24, :377:{15,24}]
        state_reg <= {~(|hi), (|hi) ? {~(|(_GEN_24[2:1])), (|(_GEN_24[2:1])) ? ~_state_reg_T_29 : state_reg[4], (|(_GEN_24[2:1])) ? state_reg[3] : ~_state_reg_T_29} : state_reg[5:3], (|hi) ? state_reg[2:0] : {~(|(_GEN_24[2:1])), (|(_GEN_24[2:1])) ? ~_state_reg_T_29 : state_reg[1], (|(_GEN_24[2:1])) ? state_reg[0] : ~_state_reg_T_29}};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:366:43, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :196:33, :198:38, :202:12, :203:16, :206:16, :218:7, generators/rocket-chip/src/main/scala/util/package.scala:163:13, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}]
      else if (_GEN_25)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:369:{26,52,65}]
        state_reg <= {~(r[2]), r[2] ? {~(r[1]), r[1] ? ~(r[0]) : state_reg[4], r[1] ? state_reg[3] : ~(r[0])} : state_reg[5:3], r[2] ? state_reg[2:0] : {~(r[1]), r[1] ? ~(r[0]) : state_reg[1], r[1] ? state_reg[0] : ~(r[0])}};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:370:18, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :196:{33,43}, :198:38, :202:12, :203:16, :206:16, :218:7, :245:38, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
      valid <= io_dpath_sfence_valid & ~io_dpath_sfence_bits_rs1 ? 8'h0 : {8{_GEN_25}} & 8'h1 << r | valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:352:24, :369:{26,52,65,82}, :370:18, :371:13, :378:{33,37,113,121}, src/main/scala/chisel3/util/OneHot.scala:58:35]
      valid_2_0 <= s2_valid & l2_error ? 512'h0 : io_dpath_sfence_valid ? (io_dpath_sfence_bits_rs1 ? valid_2_0 & ~(512'h1 << io_dpath_sfence_bits_addr[20:12]) : io_dpath_sfence_bits_rs2 ? valid_2_0 & g_0 : 512'h0) : {512{writeEnable}} & mask | valid_2_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:421:16, :422:24, :433:{21,38}, :450:27, :457:34, :460:20, :461:{14,59,61,96}, :462:{14,59}, :470:27, :476:81, :477:{20,33,53}, src/main/scala/chisel3/util/OneHot.scala:58:35]
    end
    resp_valid_0 <= _GEN_33 ? _GEN_31 | _GEN_29 : _GEN_27 | _GEN_31 | _GEN_29;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:242:27, :583:18, :631:32, :685:42, :688:28, :691:25, :694:21, :722:34]
    resp_valid_1 <= _GEN_33 ? _GEN_32 | _GEN_30 : _GEN_28 | _GEN_32 | _GEN_30;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:242:27, :583:18, :631:32, :685:42, :688:28, :691:25, :694:21, :722:34]
    invalidated <= io_dpath_sfence_valid | invalidated & (|state);	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :244:24, :251:24, :511:{40,56}]
    if (mem_resp_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:292:31]
      if (traverse)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:{33,39,45,51,57,63,69}, :317:{30,64}]
        count <= count + 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :696:22]
    end
    else if (_GEN_23)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:685:{16,29}]
      count <= 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18]
    else if (_arb_io_out_ready_T) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:240:30]
      if (_r_pte_T_25)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        count <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18]
    end
    else if (_r_pte_T_6) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:377:24]
      if (pte_cache_hit)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:24]
        count <= count + 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :624:24]
    end
    else if (_GEN_18 | _GEN_19 | ~((&state) & ~homogeneous)) begin	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:138:10, generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :259:18, :549:36, :583:18, :650:{13,27}, :651:15]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :583:18]
      count <= 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18]
    resp_ae_ptw <= _GEN_33 ? (_arb_io_out_ready_T ? ~_r_pte_T_25 & resp_ae_ptw : ~_GEN_20 & _GEN_19 & io_mem_s2_xcpt_ae_ld | resp_ae_ptw) : ae & ~(count[1]) & ~(mem_resp_data[1]) & ~(mem_resp_data[2]) & ~(mem_resp_data[3]) & ~(mem_resp_data[7]) & ~(mem_resp_data[6]) & ~(mem_resp_data[4]) & _resp_ae_ptw_T_14;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:{33,36,39,42,45,48,51,54,57,60,63,66,69,92}, :240:30, :259:18, :260:24, :282:19, :293:30, :304:37, :310:21, :317:73, :583:18, :585:30, :594:22, :600:21, :641:35, :642:21, :685:42, :691:25, :694:21, :699:22, :725:{27,53}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    resp_ae_final <= _GEN_33 ? ~_r_pte_T_25 & resp_ae_final : ae & (mem_resp_data[1] | mem_resp_data[3] & ~(mem_resp_data[2])) & mem_resp_data[6];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:42, :141:{32,38,44,52}, :261:26, :282:19, :293:30, :304:37, :583:18, :585:30, :594:22, :601:23, :685:42, :691:25, :694:21, :699:22, :726:29, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    resp_pf <= _GEN_33 ? ~_r_pte_T_25 & resp_pf : pf & ~stage2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:262:20, :282:19, :306:38, :583:18, :585:30, :594:22, :602:17, :685:42, :691:25, :694:21, :700:22, :727:23, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    resp_gf <= _GEN_33 ? ~_r_pte_T_25 & resp_gf : _gf_T_10 | pf & stage2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:263:20, :282:19, :583:18, :585:30, :594:22, :603:17, :685:42, :691:25, :694:21, :698:41, :700:22, :728:{23,30}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    resp_hr <= _GEN_33 ? _r_pte_T_25 | resp_hr : ~stage2 | ~pf & ~_gf_T_10 & pte_v & (mem_resp_data[1] | mem_resp_data[3] & ~(mem_resp_data[2])) & mem_resp_data[6] & mem_resp_data[1] & mem_resp_data[4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:42, :141:{32,38,44,52}, :143:33, :149:35, :264:20, :282:19, :293:30, :304:37, :305:26, :306:38, :307:36, :310:{106,114}, :583:18, :585:30, :604:17, :685:42, :691:25, :694:21, :698:41, :700:22, :701:{37,44}, :729:{28,36,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    resp_hw <= _GEN_33 ? _r_pte_T_25 | resp_hw : ~stage2 | ~pf & ~_gf_T_10 & pte_v & (mem_resp_data[1] | mem_resp_data[3] & ~(mem_resp_data[2])) & mem_resp_data[6] & mem_resp_data[2] & mem_resp_data[7] & mem_resp_data[4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:42, :141:{32,38,44,52}, :145:33, :151:{35,40}, :265:20, :282:19, :293:30, :304:37, :305:26, :306:38, :307:36, :310:{106,114}, :583:18, :585:30, :605:17, :685:42, :691:25, :694:21, :698:41, :700:22, :701:{37,44}, :730:{28,36,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    resp_hx <= _GEN_33 ? _r_pte_T_25 | resp_hx : ~stage2 | ~pf & ~_gf_T_10 & pte_v & (mem_resp_data[1] | mem_resp_data[3] & ~(mem_resp_data[2])) & mem_resp_data[6] & mem_resp_data[3] & mem_resp_data[4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:42, :141:{32,38,44,52}, :147:33, :153:35, :266:20, :282:19, :293:30, :304:37, :305:26, :306:38, :307:36, :310:{106,114}, :583:18, :585:30, :606:17, :685:42, :691:25, :694:21, :698:41, :700:22, :701:{37,44}, :731:{28,36,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    if (_r_pte_T_25) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      r_req_addr <= _arb_io_out_bits_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :270:18]
      r_req_need_gpa <= _arb_io_out_bits_bits_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :270:18]
      r_req_dest <= _arb_io_chosen;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :272:23]
    end
    r_pte_ppn <= _r_pte_barrier_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    r_pte_d <= _r_pte_barrier_io_y_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    r_pte_a <= _r_pte_barrier_io_y_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    r_pte_g <= _r_pte_barrier_io_y_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    r_pte_u <= _r_pte_barrier_io_y_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    r_pte_x <= _r_pte_barrier_io_y_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    r_pte_w <= _r_pte_barrier_io_y_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    r_pte_r <= _r_pte_barrier_io_y_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    r_pte_v <= _r_pte_barrier_io_y_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    stage2 <= ~_r_pte_T_25 & stage2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:282:19, :583:18, :585:30, :594:22, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    mem_resp_valid <= io_mem_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:292:31]
    mem_resp_data <= io_mem_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:30]
    if (_GEN_25 & r == 3'h0) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :369:{26,52,65,82}, :370:18, :372:15]
      tags_0 <= _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :364:15]
      data_0 <= mem_resp_data[29:10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:30, :306:99, :355:19]
    end
    if (_GEN_25 & r == 3'h1) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :369:{26,52,65,82}, :370:18, :372:15]
      tags_1 <= _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :364:15]
      data_1 <= mem_resp_data[29:10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:30, :306:99, :355:19]
    end
    if (_GEN_25 & r == 3'h2) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :369:{26,52,65,82}, :370:18, :372:15]
      tags_2 <= _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :364:15]
      data_2 <= mem_resp_data[29:10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:30, :306:99, :355:19]
    end
    if (_GEN_25 & r == 3'h3) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :369:{26,52,65,82}, :370:18, :372:15]
      tags_3 <= _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :364:15]
      data_3 <= mem_resp_data[29:10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:30, :306:99, :355:19]
    end
    if (_GEN_25 & r == 3'h4) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :369:{26,52,65,82}, :370:18, :372:15]
      tags_4 <= _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :364:15]
      data_4 <= mem_resp_data[29:10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:30, :306:99, :355:19]
    end
    if (_GEN_25 & r == 3'h5) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :369:{26,52,65,82}, :370:18, :372:15]
      tags_5 <= _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :364:15]
      data_5 <= mem_resp_data[29:10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:30, :306:99, :355:19]
    end
    if (_GEN_25 & r == 3'h6) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :369:{26,52,65,82}, :370:18, :372:15]
      tags_6 <= _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :364:15]
      data_6 <= mem_resp_data[29:10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:30, :306:99, :355:19]
    end
    if (_GEN_25 & (&r)) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :369:{26,52,65,82}, :370:18, :372:15]
      tags_7 <= _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:353:19, :364:15]
      data_7 <= mem_resp_data[29:10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:30, :306:99, :355:19]
    end
    pte_hit <= ~_arb_io_out_ready_T & _r_pte_T_6 & pte_cache_hit;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:240:30, :367:24, :377:24, :392:24, :583:18, :618:35]
    l2_refill <= mem_resp_valid & ~traverse & pte_v & ~ae & ~pf & ~_gf_T_10 & _leaf_T_8 & ~r_req_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:{33,39,45,51,57,63,69}, :270:18, :292:31, :305:26, :307:36, :310:{106,114}, :317:{30,64}, :398:26, :691:25, :694:21, :698:41, :699:22, :700:22, :701:{27,30,34,37,41,44}, :703:57, :713:{19,30,58,61}, generators/rocket-chip/src/main/scala/util/package.scala:39:86]
    if (writeEnable)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:433:21]
      g_0 <= r_pte_g ? g_0 | mask : g_0 & ~mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :421:16, :452:{24,41,56,58}, src/main/scala/chisel3/util/OneHot.scala:58:35]
    s1_valid <= readEnable & ~_arb_io_out_bits_bits_need_gpa & _arb_io_out_bits_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :467:31, :468:87, :469:{27,37,52}]
    s2_valid <= s1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:469:27, :470:27]
    if (s1_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:469:27]
      r_2 <= _l2_tlb_ram_0_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:473:66, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
      s2_valid_vec <= _r_valid_vec_T[0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:426:34, :474:33]
      s2_g_vec_0 <= _s2_g_vec_T[0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:475:{29,45}]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:70];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
    initial begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
        for (logic [6:0] i = 7'h0; i < 7'h47; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
        end	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
        state = _RANDOM[7'h0][2:0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22]
        resp_valid_0 = _RANDOM[7'h0][3];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :242:27]
        resp_valid_1 = _RANDOM[7'h0][4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :242:27]
        invalidated = _RANDOM[7'h0][6];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :251:24]
        count = _RANDOM[7'h0][8:7];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :259:18]
        resp_ae_ptw = _RANDOM[7'h0][9];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :260:24]
        resp_ae_final = _RANDOM[7'h0][10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :261:26]
        resp_pf = _RANDOM[7'h0][11];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :262:20]
        resp_gf = _RANDOM[7'h0][12];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :263:20]
        resp_hr = _RANDOM[7'h0][13];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :264:20]
        resp_hw = _RANDOM[7'h0][14];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :265:20]
        resp_hx = _RANDOM[7'h0][15];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :266:20]
        r_req_addr = {_RANDOM[7'h0][31:17], _RANDOM[7'h1][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :270:18]
        r_req_need_gpa = _RANDOM[7'h1][12];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :270:18]
        r_req_dest = _RANDOM[7'h1][16:15];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :270:18, :272:23]
        r_pte_ppn = {_RANDOM[7'h1][31:27], _RANDOM[7'h2], _RANDOM[7'h3][6:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :270:18, :275:18]
        r_pte_d = _RANDOM[7'h3][9];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
        r_pte_a = _RANDOM[7'h3][10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
        r_pte_g = _RANDOM[7'h3][11];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
        r_pte_u = _RANDOM[7'h3][12];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
        r_pte_x = _RANDOM[7'h3][13];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
        r_pte_w = _RANDOM[7'h3][14];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
        r_pte_r = _RANDOM[7'h3][15];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
        r_pte_v = _RANDOM[7'h3][16];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
        stage2 = _RANDOM[7'h7][31];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :282:19]
        mem_resp_valid = _RANDOM[7'h8][1];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :292:31]
        mem_resp_data = {_RANDOM[7'h8][31:2], _RANDOM[7'h9], _RANDOM[7'hA][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :292:31, :293:30]
        state_reg = _RANDOM[7'hA][8:2];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :293:30, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
        valid = _RANDOM[7'hA][16:9];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :293:30, :352:24]
        tags_0 = {_RANDOM[7'hA][31:17], _RANDOM[7'hB][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :293:30, :353:19]
        tags_1 = {_RANDOM[7'hB][31:17], _RANDOM[7'hC][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :353:19]
        tags_2 = {_RANDOM[7'hC][31:17], _RANDOM[7'hD][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :353:19]
        tags_3 = {_RANDOM[7'hD][31:17], _RANDOM[7'hE][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :353:19]
        tags_4 = {_RANDOM[7'hE][31:17], _RANDOM[7'hF][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :353:19]
        tags_5 = {_RANDOM[7'hF][31:17], _RANDOM[7'h10][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :353:19]
        tags_6 = {_RANDOM[7'h10][31:17], _RANDOM[7'h11][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :353:19]
        tags_7 = {_RANDOM[7'h11][31:17], _RANDOM[7'h12][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :353:19]
        data_0 = {_RANDOM[7'h12][31:17], _RANDOM[7'h13][4:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :353:19, :355:19]
        data_1 = _RANDOM[7'h13][24:5];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :355:19]
        data_2 = {_RANDOM[7'h13][31:25], _RANDOM[7'h14][12:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :355:19]
        data_3 = {_RANDOM[7'h14][31:13], _RANDOM[7'h15][0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :355:19]
        data_4 = _RANDOM[7'h15][20:1];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :355:19]
        data_5 = {_RANDOM[7'h15][31:21], _RANDOM[7'h16][8:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :355:19]
        data_6 = _RANDOM[7'h16][28:9];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :355:19]
        data_7 = {_RANDOM[7'h16][31:29], _RANDOM[7'h17][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :355:19]
        pte_hit = _RANDOM[7'h25][0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :392:24]
        l2_refill = _RANDOM[7'h25][1];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :392:24, :398:26]
        g_0 = {_RANDOM[7'h25][31:2], _RANDOM[7'h26], _RANDOM[7'h27], _RANDOM[7'h28], _RANDOM[7'h29], _RANDOM[7'h2A], _RANDOM[7'h2B], _RANDOM[7'h2C], _RANDOM[7'h2D], _RANDOM[7'h2E], _RANDOM[7'h2F], _RANDOM[7'h30], _RANDOM[7'h31], _RANDOM[7'h32], _RANDOM[7'h33], _RANDOM[7'h34], _RANDOM[7'h35][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :392:24, :421:16]
        valid_2_0 = {_RANDOM[7'h35][31:2], _RANDOM[7'h36], _RANDOM[7'h37], _RANDOM[7'h38], _RANDOM[7'h39], _RANDOM[7'h3A], _RANDOM[7'h3B], _RANDOM[7'h3C], _RANDOM[7'h3D], _RANDOM[7'h3E], _RANDOM[7'h3F], _RANDOM[7'h40], _RANDOM[7'h41], _RANDOM[7'h42], _RANDOM[7'h43], _RANDOM[7'h44], _RANDOM[7'h45][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :421:16, :422:24]
        s1_valid = _RANDOM[7'h45][3];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :422:24, :469:27]
        s2_valid = _RANDOM[7'h45][4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :422:24, :470:27]
        r_2 = {_RANDOM[7'h45][31:5], _RANDOM[7'h46][17:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :422:24, :473:66]
        s2_valid_vec = _RANDOM[7'h46][18];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :473:66, :474:33]
        s2_g_vec_0 = _RANDOM[7'h46][19];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :473:66, :475:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Arbiter3_Valid_PTWReq arb (	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
    .io_in_0_ready              (io_requestor_0_req_ready),
    .io_in_0_valid              (io_requestor_0_req_valid),
    .io_in_0_bits_valid         (io_requestor_0_req_bits_valid),
    .io_in_0_bits_bits_addr     (io_requestor_0_req_bits_bits_addr),
    .io_in_1_ready              (io_requestor_1_req_ready),
    .io_in_1_valid              (io_requestor_1_req_valid),
    .io_in_1_bits_bits_addr     (io_requestor_1_req_bits_bits_addr),
    .io_in_1_bits_bits_need_gpa (io_requestor_1_req_bits_bits_need_gpa),
    .io_out_ready               (arb_io_out_ready),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:240:43]
    .io_out_valid               (_arb_io_out_valid),
    .io_out_bits_valid          (_arb_io_out_bits_valid),
    .io_out_bits_bits_addr      (_arb_io_out_bits_bits_addr),
    .io_out_bits_bits_need_gpa  (_arb_io_out_bits_bits_need_gpa),
    .io_chosen                  (_arb_io_chosen)
  );	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
  l2_tlb_ram_0 l2_tlb_ram_0 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (writeEnable ? writeAddr : _s1_rdata_T),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:433:21, :472:54, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
    .RW0_en    (readEnable | writeEnable),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:433:21, :467:31, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (l2_refill),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:398:26]
    .RW0_wdata ({^{r_req_addr[26:9], r_pte_ppn[19:0], r_pte_d, r_pte_a, r_pte_u, r_pte_x, r_pte_w, r_pte_r}, r_req_addr[26:9], r_pte_ppn[19:0], r_pte_d, r_pte_a, r_pte_u, r_pte_x, r_pte_w, r_pte_r}),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18, :275:18, :435:17, :442:17, :446:82, generators/rocket-chip/src/main/scala/util/ECC.scala:72:{52,55}, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
    .RW0_rdata (_l2_tlb_ram_0_RW0_rdata)
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  OptimizationBarrier_UInt state_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x (io_mem_s2_nack ? 3'h1 : mem_resp_valid ? {2'h0, traverse} : _GEN_23 ? 3'h0 : _GEN_21[state]),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:{33,39,45,51,57,63,69}, :233:22, :240:30, :292:31, :317:{30,64}, :377:24, :579:31, :583:18, :585:30, :629:21, :636:18, :641:35, :648:18, :685:{16,29,42}, :687:16, :691:25, :693:16, :694:21, :703:57, :718:122, :735:25, :737:16]
    .io_y (_state_barrier_io_y)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_PTE r_pte_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn (_r_pte_T_3 ? {24'h0, r_2[25:6]} : _r_pte_T_7 ? {24'h0, (_hits_T & valid[0] ? data_0 : 20'h0) | (_hits_T_1 & valid[1] ? data_1 : 20'h0) | (_hits_T_2 & valid[2] ? data_2 : 20'h0) | (_hits_T_3 & valid[3] ? data_3 : 20'h0) | (_hits_T_4 & valid[4] ? data_4 : 20'h0) | (_hits_T_5 & valid[5] ? data_5 : 20'h0) | (_hits_T_6 & valid[6] ? data_6 : 20'h0) | (_hits_T_7 & valid[7] ? data_7 : 20'h0)} : mem_resp_valid ? {24'h0, mem_resp_data[29:10]} : (&state) & ~homogeneous & count != 2'h2 ? (count[0] ? {r_pte_ppn[43:9], r_req_addr[8:0]} : {r_pte_ppn[43:18], r_req_addr[17:0]}) : _r_pte_T_25 ? io_dpath_ptbr_ppn : r_pte_ppn),	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:138:10, generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :259:18, :270:18, :275:18, :292:31, :293:30, :306:{13,99}, :343:{44,49,79}, :352:24, :355:19, :366:{27,43}, :473:66, :479:59, :491:16, :549:36, :670:{8,16,29}, :674:{8,25}, :678:8, :680:{8,15,40,43,56,65}, :682:8, :772:13, generators/rocket-chip/src/main/scala/util/package.scala:38:47, :39:76, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_x_d   (_GEN_22 ? r_2[5] : mem_resp_valid ? mem_resp_data[7] : r_pte_d),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :292:31, :293:30, :304:37, :473:66, :479:59, :670:8, :678:8]
    .io_x_a   (_GEN_22 ? r_2[4] : mem_resp_valid ? mem_resp_data[6] : r_pte_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :292:31, :293:30, :304:37, :473:66, :479:59, :670:8, :678:8]
    .io_x_g   (_GEN_22 ? s2_g_vec_0 : mem_resp_valid ? mem_resp_data[5] : r_pte_g),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :292:31, :293:30, :304:37, :475:29, :670:8, :678:8]
    .io_x_u   (_GEN_22 ? r_2[3] : mem_resp_valid ? mem_resp_data[4] : r_pte_u),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :292:31, :293:30, :304:37, :473:66, :479:59, :670:8, :678:8]
    .io_x_x   (_GEN_22 ? r_2[2] : mem_resp_valid ? mem_resp_data[3] : r_pte_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :292:31, :293:30, :304:37, :473:66, :479:59, :670:8, :678:8]
    .io_x_w   (_GEN_22 ? r_2[1] : mem_resp_valid ? mem_resp_data[2] : r_pte_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :292:31, :293:30, :304:37, :473:66, :479:59, :670:8, :678:8]
    .io_x_r   (_GEN_22 ? r_2[0] : mem_resp_valid ? mem_resp_data[1] : r_pte_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :292:31, :293:30, :304:37, :473:66, :479:59, :670:8, :678:8]
    .io_x_v   (_r_pte_T_3 | _r_pte_T_7 | (mem_resp_valid ? pte_v : r_pte_v)),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :292:31, :305:26, :307:36, :310:{106,114}, :670:{8,16,29}, :672:8, :674:{8,25}, :678:8]
    .io_y_ppn (_r_pte_barrier_io_y_ppn),
    .io_y_d   (_r_pte_barrier_io_y_d),
    .io_y_a   (_r_pte_barrier_io_y_a),
    .io_y_g   (_r_pte_barrier_io_y_g),
    .io_y_u   (_r_pte_barrier_io_y_u),
    .io_y_x   (_r_pte_barrier_io_y_x),
    .io_y_w   (_r_pte_barrier_io_y_w),
    .io_y_r   (_r_pte_barrier_io_y_r),
    .io_y_v   (_r_pte_barrier_io_y_v)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  assign io_requestor_0_resp_valid = resp_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :242:27]
  assign io_requestor_0_resp_bits_ae_final = resp_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :261:26]
  assign io_requestor_0_resp_bits_pte_ppn = r_pte_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_pte_d = r_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_pte_a = r_pte_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_pte_g = r_pte_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_pte_u = r_pte_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_pte_x = r_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_pte_w = r_pte_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_pte_r = r_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_pte_v = r_pte_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_level = count;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :259:18]
  assign io_requestor_0_resp_bits_homogeneous = homogeneous;	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:138:10, generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :549:36]
  assign io_requestor_0_ptbr_mode = io_dpath_ptbr_mode;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_status_dprv = io_dpath_status_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_status_mxr = io_dpath_status_mxr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_status_sum = io_dpath_status_sum;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_0_cfg_l = io_dpath_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_0_cfg_a = io_dpath_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_0_cfg_x = io_dpath_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_0_cfg_w = io_dpath_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_0_cfg_r = io_dpath_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_0_addr = io_dpath_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_0_mask = io_dpath_pmp_0_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_1_cfg_l = io_dpath_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_1_cfg_a = io_dpath_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_1_cfg_x = io_dpath_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_1_cfg_w = io_dpath_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_1_cfg_r = io_dpath_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_1_addr = io_dpath_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_1_mask = io_dpath_pmp_1_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_2_cfg_l = io_dpath_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_2_cfg_a = io_dpath_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_2_cfg_x = io_dpath_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_2_cfg_w = io_dpath_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_2_cfg_r = io_dpath_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_2_addr = io_dpath_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_2_mask = io_dpath_pmp_2_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_3_cfg_l = io_dpath_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_3_cfg_a = io_dpath_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_3_cfg_x = io_dpath_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_3_cfg_w = io_dpath_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_3_cfg_r = io_dpath_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_3_addr = io_dpath_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_3_mask = io_dpath_pmp_3_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_4_cfg_l = io_dpath_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_4_cfg_a = io_dpath_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_4_cfg_x = io_dpath_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_4_cfg_w = io_dpath_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_4_cfg_r = io_dpath_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_4_addr = io_dpath_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_4_mask = io_dpath_pmp_4_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_5_cfg_l = io_dpath_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_5_cfg_a = io_dpath_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_5_cfg_x = io_dpath_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_5_cfg_w = io_dpath_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_5_cfg_r = io_dpath_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_5_addr = io_dpath_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_5_mask = io_dpath_pmp_5_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_6_cfg_l = io_dpath_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_6_cfg_a = io_dpath_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_6_cfg_x = io_dpath_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_6_cfg_w = io_dpath_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_6_cfg_r = io_dpath_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_6_addr = io_dpath_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_6_mask = io_dpath_pmp_6_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_7_cfg_l = io_dpath_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_7_cfg_a = io_dpath_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_7_cfg_x = io_dpath_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_7_cfg_w = io_dpath_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_7_cfg_r = io_dpath_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_7_addr = io_dpath_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_pmp_7_mask = io_dpath_pmp_7_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_resp_valid = resp_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :242:27]
  assign io_requestor_1_resp_bits_ae_ptw = resp_ae_ptw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :260:24]
  assign io_requestor_1_resp_bits_ae_final = resp_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :261:26]
  assign io_requestor_1_resp_bits_pf = resp_pf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :262:20]
  assign io_requestor_1_resp_bits_gf = resp_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :263:20]
  assign io_requestor_1_resp_bits_hr = resp_hr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :264:20]
  assign io_requestor_1_resp_bits_hw = resp_hw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :265:20]
  assign io_requestor_1_resp_bits_hx = resp_hx;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :266:20]
  assign io_requestor_1_resp_bits_pte_ppn = r_pte_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_pte_d = r_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_pte_a = r_pte_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_pte_g = r_pte_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_pte_u = r_pte_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_pte_x = r_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_pte_w = r_pte_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_pte_r = r_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_pte_v = r_pte_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_level = count;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :259:18]
  assign io_requestor_1_resp_bits_homogeneous = homogeneous;	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:138:10, generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :549:36]
  assign io_requestor_1_ptbr_mode = io_dpath_ptbr_mode;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_status_debug = io_dpath_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_status_prv = io_dpath_status_prv;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_0_cfg_l = io_dpath_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_0_cfg_a = io_dpath_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_0_cfg_x = io_dpath_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_0_cfg_w = io_dpath_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_0_cfg_r = io_dpath_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_0_addr = io_dpath_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_0_mask = io_dpath_pmp_0_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_1_cfg_l = io_dpath_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_1_cfg_a = io_dpath_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_1_cfg_x = io_dpath_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_1_cfg_w = io_dpath_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_1_cfg_r = io_dpath_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_1_addr = io_dpath_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_1_mask = io_dpath_pmp_1_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_2_cfg_l = io_dpath_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_2_cfg_a = io_dpath_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_2_cfg_x = io_dpath_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_2_cfg_w = io_dpath_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_2_cfg_r = io_dpath_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_2_addr = io_dpath_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_2_mask = io_dpath_pmp_2_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_3_cfg_l = io_dpath_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_3_cfg_a = io_dpath_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_3_cfg_x = io_dpath_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_3_cfg_w = io_dpath_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_3_cfg_r = io_dpath_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_3_addr = io_dpath_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_3_mask = io_dpath_pmp_3_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_4_cfg_l = io_dpath_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_4_cfg_a = io_dpath_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_4_cfg_x = io_dpath_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_4_cfg_w = io_dpath_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_4_cfg_r = io_dpath_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_4_addr = io_dpath_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_4_mask = io_dpath_pmp_4_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_5_cfg_l = io_dpath_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_5_cfg_a = io_dpath_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_5_cfg_x = io_dpath_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_5_cfg_w = io_dpath_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_5_cfg_r = io_dpath_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_5_addr = io_dpath_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_5_mask = io_dpath_pmp_5_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_6_cfg_l = io_dpath_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_6_cfg_a = io_dpath_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_6_cfg_x = io_dpath_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_6_cfg_w = io_dpath_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_6_cfg_r = io_dpath_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_6_addr = io_dpath_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_6_mask = io_dpath_pmp_6_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_7_cfg_l = io_dpath_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_7_cfg_a = io_dpath_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_7_cfg_x = io_dpath_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_7_cfg_w = io_dpath_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_7_cfg_r = io_dpath_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_7_addr = io_dpath_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_pmp_7_mask = io_dpath_pmp_7_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_mem_req_valid = _r_pte_T_6 | state == 3'h3;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :377:24, :515:{39,48}]
  assign io_mem_req_bits_addr = {8'h0, r_pte_ppn[19:0], pte_addr_vpn_idx, 3'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18, :330:23, :520:24, generators/rocket-chip/src/main/scala/util/package.scala:39:76]
  assign io_mem_s1_kill = l2_hit | state != 3'h2 | resp_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :263:20, :481:27, :531:{28,38,51}]
endmodule

