============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 21 2024  11:15:11 pm
  Module:                 UART
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                   Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock TX_CLK)                launch                                    0 R 
(constraint.sdc_line_23)      ext delay                     +1000    1000 F 
parity_type                   in port           2  1.0  100    +0    1000 F 
U0_UART_TX/parity_type 
  U0_parity_calc/parity_type 
    g384__7410/B                                               +0    1000   
    g384__7410/Y              XNOR2X1           1  0.5    8   +47    1047 F 
    g379__1666/B                                               +0    1047   
    g379__1666/Y              XNOR2X1           1  0.6    8   +35    1082 R 
    g374__2346/B                                               +0    1082   
    g374__2346/Y              XNOR2X1           1  0.5    8   +31    1113 F 
    g373__2883/B                                               +0    1113   
    g373__2883/Y              XNOR2X1           1  0.6    8   +35    1148 R 
    g372__9945/B                                               +0    1148   
    g372__9945/Y              XNOR2X1           1  0.5    8   +31    1178 F 
    g371__9315/B                                               +0    1178   
    g371__9315/Y              XNOR2X1           1  0.6    8   +35    1214 R 
    g370__6161/B                                               +0    1214   
    g370__6161/Y              XNOR2X1           1  0.5    8   +31    1244 F 
    g369__4733/B                                               +0    1244   
    g369__4733/Y              XNOR2X1           1  0.5    7   +35    1279 R 
    parity_reg/SI        <<<  SDFFRHQX1                        +0    1279   
    parity_reg/CK             setup                     100   +28    1306 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock TX_CLK)                capture                               10000 R 
                              uncertainty                     -10    9990 R 
----------------------------------------------------------------------------
Cost Group   : 'TX_CLK' (path_group 'TX_CLK')
Timing slack :    8684ps 
Start-point  : parity_type
End-point    : U0_UART_TX/U0_parity_calc/parity_reg/SI

