// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1962\sampleModel1962_2_sub\Mysubsystem_26.v
// Created: 2024-08-16 01:31:08
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_26
// Source Path: sampleModel1962_2_sub/Subsystem/Mysubsystem_26
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_26
          (In1,
           In2,
           In3,
           In4,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  input   [7:0] In4;  // uint8
  output  [15:0] Out1;  // uint16


  reg [7:0] cfblk30_out1;  // uint8
  wire [15:0] cfblk26_out1;  // uint16
  reg [15:0] cfblk109_out1;  // uint16
  wire signed [31:0] cfblk122_sub_temp;  // sfix32
  wire signed [31:0] cfblk122_1;  // sfix32
  wire signed [31:0] cfblk122_2;  // sfix32
  wire [15:0] cfblk122_out1;  // uint16
  reg [8:0] cfblk30_div_temp;  // ufix9
  reg [8:0] cfblk30_t_0_0;  // ufix9
  reg [16:0] cfblk109_div_temp;  // ufix17
  reg [16:0] cfblk109_t_0_0;  // ufix17


  always @(In1) begin
    cfblk30_div_temp = 9'b000000000;
    cfblk30_t_0_0 = 9'b000000000;
    if (In1 == 8'b00000000) begin
      cfblk30_out1 = 8'b11111111;
    end
    else begin
      cfblk30_t_0_0 = {1'b0, In1};
      cfblk30_div_temp = cfblk30_t_0_0 / In1;
      if (cfblk30_div_temp[8] != 1'b0) begin
        cfblk30_out1 = 8'b11111111;
      end
      else begin
        cfblk30_out1 = cfblk30_div_temp[7:0];
      end
    end
  end



  DotProduct u_cfblk26_inst (.in1(In3),  // uint8
                             .in2(cfblk30_out1),  // uint8
                             .out1(cfblk26_out1)  // uint16
                             );

  always @(In2, cfblk26_out1) begin
    cfblk109_div_temp = 17'b00000000000000000;
    cfblk109_t_0_0 = 17'b00000000000000000;
    if (In2 == 8'b00000000) begin
      cfblk109_out1 = 16'b1111111111111111;
    end
    else begin
      cfblk109_t_0_0 = {1'b0, cfblk26_out1};
      cfblk109_div_temp = cfblk109_t_0_0 / In2;
      if (cfblk109_div_temp[16] != 1'b0) begin
        cfblk109_out1 = 16'b1111111111111111;
      end
      else begin
        cfblk109_out1 = cfblk109_div_temp[15:0];
      end
    end
  end



  assign cfblk122_1 = {16'b0, cfblk109_out1};
  assign cfblk122_2 = {24'b0, In4};
  assign cfblk122_sub_temp = cfblk122_1 - cfblk122_2;
  assign cfblk122_out1 = cfblk122_sub_temp[15:0];



  assign Out1 = cfblk122_out1;

endmodule  // Mysubsystem_26

