<DOC>
<DOCNO>EP-0619920</DOCNO> 
<TEXT>
<INVENTION-TITLE>
INTEGRATED CIRCUIT
</INVENTION-TITLE>
<CLASSIFICATIONS>H01L27088	H01L2704	H01L21822	H01L27092	H01L218234	H01L21761	H01L21762	H01L2170	H01L27085	H01L2704	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>H01L27	H01L27	H01L21	H01L27	H01L21	H01L21	H01L21	H01L21	H01L27	H01L27	</CLASSIFICATIONS-FOURTH>
<APPLICANTS>
<APPLICANT-NAME>
HOEFFLINGER BERND
</APPLICANT-NAME>
<APPLICANT-NAME>
HOEFFLINGER, BERND
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
DUDEK VOLKER
</INVENTOR-NAME>
<INVENTOR-NAME>
HOEFFLINGER BERND
</INVENTOR-NAME>
<INVENTOR-NAME>
DUDEK, VOLKER
</INVENTOR-NAME>
<INVENTOR-NAME>
HOEFFLINGER, BERND
</INVENTOR-NAME>
</INVENTORS>
<CLAIMS>
Integrated circuit including at least two transistors, wherein

a highly conductive semiconductor substrate (1) of a first conductivity type is
provided which is connected to one pole of a voltage supply source,
a semiconductor layer (2) of a second conductivity type opposite to said first
type is applied on a main surface of said substrate, which layer (2) is electrically isolated

from said substrate and subdivided into individual regions by lateral isolation
regions (3, 4, 5) extending up to said substrate,
at least one transistor with an n- or p-type channel is provided in each of said
regions,
sink regions (6) of the first conductivity type are provided which are so disposed
in said semiconductor layer (2) that they extend from said highly conductive

substrate (1) up to the respective semiconductor region of the transistor and establish
a direct locally conductive connection between said highly conductive substrate

(1) and the corresponding semiconductor regions of the corresponding transistors for
supplying said transistors with said supply voltage.
Integrated circuit according to Claim 1,
characterised
 in that said highly conductive substrate (1) consists of p
+
silicon.
Integrated circuit according to any of the Claims 1 to 2,
characterised
 in that said lateral isolation regions are formed by barrier p/n junctions.
Integrated circuit according to any of the Claims 1 to 2,
characterised
 in that said lateral isolation regions are formed by dielectric isolation
layers. 
Integrated circuit according to Claim 4,
characterised
 in that said lateral isolation regions consist of approximately hollow
cylindrical oxide regions (3) filled with material of the conductivity type of said highly

conductive substrate (4), onto which an isolation layer (5) is applied.
Integrated circuit according to Claim 5,
characterised
 in that the cover layer is a silicon oxide layer.
Integrated circuit according to any of the Claims 1 to 6,
characterised
 in that said highly conductive substrate is connected to the negative
pole of a voltage supply source.
Integrated circuit according to any of the Claims 1 to 7,
characterised
 in that zones of the opposite conductivity type are implemented in
said highly conductive substrate.
Integrated circuit according to Claim 8,
characterised
 in that said zones are n
+
-diffused strip or honeycomb-shaped regions
which are connected to the positive pole of a supply voltage source.
Integrated circuit according to any of the Claims 8 or 9,
characterised
 in that the active components are electrically connected to said highly
doped substrate or to the respective regions of the substrate, respectively, via deep

diffusion regions, so-called sinker zones (39).
Integrated circuit according to Claim 10,
characterised
 in that a plurality of active components in the form of transistors are
interconnected in a star-shaped transistor configuration. 
Integrated circuit according to any of the Claims 1 to 4,
characterised
 in that transistors of a complementary design are arranged above
said transistors and vertically isolated therefrom by an isolation layer.
Integrated circuit according to any of the Claims 5 to 11,
characterised
 in that complementary transistors, i.e. n
+
-p-n-n
+
 NMOS or p
+
-n-p-p
+

PMOS transistors, are provided in said regions isolated from each other.
</CLAIMS>
</TEXT>
</DOC>
