
lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008da8  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003178  08008f30  08008f30  00009f30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c0a8  0800c0a8  0000e02c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c0a8  0800c0a8  0000d0a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c0b0  0800c0b0  0000e02c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c0b0  0800c0b0  0000d0b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c0b4  0800c0b4  0000d0b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  0800c0b8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e02c  2**0
                  CONTENTS
 10 .bss          00000218  2000002c  2000002c  0000e02c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000244  20000244  0000e02c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e02c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001330a  00000000  00000000  0000e05c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003359  00000000  00000000  00021366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001318  00000000  00000000  000246c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ec1  00000000  00000000  000259d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023800  00000000  00000000  00026899  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001854a  00000000  00000000  0004a099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d152f  00000000  00000000  000625e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00133b12  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005338  00000000  00000000  00133b58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000046  00000000  00000000  00138e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000002c 	.word	0x2000002c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008f18 	.word	0x08008f18

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000030 	.word	0x20000030
 80001c4:	08008f18 	.word	0x08008f18

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2f>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000acc:	bf24      	itt	cs
 8000ace:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ad6:	d90d      	bls.n	8000af4 <__aeabi_d2f+0x30>
 8000ad8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000adc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ae8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aec:	bf08      	it	eq
 8000aee:	f020 0001 	biceq.w	r0, r0, #1
 8000af2:	4770      	bx	lr
 8000af4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000af8:	d121      	bne.n	8000b3e <__aeabi_d2f+0x7a>
 8000afa:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000afe:	bfbc      	itt	lt
 8000b00:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	4770      	bxlt	lr
 8000b06:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0e:	f1c2 0218 	rsb	r2, r2, #24
 8000b12:	f1c2 0c20 	rsb	ip, r2, #32
 8000b16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1e:	bf18      	it	ne
 8000b20:	f040 0001 	orrne.w	r0, r0, #1
 8000b24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b30:	ea40 000c 	orr.w	r0, r0, ip
 8000b34:	fa23 f302 	lsr.w	r3, r3, r2
 8000b38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b3c:	e7cc      	b.n	8000ad8 <__aeabi_d2f+0x14>
 8000b3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b42:	d107      	bne.n	8000b54 <__aeabi_d2f+0x90>
 8000b44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b48:	bf1e      	ittt	ne
 8000b4a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b4e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b52:	4770      	bxne	lr
 8000b54:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b58:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b5c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <__aeabi_uldivmod>:
 8000b64:	b953      	cbnz	r3, 8000b7c <__aeabi_uldivmod+0x18>
 8000b66:	b94a      	cbnz	r2, 8000b7c <__aeabi_uldivmod+0x18>
 8000b68:	2900      	cmp	r1, #0
 8000b6a:	bf08      	it	eq
 8000b6c:	2800      	cmpeq	r0, #0
 8000b6e:	bf1c      	itt	ne
 8000b70:	f04f 31ff 	movne.w	r1, #4294967295
 8000b74:	f04f 30ff 	movne.w	r0, #4294967295
 8000b78:	f000 b96a 	b.w	8000e50 <__aeabi_idiv0>
 8000b7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b84:	f000 f806 	bl	8000b94 <__udivmoddi4>
 8000b88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b90:	b004      	add	sp, #16
 8000b92:	4770      	bx	lr

08000b94 <__udivmoddi4>:
 8000b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b98:	9d08      	ldr	r5, [sp, #32]
 8000b9a:	460c      	mov	r4, r1
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d14e      	bne.n	8000c3e <__udivmoddi4+0xaa>
 8000ba0:	4694      	mov	ip, r2
 8000ba2:	458c      	cmp	ip, r1
 8000ba4:	4686      	mov	lr, r0
 8000ba6:	fab2 f282 	clz	r2, r2
 8000baa:	d962      	bls.n	8000c72 <__udivmoddi4+0xde>
 8000bac:	b14a      	cbz	r2, 8000bc2 <__udivmoddi4+0x2e>
 8000bae:	f1c2 0320 	rsb	r3, r2, #32
 8000bb2:	4091      	lsls	r1, r2
 8000bb4:	fa20 f303 	lsr.w	r3, r0, r3
 8000bb8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bbc:	4319      	orrs	r1, r3
 8000bbe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000bc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bc6:	fa1f f68c 	uxth.w	r6, ip
 8000bca:	fbb1 f4f7 	udiv	r4, r1, r7
 8000bce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bd2:	fb07 1114 	mls	r1, r7, r4, r1
 8000bd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bda:	fb04 f106 	mul.w	r1, r4, r6
 8000bde:	4299      	cmp	r1, r3
 8000be0:	d90a      	bls.n	8000bf8 <__udivmoddi4+0x64>
 8000be2:	eb1c 0303 	adds.w	r3, ip, r3
 8000be6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000bea:	f080 8112 	bcs.w	8000e12 <__udivmoddi4+0x27e>
 8000bee:	4299      	cmp	r1, r3
 8000bf0:	f240 810f 	bls.w	8000e12 <__udivmoddi4+0x27e>
 8000bf4:	3c02      	subs	r4, #2
 8000bf6:	4463      	add	r3, ip
 8000bf8:	1a59      	subs	r1, r3, r1
 8000bfa:	fa1f f38e 	uxth.w	r3, lr
 8000bfe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c02:	fb07 1110 	mls	r1, r7, r0, r1
 8000c06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c0a:	fb00 f606 	mul.w	r6, r0, r6
 8000c0e:	429e      	cmp	r6, r3
 8000c10:	d90a      	bls.n	8000c28 <__udivmoddi4+0x94>
 8000c12:	eb1c 0303 	adds.w	r3, ip, r3
 8000c16:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c1a:	f080 80fc 	bcs.w	8000e16 <__udivmoddi4+0x282>
 8000c1e:	429e      	cmp	r6, r3
 8000c20:	f240 80f9 	bls.w	8000e16 <__udivmoddi4+0x282>
 8000c24:	4463      	add	r3, ip
 8000c26:	3802      	subs	r0, #2
 8000c28:	1b9b      	subs	r3, r3, r6
 8000c2a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c2e:	2100      	movs	r1, #0
 8000c30:	b11d      	cbz	r5, 8000c3a <__udivmoddi4+0xa6>
 8000c32:	40d3      	lsrs	r3, r2
 8000c34:	2200      	movs	r2, #0
 8000c36:	e9c5 3200 	strd	r3, r2, [r5]
 8000c3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3e:	428b      	cmp	r3, r1
 8000c40:	d905      	bls.n	8000c4e <__udivmoddi4+0xba>
 8000c42:	b10d      	cbz	r5, 8000c48 <__udivmoddi4+0xb4>
 8000c44:	e9c5 0100 	strd	r0, r1, [r5]
 8000c48:	2100      	movs	r1, #0
 8000c4a:	4608      	mov	r0, r1
 8000c4c:	e7f5      	b.n	8000c3a <__udivmoddi4+0xa6>
 8000c4e:	fab3 f183 	clz	r1, r3
 8000c52:	2900      	cmp	r1, #0
 8000c54:	d146      	bne.n	8000ce4 <__udivmoddi4+0x150>
 8000c56:	42a3      	cmp	r3, r4
 8000c58:	d302      	bcc.n	8000c60 <__udivmoddi4+0xcc>
 8000c5a:	4290      	cmp	r0, r2
 8000c5c:	f0c0 80f0 	bcc.w	8000e40 <__udivmoddi4+0x2ac>
 8000c60:	1a86      	subs	r6, r0, r2
 8000c62:	eb64 0303 	sbc.w	r3, r4, r3
 8000c66:	2001      	movs	r0, #1
 8000c68:	2d00      	cmp	r5, #0
 8000c6a:	d0e6      	beq.n	8000c3a <__udivmoddi4+0xa6>
 8000c6c:	e9c5 6300 	strd	r6, r3, [r5]
 8000c70:	e7e3      	b.n	8000c3a <__udivmoddi4+0xa6>
 8000c72:	2a00      	cmp	r2, #0
 8000c74:	f040 8090 	bne.w	8000d98 <__udivmoddi4+0x204>
 8000c78:	eba1 040c 	sub.w	r4, r1, ip
 8000c7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c80:	fa1f f78c 	uxth.w	r7, ip
 8000c84:	2101      	movs	r1, #1
 8000c86:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c8a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c8e:	fb08 4416 	mls	r4, r8, r6, r4
 8000c92:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c96:	fb07 f006 	mul.w	r0, r7, r6
 8000c9a:	4298      	cmp	r0, r3
 8000c9c:	d908      	bls.n	8000cb0 <__udivmoddi4+0x11c>
 8000c9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000ca2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000ca6:	d202      	bcs.n	8000cae <__udivmoddi4+0x11a>
 8000ca8:	4298      	cmp	r0, r3
 8000caa:	f200 80cd 	bhi.w	8000e48 <__udivmoddi4+0x2b4>
 8000cae:	4626      	mov	r6, r4
 8000cb0:	1a1c      	subs	r4, r3, r0
 8000cb2:	fa1f f38e 	uxth.w	r3, lr
 8000cb6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cba:	fb08 4410 	mls	r4, r8, r0, r4
 8000cbe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cc2:	fb00 f707 	mul.w	r7, r0, r7
 8000cc6:	429f      	cmp	r7, r3
 8000cc8:	d908      	bls.n	8000cdc <__udivmoddi4+0x148>
 8000cca:	eb1c 0303 	adds.w	r3, ip, r3
 8000cce:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cd2:	d202      	bcs.n	8000cda <__udivmoddi4+0x146>
 8000cd4:	429f      	cmp	r7, r3
 8000cd6:	f200 80b0 	bhi.w	8000e3a <__udivmoddi4+0x2a6>
 8000cda:	4620      	mov	r0, r4
 8000cdc:	1bdb      	subs	r3, r3, r7
 8000cde:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ce2:	e7a5      	b.n	8000c30 <__udivmoddi4+0x9c>
 8000ce4:	f1c1 0620 	rsb	r6, r1, #32
 8000ce8:	408b      	lsls	r3, r1
 8000cea:	fa22 f706 	lsr.w	r7, r2, r6
 8000cee:	431f      	orrs	r7, r3
 8000cf0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000cf4:	fa04 f301 	lsl.w	r3, r4, r1
 8000cf8:	ea43 030c 	orr.w	r3, r3, ip
 8000cfc:	40f4      	lsrs	r4, r6
 8000cfe:	fa00 f801 	lsl.w	r8, r0, r1
 8000d02:	0c38      	lsrs	r0, r7, #16
 8000d04:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d08:	fbb4 fef0 	udiv	lr, r4, r0
 8000d0c:	fa1f fc87 	uxth.w	ip, r7
 8000d10:	fb00 441e 	mls	r4, r0, lr, r4
 8000d14:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d18:	fb0e f90c 	mul.w	r9, lr, ip
 8000d1c:	45a1      	cmp	r9, r4
 8000d1e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d22:	d90a      	bls.n	8000d3a <__udivmoddi4+0x1a6>
 8000d24:	193c      	adds	r4, r7, r4
 8000d26:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d2a:	f080 8084 	bcs.w	8000e36 <__udivmoddi4+0x2a2>
 8000d2e:	45a1      	cmp	r9, r4
 8000d30:	f240 8081 	bls.w	8000e36 <__udivmoddi4+0x2a2>
 8000d34:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d38:	443c      	add	r4, r7
 8000d3a:	eba4 0409 	sub.w	r4, r4, r9
 8000d3e:	fa1f f983 	uxth.w	r9, r3
 8000d42:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d46:	fb00 4413 	mls	r4, r0, r3, r4
 8000d4a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d4e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d52:	45a4      	cmp	ip, r4
 8000d54:	d907      	bls.n	8000d66 <__udivmoddi4+0x1d2>
 8000d56:	193c      	adds	r4, r7, r4
 8000d58:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d5c:	d267      	bcs.n	8000e2e <__udivmoddi4+0x29a>
 8000d5e:	45a4      	cmp	ip, r4
 8000d60:	d965      	bls.n	8000e2e <__udivmoddi4+0x29a>
 8000d62:	3b02      	subs	r3, #2
 8000d64:	443c      	add	r4, r7
 8000d66:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d6a:	fba0 9302 	umull	r9, r3, r0, r2
 8000d6e:	eba4 040c 	sub.w	r4, r4, ip
 8000d72:	429c      	cmp	r4, r3
 8000d74:	46ce      	mov	lr, r9
 8000d76:	469c      	mov	ip, r3
 8000d78:	d351      	bcc.n	8000e1e <__udivmoddi4+0x28a>
 8000d7a:	d04e      	beq.n	8000e1a <__udivmoddi4+0x286>
 8000d7c:	b155      	cbz	r5, 8000d94 <__udivmoddi4+0x200>
 8000d7e:	ebb8 030e 	subs.w	r3, r8, lr
 8000d82:	eb64 040c 	sbc.w	r4, r4, ip
 8000d86:	fa04 f606 	lsl.w	r6, r4, r6
 8000d8a:	40cb      	lsrs	r3, r1
 8000d8c:	431e      	orrs	r6, r3
 8000d8e:	40cc      	lsrs	r4, r1
 8000d90:	e9c5 6400 	strd	r6, r4, [r5]
 8000d94:	2100      	movs	r1, #0
 8000d96:	e750      	b.n	8000c3a <__udivmoddi4+0xa6>
 8000d98:	f1c2 0320 	rsb	r3, r2, #32
 8000d9c:	fa20 f103 	lsr.w	r1, r0, r3
 8000da0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000da4:	fa24 f303 	lsr.w	r3, r4, r3
 8000da8:	4094      	lsls	r4, r2
 8000daa:	430c      	orrs	r4, r1
 8000dac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000db4:	fa1f f78c 	uxth.w	r7, ip
 8000db8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dbc:	fb08 3110 	mls	r1, r8, r0, r3
 8000dc0:	0c23      	lsrs	r3, r4, #16
 8000dc2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc6:	fb00 f107 	mul.w	r1, r0, r7
 8000dca:	4299      	cmp	r1, r3
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x24c>
 8000dce:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000dd6:	d22c      	bcs.n	8000e32 <__udivmoddi4+0x29e>
 8000dd8:	4299      	cmp	r1, r3
 8000dda:	d92a      	bls.n	8000e32 <__udivmoddi4+0x29e>
 8000ddc:	3802      	subs	r0, #2
 8000dde:	4463      	add	r3, ip
 8000de0:	1a5b      	subs	r3, r3, r1
 8000de2:	b2a4      	uxth	r4, r4
 8000de4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000de8:	fb08 3311 	mls	r3, r8, r1, r3
 8000dec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000df0:	fb01 f307 	mul.w	r3, r1, r7
 8000df4:	42a3      	cmp	r3, r4
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x276>
 8000df8:	eb1c 0404 	adds.w	r4, ip, r4
 8000dfc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e00:	d213      	bcs.n	8000e2a <__udivmoddi4+0x296>
 8000e02:	42a3      	cmp	r3, r4
 8000e04:	d911      	bls.n	8000e2a <__udivmoddi4+0x296>
 8000e06:	3902      	subs	r1, #2
 8000e08:	4464      	add	r4, ip
 8000e0a:	1ae4      	subs	r4, r4, r3
 8000e0c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e10:	e739      	b.n	8000c86 <__udivmoddi4+0xf2>
 8000e12:	4604      	mov	r4, r0
 8000e14:	e6f0      	b.n	8000bf8 <__udivmoddi4+0x64>
 8000e16:	4608      	mov	r0, r1
 8000e18:	e706      	b.n	8000c28 <__udivmoddi4+0x94>
 8000e1a:	45c8      	cmp	r8, r9
 8000e1c:	d2ae      	bcs.n	8000d7c <__udivmoddi4+0x1e8>
 8000e1e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e22:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e26:	3801      	subs	r0, #1
 8000e28:	e7a8      	b.n	8000d7c <__udivmoddi4+0x1e8>
 8000e2a:	4631      	mov	r1, r6
 8000e2c:	e7ed      	b.n	8000e0a <__udivmoddi4+0x276>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	e799      	b.n	8000d66 <__udivmoddi4+0x1d2>
 8000e32:	4630      	mov	r0, r6
 8000e34:	e7d4      	b.n	8000de0 <__udivmoddi4+0x24c>
 8000e36:	46d6      	mov	lr, sl
 8000e38:	e77f      	b.n	8000d3a <__udivmoddi4+0x1a6>
 8000e3a:	4463      	add	r3, ip
 8000e3c:	3802      	subs	r0, #2
 8000e3e:	e74d      	b.n	8000cdc <__udivmoddi4+0x148>
 8000e40:	4606      	mov	r6, r0
 8000e42:	4623      	mov	r3, r4
 8000e44:	4608      	mov	r0, r1
 8000e46:	e70f      	b.n	8000c68 <__udivmoddi4+0xd4>
 8000e48:	3e02      	subs	r6, #2
 8000e4a:	4463      	add	r3, ip
 8000e4c:	e730      	b.n	8000cb0 <__udivmoddi4+0x11c>
 8000e4e:	bf00      	nop

08000e50 <__aeabi_idiv0>:
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop

08000e54 <initButton>:
/**
 * @brief  	Init matrix button
 * @param  	None
 * @retval 	None
 */
void initButton() {
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000e58:	2201      	movs	r2, #1
 8000e5a:	2108      	movs	r1, #8
 8000e5c:	4802      	ldr	r0, [pc, #8]	@ (8000e68 <initButton+0x14>)
 8000e5e:	f003 fe35 	bl	8004acc <HAL_GPIO_WritePin>
}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	40020c00 	.word	0x40020c00

08000e6c <buttonScan>:
 * @brief  	Scan matrix button
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void buttonScan() {
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000e72:	2200      	movs	r2, #0
 8000e74:	2108      	movs	r1, #8
 8000e76:	482f      	ldr	r0, [pc, #188]	@ (8000f34 <buttonScan+0xc8>)
 8000e78:	f003 fe28 	bl	8004acc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	2108      	movs	r1, #8
 8000e80:	482c      	ldr	r0, [pc, #176]	@ (8000f34 <buttonScan+0xc8>)
 8000e82:	f003 fe23 	bl	8004acc <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &button_spi_buffer, 2, 10);
 8000e86:	230a      	movs	r3, #10
 8000e88:	2202      	movs	r2, #2
 8000e8a:	492b      	ldr	r1, [pc, #172]	@ (8000f38 <buttonScan+0xcc>)
 8000e8c:	482b      	ldr	r0, [pc, #172]	@ (8000f3c <buttonScan+0xd0>)
 8000e8e:	f005 fdf3 	bl	8006a78 <HAL_SPI_Receive>

	int button_index = 0;
 8000e92:	2300      	movs	r3, #0
 8000e94:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000;
 8000e96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e9a:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	607b      	str	r3, [r7, #4]
 8000ea0:	e03f      	b.n	8000f22 <buttonScan+0xb6>
		if (i >= 0 && i <= 3) {
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	db06      	blt.n	8000eb6 <buttonScan+0x4a>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2b03      	cmp	r3, #3
 8000eac:	dc03      	bgt.n	8000eb6 <buttonScan+0x4a>
			button_index = i + 4;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	3304      	adds	r3, #4
 8000eb2:	60fb      	str	r3, [r7, #12]
 8000eb4:	e018      	b.n	8000ee8 <buttonScan+0x7c>
		} else if (i >= 4 && i <= 7) {
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2b03      	cmp	r3, #3
 8000eba:	dd07      	ble.n	8000ecc <buttonScan+0x60>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2b07      	cmp	r3, #7
 8000ec0:	dc04      	bgt.n	8000ecc <buttonScan+0x60>
			button_index = 7 - i;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	f1c3 0307 	rsb	r3, r3, #7
 8000ec8:	60fb      	str	r3, [r7, #12]
 8000eca:	e00d      	b.n	8000ee8 <buttonScan+0x7c>
		} else if (i >= 8 && i <= 11) {
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2b07      	cmp	r3, #7
 8000ed0:	dd06      	ble.n	8000ee0 <buttonScan+0x74>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b0b      	cmp	r3, #11
 8000ed6:	dc03      	bgt.n	8000ee0 <buttonScan+0x74>
			button_index = i + 4;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	3304      	adds	r3, #4
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	e003      	b.n	8000ee8 <buttonScan+0x7c>
		} else {
			button_index = 23 - i;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	f1c3 0317 	rsb	r3, r3, #23
 8000ee6:	60fb      	str	r3, [r7, #12]
		}
		if (button_spi_buffer & mask)
 8000ee8:	4b13      	ldr	r3, [pc, #76]	@ (8000f38 <buttonScan+0xcc>)
 8000eea:	881a      	ldrh	r2, [r3, #0]
 8000eec:	897b      	ldrh	r3, [r7, #10]
 8000eee:	4013      	ands	r3, r2
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d005      	beq.n	8000f02 <buttonScan+0x96>
			button_count[button_index] = 0;
 8000ef6:	4a12      	ldr	r2, [pc, #72]	@ (8000f40 <buttonScan+0xd4>)
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	2100      	movs	r1, #0
 8000efc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000f00:	e009      	b.n	8000f16 <buttonScan+0xaa>
		else
			button_count[button_index]++;
 8000f02:	4a0f      	ldr	r2, [pc, #60]	@ (8000f40 <buttonScan+0xd4>)
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	b299      	uxth	r1, r3
 8000f0e:	4a0c      	ldr	r2, [pc, #48]	@ (8000f40 <buttonScan+0xd4>)
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 8000f16:	897b      	ldrh	r3, [r7, #10]
 8000f18:	085b      	lsrs	r3, r3, #1
 8000f1a:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	3301      	adds	r3, #1
 8000f20:	607b      	str	r3, [r7, #4]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2b0f      	cmp	r3, #15
 8000f26:	ddbc      	ble.n	8000ea2 <buttonScan+0x36>
	}
}
 8000f28:	bf00      	nop
 8000f2a:	bf00      	nop
 8000f2c:	3710      	adds	r7, #16
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40020c00 	.word	0x40020c00
 8000f38:	20000068 	.word	0x20000068
 8000f3c:	20000158 	.word	0x20000158
 8000f40:	20000048 	.word	0x20000048

08000f44 <initds3231>:

/**
 * @brief	init ds3231 real time clock micro controler
 */
void initds3231()
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
	while (HAL_I2C_IsDeviceReady(&hi2c1, DS3231_ADDRESS, 3, 50) != HAL_OK)
 8000f48:	bf00      	nop
 8000f4a:	2332      	movs	r3, #50	@ 0x32
 8000f4c:	2203      	movs	r2, #3
 8000f4e:	21d0      	movs	r1, #208	@ 0xd0
 8000f50:	4808      	ldr	r0, [pc, #32]	@ (8000f74 <initds3231+0x30>)
 8000f52:	f004 fa5f 	bl	8005414 <HAL_I2C_IsDeviceReady>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d1f6      	bne.n	8000f4a <initds3231+0x6>
		;
	ds3231EnableA1(DS3231_DISABLED);
 8000f5c:	2000      	movs	r0, #0
 8000f5e:	f000 fa09 	bl	8001374 <ds3231EnableA1>
	ds3231EnableA2(DS3231_DISABLED);
 8000f62:	2000      	movs	r0, #0
 8000f64:	f000 fa3a 	bl	80013dc <ds3231EnableA2>
	ds3231ClearFlagA1();
 8000f68:	f000 fa6c 	bl	8001444 <ds3231ClearFlagA1>
	ds3231ClearFlagA2();
 8000f6c:	f000 fa90 	bl	8001490 <ds3231ClearFlagA2>
}
 8000f70:	bf00      	nop
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	200000d4 	.word	0x200000d4

08000f78 <ds3231Write>:
 * @brief	write data into specific address on ds3231 micro controller
 * @param	address Register address to write.
 * @param 	value DECIMAL Value to set, 1BYTE (0 to 255).
 */
void ds3231Write(uint8_t address, uint8_t value)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b088      	sub	sp, #32
 8000f7c:	af04      	add	r7, sp, #16
 8000f7e:	4603      	mov	r3, r0
 8000f80:	460a      	mov	r2, r1
 8000f82:	71fb      	strb	r3, [r7, #7]
 8000f84:	4613      	mov	r3, r2
 8000f86:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 8000f88:	79bb      	ldrb	r3, [r7, #6]
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f003 fa0c 	bl	80043a8 <DEC2BCD>
 8000f90:	4603      	mov	r3, r0
 8000f92:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1, 10);
 8000f94:	79fb      	ldrb	r3, [r7, #7]
 8000f96:	b29a      	uxth	r2, r3
 8000f98:	230a      	movs	r3, #10
 8000f9a:	9302      	str	r3, [sp, #8]
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	9301      	str	r3, [sp, #4]
 8000fa0:	f107 030f 	add.w	r3, r7, #15
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	21d0      	movs	r1, #208	@ 0xd0
 8000faa:	4803      	ldr	r0, [pc, #12]	@ (8000fb8 <ds3231Write+0x40>)
 8000fac:	f003 ff06 	bl	8004dbc <HAL_I2C_Mem_Write>
}
 8000fb0:	bf00      	nop
 8000fb2:	3710      	adds	r7, #16
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	200000d4 	.word	0x200000d4

08000fbc <ds3231ReadTime>:

/**
 * @brief	read 7 (BYTE) register (from reg 0x00 to reg 0x06) from ds3231 and store into array ds3231_buffer[]
 */
void ds3231ReadTime()
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 8000fc2:	230a      	movs	r3, #10
 8000fc4:	9302      	str	r3, [sp, #8]
 8000fc6:	2307      	movs	r3, #7
 8000fc8:	9301      	str	r3, [sp, #4]
 8000fca:	4b31      	ldr	r3, [pc, #196]	@ (8001090 <ds3231ReadTime+0xd4>)
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	2301      	movs	r3, #1
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	21d0      	movs	r1, #208	@ 0xd0
 8000fd4:	482f      	ldr	r0, [pc, #188]	@ (8001094 <ds3231ReadTime+0xd8>)
 8000fd6:	f003 ffeb 	bl	8004fb0 <HAL_I2C_Mem_Read>

	current_time.second = BCD2DEC(ds3231_buffer[0]);
 8000fda:	4b2d      	ldr	r3, [pc, #180]	@ (8001090 <ds3231ReadTime+0xd4>)
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f003 f9c8 	bl	8004374 <BCD2DEC>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	461a      	mov	r2, r3
 8000fe8:	4b2b      	ldr	r3, [pc, #172]	@ (8001098 <ds3231ReadTime+0xdc>)
 8000fea:	701a      	strb	r2, [r3, #0]
	current_time.minute = BCD2DEC(ds3231_buffer[1]);
 8000fec:	4b28      	ldr	r3, [pc, #160]	@ (8001090 <ds3231ReadTime+0xd4>)
 8000fee:	785b      	ldrb	r3, [r3, #1]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f003 f9bf 	bl	8004374 <BCD2DEC>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	4b27      	ldr	r3, [pc, #156]	@ (8001098 <ds3231ReadTime+0xdc>)
 8000ffc:	705a      	strb	r2, [r3, #1]
	current_time.hour = BCD2DEC(ds3231_buffer[2] & 0x3f);
 8000ffe:	4b24      	ldr	r3, [pc, #144]	@ (8001090 <ds3231ReadTime+0xd4>)
 8001000:	789b      	ldrb	r3, [r3, #2]
 8001002:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001006:	b2db      	uxtb	r3, r3
 8001008:	4618      	mov	r0, r3
 800100a:	f003 f9b3 	bl	8004374 <BCD2DEC>
 800100e:	4603      	mov	r3, r0
 8001010:	461a      	mov	r2, r3
 8001012:	4b21      	ldr	r3, [pc, #132]	@ (8001098 <ds3231ReadTime+0xdc>)
 8001014:	709a      	strb	r2, [r3, #2]
	current_time.day = BCD2DEC(ds3231_buffer[3]);
 8001016:	4b1e      	ldr	r3, [pc, #120]	@ (8001090 <ds3231ReadTime+0xd4>)
 8001018:	78db      	ldrb	r3, [r3, #3]
 800101a:	4618      	mov	r0, r3
 800101c:	f003 f9aa 	bl	8004374 <BCD2DEC>
 8001020:	4603      	mov	r3, r0
 8001022:	461a      	mov	r2, r3
 8001024:	4b1c      	ldr	r3, [pc, #112]	@ (8001098 <ds3231ReadTime+0xdc>)
 8001026:	70da      	strb	r2, [r3, #3]
	current_time.date = BCD2DEC(ds3231_buffer[4]);
 8001028:	4b19      	ldr	r3, [pc, #100]	@ (8001090 <ds3231ReadTime+0xd4>)
 800102a:	791b      	ldrb	r3, [r3, #4]
 800102c:	4618      	mov	r0, r3
 800102e:	f003 f9a1 	bl	8004374 <BCD2DEC>
 8001032:	4603      	mov	r3, r0
 8001034:	461a      	mov	r2, r3
 8001036:	4b18      	ldr	r3, [pc, #96]	@ (8001098 <ds3231ReadTime+0xdc>)
 8001038:	711a      	strb	r2, [r3, #4]
	current_time.month = BCD2DEC(ds3231_buffer[5] & 0x1f);
 800103a:	4b15      	ldr	r3, [pc, #84]	@ (8001090 <ds3231ReadTime+0xd4>)
 800103c:	795b      	ldrb	r3, [r3, #5]
 800103e:	f003 031f 	and.w	r3, r3, #31
 8001042:	b2db      	uxtb	r3, r3
 8001044:	4618      	mov	r0, r3
 8001046:	f003 f995 	bl	8004374 <BCD2DEC>
 800104a:	4603      	mov	r3, r0
 800104c:	461a      	mov	r2, r3
 800104e:	4b12      	ldr	r3, [pc, #72]	@ (8001098 <ds3231ReadTime+0xdc>)
 8001050:	715a      	strb	r2, [r3, #5]
	current_time.year = (BCD2DEC(ds3231_buffer[6]) + 2000) + (((ds3231_buffer[5] & 0x80) >> 7) * 100);
 8001052:	4b0f      	ldr	r3, [pc, #60]	@ (8001090 <ds3231ReadTime+0xd4>)
 8001054:	799b      	ldrb	r3, [r3, #6]
 8001056:	4618      	mov	r0, r3
 8001058:	f003 f98c 	bl	8004374 <BCD2DEC>
 800105c:	4603      	mov	r3, r0
 800105e:	461a      	mov	r2, r3
 8001060:	4b0b      	ldr	r3, [pc, #44]	@ (8001090 <ds3231ReadTime+0xd4>)
 8001062:	795b      	ldrb	r3, [r3, #5]
 8001064:	09db      	lsrs	r3, r3, #7
 8001066:	b2db      	uxtb	r3, r3
 8001068:	4619      	mov	r1, r3
 800106a:	0089      	lsls	r1, r1, #2
 800106c:	440b      	add	r3, r1
 800106e:	4619      	mov	r1, r3
 8001070:	0088      	lsls	r0, r1, #2
 8001072:	4619      	mov	r1, r3
 8001074:	4603      	mov	r3, r0
 8001076:	440b      	add	r3, r1
 8001078:	009b      	lsls	r3, r3, #2
 800107a:	b29b      	uxth	r3, r3
 800107c:	4413      	add	r3, r2
 800107e:	b29b      	uxth	r3, r3
 8001080:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8001084:	b29a      	uxth	r2, r3
 8001086:	4b04      	ldr	r3, [pc, #16]	@ (8001098 <ds3231ReadTime+0xdc>)
 8001088:	80da      	strh	r2, [r3, #6]
}
 800108a:	bf00      	nop
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20000078 	.word	0x20000078
 8001094:	200000d4 	.word	0x200000d4
 8001098:	2000006c 	.word	0x2000006c

0800109c <ds3231ReadTemp>:
/**
 * @brief	ds3231 store temperature in register 11h (MSB) 12h (LSB)
 * @return	FLOAT temperature
 */
float ds3231ReadTemp()
{
 800109c:	b5b0      	push	{r4, r5, r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af04      	add	r7, sp, #16
	float temperature = 0.0;
 80010a2:	f04f 0300 	mov.w	r3, #0
 80010a6:	607b      	str	r3, [r7, #4]
	uint8_t upper_byte_reg, lower_byte_reg;

	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, TEMP_MSB, I2C_MEMADD_SIZE_8BIT, &upper_byte_reg, 1, 10);
 80010a8:	230a      	movs	r3, #10
 80010aa:	9302      	str	r3, [sp, #8]
 80010ac:	2301      	movs	r3, #1
 80010ae:	9301      	str	r3, [sp, #4]
 80010b0:	1cfb      	adds	r3, r7, #3
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	2301      	movs	r3, #1
 80010b6:	2211      	movs	r2, #17
 80010b8:	21d0      	movs	r1, #208	@ 0xd0
 80010ba:	4830      	ldr	r0, [pc, #192]	@ (800117c <ds3231ReadTemp+0xe0>)
 80010bc:	f003 ff78 	bl	8004fb0 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, TEMP_LSB, I2C_MEMADD_SIZE_8BIT, &lower_byte_reg, 1, 10);
 80010c0:	230a      	movs	r3, #10
 80010c2:	9302      	str	r3, [sp, #8]
 80010c4:	2301      	movs	r3, #1
 80010c6:	9301      	str	r3, [sp, #4]
 80010c8:	1cbb      	adds	r3, r7, #2
 80010ca:	9300      	str	r3, [sp, #0]
 80010cc:	2301      	movs	r3, #1
 80010ce:	2212      	movs	r2, #18
 80010d0:	21d0      	movs	r1, #208	@ 0xd0
 80010d2:	482a      	ldr	r0, [pc, #168]	@ (800117c <ds3231ReadTemp+0xe0>)
 80010d4:	f003 ff6c 	bl	8004fb0 <HAL_I2C_Mem_Read>

	if((upper_byte_reg & 0x80) == 0) // Positive temp
 80010d8:	78fb      	ldrb	r3, [r7, #3]
 80010da:	b25b      	sxtb	r3, r3
 80010dc:	2b00      	cmp	r3, #0
 80010de:	db1f      	blt.n	8001120 <ds3231ReadTemp+0x84>
	{
		temperature = upper_byte_reg + ((lower_byte_reg >> 6) * 0.25);
 80010e0:	78fb      	ldrb	r3, [r7, #3]
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff f9c2 	bl	800046c <__aeabi_i2d>
 80010e8:	4604      	mov	r4, r0
 80010ea:	460d      	mov	r5, r1
 80010ec:	78bb      	ldrb	r3, [r7, #2]
 80010ee:	099b      	lsrs	r3, r3, #6
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff f9ba 	bl	800046c <__aeabi_i2d>
 80010f8:	f04f 0200 	mov.w	r2, #0
 80010fc:	4b20      	ldr	r3, [pc, #128]	@ (8001180 <ds3231ReadTemp+0xe4>)
 80010fe:	f7ff fa1f 	bl	8000540 <__aeabi_dmul>
 8001102:	4602      	mov	r2, r0
 8001104:	460b      	mov	r3, r1
 8001106:	4620      	mov	r0, r4
 8001108:	4629      	mov	r1, r5
 800110a:	f7ff f863 	bl	80001d4 <__adddf3>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	4610      	mov	r0, r2
 8001114:	4619      	mov	r1, r3
 8001116:	f7ff fcd5 	bl	8000ac4 <__aeabi_d2f>
 800111a:	4603      	mov	r3, r0
 800111c:	607b      	str	r3, [r7, #4]
 800111e:	e024      	b.n	800116a <ds3231ReadTemp+0xce>
	}
	else
	{
		temperature = -((~upper_byte_reg + 0x01) + ((lower_byte_reg >> 6) * 0.25));
 8001120:	78fb      	ldrb	r3, [r7, #3]
 8001122:	425b      	negs	r3, r3
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff f9a1 	bl	800046c <__aeabi_i2d>
 800112a:	4604      	mov	r4, r0
 800112c:	460d      	mov	r5, r1
 800112e:	78bb      	ldrb	r3, [r7, #2]
 8001130:	099b      	lsrs	r3, r3, #6
 8001132:	b2db      	uxtb	r3, r3
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff f999 	bl	800046c <__aeabi_i2d>
 800113a:	f04f 0200 	mov.w	r2, #0
 800113e:	4b10      	ldr	r3, [pc, #64]	@ (8001180 <ds3231ReadTemp+0xe4>)
 8001140:	f7ff f9fe 	bl	8000540 <__aeabi_dmul>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	4620      	mov	r0, r4
 800114a:	4629      	mov	r1, r5
 800114c:	f7ff f842 	bl	80001d4 <__adddf3>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	4610      	mov	r0, r2
 8001156:	4619      	mov	r1, r3
 8001158:	f7ff fcb4 	bl	8000ac4 <__aeabi_d2f>
 800115c:	4603      	mov	r3, r0
 800115e:	ee07 3a90 	vmov	s15, r3
 8001162:	eef1 7a67 	vneg.f32	s15, s15
 8001166:	edc7 7a01 	vstr	s15, [r7, #4]
	}
	return temperature;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	ee07 3a90 	vmov	s15, r3
}
 8001170:	eeb0 0a67 	vmov.f32	s0, s15
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bdb0      	pop	{r4, r5, r7, pc}
 800117a:	bf00      	nop
 800117c:	200000d4 	.word	0x200000d4
 8001180:	3fd00000 	.word	0x3fd00000

08001184 <ds3231SetSec>:
 * @brief	set time functions
 * @param	valid time (DECIMAL) depends on function
 */

void ds3231SetSec(uint8_t second)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	71fb      	strb	r3, [r7, #7]
	ds3231Write(ADDRESS_SEC, second);
 800118e:	79fb      	ldrb	r3, [r7, #7]
 8001190:	4619      	mov	r1, r3
 8001192:	2000      	movs	r0, #0
 8001194:	f7ff fef0 	bl	8000f78 <ds3231Write>
}
 8001198:	bf00      	nop
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <ds3231SetMin>:
void ds3231SetMin(uint8_t minute)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]
	ds3231Write(ADDRESS_MIN, minute);
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	4619      	mov	r1, r3
 80011ae:	2001      	movs	r0, #1
 80011b0:	f7ff fee2 	bl	8000f78 <ds3231Write>
}
 80011b4:	bf00      	nop
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <ds3231SetHour>:
void ds3231SetHour(uint8_t hour)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b088      	sub	sp, #32
 80011c0:	af04      	add	r7, sp, #16
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
	uint8_t hour_reg = DEC2BCD(hour) & 0x3f; // remove 2 MSB bit avoid write into bit 12/24 mode
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f003 f8ed 	bl	80043a8 <DEC2BCD>
 80011ce:	4603      	mov	r3, r0
 80011d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, ADDRESS_HOUR, I2C_MEMADD_SIZE_8BIT, &hour_reg, 1, 10);
 80011d8:	230a      	movs	r3, #10
 80011da:	9302      	str	r3, [sp, #8]
 80011dc:	2301      	movs	r3, #1
 80011de:	9301      	str	r3, [sp, #4]
 80011e0:	f107 030f 	add.w	r3, r7, #15
 80011e4:	9300      	str	r3, [sp, #0]
 80011e6:	2301      	movs	r3, #1
 80011e8:	2202      	movs	r2, #2
 80011ea:	21d0      	movs	r1, #208	@ 0xd0
 80011ec:	4803      	ldr	r0, [pc, #12]	@ (80011fc <ds3231SetHour+0x40>)
 80011ee:	f003 fde5 	bl	8004dbc <HAL_I2C_Mem_Write>
}
 80011f2:	bf00      	nop
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	200000d4 	.word	0x200000d4

08001200 <ds3231SetDay>:
void ds3231SetDay(uint8_t day)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
	ds3231Write(ADDRESS_DAY, day);
 800120a:	79fb      	ldrb	r3, [r7, #7]
 800120c:	4619      	mov	r1, r3
 800120e:	2003      	movs	r0, #3
 8001210:	f7ff feb2 	bl	8000f78 <ds3231Write>
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <ds3231SetDate>:
void ds3231SetDate(uint8_t date)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	71fb      	strb	r3, [r7, #7]
	ds3231Write(ADDRESS_DATE, date);
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	4619      	mov	r1, r3
 800122a:	2004      	movs	r0, #4
 800122c:	f7ff fea4 	bl	8000f78 <ds3231Write>
}
 8001230:	bf00      	nop
 8001232:	3708      	adds	r7, #8
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <ds3231SetMonth>:
void ds3231SetMonth(uint8_t month)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b088      	sub	sp, #32
 800123c:	af04      	add	r7, sp, #16
 800123e:	4603      	mov	r3, r0
 8001240:	71fb      	strb	r3, [r7, #7]
	uint8_t century;
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, ADDRESS_MONTH, I2C_MEMADD_SIZE_8BIT, &century, 1, 10);
 8001242:	230a      	movs	r3, #10
 8001244:	9302      	str	r3, [sp, #8]
 8001246:	2301      	movs	r3, #1
 8001248:	9301      	str	r3, [sp, #4]
 800124a:	f107 030f 	add.w	r3, r7, #15
 800124e:	9300      	str	r3, [sp, #0]
 8001250:	2301      	movs	r3, #1
 8001252:	2205      	movs	r2, #5
 8001254:	21d0      	movs	r1, #208	@ 0xd0
 8001256:	4814      	ldr	r0, [pc, #80]	@ (80012a8 <ds3231SetMonth+0x70>)
 8001258:	f003 feaa 	bl	8004fb0 <HAL_I2C_Mem_Read>
	century &= 0x80;
 800125c:	7bfb      	ldrb	r3, [r7, #15]
 800125e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001262:	b2db      	uxtb	r3, r3
 8001264:	73fb      	strb	r3, [r7, #15]
	uint8_t month_reg = (DEC2BCD(month) & 0x1f) | century; /* not interfere with century bit */
 8001266:	79fb      	ldrb	r3, [r7, #7]
 8001268:	4618      	mov	r0, r3
 800126a:	f003 f89d 	bl	80043a8 <DEC2BCD>
 800126e:	4603      	mov	r3, r0
 8001270:	b25b      	sxtb	r3, r3
 8001272:	f003 031f 	and.w	r3, r3, #31
 8001276:	b25a      	sxtb	r2, r3
 8001278:	7bfb      	ldrb	r3, [r7, #15]
 800127a:	b25b      	sxtb	r3, r3
 800127c:	4313      	orrs	r3, r2
 800127e:	b25b      	sxtb	r3, r3
 8001280:	b2db      	uxtb	r3, r3
 8001282:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, ADDRESS_MONTH, I2C_MEMADD_SIZE_8BIT, &month_reg, 1, 10);
 8001284:	230a      	movs	r3, #10
 8001286:	9302      	str	r3, [sp, #8]
 8001288:	2301      	movs	r3, #1
 800128a:	9301      	str	r3, [sp, #4]
 800128c:	f107 030e 	add.w	r3, r7, #14
 8001290:	9300      	str	r3, [sp, #0]
 8001292:	2301      	movs	r3, #1
 8001294:	2205      	movs	r2, #5
 8001296:	21d0      	movs	r1, #208	@ 0xd0
 8001298:	4803      	ldr	r0, [pc, #12]	@ (80012a8 <ds3231SetMonth+0x70>)
 800129a:	f003 fd8f 	bl	8004dbc <HAL_I2C_Mem_Write>
}
 800129e:	bf00      	nop
 80012a0:	3710      	adds	r7, #16
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	200000d4 	.word	0x200000d4

080012ac <ds3231SetYear>:
void ds3231SetYear(uint16_t year)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b088      	sub	sp, #32
 80012b0:	af04      	add	r7, sp, #16
 80012b2:	4603      	mov	r3, r0
 80012b4:	80fb      	strh	r3, [r7, #6]
	uint8_t year_reg = DEC2BCD(year % 100);
 80012b6:	88fb      	ldrh	r3, [r7, #6]
 80012b8:	4a2b      	ldr	r2, [pc, #172]	@ (8001368 <ds3231SetYear+0xbc>)
 80012ba:	fba2 1203 	umull	r1, r2, r2, r3
 80012be:	0952      	lsrs	r2, r2, #5
 80012c0:	2164      	movs	r1, #100	@ 0x64
 80012c2:	fb01 f202 	mul.w	r2, r1, r2
 80012c6:	1a9b      	subs	r3, r3, r2
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	4618      	mov	r0, r3
 80012ce:	f003 f86b 	bl	80043a8 <DEC2BCD>
 80012d2:	4603      	mov	r3, r0
 80012d4:	73bb      	strb	r3, [r7, #14]
	uint8_t century = (year / 100) % 20;
 80012d6:	88fb      	ldrh	r3, [r7, #6]
 80012d8:	4a23      	ldr	r2, [pc, #140]	@ (8001368 <ds3231SetYear+0xbc>)
 80012da:	fba2 2303 	umull	r2, r3, r2, r3
 80012de:	095b      	lsrs	r3, r3, #5
 80012e0:	b29a      	uxth	r2, r3
 80012e2:	4b22      	ldr	r3, [pc, #136]	@ (800136c <ds3231SetYear+0xc0>)
 80012e4:	fba3 1302 	umull	r1, r3, r3, r2
 80012e8:	0919      	lsrs	r1, r3, #4
 80012ea:	460b      	mov	r3, r1
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	440b      	add	r3, r1
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	1ad3      	subs	r3, r2, r3
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	73fb      	strb	r3, [r7, #15]
	uint8_t month_reg;
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, ADDRESS_MONTH, I2C_MEMADD_SIZE_8BIT, &month_reg, 1, 10);
 80012f8:	230a      	movs	r3, #10
 80012fa:	9302      	str	r3, [sp, #8]
 80012fc:	2301      	movs	r3, #1
 80012fe:	9301      	str	r3, [sp, #4]
 8001300:	f107 030d 	add.w	r3, r7, #13
 8001304:	9300      	str	r3, [sp, #0]
 8001306:	2301      	movs	r3, #1
 8001308:	2205      	movs	r2, #5
 800130a:	21d0      	movs	r1, #208	@ 0xd0
 800130c:	4818      	ldr	r0, [pc, #96]	@ (8001370 <ds3231SetYear+0xc4>)
 800130e:	f003 fe4f 	bl	8004fb0 <HAL_I2C_Mem_Read>
	month_reg = ((month_reg & 0x1f) | (century << 7));
 8001312:	7b7b      	ldrb	r3, [r7, #13]
 8001314:	b25b      	sxtb	r3, r3
 8001316:	f003 031f 	and.w	r3, r3, #31
 800131a:	b25a      	sxtb	r2, r3
 800131c:	7bfb      	ldrb	r3, [r7, #15]
 800131e:	01db      	lsls	r3, r3, #7
 8001320:	b25b      	sxtb	r3, r3
 8001322:	4313      	orrs	r3, r2
 8001324:	b25b      	sxtb	r3, r3
 8001326:	b2db      	uxtb	r3, r3
 8001328:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, ADDRESS_MONTH, I2C_MEMADD_SIZE_8BIT, &month_reg, 1, 10);
 800132a:	230a      	movs	r3, #10
 800132c:	9302      	str	r3, [sp, #8]
 800132e:	2301      	movs	r3, #1
 8001330:	9301      	str	r3, [sp, #4]
 8001332:	f107 030d 	add.w	r3, r7, #13
 8001336:	9300      	str	r3, [sp, #0]
 8001338:	2301      	movs	r3, #1
 800133a:	2205      	movs	r2, #5
 800133c:	21d0      	movs	r1, #208	@ 0xd0
 800133e:	480c      	ldr	r0, [pc, #48]	@ (8001370 <ds3231SetYear+0xc4>)
 8001340:	f003 fd3c 	bl	8004dbc <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, ADDRESS_YEAR, I2C_MEMADD_SIZE_8BIT, &year_reg, 1, 10);
 8001344:	230a      	movs	r3, #10
 8001346:	9302      	str	r3, [sp, #8]
 8001348:	2301      	movs	r3, #1
 800134a:	9301      	str	r3, [sp, #4]
 800134c:	f107 030e 	add.w	r3, r7, #14
 8001350:	9300      	str	r3, [sp, #0]
 8001352:	2301      	movs	r3, #1
 8001354:	2206      	movs	r2, #6
 8001356:	21d0      	movs	r1, #208	@ 0xd0
 8001358:	4805      	ldr	r0, [pc, #20]	@ (8001370 <ds3231SetYear+0xc4>)
 800135a:	f003 fd2f 	bl	8004dbc <HAL_I2C_Mem_Write>
}
 800135e:	bf00      	nop
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	51eb851f 	.word	0x51eb851f
 800136c:	cccccccd 	.word	0xcccccccd
 8001370:	200000d4 	.word	0x200000d4

08001374 <ds3231EnableA1>:
/**
 * @brief Enables alarm 1 or 2.
 * @param enable Enable, DS3231_ENABLED or DS3231_DISABLED.
 */
void ds3231EnableA1(DS3231_State enable)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b088      	sub	sp, #32
 8001378:	af04      	add	r7, sp, #16
 800137a:	4603      	mov	r3, r0
 800137c:	71fb      	strb	r3, [r7, #7]
	uint8_t control_reg;
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, DS3231_REG_CONTROL, I2C_MEMADD_SIZE_8BIT, &control_reg, 1, 10);
 800137e:	230a      	movs	r3, #10
 8001380:	9302      	str	r3, [sp, #8]
 8001382:	2301      	movs	r3, #1
 8001384:	9301      	str	r3, [sp, #4]
 8001386:	f107 030f 	add.w	r3, r7, #15
 800138a:	9300      	str	r3, [sp, #0]
 800138c:	2301      	movs	r3, #1
 800138e:	220e      	movs	r2, #14
 8001390:	21d0      	movs	r1, #208	@ 0xd0
 8001392:	4811      	ldr	r0, [pc, #68]	@ (80013d8 <ds3231EnableA1+0x64>)
 8001394:	f003 fe0c 	bl	8004fb0 <HAL_I2C_Mem_Read>
	control_reg = ((control_reg & 0xfe) | ((enable & 0x01) << DS3231_A1IE));
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	b25b      	sxtb	r3, r3
 800139c:	f023 0301 	bic.w	r3, r3, #1
 80013a0:	b25a      	sxtb	r2, r3
 80013a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	b25b      	sxtb	r3, r3
 80013ac:	4313      	orrs	r3, r2
 80013ae:	b25b      	sxtb	r3, r3
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, DS3231_REG_CONTROL, I2C_MEMADD_SIZE_8BIT, &control_reg, 1, 10);
 80013b4:	230a      	movs	r3, #10
 80013b6:	9302      	str	r3, [sp, #8]
 80013b8:	2301      	movs	r3, #1
 80013ba:	9301      	str	r3, [sp, #4]
 80013bc:	f107 030f 	add.w	r3, r7, #15
 80013c0:	9300      	str	r3, [sp, #0]
 80013c2:	2301      	movs	r3, #1
 80013c4:	220e      	movs	r2, #14
 80013c6:	21d0      	movs	r1, #208	@ 0xd0
 80013c8:	4803      	ldr	r0, [pc, #12]	@ (80013d8 <ds3231EnableA1+0x64>)
 80013ca:	f003 fcf7 	bl	8004dbc <HAL_I2C_Mem_Write>
}
 80013ce:	bf00      	nop
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	200000d4 	.word	0x200000d4

080013dc <ds3231EnableA2>:
void ds3231EnableA2(DS3231_State enable)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b088      	sub	sp, #32
 80013e0:	af04      	add	r7, sp, #16
 80013e2:	4603      	mov	r3, r0
 80013e4:	71fb      	strb	r3, [r7, #7]
	uint8_t control_reg;
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, DS3231_REG_CONTROL, I2C_MEMADD_SIZE_8BIT, &control_reg, 1, 10);
 80013e6:	230a      	movs	r3, #10
 80013e8:	9302      	str	r3, [sp, #8]
 80013ea:	2301      	movs	r3, #1
 80013ec:	9301      	str	r3, [sp, #4]
 80013ee:	f107 030f 	add.w	r3, r7, #15
 80013f2:	9300      	str	r3, [sp, #0]
 80013f4:	2301      	movs	r3, #1
 80013f6:	220e      	movs	r2, #14
 80013f8:	21d0      	movs	r1, #208	@ 0xd0
 80013fa:	4811      	ldr	r0, [pc, #68]	@ (8001440 <ds3231EnableA2+0x64>)
 80013fc:	f003 fdd8 	bl	8004fb0 <HAL_I2C_Mem_Read>
	control_reg = ((control_reg & 0xfd) | ((enable & 0x01) << DS3231_A2IE));
 8001400:	7bfb      	ldrb	r3, [r7, #15]
 8001402:	b25b      	sxtb	r3, r3
 8001404:	f023 0302 	bic.w	r3, r3, #2
 8001408:	b25a      	sxtb	r2, r3
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	b25b      	sxtb	r3, r3
 8001410:	f003 0302 	and.w	r3, r3, #2
 8001414:	b25b      	sxtb	r3, r3
 8001416:	4313      	orrs	r3, r2
 8001418:	b25b      	sxtb	r3, r3
 800141a:	b2db      	uxtb	r3, r3
 800141c:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, DS3231_REG_CONTROL, I2C_MEMADD_SIZE_8BIT, &control_reg, 1, 10);
 800141e:	230a      	movs	r3, #10
 8001420:	9302      	str	r3, [sp, #8]
 8001422:	2301      	movs	r3, #1
 8001424:	9301      	str	r3, [sp, #4]
 8001426:	f107 030f 	add.w	r3, r7, #15
 800142a:	9300      	str	r3, [sp, #0]
 800142c:	2301      	movs	r3, #1
 800142e:	220e      	movs	r2, #14
 8001430:	21d0      	movs	r1, #208	@ 0xd0
 8001432:	4803      	ldr	r0, [pc, #12]	@ (8001440 <ds3231EnableA2+0x64>)
 8001434:	f003 fcc2 	bl	8004dbc <HAL_I2C_Mem_Write>
}
 8001438:	bf00      	nop
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	200000d4 	.word	0x200000d4

08001444 <ds3231ClearFlagA1>:

/*
 * @brief
 */
void ds3231ClearFlagA1()
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b086      	sub	sp, #24
 8001448:	af04      	add	r7, sp, #16
	uint8_t status_reg;
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, DS3231_REG_STATUS, I2C_MEMADD_SIZE_8BIT, &status_reg, 1, 10);
 800144a:	230a      	movs	r3, #10
 800144c:	9302      	str	r3, [sp, #8]
 800144e:	2301      	movs	r3, #1
 8001450:	9301      	str	r3, [sp, #4]
 8001452:	1dfb      	adds	r3, r7, #7
 8001454:	9300      	str	r3, [sp, #0]
 8001456:	2301      	movs	r3, #1
 8001458:	220f      	movs	r2, #15
 800145a:	21d0      	movs	r1, #208	@ 0xd0
 800145c:	480b      	ldr	r0, [pc, #44]	@ (800148c <ds3231ClearFlagA1+0x48>)
 800145e:	f003 fda7 	bl	8004fb0 <HAL_I2C_Mem_Read>
	status_reg = status_reg & 0xfe;
 8001462:	79fb      	ldrb	r3, [r7, #7]
 8001464:	f023 0301 	bic.w	r3, r3, #1
 8001468:	b2db      	uxtb	r3, r3
 800146a:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, DS3231_REG_STATUS, I2C_MEMADD_SIZE_8BIT, &status_reg, 1, 10);
 800146c:	230a      	movs	r3, #10
 800146e:	9302      	str	r3, [sp, #8]
 8001470:	2301      	movs	r3, #1
 8001472:	9301      	str	r3, [sp, #4]
 8001474:	1dfb      	adds	r3, r7, #7
 8001476:	9300      	str	r3, [sp, #0]
 8001478:	2301      	movs	r3, #1
 800147a:	220f      	movs	r2, #15
 800147c:	21d0      	movs	r1, #208	@ 0xd0
 800147e:	4803      	ldr	r0, [pc, #12]	@ (800148c <ds3231ClearFlagA1+0x48>)
 8001480:	f003 fc9c 	bl	8004dbc <HAL_I2C_Mem_Write>
	return;
 8001484:	bf00      	nop
}
 8001486:	3708      	adds	r7, #8
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	200000d4 	.word	0x200000d4

08001490 <ds3231ClearFlagA2>:
void ds3231ClearFlagA2()
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af04      	add	r7, sp, #16
	uint8_t status_reg;
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, DS3231_REG_STATUS, I2C_MEMADD_SIZE_8BIT, &status_reg, 1, 10);
 8001496:	230a      	movs	r3, #10
 8001498:	9302      	str	r3, [sp, #8]
 800149a:	2301      	movs	r3, #1
 800149c:	9301      	str	r3, [sp, #4]
 800149e:	1dfb      	adds	r3, r7, #7
 80014a0:	9300      	str	r3, [sp, #0]
 80014a2:	2301      	movs	r3, #1
 80014a4:	220f      	movs	r2, #15
 80014a6:	21d0      	movs	r1, #208	@ 0xd0
 80014a8:	480b      	ldr	r0, [pc, #44]	@ (80014d8 <ds3231ClearFlagA2+0x48>)
 80014aa:	f003 fd81 	bl	8004fb0 <HAL_I2C_Mem_Read>
	status_reg = status_reg & 0xfd;
 80014ae:	79fb      	ldrb	r3, [r7, #7]
 80014b0:	f023 0302 	bic.w	r3, r3, #2
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, DS3231_REG_STATUS, I2C_MEMADD_SIZE_8BIT, &status_reg, 1, 10);
 80014b8:	230a      	movs	r3, #10
 80014ba:	9302      	str	r3, [sp, #8]
 80014bc:	2301      	movs	r3, #1
 80014be:	9301      	str	r3, [sp, #4]
 80014c0:	1dfb      	adds	r3, r7, #7
 80014c2:	9300      	str	r3, [sp, #0]
 80014c4:	2301      	movs	r3, #1
 80014c6:	220f      	movs	r2, #15
 80014c8:	21d0      	movs	r1, #208	@ 0xd0
 80014ca:	4803      	ldr	r0, [pc, #12]	@ (80014d8 <ds3231ClearFlagA2+0x48>)
 80014cc:	f003 fc76 	bl	8004dbc <HAL_I2C_Mem_Write>
	return;
 80014d0:	bf00      	nop
}
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	200000d4 	.word	0x200000d4

080014dc <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b08e      	sub	sp, #56	@ 0x38
 80014e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80014e2:	f107 031c 	add.w	r3, r7, #28
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	605a      	str	r2, [r3, #4]
 80014ec:	609a      	str	r2, [r3, #8]
 80014ee:	60da      	str	r2, [r3, #12]
 80014f0:	611a      	str	r2, [r3, #16]
 80014f2:	615a      	str	r2, [r3, #20]
 80014f4:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80014f6:	463b      	mov	r3, r7
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
 80014fe:	609a      	str	r2, [r3, #8]
 8001500:	60da      	str	r2, [r3, #12]
 8001502:	611a      	str	r2, [r3, #16]
 8001504:	615a      	str	r2, [r3, #20]
 8001506:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001508:	4b2f      	ldr	r3, [pc, #188]	@ (80015c8 <MX_FSMC_Init+0xec>)
 800150a:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 800150e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001510:	4b2d      	ldr	r3, [pc, #180]	@ (80015c8 <MX_FSMC_Init+0xec>)
 8001512:	4a2e      	ldr	r2, [pc, #184]	@ (80015cc <MX_FSMC_Init+0xf0>)
 8001514:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001516:	4b2c      	ldr	r3, [pc, #176]	@ (80015c8 <MX_FSMC_Init+0xec>)
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 800151c:	4b2a      	ldr	r3, [pc, #168]	@ (80015c8 <MX_FSMC_Init+0xec>)
 800151e:	2200      	movs	r2, #0
 8001520:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001522:	4b29      	ldr	r3, [pc, #164]	@ (80015c8 <MX_FSMC_Init+0xec>)
 8001524:	2200      	movs	r2, #0
 8001526:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001528:	4b27      	ldr	r3, [pc, #156]	@ (80015c8 <MX_FSMC_Init+0xec>)
 800152a:	2210      	movs	r2, #16
 800152c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800152e:	4b26      	ldr	r3, [pc, #152]	@ (80015c8 <MX_FSMC_Init+0xec>)
 8001530:	2200      	movs	r2, #0
 8001532:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001534:	4b24      	ldr	r3, [pc, #144]	@ (80015c8 <MX_FSMC_Init+0xec>)
 8001536:	2200      	movs	r2, #0
 8001538:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800153a:	4b23      	ldr	r3, [pc, #140]	@ (80015c8 <MX_FSMC_Init+0xec>)
 800153c:	2200      	movs	r2, #0
 800153e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001540:	4b21      	ldr	r3, [pc, #132]	@ (80015c8 <MX_FSMC_Init+0xec>)
 8001542:	2200      	movs	r2, #0
 8001544:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001546:	4b20      	ldr	r3, [pc, #128]	@ (80015c8 <MX_FSMC_Init+0xec>)
 8001548:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800154c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800154e:	4b1e      	ldr	r3, [pc, #120]	@ (80015c8 <MX_FSMC_Init+0xec>)
 8001550:	2200      	movs	r2, #0
 8001552:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001554:	4b1c      	ldr	r3, [pc, #112]	@ (80015c8 <MX_FSMC_Init+0xec>)
 8001556:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800155a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800155c:	4b1a      	ldr	r3, [pc, #104]	@ (80015c8 <MX_FSMC_Init+0xec>)
 800155e:	2200      	movs	r2, #0
 8001560:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001562:	4b19      	ldr	r3, [pc, #100]	@ (80015c8 <MX_FSMC_Init+0xec>)
 8001564:	2200      	movs	r2, #0
 8001566:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001568:	4b17      	ldr	r3, [pc, #92]	@ (80015c8 <MX_FSMC_Init+0xec>)
 800156a:	2200      	movs	r2, #0
 800156c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 800156e:	230f      	movs	r3, #15
 8001570:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8001572:	230f      	movs	r3, #15
 8001574:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8001576:	233c      	movs	r3, #60	@ 0x3c
 8001578:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 800157a:	2300      	movs	r3, #0
 800157c:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 800157e:	2310      	movs	r3, #16
 8001580:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 8001582:	2311      	movs	r3, #17
 8001584:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001586:	2300      	movs	r3, #0
 8001588:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 800158a:	2308      	movs	r3, #8
 800158c:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800158e:	230f      	movs	r3, #15
 8001590:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8001592:	2309      	movs	r3, #9
 8001594:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001596:	2300      	movs	r3, #0
 8001598:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800159a:	2310      	movs	r3, #16
 800159c:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800159e:	2311      	movs	r3, #17
 80015a0:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80015a2:	2300      	movs	r3, #0
 80015a4:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80015a6:	463a      	mov	r2, r7
 80015a8:	f107 031c 	add.w	r3, r7, #28
 80015ac:	4619      	mov	r1, r3
 80015ae:	4806      	ldr	r0, [pc, #24]	@ (80015c8 <MX_FSMC_Init+0xec>)
 80015b0:	f005 fe6c 	bl	800728c <HAL_SRAM_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80015ba:	f002 fc33 	bl	8003e24 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80015be:	bf00      	nop
 80015c0:	3738      	adds	r7, #56	@ 0x38
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20000080 	.word	0x20000080
 80015cc:	a0000104 	.word	0xa0000104

080015d0 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
 80015e0:	60da      	str	r2, [r3, #12]
 80015e2:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80015e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001658 <HAL_FSMC_MspInit+0x88>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d131      	bne.n	8001650 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80015ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001658 <HAL_FSMC_MspInit+0x88>)
 80015ee:	2201      	movs	r2, #1
 80015f0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	603b      	str	r3, [r7, #0]
 80015f6:	4b19      	ldr	r3, [pc, #100]	@ (800165c <HAL_FSMC_MspInit+0x8c>)
 80015f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015fa:	4a18      	ldr	r2, [pc, #96]	@ (800165c <HAL_FSMC_MspInit+0x8c>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	6393      	str	r3, [r2, #56]	@ 0x38
 8001602:	4b16      	ldr	r3, [pc, #88]	@ (800165c <HAL_FSMC_MspInit+0x8c>)
 8001604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	603b      	str	r3, [r7, #0]
 800160c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800160e:	f64f 7388 	movw	r3, #65416	@ 0xff88
 8001612:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001614:	2302      	movs	r3, #2
 8001616:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001618:	2300      	movs	r3, #0
 800161a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161c:	2303      	movs	r3, #3
 800161e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001620:	230c      	movs	r3, #12
 8001622:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001624:	1d3b      	adds	r3, r7, #4
 8001626:	4619      	mov	r1, r3
 8001628:	480d      	ldr	r0, [pc, #52]	@ (8001660 <HAL_FSMC_MspInit+0x90>)
 800162a:	f003 f8b3 	bl	8004794 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800162e:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 8001632:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001634:	2302      	movs	r3, #2
 8001636:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800163c:	2303      	movs	r3, #3
 800163e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001640:	230c      	movs	r3, #12
 8001642:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001644:	1d3b      	adds	r3, r7, #4
 8001646:	4619      	mov	r1, r3
 8001648:	4806      	ldr	r0, [pc, #24]	@ (8001664 <HAL_FSMC_MspInit+0x94>)
 800164a:	f003 f8a3 	bl	8004794 <HAL_GPIO_Init>
 800164e:	e000      	b.n	8001652 <HAL_FSMC_MspInit+0x82>
    return;
 8001650:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001652:	3718      	adds	r7, #24
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	200000d0 	.word	0x200000d0
 800165c:	40023800 	.word	0x40023800
 8001660:	40021000 	.word	0x40021000
 8001664:	40020c00 	.word	0x40020c00

08001668 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001670:	f7ff ffae 	bl	80015d0 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001674:	bf00      	nop
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}

0800167c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b08c      	sub	sp, #48	@ 0x30
 8001680:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001682:	f107 031c 	add.w	r3, r7, #28
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
 800168a:	605a      	str	r2, [r3, #4]
 800168c:	609a      	str	r2, [r3, #8]
 800168e:	60da      	str	r2, [r3, #12]
 8001690:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001692:	2300      	movs	r3, #0
 8001694:	61bb      	str	r3, [r7, #24]
 8001696:	4b6f      	ldr	r3, [pc, #444]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169a:	4a6e      	ldr	r2, [pc, #440]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 800169c:	f043 0310 	orr.w	r3, r3, #16
 80016a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016a2:	4b6c      	ldr	r3, [pc, #432]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	f003 0310 	and.w	r3, r3, #16
 80016aa:	61bb      	str	r3, [r7, #24]
 80016ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ae:	2300      	movs	r3, #0
 80016b0:	617b      	str	r3, [r7, #20]
 80016b2:	4b68      	ldr	r3, [pc, #416]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b6:	4a67      	ldr	r2, [pc, #412]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 80016b8:	f043 0304 	orr.w	r3, r3, #4
 80016bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016be:	4b65      	ldr	r3, [pc, #404]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c2:	f003 0304 	and.w	r3, r3, #4
 80016c6:	617b      	str	r3, [r7, #20]
 80016c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	613b      	str	r3, [r7, #16]
 80016ce:	4b61      	ldr	r3, [pc, #388]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d2:	4a60      	ldr	r2, [pc, #384]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 80016d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016da:	4b5e      	ldr	r3, [pc, #376]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016e2:	613b      	str	r3, [r7, #16]
 80016e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	4b5a      	ldr	r3, [pc, #360]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ee:	4a59      	ldr	r2, [pc, #356]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 80016f0:	f043 0301 	orr.w	r3, r3, #1
 80016f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f6:	4b57      	ldr	r3, [pc, #348]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	60bb      	str	r3, [r7, #8]
 8001706:	4b53      	ldr	r3, [pc, #332]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170a:	4a52      	ldr	r2, [pc, #328]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 800170c:	f043 0308 	orr.w	r3, r3, #8
 8001710:	6313      	str	r3, [r2, #48]	@ 0x30
 8001712:	4b50      	ldr	r3, [pc, #320]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001716:	f003 0308 	and.w	r3, r3, #8
 800171a:	60bb      	str	r3, [r7, #8]
 800171c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	607b      	str	r3, [r7, #4]
 8001722:	4b4c      	ldr	r3, [pc, #304]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	4a4b      	ldr	r2, [pc, #300]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 8001728:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800172c:	6313      	str	r3, [r2, #48]	@ 0x30
 800172e:	4b49      	ldr	r3, [pc, #292]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001732:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001736:	607b      	str	r3, [r7, #4]
 8001738:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	603b      	str	r3, [r7, #0]
 800173e:	4b45      	ldr	r3, [pc, #276]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001742:	4a44      	ldr	r2, [pc, #272]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 8001744:	f043 0302 	orr.w	r3, r3, #2
 8001748:	6313      	str	r3, [r2, #48]	@ 0x30
 800174a:	4b42      	ldr	r3, [pc, #264]	@ (8001854 <MX_GPIO_Init+0x1d8>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	603b      	str	r3, [r7, #0]
 8001754:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_DEBUG_Pin|LED_Y0_Pin|LED_Y1_Pin, GPIO_PIN_RESET);
 8001756:	2200      	movs	r2, #0
 8001758:	2170      	movs	r1, #112	@ 0x70
 800175a:	483f      	ldr	r0, [pc, #252]	@ (8001858 <MX_GPIO_Init+0x1dc>)
 800175c:	f003 f9b6 	bl	8004acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001760:	2200      	movs	r2, #0
 8001762:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001766:	483d      	ldr	r0, [pc, #244]	@ (800185c <MX_GPIO_Init+0x1e0>)
 8001768:	f003 f9b0 	bl	8004acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 800176c:	2200      	movs	r2, #0
 800176e:	2140      	movs	r1, #64	@ 0x40
 8001770:	483b      	ldr	r0, [pc, #236]	@ (8001860 <MX_GPIO_Init+0x1e4>)
 8001772:	f003 f9ab 	bl	8004acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8001776:	2200      	movs	r2, #0
 8001778:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800177c:	4839      	ldr	r0, [pc, #228]	@ (8001864 <MX_GPIO_Init+0x1e8>)
 800177e:	f003 f9a5 	bl	8004acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8001782:	2200      	movs	r2, #0
 8001784:	2108      	movs	r1, #8
 8001786:	4838      	ldr	r0, [pc, #224]	@ (8001868 <MX_GPIO_Init+0x1ec>)
 8001788:	f003 f9a0 	bl	8004acc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = LED_DEBUG_Pin|LED_Y0_Pin|LED_Y1_Pin;
 800178c:	2370      	movs	r3, #112	@ 0x70
 800178e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001790:	2301      	movs	r3, #1
 8001792:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001794:	2300      	movs	r3, #0
 8001796:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001798:	2300      	movs	r3, #0
 800179a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800179c:	f107 031c 	add.w	r3, r7, #28
 80017a0:	4619      	mov	r1, r3
 80017a2:	482d      	ldr	r0, [pc, #180]	@ (8001858 <MX_GPIO_Init+0x1dc>)
 80017a4:	f002 fff6 	bl	8004794 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 80017a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ae:	2301      	movs	r3, #1
 80017b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b6:	2300      	movs	r3, #0
 80017b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 80017ba:	f107 031c 	add.w	r3, r7, #28
 80017be:	4619      	mov	r1, r3
 80017c0:	4826      	ldr	r0, [pc, #152]	@ (800185c <MX_GPIO_Init+0x1e0>)
 80017c2:	f002 ffe7 	bl	8004794 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 80017c6:	23c0      	movs	r3, #192	@ 0xc0
 80017c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017ca:	2300      	movs	r3, #0
 80017cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ce:	2300      	movs	r3, #0
 80017d0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d2:	f107 031c 	add.w	r3, r7, #28
 80017d6:	4619      	mov	r1, r3
 80017d8:	4822      	ldr	r0, [pc, #136]	@ (8001864 <MX_GPIO_Init+0x1e8>)
 80017da:	f002 ffdb 	bl	8004794 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 80017de:	2330      	movs	r3, #48	@ 0x30
 80017e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017e2:	2300      	movs	r3, #0
 80017e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ea:	f107 031c 	add.w	r3, r7, #28
 80017ee:	4619      	mov	r1, r3
 80017f0:	481a      	ldr	r0, [pc, #104]	@ (800185c <MX_GPIO_Init+0x1e0>)
 80017f2:	f002 ffcf 	bl	8004794 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 80017f6:	2340      	movs	r3, #64	@ 0x40
 80017f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017fa:	2301      	movs	r3, #1
 80017fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001802:	2300      	movs	r3, #0
 8001804:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8001806:	f107 031c 	add.w	r3, r7, #28
 800180a:	4619      	mov	r1, r3
 800180c:	4814      	ldr	r0, [pc, #80]	@ (8001860 <MX_GPIO_Init+0x1e4>)
 800180e:	f002 ffc1 	bl	8004794 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8001812:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001816:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001818:	2301      	movs	r3, #1
 800181a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181c:	2300      	movs	r3, #0
 800181e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001820:	2300      	movs	r3, #0
 8001822:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8001824:	f107 031c 	add.w	r3, r7, #28
 8001828:	4619      	mov	r1, r3
 800182a:	480e      	ldr	r0, [pc, #56]	@ (8001864 <MX_GPIO_Init+0x1e8>)
 800182c:	f002 ffb2 	bl	8004794 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8001830:	2308      	movs	r3, #8
 8001832:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001834:	2301      	movs	r3, #1
 8001836:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183c:	2300      	movs	r3, #0
 800183e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8001840:	f107 031c 	add.w	r3, r7, #28
 8001844:	4619      	mov	r1, r3
 8001846:	4808      	ldr	r0, [pc, #32]	@ (8001868 <MX_GPIO_Init+0x1ec>)
 8001848:	f002 ffa4 	bl	8004794 <HAL_GPIO_Init>

}
 800184c:	bf00      	nop
 800184e:	3730      	adds	r7, #48	@ 0x30
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	40023800 	.word	0x40023800
 8001858:	40021000 	.word	0x40021000
 800185c:	40020800 	.word	0x40020800
 8001860:	40021800 	.word	0x40021800
 8001864:	40020000 	.word	0x40020000
 8001868:	40020c00 	.word	0x40020c00

0800186c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001870:	4b12      	ldr	r3, [pc, #72]	@ (80018bc <MX_I2C1_Init+0x50>)
 8001872:	4a13      	ldr	r2, [pc, #76]	@ (80018c0 <MX_I2C1_Init+0x54>)
 8001874:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001876:	4b11      	ldr	r3, [pc, #68]	@ (80018bc <MX_I2C1_Init+0x50>)
 8001878:	4a12      	ldr	r2, [pc, #72]	@ (80018c4 <MX_I2C1_Init+0x58>)
 800187a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800187c:	4b0f      	ldr	r3, [pc, #60]	@ (80018bc <MX_I2C1_Init+0x50>)
 800187e:	2200      	movs	r2, #0
 8001880:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001882:	4b0e      	ldr	r3, [pc, #56]	@ (80018bc <MX_I2C1_Init+0x50>)
 8001884:	2200      	movs	r2, #0
 8001886:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001888:	4b0c      	ldr	r3, [pc, #48]	@ (80018bc <MX_I2C1_Init+0x50>)
 800188a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800188e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001890:	4b0a      	ldr	r3, [pc, #40]	@ (80018bc <MX_I2C1_Init+0x50>)
 8001892:	2200      	movs	r2, #0
 8001894:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001896:	4b09      	ldr	r3, [pc, #36]	@ (80018bc <MX_I2C1_Init+0x50>)
 8001898:	2200      	movs	r2, #0
 800189a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800189c:	4b07      	ldr	r3, [pc, #28]	@ (80018bc <MX_I2C1_Init+0x50>)
 800189e:	2200      	movs	r2, #0
 80018a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018a2:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <MX_I2C1_Init+0x50>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018a8:	4804      	ldr	r0, [pc, #16]	@ (80018bc <MX_I2C1_Init+0x50>)
 80018aa:	f003 f943 	bl	8004b34 <HAL_I2C_Init>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80018b4:	f002 fab6 	bl	8003e24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018b8:	bf00      	nop
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	200000d4 	.word	0x200000d4
 80018c0:	40005400 	.word	0x40005400
 80018c4:	000186a0 	.word	0x000186a0

080018c8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b08a      	sub	sp, #40	@ 0x28
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d0:	f107 0314 	add.w	r3, r7, #20
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	60da      	str	r2, [r3, #12]
 80018de:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a19      	ldr	r2, [pc, #100]	@ (800194c <HAL_I2C_MspInit+0x84>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d12b      	bne.n	8001942 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	613b      	str	r3, [r7, #16]
 80018ee:	4b18      	ldr	r3, [pc, #96]	@ (8001950 <HAL_I2C_MspInit+0x88>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	4a17      	ldr	r2, [pc, #92]	@ (8001950 <HAL_I2C_MspInit+0x88>)
 80018f4:	f043 0302 	orr.w	r3, r3, #2
 80018f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018fa:	4b15      	ldr	r3, [pc, #84]	@ (8001950 <HAL_I2C_MspInit+0x88>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fe:	f003 0302 	and.w	r3, r3, #2
 8001902:	613b      	str	r3, [r7, #16]
 8001904:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001906:	23c0      	movs	r3, #192	@ 0xc0
 8001908:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800190a:	2312      	movs	r3, #18
 800190c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190e:	2300      	movs	r3, #0
 8001910:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001912:	2303      	movs	r3, #3
 8001914:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001916:	2304      	movs	r3, #4
 8001918:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800191a:	f107 0314 	add.w	r3, r7, #20
 800191e:	4619      	mov	r1, r3
 8001920:	480c      	ldr	r0, [pc, #48]	@ (8001954 <HAL_I2C_MspInit+0x8c>)
 8001922:	f002 ff37 	bl	8004794 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	60fb      	str	r3, [r7, #12]
 800192a:	4b09      	ldr	r3, [pc, #36]	@ (8001950 <HAL_I2C_MspInit+0x88>)
 800192c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192e:	4a08      	ldr	r2, [pc, #32]	@ (8001950 <HAL_I2C_MspInit+0x88>)
 8001930:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001934:	6413      	str	r3, [r2, #64]	@ 0x40
 8001936:	4b06      	ldr	r3, [pc, #24]	@ (8001950 <HAL_I2C_MspInit+0x88>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001942:	bf00      	nop
 8001944:	3728      	adds	r7, #40	@ 0x28
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40005400 	.word	0x40005400
 8001950:	40023800 	.word	0x40023800
 8001954:	40020400 	.word	0x40020400

08001958 <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 8001962:	4a04      	ldr	r2, [pc, #16]	@ (8001974 <LCD_WR_REG+0x1c>)
 8001964:	88fb      	ldrh	r3, [r7, #6]
 8001966:	8013      	strh	r3, [r2, #0]
}
 8001968:	bf00      	nop
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr
 8001974:	600ffffe 	.word	0x600ffffe

08001978 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 8001982:	4a04      	ldr	r2, [pc, #16]	@ (8001994 <LCD_WR_DATA+0x1c>)
 8001984:	88fb      	ldrh	r3, [r7, #6]
 8001986:	8053      	strh	r3, [r2, #2]
}
 8001988:	bf00      	nop
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	600ffffe 	.word	0x600ffffe

08001998 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 800199e:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <LCD_RD_DATA+0x20>)
 80019a0:	885b      	ldrh	r3, [r3, #2]
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	80fb      	strh	r3, [r7, #6]
	return ram;
 80019a6:	88fb      	ldrh	r3, [r7, #6]
 80019a8:	b29b      	uxth	r3, r3
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	600ffffe 	.word	0x600ffffe

080019bc <lcdSetAddress>:


void lcdSetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80019bc:	b590      	push	{r4, r7, lr}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4604      	mov	r4, r0
 80019c4:	4608      	mov	r0, r1
 80019c6:	4611      	mov	r1, r2
 80019c8:	461a      	mov	r2, r3
 80019ca:	4623      	mov	r3, r4
 80019cc:	80fb      	strh	r3, [r7, #6]
 80019ce:	4603      	mov	r3, r0
 80019d0:	80bb      	strh	r3, [r7, #4]
 80019d2:	460b      	mov	r3, r1
 80019d4:	807b      	strh	r3, [r7, #2]
 80019d6:	4613      	mov	r3, r2
 80019d8:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 80019da:	202a      	movs	r0, #42	@ 0x2a
 80019dc:	f7ff ffbc 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 80019e0:	88fb      	ldrh	r3, [r7, #6]
 80019e2:	0a1b      	lsrs	r3, r3, #8
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7ff ffc6 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 80019ec:	88fb      	ldrh	r3, [r7, #6]
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff ffc0 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 80019f8:	887b      	ldrh	r3, [r7, #2]
 80019fa:	0a1b      	lsrs	r3, r3, #8
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff ffba 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 8001a04:	887b      	ldrh	r3, [r7, #2]
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	b29b      	uxth	r3, r3
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff ffb4 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 8001a10:	202b      	movs	r0, #43	@ 0x2b
 8001a12:	f7ff ffa1 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 8001a16:	88bb      	ldrh	r3, [r7, #4]
 8001a18:	0a1b      	lsrs	r3, r3, #8
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff ffab 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 8001a22:	88bb      	ldrh	r3, [r7, #4]
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7ff ffa5 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 8001a2e:	883b      	ldrh	r3, [r7, #0]
 8001a30:	0a1b      	lsrs	r3, r3, #8
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff ff9f 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 8001a3a:	883b      	ldrh	r3, [r7, #0]
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	b29b      	uxth	r3, r3
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff ff99 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 8001a46:	202c      	movs	r0, #44	@ 0x2c
 8001a48:	f7ff ff86 	bl	8001958 <LCD_WR_REG>
}
 8001a4c:	bf00      	nop
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd90      	pop	{r4, r7, pc}

08001a54 <lcdClear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcdClear(uint16_t color) {
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcdSetAddress(0, 0, lcddev.width - 1, lcddev.height - 1);
 8001a5e:	4b15      	ldr	r3, [pc, #84]	@ (8001ab4 <lcdClear+0x60>)
 8001a60:	881b      	ldrh	r3, [r3, #0]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	b29a      	uxth	r2, r3
 8001a66:	4b13      	ldr	r3, [pc, #76]	@ (8001ab4 <lcdClear+0x60>)
 8001a68:	885b      	ldrh	r3, [r3, #2]
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	b29b      	uxth	r3, r3
 8001a6e:	2100      	movs	r1, #0
 8001a70:	2000      	movs	r0, #0
 8001a72:	f7ff ffa3 	bl	80019bc <lcdSetAddress>
	for (i = 0; i < lcddev.width; i++) {
 8001a76:	2300      	movs	r3, #0
 8001a78:	81fb      	strh	r3, [r7, #14]
 8001a7a:	e011      	b.n	8001aa0 <lcdClear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	81bb      	strh	r3, [r7, #12]
 8001a80:	e006      	b.n	8001a90 <lcdClear+0x3c>
			LCD_WR_DATA(color);
 8001a82:	88fb      	ldrh	r3, [r7, #6]
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff ff77 	bl	8001978 <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 8001a8a:	89bb      	ldrh	r3, [r7, #12]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	81bb      	strh	r3, [r7, #12]
 8001a90:	4b08      	ldr	r3, [pc, #32]	@ (8001ab4 <lcdClear+0x60>)
 8001a92:	885b      	ldrh	r3, [r3, #2]
 8001a94:	89ba      	ldrh	r2, [r7, #12]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d3f3      	bcc.n	8001a82 <lcdClear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 8001a9a:	89fb      	ldrh	r3, [r7, #14]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	81fb      	strh	r3, [r7, #14]
 8001aa0:	4b04      	ldr	r3, [pc, #16]	@ (8001ab4 <lcdClear+0x60>)
 8001aa2:	881b      	ldrh	r3, [r3, #0]
 8001aa4:	89fa      	ldrh	r2, [r7, #14]
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d3e8      	bcc.n	8001a7c <lcdClear+0x28>
		}
	}
}
 8001aaa:	bf00      	nop
 8001aac:	bf00      	nop
 8001aae:	3710      	adds	r7, #16
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	20000128 	.word	0x20000128

08001ab8 <lcdDrawPoint>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcdDrawPoint(uint16_t x, uint16_t y, uint16_t color) {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	4603      	mov	r3, r0
 8001ac0:	80fb      	strh	r3, [r7, #6]
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	80bb      	strh	r3, [r7, #4]
 8001ac6:	4613      	mov	r3, r2
 8001ac8:	807b      	strh	r3, [r7, #2]
	lcdSetAddress(x, y, x, y);
 8001aca:	88bb      	ldrh	r3, [r7, #4]
 8001acc:	88fa      	ldrh	r2, [r7, #6]
 8001ace:	88b9      	ldrh	r1, [r7, #4]
 8001ad0:	88f8      	ldrh	r0, [r7, #6]
 8001ad2:	f7ff ff73 	bl	80019bc <lcdSetAddress>
	LCD_WR_DATA(color);
 8001ad6:	887b      	ldrh	r3, [r7, #2]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff ff4d 	bl	8001978 <LCD_WR_DATA>
}
 8001ade:	bf00      	nop
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <lcdDrawLine>:
 * @param  y2 Y coordinate of end point
 * @param  color Color to fill
 * @retval None
 */
void lcdDrawLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
		uint16_t color) {
 8001ae6:	b590      	push	{r4, r7, lr}
 8001ae8:	b08d      	sub	sp, #52	@ 0x34
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	4604      	mov	r4, r0
 8001aee:	4608      	mov	r0, r1
 8001af0:	4611      	mov	r1, r2
 8001af2:	461a      	mov	r2, r3
 8001af4:	4623      	mov	r3, r4
 8001af6:	80fb      	strh	r3, [r7, #6]
 8001af8:	4603      	mov	r3, r0
 8001afa:	80bb      	strh	r3, [r7, #4]
 8001afc:	460b      	mov	r3, r1
 8001afe:	807b      	strh	r3, [r7, #2]
 8001b00:	4613      	mov	r3, r2
 8001b02:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr = 0, yerr = 0, delta_x, delta_y, distance;
 8001b04:	2300      	movs	r3, #0
 8001b06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b08:	2300      	movs	r3, #0
 8001b0a:	627b      	str	r3, [r7, #36]	@ 0x24
	int incx, incy, uRow, uCol;
	delta_x = x2 - x1;
 8001b0c:	887a      	ldrh	r2, [r7, #2]
 8001b0e:	88fb      	ldrh	r3, [r7, #6]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	623b      	str	r3, [r7, #32]
	delta_y = y2 - y1;
 8001b14:	883a      	ldrh	r2, [r7, #0]
 8001b16:	88bb      	ldrh	r3, [r7, #4]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	61fb      	str	r3, [r7, #28]
	uRow = x1;
 8001b1c:	88fb      	ldrh	r3, [r7, #6]
 8001b1e:	60fb      	str	r3, [r7, #12]
	uCol = y1;
 8001b20:	88bb      	ldrh	r3, [r7, #4]
 8001b22:	60bb      	str	r3, [r7, #8]
	if (delta_x > 0)
 8001b24:	6a3b      	ldr	r3, [r7, #32]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	dd02      	ble.n	8001b30 <lcdDrawLine+0x4a>
		incx = 1;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	617b      	str	r3, [r7, #20]
 8001b2e:	e00b      	b.n	8001b48 <lcdDrawLine+0x62>
	else if (delta_x == 0)
 8001b30:	6a3b      	ldr	r3, [r7, #32]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d102      	bne.n	8001b3c <lcdDrawLine+0x56>
		incx = 0;
 8001b36:	2300      	movs	r3, #0
 8001b38:	617b      	str	r3, [r7, #20]
 8001b3a:	e005      	b.n	8001b48 <lcdDrawLine+0x62>
	else {
		incx = -1;
 8001b3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b40:	617b      	str	r3, [r7, #20]
		delta_x = -delta_x;
 8001b42:	6a3b      	ldr	r3, [r7, #32]
 8001b44:	425b      	negs	r3, r3
 8001b46:	623b      	str	r3, [r7, #32]
	}
	if (delta_y > 0)
 8001b48:	69fb      	ldr	r3, [r7, #28]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	dd02      	ble.n	8001b54 <lcdDrawLine+0x6e>
		incy = 1;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	613b      	str	r3, [r7, #16]
 8001b52:	e00b      	b.n	8001b6c <lcdDrawLine+0x86>
	else if (delta_y == 0)
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d102      	bne.n	8001b60 <lcdDrawLine+0x7a>
		incy = 0;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	613b      	str	r3, [r7, #16]
 8001b5e:	e005      	b.n	8001b6c <lcdDrawLine+0x86>
	else {
		incy = -1;
 8001b60:	f04f 33ff 	mov.w	r3, #4294967295
 8001b64:	613b      	str	r3, [r7, #16]
		delta_y = -delta_y;
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	425b      	negs	r3, r3
 8001b6a:	61fb      	str	r3, [r7, #28]
	}
	if (delta_x > delta_y)
 8001b6c:	6a3a      	ldr	r2, [r7, #32]
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	dd02      	ble.n	8001b7a <lcdDrawLine+0x94>
		distance = delta_x;
 8001b74:	6a3b      	ldr	r3, [r7, #32]
 8001b76:	61bb      	str	r3, [r7, #24]
 8001b78:	e001      	b.n	8001b7e <lcdDrawLine+0x98>
	else
		distance = delta_y;
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	61bb      	str	r3, [r7, #24]
	for (t = 0; t < distance + 1; t++) {
 8001b7e:	2300      	movs	r3, #0
 8001b80:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001b82:	e02b      	b.n	8001bdc <lcdDrawLine+0xf6>
		lcdDrawPoint(uRow, uCol, color);
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	68ba      	ldr	r2, [r7, #8]
 8001b8a:	b291      	uxth	r1, r2
 8001b8c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7ff ff91 	bl	8001ab8 <lcdDrawPoint>
		xerr += delta_x;
 8001b96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b98:	6a3b      	ldr	r3, [r7, #32]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
		yerr += delta_y;
 8001b9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (xerr > distance) {
 8001ba6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ba8:	69bb      	ldr	r3, [r7, #24]
 8001baa:	429a      	cmp	r2, r3
 8001bac:	dd07      	ble.n	8001bbe <lcdDrawLine+0xd8>
			xerr -= distance;
 8001bae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
			uRow += incx;
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	4413      	add	r3, r2
 8001bbc:	60fb      	str	r3, [r7, #12]
		}
		if (yerr > distance) {
 8001bbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	dd07      	ble.n	8001bd6 <lcdDrawLine+0xf0>
			yerr -= distance;
 8001bc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bc8:	69bb      	ldr	r3, [r7, #24]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	627b      	str	r3, [r7, #36]	@ 0x24
			uCol += incy;
 8001bce:	68ba      	ldr	r2, [r7, #8]
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	4413      	add	r3, r2
 8001bd4:	60bb      	str	r3, [r7, #8]
	for (t = 0; t < distance + 1; t++) {
 8001bd6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001bd8:	3301      	adds	r3, #1
 8001bda:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001bdc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	dacf      	bge.n	8001b84 <lcdDrawLine+0x9e>
		}
	}
}
 8001be4:	bf00      	nop
 8001be6:	bf00      	nop
 8001be8:	3734      	adds	r7, #52	@ 0x34
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd90      	pop	{r4, r7, pc}
	...

08001bf0 <lcdShowChar>:
 * @param sizey height (16, 24, 32) of the character in pixels (sizex is typically half the height)
 * @param mode determine whether the background color is applied
 * (!= 0 only the foreground color pixels, skipping the background)
 */
void lcdShowChar(uint16_t x, uint16_t y, uint8_t character, uint16_t fc, uint16_t bc, uint8_t sizey, uint8_t mode)
{
 8001bf0:	b590      	push	{r4, r7, lr}
 8001bf2:	b087      	sub	sp, #28
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	4604      	mov	r4, r0
 8001bf8:	4608      	mov	r0, r1
 8001bfa:	4611      	mov	r1, r2
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	4623      	mov	r3, r4
 8001c00:	80fb      	strh	r3, [r7, #6]
 8001c02:	4603      	mov	r3, r0
 8001c04:	80bb      	strh	r3, [r7, #4]
 8001c06:	460b      	mov	r3, r1
 8001c08:	70fb      	strb	r3, [r7, #3]
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 8001c12:	88fb      	ldrh	r3, [r7, #6]
 8001c14:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 8001c16:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001c1a:	085b      	lsrs	r3, r3, #1
 8001c1c:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 8001c1e:	7bfb      	ldrb	r3, [r7, #15]
 8001c20:	08db      	lsrs	r3, r3, #3
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	461a      	mov	r2, r3
 8001c26:	7bfb      	ldrb	r3, [r7, #15]
 8001c28:	f003 0307 	and.w	r3, r3, #7
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	bf14      	ite	ne
 8001c32:	2301      	movne	r3, #1
 8001c34:	2300      	moveq	r3, #0
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	4413      	add	r3, r2
 8001c3a:	b29a      	uxth	r2, r3
 8001c3c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001c40:	b29b      	uxth	r3, r3
 8001c42:	fb12 f303 	smulbb	r3, r2, r3
 8001c46:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 8001c48:	78fb      	ldrb	r3, [r7, #3]
 8001c4a:	3b20      	subs	r3, #32
 8001c4c:	70fb      	strb	r3, [r7, #3]
	lcdSetAddress(x, y, x + sizex - 1, y + sizey - 1);
 8001c4e:	7bfb      	ldrb	r3, [r7, #15]
 8001c50:	b29a      	uxth	r2, r3
 8001c52:	88fb      	ldrh	r3, [r7, #6]
 8001c54:	4413      	add	r3, r2
 8001c56:	b29b      	uxth	r3, r3
 8001c58:	3b01      	subs	r3, #1
 8001c5a:	b29c      	uxth	r4, r3
 8001c5c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001c60:	b29a      	uxth	r2, r3
 8001c62:	88bb      	ldrh	r3, [r7, #4]
 8001c64:	4413      	add	r3, r2
 8001c66:	b29b      	uxth	r3, r3
 8001c68:	3b01      	subs	r3, #1
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	88b9      	ldrh	r1, [r7, #4]
 8001c6e:	88f8      	ldrh	r0, [r7, #6]
 8001c70:	4622      	mov	r2, r4
 8001c72:	f7ff fea3 	bl	80019bc <lcdSetAddress>
	for (i = 0; i < TypefaceNum; i++) {
 8001c76:	2300      	movs	r3, #0
 8001c78:	827b      	strh	r3, [r7, #18]
 8001c7a:	e07a      	b.n	8001d72 <lcdShowChar+0x182>
		if (sizey == 12)
 8001c7c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001c80:	2b0c      	cmp	r3, #12
 8001c82:	d028      	beq.n	8001cd6 <lcdShowChar+0xe6>
			;
		else if (sizey == 16)
 8001c84:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001c88:	2b10      	cmp	r3, #16
 8001c8a:	d108      	bne.n	8001c9e <lcdShowChar+0xae>
			temp = ascii_1608[character][i];
 8001c8c:	78fa      	ldrb	r2, [r7, #3]
 8001c8e:	8a7b      	ldrh	r3, [r7, #18]
 8001c90:	493c      	ldr	r1, [pc, #240]	@ (8001d84 <lcdShowChar+0x194>)
 8001c92:	0112      	lsls	r2, r2, #4
 8001c94:	440a      	add	r2, r1
 8001c96:	4413      	add	r3, r2
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	75fb      	strb	r3, [r7, #23]
 8001c9c:	e01b      	b.n	8001cd6 <lcdShowChar+0xe6>
		else if (sizey == 24)
 8001c9e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ca2:	2b18      	cmp	r3, #24
 8001ca4:	d10b      	bne.n	8001cbe <lcdShowChar+0xce>
			temp = ascii_2412[character][i];
 8001ca6:	78fa      	ldrb	r2, [r7, #3]
 8001ca8:	8a79      	ldrh	r1, [r7, #18]
 8001caa:	4837      	ldr	r0, [pc, #220]	@ (8001d88 <lcdShowChar+0x198>)
 8001cac:	4613      	mov	r3, r2
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	4413      	add	r3, r2
 8001cb2:	011b      	lsls	r3, r3, #4
 8001cb4:	4403      	add	r3, r0
 8001cb6:	440b      	add	r3, r1
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	75fb      	strb	r3, [r7, #23]
 8001cbc:	e00b      	b.n	8001cd6 <lcdShowChar+0xe6>
		else if (sizey == 32)
 8001cbe:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001cc2:	2b20      	cmp	r3, #32
 8001cc4:	d15a      	bne.n	8001d7c <lcdShowChar+0x18c>
			temp = ascii_3216[character][i];
 8001cc6:	78fa      	ldrb	r2, [r7, #3]
 8001cc8:	8a7b      	ldrh	r3, [r7, #18]
 8001cca:	4930      	ldr	r1, [pc, #192]	@ (8001d8c <lcdShowChar+0x19c>)
 8001ccc:	0192      	lsls	r2, r2, #6
 8001cce:	440a      	add	r2, r1
 8001cd0:	4413      	add	r3, r2
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	75bb      	strb	r3, [r7, #22]
 8001cda:	e044      	b.n	8001d66 <lcdShowChar+0x176>
			if (!mode) {
 8001cdc:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d120      	bne.n	8001d26 <lcdShowChar+0x136>
				if (temp & (0x01 << t))
 8001ce4:	7dfa      	ldrb	r2, [r7, #23]
 8001ce6:	7dbb      	ldrb	r3, [r7, #22]
 8001ce8:	fa42 f303 	asr.w	r3, r2, r3
 8001cec:	f003 0301 	and.w	r3, r3, #1
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d004      	beq.n	8001cfe <lcdShowChar+0x10e>
					LCD_WR_DATA(fc);
 8001cf4:	883b      	ldrh	r3, [r7, #0]
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7ff fe3e 	bl	8001978 <LCD_WR_DATA>
 8001cfc:	e003      	b.n	8001d06 <lcdShowChar+0x116>
				else
					LCD_WR_DATA(bc);
 8001cfe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff fe39 	bl	8001978 <LCD_WR_DATA>
				m++;
 8001d06:	7d7b      	ldrb	r3, [r7, #21]
 8001d08:	3301      	adds	r3, #1
 8001d0a:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 8001d0c:	7d7b      	ldrb	r3, [r7, #21]
 8001d0e:	7bfa      	ldrb	r2, [r7, #15]
 8001d10:	fbb3 f1f2 	udiv	r1, r3, r2
 8001d14:	fb01 f202 	mul.w	r2, r1, r2
 8001d18:	1a9b      	subs	r3, r3, r2
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d11f      	bne.n	8001d60 <lcdShowChar+0x170>
					m = 0;
 8001d20:	2300      	movs	r3, #0
 8001d22:	757b      	strb	r3, [r7, #21]
					break;
 8001d24:	e022      	b.n	8001d6c <lcdShowChar+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 8001d26:	7dfa      	ldrb	r2, [r7, #23]
 8001d28:	7dbb      	ldrb	r3, [r7, #22]
 8001d2a:	fa42 f303 	asr.w	r3, r2, r3
 8001d2e:	f003 0301 	and.w	r3, r3, #1
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d005      	beq.n	8001d42 <lcdShowChar+0x152>
					lcdDrawPoint(x, y, fc);
 8001d36:	883a      	ldrh	r2, [r7, #0]
 8001d38:	88b9      	ldrh	r1, [r7, #4]
 8001d3a:	88fb      	ldrh	r3, [r7, #6]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff febb 	bl	8001ab8 <lcdDrawPoint>
				x++;
 8001d42:	88fb      	ldrh	r3, [r7, #6]
 8001d44:	3301      	adds	r3, #1
 8001d46:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 8001d48:	88fa      	ldrh	r2, [r7, #6]
 8001d4a:	8a3b      	ldrh	r3, [r7, #16]
 8001d4c:	1ad2      	subs	r2, r2, r3
 8001d4e:	7bfb      	ldrb	r3, [r7, #15]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d105      	bne.n	8001d60 <lcdShowChar+0x170>
					x = x0;
 8001d54:	8a3b      	ldrh	r3, [r7, #16]
 8001d56:	80fb      	strh	r3, [r7, #6]
					y++;
 8001d58:	88bb      	ldrh	r3, [r7, #4]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	80bb      	strh	r3, [r7, #4]
					break;
 8001d5e:	e005      	b.n	8001d6c <lcdShowChar+0x17c>
		for (t = 0; t < 8; t++) {
 8001d60:	7dbb      	ldrb	r3, [r7, #22]
 8001d62:	3301      	adds	r3, #1
 8001d64:	75bb      	strb	r3, [r7, #22]
 8001d66:	7dbb      	ldrb	r3, [r7, #22]
 8001d68:	2b07      	cmp	r3, #7
 8001d6a:	d9b7      	bls.n	8001cdc <lcdShowChar+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 8001d6c:	8a7b      	ldrh	r3, [r7, #18]
 8001d6e:	3301      	adds	r3, #1
 8001d70:	827b      	strh	r3, [r7, #18]
 8001d72:	8a7a      	ldrh	r2, [r7, #18]
 8001d74:	89bb      	ldrh	r3, [r7, #12]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d380      	bcc.n	8001c7c <lcdShowChar+0x8c>
 8001d7a:	e000      	b.n	8001d7e <lcdShowChar+0x18e>
			return;
 8001d7c:	bf00      	nop
				}
			}
		}
	}
}
 8001d7e:	371c      	adds	r7, #28
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd90      	pop	{r4, r7, pc}
 8001d84:	08008f38 	.word	0x08008f38
 8001d88:	08009528 	.word	0x08009528
 8001d8c:	0800a6f8 	.word	0x0800a6f8

08001d90 <mypow>:

uint32_t mypow(uint8_t m, uint8_t n) {
 8001d90:	b480      	push	{r7}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	460a      	mov	r2, r1
 8001d9a:	71fb      	strb	r3, [r7, #7]
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 8001da0:	2301      	movs	r3, #1
 8001da2:	60fb      	str	r3, [r7, #12]
	while (n--)
 8001da4:	e004      	b.n	8001db0 <mypow+0x20>
		result *= m;
 8001da6:	79fa      	ldrb	r2, [r7, #7]
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	fb02 f303 	mul.w	r3, r2, r3
 8001dae:	60fb      	str	r3, [r7, #12]
	while (n--)
 8001db0:	79bb      	ldrb	r3, [r7, #6]
 8001db2:	1e5a      	subs	r2, r3, #1
 8001db4:	71ba      	strb	r2, [r7, #6]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1f5      	bne.n	8001da6 <mypow+0x16>
	return result;
 8001dba:	68fb      	ldr	r3, [r7, #12]
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3714      	adds	r7, #20
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <lcdShowIntNumCenter>:
		lcdShowChar(x + t * sizex, y, temp + 48, fc, bc, sizey, mode);
	}
}
void lcdShowIntNumCenter(uint16_t x, uint16_t y, uint16_t num, uint8_t len,
		uint16_t fc, uint16_t bc, uint8_t sizey, uint8_t mode)
{
 8001dc8:	b590      	push	{r4, r7, lr}
 8001dca:	b08b      	sub	sp, #44	@ 0x2c
 8001dcc:	af04      	add	r7, sp, #16
 8001dce:	4604      	mov	r4, r0
 8001dd0:	4608      	mov	r0, r1
 8001dd2:	4611      	mov	r1, r2
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	4623      	mov	r3, r4
 8001dd8:	80fb      	strh	r3, [r7, #6]
 8001dda:	4603      	mov	r3, r0
 8001ddc:	80bb      	strh	r3, [r7, #4]
 8001dde:	460b      	mov	r3, r1
 8001de0:	807b      	strh	r3, [r7, #2]
 8001de2:	4613      	mov	r3, r2
 8001de4:	707b      	strb	r3, [r7, #1]
    uint8_t t, temp;
    uint8_t enshow = 0;
 8001de6:	2300      	movs	r3, #0
 8001de8:	75bb      	strb	r3, [r7, #22]
    uint8_t sizex = sizey / 2;
 8001dea:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001dee:	085b      	lsrs	r3, r3, #1
 8001df0:	757b      	strb	r3, [r7, #21]
    uint16_t total_width = len * sizex;
 8001df2:	787b      	ldrb	r3, [r7, #1]
 8001df4:	b29a      	uxth	r2, r3
 8001df6:	7d7b      	ldrb	r3, [r7, #21]
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	fb12 f303 	smulbb	r3, r2, r3
 8001dfe:	827b      	strh	r3, [r7, #18]
    uint16_t start_x = x - (total_width / 2);
 8001e00:	8a7b      	ldrh	r3, [r7, #18]
 8001e02:	085b      	lsrs	r3, r3, #1
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	88fa      	ldrh	r2, [r7, #6]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	823b      	strh	r3, [r7, #16]
    uint16_t start_y = y - (sizey / 2);
 8001e0c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001e10:	085b      	lsrs	r3, r3, #1
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	461a      	mov	r2, r3
 8001e16:	88bb      	ldrh	r3, [r7, #4]
 8001e18:	1a9b      	subs	r3, r3, r2
 8001e1a:	81fb      	strh	r3, [r7, #14]

    for (t = 0; t < len; t++) {
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	75fb      	strb	r3, [r7, #23]
 8001e20:	e05b      	b.n	8001eda <lcdShowIntNumCenter+0x112>
        temp = (num / mypow(10, len - t - 1)) % 10;
 8001e22:	887c      	ldrh	r4, [r7, #2]
 8001e24:	787a      	ldrb	r2, [r7, #1]
 8001e26:	7dfb      	ldrb	r3, [r7, #23]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	3b01      	subs	r3, #1
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	4619      	mov	r1, r3
 8001e32:	200a      	movs	r0, #10
 8001e34:	f7ff ffac 	bl	8001d90 <mypow>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	fbb4 f1f3 	udiv	r1, r4, r3
 8001e3e:	4b2b      	ldr	r3, [pc, #172]	@ (8001eec <lcdShowIntNumCenter+0x124>)
 8001e40:	fba3 2301 	umull	r2, r3, r3, r1
 8001e44:	08da      	lsrs	r2, r3, #3
 8001e46:	4613      	mov	r3, r2
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	4413      	add	r3, r2
 8001e4c:	005b      	lsls	r3, r3, #1
 8001e4e:	1aca      	subs	r2, r1, r3
 8001e50:	4613      	mov	r3, r2
 8001e52:	737b      	strb	r3, [r7, #13]
        if (enshow == 0 && t < (len - 1)) {
 8001e54:	7dbb      	ldrb	r3, [r7, #22]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d122      	bne.n	8001ea0 <lcdShowIntNumCenter+0xd8>
 8001e5a:	7dfa      	ldrb	r2, [r7, #23]
 8001e5c:	787b      	ldrb	r3, [r7, #1]
 8001e5e:	3b01      	subs	r3, #1
 8001e60:	429a      	cmp	r2, r3
 8001e62:	da1d      	bge.n	8001ea0 <lcdShowIntNumCenter+0xd8>
            if (temp == 0) {
 8001e64:	7b7b      	ldrb	r3, [r7, #13]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d118      	bne.n	8001e9c <lcdShowIntNumCenter+0xd4>
                lcdShowChar(start_x + t * sizex, start_y, '0', fc, bc, sizey, mode); // Display '0' instead of blank space
 8001e6a:	7dfb      	ldrb	r3, [r7, #23]
 8001e6c:	b29a      	uxth	r2, r3
 8001e6e:	7d7b      	ldrb	r3, [r7, #21]
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	fb12 f303 	smulbb	r3, r2, r3
 8001e76:	b29a      	uxth	r2, r3
 8001e78:	8a3b      	ldrh	r3, [r7, #16]
 8001e7a:	4413      	add	r3, r2
 8001e7c:	b298      	uxth	r0, r3
 8001e7e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001e80:	89f9      	ldrh	r1, [r7, #14]
 8001e82:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001e86:	9302      	str	r3, [sp, #8]
 8001e88:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001e8c:	9301      	str	r3, [sp, #4]
 8001e8e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001e90:	9300      	str	r3, [sp, #0]
 8001e92:	4613      	mov	r3, r2
 8001e94:	2230      	movs	r2, #48	@ 0x30
 8001e96:	f7ff feab 	bl	8001bf0 <lcdShowChar>
                continue;
 8001e9a:	e01b      	b.n	8001ed4 <lcdShowIntNumCenter+0x10c>
            } else
                enshow = 1;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	75bb      	strb	r3, [r7, #22]
        }
        lcdShowChar(start_x + t * sizex, start_y, temp + 48, fc, bc, sizey, mode);
 8001ea0:	7dfb      	ldrb	r3, [r7, #23]
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	7d7b      	ldrb	r3, [r7, #21]
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	fb12 f303 	smulbb	r3, r2, r3
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	8a3b      	ldrh	r3, [r7, #16]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	b298      	uxth	r0, r3
 8001eb4:	7b7b      	ldrb	r3, [r7, #13]
 8001eb6:	3330      	adds	r3, #48	@ 0x30
 8001eb8:	b2da      	uxtb	r2, r3
 8001eba:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 8001ebc:	89f9      	ldrh	r1, [r7, #14]
 8001ebe:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001ec2:	9302      	str	r3, [sp, #8]
 8001ec4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001ec8:	9301      	str	r3, [sp, #4]
 8001eca:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	4623      	mov	r3, r4
 8001ed0:	f7ff fe8e 	bl	8001bf0 <lcdShowChar>
    for (t = 0; t < len; t++) {
 8001ed4:	7dfb      	ldrb	r3, [r7, #23]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	75fb      	strb	r3, [r7, #23]
 8001eda:	7dfa      	ldrb	r2, [r7, #23]
 8001edc:	787b      	ldrb	r3, [r7, #1]
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	d39f      	bcc.n	8001e22 <lcdShowIntNumCenter+0x5a>
    }
}
 8001ee2:	bf00      	nop
 8001ee4:	bf00      	nop
 8001ee6:	371c      	adds	r7, #28
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd90      	pop	{r4, r7, pc}
 8001eec:	cccccccd 	.word	0xcccccccd

08001ef0 <lcdSetDirection>:
			k++;
		}
	}
}

void lcdSetDirection(uint8_t dir) {
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 8001efa:	79fb      	ldrb	r3, [r7, #7]
 8001efc:	091b      	lsrs	r3, r3, #4
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	f003 0303 	and.w	r3, r3, #3
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d007      	beq.n	8001f1a <lcdSetDirection+0x2a>
		lcddev.width = 320;
 8001f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f34 <lcdSetDirection+0x44>)
 8001f0c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001f10:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 8001f12:	4b08      	ldr	r3, [pc, #32]	@ (8001f34 <lcdSetDirection+0x44>)
 8001f14:	22f0      	movs	r2, #240	@ 0xf0
 8001f16:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 8001f18:	e006      	b.n	8001f28 <lcdSetDirection+0x38>
		lcddev.width = 240;
 8001f1a:	4b06      	ldr	r3, [pc, #24]	@ (8001f34 <lcdSetDirection+0x44>)
 8001f1c:	22f0      	movs	r2, #240	@ 0xf0
 8001f1e:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 8001f20:	4b04      	ldr	r3, [pc, #16]	@ (8001f34 <lcdSetDirection+0x44>)
 8001f22:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001f26:	805a      	strh	r2, [r3, #2]
}
 8001f28:	bf00      	nop
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr
 8001f34:	20000128 	.word	0x20000128

08001f38 <initLCD>:

void initLCD(void) {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f42:	48aa      	ldr	r0, [pc, #680]	@ (80021ec <initLCD+0x2b4>)
 8001f44:	f002 fdc2 	bl	8004acc <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001f48:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f4c:	f002 faec 	bl	8004528 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001f50:	2201      	movs	r2, #1
 8001f52:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f56:	48a5      	ldr	r0, [pc, #660]	@ (80021ec <initLCD+0x2b4>)
 8001f58:	f002 fdb8 	bl	8004acc <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001f5c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f60:	f002 fae2 	bl	8004528 <HAL_Delay>
	lcdSetDirection(DFT_SCAN_DIR);
 8001f64:	2000      	movs	r0, #0
 8001f66:	f7ff ffc3 	bl	8001ef0 <lcdSetDirection>
	LCD_WR_REG(0XD3);
 8001f6a:	20d3      	movs	r0, #211	@ 0xd3
 8001f6c:	f7ff fcf4 	bl	8001958 <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 8001f70:	f7ff fd12 	bl	8001998 <LCD_RD_DATA>
 8001f74:	4603      	mov	r3, r0
 8001f76:	461a      	mov	r2, r3
 8001f78:	4b9d      	ldr	r3, [pc, #628]	@ (80021f0 <initLCD+0x2b8>)
 8001f7a:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8001f7c:	f7ff fd0c 	bl	8001998 <LCD_RD_DATA>
 8001f80:	4603      	mov	r3, r0
 8001f82:	461a      	mov	r2, r3
 8001f84:	4b9a      	ldr	r3, [pc, #616]	@ (80021f0 <initLCD+0x2b8>)
 8001f86:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8001f88:	f7ff fd06 	bl	8001998 <LCD_RD_DATA>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	461a      	mov	r2, r3
 8001f90:	4b97      	ldr	r3, [pc, #604]	@ (80021f0 <initLCD+0x2b8>)
 8001f92:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 8001f94:	4b96      	ldr	r3, [pc, #600]	@ (80021f0 <initLCD+0x2b8>)
 8001f96:	889b      	ldrh	r3, [r3, #4]
 8001f98:	021b      	lsls	r3, r3, #8
 8001f9a:	b29a      	uxth	r2, r3
 8001f9c:	4b94      	ldr	r3, [pc, #592]	@ (80021f0 <initLCD+0x2b8>)
 8001f9e:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 8001fa0:	f7ff fcfa 	bl	8001998 <LCD_RD_DATA>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	4b91      	ldr	r3, [pc, #580]	@ (80021f0 <initLCD+0x2b8>)
 8001faa:	889b      	ldrh	r3, [r3, #4]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	b29a      	uxth	r2, r3
 8001fb0:	4b8f      	ldr	r3, [pc, #572]	@ (80021f0 <initLCD+0x2b8>)
 8001fb2:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001fb4:	20cf      	movs	r0, #207	@ 0xcf
 8001fb6:	f7ff fccf 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001fba:	2000      	movs	r0, #0
 8001fbc:	f7ff fcdc 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001fc0:	20c1      	movs	r0, #193	@ 0xc1
 8001fc2:	f7ff fcd9 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001fc6:	2030      	movs	r0, #48	@ 0x30
 8001fc8:	f7ff fcd6 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001fcc:	20ed      	movs	r0, #237	@ 0xed
 8001fce:	f7ff fcc3 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001fd2:	2064      	movs	r0, #100	@ 0x64
 8001fd4:	f7ff fcd0 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001fd8:	2003      	movs	r0, #3
 8001fda:	f7ff fccd 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001fde:	2012      	movs	r0, #18
 8001fe0:	f7ff fcca 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001fe4:	2081      	movs	r0, #129	@ 0x81
 8001fe6:	f7ff fcc7 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001fea:	20e8      	movs	r0, #232	@ 0xe8
 8001fec:	f7ff fcb4 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001ff0:	2085      	movs	r0, #133	@ 0x85
 8001ff2:	f7ff fcc1 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001ff6:	2010      	movs	r0, #16
 8001ff8:	f7ff fcbe 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001ffc:	207a      	movs	r0, #122	@ 0x7a
 8001ffe:	f7ff fcbb 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8002002:	20cb      	movs	r0, #203	@ 0xcb
 8002004:	f7ff fca8 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8002008:	2039      	movs	r0, #57	@ 0x39
 800200a:	f7ff fcb5 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 800200e:	202c      	movs	r0, #44	@ 0x2c
 8002010:	f7ff fcb2 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002014:	2000      	movs	r0, #0
 8002016:	f7ff fcaf 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 800201a:	2034      	movs	r0, #52	@ 0x34
 800201c:	f7ff fcac 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8002020:	2002      	movs	r0, #2
 8002022:	f7ff fca9 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8002026:	20f7      	movs	r0, #247	@ 0xf7
 8002028:	f7ff fc96 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 800202c:	2020      	movs	r0, #32
 800202e:	f7ff fca3 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8002032:	20ea      	movs	r0, #234	@ 0xea
 8002034:	f7ff fc90 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002038:	2000      	movs	r0, #0
 800203a:	f7ff fc9d 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800203e:	2000      	movs	r0, #0
 8002040:	f7ff fc9a 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8002044:	20c0      	movs	r0, #192	@ 0xc0
 8002046:	f7ff fc87 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 800204a:	201b      	movs	r0, #27
 800204c:	f7ff fc94 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8002050:	20c1      	movs	r0, #193	@ 0xc1
 8002052:	f7ff fc81 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8002056:	2001      	movs	r0, #1
 8002058:	f7ff fc8e 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 800205c:	20c5      	movs	r0, #197	@ 0xc5
 800205e:	f7ff fc7b 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8002062:	2030      	movs	r0, #48	@ 0x30
 8002064:	f7ff fc88 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8002068:	2030      	movs	r0, #48	@ 0x30
 800206a:	f7ff fc85 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800206e:	20c7      	movs	r0, #199	@ 0xc7
 8002070:	f7ff fc72 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8002074:	20b7      	movs	r0, #183	@ 0xb7
 8002076:	f7ff fc7f 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 800207a:	2036      	movs	r0, #54	@ 0x36
 800207c:	f7ff fc6c 	bl	8001958 <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 8002080:	2008      	movs	r0, #8
 8002082:	f7ff fc79 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8002086:	203a      	movs	r0, #58	@ 0x3a
 8002088:	f7ff fc66 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 800208c:	2055      	movs	r0, #85	@ 0x55
 800208e:	f7ff fc73 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8002092:	20b1      	movs	r0, #177	@ 0xb1
 8002094:	f7ff fc60 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002098:	2000      	movs	r0, #0
 800209a:	f7ff fc6d 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800209e:	201a      	movs	r0, #26
 80020a0:	f7ff fc6a 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 80020a4:	20b6      	movs	r0, #182	@ 0xb6
 80020a6:	f7ff fc57 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 80020aa:	200a      	movs	r0, #10
 80020ac:	f7ff fc64 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 80020b0:	20a2      	movs	r0, #162	@ 0xa2
 80020b2:	f7ff fc61 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 80020b6:	20f2      	movs	r0, #242	@ 0xf2
 80020b8:	f7ff fc4e 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80020bc:	2000      	movs	r0, #0
 80020be:	f7ff fc5b 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 80020c2:	2026      	movs	r0, #38	@ 0x26
 80020c4:	f7ff fc48 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 80020c8:	2001      	movs	r0, #1
 80020ca:	f7ff fc55 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 80020ce:	20e0      	movs	r0, #224	@ 0xe0
 80020d0:	f7ff fc42 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 80020d4:	200f      	movs	r0, #15
 80020d6:	f7ff fc4f 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 80020da:	202a      	movs	r0, #42	@ 0x2a
 80020dc:	f7ff fc4c 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80020e0:	2028      	movs	r0, #40	@ 0x28
 80020e2:	f7ff fc49 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80020e6:	2008      	movs	r0, #8
 80020e8:	f7ff fc46 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 80020ec:	200e      	movs	r0, #14
 80020ee:	f7ff fc43 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80020f2:	2008      	movs	r0, #8
 80020f4:	f7ff fc40 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80020f8:	2054      	movs	r0, #84	@ 0x54
 80020fa:	f7ff fc3d 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80020fe:	20a9      	movs	r0, #169	@ 0xa9
 8002100:	f7ff fc3a 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8002104:	2043      	movs	r0, #67	@ 0x43
 8002106:	f7ff fc37 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 800210a:	200a      	movs	r0, #10
 800210c:	f7ff fc34 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002110:	200f      	movs	r0, #15
 8002112:	f7ff fc31 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002116:	2000      	movs	r0, #0
 8002118:	f7ff fc2e 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800211c:	2000      	movs	r0, #0
 800211e:	f7ff fc2b 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002122:	2000      	movs	r0, #0
 8002124:	f7ff fc28 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002128:	2000      	movs	r0, #0
 800212a:	f7ff fc25 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 800212e:	20e1      	movs	r0, #225	@ 0xe1
 8002130:	f7ff fc12 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002134:	2000      	movs	r0, #0
 8002136:	f7ff fc1f 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 800213a:	2015      	movs	r0, #21
 800213c:	f7ff fc1c 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8002140:	2017      	movs	r0, #23
 8002142:	f7ff fc19 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8002146:	2007      	movs	r0, #7
 8002148:	f7ff fc16 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 800214c:	2011      	movs	r0, #17
 800214e:	f7ff fc13 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8002152:	2006      	movs	r0, #6
 8002154:	f7ff fc10 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8002158:	202b      	movs	r0, #43	@ 0x2b
 800215a:	f7ff fc0d 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800215e:	2056      	movs	r0, #86	@ 0x56
 8002160:	f7ff fc0a 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8002164:	203c      	movs	r0, #60	@ 0x3c
 8002166:	f7ff fc07 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 800216a:	2005      	movs	r0, #5
 800216c:	f7ff fc04 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002170:	2010      	movs	r0, #16
 8002172:	f7ff fc01 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002176:	200f      	movs	r0, #15
 8002178:	f7ff fbfe 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800217c:	203f      	movs	r0, #63	@ 0x3f
 800217e:	f7ff fbfb 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002182:	203f      	movs	r0, #63	@ 0x3f
 8002184:	f7ff fbf8 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002188:	200f      	movs	r0, #15
 800218a:	f7ff fbf5 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 800218e:	202b      	movs	r0, #43	@ 0x2b
 8002190:	f7ff fbe2 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002194:	2000      	movs	r0, #0
 8002196:	f7ff fbef 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800219a:	2000      	movs	r0, #0
 800219c:	f7ff fbec 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 80021a0:	2001      	movs	r0, #1
 80021a2:	f7ff fbe9 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 80021a6:	203f      	movs	r0, #63	@ 0x3f
 80021a8:	f7ff fbe6 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 80021ac:	202a      	movs	r0, #42	@ 0x2a
 80021ae:	f7ff fbd3 	bl	8001958 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80021b2:	2000      	movs	r0, #0
 80021b4:	f7ff fbe0 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80021b8:	2000      	movs	r0, #0
 80021ba:	f7ff fbdd 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80021be:	2000      	movs	r0, #0
 80021c0:	f7ff fbda 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 80021c4:	20ef      	movs	r0, #239	@ 0xef
 80021c6:	f7ff fbd7 	bl	8001978 <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 80021ca:	2011      	movs	r0, #17
 80021cc:	f7ff fbc4 	bl	8001958 <LCD_WR_REG>
	HAL_Delay(120);
 80021d0:	2078      	movs	r0, #120	@ 0x78
 80021d2:	f002 f9a9 	bl	8004528 <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 80021d6:	2029      	movs	r0, #41	@ 0x29
 80021d8:	f7ff fbbe 	bl	8001958 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80021dc:	2201      	movs	r2, #1
 80021de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021e2:	4804      	ldr	r0, [pc, #16]	@ (80021f4 <initLCD+0x2bc>)
 80021e4:	f002 fc72 	bl	8004acc <HAL_GPIO_WritePin>
}
 80021e8:	bf00      	nop
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	40020800 	.word	0x40020800
 80021f0:	20000128 	.word	0x20000128
 80021f4:	40020000 	.word	0x40020000

080021f8 <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c) {
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	60f8      	str	r0, [r7, #12]
 8002200:	60b9      	str	r1, [r7, #8]
 8002202:	607a      	str	r2, [r7, #4]
 8002204:	603b      	str	r3, [r7, #0]
	lcdDrawPoint(xc + x, yc + y, c);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	b29a      	uxth	r2, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	b29b      	uxth	r3, r3
 800220e:	4413      	add	r3, r2
 8002210:	b298      	uxth	r0, r3
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	b29a      	uxth	r2, r3
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	b29b      	uxth	r3, r3
 800221a:	4413      	add	r3, r2
 800221c:	b29b      	uxth	r3, r3
 800221e:	8b3a      	ldrh	r2, [r7, #24]
 8002220:	4619      	mov	r1, r3
 8002222:	f7ff fc49 	bl	8001ab8 <lcdDrawPoint>

	lcdDrawPoint(xc - x, yc + y, c);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	b29a      	uxth	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	b29b      	uxth	r3, r3
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	b298      	uxth	r0, r3
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	b29a      	uxth	r2, r3
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	b29b      	uxth	r3, r3
 800223a:	4413      	add	r3, r2
 800223c:	b29b      	uxth	r3, r3
 800223e:	8b3a      	ldrh	r2, [r7, #24]
 8002240:	4619      	mov	r1, r3
 8002242:	f7ff fc39 	bl	8001ab8 <lcdDrawPoint>

	lcdDrawPoint(xc + x, yc - y, c);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	b29a      	uxth	r2, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	b29b      	uxth	r3, r3
 800224e:	4413      	add	r3, r2
 8002250:	b298      	uxth	r0, r3
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	b29a      	uxth	r2, r3
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	b29b      	uxth	r3, r3
 800225a:	1ad3      	subs	r3, r2, r3
 800225c:	b29b      	uxth	r3, r3
 800225e:	8b3a      	ldrh	r2, [r7, #24]
 8002260:	4619      	mov	r1, r3
 8002262:	f7ff fc29 	bl	8001ab8 <lcdDrawPoint>

	lcdDrawPoint(xc - x, yc - y, c);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	b29a      	uxth	r2, r3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	b29b      	uxth	r3, r3
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	b298      	uxth	r0, r3
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	b29a      	uxth	r2, r3
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	b29b      	uxth	r3, r3
 800227a:	1ad3      	subs	r3, r2, r3
 800227c:	b29b      	uxth	r3, r3
 800227e:	8b3a      	ldrh	r2, [r7, #24]
 8002280:	4619      	mov	r1, r3
 8002282:	f7ff fc19 	bl	8001ab8 <lcdDrawPoint>

	lcdDrawPoint(xc + y, yc + x, c);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	b29a      	uxth	r2, r3
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	b29b      	uxth	r3, r3
 800228e:	4413      	add	r3, r2
 8002290:	b298      	uxth	r0, r3
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	b29a      	uxth	r2, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	b29b      	uxth	r3, r3
 800229a:	4413      	add	r3, r2
 800229c:	b29b      	uxth	r3, r3
 800229e:	8b3a      	ldrh	r2, [r7, #24]
 80022a0:	4619      	mov	r1, r3
 80022a2:	f7ff fc09 	bl	8001ab8 <lcdDrawPoint>

	lcdDrawPoint(xc - y, yc + x, c);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	b29a      	uxth	r2, r3
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	b298      	uxth	r0, r3
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	b29a      	uxth	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	4413      	add	r3, r2
 80022bc:	b29b      	uxth	r3, r3
 80022be:	8b3a      	ldrh	r2, [r7, #24]
 80022c0:	4619      	mov	r1, r3
 80022c2:	f7ff fbf9 	bl	8001ab8 <lcdDrawPoint>

	lcdDrawPoint(xc + y, yc - x, c);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	b29a      	uxth	r2, r3
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	4413      	add	r3, r2
 80022d0:	b298      	uxth	r0, r3
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	b29a      	uxth	r2, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	b29b      	uxth	r3, r3
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	b29b      	uxth	r3, r3
 80022de:	8b3a      	ldrh	r2, [r7, #24]
 80022e0:	4619      	mov	r1, r3
 80022e2:	f7ff fbe9 	bl	8001ab8 <lcdDrawPoint>

	lcdDrawPoint(xc - y, yc - x, c);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	b29a      	uxth	r2, r3
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	1ad3      	subs	r3, r2, r3
 80022f0:	b298      	uxth	r0, r3
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	b29a      	uxth	r2, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	8b3a      	ldrh	r2, [r7, #24]
 8002300:	4619      	mov	r1, r3
 8002302:	f7ff fbd9 	bl	8001ab8 <lcdDrawPoint>
}
 8002306:	bf00      	nop
 8002308:	3710      	adds	r7, #16
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}

0800230e <lcdDrawCircle>:
 * @param c Color to be used for drawing the circle.
 * @param r radius of the circle
 * @param Boolean indicating whether to fill the circle (non-zero value) or just draw the outline (zero value).
 */
void lcdDrawCircle(int xc, int yc, uint16_t c, int r, int fill)
{
 800230e:	b580      	push	{r7, lr}
 8002310:	b08a      	sub	sp, #40	@ 0x28
 8002312:	af02      	add	r7, sp, #8
 8002314:	60f8      	str	r0, [r7, #12]
 8002316:	60b9      	str	r1, [r7, #8]
 8002318:	603b      	str	r3, [r7, #0]
 800231a:	4613      	mov	r3, r2
 800231c:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 800231e:	2300      	movs	r3, #0
 8002320:	61fb      	str	r3, [r7, #28]
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	f1c3 0303 	rsb	r3, r3, #3
 800232e:	613b      	str	r3, [r7, #16]

	if (fill) {
 8002330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002332:	2b00      	cmp	r3, #0
 8002334:	d04f      	beq.n	80023d6 <lcdDrawCircle+0xc8>
		while (x <= y) {
 8002336:	e029      	b.n	800238c <lcdDrawCircle+0x7e>
			for (yi = x; yi <= y; yi++)
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	617b      	str	r3, [r7, #20]
 800233c:	e00a      	b.n	8002354 <lcdDrawCircle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 800233e:	88fb      	ldrh	r3, [r7, #6]
 8002340:	9300      	str	r3, [sp, #0]
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	69fa      	ldr	r2, [r7, #28]
 8002346:	68b9      	ldr	r1, [r7, #8]
 8002348:	68f8      	ldr	r0, [r7, #12]
 800234a:	f7ff ff55 	bl	80021f8 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	3301      	adds	r3, #1
 8002352:	617b      	str	r3, [r7, #20]
 8002354:	697a      	ldr	r2, [r7, #20]
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	429a      	cmp	r2, r3
 800235a:	ddf0      	ble.n	800233e <lcdDrawCircle+0x30>

			if (d < 0) {
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	2b00      	cmp	r3, #0
 8002360:	da06      	bge.n	8002370 <lcdDrawCircle+0x62>
				d = d + 4 * x + 6;
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	009a      	lsls	r2, r3, #2
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	4413      	add	r3, r2
 800236a:	3306      	adds	r3, #6
 800236c:	613b      	str	r3, [r7, #16]
 800236e:	e00a      	b.n	8002386 <lcdDrawCircle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 8002370:	69fa      	ldr	r2, [r7, #28]
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	009a      	lsls	r2, r3, #2
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	4413      	add	r3, r2
 800237c:	330a      	adds	r3, #10
 800237e:	613b      	str	r3, [r7, #16]
				y--;
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	3b01      	subs	r3, #1
 8002384:	61bb      	str	r3, [r7, #24]
			}
			x++;
 8002386:	69fb      	ldr	r3, [r7, #28]
 8002388:	3301      	adds	r3, #1
 800238a:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 800238c:	69fa      	ldr	r2, [r7, #28]
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	429a      	cmp	r2, r3
 8002392:	ddd1      	ble.n	8002338 <lcdDrawCircle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 8002394:	e023      	b.n	80023de <lcdDrawCircle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 8002396:	88fb      	ldrh	r3, [r7, #6]
 8002398:	9300      	str	r3, [sp, #0]
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	69fa      	ldr	r2, [r7, #28]
 800239e:	68b9      	ldr	r1, [r7, #8]
 80023a0:	68f8      	ldr	r0, [r7, #12]
 80023a2:	f7ff ff29 	bl	80021f8 <_draw_circle_8>
			if (d < 0) {
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	da06      	bge.n	80023ba <lcdDrawCircle+0xac>
				d = d + 4 * x + 6;
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	009a      	lsls	r2, r3, #2
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	4413      	add	r3, r2
 80023b4:	3306      	adds	r3, #6
 80023b6:	613b      	str	r3, [r7, #16]
 80023b8:	e00a      	b.n	80023d0 <lcdDrawCircle+0xc2>
				d = d + 4 * (x - y) + 10;
 80023ba:	69fa      	ldr	r2, [r7, #28]
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	009a      	lsls	r2, r3, #2
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	4413      	add	r3, r2
 80023c6:	330a      	adds	r3, #10
 80023c8:	613b      	str	r3, [r7, #16]
				y--;
 80023ca:	69bb      	ldr	r3, [r7, #24]
 80023cc:	3b01      	subs	r3, #1
 80023ce:	61bb      	str	r3, [r7, #24]
			x++;
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	3301      	adds	r3, #1
 80023d4:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 80023d6:	69fa      	ldr	r2, [r7, #28]
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	429a      	cmp	r2, r3
 80023dc:	dddb      	ble.n	8002396 <lcdDrawCircle+0x88>
}
 80023de:	bf00      	nop
 80023e0:	3720      	adds	r7, #32
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
	...

080023e8 <lcdShowString>:
 * @param mode determine whether the background color is applied
 * (!= 0 only the foreground color pixels, skipping the background)
 */
void lcdShowString(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode)
{
 80023e8:	b590      	push	{r4, r7, lr}
 80023ea:	b08b      	sub	sp, #44	@ 0x2c
 80023ec:	af04      	add	r7, sp, #16
 80023ee:	60ba      	str	r2, [r7, #8]
 80023f0:	461a      	mov	r2, r3
 80023f2:	4603      	mov	r3, r0
 80023f4:	81fb      	strh	r3, [r7, #14]
 80023f6:	460b      	mov	r3, r1
 80023f8:	81bb      	strh	r3, [r7, #12]
 80023fa:	4613      	mov	r3, r2
 80023fc:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 80023fe:	89fb      	ldrh	r3, [r7, #14]
 8002400:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0; // used to handle characters that are more than one byte long (e.g., Chinese characters)
 8002402:	2300      	movs	r3, #0
 8002404:	75fb      	strb	r3, [r7, #23]
	while (*str != 0)
 8002406:	e048      	b.n	800249a <lcdShowString+0xb2>
	{
		if (!bHz)
 8002408:	7dfb      	ldrb	r3, [r7, #23]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d145      	bne.n	800249a <lcdShowString+0xb2>
		{
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 800240e:	89fa      	ldrh	r2, [r7, #14]
 8002410:	4b26      	ldr	r3, [pc, #152]	@ (80024ac <lcdShowString+0xc4>)
 8002412:	881b      	ldrh	r3, [r3, #0]
 8002414:	4619      	mov	r1, r3
 8002416:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800241a:	085b      	lsrs	r3, r3, #1
 800241c:	b2db      	uxtb	r3, r3
 800241e:	1acb      	subs	r3, r1, r3
 8002420:	429a      	cmp	r2, r3
 8002422:	dc3f      	bgt.n	80024a4 <lcdShowString+0xbc>
 8002424:	89ba      	ldrh	r2, [r7, #12]
 8002426:	4b21      	ldr	r3, [pc, #132]	@ (80024ac <lcdShowString+0xc4>)
 8002428:	885b      	ldrh	r3, [r3, #2]
 800242a:	4619      	mov	r1, r3
 800242c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002430:	1acb      	subs	r3, r1, r3
 8002432:	429a      	cmp	r2, r3
 8002434:	dc36      	bgt.n	80024a4 <lcdShowString+0xbc>
				return;
			if (*str > 0x80)
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	2b80      	cmp	r3, #128	@ 0x80
 800243c:	d902      	bls.n	8002444 <lcdShowString+0x5c>
				bHz = 1;
 800243e:	2301      	movs	r3, #1
 8002440:	75fb      	strb	r3, [r7, #23]
 8002442:	e02a      	b.n	800249a <lcdShowString+0xb2>
			else
			{
				if (*str == 0x0D)
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	2b0d      	cmp	r3, #13
 800244a:	d10b      	bne.n	8002464 <lcdShowString+0x7c>
				{
					y += sizey;
 800244c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002450:	b29a      	uxth	r2, r3
 8002452:	89bb      	ldrh	r3, [r7, #12]
 8002454:	4413      	add	r3, r2
 8002456:	81bb      	strh	r3, [r7, #12]
					x = x0;
 8002458:	8abb      	ldrh	r3, [r7, #20]
 800245a:	81fb      	strh	r3, [r7, #14]
					str++;
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	3301      	adds	r3, #1
 8002460:	60bb      	str	r3, [r7, #8]
 8002462:	e017      	b.n	8002494 <lcdShowString+0xac>
				}
				else
				{
					lcdShowChar(x, y, *str, fc, bc, sizey, mode);
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	781a      	ldrb	r2, [r3, #0]
 8002468:	88fc      	ldrh	r4, [r7, #6]
 800246a:	89b9      	ldrh	r1, [r7, #12]
 800246c:	89f8      	ldrh	r0, [r7, #14]
 800246e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002472:	9302      	str	r3, [sp, #8]
 8002474:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002478:	9301      	str	r3, [sp, #4]
 800247a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800247c:	9300      	str	r3, [sp, #0]
 800247e:	4623      	mov	r3, r4
 8002480:	f7ff fbb6 	bl	8001bf0 <lcdShowChar>
					x += sizey / 2;
 8002484:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002488:	085b      	lsrs	r3, r3, #1
 800248a:	b2db      	uxtb	r3, r3
 800248c:	461a      	mov	r2, r3
 800248e:	89fb      	ldrh	r3, [r7, #14]
 8002490:	4413      	add	r3, r2
 8002492:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	3301      	adds	r3, #1
 8002498:	60bb      	str	r3, [r7, #8]
	while (*str != 0)
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d1b2      	bne.n	8002408 <lcdShowString+0x20>
 80024a2:	e000      	b.n	80024a6 <lcdShowString+0xbe>
				return;
 80024a4:	bf00      	nop
			}
		}
	}
}
 80024a6:	371c      	adds	r7, #28
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd90      	pop	{r4, r7, pc}
 80024ac:	20000128 	.word	0x20000128

080024b0 <lcdShowStringCenter>:
 * @param bc Background color behind the text.
 * @param sizey Height of the characters (can be 16, 24, 32).
 * @param mode Determine whether the background color is applied
 * (!= 0 only the foreground color pixels, skipping the background).
 */
void lcdShowStringCenter(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc, uint8_t sizey, uint8_t mode) {
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b08c      	sub	sp, #48	@ 0x30
 80024b4:	af04      	add	r7, sp, #16
 80024b6:	60ba      	str	r2, [r7, #8]
 80024b8:	461a      	mov	r2, r3
 80024ba:	4603      	mov	r3, r0
 80024bc:	81fb      	strh	r3, [r7, #14]
 80024be:	460b      	mov	r3, r1
 80024c0:	81bb      	strh	r3, [r7, #12]
 80024c2:	4613      	mov	r3, r2
 80024c4:	80fb      	strh	r3, [r7, #6]
    uint8_t sizex = sizey / 2;
 80024c6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80024ca:	085b      	lsrs	r3, r3, #1
 80024cc:	75fb      	strb	r3, [r7, #23]
    uint16_t str_len = 0;
 80024ce:	2300      	movs	r3, #0
 80024d0:	83fb      	strh	r3, [r7, #30]
    char *ptr = str;
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	61bb      	str	r3, [r7, #24]

    // Calculate the length of the string
    while (*ptr != '\0') {
 80024d6:	e010      	b.n	80024fa <lcdShowStringCenter+0x4a>
        if (*ptr > 0x80) {
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	2b80      	cmp	r3, #128	@ 0x80
 80024de:	d906      	bls.n	80024ee <lcdShowStringCenter+0x3e>
            // If the character is a multibyte character (e.g., Chinese character)
            str_len += 2;
 80024e0:	8bfb      	ldrh	r3, [r7, #30]
 80024e2:	3302      	adds	r3, #2
 80024e4:	83fb      	strh	r3, [r7, #30]
            ptr++;
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	3301      	adds	r3, #1
 80024ea:	61bb      	str	r3, [r7, #24]
 80024ec:	e002      	b.n	80024f4 <lcdShowStringCenter+0x44>
        } else {
            str_len++;
 80024ee:	8bfb      	ldrh	r3, [r7, #30]
 80024f0:	3301      	adds	r3, #1
 80024f2:	83fb      	strh	r3, [r7, #30]
        }
        ptr++;
 80024f4:	69bb      	ldr	r3, [r7, #24]
 80024f6:	3301      	adds	r3, #1
 80024f8:	61bb      	str	r3, [r7, #24]
    while (*ptr != '\0') {
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d1ea      	bne.n	80024d8 <lcdShowStringCenter+0x28>
    }

    uint16_t total_width = str_len * sizex;
 8002502:	7dfb      	ldrb	r3, [r7, #23]
 8002504:	b29b      	uxth	r3, r3
 8002506:	8bfa      	ldrh	r2, [r7, #30]
 8002508:	fb12 f303 	smulbb	r3, r2, r3
 800250c:	82bb      	strh	r3, [r7, #20]
    uint16_t start_x = x - (total_width / 2);
 800250e:	8abb      	ldrh	r3, [r7, #20]
 8002510:	085b      	lsrs	r3, r3, #1
 8002512:	b29b      	uxth	r3, r3
 8002514:	89fa      	ldrh	r2, [r7, #14]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	827b      	strh	r3, [r7, #18]
    uint16_t start_y = y - (sizey / 2);
 800251a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800251e:	085b      	lsrs	r3, r3, #1
 8002520:	b2db      	uxtb	r3, r3
 8002522:	461a      	mov	r2, r3
 8002524:	89bb      	ldrh	r3, [r7, #12]
 8002526:	1a9b      	subs	r3, r3, r2
 8002528:	823b      	strh	r3, [r7, #16]

    lcdShowString(start_x, start_y, str, fc, bc, sizey, mode);
 800252a:	88fa      	ldrh	r2, [r7, #6]
 800252c:	8a39      	ldrh	r1, [r7, #16]
 800252e:	8a78      	ldrh	r0, [r7, #18]
 8002530:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002534:	9302      	str	r3, [sp, #8]
 8002536:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800253a:	9301      	str	r3, [sp, #4]
 800253c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800253e:	9300      	str	r3, [sp, #0]
 8002540:	4613      	mov	r3, r2
 8002542:	68ba      	ldr	r2, [r7, #8]
 8002544:	f7ff ff50 	bl	80023e8 <lcdShowString>
}
 8002548:	bf00      	nop
 800254a:	3720      	adds	r7, #32
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}

08002550 <initLed7Seg>:
 * @brief  	Init led 7 segment
 * @param  	None
 * @retval 	None
 */
void initLed7Seg()
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002554:	2201      	movs	r2, #1
 8002556:	2140      	movs	r1, #64	@ 0x40
 8002558:	4802      	ldr	r0, [pc, #8]	@ (8002564 <initLed7Seg+0x14>)
 800255a:	f002 fab7 	bl	8004acc <HAL_GPIO_WritePin>
}
 800255e:	bf00      	nop
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40021800 	.word	0x40021800

08002568 <led7SegDisplay>:
 * @param	None
 * @note	Call in 1ms interrupt (Be called in default in Timer 4 callback function)
 * @retval 	None
 */
void led7SegDisplay()
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 800256c:	4b3f      	ldr	r3, [pc, #252]	@ (800266c <led7SegDisplay+0x104>)
 800256e:	881b      	ldrh	r3, [r3, #0]
 8002570:	b2db      	uxtb	r3, r3
 8002572:	b29a      	uxth	r2, r3
 8002574:	4b3d      	ldr	r3, [pc, #244]	@ (800266c <led7SegDisplay+0x104>)
 8002576:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led_7seg[led_7seg_index] << 8;
 8002578:	4b3d      	ldr	r3, [pc, #244]	@ (8002670 <led7SegDisplay+0x108>)
 800257a:	881b      	ldrh	r3, [r3, #0]
 800257c:	461a      	mov	r2, r3
 800257e:	4b3d      	ldr	r3, [pc, #244]	@ (8002674 <led7SegDisplay+0x10c>)
 8002580:	5c9b      	ldrb	r3, [r3, r2]
 8002582:	021b      	lsls	r3, r3, #8
 8002584:	b21a      	sxth	r2, r3
 8002586:	4b39      	ldr	r3, [pc, #228]	@ (800266c <led7SegDisplay+0x104>)
 8002588:	881b      	ldrh	r3, [r3, #0]
 800258a:	b21b      	sxth	r3, r3
 800258c:	4313      	orrs	r3, r2
 800258e:	b21b      	sxth	r3, r3
 8002590:	b29a      	uxth	r2, r3
 8002592:	4b36      	ldr	r3, [pc, #216]	@ (800266c <led7SegDisplay+0x104>)
 8002594:	801a      	strh	r2, [r3, #0]

	switch (led_7seg_index) {
 8002596:	4b36      	ldr	r3, [pc, #216]	@ (8002670 <led7SegDisplay+0x108>)
 8002598:	881b      	ldrh	r3, [r3, #0]
 800259a:	2b03      	cmp	r3, #3
 800259c:	d846      	bhi.n	800262c <led7SegDisplay+0xc4>
 800259e:	a201      	add	r2, pc, #4	@ (adr r2, 80025a4 <led7SegDisplay+0x3c>)
 80025a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025a4:	080025b5 	.word	0x080025b5
 80025a8:	080025d3 	.word	0x080025d3
 80025ac:	080025f1 	.word	0x080025f1
 80025b0:	0800260f 	.word	0x0800260f
	case 0:
		spi_buffer |= 0x00b0;
 80025b4:	4b2d      	ldr	r3, [pc, #180]	@ (800266c <led7SegDisplay+0x104>)
 80025b6:	881b      	ldrh	r3, [r3, #0]
 80025b8:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80025bc:	b29a      	uxth	r2, r3
 80025be:	4b2b      	ldr	r3, [pc, #172]	@ (800266c <led7SegDisplay+0x104>)
 80025c0:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;
 80025c2:	4b2a      	ldr	r3, [pc, #168]	@ (800266c <led7SegDisplay+0x104>)
 80025c4:	881b      	ldrh	r3, [r3, #0]
 80025c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80025ca:	b29a      	uxth	r2, r3
 80025cc:	4b27      	ldr	r3, [pc, #156]	@ (800266c <led7SegDisplay+0x104>)
 80025ce:	801a      	strh	r2, [r3, #0]
		break;
 80025d0:	e02d      	b.n	800262e <led7SegDisplay+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 80025d2:	4b26      	ldr	r3, [pc, #152]	@ (800266c <led7SegDisplay+0x104>)
 80025d4:	881b      	ldrh	r3, [r3, #0]
 80025d6:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 80025da:	b29a      	uxth	r2, r3
 80025dc:	4b23      	ldr	r3, [pc, #140]	@ (800266c <led7SegDisplay+0x104>)
 80025de:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;
 80025e0:	4b22      	ldr	r3, [pc, #136]	@ (800266c <led7SegDisplay+0x104>)
 80025e2:	881b      	ldrh	r3, [r3, #0]
 80025e4:	f023 0320 	bic.w	r3, r3, #32
 80025e8:	b29a      	uxth	r2, r3
 80025ea:	4b20      	ldr	r3, [pc, #128]	@ (800266c <led7SegDisplay+0x104>)
 80025ec:	801a      	strh	r2, [r3, #0]
		break;
 80025ee:	e01e      	b.n	800262e <led7SegDisplay+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 80025f0:	4b1e      	ldr	r3, [pc, #120]	@ (800266c <led7SegDisplay+0x104>)
 80025f2:	881b      	ldrh	r3, [r3, #0]
 80025f4:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 80025f8:	b29a      	uxth	r2, r3
 80025fa:	4b1c      	ldr	r3, [pc, #112]	@ (800266c <led7SegDisplay+0x104>)
 80025fc:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;
 80025fe:	4b1b      	ldr	r3, [pc, #108]	@ (800266c <led7SegDisplay+0x104>)
 8002600:	881b      	ldrh	r3, [r3, #0]
 8002602:	f023 0310 	bic.w	r3, r3, #16
 8002606:	b29a      	uxth	r2, r3
 8002608:	4b18      	ldr	r3, [pc, #96]	@ (800266c <led7SegDisplay+0x104>)
 800260a:	801a      	strh	r2, [r3, #0]
		break;
 800260c:	e00f      	b.n	800262e <led7SegDisplay+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 800260e:	4b17      	ldr	r3, [pc, #92]	@ (800266c <led7SegDisplay+0x104>)
 8002610:	881b      	ldrh	r3, [r3, #0]
 8002612:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002616:	b29a      	uxth	r2, r3
 8002618:	4b14      	ldr	r3, [pc, #80]	@ (800266c <led7SegDisplay+0x104>)
 800261a:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;
 800261c:	4b13      	ldr	r3, [pc, #76]	@ (800266c <led7SegDisplay+0x104>)
 800261e:	881b      	ldrh	r3, [r3, #0]
 8002620:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002624:	b29a      	uxth	r2, r3
 8002626:	4b11      	ldr	r3, [pc, #68]	@ (800266c <led7SegDisplay+0x104>)
 8002628:	801a      	strh	r2, [r3, #0]
		break;
 800262a:	e000      	b.n	800262e <led7SegDisplay+0xc6>
	default:
		break;
 800262c:	bf00      	nop
	}

	led_7seg_index = (led_7seg_index + 1) % 4;
 800262e:	4b10      	ldr	r3, [pc, #64]	@ (8002670 <led7SegDisplay+0x108>)
 8002630:	881b      	ldrh	r3, [r3, #0]
 8002632:	3301      	adds	r3, #1
 8002634:	425a      	negs	r2, r3
 8002636:	f003 0303 	and.w	r3, r3, #3
 800263a:	f002 0203 	and.w	r2, r2, #3
 800263e:	bf58      	it	pl
 8002640:	4253      	negpl	r3, r2
 8002642:	b29a      	uxth	r2, r3
 8002644:	4b0a      	ldr	r3, [pc, #40]	@ (8002670 <led7SegDisplay+0x108>)
 8002646:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8002648:	2200      	movs	r2, #0
 800264a:	2140      	movs	r1, #64	@ 0x40
 800264c:	480a      	ldr	r0, [pc, #40]	@ (8002678 <led7SegDisplay+0x110>)
 800264e:	f002 fa3d 	bl	8004acc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*) &spi_buffer, 2, 1);
 8002652:	2301      	movs	r3, #1
 8002654:	2202      	movs	r2, #2
 8002656:	4905      	ldr	r1, [pc, #20]	@ (800266c <led7SegDisplay+0x104>)
 8002658:	4808      	ldr	r0, [pc, #32]	@ (800267c <led7SegDisplay+0x114>)
 800265a:	f004 f8ca 	bl	80067f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 800265e:	2201      	movs	r2, #1
 8002660:	2140      	movs	r1, #64	@ 0x40
 8002662:	4805      	ldr	r0, [pc, #20]	@ (8002678 <led7SegDisplay+0x110>)
 8002664:	f002 fa32 	bl	8004acc <HAL_GPIO_WritePin>
}
 8002668:	bf00      	nop
 800266a:	bd80      	pop	{r7, pc}
 800266c:	2000001a 	.word	0x2000001a
 8002670:	2000012e 	.word	0x2000012e
 8002674:	2000000c 	.word	0x2000000c
 8002678:	40021800 	.word	0x40021800
 800267c:	20000158 	.word	0x20000158

08002680 <led7SegSetDigit>:
 * @param  	pos	The position displayed (index from 0)
 * @param  	show_dot Show dot in the led or not
 * @retval 	None
 */
void led7SegSetDigit(uint8_t num, uint8_t position, uint8_t show_dot)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	4603      	mov	r3, r0
 8002688:	71fb      	strb	r3, [r7, #7]
 800268a:	460b      	mov	r3, r1
 800268c:	71bb      	strb	r3, [r7, #6]
 800268e:	4613      	mov	r3, r2
 8002690:	717b      	strb	r3, [r7, #5]
	if (num <= 9)
 8002692:	79fb      	ldrb	r3, [r7, #7]
 8002694:	2b09      	cmp	r3, #9
 8002696:	d808      	bhi.n	80026aa <led7SegSetDigit+0x2a>
	{
		led_7seg[position] = led_7seg_map_of_output[num] - show_dot;
 8002698:	79fb      	ldrb	r3, [r7, #7]
 800269a:	4a07      	ldr	r2, [pc, #28]	@ (80026b8 <led7SegSetDigit+0x38>)
 800269c:	5cd1      	ldrb	r1, [r2, r3]
 800269e:	79bb      	ldrb	r3, [r7, #6]
 80026a0:	797a      	ldrb	r2, [r7, #5]
 80026a2:	1a8a      	subs	r2, r1, r2
 80026a4:	b2d1      	uxtb	r1, r2
 80026a6:	4a05      	ldr	r2, [pc, #20]	@ (80026bc <led7SegSetDigit+0x3c>)
 80026a8:	54d1      	strb	r1, [r2, r3]
	}
}
 80026aa:	bf00      	nop
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	20000010 	.word	0x20000010
 80026bc:	2000000c 	.word	0x2000000c

080026c0 <led7SegSetColon>:
 *				@arg 0: Turn off
 *				@arg 1: Turn on
 * @retval None
 */
void led7SegSetColon(uint8_t status)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	71fb      	strb	r3, [r7, #7]
	if (status == 1)
 80026ca:	79fb      	ldrb	r3, [r7, #7]
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d107      	bne.n	80026e0 <led7SegSetColon+0x20>
		spi_buffer &= ~(1 << 3);
 80026d0:	4b0a      	ldr	r3, [pc, #40]	@ (80026fc <led7SegSetColon+0x3c>)
 80026d2:	881b      	ldrh	r3, [r3, #0]
 80026d4:	f023 0308 	bic.w	r3, r3, #8
 80026d8:	b29a      	uxth	r2, r3
 80026da:	4b08      	ldr	r3, [pc, #32]	@ (80026fc <led7SegSetColon+0x3c>)
 80026dc:	801a      	strh	r2, [r3, #0]
	else
		spi_buffer |= (1 << 3);
}
 80026de:	e006      	b.n	80026ee <led7SegSetColon+0x2e>
		spi_buffer |= (1 << 3);
 80026e0:	4b06      	ldr	r3, [pc, #24]	@ (80026fc <led7SegSetColon+0x3c>)
 80026e2:	881b      	ldrh	r3, [r3, #0]
 80026e4:	f043 0308 	orr.w	r3, r3, #8
 80026e8:	b29a      	uxth	r2, r3
 80026ea:	4b04      	ldr	r3, [pc, #16]	@ (80026fc <led7SegSetColon+0x3c>)
 80026ec:	801a      	strh	r2, [r3, #0]
}
 80026ee:	bf00      	nop
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	2000001a 	.word	0x2000001a

08002700 <led7SegTurnOff>:

/**
 *
 */
void led7SegTurnOff(uint8_t position)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	4603      	mov	r3, r0
 8002708:	71fb      	strb	r3, [r7, #7]
	led_7seg[position] = 0x00;
 800270a:	79fb      	ldrb	r3, [r7, #7]
 800270c:	4a04      	ldr	r2, [pc, #16]	@ (8002720 <led7SegTurnOff+0x20>)
 800270e:	2100      	movs	r1, #0
 8002710:	54d1      	strb	r1, [r2, r3]
}
 8002712:	bf00      	nop
 8002714:	370c      	adds	r7, #12
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	2000000c 	.word	0x2000000c

08002724 <led7SegDebugTurnOn>:
 *            	@arg 7
 *            	@arg 8
 * @retval None
 */
void led7SegDebugTurnOn(uint8_t index)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	4603      	mov	r3, r0
 800272c:	71fb      	strb	r3, [r7, #7]
	if (index >= 6 && index <= 8)
 800272e:	79fb      	ldrb	r3, [r7, #7]
 8002730:	2b05      	cmp	r3, #5
 8002732:	d910      	bls.n	8002756 <led7SegDebugTurnOn+0x32>
 8002734:	79fb      	ldrb	r3, [r7, #7]
 8002736:	2b08      	cmp	r3, #8
 8002738:	d80d      	bhi.n	8002756 <led7SegDebugTurnOn+0x32>
	{
		spi_buffer |= 1 << (index - 6);
 800273a:	79fb      	ldrb	r3, [r7, #7]
 800273c:	3b06      	subs	r3, #6
 800273e:	2201      	movs	r2, #1
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	b21a      	sxth	r2, r3
 8002746:	4b07      	ldr	r3, [pc, #28]	@ (8002764 <led7SegDebugTurnOn+0x40>)
 8002748:	881b      	ldrh	r3, [r3, #0]
 800274a:	b21b      	sxth	r3, r3
 800274c:	4313      	orrs	r3, r2
 800274e:	b21b      	sxth	r3, r3
 8002750:	b29a      	uxth	r2, r3
 8002752:	4b04      	ldr	r3, [pc, #16]	@ (8002764 <led7SegDebugTurnOn+0x40>)
 8002754:	801a      	strh	r2, [r3, #0]
	}
}
 8002756:	bf00      	nop
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	2000001a 	.word	0x2000001a

08002768 <led7SegDebugTurnOff>:
 *            	@arg 7
 *            	@arg 8
 * @retval None
 */
void led7SegDebugTurnOff(uint8_t index)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	71fb      	strb	r3, [r7, #7]
	if (index >= 6 && index <= 8)
 8002772:	79fb      	ldrb	r3, [r7, #7]
 8002774:	2b05      	cmp	r3, #5
 8002776:	d912      	bls.n	800279e <led7SegDebugTurnOff+0x36>
 8002778:	79fb      	ldrb	r3, [r7, #7]
 800277a:	2b08      	cmp	r3, #8
 800277c:	d80f      	bhi.n	800279e <led7SegDebugTurnOff+0x36>
	{
		spi_buffer &= ~(1 << (index - 6));
 800277e:	79fb      	ldrb	r3, [r7, #7]
 8002780:	3b06      	subs	r3, #6
 8002782:	2201      	movs	r2, #1
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	b21b      	sxth	r3, r3
 800278a:	43db      	mvns	r3, r3
 800278c:	b21a      	sxth	r2, r3
 800278e:	4b07      	ldr	r3, [pc, #28]	@ (80027ac <led7SegDebugTurnOff+0x44>)
 8002790:	881b      	ldrh	r3, [r3, #0]
 8002792:	b21b      	sxth	r3, r3
 8002794:	4013      	ands	r3, r2
 8002796:	b21b      	sxth	r3, r3
 8002798:	b29a      	uxth	r2, r3
 800279a:	4b04      	ldr	r3, [pc, #16]	@ (80027ac <led7SegDebugTurnOff+0x44>)
 800279c:	801a      	strh	r2, [r3, #0]
	}
}
 800279e:	bf00      	nop
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	2000001a 	.word	0x2000001a

080027b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b08e      	sub	sp, #56	@ 0x38
 80027b4:	af0e      	add	r7, sp, #56	@ 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027b6:	f001 fe45 	bl	8004444 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027ba:	f000 fcf3 	bl	80031a4 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027be:	f7fe ff5d 	bl	800167c <MX_GPIO_Init>
  MX_TIM2_Init();
 80027c2:	f001 fcf9 	bl	80041b8 <MX_TIM2_Init>
  MX_TIM4_Init();
 80027c6:	f001 fd43 	bl	8004250 <MX_TIM4_Init>
  MX_SPI1_Init();
 80027ca:	f001 fbf9 	bl	8003fc0 <MX_SPI1_Init>
  MX_FSMC_Init();
 80027ce:	f7fe fe85 	bl	80014dc <MX_FSMC_Init>
  MX_I2C1_Init();
 80027d2:	f7ff f84b 	bl	800186c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  initSystem();
 80027d6:	f000 fd59 	bl	800328c <initSystem>

  sTimer4Set(1000, 50); // interrupt every 50ms
 80027da:	2132      	movs	r1, #50	@ 0x32
 80027dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80027e0:	f001 fb58 	bl	8003e94 <sTimer4Set>
  sTimer2Set(0, 500); // interrupt every 500ms
 80027e4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80027e8:	2000      	movs	r0, #0
 80027ea:	f001 fb35 	bl	8003e58 <sTimer2Set>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(sTimer4GetFlag())
 80027ee:	f001 fb8b 	bl	8003f08 <sTimer4GetFlag>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d003      	beq.n	8002800 <main+0x50>
	  {
		  buttonScan();
 80027f8:	f7fe fb38 	bl	8000e6c <buttonScan>
		  led7SegDisplay();
 80027fc:	f7ff feb4 	bl	8002568 <led7SegDisplay>
	  }

	  switch (current_mode)
 8002800:	4bab      	ldr	r3, [pc, #684]	@ (8002ab0 <main+0x300>)
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	2b07      	cmp	r3, #7
 8002806:	f200 84a7 	bhi.w	8003158 <main+0x9a8>
 800280a:	a201      	add	r2, pc, #4	@ (adr r2, 8002810 <main+0x60>)
 800280c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002810:	08002831 	.word	0x08002831
 8002814:	0800285f 	.word	0x0800285f
 8002818:	08003159 	.word	0x08003159
 800281c:	08002919 	.word	0x08002919
 8002820:	08003163 	.word	0x08003163
 8002824:	08003163 	.word	0x08003163
 8002828:	08003163 	.word	0x08003163
 800282c:	08003163 	.word	0x08003163
	  {
	  case Mode_init:
	  {
		  led7SegSetColon(1);
 8002830:	2001      	movs	r0, #1
 8002832:	f7ff ff45 	bl	80026c0 <led7SegSetColon>
		  setTime(&set_time.second, &set_time.minute, &set_time.hour, &set_time.day, &set_time.date, &set_time.month, &set_time.year);
 8002836:	4b9f      	ldr	r3, [pc, #636]	@ (8002ab4 <main+0x304>)
 8002838:	9302      	str	r3, [sp, #8]
 800283a:	4b9f      	ldr	r3, [pc, #636]	@ (8002ab8 <main+0x308>)
 800283c:	9301      	str	r3, [sp, #4]
 800283e:	4b9f      	ldr	r3, [pc, #636]	@ (8002abc <main+0x30c>)
 8002840:	9300      	str	r3, [sp, #0]
 8002842:	4b9f      	ldr	r3, [pc, #636]	@ (8002ac0 <main+0x310>)
 8002844:	4a9f      	ldr	r2, [pc, #636]	@ (8002ac4 <main+0x314>)
 8002846:	49a0      	ldr	r1, [pc, #640]	@ (8002ac8 <main+0x318>)
 8002848:	48a0      	ldr	r0, [pc, #640]	@ (8002acc <main+0x31c>)
 800284a:	f000 fd2f 	bl	80032ac <setTime>

		  current_time.alarm_on = false;
 800284e:	4ba0      	ldr	r3, [pc, #640]	@ (8002ad0 <main+0x320>)
 8002850:	2200      	movs	r2, #0
 8002852:	721a      	strb	r2, [r3, #8]

		  current_mode = Mode_config_time;
 8002854:	4b96      	ldr	r3, [pc, #600]	@ (8002ab0 <main+0x300>)
 8002856:	2203      	movs	r2, #3
 8002858:	701a      	strb	r2, [r3, #0]
		  break;
 800285a:	f000 bc89 	b.w	8003170 <main+0x9c0>
	  }
	  case Mode_word_clock:
	  {
		  if(previous_mode != current_mode)
 800285e:	4b9d      	ldr	r3, [pc, #628]	@ (8002ad4 <main+0x324>)
 8002860:	781a      	ldrb	r2, [r3, #0]
 8002862:	4b93      	ldr	r3, [pc, #588]	@ (8002ab0 <main+0x300>)
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	429a      	cmp	r2, r3
 8002868:	d00c      	beq.n	8002884 <main+0xd4>
		  {
			  lcdClear(WHITE);
 800286a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800286e:	f7ff f8f1 	bl	8001a54 <lcdClear>
			  displayClock(LCD_WIDTH / 2, 110, 100);
 8002872:	2264      	movs	r2, #100	@ 0x64
 8002874:	216e      	movs	r1, #110	@ 0x6e
 8002876:	2078      	movs	r0, #120	@ 0x78
 8002878:	f000 fd46 	bl	8003308 <displayClock>
//			  displayLocation((240 + ((320 - 240) / 2) + 20), "HaNoi", "GMT +7", 24);
			  previous_mode = current_mode;
 800287c:	4b8c      	ldr	r3, [pc, #560]	@ (8002ab0 <main+0x300>)
 800287e:	781a      	ldrb	r2, [r3, #0]
 8002880:	4b94      	ldr	r3, [pc, #592]	@ (8002ad4 <main+0x324>)
 8002882:	701a      	strb	r2, [r3, #0]
		  }

		  if(sTimer2GetFlag())
 8002884:	f001 fb24 	bl	8003ed0 <sTimer2GetFlag>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	f000 846c 	beq.w	8003168 <main+0x9b8>
		  {
			  debugSystem();
 8002890:	f000 fcf2 	bl	8003278 <debugSystem>
			  ds3231ReadTime();
 8002894:	f7fe fb92 	bl	8000fbc <ds3231ReadTime>

			  displayClockWise(LCD_WIDTH / 2, 110, 100, &current_time.second, &current_time.minute, &current_time.hour, BLUE, RED, BLACK);
 8002898:	2300      	movs	r3, #0
 800289a:	9304      	str	r3, [sp, #16]
 800289c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80028a0:	9303      	str	r3, [sp, #12]
 80028a2:	231f      	movs	r3, #31
 80028a4:	9302      	str	r3, [sp, #8]
 80028a6:	4b8c      	ldr	r3, [pc, #560]	@ (8002ad8 <main+0x328>)
 80028a8:	9301      	str	r3, [sp, #4]
 80028aa:	4b8c      	ldr	r3, [pc, #560]	@ (8002adc <main+0x32c>)
 80028ac:	9300      	str	r3, [sp, #0]
 80028ae:	4b88      	ldr	r3, [pc, #544]	@ (8002ad0 <main+0x320>)
 80028b0:	2264      	movs	r2, #100	@ 0x64
 80028b2:	216e      	movs	r1, #110	@ 0x6e
 80028b4:	2078      	movs	r0, #120	@ 0x78
 80028b6:	f000 fddb 	bl	8003470 <displayClockWise>
			  displayTime(LCD_WIDTH / 2, 240, &current_time.second, &current_time.minute, &current_time.hour, &current_time.day, &current_time.date, &current_time.month, &current_time.year, ds3231ReadTemp(), 32, 24, BLACK, BLACK, BLACK, BLACK, BLACK, BLACK, BLACK);
 80028ba:	f7fe fbef 	bl	800109c <ds3231ReadTemp>
 80028be:	eef0 7a40 	vmov.f32	s15, s0
 80028c2:	2300      	movs	r3, #0
 80028c4:	930d      	str	r3, [sp, #52]	@ 0x34
 80028c6:	2300      	movs	r3, #0
 80028c8:	930c      	str	r3, [sp, #48]	@ 0x30
 80028ca:	2300      	movs	r3, #0
 80028cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80028ce:	2300      	movs	r3, #0
 80028d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80028d2:	2300      	movs	r3, #0
 80028d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80028d6:	2300      	movs	r3, #0
 80028d8:	9308      	str	r3, [sp, #32]
 80028da:	2300      	movs	r3, #0
 80028dc:	9307      	str	r3, [sp, #28]
 80028de:	2318      	movs	r3, #24
 80028e0:	9306      	str	r3, [sp, #24]
 80028e2:	2320      	movs	r3, #32
 80028e4:	9305      	str	r3, [sp, #20]
 80028e6:	4b7e      	ldr	r3, [pc, #504]	@ (8002ae0 <main+0x330>)
 80028e8:	9304      	str	r3, [sp, #16]
 80028ea:	4b7e      	ldr	r3, [pc, #504]	@ (8002ae4 <main+0x334>)
 80028ec:	9303      	str	r3, [sp, #12]
 80028ee:	4b7e      	ldr	r3, [pc, #504]	@ (8002ae8 <main+0x338>)
 80028f0:	9302      	str	r3, [sp, #8]
 80028f2:	4b7e      	ldr	r3, [pc, #504]	@ (8002aec <main+0x33c>)
 80028f4:	9301      	str	r3, [sp, #4]
 80028f6:	4b78      	ldr	r3, [pc, #480]	@ (8002ad8 <main+0x328>)
 80028f8:	9300      	str	r3, [sp, #0]
 80028fa:	eeb0 0a67 	vmov.f32	s0, s15
 80028fe:	4b77      	ldr	r3, [pc, #476]	@ (8002adc <main+0x32c>)
 8002900:	4a73      	ldr	r2, [pc, #460]	@ (8002ad0 <main+0x320>)
 8002902:	21f0      	movs	r1, #240	@ 0xf0
 8002904:	2078      	movs	r0, #120	@ 0x78
 8002906:	f001 f8e3 	bl	8003ad0 <displayTime>
			  displayTimeLed7Seg(&current_time.second, &current_time.minute, &current_time.hour);
 800290a:	4a73      	ldr	r2, [pc, #460]	@ (8002ad8 <main+0x328>)
 800290c:	4973      	ldr	r1, [pc, #460]	@ (8002adc <main+0x32c>)
 800290e:	4870      	ldr	r0, [pc, #448]	@ (8002ad0 <main+0x320>)
 8002910:	f001 fa08 	bl	8003d24 <displayTimeLed7Seg>
		  }

		  break;
 8002914:	f000 bc28 	b.w	8003168 <main+0x9b8>
	  }
	  case Mode_config_time:
	  {
		  if(previous_mode != current_mode)
 8002918:	4b6e      	ldr	r3, [pc, #440]	@ (8002ad4 <main+0x324>)
 800291a:	781a      	ldrb	r2, [r3, #0]
 800291c:	4b64      	ldr	r3, [pc, #400]	@ (8002ab0 <main+0x300>)
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	429a      	cmp	r2, r3
 8002922:	d02a      	beq.n	800297a <main+0x1ca>
		  {
			  ds3231ReadTime();
 8002924:	f7fe fb4a 	bl	8000fbc <ds3231ReadTime>

			  set_time.second = current_time.second;
 8002928:	4b69      	ldr	r3, [pc, #420]	@ (8002ad0 <main+0x320>)
 800292a:	781a      	ldrb	r2, [r3, #0]
 800292c:	4b67      	ldr	r3, [pc, #412]	@ (8002acc <main+0x31c>)
 800292e:	701a      	strb	r2, [r3, #0]
			  set_time.minute = current_time.minute;
 8002930:	4b67      	ldr	r3, [pc, #412]	@ (8002ad0 <main+0x320>)
 8002932:	785a      	ldrb	r2, [r3, #1]
 8002934:	4b65      	ldr	r3, [pc, #404]	@ (8002acc <main+0x31c>)
 8002936:	705a      	strb	r2, [r3, #1]
			  set_time.hour = current_time.hour;
 8002938:	4b65      	ldr	r3, [pc, #404]	@ (8002ad0 <main+0x320>)
 800293a:	789a      	ldrb	r2, [r3, #2]
 800293c:	4b63      	ldr	r3, [pc, #396]	@ (8002acc <main+0x31c>)
 800293e:	709a      	strb	r2, [r3, #2]
			  set_time.day = current_time.day;
 8002940:	4b63      	ldr	r3, [pc, #396]	@ (8002ad0 <main+0x320>)
 8002942:	78da      	ldrb	r2, [r3, #3]
 8002944:	4b61      	ldr	r3, [pc, #388]	@ (8002acc <main+0x31c>)
 8002946:	70da      	strb	r2, [r3, #3]
			  set_time.date = current_time.date;
 8002948:	4b61      	ldr	r3, [pc, #388]	@ (8002ad0 <main+0x320>)
 800294a:	791a      	ldrb	r2, [r3, #4]
 800294c:	4b5f      	ldr	r3, [pc, #380]	@ (8002acc <main+0x31c>)
 800294e:	711a      	strb	r2, [r3, #4]
			  set_time.month = current_time.month;
 8002950:	4b5f      	ldr	r3, [pc, #380]	@ (8002ad0 <main+0x320>)
 8002952:	795a      	ldrb	r2, [r3, #5]
 8002954:	4b5d      	ldr	r3, [pc, #372]	@ (8002acc <main+0x31c>)
 8002956:	715a      	strb	r2, [r3, #5]
			  set_time.year = current_time.year;
 8002958:	4b5d      	ldr	r3, [pc, #372]	@ (8002ad0 <main+0x320>)
 800295a:	88da      	ldrh	r2, [r3, #6]
 800295c:	4b5b      	ldr	r3, [pc, #364]	@ (8002acc <main+0x31c>)
 800295e:	80da      	strh	r2, [r3, #6]

			  lcdClear(WHITE);
 8002960:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002964:	f7ff f876 	bl	8001a54 <lcdClear>
			  displayClock(LCD_WIDTH / 2, 110, 100);
 8002968:	2264      	movs	r2, #100	@ 0x64
 800296a:	216e      	movs	r1, #110	@ 0x6e
 800296c:	2078      	movs	r0, #120	@ 0x78
 800296e:	f000 fccb 	bl	8003308 <displayClock>

			  previous_mode = current_mode;
 8002972:	4b4f      	ldr	r3, [pc, #316]	@ (8002ab0 <main+0x300>)
 8002974:	781a      	ldrb	r2, [r3, #0]
 8002976:	4b57      	ldr	r3, [pc, #348]	@ (8002ad4 <main+0x324>)
 8002978:	701a      	strb	r2, [r3, #0]
		  }

		  switch (current_mode_config)
 800297a:	4b5d      	ldr	r3, [pc, #372]	@ (8002af0 <main+0x340>)
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	2b06      	cmp	r3, #6
 8002980:	f200 83ce 	bhi.w	8003120 <main+0x970>
 8002984:	a201      	add	r2, pc, #4	@ (adr r2, 800298c <main+0x1dc>)
 8002986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800298a:	bf00      	nop
 800298c:	080029a9 	.word	0x080029a9
 8002990:	08002b05 	.word	0x08002b05
 8002994:	08002c29 	.word	0x08002c29
 8002998:	08002d81 	.word	0x08002d81
 800299c:	08002e61 	.word	0x08002e61
 80029a0:	08002f41 	.word	0x08002f41
 80029a4:	0800304d 	.word	0x0800304d
		  {
			case Mode_config_second:
			{
				if(previous_mode_config != current_mode_config)
 80029a8:	4b52      	ldr	r3, [pc, #328]	@ (8002af4 <main+0x344>)
 80029aa:	781a      	ldrb	r2, [r3, #0]
 80029ac:	4b50      	ldr	r3, [pc, #320]	@ (8002af0 <main+0x340>)
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d044      	beq.n	8002a3e <main+0x28e>
				{
					displayClockWise(LCD_WIDTH / 2, 110, 100, &set_time.second, &set_time.minute, &set_time.hour, RED, LIGHTBLUE, LIGHTBLUE);
 80029b4:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 80029b8:	9304      	str	r3, [sp, #16]
 80029ba:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 80029be:	9303      	str	r3, [sp, #12]
 80029c0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80029c4:	9302      	str	r3, [sp, #8]
 80029c6:	4b3f      	ldr	r3, [pc, #252]	@ (8002ac4 <main+0x314>)
 80029c8:	9301      	str	r3, [sp, #4]
 80029ca:	4b3f      	ldr	r3, [pc, #252]	@ (8002ac8 <main+0x318>)
 80029cc:	9300      	str	r3, [sp, #0]
 80029ce:	4b3f      	ldr	r3, [pc, #252]	@ (8002acc <main+0x31c>)
 80029d0:	2264      	movs	r2, #100	@ 0x64
 80029d2:	216e      	movs	r1, #110	@ 0x6e
 80029d4:	2078      	movs	r0, #120	@ 0x78
 80029d6:	f000 fd4b 	bl	8003470 <displayClockWise>
					displayTimeLed7Seg(&set_time.second, &set_time.minute, &set_time.hour);
 80029da:	4a3a      	ldr	r2, [pc, #232]	@ (8002ac4 <main+0x314>)
 80029dc:	493a      	ldr	r1, [pc, #232]	@ (8002ac8 <main+0x318>)
 80029de:	483b      	ldr	r0, [pc, #236]	@ (8002acc <main+0x31c>)
 80029e0:	f001 f9a0 	bl	8003d24 <displayTimeLed7Seg>
					displayTime(LCD_WIDTH / 2, 240, &set_time.second, &set_time.minute, &set_time.hour, &set_time.day, &set_time.date, &set_time.month, &set_time.year, ds3231ReadTemp(), 32, 24, RED, BLACK, BLACK, BLACK, BLACK, BLACK, BLACK);
 80029e4:	f7fe fb5a 	bl	800109c <ds3231ReadTemp>
 80029e8:	eef0 7a40 	vmov.f32	s15, s0
 80029ec:	2300      	movs	r3, #0
 80029ee:	930d      	str	r3, [sp, #52]	@ 0x34
 80029f0:	2300      	movs	r3, #0
 80029f2:	930c      	str	r3, [sp, #48]	@ 0x30
 80029f4:	2300      	movs	r3, #0
 80029f6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80029f8:	2300      	movs	r3, #0
 80029fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80029fc:	2300      	movs	r3, #0
 80029fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8002a00:	2300      	movs	r3, #0
 8002a02:	9308      	str	r3, [sp, #32]
 8002a04:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002a08:	9307      	str	r3, [sp, #28]
 8002a0a:	2318      	movs	r3, #24
 8002a0c:	9306      	str	r3, [sp, #24]
 8002a0e:	2320      	movs	r3, #32
 8002a10:	9305      	str	r3, [sp, #20]
 8002a12:	4b28      	ldr	r3, [pc, #160]	@ (8002ab4 <main+0x304>)
 8002a14:	9304      	str	r3, [sp, #16]
 8002a16:	4b28      	ldr	r3, [pc, #160]	@ (8002ab8 <main+0x308>)
 8002a18:	9303      	str	r3, [sp, #12]
 8002a1a:	4b28      	ldr	r3, [pc, #160]	@ (8002abc <main+0x30c>)
 8002a1c:	9302      	str	r3, [sp, #8]
 8002a1e:	4b28      	ldr	r3, [pc, #160]	@ (8002ac0 <main+0x310>)
 8002a20:	9301      	str	r3, [sp, #4]
 8002a22:	4b28      	ldr	r3, [pc, #160]	@ (8002ac4 <main+0x314>)
 8002a24:	9300      	str	r3, [sp, #0]
 8002a26:	eeb0 0a67 	vmov.f32	s0, s15
 8002a2a:	4b27      	ldr	r3, [pc, #156]	@ (8002ac8 <main+0x318>)
 8002a2c:	4a27      	ldr	r2, [pc, #156]	@ (8002acc <main+0x31c>)
 8002a2e:	21f0      	movs	r1, #240	@ 0xf0
 8002a30:	2078      	movs	r0, #120	@ 0x78
 8002a32:	f001 f84d 	bl	8003ad0 <displayTime>

					previous_mode_config = current_mode_config;
 8002a36:	4b2e      	ldr	r3, [pc, #184]	@ (8002af0 <main+0x340>)
 8002a38:	781a      	ldrb	r2, [r3, #0]
 8002a3a:	4b2e      	ldr	r3, [pc, #184]	@ (8002af4 <main+0x344>)
 8002a3c:	701a      	strb	r2, [r3, #0]
				}

				if(sTimer2GetFlag())
 8002a3e:	f001 fa47 	bl	8003ed0 <sTimer2GetFlag>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d01f      	beq.n	8002a88 <main+0x2d8>
				{
					static int counter = 0;
					counter += 1;
 8002a48:	4b2b      	ldr	r3, [pc, #172]	@ (8002af8 <main+0x348>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	4a2a      	ldr	r2, [pc, #168]	@ (8002af8 <main+0x348>)
 8002a50:	6013      	str	r3, [r2, #0]

					if(counter % 4 == 0)
 8002a52:	4b29      	ldr	r3, [pc, #164]	@ (8002af8 <main+0x348>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0303 	and.w	r3, r3, #3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d109      	bne.n	8002a72 <main+0x2c2>
					{
						led7SegDebugTurnOff(6);
 8002a5e:	2006      	movs	r0, #6
 8002a60:	f7ff fe82 	bl	8002768 <led7SegDebugTurnOff>
						led7SegDebugTurnOff(7);
 8002a64:	2007      	movs	r0, #7
 8002a66:	f7ff fe7f 	bl	8002768 <led7SegDebugTurnOff>
						led7SegDebugTurnOff(8);
 8002a6a:	2008      	movs	r0, #8
 8002a6c:	f7ff fe7c 	bl	8002768 <led7SegDebugTurnOff>
 8002a70:	e00a      	b.n	8002a88 <main+0x2d8>
					}
					else if(counter % 2 == 0)
 8002a72:	4b21      	ldr	r3, [pc, #132]	@ (8002af8 <main+0x348>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0301 	and.w	r3, r3, #1
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d104      	bne.n	8002a88 <main+0x2d8>
					{
						displayTimeLed7Seg(&set_time.second, &set_time.minute, &set_time.hour);
 8002a7e:	4a11      	ldr	r2, [pc, #68]	@ (8002ac4 <main+0x314>)
 8002a80:	4911      	ldr	r1, [pc, #68]	@ (8002ac8 <main+0x318>)
 8002a82:	4812      	ldr	r0, [pc, #72]	@ (8002acc <main+0x31c>)
 8002a84:	f001 f94e 	bl	8003d24 <displayTimeLed7Seg>
					}
				}

				if(button_count[11] % 30 == 1) // check button is held 1.5 second
 8002a88:	4b1c      	ldr	r3, [pc, #112]	@ (8002afc <main+0x34c>)
 8002a8a:	8ada      	ldrh	r2, [r3, #22]
 8002a8c:	4b1c      	ldr	r3, [pc, #112]	@ (8002b00 <main+0x350>)
 8002a8e:	fba3 1302 	umull	r1, r3, r3, r2
 8002a92:	0919      	lsrs	r1, r3, #4
 8002a94:	460b      	mov	r3, r1
 8002a96:	011b      	lsls	r3, r3, #4
 8002a98:	1a5b      	subs	r3, r3, r1
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	f040 8330 	bne.w	8003106 <main+0x956>
				{
					current_mode_config = Mode_config_minute;
 8002aa6:	4b12      	ldr	r3, [pc, #72]	@ (8002af0 <main+0x340>)
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	701a      	strb	r2, [r3, #0]
				}

				break;
 8002aac:	e32b      	b.n	8003106 <main+0x956>
 8002aae:	bf00      	nop
 8002ab0:	20000130 	.word	0x20000130
 8002ab4:	20000006 	.word	0x20000006
 8002ab8:	20000005 	.word	0x20000005
 8002abc:	20000004 	.word	0x20000004
 8002ac0:	20000003 	.word	0x20000003
 8002ac4:	20000002 	.word	0x20000002
 8002ac8:	20000001 	.word	0x20000001
 8002acc:	20000000 	.word	0x20000000
 8002ad0:	2000006c 	.word	0x2000006c
 8002ad4:	20000131 	.word	0x20000131
 8002ad8:	2000006e 	.word	0x2000006e
 8002adc:	2000006d 	.word	0x2000006d
 8002ae0:	20000072 	.word	0x20000072
 8002ae4:	20000071 	.word	0x20000071
 8002ae8:	20000070 	.word	0x20000070
 8002aec:	2000006f 	.word	0x2000006f
 8002af0:	20000132 	.word	0x20000132
 8002af4:	2000001c 	.word	0x2000001c
 8002af8:	20000134 	.word	0x20000134
 8002afc:	20000048 	.word	0x20000048
 8002b00:	88888889 	.word	0x88888889
			}
			case Mode_config_minute:
			{
				if(previous_mode_config != current_mode_config)
 8002b04:	4b91      	ldr	r3, [pc, #580]	@ (8002d4c <main+0x59c>)
 8002b06:	781a      	ldrb	r2, [r3, #0]
 8002b08:	4b91      	ldr	r3, [pc, #580]	@ (8002d50 <main+0x5a0>)
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d044      	beq.n	8002b9a <main+0x3ea>
				{
					displayClockWise(LCD_WIDTH / 2, 110, 100, &set_time.second, &set_time.minute, &set_time.hour, LIGHTBLUE, RED, LIGHTBLUE);
 8002b10:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8002b14:	9304      	str	r3, [sp, #16]
 8002b16:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002b1a:	9303      	str	r3, [sp, #12]
 8002b1c:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8002b20:	9302      	str	r3, [sp, #8]
 8002b22:	4b8c      	ldr	r3, [pc, #560]	@ (8002d54 <main+0x5a4>)
 8002b24:	9301      	str	r3, [sp, #4]
 8002b26:	4b8c      	ldr	r3, [pc, #560]	@ (8002d58 <main+0x5a8>)
 8002b28:	9300      	str	r3, [sp, #0]
 8002b2a:	4b8c      	ldr	r3, [pc, #560]	@ (8002d5c <main+0x5ac>)
 8002b2c:	2264      	movs	r2, #100	@ 0x64
 8002b2e:	216e      	movs	r1, #110	@ 0x6e
 8002b30:	2078      	movs	r0, #120	@ 0x78
 8002b32:	f000 fc9d 	bl	8003470 <displayClockWise>
					displayTimeLed7Seg(&set_time.second, &set_time.minute, &set_time.hour);
 8002b36:	4a87      	ldr	r2, [pc, #540]	@ (8002d54 <main+0x5a4>)
 8002b38:	4987      	ldr	r1, [pc, #540]	@ (8002d58 <main+0x5a8>)
 8002b3a:	4888      	ldr	r0, [pc, #544]	@ (8002d5c <main+0x5ac>)
 8002b3c:	f001 f8f2 	bl	8003d24 <displayTimeLed7Seg>
					displayTime(LCD_WIDTH / 2, 240, &set_time.second, &set_time.minute, &set_time.hour, &set_time.day, &set_time.date, &set_time.month, &set_time.year, ds3231ReadTemp(), 32, 24, BLACK, RED, BLACK, BLACK, BLACK, BLACK, BLACK);
 8002b40:	f7fe faac 	bl	800109c <ds3231ReadTemp>
 8002b44:	eef0 7a40 	vmov.f32	s15, s0
 8002b48:	2300      	movs	r3, #0
 8002b4a:	930d      	str	r3, [sp, #52]	@ 0x34
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	930c      	str	r3, [sp, #48]	@ 0x30
 8002b50:	2300      	movs	r3, #0
 8002b52:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002b54:	2300      	movs	r3, #0
 8002b56:	930a      	str	r3, [sp, #40]	@ 0x28
 8002b58:	2300      	movs	r3, #0
 8002b5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8002b5c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002b60:	9308      	str	r3, [sp, #32]
 8002b62:	2300      	movs	r3, #0
 8002b64:	9307      	str	r3, [sp, #28]
 8002b66:	2318      	movs	r3, #24
 8002b68:	9306      	str	r3, [sp, #24]
 8002b6a:	2320      	movs	r3, #32
 8002b6c:	9305      	str	r3, [sp, #20]
 8002b6e:	4b7c      	ldr	r3, [pc, #496]	@ (8002d60 <main+0x5b0>)
 8002b70:	9304      	str	r3, [sp, #16]
 8002b72:	4b7c      	ldr	r3, [pc, #496]	@ (8002d64 <main+0x5b4>)
 8002b74:	9303      	str	r3, [sp, #12]
 8002b76:	4b7c      	ldr	r3, [pc, #496]	@ (8002d68 <main+0x5b8>)
 8002b78:	9302      	str	r3, [sp, #8]
 8002b7a:	4b7c      	ldr	r3, [pc, #496]	@ (8002d6c <main+0x5bc>)
 8002b7c:	9301      	str	r3, [sp, #4]
 8002b7e:	4b75      	ldr	r3, [pc, #468]	@ (8002d54 <main+0x5a4>)
 8002b80:	9300      	str	r3, [sp, #0]
 8002b82:	eeb0 0a67 	vmov.f32	s0, s15
 8002b86:	4b74      	ldr	r3, [pc, #464]	@ (8002d58 <main+0x5a8>)
 8002b88:	4a74      	ldr	r2, [pc, #464]	@ (8002d5c <main+0x5ac>)
 8002b8a:	21f0      	movs	r1, #240	@ 0xf0
 8002b8c:	2078      	movs	r0, #120	@ 0x78
 8002b8e:	f000 ff9f 	bl	8003ad0 <displayTime>

					previous_mode_config = current_mode_config;
 8002b92:	4b6f      	ldr	r3, [pc, #444]	@ (8002d50 <main+0x5a0>)
 8002b94:	781a      	ldrb	r2, [r3, #0]
 8002b96:	4b6d      	ldr	r3, [pc, #436]	@ (8002d4c <main+0x59c>)
 8002b98:	701a      	strb	r2, [r3, #0]
				}

				if(sTimer2GetFlag())
 8002b9a:	f001 f999 	bl	8003ed0 <sTimer2GetFlag>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d01c      	beq.n	8002bde <main+0x42e>
				{
					static int counter = 0;
					counter += 1;
 8002ba4:	4b72      	ldr	r3, [pc, #456]	@ (8002d70 <main+0x5c0>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	4a71      	ldr	r2, [pc, #452]	@ (8002d70 <main+0x5c0>)
 8002bac:	6013      	str	r3, [r2, #0]

					if(counter % 4 == 0)
 8002bae:	4b70      	ldr	r3, [pc, #448]	@ (8002d70 <main+0x5c0>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0303 	and.w	r3, r3, #3
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d106      	bne.n	8002bc8 <main+0x418>
					{
						led7SegTurnOff(2);
 8002bba:	2002      	movs	r0, #2
 8002bbc:	f7ff fda0 	bl	8002700 <led7SegTurnOff>
						led7SegTurnOff(3);
 8002bc0:	2003      	movs	r0, #3
 8002bc2:	f7ff fd9d 	bl	8002700 <led7SegTurnOff>
 8002bc6:	e00a      	b.n	8002bde <main+0x42e>
					}
					else if(counter % 2 == 0)
 8002bc8:	4b69      	ldr	r3, [pc, #420]	@ (8002d70 <main+0x5c0>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0301 	and.w	r3, r3, #1
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d104      	bne.n	8002bde <main+0x42e>
					{
						displayTimeLed7Seg(&set_time.second, &set_time.minute, &set_time.hour);
 8002bd4:	4a5f      	ldr	r2, [pc, #380]	@ (8002d54 <main+0x5a4>)
 8002bd6:	4960      	ldr	r1, [pc, #384]	@ (8002d58 <main+0x5a8>)
 8002bd8:	4860      	ldr	r0, [pc, #384]	@ (8002d5c <main+0x5ac>)
 8002bda:	f001 f8a3 	bl	8003d24 <displayTimeLed7Seg>
					}
				}

				if(button_count[11] % 30 == 1) // check button is held 1.5 second
 8002bde:	4b65      	ldr	r3, [pc, #404]	@ (8002d74 <main+0x5c4>)
 8002be0:	8ada      	ldrh	r2, [r3, #22]
 8002be2:	4b65      	ldr	r3, [pc, #404]	@ (8002d78 <main+0x5c8>)
 8002be4:	fba3 1302 	umull	r1, r3, r3, r2
 8002be8:	0919      	lsrs	r1, r3, #4
 8002bea:	460b      	mov	r3, r1
 8002bec:	011b      	lsls	r3, r3, #4
 8002bee:	1a5b      	subs	r3, r3, r1
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	1ad3      	subs	r3, r2, r3
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d103      	bne.n	8002c02 <main+0x452>
				{
					current_mode_config = Mode_config_hour;
 8002bfa:	4b55      	ldr	r3, [pc, #340]	@ (8002d50 <main+0x5a0>)
 8002bfc:	2202      	movs	r2, #2
 8002bfe:	701a      	strb	r2, [r3, #0]
				else if(button_count[15] % 30 == 1)
				{
					current_mode_config = Mode_config_second;
				}

				break;
 8002c00:	e283      	b.n	800310a <main+0x95a>
				else if(button_count[15] % 30 == 1)
 8002c02:	4b5c      	ldr	r3, [pc, #368]	@ (8002d74 <main+0x5c4>)
 8002c04:	8bda      	ldrh	r2, [r3, #30]
 8002c06:	4b5c      	ldr	r3, [pc, #368]	@ (8002d78 <main+0x5c8>)
 8002c08:	fba3 1302 	umull	r1, r3, r3, r2
 8002c0c:	0919      	lsrs	r1, r3, #4
 8002c0e:	460b      	mov	r3, r1
 8002c10:	011b      	lsls	r3, r3, #4
 8002c12:	1a5b      	subs	r3, r3, r1
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	b29b      	uxth	r3, r3
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	f040 8275 	bne.w	800310a <main+0x95a>
					current_mode_config = Mode_config_second;
 8002c20:	4b4b      	ldr	r3, [pc, #300]	@ (8002d50 <main+0x5a0>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	701a      	strb	r2, [r3, #0]
				break;
 8002c26:	e270      	b.n	800310a <main+0x95a>
			}
			case Mode_config_hour:
			{
				if(previous_mode_config != current_mode_config)
 8002c28:	4b48      	ldr	r3, [pc, #288]	@ (8002d4c <main+0x59c>)
 8002c2a:	781a      	ldrb	r2, [r3, #0]
 8002c2c:	4b48      	ldr	r3, [pc, #288]	@ (8002d50 <main+0x5a0>)
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d044      	beq.n	8002cbe <main+0x50e>
				{
					displayClockWise(LCD_WIDTH / 2, 110, 100, &set_time.second, &set_time.minute, &set_time.hour, LIGHTBLUE, LIGHTBLUE, RED);
 8002c34:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002c38:	9304      	str	r3, [sp, #16]
 8002c3a:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8002c3e:	9303      	str	r3, [sp, #12]
 8002c40:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8002c44:	9302      	str	r3, [sp, #8]
 8002c46:	4b43      	ldr	r3, [pc, #268]	@ (8002d54 <main+0x5a4>)
 8002c48:	9301      	str	r3, [sp, #4]
 8002c4a:	4b43      	ldr	r3, [pc, #268]	@ (8002d58 <main+0x5a8>)
 8002c4c:	9300      	str	r3, [sp, #0]
 8002c4e:	4b43      	ldr	r3, [pc, #268]	@ (8002d5c <main+0x5ac>)
 8002c50:	2264      	movs	r2, #100	@ 0x64
 8002c52:	216e      	movs	r1, #110	@ 0x6e
 8002c54:	2078      	movs	r0, #120	@ 0x78
 8002c56:	f000 fc0b 	bl	8003470 <displayClockWise>
					displayTimeLed7Seg(&set_time.second, &set_time.minute, &set_time.hour);
 8002c5a:	4a3e      	ldr	r2, [pc, #248]	@ (8002d54 <main+0x5a4>)
 8002c5c:	493e      	ldr	r1, [pc, #248]	@ (8002d58 <main+0x5a8>)
 8002c5e:	483f      	ldr	r0, [pc, #252]	@ (8002d5c <main+0x5ac>)
 8002c60:	f001 f860 	bl	8003d24 <displayTimeLed7Seg>
					displayTime(LCD_WIDTH / 2, 240, &set_time.second, &set_time.minute, &set_time.hour, &set_time.day, &set_time.date, &set_time.month, &set_time.year, ds3231ReadTemp(), 32, 24, BLACK, BLACK, RED, BLACK, BLACK, BLACK, BLACK);
 8002c64:	f7fe fa1a 	bl	800109c <ds3231ReadTemp>
 8002c68:	eef0 7a40 	vmov.f32	s15, s0
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	930d      	str	r3, [sp, #52]	@ 0x34
 8002c70:	2300      	movs	r3, #0
 8002c72:	930c      	str	r3, [sp, #48]	@ 0x30
 8002c74:	2300      	movs	r3, #0
 8002c76:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002c78:	2300      	movs	r3, #0
 8002c7a:	930a      	str	r3, [sp, #40]	@ 0x28
 8002c7c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002c80:	9309      	str	r3, [sp, #36]	@ 0x24
 8002c82:	2300      	movs	r3, #0
 8002c84:	9308      	str	r3, [sp, #32]
 8002c86:	2300      	movs	r3, #0
 8002c88:	9307      	str	r3, [sp, #28]
 8002c8a:	2318      	movs	r3, #24
 8002c8c:	9306      	str	r3, [sp, #24]
 8002c8e:	2320      	movs	r3, #32
 8002c90:	9305      	str	r3, [sp, #20]
 8002c92:	4b33      	ldr	r3, [pc, #204]	@ (8002d60 <main+0x5b0>)
 8002c94:	9304      	str	r3, [sp, #16]
 8002c96:	4b33      	ldr	r3, [pc, #204]	@ (8002d64 <main+0x5b4>)
 8002c98:	9303      	str	r3, [sp, #12]
 8002c9a:	4b33      	ldr	r3, [pc, #204]	@ (8002d68 <main+0x5b8>)
 8002c9c:	9302      	str	r3, [sp, #8]
 8002c9e:	4b33      	ldr	r3, [pc, #204]	@ (8002d6c <main+0x5bc>)
 8002ca0:	9301      	str	r3, [sp, #4]
 8002ca2:	4b2c      	ldr	r3, [pc, #176]	@ (8002d54 <main+0x5a4>)
 8002ca4:	9300      	str	r3, [sp, #0]
 8002ca6:	eeb0 0a67 	vmov.f32	s0, s15
 8002caa:	4b2b      	ldr	r3, [pc, #172]	@ (8002d58 <main+0x5a8>)
 8002cac:	4a2b      	ldr	r2, [pc, #172]	@ (8002d5c <main+0x5ac>)
 8002cae:	21f0      	movs	r1, #240	@ 0xf0
 8002cb0:	2078      	movs	r0, #120	@ 0x78
 8002cb2:	f000 ff0d 	bl	8003ad0 <displayTime>

					previous_mode_config = current_mode_config;
 8002cb6:	4b26      	ldr	r3, [pc, #152]	@ (8002d50 <main+0x5a0>)
 8002cb8:	781a      	ldrb	r2, [r3, #0]
 8002cba:	4b24      	ldr	r3, [pc, #144]	@ (8002d4c <main+0x59c>)
 8002cbc:	701a      	strb	r2, [r3, #0]
				}

				if(sTimer2GetFlag())
 8002cbe:	f001 f907 	bl	8003ed0 <sTimer2GetFlag>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d01c      	beq.n	8002d02 <main+0x552>
				{
					static int counter = 0;
					counter += 1;
 8002cc8:	4b2c      	ldr	r3, [pc, #176]	@ (8002d7c <main+0x5cc>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	3301      	adds	r3, #1
 8002cce:	4a2b      	ldr	r2, [pc, #172]	@ (8002d7c <main+0x5cc>)
 8002cd0:	6013      	str	r3, [r2, #0]

					if(counter % 4 == 0)
 8002cd2:	4b2a      	ldr	r3, [pc, #168]	@ (8002d7c <main+0x5cc>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0303 	and.w	r3, r3, #3
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d106      	bne.n	8002cec <main+0x53c>
					{
						led7SegTurnOff(0);
 8002cde:	2000      	movs	r0, #0
 8002ce0:	f7ff fd0e 	bl	8002700 <led7SegTurnOff>
						led7SegTurnOff(1);
 8002ce4:	2001      	movs	r0, #1
 8002ce6:	f7ff fd0b 	bl	8002700 <led7SegTurnOff>
 8002cea:	e00a      	b.n	8002d02 <main+0x552>
					}
					else if(counter % 2 == 0)
 8002cec:	4b23      	ldr	r3, [pc, #140]	@ (8002d7c <main+0x5cc>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0301 	and.w	r3, r3, #1
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d104      	bne.n	8002d02 <main+0x552>
					{
						displayTimeLed7Seg(&set_time.second, &set_time.minute, &set_time.hour);
 8002cf8:	4a16      	ldr	r2, [pc, #88]	@ (8002d54 <main+0x5a4>)
 8002cfa:	4917      	ldr	r1, [pc, #92]	@ (8002d58 <main+0x5a8>)
 8002cfc:	4817      	ldr	r0, [pc, #92]	@ (8002d5c <main+0x5ac>)
 8002cfe:	f001 f811 	bl	8003d24 <displayTimeLed7Seg>
					}
				}

				if(button_count[11] % 30 == 1) // check button is held 1.5 second
 8002d02:	4b1c      	ldr	r3, [pc, #112]	@ (8002d74 <main+0x5c4>)
 8002d04:	8ada      	ldrh	r2, [r3, #22]
 8002d06:	4b1c      	ldr	r3, [pc, #112]	@ (8002d78 <main+0x5c8>)
 8002d08:	fba3 1302 	umull	r1, r3, r3, r2
 8002d0c:	0919      	lsrs	r1, r3, #4
 8002d0e:	460b      	mov	r3, r1
 8002d10:	011b      	lsls	r3, r3, #4
 8002d12:	1a5b      	subs	r3, r3, r1
 8002d14:	005b      	lsls	r3, r3, #1
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d103      	bne.n	8002d26 <main+0x576>
				{
					current_mode_config = Mode_config_day;
 8002d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8002d50 <main+0x5a0>)
 8002d20:	2203      	movs	r2, #3
 8002d22:	701a      	strb	r2, [r3, #0]
				else if(button_count[15] % 30 == 1)
				{
					current_mode_config = Mode_config_minute;
				}

				break;
 8002d24:	e1f3      	b.n	800310e <main+0x95e>
				else if(button_count[15] % 30 == 1)
 8002d26:	4b13      	ldr	r3, [pc, #76]	@ (8002d74 <main+0x5c4>)
 8002d28:	8bda      	ldrh	r2, [r3, #30]
 8002d2a:	4b13      	ldr	r3, [pc, #76]	@ (8002d78 <main+0x5c8>)
 8002d2c:	fba3 1302 	umull	r1, r3, r3, r2
 8002d30:	0919      	lsrs	r1, r3, #4
 8002d32:	460b      	mov	r3, r1
 8002d34:	011b      	lsls	r3, r3, #4
 8002d36:	1a5b      	subs	r3, r3, r1
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	f040 81e5 	bne.w	800310e <main+0x95e>
					current_mode_config = Mode_config_minute;
 8002d44:	4b02      	ldr	r3, [pc, #8]	@ (8002d50 <main+0x5a0>)
 8002d46:	2201      	movs	r2, #1
 8002d48:	701a      	strb	r2, [r3, #0]
				break;
 8002d4a:	e1e0      	b.n	800310e <main+0x95e>
 8002d4c:	2000001c 	.word	0x2000001c
 8002d50:	20000132 	.word	0x20000132
 8002d54:	20000002 	.word	0x20000002
 8002d58:	20000001 	.word	0x20000001
 8002d5c:	20000000 	.word	0x20000000
 8002d60:	20000006 	.word	0x20000006
 8002d64:	20000005 	.word	0x20000005
 8002d68:	20000004 	.word	0x20000004
 8002d6c:	20000003 	.word	0x20000003
 8002d70:	20000138 	.word	0x20000138
 8002d74:	20000048 	.word	0x20000048
 8002d78:	88888889 	.word	0x88888889
 8002d7c:	2000013c 	.word	0x2000013c
			}
			case Mode_config_day:
			{
				if(previous_mode_config != current_mode_config)
 8002d80:	4ba7      	ldr	r3, [pc, #668]	@ (8003020 <main+0x870>)
 8002d82:	781a      	ldrb	r2, [r3, #0]
 8002d84:	4ba7      	ldr	r3, [pc, #668]	@ (8003024 <main+0x874>)
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d044      	beq.n	8002e16 <main+0x666>
				{
					displayClockWise(LCD_WIDTH / 2, 110, 100, &set_time.second, &set_time.minute, &set_time.hour, LIGHTBLUE, LIGHTBLUE, LIGHTBLUE);
 8002d8c:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8002d90:	9304      	str	r3, [sp, #16]
 8002d92:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8002d96:	9303      	str	r3, [sp, #12]
 8002d98:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8002d9c:	9302      	str	r3, [sp, #8]
 8002d9e:	4ba2      	ldr	r3, [pc, #648]	@ (8003028 <main+0x878>)
 8002da0:	9301      	str	r3, [sp, #4]
 8002da2:	4ba2      	ldr	r3, [pc, #648]	@ (800302c <main+0x87c>)
 8002da4:	9300      	str	r3, [sp, #0]
 8002da6:	4ba2      	ldr	r3, [pc, #648]	@ (8003030 <main+0x880>)
 8002da8:	2264      	movs	r2, #100	@ 0x64
 8002daa:	216e      	movs	r1, #110	@ 0x6e
 8002dac:	2078      	movs	r0, #120	@ 0x78
 8002dae:	f000 fb5f 	bl	8003470 <displayClockWise>
					displayTimeLed7Seg(&set_time.second, &set_time.minute, &set_time.hour);
 8002db2:	4a9d      	ldr	r2, [pc, #628]	@ (8003028 <main+0x878>)
 8002db4:	499d      	ldr	r1, [pc, #628]	@ (800302c <main+0x87c>)
 8002db6:	489e      	ldr	r0, [pc, #632]	@ (8003030 <main+0x880>)
 8002db8:	f000 ffb4 	bl	8003d24 <displayTimeLed7Seg>
					displayTime(LCD_WIDTH / 2, 240, &set_time.second, &set_time.minute, &set_time.hour, &set_time.day, &set_time.date, &set_time.month, &set_time.year, ds3231ReadTemp(), 32, 24, BLACK, BLACK, BLACK, RED, BLACK, BLACK, BLACK);
 8002dbc:	f7fe f96e 	bl	800109c <ds3231ReadTemp>
 8002dc0:	eef0 7a40 	vmov.f32	s15, s0
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	930d      	str	r3, [sp, #52]	@ 0x34
 8002dc8:	2300      	movs	r3, #0
 8002dca:	930c      	str	r3, [sp, #48]	@ 0x30
 8002dcc:	2300      	movs	r3, #0
 8002dce:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002dd0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002dd4:	930a      	str	r3, [sp, #40]	@ 0x28
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8002dda:	2300      	movs	r3, #0
 8002ddc:	9308      	str	r3, [sp, #32]
 8002dde:	2300      	movs	r3, #0
 8002de0:	9307      	str	r3, [sp, #28]
 8002de2:	2318      	movs	r3, #24
 8002de4:	9306      	str	r3, [sp, #24]
 8002de6:	2320      	movs	r3, #32
 8002de8:	9305      	str	r3, [sp, #20]
 8002dea:	4b92      	ldr	r3, [pc, #584]	@ (8003034 <main+0x884>)
 8002dec:	9304      	str	r3, [sp, #16]
 8002dee:	4b92      	ldr	r3, [pc, #584]	@ (8003038 <main+0x888>)
 8002df0:	9303      	str	r3, [sp, #12]
 8002df2:	4b92      	ldr	r3, [pc, #584]	@ (800303c <main+0x88c>)
 8002df4:	9302      	str	r3, [sp, #8]
 8002df6:	4b92      	ldr	r3, [pc, #584]	@ (8003040 <main+0x890>)
 8002df8:	9301      	str	r3, [sp, #4]
 8002dfa:	4b8b      	ldr	r3, [pc, #556]	@ (8003028 <main+0x878>)
 8002dfc:	9300      	str	r3, [sp, #0]
 8002dfe:	eeb0 0a67 	vmov.f32	s0, s15
 8002e02:	4b8a      	ldr	r3, [pc, #552]	@ (800302c <main+0x87c>)
 8002e04:	4a8a      	ldr	r2, [pc, #552]	@ (8003030 <main+0x880>)
 8002e06:	21f0      	movs	r1, #240	@ 0xf0
 8002e08:	2078      	movs	r0, #120	@ 0x78
 8002e0a:	f000 fe61 	bl	8003ad0 <displayTime>

					previous_mode_config = current_mode_config;
 8002e0e:	4b85      	ldr	r3, [pc, #532]	@ (8003024 <main+0x874>)
 8002e10:	781a      	ldrb	r2, [r3, #0]
 8002e12:	4b83      	ldr	r3, [pc, #524]	@ (8003020 <main+0x870>)
 8002e14:	701a      	strb	r2, [r3, #0]
				}

				if(button_count[11] % 30 == 1) // check button is held 1.5 second
 8002e16:	4b8b      	ldr	r3, [pc, #556]	@ (8003044 <main+0x894>)
 8002e18:	8ada      	ldrh	r2, [r3, #22]
 8002e1a:	4b8b      	ldr	r3, [pc, #556]	@ (8003048 <main+0x898>)
 8002e1c:	fba3 1302 	umull	r1, r3, r3, r2
 8002e20:	0919      	lsrs	r1, r3, #4
 8002e22:	460b      	mov	r3, r1
 8002e24:	011b      	lsls	r3, r3, #4
 8002e26:	1a5b      	subs	r3, r3, r1
 8002e28:	005b      	lsls	r3, r3, #1
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d103      	bne.n	8002e3a <main+0x68a>
				{
					current_mode_config = Mode_config_date;
 8002e32:	4b7c      	ldr	r3, [pc, #496]	@ (8003024 <main+0x874>)
 8002e34:	2204      	movs	r2, #4
 8002e36:	701a      	strb	r2, [r3, #0]
				else if(button_count[15] % 30 == 1)
				{
					current_mode_config = Mode_config_hour;
				}

				break;
 8002e38:	e16b      	b.n	8003112 <main+0x962>
				else if(button_count[15] % 30 == 1)
 8002e3a:	4b82      	ldr	r3, [pc, #520]	@ (8003044 <main+0x894>)
 8002e3c:	8bda      	ldrh	r2, [r3, #30]
 8002e3e:	4b82      	ldr	r3, [pc, #520]	@ (8003048 <main+0x898>)
 8002e40:	fba3 1302 	umull	r1, r3, r3, r2
 8002e44:	0919      	lsrs	r1, r3, #4
 8002e46:	460b      	mov	r3, r1
 8002e48:	011b      	lsls	r3, r3, #4
 8002e4a:	1a5b      	subs	r3, r3, r1
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	f040 815d 	bne.w	8003112 <main+0x962>
					current_mode_config = Mode_config_hour;
 8002e58:	4b72      	ldr	r3, [pc, #456]	@ (8003024 <main+0x874>)
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	701a      	strb	r2, [r3, #0]
				break;
 8002e5e:	e158      	b.n	8003112 <main+0x962>
			}
			case Mode_config_date:
			{
				if(previous_mode_config != current_mode_config)
 8002e60:	4b6f      	ldr	r3, [pc, #444]	@ (8003020 <main+0x870>)
 8002e62:	781a      	ldrb	r2, [r3, #0]
 8002e64:	4b6f      	ldr	r3, [pc, #444]	@ (8003024 <main+0x874>)
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d044      	beq.n	8002ef6 <main+0x746>
				{
					displayClockWise(LCD_WIDTH / 2, 110, 100, &set_time.second, &set_time.minute, &set_time.hour, LIGHTBLUE, LIGHTBLUE, LIGHTBLUE);
 8002e6c:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8002e70:	9304      	str	r3, [sp, #16]
 8002e72:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8002e76:	9303      	str	r3, [sp, #12]
 8002e78:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8002e7c:	9302      	str	r3, [sp, #8]
 8002e7e:	4b6a      	ldr	r3, [pc, #424]	@ (8003028 <main+0x878>)
 8002e80:	9301      	str	r3, [sp, #4]
 8002e82:	4b6a      	ldr	r3, [pc, #424]	@ (800302c <main+0x87c>)
 8002e84:	9300      	str	r3, [sp, #0]
 8002e86:	4b6a      	ldr	r3, [pc, #424]	@ (8003030 <main+0x880>)
 8002e88:	2264      	movs	r2, #100	@ 0x64
 8002e8a:	216e      	movs	r1, #110	@ 0x6e
 8002e8c:	2078      	movs	r0, #120	@ 0x78
 8002e8e:	f000 faef 	bl	8003470 <displayClockWise>
					displayTimeLed7Seg(&set_time.second, &set_time.minute, &set_time.hour);
 8002e92:	4a65      	ldr	r2, [pc, #404]	@ (8003028 <main+0x878>)
 8002e94:	4965      	ldr	r1, [pc, #404]	@ (800302c <main+0x87c>)
 8002e96:	4866      	ldr	r0, [pc, #408]	@ (8003030 <main+0x880>)
 8002e98:	f000 ff44 	bl	8003d24 <displayTimeLed7Seg>
					displayTime(LCD_WIDTH / 2, 240, &set_time.second, &set_time.minute, &set_time.hour, &set_time.day, &set_time.date, &set_time.month, &set_time.year, ds3231ReadTemp(), 32, 24, BLACK, BLACK, BLACK, BLACK, RED, BLACK, BLACK);
 8002e9c:	f7fe f8fe 	bl	800109c <ds3231ReadTemp>
 8002ea0:	eef0 7a40 	vmov.f32	s15, s0
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	930d      	str	r3, [sp, #52]	@ 0x34
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	930c      	str	r3, [sp, #48]	@ 0x30
 8002eac:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002eb0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	930a      	str	r3, [sp, #40]	@ 0x28
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8002eba:	2300      	movs	r3, #0
 8002ebc:	9308      	str	r3, [sp, #32]
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	9307      	str	r3, [sp, #28]
 8002ec2:	2318      	movs	r3, #24
 8002ec4:	9306      	str	r3, [sp, #24]
 8002ec6:	2320      	movs	r3, #32
 8002ec8:	9305      	str	r3, [sp, #20]
 8002eca:	4b5a      	ldr	r3, [pc, #360]	@ (8003034 <main+0x884>)
 8002ecc:	9304      	str	r3, [sp, #16]
 8002ece:	4b5a      	ldr	r3, [pc, #360]	@ (8003038 <main+0x888>)
 8002ed0:	9303      	str	r3, [sp, #12]
 8002ed2:	4b5a      	ldr	r3, [pc, #360]	@ (800303c <main+0x88c>)
 8002ed4:	9302      	str	r3, [sp, #8]
 8002ed6:	4b5a      	ldr	r3, [pc, #360]	@ (8003040 <main+0x890>)
 8002ed8:	9301      	str	r3, [sp, #4]
 8002eda:	4b53      	ldr	r3, [pc, #332]	@ (8003028 <main+0x878>)
 8002edc:	9300      	str	r3, [sp, #0]
 8002ede:	eeb0 0a67 	vmov.f32	s0, s15
 8002ee2:	4b52      	ldr	r3, [pc, #328]	@ (800302c <main+0x87c>)
 8002ee4:	4a52      	ldr	r2, [pc, #328]	@ (8003030 <main+0x880>)
 8002ee6:	21f0      	movs	r1, #240	@ 0xf0
 8002ee8:	2078      	movs	r0, #120	@ 0x78
 8002eea:	f000 fdf1 	bl	8003ad0 <displayTime>

					previous_mode_config = current_mode_config;
 8002eee:	4b4d      	ldr	r3, [pc, #308]	@ (8003024 <main+0x874>)
 8002ef0:	781a      	ldrb	r2, [r3, #0]
 8002ef2:	4b4b      	ldr	r3, [pc, #300]	@ (8003020 <main+0x870>)
 8002ef4:	701a      	strb	r2, [r3, #0]
				}

				if(button_count[11] % 30 == 1) // check button is held 1.5 second
 8002ef6:	4b53      	ldr	r3, [pc, #332]	@ (8003044 <main+0x894>)
 8002ef8:	8ada      	ldrh	r2, [r3, #22]
 8002efa:	4b53      	ldr	r3, [pc, #332]	@ (8003048 <main+0x898>)
 8002efc:	fba3 1302 	umull	r1, r3, r3, r2
 8002f00:	0919      	lsrs	r1, r3, #4
 8002f02:	460b      	mov	r3, r1
 8002f04:	011b      	lsls	r3, r3, #4
 8002f06:	1a5b      	subs	r3, r3, r1
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d103      	bne.n	8002f1a <main+0x76a>
				{
					current_mode_config = Mode_config_month;
 8002f12:	4b44      	ldr	r3, [pc, #272]	@ (8003024 <main+0x874>)
 8002f14:	2205      	movs	r2, #5
 8002f16:	701a      	strb	r2, [r3, #0]
				else if(button_count[15] % 30 == 1)
				{
					current_mode_config = Mode_config_day;
				}

				break;
 8002f18:	e0fd      	b.n	8003116 <main+0x966>
				else if(button_count[15] % 30 == 1)
 8002f1a:	4b4a      	ldr	r3, [pc, #296]	@ (8003044 <main+0x894>)
 8002f1c:	8bda      	ldrh	r2, [r3, #30]
 8002f1e:	4b4a      	ldr	r3, [pc, #296]	@ (8003048 <main+0x898>)
 8002f20:	fba3 1302 	umull	r1, r3, r3, r2
 8002f24:	0919      	lsrs	r1, r3, #4
 8002f26:	460b      	mov	r3, r1
 8002f28:	011b      	lsls	r3, r3, #4
 8002f2a:	1a5b      	subs	r3, r3, r1
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	f040 80ef 	bne.w	8003116 <main+0x966>
					current_mode_config = Mode_config_day;
 8002f38:	4b3a      	ldr	r3, [pc, #232]	@ (8003024 <main+0x874>)
 8002f3a:	2203      	movs	r2, #3
 8002f3c:	701a      	strb	r2, [r3, #0]
				break;
 8002f3e:	e0ea      	b.n	8003116 <main+0x966>
			}
			case Mode_config_month:
			{
				if(previous_mode_config != current_mode_config)
 8002f40:	4b37      	ldr	r3, [pc, #220]	@ (8003020 <main+0x870>)
 8002f42:	781a      	ldrb	r2, [r3, #0]
 8002f44:	4b37      	ldr	r3, [pc, #220]	@ (8003024 <main+0x874>)
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d044      	beq.n	8002fd6 <main+0x826>
				{
					displayClockWise(LCD_WIDTH / 2, 110, 100, &set_time.second, &set_time.minute, &set_time.hour, LIGHTBLUE, LIGHTBLUE, LIGHTBLUE);
 8002f4c:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8002f50:	9304      	str	r3, [sp, #16]
 8002f52:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8002f56:	9303      	str	r3, [sp, #12]
 8002f58:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8002f5c:	9302      	str	r3, [sp, #8]
 8002f5e:	4b32      	ldr	r3, [pc, #200]	@ (8003028 <main+0x878>)
 8002f60:	9301      	str	r3, [sp, #4]
 8002f62:	4b32      	ldr	r3, [pc, #200]	@ (800302c <main+0x87c>)
 8002f64:	9300      	str	r3, [sp, #0]
 8002f66:	4b32      	ldr	r3, [pc, #200]	@ (8003030 <main+0x880>)
 8002f68:	2264      	movs	r2, #100	@ 0x64
 8002f6a:	216e      	movs	r1, #110	@ 0x6e
 8002f6c:	2078      	movs	r0, #120	@ 0x78
 8002f6e:	f000 fa7f 	bl	8003470 <displayClockWise>
					displayTimeLed7Seg(&set_time.second, &set_time.minute, &set_time.hour);
 8002f72:	4a2d      	ldr	r2, [pc, #180]	@ (8003028 <main+0x878>)
 8002f74:	492d      	ldr	r1, [pc, #180]	@ (800302c <main+0x87c>)
 8002f76:	482e      	ldr	r0, [pc, #184]	@ (8003030 <main+0x880>)
 8002f78:	f000 fed4 	bl	8003d24 <displayTimeLed7Seg>
					displayTime(LCD_WIDTH / 2, 240, &set_time.second, &set_time.minute, &set_time.hour, &set_time.day, &set_time.date, &set_time.month, &set_time.year, ds3231ReadTemp(), 32, 24, BLACK, BLACK, BLACK, BLACK, BLACK, RED, BLACK);
 8002f7c:	f7fe f88e 	bl	800109c <ds3231ReadTemp>
 8002f80:	eef0 7a40 	vmov.f32	s15, s0
 8002f84:	2300      	movs	r3, #0
 8002f86:	930d      	str	r3, [sp, #52]	@ 0x34
 8002f88:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002f8c:	930c      	str	r3, [sp, #48]	@ 0x30
 8002f8e:	2300      	movs	r3, #0
 8002f90:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002f92:	2300      	movs	r3, #0
 8002f94:	930a      	str	r3, [sp, #40]	@ 0x28
 8002f96:	2300      	movs	r3, #0
 8002f98:	9309      	str	r3, [sp, #36]	@ 0x24
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	9308      	str	r3, [sp, #32]
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	9307      	str	r3, [sp, #28]
 8002fa2:	2318      	movs	r3, #24
 8002fa4:	9306      	str	r3, [sp, #24]
 8002fa6:	2320      	movs	r3, #32
 8002fa8:	9305      	str	r3, [sp, #20]
 8002faa:	4b22      	ldr	r3, [pc, #136]	@ (8003034 <main+0x884>)
 8002fac:	9304      	str	r3, [sp, #16]
 8002fae:	4b22      	ldr	r3, [pc, #136]	@ (8003038 <main+0x888>)
 8002fb0:	9303      	str	r3, [sp, #12]
 8002fb2:	4b22      	ldr	r3, [pc, #136]	@ (800303c <main+0x88c>)
 8002fb4:	9302      	str	r3, [sp, #8]
 8002fb6:	4b22      	ldr	r3, [pc, #136]	@ (8003040 <main+0x890>)
 8002fb8:	9301      	str	r3, [sp, #4]
 8002fba:	4b1b      	ldr	r3, [pc, #108]	@ (8003028 <main+0x878>)
 8002fbc:	9300      	str	r3, [sp, #0]
 8002fbe:	eeb0 0a67 	vmov.f32	s0, s15
 8002fc2:	4b1a      	ldr	r3, [pc, #104]	@ (800302c <main+0x87c>)
 8002fc4:	4a1a      	ldr	r2, [pc, #104]	@ (8003030 <main+0x880>)
 8002fc6:	21f0      	movs	r1, #240	@ 0xf0
 8002fc8:	2078      	movs	r0, #120	@ 0x78
 8002fca:	f000 fd81 	bl	8003ad0 <displayTime>

					previous_mode_config = current_mode_config;
 8002fce:	4b15      	ldr	r3, [pc, #84]	@ (8003024 <main+0x874>)
 8002fd0:	781a      	ldrb	r2, [r3, #0]
 8002fd2:	4b13      	ldr	r3, [pc, #76]	@ (8003020 <main+0x870>)
 8002fd4:	701a      	strb	r2, [r3, #0]
				}

				if(button_count[11] % 30 == 1) // check button is held 1.5 second
 8002fd6:	4b1b      	ldr	r3, [pc, #108]	@ (8003044 <main+0x894>)
 8002fd8:	8ada      	ldrh	r2, [r3, #22]
 8002fda:	4b1b      	ldr	r3, [pc, #108]	@ (8003048 <main+0x898>)
 8002fdc:	fba3 1302 	umull	r1, r3, r3, r2
 8002fe0:	0919      	lsrs	r1, r3, #4
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	011b      	lsls	r3, r3, #4
 8002fe6:	1a5b      	subs	r3, r3, r1
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d103      	bne.n	8002ffa <main+0x84a>
				{
					current_mode_config = Mode_config_year;
 8002ff2:	4b0c      	ldr	r3, [pc, #48]	@ (8003024 <main+0x874>)
 8002ff4:	2206      	movs	r2, #6
 8002ff6:	701a      	strb	r2, [r3, #0]
				else if(button_count[15] % 30 == 1)
				{
					current_mode_config = Mode_config_date;
				}

				break;
 8002ff8:	e08f      	b.n	800311a <main+0x96a>
				else if(button_count[15] % 30 == 1)
 8002ffa:	4b12      	ldr	r3, [pc, #72]	@ (8003044 <main+0x894>)
 8002ffc:	8bda      	ldrh	r2, [r3, #30]
 8002ffe:	4b12      	ldr	r3, [pc, #72]	@ (8003048 <main+0x898>)
 8003000:	fba3 1302 	umull	r1, r3, r3, r2
 8003004:	0919      	lsrs	r1, r3, #4
 8003006:	460b      	mov	r3, r1
 8003008:	011b      	lsls	r3, r3, #4
 800300a:	1a5b      	subs	r3, r3, r1
 800300c:	005b      	lsls	r3, r3, #1
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	b29b      	uxth	r3, r3
 8003012:	2b01      	cmp	r3, #1
 8003014:	f040 8081 	bne.w	800311a <main+0x96a>
					current_mode_config = Mode_config_date;
 8003018:	4b02      	ldr	r3, [pc, #8]	@ (8003024 <main+0x874>)
 800301a:	2204      	movs	r2, #4
 800301c:	701a      	strb	r2, [r3, #0]
				break;
 800301e:	e07c      	b.n	800311a <main+0x96a>
 8003020:	2000001c 	.word	0x2000001c
 8003024:	20000132 	.word	0x20000132
 8003028:	20000002 	.word	0x20000002
 800302c:	20000001 	.word	0x20000001
 8003030:	20000000 	.word	0x20000000
 8003034:	20000006 	.word	0x20000006
 8003038:	20000005 	.word	0x20000005
 800303c:	20000004 	.word	0x20000004
 8003040:	20000003 	.word	0x20000003
 8003044:	20000048 	.word	0x20000048
 8003048:	88888889 	.word	0x88888889
			}
			case Mode_config_year:
			{
				if(previous_mode_config != current_mode_config)
 800304c:	4b49      	ldr	r3, [pc, #292]	@ (8003174 <main+0x9c4>)
 800304e:	781a      	ldrb	r2, [r3, #0]
 8003050:	4b49      	ldr	r3, [pc, #292]	@ (8003178 <main+0x9c8>)
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	429a      	cmp	r2, r3
 8003056:	d044      	beq.n	80030e2 <main+0x932>
				{
					displayClockWise(LCD_WIDTH / 2, 110, 100, &set_time.second, &set_time.minute, &set_time.hour, LIGHTBLUE, LIGHTBLUE, LIGHTBLUE);
 8003058:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 800305c:	9304      	str	r3, [sp, #16]
 800305e:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8003062:	9303      	str	r3, [sp, #12]
 8003064:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8003068:	9302      	str	r3, [sp, #8]
 800306a:	4b44      	ldr	r3, [pc, #272]	@ (800317c <main+0x9cc>)
 800306c:	9301      	str	r3, [sp, #4]
 800306e:	4b44      	ldr	r3, [pc, #272]	@ (8003180 <main+0x9d0>)
 8003070:	9300      	str	r3, [sp, #0]
 8003072:	4b44      	ldr	r3, [pc, #272]	@ (8003184 <main+0x9d4>)
 8003074:	2264      	movs	r2, #100	@ 0x64
 8003076:	216e      	movs	r1, #110	@ 0x6e
 8003078:	2078      	movs	r0, #120	@ 0x78
 800307a:	f000 f9f9 	bl	8003470 <displayClockWise>
					displayTimeLed7Seg(&set_time.second, &set_time.minute, &set_time.hour);
 800307e:	4a3f      	ldr	r2, [pc, #252]	@ (800317c <main+0x9cc>)
 8003080:	493f      	ldr	r1, [pc, #252]	@ (8003180 <main+0x9d0>)
 8003082:	4840      	ldr	r0, [pc, #256]	@ (8003184 <main+0x9d4>)
 8003084:	f000 fe4e 	bl	8003d24 <displayTimeLed7Seg>
					displayTime(LCD_WIDTH / 2, 240, &set_time.second, &set_time.minute, &set_time.hour, &set_time.day, &set_time.date, &set_time.month, &set_time.year, ds3231ReadTemp(), 32, 24, BLACK, BLACK, BLACK, BLACK, BLACK, BLACK, RED);
 8003088:	f7fe f808 	bl	800109c <ds3231ReadTemp>
 800308c:	eef0 7a40 	vmov.f32	s15, s0
 8003090:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003094:	930d      	str	r3, [sp, #52]	@ 0x34
 8003096:	2300      	movs	r3, #0
 8003098:	930c      	str	r3, [sp, #48]	@ 0x30
 800309a:	2300      	movs	r3, #0
 800309c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800309e:	2300      	movs	r3, #0
 80030a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80030a2:	2300      	movs	r3, #0
 80030a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80030a6:	2300      	movs	r3, #0
 80030a8:	9308      	str	r3, [sp, #32]
 80030aa:	2300      	movs	r3, #0
 80030ac:	9307      	str	r3, [sp, #28]
 80030ae:	2318      	movs	r3, #24
 80030b0:	9306      	str	r3, [sp, #24]
 80030b2:	2320      	movs	r3, #32
 80030b4:	9305      	str	r3, [sp, #20]
 80030b6:	4b34      	ldr	r3, [pc, #208]	@ (8003188 <main+0x9d8>)
 80030b8:	9304      	str	r3, [sp, #16]
 80030ba:	4b34      	ldr	r3, [pc, #208]	@ (800318c <main+0x9dc>)
 80030bc:	9303      	str	r3, [sp, #12]
 80030be:	4b34      	ldr	r3, [pc, #208]	@ (8003190 <main+0x9e0>)
 80030c0:	9302      	str	r3, [sp, #8]
 80030c2:	4b34      	ldr	r3, [pc, #208]	@ (8003194 <main+0x9e4>)
 80030c4:	9301      	str	r3, [sp, #4]
 80030c6:	4b2d      	ldr	r3, [pc, #180]	@ (800317c <main+0x9cc>)
 80030c8:	9300      	str	r3, [sp, #0]
 80030ca:	eeb0 0a67 	vmov.f32	s0, s15
 80030ce:	4b2c      	ldr	r3, [pc, #176]	@ (8003180 <main+0x9d0>)
 80030d0:	4a2c      	ldr	r2, [pc, #176]	@ (8003184 <main+0x9d4>)
 80030d2:	21f0      	movs	r1, #240	@ 0xf0
 80030d4:	2078      	movs	r0, #120	@ 0x78
 80030d6:	f000 fcfb 	bl	8003ad0 <displayTime>

					previous_mode_config = current_mode_config;
 80030da:	4b27      	ldr	r3, [pc, #156]	@ (8003178 <main+0x9c8>)
 80030dc:	781a      	ldrb	r2, [r3, #0]
 80030de:	4b25      	ldr	r3, [pc, #148]	@ (8003174 <main+0x9c4>)
 80030e0:	701a      	strb	r2, [r3, #0]
				}

				if(button_count[15] % 30 == 1)
 80030e2:	4b2d      	ldr	r3, [pc, #180]	@ (8003198 <main+0x9e8>)
 80030e4:	8bda      	ldrh	r2, [r3, #30]
 80030e6:	4b2d      	ldr	r3, [pc, #180]	@ (800319c <main+0x9ec>)
 80030e8:	fba3 1302 	umull	r1, r3, r3, r2
 80030ec:	0919      	lsrs	r1, r3, #4
 80030ee:	460b      	mov	r3, r1
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	1a5b      	subs	r3, r3, r1
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d10f      	bne.n	800311e <main+0x96e>
				{
					current_mode_config = Mode_config_month;
 80030fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003178 <main+0x9c8>)
 8003100:	2205      	movs	r2, #5
 8003102:	701a      	strb	r2, [r3, #0]
				}

				break;
 8003104:	e00b      	b.n	800311e <main+0x96e>
				break;
 8003106:	bf00      	nop
 8003108:	e00a      	b.n	8003120 <main+0x970>
				break;
 800310a:	bf00      	nop
 800310c:	e008      	b.n	8003120 <main+0x970>
				break;
 800310e:	bf00      	nop
 8003110:	e006      	b.n	8003120 <main+0x970>
				break;
 8003112:	bf00      	nop
 8003114:	e004      	b.n	8003120 <main+0x970>
				break;
 8003116:	bf00      	nop
 8003118:	e002      	b.n	8003120 <main+0x970>
				break;
 800311a:	bf00      	nop
 800311c:	e000      	b.n	8003120 <main+0x970>
				break;
 800311e:	bf00      	nop
			}
		}

		if(button_count[12] >= 1)
 8003120:	4b1d      	ldr	r3, [pc, #116]	@ (8003198 <main+0x9e8>)
 8003122:	8b1b      	ldrh	r3, [r3, #24]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d00f      	beq.n	8003148 <main+0x998>
		{
		  setTime(&set_time.second, &set_time.minute, &set_time.hour, &set_time.day, &set_time.date, &set_time.month, &set_time.year);
 8003128:	4b17      	ldr	r3, [pc, #92]	@ (8003188 <main+0x9d8>)
 800312a:	9302      	str	r3, [sp, #8]
 800312c:	4b17      	ldr	r3, [pc, #92]	@ (800318c <main+0x9dc>)
 800312e:	9301      	str	r3, [sp, #4]
 8003130:	4b17      	ldr	r3, [pc, #92]	@ (8003190 <main+0x9e0>)
 8003132:	9300      	str	r3, [sp, #0]
 8003134:	4b17      	ldr	r3, [pc, #92]	@ (8003194 <main+0x9e4>)
 8003136:	4a11      	ldr	r2, [pc, #68]	@ (800317c <main+0x9cc>)
 8003138:	4911      	ldr	r1, [pc, #68]	@ (8003180 <main+0x9d0>)
 800313a:	4812      	ldr	r0, [pc, #72]	@ (8003184 <main+0x9d4>)
 800313c:	f000 f8b6 	bl	80032ac <setTime>
		  current_mode = Mode_word_clock;
 8003140:	4b17      	ldr	r3, [pc, #92]	@ (80031a0 <main+0x9f0>)
 8003142:	2201      	movs	r2, #1
 8003144:	701a      	strb	r2, [r3, #0]
		else if(button_count[14] >= 1)
		{
		  current_mode = Mode_word_clock;
		}

		break;
 8003146:	e012      	b.n	800316e <main+0x9be>
		else if(button_count[14] >= 1)
 8003148:	4b13      	ldr	r3, [pc, #76]	@ (8003198 <main+0x9e8>)
 800314a:	8b9b      	ldrh	r3, [r3, #28]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d00e      	beq.n	800316e <main+0x9be>
		  current_mode = Mode_word_clock;
 8003150:	4b13      	ldr	r3, [pc, #76]	@ (80031a0 <main+0x9f0>)
 8003152:	2201      	movs	r2, #1
 8003154:	701a      	strb	r2, [r3, #0]
		break;
 8003156:	e00a      	b.n	800316e <main+0x9be>
	  {
		  break;
	  }
	  default:
	  {
		  current_mode = Mode_init;
 8003158:	4b11      	ldr	r3, [pc, #68]	@ (80031a0 <main+0x9f0>)
 800315a:	2200      	movs	r2, #0
 800315c:	701a      	strb	r2, [r3, #0]
 800315e:	f7ff bb46 	b.w	80027ee <main+0x3e>
		  break;
 8003162:	bf00      	nop
 8003164:	f7ff bb43 	b.w	80027ee <main+0x3e>
		  break;
 8003168:	bf00      	nop
 800316a:	f7ff bb40 	b.w	80027ee <main+0x3e>
		break;
 800316e:	bf00      	nop
	  if(sTimer4GetFlag())
 8003170:	f7ff bb3d 	b.w	80027ee <main+0x3e>
 8003174:	2000001c 	.word	0x2000001c
 8003178:	20000132 	.word	0x20000132
 800317c:	20000002 	.word	0x20000002
 8003180:	20000001 	.word	0x20000001
 8003184:	20000000 	.word	0x20000000
 8003188:	20000006 	.word	0x20000006
 800318c:	20000005 	.word	0x20000005
 8003190:	20000004 	.word	0x20000004
 8003194:	20000003 	.word	0x20000003
 8003198:	20000048 	.word	0x20000048
 800319c:	88888889 	.word	0x88888889
 80031a0:	20000130 	.word	0x20000130

080031a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b094      	sub	sp, #80	@ 0x50
 80031a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80031aa:	f107 0320 	add.w	r3, r7, #32
 80031ae:	2230      	movs	r2, #48	@ 0x30
 80031b0:	2100      	movs	r1, #0
 80031b2:	4618      	mov	r0, r3
 80031b4:	f004 fe00 	bl	8007db8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80031b8:	f107 030c 	add.w	r3, r7, #12
 80031bc:	2200      	movs	r2, #0
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	605a      	str	r2, [r3, #4]
 80031c2:	609a      	str	r2, [r3, #8]
 80031c4:	60da      	str	r2, [r3, #12]
 80031c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80031c8:	2300      	movs	r3, #0
 80031ca:	60bb      	str	r3, [r7, #8]
 80031cc:	4b28      	ldr	r3, [pc, #160]	@ (8003270 <SystemClock_Config+0xcc>)
 80031ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d0:	4a27      	ldr	r2, [pc, #156]	@ (8003270 <SystemClock_Config+0xcc>)
 80031d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80031d8:	4b25      	ldr	r3, [pc, #148]	@ (8003270 <SystemClock_Config+0xcc>)
 80031da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031e0:	60bb      	str	r3, [r7, #8]
 80031e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80031e4:	2300      	movs	r3, #0
 80031e6:	607b      	str	r3, [r7, #4]
 80031e8:	4b22      	ldr	r3, [pc, #136]	@ (8003274 <SystemClock_Config+0xd0>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a21      	ldr	r2, [pc, #132]	@ (8003274 <SystemClock_Config+0xd0>)
 80031ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031f2:	6013      	str	r3, [r2, #0]
 80031f4:	4b1f      	ldr	r3, [pc, #124]	@ (8003274 <SystemClock_Config+0xd0>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031fc:	607b      	str	r3, [r7, #4]
 80031fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003200:	2302      	movs	r3, #2
 8003202:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003204:	2301      	movs	r3, #1
 8003206:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003208:	2310      	movs	r3, #16
 800320a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800320c:	2302      	movs	r3, #2
 800320e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003210:	2300      	movs	r3, #0
 8003212:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003214:	2308      	movs	r3, #8
 8003216:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003218:	23a8      	movs	r3, #168	@ 0xa8
 800321a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800321c:	2302      	movs	r3, #2
 800321e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003220:	2304      	movs	r3, #4
 8003222:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003224:	f107 0320 	add.w	r3, r7, #32
 8003228:	4618      	mov	r0, r3
 800322a:	f002 fdd5 	bl	8005dd8 <HAL_RCC_OscConfig>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d001      	beq.n	8003238 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003234:	f000 fdf6 	bl	8003e24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003238:	230f      	movs	r3, #15
 800323a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800323c:	2302      	movs	r3, #2
 800323e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003240:	2300      	movs	r3, #0
 8003242:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003244:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003248:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800324a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800324e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003250:	f107 030c 	add.w	r3, r7, #12
 8003254:	2105      	movs	r1, #5
 8003256:	4618      	mov	r0, r3
 8003258:	f003 f836 	bl	80062c8 <HAL_RCC_ClockConfig>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003262:	f000 fddf 	bl	8003e24 <Error_Handler>
  }
}
 8003266:	bf00      	nop
 8003268:	3750      	adds	r7, #80	@ 0x50
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	40023800 	.word	0x40023800
 8003274:	40007000 	.word	0x40007000

08003278 <debugSystem>:

/* USER CODE BEGIN 4 */
void debugSystem()
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOE, LED_DEBUG_Pin);
 800327c:	2110      	movs	r1, #16
 800327e:	4802      	ldr	r0, [pc, #8]	@ (8003288 <debugSystem+0x10>)
 8003280:	f001 fc3d 	bl	8004afe <HAL_GPIO_TogglePin>
}
 8003284:	bf00      	nop
 8003286:	bd80      	pop	{r7, pc}
 8003288:	40021000 	.word	0x40021000

0800328c <initSystem>:
void initSystem()
{
 800328c:	b580      	push	{r7, lr}
 800328e:	af00      	add	r7, sp, #0
	initTimer2();
 8003290:	f000 fdce 	bl	8003e30 <initTimer2>
	initTimer4();
 8003294:	f000 fdd6 	bl	8003e44 <initTimer4>
	initLCD();
 8003298:	f7fe fe4e 	bl	8001f38 <initLCD>
	initLed7Seg();
 800329c:	f7ff f958 	bl	8002550 <initLed7Seg>
	initds3231();
 80032a0:	f7fd fe50 	bl	8000f44 <initds3231>
	initButton();
 80032a4:	f7fd fdd6 	bl	8000e54 <initButton>
}
 80032a8:	bf00      	nop
 80032aa:	bd80      	pop	{r7, pc}

080032ac <setTime>:
void setTime(uint8_t *second, uint8_t *minute, uint8_t *hour, uint8_t *day, uint8_t *date, uint8_t *month, uint16_t *year)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	60f8      	str	r0, [r7, #12]
 80032b4:	60b9      	str	r1, [r7, #8]
 80032b6:	607a      	str	r2, [r7, #4]
 80032b8:	603b      	str	r3, [r7, #0]
	ds3231SetSec(*second);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	781b      	ldrb	r3, [r3, #0]
 80032be:	4618      	mov	r0, r3
 80032c0:	f7fd ff60 	bl	8001184 <ds3231SetSec>
	ds3231SetMin(*minute);
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7fd ff69 	bl	80011a0 <ds3231SetMin>
	ds3231SetHour(*hour);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	4618      	mov	r0, r3
 80032d4:	f7fd ff72 	bl	80011bc <ds3231SetHour>
	ds3231SetDay(*day);
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	4618      	mov	r0, r3
 80032de:	f7fd ff8f 	bl	8001200 <ds3231SetDay>
	ds3231SetDate(*date);
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f7fd ff98 	bl	800121c <ds3231SetDate>
	ds3231SetMonth(*month);
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7fd ffa1 	bl	8001238 <ds3231SetMonth>
	ds3231SetYear(*year);
 80032f6:	6a3b      	ldr	r3, [r7, #32]
 80032f8:	881b      	ldrh	r3, [r3, #0]
 80032fa:	4618      	mov	r0, r3
 80032fc:	f7fd ffd6 	bl	80012ac <ds3231SetYear>
}
 8003300:	bf00      	nop
 8003302:	3710      	adds	r7, #16
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <displayClock>:

void displayClock(int x_coor, int y_coor, int radius)
{
 8003308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800330c:	b08e      	sub	sp, #56	@ 0x38
 800330e:	af04      	add	r7, sp, #16
 8003310:	60f8      	str	r0, [r7, #12]
 8003312:	60b9      	str	r1, [r7, #8]
 8003314:	607a      	str	r2, [r7, #4]
    const uint8_t char_size = 24;
 8003316:	2318      	movs	r3, #24
 8003318:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    lcdDrawCircle(x_coor, y_coor, BLUE, radius + 2, 1);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	3302      	adds	r3, #2
 8003320:	2201      	movs	r2, #1
 8003322:	9200      	str	r2, [sp, #0]
 8003324:	221f      	movs	r2, #31
 8003326:	68b9      	ldr	r1, [r7, #8]
 8003328:	68f8      	ldr	r0, [r7, #12]
 800332a:	f7fe fff0 	bl	800230e <lcdDrawCircle>
	lcdDrawCircle(x_coor, y_coor, WHITE, radius, 1);
 800332e:	2301      	movs	r3, #1
 8003330:	9300      	str	r3, [sp, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003338:	68b9      	ldr	r1, [r7, #8]
 800333a:	68f8      	ldr	r0, [r7, #12]
 800333c:	f7fe ffe7 	bl	800230e <lcdDrawCircle>

    for (int i = 0; i < 12; i++)
 8003340:	2300      	movs	r3, #0
 8003342:	627b      	str	r3, [r7, #36]	@ 0x24
 8003344:	e086      	b.n	8003454 <displayClock+0x14c>
    {
        float angle = (i * 30) * (PI / 180); // Convert angle to radians
 8003346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003348:	4613      	mov	r3, r2
 800334a:	011b      	lsls	r3, r3, #4
 800334c:	1a9b      	subs	r3, r3, r2
 800334e:	005b      	lsls	r3, r3, #1
 8003350:	4618      	mov	r0, r3
 8003352:	f7fd f88b 	bl	800046c <__aeabi_i2d>
 8003356:	a344      	add	r3, pc, #272	@ (adr r3, 8003468 <displayClock+0x160>)
 8003358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800335c:	f7fd f8f0 	bl	8000540 <__aeabi_dmul>
 8003360:	4602      	mov	r2, r0
 8003362:	460b      	mov	r3, r1
 8003364:	4610      	mov	r0, r2
 8003366:	4619      	mov	r1, r3
 8003368:	f7fd fbac 	bl	8000ac4 <__aeabi_d2f>
 800336c:	4603      	mov	r3, r0
 800336e:	61fb      	str	r3, [r7, #28]
        int x = x_coor + (radius - 15) * sin(angle);
 8003370:	68f8      	ldr	r0, [r7, #12]
 8003372:	f7fd f87b 	bl	800046c <__aeabi_i2d>
 8003376:	4680      	mov	r8, r0
 8003378:	4689      	mov	r9, r1
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	3b0f      	subs	r3, #15
 800337e:	4618      	mov	r0, r3
 8003380:	f7fd f874 	bl	800046c <__aeabi_i2d>
 8003384:	4682      	mov	sl, r0
 8003386:	468b      	mov	fp, r1
 8003388:	69f8      	ldr	r0, [r7, #28]
 800338a:	f7fd f881 	bl	8000490 <__aeabi_f2d>
 800338e:	4602      	mov	r2, r0
 8003390:	460b      	mov	r3, r1
 8003392:	ec43 2b10 	vmov	d0, r2, r3
 8003396:	f004 fd8f 	bl	8007eb8 <sin>
 800339a:	ec53 2b10 	vmov	r2, r3, d0
 800339e:	4650      	mov	r0, sl
 80033a0:	4659      	mov	r1, fp
 80033a2:	f7fd f8cd 	bl	8000540 <__aeabi_dmul>
 80033a6:	4602      	mov	r2, r0
 80033a8:	460b      	mov	r3, r1
 80033aa:	4640      	mov	r0, r8
 80033ac:	4649      	mov	r1, r9
 80033ae:	f7fc ff11 	bl	80001d4 <__adddf3>
 80033b2:	4602      	mov	r2, r0
 80033b4:	460b      	mov	r3, r1
 80033b6:	4610      	mov	r0, r2
 80033b8:	4619      	mov	r1, r3
 80033ba:	f7fd fb5b 	bl	8000a74 <__aeabi_d2iz>
 80033be:	4603      	mov	r3, r0
 80033c0:	61bb      	str	r3, [r7, #24]
        int y = y_coor + (radius - 15) * -cos(angle);
 80033c2:	68b8      	ldr	r0, [r7, #8]
 80033c4:	f7fd f852 	bl	800046c <__aeabi_i2d>
 80033c8:	4680      	mov	r8, r0
 80033ca:	4689      	mov	r9, r1
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	3b0f      	subs	r3, #15
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7fd f84b 	bl	800046c <__aeabi_i2d>
 80033d6:	4682      	mov	sl, r0
 80033d8:	468b      	mov	fp, r1
 80033da:	69f8      	ldr	r0, [r7, #28]
 80033dc:	f7fd f858 	bl	8000490 <__aeabi_f2d>
 80033e0:	4602      	mov	r2, r0
 80033e2:	460b      	mov	r3, r1
 80033e4:	ec43 2b10 	vmov	d0, r2, r3
 80033e8:	f004 fd12 	bl	8007e10 <cos>
 80033ec:	ec53 2b10 	vmov	r2, r3, d0
 80033f0:	4614      	mov	r4, r2
 80033f2:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80033f6:	4622      	mov	r2, r4
 80033f8:	462b      	mov	r3, r5
 80033fa:	4650      	mov	r0, sl
 80033fc:	4659      	mov	r1, fp
 80033fe:	f7fd f89f 	bl	8000540 <__aeabi_dmul>
 8003402:	4602      	mov	r2, r0
 8003404:	460b      	mov	r3, r1
 8003406:	4640      	mov	r0, r8
 8003408:	4649      	mov	r1, r9
 800340a:	f7fc fee3 	bl	80001d4 <__adddf3>
 800340e:	4602      	mov	r2, r0
 8003410:	460b      	mov	r3, r1
 8003412:	4610      	mov	r0, r2
 8003414:	4619      	mov	r1, r3
 8003416:	f7fd fb2d 	bl	8000a74 <__aeabi_d2iz>
 800341a:	4603      	mov	r3, r0
 800341c:	617b      	str	r3, [r7, #20]

        lcdShowIntNumCenter(x, y, ((i == 0) ? 12 : i), 2, BLACK, WHITE, char_size, 1);
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	b298      	uxth	r0, r3
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	b299      	uxth	r1, r3
 8003426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003428:	2b00      	cmp	r3, #0
 800342a:	d002      	beq.n	8003432 <displayClock+0x12a>
 800342c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800342e:	b29a      	uxth	r2, r3
 8003430:	e000      	b.n	8003434 <displayClock+0x12c>
 8003432:	220c      	movs	r2, #12
 8003434:	2301      	movs	r3, #1
 8003436:	9303      	str	r3, [sp, #12]
 8003438:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800343c:	9302      	str	r3, [sp, #8]
 800343e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003442:	9301      	str	r3, [sp, #4]
 8003444:	2300      	movs	r3, #0
 8003446:	9300      	str	r3, [sp, #0]
 8003448:	2302      	movs	r3, #2
 800344a:	f7fe fcbd 	bl	8001dc8 <lcdShowIntNumCenter>
    for (int i = 0; i < 12; i++)
 800344e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003450:	3301      	adds	r3, #1
 8003452:	627b      	str	r3, [r7, #36]	@ 0x24
 8003454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003456:	2b0b      	cmp	r3, #11
 8003458:	f77f af75 	ble.w	8003346 <displayClock+0x3e>
    }
}
 800345c:	bf00      	nop
 800345e:	bf00      	nop
 8003460:	3728      	adds	r7, #40	@ 0x28
 8003462:	46bd      	mov	sp, r7
 8003464:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003468:	a2529d39 	.word	0xa2529d39
 800346c:	3f91df46 	.word	0x3f91df46

08003470 <displayClockWise>:
 * @param 	radius radius of a clock
 * @param	*second, *minute, *hour pointer to variable time store on struct Time
 * @param 	color_sec_clw, color_min_clw, color_hour_clw color of second, minute, hour clockwise
 */
void displayClockWise(int x_coor, int y_coor, int radius, const uint8_t *second, const uint8_t *minute, const uint8_t *hour, uint16_t color_sec_clw, uint16_t color_min_clw, uint16_t color_hour_clw)
{
 8003470:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003474:	b092      	sub	sp, #72	@ 0x48
 8003476:	af02      	add	r7, sp, #8
 8003478:	6378      	str	r0, [r7, #52]	@ 0x34
 800347a:	6339      	str	r1, [r7, #48]	@ 0x30
 800347c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800347e:	62bb      	str	r3, [r7, #40]	@ 0x28
	static float angle_sec, angle_min, angle_hour;
    int x, y;

    x = x_coor + (radius - 30) * sin(angle_sec);
 8003480:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003482:	f7fc fff3 	bl	800046c <__aeabi_i2d>
 8003486:	4680      	mov	r8, r0
 8003488:	4689      	mov	r9, r1
 800348a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800348c:	3b1e      	subs	r3, #30
 800348e:	4618      	mov	r0, r3
 8003490:	f7fc ffec 	bl	800046c <__aeabi_i2d>
 8003494:	4604      	mov	r4, r0
 8003496:	460d      	mov	r5, r1
 8003498:	4bcf      	ldr	r3, [pc, #828]	@ (80037d8 <displayClockWise+0x368>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4618      	mov	r0, r3
 800349e:	f7fc fff7 	bl	8000490 <__aeabi_f2d>
 80034a2:	4602      	mov	r2, r0
 80034a4:	460b      	mov	r3, r1
 80034a6:	ec43 2b10 	vmov	d0, r2, r3
 80034aa:	f004 fd05 	bl	8007eb8 <sin>
 80034ae:	ec53 2b10 	vmov	r2, r3, d0
 80034b2:	4620      	mov	r0, r4
 80034b4:	4629      	mov	r1, r5
 80034b6:	f7fd f843 	bl	8000540 <__aeabi_dmul>
 80034ba:	4602      	mov	r2, r0
 80034bc:	460b      	mov	r3, r1
 80034be:	4640      	mov	r0, r8
 80034c0:	4649      	mov	r1, r9
 80034c2:	f7fc fe87 	bl	80001d4 <__adddf3>
 80034c6:	4602      	mov	r2, r0
 80034c8:	460b      	mov	r3, r1
 80034ca:	4610      	mov	r0, r2
 80034cc:	4619      	mov	r1, r3
 80034ce:	f7fd fad1 	bl	8000a74 <__aeabi_d2iz>
 80034d2:	4603      	mov	r3, r0
 80034d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    y = y_coor + (radius - 30) * -cos(angle_sec);
 80034d6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80034d8:	f7fc ffc8 	bl	800046c <__aeabi_i2d>
 80034dc:	4680      	mov	r8, r0
 80034de:	4689      	mov	r9, r1
 80034e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034e2:	3b1e      	subs	r3, #30
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7fc ffc1 	bl	800046c <__aeabi_i2d>
 80034ea:	4604      	mov	r4, r0
 80034ec:	460d      	mov	r5, r1
 80034ee:	4bba      	ldr	r3, [pc, #744]	@ (80037d8 <displayClockWise+0x368>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7fc ffcc 	bl	8000490 <__aeabi_f2d>
 80034f8:	4602      	mov	r2, r0
 80034fa:	460b      	mov	r3, r1
 80034fc:	ec43 2b10 	vmov	d0, r2, r3
 8003500:	f004 fc86 	bl	8007e10 <cos>
 8003504:	ec53 2b10 	vmov	r2, r3, d0
 8003508:	4692      	mov	sl, r2
 800350a:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 800350e:	4652      	mov	r2, sl
 8003510:	465b      	mov	r3, fp
 8003512:	4620      	mov	r0, r4
 8003514:	4629      	mov	r1, r5
 8003516:	f7fd f813 	bl	8000540 <__aeabi_dmul>
 800351a:	4602      	mov	r2, r0
 800351c:	460b      	mov	r3, r1
 800351e:	4640      	mov	r0, r8
 8003520:	4649      	mov	r1, r9
 8003522:	f7fc fe57 	bl	80001d4 <__adddf3>
 8003526:	4602      	mov	r2, r0
 8003528:	460b      	mov	r3, r1
 800352a:	4610      	mov	r0, r2
 800352c:	4619      	mov	r1, r3
 800352e:	f7fd faa1 	bl	8000a74 <__aeabi_d2iz>
 8003532:	4603      	mov	r3, r0
 8003534:	63bb      	str	r3, [r7, #56]	@ 0x38
    lcdDrawLine(x_coor, y_coor, x, y, WHITE);
 8003536:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003538:	b29c      	uxth	r4, r3
 800353a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800353c:	b298      	uxth	r0, r3
 800353e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003540:	b299      	uxth	r1, r3
 8003542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003544:	b29a      	uxth	r2, r3
 8003546:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800354a:	9300      	str	r3, [sp, #0]
 800354c:	4613      	mov	r3, r2
 800354e:	460a      	mov	r2, r1
 8003550:	4601      	mov	r1, r0
 8003552:	4620      	mov	r0, r4
 8003554:	f7fe fac7 	bl	8001ae6 <lcdDrawLine>

    angle_sec = (*second * 6) * (PI / 180);
 8003558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	461a      	mov	r2, r3
 800355e:	4613      	mov	r3, r2
 8003560:	005b      	lsls	r3, r3, #1
 8003562:	4413      	add	r3, r2
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	4618      	mov	r0, r3
 8003568:	f7fc ff80 	bl	800046c <__aeabi_i2d>
 800356c:	a398      	add	r3, pc, #608	@ (adr r3, 80037d0 <displayClockWise+0x360>)
 800356e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003572:	f7fc ffe5 	bl	8000540 <__aeabi_dmul>
 8003576:	4602      	mov	r2, r0
 8003578:	460b      	mov	r3, r1
 800357a:	4610      	mov	r0, r2
 800357c:	4619      	mov	r1, r3
 800357e:	f7fd faa1 	bl	8000ac4 <__aeabi_d2f>
 8003582:	4603      	mov	r3, r0
 8003584:	4a94      	ldr	r2, [pc, #592]	@ (80037d8 <displayClockWise+0x368>)
 8003586:	6013      	str	r3, [r2, #0]
    x = x_coor + (radius - 30) * sin(angle_sec);
 8003588:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800358a:	f7fc ff6f 	bl	800046c <__aeabi_i2d>
 800358e:	4680      	mov	r8, r0
 8003590:	4689      	mov	r9, r1
 8003592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003594:	3b1e      	subs	r3, #30
 8003596:	4618      	mov	r0, r3
 8003598:	f7fc ff68 	bl	800046c <__aeabi_i2d>
 800359c:	4604      	mov	r4, r0
 800359e:	460d      	mov	r5, r1
 80035a0:	4b8d      	ldr	r3, [pc, #564]	@ (80037d8 <displayClockWise+0x368>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7fc ff73 	bl	8000490 <__aeabi_f2d>
 80035aa:	4602      	mov	r2, r0
 80035ac:	460b      	mov	r3, r1
 80035ae:	ec43 2b10 	vmov	d0, r2, r3
 80035b2:	f004 fc81 	bl	8007eb8 <sin>
 80035b6:	ec53 2b10 	vmov	r2, r3, d0
 80035ba:	4620      	mov	r0, r4
 80035bc:	4629      	mov	r1, r5
 80035be:	f7fc ffbf 	bl	8000540 <__aeabi_dmul>
 80035c2:	4602      	mov	r2, r0
 80035c4:	460b      	mov	r3, r1
 80035c6:	4640      	mov	r0, r8
 80035c8:	4649      	mov	r1, r9
 80035ca:	f7fc fe03 	bl	80001d4 <__adddf3>
 80035ce:	4602      	mov	r2, r0
 80035d0:	460b      	mov	r3, r1
 80035d2:	4610      	mov	r0, r2
 80035d4:	4619      	mov	r1, r3
 80035d6:	f7fd fa4d 	bl	8000a74 <__aeabi_d2iz>
 80035da:	4603      	mov	r3, r0
 80035dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    y = y_coor + (radius - 30) * -cos(angle_sec);
 80035de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80035e0:	f7fc ff44 	bl	800046c <__aeabi_i2d>
 80035e4:	4680      	mov	r8, r0
 80035e6:	4689      	mov	r9, r1
 80035e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035ea:	3b1e      	subs	r3, #30
 80035ec:	4618      	mov	r0, r3
 80035ee:	f7fc ff3d 	bl	800046c <__aeabi_i2d>
 80035f2:	4604      	mov	r4, r0
 80035f4:	460d      	mov	r5, r1
 80035f6:	4b78      	ldr	r3, [pc, #480]	@ (80037d8 <displayClockWise+0x368>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7fc ff48 	bl	8000490 <__aeabi_f2d>
 8003600:	4602      	mov	r2, r0
 8003602:	460b      	mov	r3, r1
 8003604:	ec43 2b10 	vmov	d0, r2, r3
 8003608:	f004 fc02 	bl	8007e10 <cos>
 800360c:	ec53 2b10 	vmov	r2, r3, d0
 8003610:	623a      	str	r2, [r7, #32]
 8003612:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003616:	627b      	str	r3, [r7, #36]	@ 0x24
 8003618:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800361c:	4620      	mov	r0, r4
 800361e:	4629      	mov	r1, r5
 8003620:	f7fc ff8e 	bl	8000540 <__aeabi_dmul>
 8003624:	4602      	mov	r2, r0
 8003626:	460b      	mov	r3, r1
 8003628:	4640      	mov	r0, r8
 800362a:	4649      	mov	r1, r9
 800362c:	f7fc fdd2 	bl	80001d4 <__adddf3>
 8003630:	4602      	mov	r2, r0
 8003632:	460b      	mov	r3, r1
 8003634:	4610      	mov	r0, r2
 8003636:	4619      	mov	r1, r3
 8003638:	f7fd fa1c 	bl	8000a74 <__aeabi_d2iz>
 800363c:	4603      	mov	r3, r0
 800363e:	63bb      	str	r3, [r7, #56]	@ 0x38
    lcdDrawLine(x_coor, y_coor, x, y, color_sec_clw);
 8003640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003642:	b298      	uxth	r0, r3
 8003644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003646:	b299      	uxth	r1, r3
 8003648:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800364a:	b29a      	uxth	r2, r3
 800364c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800364e:	b29c      	uxth	r4, r3
 8003650:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8003654:	9300      	str	r3, [sp, #0]
 8003656:	4623      	mov	r3, r4
 8003658:	f7fe fa45 	bl	8001ae6 <lcdDrawLine>

    if(angle_min != angle_sec)
 800365c:	4b5f      	ldr	r3, [pc, #380]	@ (80037dc <displayClockWise+0x36c>)
 800365e:	ed93 7a00 	vldr	s14, [r3]
 8003662:	4b5d      	ldr	r3, [pc, #372]	@ (80037d8 <displayClockWise+0x368>)
 8003664:	edd3 7a00 	vldr	s15, [r3]
 8003668:	eeb4 7a67 	vcmp.f32	s14, s15
 800366c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003670:	d068      	beq.n	8003744 <displayClockWise+0x2d4>
    {
        x = x_coor + (radius - 40) * sin(angle_min);
 8003672:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003674:	f7fc fefa 	bl	800046c <__aeabi_i2d>
 8003678:	4680      	mov	r8, r0
 800367a:	4689      	mov	r9, r1
 800367c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800367e:	3b28      	subs	r3, #40	@ 0x28
 8003680:	4618      	mov	r0, r3
 8003682:	f7fc fef3 	bl	800046c <__aeabi_i2d>
 8003686:	4604      	mov	r4, r0
 8003688:	460d      	mov	r5, r1
 800368a:	4b54      	ldr	r3, [pc, #336]	@ (80037dc <displayClockWise+0x36c>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f7fc fefe 	bl	8000490 <__aeabi_f2d>
 8003694:	4602      	mov	r2, r0
 8003696:	460b      	mov	r3, r1
 8003698:	ec43 2b10 	vmov	d0, r2, r3
 800369c:	f004 fc0c 	bl	8007eb8 <sin>
 80036a0:	ec53 2b10 	vmov	r2, r3, d0
 80036a4:	4620      	mov	r0, r4
 80036a6:	4629      	mov	r1, r5
 80036a8:	f7fc ff4a 	bl	8000540 <__aeabi_dmul>
 80036ac:	4602      	mov	r2, r0
 80036ae:	460b      	mov	r3, r1
 80036b0:	4640      	mov	r0, r8
 80036b2:	4649      	mov	r1, r9
 80036b4:	f7fc fd8e 	bl	80001d4 <__adddf3>
 80036b8:	4602      	mov	r2, r0
 80036ba:	460b      	mov	r3, r1
 80036bc:	4610      	mov	r0, r2
 80036be:	4619      	mov	r1, r3
 80036c0:	f7fd f9d8 	bl	8000a74 <__aeabi_d2iz>
 80036c4:	4603      	mov	r3, r0
 80036c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        y = y_coor + (radius - 40) * -cos(angle_min);
 80036c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80036ca:	f7fc fecf 	bl	800046c <__aeabi_i2d>
 80036ce:	4680      	mov	r8, r0
 80036d0:	4689      	mov	r9, r1
 80036d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036d4:	3b28      	subs	r3, #40	@ 0x28
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7fc fec8 	bl	800046c <__aeabi_i2d>
 80036dc:	4604      	mov	r4, r0
 80036de:	460d      	mov	r5, r1
 80036e0:	4b3e      	ldr	r3, [pc, #248]	@ (80037dc <displayClockWise+0x36c>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4618      	mov	r0, r3
 80036e6:	f7fc fed3 	bl	8000490 <__aeabi_f2d>
 80036ea:	4602      	mov	r2, r0
 80036ec:	460b      	mov	r3, r1
 80036ee:	ec43 2b10 	vmov	d0, r2, r3
 80036f2:	f004 fb8d 	bl	8007e10 <cos>
 80036f6:	ec53 2b10 	vmov	r2, r3, d0
 80036fa:	61ba      	str	r2, [r7, #24]
 80036fc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003700:	61fb      	str	r3, [r7, #28]
 8003702:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003706:	4620      	mov	r0, r4
 8003708:	4629      	mov	r1, r5
 800370a:	f7fc ff19 	bl	8000540 <__aeabi_dmul>
 800370e:	4602      	mov	r2, r0
 8003710:	460b      	mov	r3, r1
 8003712:	4640      	mov	r0, r8
 8003714:	4649      	mov	r1, r9
 8003716:	f7fc fd5d 	bl	80001d4 <__adddf3>
 800371a:	4602      	mov	r2, r0
 800371c:	460b      	mov	r3, r1
 800371e:	4610      	mov	r0, r2
 8003720:	4619      	mov	r1, r3
 8003722:	f7fd f9a7 	bl	8000a74 <__aeabi_d2iz>
 8003726:	4603      	mov	r3, r0
 8003728:	63bb      	str	r3, [r7, #56]	@ 0x38
        lcdDrawLine(x_coor, y_coor, x, y, WHITE);
 800372a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800372c:	b298      	uxth	r0, r3
 800372e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003730:	b299      	uxth	r1, r3
 8003732:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003734:	b29a      	uxth	r2, r3
 8003736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003738:	b29b      	uxth	r3, r3
 800373a:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 800373e:	9400      	str	r4, [sp, #0]
 8003740:	f7fe f9d1 	bl	8001ae6 <lcdDrawLine>
    }
    angle_min = (*minute * 6) * (PI / 180);
 8003744:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	461a      	mov	r2, r3
 800374a:	4613      	mov	r3, r2
 800374c:	005b      	lsls	r3, r3, #1
 800374e:	4413      	add	r3, r2
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	4618      	mov	r0, r3
 8003754:	f7fc fe8a 	bl	800046c <__aeabi_i2d>
 8003758:	a31d      	add	r3, pc, #116	@ (adr r3, 80037d0 <displayClockWise+0x360>)
 800375a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375e:	f7fc feef 	bl	8000540 <__aeabi_dmul>
 8003762:	4602      	mov	r2, r0
 8003764:	460b      	mov	r3, r1
 8003766:	4610      	mov	r0, r2
 8003768:	4619      	mov	r1, r3
 800376a:	f7fd f9ab 	bl	8000ac4 <__aeabi_d2f>
 800376e:	4603      	mov	r3, r0
 8003770:	4a1a      	ldr	r2, [pc, #104]	@ (80037dc <displayClockWise+0x36c>)
 8003772:	6013      	str	r3, [r2, #0]
    x = x_coor + (radius - 40) * sin(angle_min);
 8003774:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003776:	f7fc fe79 	bl	800046c <__aeabi_i2d>
 800377a:	4680      	mov	r8, r0
 800377c:	4689      	mov	r9, r1
 800377e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003780:	3b28      	subs	r3, #40	@ 0x28
 8003782:	4618      	mov	r0, r3
 8003784:	f7fc fe72 	bl	800046c <__aeabi_i2d>
 8003788:	4604      	mov	r4, r0
 800378a:	460d      	mov	r5, r1
 800378c:	4b13      	ldr	r3, [pc, #76]	@ (80037dc <displayClockWise+0x36c>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4618      	mov	r0, r3
 8003792:	f7fc fe7d 	bl	8000490 <__aeabi_f2d>
 8003796:	4602      	mov	r2, r0
 8003798:	460b      	mov	r3, r1
 800379a:	ec43 2b10 	vmov	d0, r2, r3
 800379e:	f004 fb8b 	bl	8007eb8 <sin>
 80037a2:	ec53 2b10 	vmov	r2, r3, d0
 80037a6:	4620      	mov	r0, r4
 80037a8:	4629      	mov	r1, r5
 80037aa:	f7fc fec9 	bl	8000540 <__aeabi_dmul>
 80037ae:	4602      	mov	r2, r0
 80037b0:	460b      	mov	r3, r1
 80037b2:	4640      	mov	r0, r8
 80037b4:	4649      	mov	r1, r9
 80037b6:	f7fc fd0d 	bl	80001d4 <__adddf3>
 80037ba:	4602      	mov	r2, r0
 80037bc:	460b      	mov	r3, r1
 80037be:	4610      	mov	r0, r2
 80037c0:	4619      	mov	r1, r3
 80037c2:	f7fd f957 	bl	8000a74 <__aeabi_d2iz>
 80037c6:	4603      	mov	r3, r0
 80037c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    y = y_coor + (radius - 40) * -cos(angle_min);
 80037ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80037cc:	e008      	b.n	80037e0 <displayClockWise+0x370>
 80037ce:	bf00      	nop
 80037d0:	a2529d39 	.word	0xa2529d39
 80037d4:	3f91df46 	.word	0x3f91df46
 80037d8:	20000140 	.word	0x20000140
 80037dc:	20000144 	.word	0x20000144
 80037e0:	f7fc fe44 	bl	800046c <__aeabi_i2d>
 80037e4:	4604      	mov	r4, r0
 80037e6:	460d      	mov	r5, r1
 80037e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ea:	3b28      	subs	r3, #40	@ 0x28
 80037ec:	4618      	mov	r0, r3
 80037ee:	f7fc fe3d 	bl	800046c <__aeabi_i2d>
 80037f2:	4680      	mov	r8, r0
 80037f4:	4689      	mov	r9, r1
 80037f6:	4bb0      	ldr	r3, [pc, #704]	@ (8003ab8 <displayClockWise+0x648>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4618      	mov	r0, r3
 80037fc:	f7fc fe48 	bl	8000490 <__aeabi_f2d>
 8003800:	4602      	mov	r2, r0
 8003802:	460b      	mov	r3, r1
 8003804:	ec43 2b10 	vmov	d0, r2, r3
 8003808:	f004 fb02 	bl	8007e10 <cos>
 800380c:	ec53 2b10 	vmov	r2, r3, d0
 8003810:	613a      	str	r2, [r7, #16]
 8003812:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003816:	617b      	str	r3, [r7, #20]
 8003818:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800381c:	4640      	mov	r0, r8
 800381e:	4649      	mov	r1, r9
 8003820:	f7fc fe8e 	bl	8000540 <__aeabi_dmul>
 8003824:	4602      	mov	r2, r0
 8003826:	460b      	mov	r3, r1
 8003828:	4620      	mov	r0, r4
 800382a:	4629      	mov	r1, r5
 800382c:	f7fc fcd2 	bl	80001d4 <__adddf3>
 8003830:	4602      	mov	r2, r0
 8003832:	460b      	mov	r3, r1
 8003834:	4610      	mov	r0, r2
 8003836:	4619      	mov	r1, r3
 8003838:	f7fd f91c 	bl	8000a74 <__aeabi_d2iz>
 800383c:	4603      	mov	r3, r0
 800383e:	63bb      	str	r3, [r7, #56]	@ 0x38
    lcdDrawLine(x_coor, y_coor, x, y, color_min_clw);
 8003840:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003842:	b298      	uxth	r0, r3
 8003844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003846:	b299      	uxth	r1, r3
 8003848:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800384a:	b29a      	uxth	r2, r3
 800384c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800384e:	b29c      	uxth	r4, r3
 8003850:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003854:	9300      	str	r3, [sp, #0]
 8003856:	4623      	mov	r3, r4
 8003858:	f7fe f945 	bl	8001ae6 <lcdDrawLine>

    if(angle_hour != angle_sec && angle_hour != angle_min)
 800385c:	4b97      	ldr	r3, [pc, #604]	@ (8003abc <displayClockWise+0x64c>)
 800385e:	ed93 7a00 	vldr	s14, [r3]
 8003862:	4b97      	ldr	r3, [pc, #604]	@ (8003ac0 <displayClockWise+0x650>)
 8003864:	edd3 7a00 	vldr	s15, [r3]
 8003868:	eeb4 7a67 	vcmp.f32	s14, s15
 800386c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003870:	d073      	beq.n	800395a <displayClockWise+0x4ea>
 8003872:	4b92      	ldr	r3, [pc, #584]	@ (8003abc <displayClockWise+0x64c>)
 8003874:	ed93 7a00 	vldr	s14, [r3]
 8003878:	4b8f      	ldr	r3, [pc, #572]	@ (8003ab8 <displayClockWise+0x648>)
 800387a:	edd3 7a00 	vldr	s15, [r3]
 800387e:	eeb4 7a67 	vcmp.f32	s14, s15
 8003882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003886:	d068      	beq.n	800395a <displayClockWise+0x4ea>
    {
        x = x_coor + (radius - 50) * sin(angle_hour);
 8003888:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800388a:	f7fc fdef 	bl	800046c <__aeabi_i2d>
 800388e:	4604      	mov	r4, r0
 8003890:	460d      	mov	r5, r1
 8003892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003894:	3b32      	subs	r3, #50	@ 0x32
 8003896:	4618      	mov	r0, r3
 8003898:	f7fc fde8 	bl	800046c <__aeabi_i2d>
 800389c:	4680      	mov	r8, r0
 800389e:	4689      	mov	r9, r1
 80038a0:	4b86      	ldr	r3, [pc, #536]	@ (8003abc <displayClockWise+0x64c>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7fc fdf3 	bl	8000490 <__aeabi_f2d>
 80038aa:	4602      	mov	r2, r0
 80038ac:	460b      	mov	r3, r1
 80038ae:	ec43 2b10 	vmov	d0, r2, r3
 80038b2:	f004 fb01 	bl	8007eb8 <sin>
 80038b6:	ec53 2b10 	vmov	r2, r3, d0
 80038ba:	4640      	mov	r0, r8
 80038bc:	4649      	mov	r1, r9
 80038be:	f7fc fe3f 	bl	8000540 <__aeabi_dmul>
 80038c2:	4602      	mov	r2, r0
 80038c4:	460b      	mov	r3, r1
 80038c6:	4620      	mov	r0, r4
 80038c8:	4629      	mov	r1, r5
 80038ca:	f7fc fc83 	bl	80001d4 <__adddf3>
 80038ce:	4602      	mov	r2, r0
 80038d0:	460b      	mov	r3, r1
 80038d2:	4610      	mov	r0, r2
 80038d4:	4619      	mov	r1, r3
 80038d6:	f7fd f8cd 	bl	8000a74 <__aeabi_d2iz>
 80038da:	4603      	mov	r3, r0
 80038dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        y = y_coor + (radius - 50) * -cos(angle_hour);
 80038de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80038e0:	f7fc fdc4 	bl	800046c <__aeabi_i2d>
 80038e4:	4604      	mov	r4, r0
 80038e6:	460d      	mov	r5, r1
 80038e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038ea:	3b32      	subs	r3, #50	@ 0x32
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7fc fdbd 	bl	800046c <__aeabi_i2d>
 80038f2:	4680      	mov	r8, r0
 80038f4:	4689      	mov	r9, r1
 80038f6:	4b71      	ldr	r3, [pc, #452]	@ (8003abc <displayClockWise+0x64c>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7fc fdc8 	bl	8000490 <__aeabi_f2d>
 8003900:	4602      	mov	r2, r0
 8003902:	460b      	mov	r3, r1
 8003904:	ec43 2b10 	vmov	d0, r2, r3
 8003908:	f004 fa82 	bl	8007e10 <cos>
 800390c:	ec53 2b10 	vmov	r2, r3, d0
 8003910:	60ba      	str	r2, [r7, #8]
 8003912:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003916:	60fb      	str	r3, [r7, #12]
 8003918:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800391c:	4640      	mov	r0, r8
 800391e:	4649      	mov	r1, r9
 8003920:	f7fc fe0e 	bl	8000540 <__aeabi_dmul>
 8003924:	4602      	mov	r2, r0
 8003926:	460b      	mov	r3, r1
 8003928:	4620      	mov	r0, r4
 800392a:	4629      	mov	r1, r5
 800392c:	f7fc fc52 	bl	80001d4 <__adddf3>
 8003930:	4602      	mov	r2, r0
 8003932:	460b      	mov	r3, r1
 8003934:	4610      	mov	r0, r2
 8003936:	4619      	mov	r1, r3
 8003938:	f7fd f89c 	bl	8000a74 <__aeabi_d2iz>
 800393c:	4603      	mov	r3, r0
 800393e:	63bb      	str	r3, [r7, #56]	@ 0x38
        lcdDrawLine(x_coor, y_coor, x, y, WHITE);
 8003940:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003942:	b298      	uxth	r0, r3
 8003944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003946:	b299      	uxth	r1, r3
 8003948:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800394a:	b29a      	uxth	r2, r3
 800394c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800394e:	b29b      	uxth	r3, r3
 8003950:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8003954:	9400      	str	r4, [sp, #0]
 8003956:	f7fe f8c6 	bl	8001ae6 <lcdDrawLine>
    }
    angle_hour = ((*hour % 12 + *minute / 60.0) * 30) * (PI / 180); // 360 degrees / 12 hours = 30 degrees per hour
 800395a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800395c:	781a      	ldrb	r2, [r3, #0]
 800395e:	4b59      	ldr	r3, [pc, #356]	@ (8003ac4 <displayClockWise+0x654>)
 8003960:	fba3 1302 	umull	r1, r3, r3, r2
 8003964:	08d9      	lsrs	r1, r3, #3
 8003966:	460b      	mov	r3, r1
 8003968:	005b      	lsls	r3, r3, #1
 800396a:	440b      	add	r3, r1
 800396c:	009b      	lsls	r3, r3, #2
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	b2db      	uxtb	r3, r3
 8003972:	4618      	mov	r0, r3
 8003974:	f7fc fd7a 	bl	800046c <__aeabi_i2d>
 8003978:	4604      	mov	r4, r0
 800397a:	460d      	mov	r5, r1
 800397c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	4618      	mov	r0, r3
 8003982:	f7fc fd73 	bl	800046c <__aeabi_i2d>
 8003986:	f04f 0200 	mov.w	r2, #0
 800398a:	4b4f      	ldr	r3, [pc, #316]	@ (8003ac8 <displayClockWise+0x658>)
 800398c:	f7fc ff02 	bl	8000794 <__aeabi_ddiv>
 8003990:	4602      	mov	r2, r0
 8003992:	460b      	mov	r3, r1
 8003994:	4620      	mov	r0, r4
 8003996:	4629      	mov	r1, r5
 8003998:	f7fc fc1c 	bl	80001d4 <__adddf3>
 800399c:	4602      	mov	r2, r0
 800399e:	460b      	mov	r3, r1
 80039a0:	4610      	mov	r0, r2
 80039a2:	4619      	mov	r1, r3
 80039a4:	f04f 0200 	mov.w	r2, #0
 80039a8:	4b48      	ldr	r3, [pc, #288]	@ (8003acc <displayClockWise+0x65c>)
 80039aa:	f7fc fdc9 	bl	8000540 <__aeabi_dmul>
 80039ae:	4602      	mov	r2, r0
 80039b0:	460b      	mov	r3, r1
 80039b2:	4610      	mov	r0, r2
 80039b4:	4619      	mov	r1, r3
 80039b6:	a33e      	add	r3, pc, #248	@ (adr r3, 8003ab0 <displayClockWise+0x640>)
 80039b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039bc:	f7fc fdc0 	bl	8000540 <__aeabi_dmul>
 80039c0:	4602      	mov	r2, r0
 80039c2:	460b      	mov	r3, r1
 80039c4:	4610      	mov	r0, r2
 80039c6:	4619      	mov	r1, r3
 80039c8:	f7fd f87c 	bl	8000ac4 <__aeabi_d2f>
 80039cc:	4603      	mov	r3, r0
 80039ce:	4a3b      	ldr	r2, [pc, #236]	@ (8003abc <displayClockWise+0x64c>)
 80039d0:	6013      	str	r3, [r2, #0]
    x = x_coor + (radius - 50) * sin(angle_hour);
 80039d2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80039d4:	f7fc fd4a 	bl	800046c <__aeabi_i2d>
 80039d8:	4604      	mov	r4, r0
 80039da:	460d      	mov	r5, r1
 80039dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039de:	3b32      	subs	r3, #50	@ 0x32
 80039e0:	4618      	mov	r0, r3
 80039e2:	f7fc fd43 	bl	800046c <__aeabi_i2d>
 80039e6:	4680      	mov	r8, r0
 80039e8:	4689      	mov	r9, r1
 80039ea:	4b34      	ldr	r3, [pc, #208]	@ (8003abc <displayClockWise+0x64c>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7fc fd4e 	bl	8000490 <__aeabi_f2d>
 80039f4:	4602      	mov	r2, r0
 80039f6:	460b      	mov	r3, r1
 80039f8:	ec43 2b10 	vmov	d0, r2, r3
 80039fc:	f004 fa5c 	bl	8007eb8 <sin>
 8003a00:	ec53 2b10 	vmov	r2, r3, d0
 8003a04:	4640      	mov	r0, r8
 8003a06:	4649      	mov	r1, r9
 8003a08:	f7fc fd9a 	bl	8000540 <__aeabi_dmul>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	460b      	mov	r3, r1
 8003a10:	4620      	mov	r0, r4
 8003a12:	4629      	mov	r1, r5
 8003a14:	f7fc fbde 	bl	80001d4 <__adddf3>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	460b      	mov	r3, r1
 8003a1c:	4610      	mov	r0, r2
 8003a1e:	4619      	mov	r1, r3
 8003a20:	f7fd f828 	bl	8000a74 <__aeabi_d2iz>
 8003a24:	4603      	mov	r3, r0
 8003a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
    y = y_coor + (radius - 50) * -cos(angle_hour);
 8003a28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003a2a:	f7fc fd1f 	bl	800046c <__aeabi_i2d>
 8003a2e:	4604      	mov	r4, r0
 8003a30:	460d      	mov	r5, r1
 8003a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a34:	3b32      	subs	r3, #50	@ 0x32
 8003a36:	4618      	mov	r0, r3
 8003a38:	f7fc fd18 	bl	800046c <__aeabi_i2d>
 8003a3c:	4680      	mov	r8, r0
 8003a3e:	4689      	mov	r9, r1
 8003a40:	4b1e      	ldr	r3, [pc, #120]	@ (8003abc <displayClockWise+0x64c>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4618      	mov	r0, r3
 8003a46:	f7fc fd23 	bl	8000490 <__aeabi_f2d>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	460b      	mov	r3, r1
 8003a4e:	ec43 2b10 	vmov	d0, r2, r3
 8003a52:	f004 f9dd 	bl	8007e10 <cos>
 8003a56:	ec53 2b10 	vmov	r2, r3, d0
 8003a5a:	603a      	str	r2, [r7, #0]
 8003a5c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003a60:	607b      	str	r3, [r7, #4]
 8003a62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a66:	4640      	mov	r0, r8
 8003a68:	4649      	mov	r1, r9
 8003a6a:	f7fc fd69 	bl	8000540 <__aeabi_dmul>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	460b      	mov	r3, r1
 8003a72:	4620      	mov	r0, r4
 8003a74:	4629      	mov	r1, r5
 8003a76:	f7fc fbad 	bl	80001d4 <__adddf3>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	4610      	mov	r0, r2
 8003a80:	4619      	mov	r1, r3
 8003a82:	f7fc fff7 	bl	8000a74 <__aeabi_d2iz>
 8003a86:	4603      	mov	r3, r0
 8003a88:	63bb      	str	r3, [r7, #56]	@ 0x38
    lcdDrawLine(x_coor, y_coor, x, y, color_hour_clw);
 8003a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a8c:	b298      	uxth	r0, r3
 8003a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a90:	b299      	uxth	r1, r3
 8003a92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a94:	b29a      	uxth	r2, r3
 8003a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a98:	b29c      	uxth	r4, r3
 8003a9a:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8003a9e:	9300      	str	r3, [sp, #0]
 8003aa0:	4623      	mov	r3, r4
 8003aa2:	f7fe f820 	bl	8001ae6 <lcdDrawLine>
}
 8003aa6:	bf00      	nop
 8003aa8:	3740      	adds	r7, #64	@ 0x40
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ab0:	a2529d39 	.word	0xa2529d39
 8003ab4:	3f91df46 	.word	0x3f91df46
 8003ab8:	20000144 	.word	0x20000144
 8003abc:	20000148 	.word	0x20000148
 8003ac0:	20000140 	.word	0x20000140
 8003ac4:	aaaaaaab 	.word	0xaaaaaaab
 8003ac8:	404e0000 	.word	0x404e0000
 8003acc:	403e0000 	.word	0x403e0000

08003ad0 <displayTime>:

void displayTime(int x_coor, int y_coor, const uint8_t *second, const uint8_t *minute, const uint8_t *hour, const uint8_t *day, const uint8_t *date, const uint8_t *month, const uint16_t *year, float temperature,
		uint8_t char_size, uint8_t subchar_size, uint16_t color_sec, uint16_t color_min, uint16_t color_hour, uint16_t color_day, uint16_t color_date, uint16_t color_month, uint16_t color_year)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b08a      	sub	sp, #40	@ 0x28
 8003ad4:	af04      	add	r7, sp, #16
 8003ad6:	6178      	str	r0, [r7, #20]
 8003ad8:	6139      	str	r1, [r7, #16]
 8003ada:	60fa      	str	r2, [r7, #12]
 8003adc:	60bb      	str	r3, [r7, #8]
 8003ade:	ed87 0a01 	vstr	s0, [r7, #4]
	lcdShowIntNumCenter(x_coor - char_size * 2, y_coor, *hour, 2, color_hour, WHITE, char_size, 0);
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	b29a      	uxth	r2, r3
 8003ae6:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	005b      	lsls	r3, r3, #1
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	b298      	uxth	r0, r3
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	b299      	uxth	r1, r3
 8003af8:	6a3b      	ldr	r3, [r7, #32]
 8003afa:	781b      	ldrb	r3, [r3, #0]
 8003afc:	461a      	mov	r2, r3
 8003afe:	2300      	movs	r3, #0
 8003b00:	9303      	str	r3, [sp, #12]
 8003b02:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003b06:	9302      	str	r3, [sp, #8]
 8003b08:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003b0c:	9301      	str	r3, [sp, #4]
 8003b0e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8003b12:	9300      	str	r3, [sp, #0]
 8003b14:	2302      	movs	r3, #2
 8003b16:	f7fe f957 	bl	8001dc8 <lcdShowIntNumCenter>
	lcdShowIntNumCenter(x_coor, y_coor, *minute, 2, color_min, WHITE, char_size, 0);
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	b298      	uxth	r0, r3
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	b299      	uxth	r1, r3
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	781b      	ldrb	r3, [r3, #0]
 8003b26:	461a      	mov	r2, r3
 8003b28:	2300      	movs	r3, #0
 8003b2a:	9303      	str	r3, [sp, #12]
 8003b2c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003b30:	9302      	str	r3, [sp, #8]
 8003b32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003b36:	9301      	str	r3, [sp, #4]
 8003b38:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003b3c:	9300      	str	r3, [sp, #0]
 8003b3e:	2302      	movs	r3, #2
 8003b40:	f7fe f942 	bl	8001dc8 <lcdShowIntNumCenter>
	lcdShowIntNumCenter(x_coor + char_size * 2 , y_coor, *second, 2, color_sec, WHITE, char_size, 0);
 8003b44:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	005b      	lsls	r3, r3, #1
 8003b4c:	b29a      	uxth	r2, r3
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	4413      	add	r3, r2
 8003b54:	b298      	uxth	r0, r3
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	b299      	uxth	r1, r3
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	461a      	mov	r2, r3
 8003b60:	2300      	movs	r3, #0
 8003b62:	9303      	str	r3, [sp, #12]
 8003b64:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003b68:	9302      	str	r3, [sp, #8]
 8003b6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003b6e:	9301      	str	r3, [sp, #4]
 8003b70:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003b72:	9300      	str	r3, [sp, #0]
 8003b74:	2302      	movs	r3, #2
 8003b76:	f7fe f927 	bl	8001dc8 <lcdShowIntNumCenter>

	lcdShowStringCenter(x_coor + char_size, y_coor, ":", BLACK, WHITE, char_size, 1);
 8003b7a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003b7e:	b29a      	uxth	r2, r3
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	4413      	add	r3, r2
 8003b86:	b298      	uxth	r0, r3
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	b299      	uxth	r1, r3
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	9302      	str	r3, [sp, #8]
 8003b90:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003b94:	9301      	str	r3, [sp, #4]
 8003b96:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003b9a:	9300      	str	r3, [sp, #0]
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	4a5f      	ldr	r2, [pc, #380]	@ (8003d1c <displayTime+0x24c>)
 8003ba0:	f7fe fc86 	bl	80024b0 <lcdShowStringCenter>
	lcdShowStringCenter(x_coor - (char_size * 2) + char_size, y_coor, ":", BLACK, WHITE, char_size, 1);
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	b29a      	uxth	r2, r3
 8003ba8:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	005b      	lsls	r3, r3, #1
 8003bb0:	b29b      	uxth	r3, r3
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	b29a      	uxth	r2, r3
 8003bb6:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	4413      	add	r3, r2
 8003bbe:	b298      	uxth	r0, r3
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	b299      	uxth	r1, r3
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	9302      	str	r3, [sp, #8]
 8003bc8:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003bcc:	9301      	str	r3, [sp, #4]
 8003bce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003bd2:	9300      	str	r3, [sp, #0]
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	4a51      	ldr	r2, [pc, #324]	@ (8003d1c <displayTime+0x24c>)
 8003bd8:	f7fe fc6a 	bl	80024b0 <lcdShowStringCenter>

//	if(*hour == 0 && *minute == 0 && *second == 0) // this case is false with settime
//	{
	lcdShowIntNumCenter(x_coor - subchar_size * 2, y_coor + char_size, *date, 2, color_date, WHITE, subchar_size, 0);
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	b29a      	uxth	r2, r3
 8003be0:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8003be4:	b29b      	uxth	r3, r3
 8003be6:	005b      	lsls	r3, r3, #1
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	b298      	uxth	r0, r3
 8003bee:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003bf2:	b29a      	uxth	r2, r3
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	4413      	add	r3, r2
 8003bfa:	b299      	uxth	r1, r3
 8003bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	461a      	mov	r2, r3
 8003c02:	2300      	movs	r3, #0
 8003c04:	9303      	str	r3, [sp, #12]
 8003c06:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8003c0a:	9302      	str	r3, [sp, #8]
 8003c0c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003c10:	9301      	str	r3, [sp, #4]
 8003c12:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003c16:	9300      	str	r3, [sp, #0]
 8003c18:	2302      	movs	r3, #2
 8003c1a:	f7fe f8d5 	bl	8001dc8 <lcdShowIntNumCenter>
	lcdShowIntNumCenter(x_coor, y_coor + char_size, *month, 2, color_month, WHITE, subchar_size, 0);
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	b298      	uxth	r0, r3
 8003c22:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	4413      	add	r3, r2
 8003c2e:	b299      	uxth	r1, r3
 8003c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	461a      	mov	r2, r3
 8003c36:	2300      	movs	r3, #0
 8003c38:	9303      	str	r3, [sp, #12]
 8003c3a:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8003c3e:	9302      	str	r3, [sp, #8]
 8003c40:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003c44:	9301      	str	r3, [sp, #4]
 8003c46:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003c4a:	9300      	str	r3, [sp, #0]
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	f7fe f8bb 	bl	8001dc8 <lcdShowIntNumCenter>
	lcdShowIntNumCenter(x_coor + subchar_size * 2 + subchar_size / 2, y_coor + char_size, *year, 4, color_year, WHITE, subchar_size, 0);
 8003c52:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	005b      	lsls	r3, r3, #1
 8003c5a:	b29a      	uxth	r2, r3
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	b29b      	uxth	r3, r3
 8003c60:	4413      	add	r3, r2
 8003c62:	b29b      	uxth	r3, r3
 8003c64:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003c68:	0852      	lsrs	r2, r2, #1
 8003c6a:	b2d2      	uxtb	r2, r2
 8003c6c:	4413      	add	r3, r2
 8003c6e:	b298      	uxth	r0, r3
 8003c70:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003c74:	b29a      	uxth	r2, r3
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	4413      	add	r3, r2
 8003c7c:	b299      	uxth	r1, r3
 8003c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c80:	881a      	ldrh	r2, [r3, #0]
 8003c82:	2300      	movs	r3, #0
 8003c84:	9303      	str	r3, [sp, #12]
 8003c86:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8003c8a:	9302      	str	r3, [sp, #8]
 8003c8c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003c90:	9301      	str	r3, [sp, #4]
 8003c92:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8003c96:	9300      	str	r3, [sp, #0]
 8003c98:	2304      	movs	r3, #4
 8003c9a:	f7fe f895 	bl	8001dc8 <lcdShowIntNumCenter>

	lcdShowStringCenter(x_coor + subchar_size, y_coor + char_size, "/", BLACK, WHITE, subchar_size, 1);
 8003c9e:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8003ca2:	b29a      	uxth	r2, r3
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	4413      	add	r3, r2
 8003caa:	b298      	uxth	r0, r3
 8003cac:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003cb0:	b29a      	uxth	r2, r3
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	4413      	add	r3, r2
 8003cb8:	b299      	uxth	r1, r3
 8003cba:	2301      	movs	r3, #1
 8003cbc:	9302      	str	r3, [sp, #8]
 8003cbe:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8003cc2:	9301      	str	r3, [sp, #4]
 8003cc4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003cc8:	9300      	str	r3, [sp, #0]
 8003cca:	2300      	movs	r3, #0
 8003ccc:	4a14      	ldr	r2, [pc, #80]	@ (8003d20 <displayTime+0x250>)
 8003cce:	f7fe fbef 	bl	80024b0 <lcdShowStringCenter>
	lcdShowStringCenter(x_coor - (subchar_size * 2) + subchar_size, y_coor + char_size, "/", BLACK, WHITE, subchar_size, 1);
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	b29a      	uxth	r2, r3
 8003cd6:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	005b      	lsls	r3, r3, #1
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	b29a      	uxth	r2, r3
 8003ce4:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8003ce8:	b29b      	uxth	r3, r3
 8003cea:	4413      	add	r3, r2
 8003cec:	b298      	uxth	r0, r3
 8003cee:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003cf2:	b29a      	uxth	r2, r3
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	4413      	add	r3, r2
 8003cfa:	b299      	uxth	r1, r3
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	9302      	str	r3, [sp, #8]
 8003d00:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8003d04:	9301      	str	r3, [sp, #4]
 8003d06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003d0a:	9300      	str	r3, [sp, #0]
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	4a04      	ldr	r2, [pc, #16]	@ (8003d20 <displayTime+0x250>)
 8003d10:	f7fe fbce 	bl	80024b0 <lcdShowStringCenter>
//	}

	return;
 8003d14:	bf00      	nop
}
 8003d16:	3718      	adds	r7, #24
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	08008f30 	.word	0x08008f30
 8003d20:	08008f34 	.word	0x08008f34

08003d24 <displayTimeLed7Seg>:
	lcdShowString(240 - 20 - (strlen(GMT_str) * (char_size / 2)), y_coor - char_size / 2, GMT_str, BLACK, WHITE, char_size, 1);
	return;
}

void displayTimeLed7Seg(const uint8_t *second, const uint8_t *minute, const uint8_t *hour)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b084      	sub	sp, #16
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	607a      	str	r2, [r7, #4]
	if(((*second / 10) >> 0) & 0x01)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	4a3a      	ldr	r2, [pc, #232]	@ (8003e20 <displayTimeLed7Seg+0xfc>)
 8003d36:	fba2 2303 	umull	r2, r3, r2, r3
 8003d3a:	08db      	lsrs	r3, r3, #3
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d003      	beq.n	8003d4e <displayTimeLed7Seg+0x2a>
	{
		led7SegDebugTurnOn(6);
 8003d46:	2006      	movs	r0, #6
 8003d48:	f7fe fcec 	bl	8002724 <led7SegDebugTurnOn>
 8003d4c:	e002      	b.n	8003d54 <displayTimeLed7Seg+0x30>
	}
	else
	{
		led7SegDebugTurnOff(6);
 8003d4e:	2006      	movs	r0, #6
 8003d50:	f7fe fd0a 	bl	8002768 <led7SegDebugTurnOff>
	}
	if(((*second / 10) >> 1) & 0x01)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	4a31      	ldr	r2, [pc, #196]	@ (8003e20 <displayTimeLed7Seg+0xfc>)
 8003d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d5e:	08db      	lsrs	r3, r3, #3
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	085b      	lsrs	r3, r3, #1
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d003      	beq.n	8003d76 <displayTimeLed7Seg+0x52>
	{
		led7SegDebugTurnOn(7);
 8003d6e:	2007      	movs	r0, #7
 8003d70:	f7fe fcd8 	bl	8002724 <led7SegDebugTurnOn>
 8003d74:	e002      	b.n	8003d7c <displayTimeLed7Seg+0x58>
	}
	else
	{
		led7SegDebugTurnOff(7);
 8003d76:	2007      	movs	r0, #7
 8003d78:	f7fe fcf6 	bl	8002768 <led7SegDebugTurnOff>
	}
	if(((*second / 10) >> 2) & 0x01)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	4a27      	ldr	r2, [pc, #156]	@ (8003e20 <displayTimeLed7Seg+0xfc>)
 8003d82:	fba2 2303 	umull	r2, r3, r2, r3
 8003d86:	08db      	lsrs	r3, r3, #3
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	089b      	lsrs	r3, r3, #2
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	f003 0301 	and.w	r3, r3, #1
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d003      	beq.n	8003d9e <displayTimeLed7Seg+0x7a>
	{
		led7SegDebugTurnOn(8);
 8003d96:	2008      	movs	r0, #8
 8003d98:	f7fe fcc4 	bl	8002724 <led7SegDebugTurnOn>
 8003d9c:	e002      	b.n	8003da4 <displayTimeLed7Seg+0x80>
	}
	else
	{
		led7SegDebugTurnOff(8);
 8003d9e:	2008      	movs	r0, #8
 8003da0:	f7fe fce2 	bl	8002768 <led7SegDebugTurnOff>
	}

	led7SegSetDigit(*hour / 10, 0, 0);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	781b      	ldrb	r3, [r3, #0]
 8003da8:	4a1d      	ldr	r2, [pc, #116]	@ (8003e20 <displayTimeLed7Seg+0xfc>)
 8003daa:	fba2 2303 	umull	r2, r3, r2, r3
 8003dae:	08db      	lsrs	r3, r3, #3
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2200      	movs	r2, #0
 8003db4:	2100      	movs	r1, #0
 8003db6:	4618      	mov	r0, r3
 8003db8:	f7fe fc62 	bl	8002680 <led7SegSetDigit>
	led7SegSetDigit(*hour % 10, 1, 0);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	781a      	ldrb	r2, [r3, #0]
 8003dc0:	4b17      	ldr	r3, [pc, #92]	@ (8003e20 <displayTimeLed7Seg+0xfc>)
 8003dc2:	fba3 1302 	umull	r1, r3, r3, r2
 8003dc6:	08d9      	lsrs	r1, r3, #3
 8003dc8:	460b      	mov	r3, r1
 8003dca:	009b      	lsls	r3, r3, #2
 8003dcc:	440b      	add	r3, r1
 8003dce:	005b      	lsls	r3, r3, #1
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	2101      	movs	r1, #1
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f7fe fc51 	bl	8002680 <led7SegSetDigit>

	led7SegSetDigit(*minute / 10, 2, 0);
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	781b      	ldrb	r3, [r3, #0]
 8003de2:	4a0f      	ldr	r2, [pc, #60]	@ (8003e20 <displayTimeLed7Seg+0xfc>)
 8003de4:	fba2 2303 	umull	r2, r3, r2, r3
 8003de8:	08db      	lsrs	r3, r3, #3
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	2200      	movs	r2, #0
 8003dee:	2102      	movs	r1, #2
 8003df0:	4618      	mov	r0, r3
 8003df2:	f7fe fc45 	bl	8002680 <led7SegSetDigit>
	led7SegSetDigit(*minute % 10, 3, 0);
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	781a      	ldrb	r2, [r3, #0]
 8003dfa:	4b09      	ldr	r3, [pc, #36]	@ (8003e20 <displayTimeLed7Seg+0xfc>)
 8003dfc:	fba3 1302 	umull	r1, r3, r3, r2
 8003e00:	08d9      	lsrs	r1, r3, #3
 8003e02:	460b      	mov	r3, r1
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	440b      	add	r3, r1
 8003e08:	005b      	lsls	r3, r3, #1
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	2200      	movs	r2, #0
 8003e10:	2103      	movs	r1, #3
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7fe fc34 	bl	8002680 <led7SegSetDigit>

	return;
 8003e18:	bf00      	nop
}
 8003e1a:	3710      	adds	r7, #16
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}
 8003e20:	cccccccd 	.word	0xcccccccd

08003e24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003e24:	b480      	push	{r7}
 8003e26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003e28:	b672      	cpsid	i
}
 8003e2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003e2c:	bf00      	nop
 8003e2e:	e7fd      	b.n	8003e2c <Error_Handler+0x8>

08003e30 <initTimer2>:

/**
 * @brief	init timer function
 */
void initTimer2()
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8003e34:	4802      	ldr	r0, [pc, #8]	@ (8003e40 <initTimer2+0x10>)
 8003e36:	f003 fac1 	bl	80073bc <HAL_TIM_Base_Start_IT>
}
 8003e3a:	bf00      	nop
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	200001b0 	.word	0x200001b0

08003e44 <initTimer4>:

void initTimer4()
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 8003e48:	4802      	ldr	r0, [pc, #8]	@ (8003e54 <initTimer4+0x10>)
 8003e4a:	f003 fab7 	bl	80073bc <HAL_TIM_Base_Start_IT>
}
 8003e4e:	bf00      	nop
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	200001f8 	.word	0x200001f8

08003e58 <sTimer2Set>:
/**
 * @brief	set timer duration(ms)
 * @param	duration(ms)
 */
void sTimer2Set(uint16_t delay, uint16_t period)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	4603      	mov	r3, r0
 8003e60:	460a      	mov	r2, r1
 8003e62:	80fb      	strh	r3, [r7, #6]
 8003e64:	4613      	mov	r3, r2
 8003e66:	80bb      	strh	r3, [r7, #4]
	timer_2_mul = period / TIMER_2_CYCLES;
 8003e68:	4a07      	ldr	r2, [pc, #28]	@ (8003e88 <sTimer2Set+0x30>)
 8003e6a:	88bb      	ldrh	r3, [r7, #4]
 8003e6c:	8013      	strh	r3, [r2, #0]
	timer_2_counter = delay / TIMER_2_CYCLES;
 8003e6e:	4a07      	ldr	r2, [pc, #28]	@ (8003e8c <sTimer2Set+0x34>)
 8003e70:	88fb      	ldrh	r3, [r7, #6]
 8003e72:	8013      	strh	r3, [r2, #0]
	timer_2_flag = 0;
 8003e74:	4b06      	ldr	r3, [pc, #24]	@ (8003e90 <sTimer2Set+0x38>)
 8003e76:	2200      	movs	r2, #0
 8003e78:	701a      	strb	r2, [r3, #0]
}
 8003e7a:	bf00      	nop
 8003e7c:	370c      	adds	r7, #12
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	20000150 	.word	0x20000150
 8003e8c:	2000014e 	.word	0x2000014e
 8003e90:	2000014c 	.word	0x2000014c

08003e94 <sTimer4Set>:

void sTimer4Set(uint16_t delay, uint16_t period)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	460a      	mov	r2, r1
 8003e9e:	80fb      	strh	r3, [r7, #6]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	80bb      	strh	r3, [r7, #4]
	timer_4_mul = period / TIMER_4_CYCLES;
 8003ea4:	4a07      	ldr	r2, [pc, #28]	@ (8003ec4 <sTimer4Set+0x30>)
 8003ea6:	88bb      	ldrh	r3, [r7, #4]
 8003ea8:	8013      	strh	r3, [r2, #0]
	timer_4_counter = delay / TIMER_4_CYCLES;
 8003eaa:	4a07      	ldr	r2, [pc, #28]	@ (8003ec8 <sTimer4Set+0x34>)
 8003eac:	88fb      	ldrh	r3, [r7, #6]
 8003eae:	8013      	strh	r3, [r2, #0]
	timer_4_flag = 0;
 8003eb0:	4b06      	ldr	r3, [pc, #24]	@ (8003ecc <sTimer4Set+0x38>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	701a      	strb	r2, [r3, #0]
}
 8003eb6:	bf00      	nop
 8003eb8:	370c      	adds	r7, #12
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	20000156 	.word	0x20000156
 8003ec8:	20000154 	.word	0x20000154
 8003ecc:	20000152 	.word	0x20000152

08003ed0 <sTimer2GetFlag>:
/**
 * @brief	get flag timer fuction and auto reset flags and timer counter
 * @return	timer flag
 */
uint8_t sTimer2GetFlag()
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	af00      	add	r7, sp, #0
	if(timer_2_flag)
 8003ed4:	4b09      	ldr	r3, [pc, #36]	@ (8003efc <sTimer2GetFlag+0x2c>)
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d008      	beq.n	8003eee <sTimer2GetFlag+0x1e>
	{
		timer_2_flag = 0;
 8003edc:	4b07      	ldr	r3, [pc, #28]	@ (8003efc <sTimer2GetFlag+0x2c>)
 8003ede:	2200      	movs	r2, #0
 8003ee0:	701a      	strb	r2, [r3, #0]
		timer_2_counter = timer_2_mul;
 8003ee2:	4b07      	ldr	r3, [pc, #28]	@ (8003f00 <sTimer2GetFlag+0x30>)
 8003ee4:	881a      	ldrh	r2, [r3, #0]
 8003ee6:	4b07      	ldr	r3, [pc, #28]	@ (8003f04 <sTimer2GetFlag+0x34>)
 8003ee8:	801a      	strh	r2, [r3, #0]
		return 1;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e000      	b.n	8003ef0 <sTimer2GetFlag+0x20>
	}
	return 0;
 8003eee:	2300      	movs	r3, #0
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	2000014c 	.word	0x2000014c
 8003f00:	20000150 	.word	0x20000150
 8003f04:	2000014e 	.word	0x2000014e

08003f08 <sTimer4GetFlag>:

uint8_t sTimer4GetFlag()
{
 8003f08:	b480      	push	{r7}
 8003f0a:	af00      	add	r7, sp, #0
	if(timer_4_flag)
 8003f0c:	4b09      	ldr	r3, [pc, #36]	@ (8003f34 <sTimer4GetFlag+0x2c>)
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d008      	beq.n	8003f26 <sTimer4GetFlag+0x1e>
	{
		timer_4_flag = 0;
 8003f14:	4b07      	ldr	r3, [pc, #28]	@ (8003f34 <sTimer4GetFlag+0x2c>)
 8003f16:	2200      	movs	r2, #0
 8003f18:	701a      	strb	r2, [r3, #0]
		timer_4_counter = timer_4_mul;
 8003f1a:	4b07      	ldr	r3, [pc, #28]	@ (8003f38 <sTimer4GetFlag+0x30>)
 8003f1c:	881a      	ldrh	r2, [r3, #0]
 8003f1e:	4b07      	ldr	r3, [pc, #28]	@ (8003f3c <sTimer4GetFlag+0x34>)
 8003f20:	801a      	strh	r2, [r3, #0]
		return 1;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e000      	b.n	8003f28 <sTimer4GetFlag+0x20>
	}
	return 0;
 8003f26:	2300      	movs	r3, #0
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	20000152 	.word	0x20000152
 8003f38:	20000156 	.word	0x20000156
 8003f3c:	20000154 	.word	0x20000154

08003f40 <HAL_TIM_PeriodElapsedCallback>:
/**
 * @brief	callback function call every 1ms
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f50:	d110      	bne.n	8003f74 <HAL_TIM_PeriodElapsedCallback+0x34>
	{
		if (timer_2_counter > 0)
 8003f52:	4b16      	ldr	r3, [pc, #88]	@ (8003fac <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8003f54:	881b      	ldrh	r3, [r3, #0]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d005      	beq.n	8003f66 <HAL_TIM_PeriodElapsedCallback+0x26>
		{
			--timer_2_counter;
 8003f5a:	4b14      	ldr	r3, [pc, #80]	@ (8003fac <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8003f5c:	881b      	ldrh	r3, [r3, #0]
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	b29a      	uxth	r2, r3
 8003f62:	4b12      	ldr	r3, [pc, #72]	@ (8003fac <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8003f64:	801a      	strh	r2, [r3, #0]
		}
		if (timer_2_counter <= 0)
 8003f66:	4b11      	ldr	r3, [pc, #68]	@ (8003fac <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8003f68:	881b      	ldrh	r3, [r3, #0]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d102      	bne.n	8003f74 <HAL_TIM_PeriodElapsedCallback+0x34>
		{
			timer_2_flag = 1;
 8003f6e:	4b10      	ldr	r3, [pc, #64]	@ (8003fb0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8003f70:	2201      	movs	r2, #1
 8003f72:	701a      	strb	r2, [r3, #0]
		}
	}

	if (htim->Instance == TIM4)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a0e      	ldr	r2, [pc, #56]	@ (8003fb4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d112      	bne.n	8003fa4 <HAL_TIM_PeriodElapsedCallback+0x64>
	{
		if (timer_4_counter > 0)
 8003f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8003fb8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8003f80:	881b      	ldrh	r3, [r3, #0]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d005      	beq.n	8003f92 <HAL_TIM_PeriodElapsedCallback+0x52>
		{
			--timer_4_counter;
 8003f86:	4b0c      	ldr	r3, [pc, #48]	@ (8003fb8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8003f88:	881b      	ldrh	r3, [r3, #0]
 8003f8a:	3b01      	subs	r3, #1
 8003f8c:	b29a      	uxth	r2, r3
 8003f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8003fb8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8003f90:	801a      	strh	r2, [r3, #0]
		}
		if (timer_4_counter <= 0)
 8003f92:	4b09      	ldr	r3, [pc, #36]	@ (8003fb8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8003f94:	881b      	ldrh	r3, [r3, #0]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d102      	bne.n	8003fa0 <HAL_TIM_PeriodElapsedCallback+0x60>
		{
			timer_4_flag = 1;
 8003f9a:	4b08      	ldr	r3, [pc, #32]	@ (8003fbc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	701a      	strb	r2, [r3, #0]
		}
		led7SegDisplay();
 8003fa0:	f7fe fae2 	bl	8002568 <led7SegDisplay>
	}
}
 8003fa4:	bf00      	nop
 8003fa6:	3708      	adds	r7, #8
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	2000014e 	.word	0x2000014e
 8003fb0:	2000014c 	.word	0x2000014c
 8003fb4:	40000800 	.word	0x40000800
 8003fb8:	20000154 	.word	0x20000154
 8003fbc:	20000152 	.word	0x20000152

08003fc0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003fc4:	4b17      	ldr	r3, [pc, #92]	@ (8004024 <MX_SPI1_Init+0x64>)
 8003fc6:	4a18      	ldr	r2, [pc, #96]	@ (8004028 <MX_SPI1_Init+0x68>)
 8003fc8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003fca:	4b16      	ldr	r3, [pc, #88]	@ (8004024 <MX_SPI1_Init+0x64>)
 8003fcc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003fd0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003fd2:	4b14      	ldr	r3, [pc, #80]	@ (8004024 <MX_SPI1_Init+0x64>)
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003fd8:	4b12      	ldr	r3, [pc, #72]	@ (8004024 <MX_SPI1_Init+0x64>)
 8003fda:	2200      	movs	r2, #0
 8003fdc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003fde:	4b11      	ldr	r3, [pc, #68]	@ (8004024 <MX_SPI1_Init+0x64>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003fe4:	4b0f      	ldr	r3, [pc, #60]	@ (8004024 <MX_SPI1_Init+0x64>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003fea:	4b0e      	ldr	r3, [pc, #56]	@ (8004024 <MX_SPI1_Init+0x64>)
 8003fec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ff0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ff2:	4b0c      	ldr	r3, [pc, #48]	@ (8004024 <MX_SPI1_Init+0x64>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003ff8:	4b0a      	ldr	r3, [pc, #40]	@ (8004024 <MX_SPI1_Init+0x64>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003ffe:	4b09      	ldr	r3, [pc, #36]	@ (8004024 <MX_SPI1_Init+0x64>)
 8004000:	2200      	movs	r2, #0
 8004002:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004004:	4b07      	ldr	r3, [pc, #28]	@ (8004024 <MX_SPI1_Init+0x64>)
 8004006:	2200      	movs	r2, #0
 8004008:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800400a:	4b06      	ldr	r3, [pc, #24]	@ (8004024 <MX_SPI1_Init+0x64>)
 800400c:	220a      	movs	r2, #10
 800400e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004010:	4804      	ldr	r0, [pc, #16]	@ (8004024 <MX_SPI1_Init+0x64>)
 8004012:	f002 fb65 	bl	80066e0 <HAL_SPI_Init>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d001      	beq.n	8004020 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800401c:	f7ff ff02 	bl	8003e24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004020:	bf00      	nop
 8004022:	bd80      	pop	{r7, pc}
 8004024:	20000158 	.word	0x20000158
 8004028:	40013000 	.word	0x40013000

0800402c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b08a      	sub	sp, #40	@ 0x28
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004034:	f107 0314 	add.w	r3, r7, #20
 8004038:	2200      	movs	r2, #0
 800403a:	601a      	str	r2, [r3, #0]
 800403c:	605a      	str	r2, [r3, #4]
 800403e:	609a      	str	r2, [r3, #8]
 8004040:	60da      	str	r2, [r3, #12]
 8004042:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a19      	ldr	r2, [pc, #100]	@ (80040b0 <HAL_SPI_MspInit+0x84>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d12b      	bne.n	80040a6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800404e:	2300      	movs	r3, #0
 8004050:	613b      	str	r3, [r7, #16]
 8004052:	4b18      	ldr	r3, [pc, #96]	@ (80040b4 <HAL_SPI_MspInit+0x88>)
 8004054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004056:	4a17      	ldr	r2, [pc, #92]	@ (80040b4 <HAL_SPI_MspInit+0x88>)
 8004058:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800405c:	6453      	str	r3, [r2, #68]	@ 0x44
 800405e:	4b15      	ldr	r3, [pc, #84]	@ (80040b4 <HAL_SPI_MspInit+0x88>)
 8004060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004062:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004066:	613b      	str	r3, [r7, #16]
 8004068:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800406a:	2300      	movs	r3, #0
 800406c:	60fb      	str	r3, [r7, #12]
 800406e:	4b11      	ldr	r3, [pc, #68]	@ (80040b4 <HAL_SPI_MspInit+0x88>)
 8004070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004072:	4a10      	ldr	r2, [pc, #64]	@ (80040b4 <HAL_SPI_MspInit+0x88>)
 8004074:	f043 0302 	orr.w	r3, r3, #2
 8004078:	6313      	str	r3, [r2, #48]	@ 0x30
 800407a:	4b0e      	ldr	r3, [pc, #56]	@ (80040b4 <HAL_SPI_MspInit+0x88>)
 800407c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800407e:	f003 0302 	and.w	r3, r3, #2
 8004082:	60fb      	str	r3, [r7, #12]
 8004084:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8004086:	2338      	movs	r3, #56	@ 0x38
 8004088:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800408a:	2302      	movs	r3, #2
 800408c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800408e:	2300      	movs	r3, #0
 8004090:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004092:	2303      	movs	r3, #3
 8004094:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004096:	2305      	movs	r3, #5
 8004098:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800409a:	f107 0314 	add.w	r3, r7, #20
 800409e:	4619      	mov	r1, r3
 80040a0:	4805      	ldr	r0, [pc, #20]	@ (80040b8 <HAL_SPI_MspInit+0x8c>)
 80040a2:	f000 fb77 	bl	8004794 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80040a6:	bf00      	nop
 80040a8:	3728      	adds	r7, #40	@ 0x28
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	40013000 	.word	0x40013000
 80040b4:	40023800 	.word	0x40023800
 80040b8:	40020400 	.word	0x40020400

080040bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040c2:	2300      	movs	r3, #0
 80040c4:	607b      	str	r3, [r7, #4]
 80040c6:	4b10      	ldr	r3, [pc, #64]	@ (8004108 <HAL_MspInit+0x4c>)
 80040c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ca:	4a0f      	ldr	r2, [pc, #60]	@ (8004108 <HAL_MspInit+0x4c>)
 80040cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80040d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80040d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004108 <HAL_MspInit+0x4c>)
 80040d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040da:	607b      	str	r3, [r7, #4]
 80040dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80040de:	2300      	movs	r3, #0
 80040e0:	603b      	str	r3, [r7, #0]
 80040e2:	4b09      	ldr	r3, [pc, #36]	@ (8004108 <HAL_MspInit+0x4c>)
 80040e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e6:	4a08      	ldr	r2, [pc, #32]	@ (8004108 <HAL_MspInit+0x4c>)
 80040e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80040ee:	4b06      	ldr	r3, [pc, #24]	@ (8004108 <HAL_MspInit+0x4c>)
 80040f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040f6:	603b      	str	r3, [r7, #0]
 80040f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80040fa:	bf00      	nop
 80040fc:	370c      	adds	r7, #12
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr
 8004106:	bf00      	nop
 8004108:	40023800 	.word	0x40023800

0800410c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800410c:	b480      	push	{r7}
 800410e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004110:	bf00      	nop
 8004112:	e7fd      	b.n	8004110 <NMI_Handler+0x4>

08004114 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004114:	b480      	push	{r7}
 8004116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004118:	bf00      	nop
 800411a:	e7fd      	b.n	8004118 <HardFault_Handler+0x4>

0800411c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800411c:	b480      	push	{r7}
 800411e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004120:	bf00      	nop
 8004122:	e7fd      	b.n	8004120 <MemManage_Handler+0x4>

08004124 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004124:	b480      	push	{r7}
 8004126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004128:	bf00      	nop
 800412a:	e7fd      	b.n	8004128 <BusFault_Handler+0x4>

0800412c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800412c:	b480      	push	{r7}
 800412e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004130:	bf00      	nop
 8004132:	e7fd      	b.n	8004130 <UsageFault_Handler+0x4>

08004134 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004134:	b480      	push	{r7}
 8004136:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004138:	bf00      	nop
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr

08004142 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004142:	b480      	push	{r7}
 8004144:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004146:	bf00      	nop
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr

08004150 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004150:	b480      	push	{r7}
 8004152:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004154:	bf00      	nop
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr

0800415e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800415e:	b580      	push	{r7, lr}
 8004160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004162:	f000 f9c1 	bl	80044e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004166:	bf00      	nop
 8004168:	bd80      	pop	{r7, pc}
	...

0800416c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004170:	4802      	ldr	r0, [pc, #8]	@ (800417c <TIM2_IRQHandler+0x10>)
 8004172:	f003 f993 	bl	800749c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004176:	bf00      	nop
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	200001b0 	.word	0x200001b0

08004180 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004184:	4802      	ldr	r0, [pc, #8]	@ (8004190 <TIM4_IRQHandler+0x10>)
 8004186:	f003 f989 	bl	800749c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800418a:	bf00      	nop
 800418c:	bd80      	pop	{r7, pc}
 800418e:	bf00      	nop
 8004190:	200001f8 	.word	0x200001f8

08004194 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004194:	b480      	push	{r7}
 8004196:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004198:	4b06      	ldr	r3, [pc, #24]	@ (80041b4 <SystemInit+0x20>)
 800419a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800419e:	4a05      	ldr	r2, [pc, #20]	@ (80041b4 <SystemInit+0x20>)
 80041a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80041a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80041a8:	bf00      	nop
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	e000ed00 	.word	0xe000ed00

080041b8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b086      	sub	sp, #24
 80041bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80041be:	f107 0308 	add.w	r3, r7, #8
 80041c2:	2200      	movs	r2, #0
 80041c4:	601a      	str	r2, [r3, #0]
 80041c6:	605a      	str	r2, [r3, #4]
 80041c8:	609a      	str	r2, [r3, #8]
 80041ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041cc:	463b      	mov	r3, r7
 80041ce:	2200      	movs	r2, #0
 80041d0:	601a      	str	r2, [r3, #0]
 80041d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80041d4:	4b1d      	ldr	r3, [pc, #116]	@ (800424c <MX_TIM2_Init+0x94>)
 80041d6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80041da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 80041dc:	4b1b      	ldr	r3, [pc, #108]	@ (800424c <MX_TIM2_Init+0x94>)
 80041de:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80041e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041e4:	4b19      	ldr	r3, [pc, #100]	@ (800424c <MX_TIM2_Init+0x94>)
 80041e6:	2200      	movs	r2, #0
 80041e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10-1;
 80041ea:	4b18      	ldr	r3, [pc, #96]	@ (800424c <MX_TIM2_Init+0x94>)
 80041ec:	2209      	movs	r2, #9
 80041ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041f0:	4b16      	ldr	r3, [pc, #88]	@ (800424c <MX_TIM2_Init+0x94>)
 80041f2:	2200      	movs	r2, #0
 80041f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041f6:	4b15      	ldr	r3, [pc, #84]	@ (800424c <MX_TIM2_Init+0x94>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80041fc:	4813      	ldr	r0, [pc, #76]	@ (800424c <MX_TIM2_Init+0x94>)
 80041fe:	f003 f88d 	bl	800731c <HAL_TIM_Base_Init>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d001      	beq.n	800420c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8004208:	f7ff fe0c 	bl	8003e24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800420c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004210:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004212:	f107 0308 	add.w	r3, r7, #8
 8004216:	4619      	mov	r1, r3
 8004218:	480c      	ldr	r0, [pc, #48]	@ (800424c <MX_TIM2_Init+0x94>)
 800421a:	f003 fa2f 	bl	800767c <HAL_TIM_ConfigClockSource>
 800421e:	4603      	mov	r3, r0
 8004220:	2b00      	cmp	r3, #0
 8004222:	d001      	beq.n	8004228 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8004224:	f7ff fdfe 	bl	8003e24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004228:	2300      	movs	r3, #0
 800422a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800422c:	2300      	movs	r3, #0
 800422e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004230:	463b      	mov	r3, r7
 8004232:	4619      	mov	r1, r3
 8004234:	4805      	ldr	r0, [pc, #20]	@ (800424c <MX_TIM2_Init+0x94>)
 8004236:	f003 fc57 	bl	8007ae8 <HAL_TIMEx_MasterConfigSynchronization>
 800423a:	4603      	mov	r3, r0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d001      	beq.n	8004244 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8004240:	f7ff fdf0 	bl	8003e24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004244:	bf00      	nop
 8004246:	3718      	adds	r7, #24
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	200001b0 	.word	0x200001b0

08004250 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b086      	sub	sp, #24
 8004254:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004256:	f107 0308 	add.w	r3, r7, #8
 800425a:	2200      	movs	r2, #0
 800425c:	601a      	str	r2, [r3, #0]
 800425e:	605a      	str	r2, [r3, #4]
 8004260:	609a      	str	r2, [r3, #8]
 8004262:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004264:	463b      	mov	r3, r7
 8004266:	2200      	movs	r2, #0
 8004268:	601a      	str	r2, [r3, #0]
 800426a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800426c:	4b1d      	ldr	r3, [pc, #116]	@ (80042e4 <MX_TIM4_Init+0x94>)
 800426e:	4a1e      	ldr	r2, [pc, #120]	@ (80042e8 <MX_TIM4_Init+0x98>)
 8004270:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 8400-1;
 8004272:	4b1c      	ldr	r3, [pc, #112]	@ (80042e4 <MX_TIM4_Init+0x94>)
 8004274:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8004278:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800427a:	4b1a      	ldr	r3, [pc, #104]	@ (80042e4 <MX_TIM4_Init+0x94>)
 800427c:	2200      	movs	r2, #0
 800427e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10-1;
 8004280:	4b18      	ldr	r3, [pc, #96]	@ (80042e4 <MX_TIM4_Init+0x94>)
 8004282:	2209      	movs	r2, #9
 8004284:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004286:	4b17      	ldr	r3, [pc, #92]	@ (80042e4 <MX_TIM4_Init+0x94>)
 8004288:	2200      	movs	r2, #0
 800428a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800428c:	4b15      	ldr	r3, [pc, #84]	@ (80042e4 <MX_TIM4_Init+0x94>)
 800428e:	2200      	movs	r2, #0
 8004290:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004292:	4814      	ldr	r0, [pc, #80]	@ (80042e4 <MX_TIM4_Init+0x94>)
 8004294:	f003 f842 	bl	800731c <HAL_TIM_Base_Init>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d001      	beq.n	80042a2 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800429e:	f7ff fdc1 	bl	8003e24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80042a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80042a6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80042a8:	f107 0308 	add.w	r3, r7, #8
 80042ac:	4619      	mov	r1, r3
 80042ae:	480d      	ldr	r0, [pc, #52]	@ (80042e4 <MX_TIM4_Init+0x94>)
 80042b0:	f003 f9e4 	bl	800767c <HAL_TIM_ConfigClockSource>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d001      	beq.n	80042be <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80042ba:	f7ff fdb3 	bl	8003e24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042be:	2300      	movs	r3, #0
 80042c0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042c2:	2300      	movs	r3, #0
 80042c4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80042c6:	463b      	mov	r3, r7
 80042c8:	4619      	mov	r1, r3
 80042ca:	4806      	ldr	r0, [pc, #24]	@ (80042e4 <MX_TIM4_Init+0x94>)
 80042cc:	f003 fc0c 	bl	8007ae8 <HAL_TIMEx_MasterConfigSynchronization>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d001      	beq.n	80042da <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80042d6:	f7ff fda5 	bl	8003e24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80042da:	bf00      	nop
 80042dc:	3718      	adds	r7, #24
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	200001f8 	.word	0x200001f8
 80042e8:	40000800 	.word	0x40000800

080042ec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042fc:	d116      	bne.n	800432c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80042fe:	2300      	movs	r3, #0
 8004300:	60fb      	str	r3, [r7, #12]
 8004302:	4b1a      	ldr	r3, [pc, #104]	@ (800436c <HAL_TIM_Base_MspInit+0x80>)
 8004304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004306:	4a19      	ldr	r2, [pc, #100]	@ (800436c <HAL_TIM_Base_MspInit+0x80>)
 8004308:	f043 0301 	orr.w	r3, r3, #1
 800430c:	6413      	str	r3, [r2, #64]	@ 0x40
 800430e:	4b17      	ldr	r3, [pc, #92]	@ (800436c <HAL_TIM_Base_MspInit+0x80>)
 8004310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004312:	f003 0301 	and.w	r3, r3, #1
 8004316:	60fb      	str	r3, [r7, #12]
 8004318:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800431a:	2200      	movs	r2, #0
 800431c:	2100      	movs	r1, #0
 800431e:	201c      	movs	r0, #28
 8004320:	f000 fa01 	bl	8004726 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004324:	201c      	movs	r0, #28
 8004326:	f000 fa1a 	bl	800475e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800432a:	e01a      	b.n	8004362 <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a0f      	ldr	r2, [pc, #60]	@ (8004370 <HAL_TIM_Base_MspInit+0x84>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d115      	bne.n	8004362 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004336:	2300      	movs	r3, #0
 8004338:	60bb      	str	r3, [r7, #8]
 800433a:	4b0c      	ldr	r3, [pc, #48]	@ (800436c <HAL_TIM_Base_MspInit+0x80>)
 800433c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800433e:	4a0b      	ldr	r2, [pc, #44]	@ (800436c <HAL_TIM_Base_MspInit+0x80>)
 8004340:	f043 0304 	orr.w	r3, r3, #4
 8004344:	6413      	str	r3, [r2, #64]	@ 0x40
 8004346:	4b09      	ldr	r3, [pc, #36]	@ (800436c <HAL_TIM_Base_MspInit+0x80>)
 8004348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434a:	f003 0304 	and.w	r3, r3, #4
 800434e:	60bb      	str	r3, [r7, #8]
 8004350:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004352:	2200      	movs	r2, #0
 8004354:	2100      	movs	r1, #0
 8004356:	201e      	movs	r0, #30
 8004358:	f000 f9e5 	bl	8004726 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800435c:	201e      	movs	r0, #30
 800435e:	f000 f9fe 	bl	800475e <HAL_NVIC_EnableIRQ>
}
 8004362:	bf00      	nop
 8004364:	3710      	adds	r7, #16
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	40023800 	.word	0x40023800
 8004370:	40000800 	.word	0x40000800

08004374 <BCD2DEC>:
/**
 * @brief: transform splited 8 bit (4 bit MSB represent tens and 4 bit LSB represent units) to decimal
 * @param: splited 8 bit
 */
uint8_t BCD2DEC(uint8_t data)
{
 8004374:	b480      	push	{r7}
 8004376:	b083      	sub	sp, #12
 8004378:	af00      	add	r7, sp, #0
 800437a:	4603      	mov	r3, r0
 800437c:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 800437e:	79fb      	ldrb	r3, [r7, #7]
 8004380:	091b      	lsrs	r3, r3, #4
 8004382:	b2db      	uxtb	r3, r3
 8004384:	461a      	mov	r2, r3
 8004386:	0092      	lsls	r2, r2, #2
 8004388:	4413      	add	r3, r2
 800438a:	005b      	lsls	r3, r3, #1
 800438c:	b2da      	uxtb	r2, r3
 800438e:	79fb      	ldrb	r3, [r7, #7]
 8004390:	f003 030f 	and.w	r3, r3, #15
 8004394:	b2db      	uxtb	r3, r3
 8004396:	4413      	add	r3, r2
 8004398:	b2db      	uxtb	r3, r3
}
 800439a:	4618      	mov	r0, r3
 800439c:	370c      	adds	r7, #12
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
	...

080043a8 <DEC2BCD>:
/**
 * brief: transform decimal to splited 8 bit (4 bit MSB represent tens and 4 bit LSB represent units)
 * @param: decimal
 */
uint8_t DEC2BCD(uint8_t data)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	4603      	mov	r3, r0
 80043b0:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 80043b2:	79fb      	ldrb	r3, [r7, #7]
 80043b4:	4a0d      	ldr	r2, [pc, #52]	@ (80043ec <DEC2BCD+0x44>)
 80043b6:	fba2 2303 	umull	r2, r3, r2, r3
 80043ba:	08db      	lsrs	r3, r3, #3
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	011b      	lsls	r3, r3, #4
 80043c0:	b258      	sxtb	r0, r3
 80043c2:	79fa      	ldrb	r2, [r7, #7]
 80043c4:	4b09      	ldr	r3, [pc, #36]	@ (80043ec <DEC2BCD+0x44>)
 80043c6:	fba3 1302 	umull	r1, r3, r3, r2
 80043ca:	08d9      	lsrs	r1, r3, #3
 80043cc:	460b      	mov	r3, r1
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	440b      	add	r3, r1
 80043d2:	005b      	lsls	r3, r3, #1
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	b25b      	sxtb	r3, r3
 80043da:	4303      	orrs	r3, r0
 80043dc:	b25b      	sxtb	r3, r3
 80043de:	b2db      	uxtb	r3, r3
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr
 80043ec:	cccccccd 	.word	0xcccccccd

080043f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80043f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004428 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80043f4:	f7ff fece 	bl	8004194 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80043f8:	480c      	ldr	r0, [pc, #48]	@ (800442c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80043fa:	490d      	ldr	r1, [pc, #52]	@ (8004430 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80043fc:	4a0d      	ldr	r2, [pc, #52]	@ (8004434 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80043fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004400:	e002      	b.n	8004408 <LoopCopyDataInit>

08004402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004406:	3304      	adds	r3, #4

08004408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800440a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800440c:	d3f9      	bcc.n	8004402 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800440e:	4a0a      	ldr	r2, [pc, #40]	@ (8004438 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004410:	4c0a      	ldr	r4, [pc, #40]	@ (800443c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004412:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004414:	e001      	b.n	800441a <LoopFillZerobss>

08004416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004418:	3204      	adds	r2, #4

0800441a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800441a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800441c:	d3fb      	bcc.n	8004416 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800441e:	f003 fcd3 	bl	8007dc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004422:	f7fe f9c5 	bl	80027b0 <main>
  bx  lr    
 8004426:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004428:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800442c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004430:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8004434:	0800c0b8 	.word	0x0800c0b8
  ldr r2, =_sbss
 8004438:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 800443c:	20000244 	.word	0x20000244

08004440 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004440:	e7fe      	b.n	8004440 <ADC_IRQHandler>
	...

08004444 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004448:	4b0e      	ldr	r3, [pc, #56]	@ (8004484 <HAL_Init+0x40>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a0d      	ldr	r2, [pc, #52]	@ (8004484 <HAL_Init+0x40>)
 800444e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004452:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004454:	4b0b      	ldr	r3, [pc, #44]	@ (8004484 <HAL_Init+0x40>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a0a      	ldr	r2, [pc, #40]	@ (8004484 <HAL_Init+0x40>)
 800445a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800445e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004460:	4b08      	ldr	r3, [pc, #32]	@ (8004484 <HAL_Init+0x40>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a07      	ldr	r2, [pc, #28]	@ (8004484 <HAL_Init+0x40>)
 8004466:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800446a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800446c:	2003      	movs	r0, #3
 800446e:	f000 f94f 	bl	8004710 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004472:	200f      	movs	r0, #15
 8004474:	f000 f808 	bl	8004488 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004478:	f7ff fe20 	bl	80040bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	40023c00 	.word	0x40023c00

08004488 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004490:	4b12      	ldr	r3, [pc, #72]	@ (80044dc <HAL_InitTick+0x54>)
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	4b12      	ldr	r3, [pc, #72]	@ (80044e0 <HAL_InitTick+0x58>)
 8004496:	781b      	ldrb	r3, [r3, #0]
 8004498:	4619      	mov	r1, r3
 800449a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800449e:	fbb3 f3f1 	udiv	r3, r3, r1
 80044a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80044a6:	4618      	mov	r0, r3
 80044a8:	f000 f967 	bl	800477a <HAL_SYSTICK_Config>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d001      	beq.n	80044b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e00e      	b.n	80044d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2b0f      	cmp	r3, #15
 80044ba:	d80a      	bhi.n	80044d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80044bc:	2200      	movs	r2, #0
 80044be:	6879      	ldr	r1, [r7, #4]
 80044c0:	f04f 30ff 	mov.w	r0, #4294967295
 80044c4:	f000 f92f 	bl	8004726 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80044c8:	4a06      	ldr	r2, [pc, #24]	@ (80044e4 <HAL_InitTick+0x5c>)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
 80044d0:	e000      	b.n	80044d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3708      	adds	r7, #8
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}
 80044dc:	20000020 	.word	0x20000020
 80044e0:	20000028 	.word	0x20000028
 80044e4:	20000024 	.word	0x20000024

080044e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80044e8:	b480      	push	{r7}
 80044ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80044ec:	4b06      	ldr	r3, [pc, #24]	@ (8004508 <HAL_IncTick+0x20>)
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	461a      	mov	r2, r3
 80044f2:	4b06      	ldr	r3, [pc, #24]	@ (800450c <HAL_IncTick+0x24>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4413      	add	r3, r2
 80044f8:	4a04      	ldr	r2, [pc, #16]	@ (800450c <HAL_IncTick+0x24>)
 80044fa:	6013      	str	r3, [r2, #0]
}
 80044fc:	bf00      	nop
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr
 8004506:	bf00      	nop
 8004508:	20000028 	.word	0x20000028
 800450c:	20000240 	.word	0x20000240

08004510 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004510:	b480      	push	{r7}
 8004512:	af00      	add	r7, sp, #0
  return uwTick;
 8004514:	4b03      	ldr	r3, [pc, #12]	@ (8004524 <HAL_GetTick+0x14>)
 8004516:	681b      	ldr	r3, [r3, #0]
}
 8004518:	4618      	mov	r0, r3
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr
 8004522:	bf00      	nop
 8004524:	20000240 	.word	0x20000240

08004528 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004530:	f7ff ffee 	bl	8004510 <HAL_GetTick>
 8004534:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004540:	d005      	beq.n	800454e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004542:	4b0a      	ldr	r3, [pc, #40]	@ (800456c <HAL_Delay+0x44>)
 8004544:	781b      	ldrb	r3, [r3, #0]
 8004546:	461a      	mov	r2, r3
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	4413      	add	r3, r2
 800454c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800454e:	bf00      	nop
 8004550:	f7ff ffde 	bl	8004510 <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	429a      	cmp	r2, r3
 800455e:	d8f7      	bhi.n	8004550 <HAL_Delay+0x28>
  {
  }
}
 8004560:	bf00      	nop
 8004562:	bf00      	nop
 8004564:	3710      	adds	r7, #16
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	20000028 	.word	0x20000028

08004570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004570:	b480      	push	{r7}
 8004572:	b085      	sub	sp, #20
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f003 0307 	and.w	r3, r3, #7
 800457e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004580:	4b0c      	ldr	r3, [pc, #48]	@ (80045b4 <__NVIC_SetPriorityGrouping+0x44>)
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004586:	68ba      	ldr	r2, [r7, #8]
 8004588:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800458c:	4013      	ands	r3, r2
 800458e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004598:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800459c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80045a2:	4a04      	ldr	r2, [pc, #16]	@ (80045b4 <__NVIC_SetPriorityGrouping+0x44>)
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	60d3      	str	r3, [r2, #12]
}
 80045a8:	bf00      	nop
 80045aa:	3714      	adds	r7, #20
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr
 80045b4:	e000ed00 	.word	0xe000ed00

080045b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80045b8:	b480      	push	{r7}
 80045ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80045bc:	4b04      	ldr	r3, [pc, #16]	@ (80045d0 <__NVIC_GetPriorityGrouping+0x18>)
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	0a1b      	lsrs	r3, r3, #8
 80045c2:	f003 0307 	and.w	r3, r3, #7
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr
 80045d0:	e000ed00 	.word	0xe000ed00

080045d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	4603      	mov	r3, r0
 80045dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	db0b      	blt.n	80045fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045e6:	79fb      	ldrb	r3, [r7, #7]
 80045e8:	f003 021f 	and.w	r2, r3, #31
 80045ec:	4907      	ldr	r1, [pc, #28]	@ (800460c <__NVIC_EnableIRQ+0x38>)
 80045ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045f2:	095b      	lsrs	r3, r3, #5
 80045f4:	2001      	movs	r0, #1
 80045f6:	fa00 f202 	lsl.w	r2, r0, r2
 80045fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80045fe:	bf00      	nop
 8004600:	370c      	adds	r7, #12
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	e000e100 	.word	0xe000e100

08004610 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	4603      	mov	r3, r0
 8004618:	6039      	str	r1, [r7, #0]
 800461a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800461c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004620:	2b00      	cmp	r3, #0
 8004622:	db0a      	blt.n	800463a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	b2da      	uxtb	r2, r3
 8004628:	490c      	ldr	r1, [pc, #48]	@ (800465c <__NVIC_SetPriority+0x4c>)
 800462a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800462e:	0112      	lsls	r2, r2, #4
 8004630:	b2d2      	uxtb	r2, r2
 8004632:	440b      	add	r3, r1
 8004634:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004638:	e00a      	b.n	8004650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	b2da      	uxtb	r2, r3
 800463e:	4908      	ldr	r1, [pc, #32]	@ (8004660 <__NVIC_SetPriority+0x50>)
 8004640:	79fb      	ldrb	r3, [r7, #7]
 8004642:	f003 030f 	and.w	r3, r3, #15
 8004646:	3b04      	subs	r3, #4
 8004648:	0112      	lsls	r2, r2, #4
 800464a:	b2d2      	uxtb	r2, r2
 800464c:	440b      	add	r3, r1
 800464e:	761a      	strb	r2, [r3, #24]
}
 8004650:	bf00      	nop
 8004652:	370c      	adds	r7, #12
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr
 800465c:	e000e100 	.word	0xe000e100
 8004660:	e000ed00 	.word	0xe000ed00

08004664 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004664:	b480      	push	{r7}
 8004666:	b089      	sub	sp, #36	@ 0x24
 8004668:	af00      	add	r7, sp, #0
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	60b9      	str	r1, [r7, #8]
 800466e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f003 0307 	and.w	r3, r3, #7
 8004676:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004678:	69fb      	ldr	r3, [r7, #28]
 800467a:	f1c3 0307 	rsb	r3, r3, #7
 800467e:	2b04      	cmp	r3, #4
 8004680:	bf28      	it	cs
 8004682:	2304      	movcs	r3, #4
 8004684:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004686:	69fb      	ldr	r3, [r7, #28]
 8004688:	3304      	adds	r3, #4
 800468a:	2b06      	cmp	r3, #6
 800468c:	d902      	bls.n	8004694 <NVIC_EncodePriority+0x30>
 800468e:	69fb      	ldr	r3, [r7, #28]
 8004690:	3b03      	subs	r3, #3
 8004692:	e000      	b.n	8004696 <NVIC_EncodePriority+0x32>
 8004694:	2300      	movs	r3, #0
 8004696:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004698:	f04f 32ff 	mov.w	r2, #4294967295
 800469c:	69bb      	ldr	r3, [r7, #24]
 800469e:	fa02 f303 	lsl.w	r3, r2, r3
 80046a2:	43da      	mvns	r2, r3
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	401a      	ands	r2, r3
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80046ac:	f04f 31ff 	mov.w	r1, #4294967295
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	fa01 f303 	lsl.w	r3, r1, r3
 80046b6:	43d9      	mvns	r1, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046bc:	4313      	orrs	r3, r2
         );
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3724      	adds	r7, #36	@ 0x24
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr
	...

080046cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b082      	sub	sp, #8
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	3b01      	subs	r3, #1
 80046d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80046dc:	d301      	bcc.n	80046e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80046de:	2301      	movs	r3, #1
 80046e0:	e00f      	b.n	8004702 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046e2:	4a0a      	ldr	r2, [pc, #40]	@ (800470c <SysTick_Config+0x40>)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	3b01      	subs	r3, #1
 80046e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80046ea:	210f      	movs	r1, #15
 80046ec:	f04f 30ff 	mov.w	r0, #4294967295
 80046f0:	f7ff ff8e 	bl	8004610 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046f4:	4b05      	ldr	r3, [pc, #20]	@ (800470c <SysTick_Config+0x40>)
 80046f6:	2200      	movs	r2, #0
 80046f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046fa:	4b04      	ldr	r3, [pc, #16]	@ (800470c <SysTick_Config+0x40>)
 80046fc:	2207      	movs	r2, #7
 80046fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004700:	2300      	movs	r3, #0
}
 8004702:	4618      	mov	r0, r3
 8004704:	3708      	adds	r7, #8
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
 800470a:	bf00      	nop
 800470c:	e000e010 	.word	0xe000e010

08004710 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b082      	sub	sp, #8
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f7ff ff29 	bl	8004570 <__NVIC_SetPriorityGrouping>
}
 800471e:	bf00      	nop
 8004720:	3708      	adds	r7, #8
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}

08004726 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004726:	b580      	push	{r7, lr}
 8004728:	b086      	sub	sp, #24
 800472a:	af00      	add	r7, sp, #0
 800472c:	4603      	mov	r3, r0
 800472e:	60b9      	str	r1, [r7, #8]
 8004730:	607a      	str	r2, [r7, #4]
 8004732:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004734:	2300      	movs	r3, #0
 8004736:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004738:	f7ff ff3e 	bl	80045b8 <__NVIC_GetPriorityGrouping>
 800473c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	68b9      	ldr	r1, [r7, #8]
 8004742:	6978      	ldr	r0, [r7, #20]
 8004744:	f7ff ff8e 	bl	8004664 <NVIC_EncodePriority>
 8004748:	4602      	mov	r2, r0
 800474a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800474e:	4611      	mov	r1, r2
 8004750:	4618      	mov	r0, r3
 8004752:	f7ff ff5d 	bl	8004610 <__NVIC_SetPriority>
}
 8004756:	bf00      	nop
 8004758:	3718      	adds	r7, #24
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}

0800475e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800475e:	b580      	push	{r7, lr}
 8004760:	b082      	sub	sp, #8
 8004762:	af00      	add	r7, sp, #0
 8004764:	4603      	mov	r3, r0
 8004766:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800476c:	4618      	mov	r0, r3
 800476e:	f7ff ff31 	bl	80045d4 <__NVIC_EnableIRQ>
}
 8004772:	bf00      	nop
 8004774:	3708      	adds	r7, #8
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}

0800477a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800477a:	b580      	push	{r7, lr}
 800477c:	b082      	sub	sp, #8
 800477e:	af00      	add	r7, sp, #0
 8004780:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f7ff ffa2 	bl	80046cc <SysTick_Config>
 8004788:	4603      	mov	r3, r0
}
 800478a:	4618      	mov	r0, r3
 800478c:	3708      	adds	r7, #8
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}
	...

08004794 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004794:	b480      	push	{r7}
 8004796:	b089      	sub	sp, #36	@ 0x24
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800479e:	2300      	movs	r3, #0
 80047a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80047a2:	2300      	movs	r3, #0
 80047a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80047a6:	2300      	movs	r3, #0
 80047a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047aa:	2300      	movs	r3, #0
 80047ac:	61fb      	str	r3, [r7, #28]
 80047ae:	e16b      	b.n	8004a88 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80047b0:	2201      	movs	r2, #1
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	fa02 f303 	lsl.w	r3, r2, r3
 80047b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	697a      	ldr	r2, [r7, #20]
 80047c0:	4013      	ands	r3, r2
 80047c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80047c4:	693a      	ldr	r2, [r7, #16]
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	429a      	cmp	r2, r3
 80047ca:	f040 815a 	bne.w	8004a82 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f003 0303 	and.w	r3, r3, #3
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d005      	beq.n	80047e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	d130      	bne.n	8004848 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	005b      	lsls	r3, r3, #1
 80047f0:	2203      	movs	r2, #3
 80047f2:	fa02 f303 	lsl.w	r3, r2, r3
 80047f6:	43db      	mvns	r3, r3
 80047f8:	69ba      	ldr	r2, [r7, #24]
 80047fa:	4013      	ands	r3, r2
 80047fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	68da      	ldr	r2, [r3, #12]
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	fa02 f303 	lsl.w	r3, r2, r3
 800480a:	69ba      	ldr	r2, [r7, #24]
 800480c:	4313      	orrs	r3, r2
 800480e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	69ba      	ldr	r2, [r7, #24]
 8004814:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800481c:	2201      	movs	r2, #1
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	fa02 f303 	lsl.w	r3, r2, r3
 8004824:	43db      	mvns	r3, r3
 8004826:	69ba      	ldr	r2, [r7, #24]
 8004828:	4013      	ands	r3, r2
 800482a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	091b      	lsrs	r3, r3, #4
 8004832:	f003 0201 	and.w	r2, r3, #1
 8004836:	69fb      	ldr	r3, [r7, #28]
 8004838:	fa02 f303 	lsl.w	r3, r2, r3
 800483c:	69ba      	ldr	r2, [r7, #24]
 800483e:	4313      	orrs	r3, r2
 8004840:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	69ba      	ldr	r2, [r7, #24]
 8004846:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f003 0303 	and.w	r3, r3, #3
 8004850:	2b03      	cmp	r3, #3
 8004852:	d017      	beq.n	8004884 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800485a:	69fb      	ldr	r3, [r7, #28]
 800485c:	005b      	lsls	r3, r3, #1
 800485e:	2203      	movs	r2, #3
 8004860:	fa02 f303 	lsl.w	r3, r2, r3
 8004864:	43db      	mvns	r3, r3
 8004866:	69ba      	ldr	r2, [r7, #24]
 8004868:	4013      	ands	r3, r2
 800486a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	689a      	ldr	r2, [r3, #8]
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	005b      	lsls	r3, r3, #1
 8004874:	fa02 f303 	lsl.w	r3, r2, r3
 8004878:	69ba      	ldr	r2, [r7, #24]
 800487a:	4313      	orrs	r3, r2
 800487c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	69ba      	ldr	r2, [r7, #24]
 8004882:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f003 0303 	and.w	r3, r3, #3
 800488c:	2b02      	cmp	r3, #2
 800488e:	d123      	bne.n	80048d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	08da      	lsrs	r2, r3, #3
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	3208      	adds	r2, #8
 8004898:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800489c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	f003 0307 	and.w	r3, r3, #7
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	220f      	movs	r2, #15
 80048a8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ac:	43db      	mvns	r3, r3
 80048ae:	69ba      	ldr	r2, [r7, #24]
 80048b0:	4013      	ands	r3, r2
 80048b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	691a      	ldr	r2, [r3, #16]
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	f003 0307 	and.w	r3, r3, #7
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	fa02 f303 	lsl.w	r3, r2, r3
 80048c4:	69ba      	ldr	r2, [r7, #24]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	08da      	lsrs	r2, r3, #3
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	3208      	adds	r2, #8
 80048d2:	69b9      	ldr	r1, [r7, #24]
 80048d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80048de:	69fb      	ldr	r3, [r7, #28]
 80048e0:	005b      	lsls	r3, r3, #1
 80048e2:	2203      	movs	r2, #3
 80048e4:	fa02 f303 	lsl.w	r3, r2, r3
 80048e8:	43db      	mvns	r3, r3
 80048ea:	69ba      	ldr	r2, [r7, #24]
 80048ec:	4013      	ands	r3, r2
 80048ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f003 0203 	and.w	r2, r3, #3
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	005b      	lsls	r3, r3, #1
 80048fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004900:	69ba      	ldr	r2, [r7, #24]
 8004902:	4313      	orrs	r3, r2
 8004904:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	69ba      	ldr	r2, [r7, #24]
 800490a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004914:	2b00      	cmp	r3, #0
 8004916:	f000 80b4 	beq.w	8004a82 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800491a:	2300      	movs	r3, #0
 800491c:	60fb      	str	r3, [r7, #12]
 800491e:	4b60      	ldr	r3, [pc, #384]	@ (8004aa0 <HAL_GPIO_Init+0x30c>)
 8004920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004922:	4a5f      	ldr	r2, [pc, #380]	@ (8004aa0 <HAL_GPIO_Init+0x30c>)
 8004924:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004928:	6453      	str	r3, [r2, #68]	@ 0x44
 800492a:	4b5d      	ldr	r3, [pc, #372]	@ (8004aa0 <HAL_GPIO_Init+0x30c>)
 800492c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800492e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004932:	60fb      	str	r3, [r7, #12]
 8004934:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004936:	4a5b      	ldr	r2, [pc, #364]	@ (8004aa4 <HAL_GPIO_Init+0x310>)
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	089b      	lsrs	r3, r3, #2
 800493c:	3302      	adds	r3, #2
 800493e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004942:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004944:	69fb      	ldr	r3, [r7, #28]
 8004946:	f003 0303 	and.w	r3, r3, #3
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	220f      	movs	r2, #15
 800494e:	fa02 f303 	lsl.w	r3, r2, r3
 8004952:	43db      	mvns	r3, r3
 8004954:	69ba      	ldr	r2, [r7, #24]
 8004956:	4013      	ands	r3, r2
 8004958:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a52      	ldr	r2, [pc, #328]	@ (8004aa8 <HAL_GPIO_Init+0x314>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d02b      	beq.n	80049ba <HAL_GPIO_Init+0x226>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a51      	ldr	r2, [pc, #324]	@ (8004aac <HAL_GPIO_Init+0x318>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d025      	beq.n	80049b6 <HAL_GPIO_Init+0x222>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a50      	ldr	r2, [pc, #320]	@ (8004ab0 <HAL_GPIO_Init+0x31c>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d01f      	beq.n	80049b2 <HAL_GPIO_Init+0x21e>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a4f      	ldr	r2, [pc, #316]	@ (8004ab4 <HAL_GPIO_Init+0x320>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d019      	beq.n	80049ae <HAL_GPIO_Init+0x21a>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a4e      	ldr	r2, [pc, #312]	@ (8004ab8 <HAL_GPIO_Init+0x324>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d013      	beq.n	80049aa <HAL_GPIO_Init+0x216>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a4d      	ldr	r2, [pc, #308]	@ (8004abc <HAL_GPIO_Init+0x328>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d00d      	beq.n	80049a6 <HAL_GPIO_Init+0x212>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a4c      	ldr	r2, [pc, #304]	@ (8004ac0 <HAL_GPIO_Init+0x32c>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d007      	beq.n	80049a2 <HAL_GPIO_Init+0x20e>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4a4b      	ldr	r2, [pc, #300]	@ (8004ac4 <HAL_GPIO_Init+0x330>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d101      	bne.n	800499e <HAL_GPIO_Init+0x20a>
 800499a:	2307      	movs	r3, #7
 800499c:	e00e      	b.n	80049bc <HAL_GPIO_Init+0x228>
 800499e:	2308      	movs	r3, #8
 80049a0:	e00c      	b.n	80049bc <HAL_GPIO_Init+0x228>
 80049a2:	2306      	movs	r3, #6
 80049a4:	e00a      	b.n	80049bc <HAL_GPIO_Init+0x228>
 80049a6:	2305      	movs	r3, #5
 80049a8:	e008      	b.n	80049bc <HAL_GPIO_Init+0x228>
 80049aa:	2304      	movs	r3, #4
 80049ac:	e006      	b.n	80049bc <HAL_GPIO_Init+0x228>
 80049ae:	2303      	movs	r3, #3
 80049b0:	e004      	b.n	80049bc <HAL_GPIO_Init+0x228>
 80049b2:	2302      	movs	r3, #2
 80049b4:	e002      	b.n	80049bc <HAL_GPIO_Init+0x228>
 80049b6:	2301      	movs	r3, #1
 80049b8:	e000      	b.n	80049bc <HAL_GPIO_Init+0x228>
 80049ba:	2300      	movs	r3, #0
 80049bc:	69fa      	ldr	r2, [r7, #28]
 80049be:	f002 0203 	and.w	r2, r2, #3
 80049c2:	0092      	lsls	r2, r2, #2
 80049c4:	4093      	lsls	r3, r2
 80049c6:	69ba      	ldr	r2, [r7, #24]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80049cc:	4935      	ldr	r1, [pc, #212]	@ (8004aa4 <HAL_GPIO_Init+0x310>)
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	089b      	lsrs	r3, r3, #2
 80049d2:	3302      	adds	r3, #2
 80049d4:	69ba      	ldr	r2, [r7, #24]
 80049d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80049da:	4b3b      	ldr	r3, [pc, #236]	@ (8004ac8 <HAL_GPIO_Init+0x334>)
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	43db      	mvns	r3, r3
 80049e4:	69ba      	ldr	r2, [r7, #24]
 80049e6:	4013      	ands	r3, r2
 80049e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d003      	beq.n	80049fe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80049f6:	69ba      	ldr	r2, [r7, #24]
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80049fe:	4a32      	ldr	r2, [pc, #200]	@ (8004ac8 <HAL_GPIO_Init+0x334>)
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a04:	4b30      	ldr	r3, [pc, #192]	@ (8004ac8 <HAL_GPIO_Init+0x334>)
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	43db      	mvns	r3, r3
 8004a0e:	69ba      	ldr	r2, [r7, #24]
 8004a10:	4013      	ands	r3, r2
 8004a12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d003      	beq.n	8004a28 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004a20:	69ba      	ldr	r2, [r7, #24]
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004a28:	4a27      	ldr	r2, [pc, #156]	@ (8004ac8 <HAL_GPIO_Init+0x334>)
 8004a2a:	69bb      	ldr	r3, [r7, #24]
 8004a2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004a2e:	4b26      	ldr	r3, [pc, #152]	@ (8004ac8 <HAL_GPIO_Init+0x334>)
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	43db      	mvns	r3, r3
 8004a38:	69ba      	ldr	r2, [r7, #24]
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d003      	beq.n	8004a52 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004a4a:	69ba      	ldr	r2, [r7, #24]
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004a52:	4a1d      	ldr	r2, [pc, #116]	@ (8004ac8 <HAL_GPIO_Init+0x334>)
 8004a54:	69bb      	ldr	r3, [r7, #24]
 8004a56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a58:	4b1b      	ldr	r3, [pc, #108]	@ (8004ac8 <HAL_GPIO_Init+0x334>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	43db      	mvns	r3, r3
 8004a62:	69ba      	ldr	r2, [r7, #24]
 8004a64:	4013      	ands	r3, r2
 8004a66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d003      	beq.n	8004a7c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004a74:	69ba      	ldr	r2, [r7, #24]
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a7c:	4a12      	ldr	r2, [pc, #72]	@ (8004ac8 <HAL_GPIO_Init+0x334>)
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a82:	69fb      	ldr	r3, [r7, #28]
 8004a84:	3301      	adds	r3, #1
 8004a86:	61fb      	str	r3, [r7, #28]
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	2b0f      	cmp	r3, #15
 8004a8c:	f67f ae90 	bls.w	80047b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a90:	bf00      	nop
 8004a92:	bf00      	nop
 8004a94:	3724      	adds	r7, #36	@ 0x24
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	40023800 	.word	0x40023800
 8004aa4:	40013800 	.word	0x40013800
 8004aa8:	40020000 	.word	0x40020000
 8004aac:	40020400 	.word	0x40020400
 8004ab0:	40020800 	.word	0x40020800
 8004ab4:	40020c00 	.word	0x40020c00
 8004ab8:	40021000 	.word	0x40021000
 8004abc:	40021400 	.word	0x40021400
 8004ac0:	40021800 	.word	0x40021800
 8004ac4:	40021c00 	.word	0x40021c00
 8004ac8:	40013c00 	.word	0x40013c00

08004acc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b083      	sub	sp, #12
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
 8004ad4:	460b      	mov	r3, r1
 8004ad6:	807b      	strh	r3, [r7, #2]
 8004ad8:	4613      	mov	r3, r2
 8004ada:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004adc:	787b      	ldrb	r3, [r7, #1]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d003      	beq.n	8004aea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ae2:	887a      	ldrh	r2, [r7, #2]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ae8:	e003      	b.n	8004af2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004aea:	887b      	ldrh	r3, [r7, #2]
 8004aec:	041a      	lsls	r2, r3, #16
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	619a      	str	r2, [r3, #24]
}
 8004af2:	bf00      	nop
 8004af4:	370c      	adds	r7, #12
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr

08004afe <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004afe:	b480      	push	{r7}
 8004b00:	b085      	sub	sp, #20
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	6078      	str	r0, [r7, #4]
 8004b06:	460b      	mov	r3, r1
 8004b08:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004b10:	887a      	ldrh	r2, [r7, #2]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	4013      	ands	r3, r2
 8004b16:	041a      	lsls	r2, r3, #16
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	43d9      	mvns	r1, r3
 8004b1c:	887b      	ldrh	r3, [r7, #2]
 8004b1e:	400b      	ands	r3, r1
 8004b20:	431a      	orrs	r2, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	619a      	str	r2, [r3, #24]
}
 8004b26:	bf00      	nop
 8004b28:	3714      	adds	r7, #20
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr
	...

08004b34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d101      	bne.n	8004b46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e12b      	b.n	8004d9e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d106      	bne.n	8004b60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f7fc feb4 	bl	80018c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2224      	movs	r2, #36	@ 0x24
 8004b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f022 0201 	bic.w	r2, r2, #1
 8004b76:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b86:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b96:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b98:	f001 fd8e 	bl	80066b8 <HAL_RCC_GetPCLK1Freq>
 8004b9c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	4a81      	ldr	r2, [pc, #516]	@ (8004da8 <HAL_I2C_Init+0x274>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d807      	bhi.n	8004bb8 <HAL_I2C_Init+0x84>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	4a80      	ldr	r2, [pc, #512]	@ (8004dac <HAL_I2C_Init+0x278>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	bf94      	ite	ls
 8004bb0:	2301      	movls	r3, #1
 8004bb2:	2300      	movhi	r3, #0
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	e006      	b.n	8004bc6 <HAL_I2C_Init+0x92>
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	4a7d      	ldr	r2, [pc, #500]	@ (8004db0 <HAL_I2C_Init+0x27c>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	bf94      	ite	ls
 8004bc0:	2301      	movls	r3, #1
 8004bc2:	2300      	movhi	r3, #0
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d001      	beq.n	8004bce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e0e7      	b.n	8004d9e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	4a78      	ldr	r2, [pc, #480]	@ (8004db4 <HAL_I2C_Init+0x280>)
 8004bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd6:	0c9b      	lsrs	r3, r3, #18
 8004bd8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68ba      	ldr	r2, [r7, #8]
 8004bea:	430a      	orrs	r2, r1
 8004bec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	6a1b      	ldr	r3, [r3, #32]
 8004bf4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	4a6a      	ldr	r2, [pc, #424]	@ (8004da8 <HAL_I2C_Init+0x274>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d802      	bhi.n	8004c08 <HAL_I2C_Init+0xd4>
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	3301      	adds	r3, #1
 8004c06:	e009      	b.n	8004c1c <HAL_I2C_Init+0xe8>
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004c0e:	fb02 f303 	mul.w	r3, r2, r3
 8004c12:	4a69      	ldr	r2, [pc, #420]	@ (8004db8 <HAL_I2C_Init+0x284>)
 8004c14:	fba2 2303 	umull	r2, r3, r2, r3
 8004c18:	099b      	lsrs	r3, r3, #6
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	6812      	ldr	r2, [r2, #0]
 8004c20:	430b      	orrs	r3, r1
 8004c22:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	69db      	ldr	r3, [r3, #28]
 8004c2a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004c2e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	495c      	ldr	r1, [pc, #368]	@ (8004da8 <HAL_I2C_Init+0x274>)
 8004c38:	428b      	cmp	r3, r1
 8004c3a:	d819      	bhi.n	8004c70 <HAL_I2C_Init+0x13c>
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	1e59      	subs	r1, r3, #1
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	005b      	lsls	r3, r3, #1
 8004c46:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c4a:	1c59      	adds	r1, r3, #1
 8004c4c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004c50:	400b      	ands	r3, r1
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d00a      	beq.n	8004c6c <HAL_I2C_Init+0x138>
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	1e59      	subs	r1, r3, #1
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	005b      	lsls	r3, r3, #1
 8004c60:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c64:	3301      	adds	r3, #1
 8004c66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c6a:	e051      	b.n	8004d10 <HAL_I2C_Init+0x1dc>
 8004c6c:	2304      	movs	r3, #4
 8004c6e:	e04f      	b.n	8004d10 <HAL_I2C_Init+0x1dc>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d111      	bne.n	8004c9c <HAL_I2C_Init+0x168>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	1e58      	subs	r0, r3, #1
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6859      	ldr	r1, [r3, #4]
 8004c80:	460b      	mov	r3, r1
 8004c82:	005b      	lsls	r3, r3, #1
 8004c84:	440b      	add	r3, r1
 8004c86:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	bf0c      	ite	eq
 8004c94:	2301      	moveq	r3, #1
 8004c96:	2300      	movne	r3, #0
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	e012      	b.n	8004cc2 <HAL_I2C_Init+0x18e>
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	1e58      	subs	r0, r3, #1
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6859      	ldr	r1, [r3, #4]
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	440b      	add	r3, r1
 8004caa:	0099      	lsls	r1, r3, #2
 8004cac:	440b      	add	r3, r1
 8004cae:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cb2:	3301      	adds	r3, #1
 8004cb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	bf0c      	ite	eq
 8004cbc:	2301      	moveq	r3, #1
 8004cbe:	2300      	movne	r3, #0
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d001      	beq.n	8004cca <HAL_I2C_Init+0x196>
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e022      	b.n	8004d10 <HAL_I2C_Init+0x1dc>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d10e      	bne.n	8004cf0 <HAL_I2C_Init+0x1bc>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	1e58      	subs	r0, r3, #1
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6859      	ldr	r1, [r3, #4]
 8004cda:	460b      	mov	r3, r1
 8004cdc:	005b      	lsls	r3, r3, #1
 8004cde:	440b      	add	r3, r1
 8004ce0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ce4:	3301      	adds	r3, #1
 8004ce6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cee:	e00f      	b.n	8004d10 <HAL_I2C_Init+0x1dc>
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	1e58      	subs	r0, r3, #1
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6859      	ldr	r1, [r3, #4]
 8004cf8:	460b      	mov	r3, r1
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	440b      	add	r3, r1
 8004cfe:	0099      	lsls	r1, r3, #2
 8004d00:	440b      	add	r3, r1
 8004d02:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d06:	3301      	adds	r3, #1
 8004d08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d0c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004d10:	6879      	ldr	r1, [r7, #4]
 8004d12:	6809      	ldr	r1, [r1, #0]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	69da      	ldr	r2, [r3, #28]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	430a      	orrs	r2, r1
 8004d32:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004d3e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6911      	ldr	r1, [r2, #16]
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	68d2      	ldr	r2, [r2, #12]
 8004d4a:	4311      	orrs	r1, r2
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	6812      	ldr	r2, [r2, #0]
 8004d50:	430b      	orrs	r3, r1
 8004d52:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	695a      	ldr	r2, [r3, #20]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	699b      	ldr	r3, [r3, #24]
 8004d66:	431a      	orrs	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	430a      	orrs	r2, r1
 8004d6e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f042 0201 	orr.w	r2, r2, #1
 8004d7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2220      	movs	r2, #32
 8004d8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3710      	adds	r7, #16
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	000186a0 	.word	0x000186a0
 8004dac:	001e847f 	.word	0x001e847f
 8004db0:	003d08ff 	.word	0x003d08ff
 8004db4:	431bde83 	.word	0x431bde83
 8004db8:	10624dd3 	.word	0x10624dd3

08004dbc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b088      	sub	sp, #32
 8004dc0:	af02      	add	r7, sp, #8
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	4608      	mov	r0, r1
 8004dc6:	4611      	mov	r1, r2
 8004dc8:	461a      	mov	r2, r3
 8004dca:	4603      	mov	r3, r0
 8004dcc:	817b      	strh	r3, [r7, #10]
 8004dce:	460b      	mov	r3, r1
 8004dd0:	813b      	strh	r3, [r7, #8]
 8004dd2:	4613      	mov	r3, r2
 8004dd4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004dd6:	f7ff fb9b 	bl	8004510 <HAL_GetTick>
 8004dda:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	2b20      	cmp	r3, #32
 8004de6:	f040 80d9 	bne.w	8004f9c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	9300      	str	r3, [sp, #0]
 8004dee:	2319      	movs	r3, #25
 8004df0:	2201      	movs	r2, #1
 8004df2:	496d      	ldr	r1, [pc, #436]	@ (8004fa8 <HAL_I2C_Mem_Write+0x1ec>)
 8004df4:	68f8      	ldr	r0, [r7, #12]
 8004df6:	f000 fdb9 	bl	800596c <I2C_WaitOnFlagUntilTimeout>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d001      	beq.n	8004e04 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004e00:	2302      	movs	r3, #2
 8004e02:	e0cc      	b.n	8004f9e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d101      	bne.n	8004e12 <HAL_I2C_Mem_Write+0x56>
 8004e0e:	2302      	movs	r3, #2
 8004e10:	e0c5      	b.n	8004f9e <HAL_I2C_Mem_Write+0x1e2>
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2201      	movs	r2, #1
 8004e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0301 	and.w	r3, r3, #1
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d007      	beq.n	8004e38 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f042 0201 	orr.w	r2, r2, #1
 8004e36:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e46:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2221      	movs	r2, #33	@ 0x21
 8004e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2240      	movs	r2, #64	@ 0x40
 8004e54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	6a3a      	ldr	r2, [r7, #32]
 8004e62:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004e68:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e6e:	b29a      	uxth	r2, r3
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	4a4d      	ldr	r2, [pc, #308]	@ (8004fac <HAL_I2C_Mem_Write+0x1f0>)
 8004e78:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e7a:	88f8      	ldrh	r0, [r7, #6]
 8004e7c:	893a      	ldrh	r2, [r7, #8]
 8004e7e:	8979      	ldrh	r1, [r7, #10]
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	9301      	str	r3, [sp, #4]
 8004e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e86:	9300      	str	r3, [sp, #0]
 8004e88:	4603      	mov	r3, r0
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f000 fbf0 	bl	8005670 <I2C_RequestMemoryWrite>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d052      	beq.n	8004f3c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e081      	b.n	8004f9e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e9a:	697a      	ldr	r2, [r7, #20]
 8004e9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e9e:	68f8      	ldr	r0, [r7, #12]
 8004ea0:	f000 fe7e 	bl	8005ba0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00d      	beq.n	8004ec6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eae:	2b04      	cmp	r3, #4
 8004eb0:	d107      	bne.n	8004ec2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ec0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e06b      	b.n	8004f9e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eca:	781a      	ldrb	r2, [r3, #0]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed6:	1c5a      	adds	r2, r3, #1
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	b29a      	uxth	r2, r3
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	b29a      	uxth	r2, r3
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	695b      	ldr	r3, [r3, #20]
 8004efc:	f003 0304 	and.w	r3, r3, #4
 8004f00:	2b04      	cmp	r3, #4
 8004f02:	d11b      	bne.n	8004f3c <HAL_I2C_Mem_Write+0x180>
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d017      	beq.n	8004f3c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f10:	781a      	ldrb	r2, [r3, #0]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f1c:	1c5a      	adds	r2, r3, #1
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f26:	3b01      	subs	r3, #1
 8004f28:	b29a      	uxth	r2, r3
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f32:	b29b      	uxth	r3, r3
 8004f34:	3b01      	subs	r3, #1
 8004f36:	b29a      	uxth	r2, r3
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d1aa      	bne.n	8004e9a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f44:	697a      	ldr	r2, [r7, #20]
 8004f46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f48:	68f8      	ldr	r0, [r7, #12]
 8004f4a:	f000 fe71 	bl	8005c30 <I2C_WaitOnBTFFlagUntilTimeout>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d00d      	beq.n	8004f70 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f58:	2b04      	cmp	r3, #4
 8004f5a:	d107      	bne.n	8004f6c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f6a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e016      	b.n	8004f9e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2220      	movs	r2, #32
 8004f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	e000      	b.n	8004f9e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004f9c:	2302      	movs	r3, #2
  }
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3718      	adds	r7, #24
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	00100002 	.word	0x00100002
 8004fac:	ffff0000 	.word	0xffff0000

08004fb0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b08c      	sub	sp, #48	@ 0x30
 8004fb4:	af02      	add	r7, sp, #8
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	4608      	mov	r0, r1
 8004fba:	4611      	mov	r1, r2
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	817b      	strh	r3, [r7, #10]
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	813b      	strh	r3, [r7, #8]
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004fca:	f7ff faa1 	bl	8004510 <HAL_GetTick>
 8004fce:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	2b20      	cmp	r3, #32
 8004fda:	f040 8214 	bne.w	8005406 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe0:	9300      	str	r3, [sp, #0]
 8004fe2:	2319      	movs	r3, #25
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	497b      	ldr	r1, [pc, #492]	@ (80051d4 <HAL_I2C_Mem_Read+0x224>)
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f000 fcbf 	bl	800596c <I2C_WaitOnFlagUntilTimeout>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d001      	beq.n	8004ff8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004ff4:	2302      	movs	r3, #2
 8004ff6:	e207      	b.n	8005408 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d101      	bne.n	8005006 <HAL_I2C_Mem_Read+0x56>
 8005002:	2302      	movs	r3, #2
 8005004:	e200      	b.n	8005408 <HAL_I2C_Mem_Read+0x458>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2201      	movs	r2, #1
 800500a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0301 	and.w	r3, r3, #1
 8005018:	2b01      	cmp	r3, #1
 800501a:	d007      	beq.n	800502c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f042 0201 	orr.w	r2, r2, #1
 800502a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800503a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2222      	movs	r2, #34	@ 0x22
 8005040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2240      	movs	r2, #64	@ 0x40
 8005048:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2200      	movs	r2, #0
 8005050:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005056:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800505c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005062:	b29a      	uxth	r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	4a5b      	ldr	r2, [pc, #364]	@ (80051d8 <HAL_I2C_Mem_Read+0x228>)
 800506c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800506e:	88f8      	ldrh	r0, [r7, #6]
 8005070:	893a      	ldrh	r2, [r7, #8]
 8005072:	8979      	ldrh	r1, [r7, #10]
 8005074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005076:	9301      	str	r3, [sp, #4]
 8005078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800507a:	9300      	str	r3, [sp, #0]
 800507c:	4603      	mov	r3, r0
 800507e:	68f8      	ldr	r0, [r7, #12]
 8005080:	f000 fb8c 	bl	800579c <I2C_RequestMemoryRead>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d001      	beq.n	800508e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e1bc      	b.n	8005408 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005092:	2b00      	cmp	r3, #0
 8005094:	d113      	bne.n	80050be <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005096:	2300      	movs	r3, #0
 8005098:	623b      	str	r3, [r7, #32]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	695b      	ldr	r3, [r3, #20]
 80050a0:	623b      	str	r3, [r7, #32]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	699b      	ldr	r3, [r3, #24]
 80050a8:	623b      	str	r3, [r7, #32]
 80050aa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050ba:	601a      	str	r2, [r3, #0]
 80050bc:	e190      	b.n	80053e0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d11b      	bne.n	80050fe <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050d6:	2300      	movs	r3, #0
 80050d8:	61fb      	str	r3, [r7, #28]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	695b      	ldr	r3, [r3, #20]
 80050e0:	61fb      	str	r3, [r7, #28]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	699b      	ldr	r3, [r3, #24]
 80050e8:	61fb      	str	r3, [r7, #28]
 80050ea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050fa:	601a      	str	r2, [r3, #0]
 80050fc:	e170      	b.n	80053e0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005102:	2b02      	cmp	r3, #2
 8005104:	d11b      	bne.n	800513e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005114:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005124:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005126:	2300      	movs	r3, #0
 8005128:	61bb      	str	r3, [r7, #24]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	695b      	ldr	r3, [r3, #20]
 8005130:	61bb      	str	r3, [r7, #24]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	699b      	ldr	r3, [r3, #24]
 8005138:	61bb      	str	r3, [r7, #24]
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	e150      	b.n	80053e0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800513e:	2300      	movs	r3, #0
 8005140:	617b      	str	r3, [r7, #20]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	695b      	ldr	r3, [r3, #20]
 8005148:	617b      	str	r3, [r7, #20]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	699b      	ldr	r3, [r3, #24]
 8005150:	617b      	str	r3, [r7, #20]
 8005152:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005154:	e144      	b.n	80053e0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800515a:	2b03      	cmp	r3, #3
 800515c:	f200 80f1 	bhi.w	8005342 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005164:	2b01      	cmp	r3, #1
 8005166:	d123      	bne.n	80051b0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005168:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800516a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800516c:	68f8      	ldr	r0, [r7, #12]
 800516e:	f000 fda7 	bl	8005cc0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005172:	4603      	mov	r3, r0
 8005174:	2b00      	cmp	r3, #0
 8005176:	d001      	beq.n	800517c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	e145      	b.n	8005408 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	691a      	ldr	r2, [r3, #16]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005186:	b2d2      	uxtb	r2, r2
 8005188:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518e:	1c5a      	adds	r2, r3, #1
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005198:	3b01      	subs	r3, #1
 800519a:	b29a      	uxth	r2, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	3b01      	subs	r3, #1
 80051a8:	b29a      	uxth	r2, r3
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80051ae:	e117      	b.n	80053e0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	d14e      	bne.n	8005256 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ba:	9300      	str	r3, [sp, #0]
 80051bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051be:	2200      	movs	r2, #0
 80051c0:	4906      	ldr	r1, [pc, #24]	@ (80051dc <HAL_I2C_Mem_Read+0x22c>)
 80051c2:	68f8      	ldr	r0, [r7, #12]
 80051c4:	f000 fbd2 	bl	800596c <I2C_WaitOnFlagUntilTimeout>
 80051c8:	4603      	mov	r3, r0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d008      	beq.n	80051e0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	e11a      	b.n	8005408 <HAL_I2C_Mem_Read+0x458>
 80051d2:	bf00      	nop
 80051d4:	00100002 	.word	0x00100002
 80051d8:	ffff0000 	.word	0xffff0000
 80051dc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	691a      	ldr	r2, [r3, #16]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fa:	b2d2      	uxtb	r2, r2
 80051fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005202:	1c5a      	adds	r2, r3, #1
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800520c:	3b01      	subs	r3, #1
 800520e:	b29a      	uxth	r2, r3
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005218:	b29b      	uxth	r3, r3
 800521a:	3b01      	subs	r3, #1
 800521c:	b29a      	uxth	r2, r3
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	691a      	ldr	r2, [r3, #16]
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522c:	b2d2      	uxtb	r2, r2
 800522e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005234:	1c5a      	adds	r2, r3, #1
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800523e:	3b01      	subs	r3, #1
 8005240:	b29a      	uxth	r2, r3
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800524a:	b29b      	uxth	r3, r3
 800524c:	3b01      	subs	r3, #1
 800524e:	b29a      	uxth	r2, r3
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005254:	e0c4      	b.n	80053e0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005258:	9300      	str	r3, [sp, #0]
 800525a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800525c:	2200      	movs	r2, #0
 800525e:	496c      	ldr	r1, [pc, #432]	@ (8005410 <HAL_I2C_Mem_Read+0x460>)
 8005260:	68f8      	ldr	r0, [r7, #12]
 8005262:	f000 fb83 	bl	800596c <I2C_WaitOnFlagUntilTimeout>
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d001      	beq.n	8005270 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e0cb      	b.n	8005408 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800527e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	691a      	ldr	r2, [r3, #16]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528a:	b2d2      	uxtb	r2, r2
 800528c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005292:	1c5a      	adds	r2, r3, #1
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800529c:	3b01      	subs	r3, #1
 800529e:	b29a      	uxth	r2, r3
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	3b01      	subs	r3, #1
 80052ac:	b29a      	uxth	r2, r3
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80052b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b4:	9300      	str	r3, [sp, #0]
 80052b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052b8:	2200      	movs	r2, #0
 80052ba:	4955      	ldr	r1, [pc, #340]	@ (8005410 <HAL_I2C_Mem_Read+0x460>)
 80052bc:	68f8      	ldr	r0, [r7, #12]
 80052be:	f000 fb55 	bl	800596c <I2C_WaitOnFlagUntilTimeout>
 80052c2:	4603      	mov	r3, r0
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d001      	beq.n	80052cc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e09d      	b.n	8005408 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	691a      	ldr	r2, [r3, #16]
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e6:	b2d2      	uxtb	r2, r2
 80052e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ee:	1c5a      	adds	r2, r3, #1
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052f8:	3b01      	subs	r3, #1
 80052fa:	b29a      	uxth	r2, r3
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005304:	b29b      	uxth	r3, r3
 8005306:	3b01      	subs	r3, #1
 8005308:	b29a      	uxth	r2, r3
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	691a      	ldr	r2, [r3, #16]
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005318:	b2d2      	uxtb	r2, r2
 800531a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005320:	1c5a      	adds	r2, r3, #1
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800532a:	3b01      	subs	r3, #1
 800532c:	b29a      	uxth	r2, r3
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005336:	b29b      	uxth	r3, r3
 8005338:	3b01      	subs	r3, #1
 800533a:	b29a      	uxth	r2, r3
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005340:	e04e      	b.n	80053e0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005342:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005344:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005346:	68f8      	ldr	r0, [r7, #12]
 8005348:	f000 fcba 	bl	8005cc0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d001      	beq.n	8005356 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e058      	b.n	8005408 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	691a      	ldr	r2, [r3, #16]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005360:	b2d2      	uxtb	r2, r2
 8005362:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005368:	1c5a      	adds	r2, r3, #1
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005372:	3b01      	subs	r3, #1
 8005374:	b29a      	uxth	r2, r3
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800537e:	b29b      	uxth	r3, r3
 8005380:	3b01      	subs	r3, #1
 8005382:	b29a      	uxth	r2, r3
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	695b      	ldr	r3, [r3, #20]
 800538e:	f003 0304 	and.w	r3, r3, #4
 8005392:	2b04      	cmp	r3, #4
 8005394:	d124      	bne.n	80053e0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800539a:	2b03      	cmp	r3, #3
 800539c:	d107      	bne.n	80053ae <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053ac:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	691a      	ldr	r2, [r3, #16]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b8:	b2d2      	uxtb	r2, r2
 80053ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053c0:	1c5a      	adds	r2, r3, #1
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053ca:	3b01      	subs	r3, #1
 80053cc:	b29a      	uxth	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053d6:	b29b      	uxth	r3, r3
 80053d8:	3b01      	subs	r3, #1
 80053da:	b29a      	uxth	r2, r3
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	f47f aeb6 	bne.w	8005156 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2220      	movs	r2, #32
 80053ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2200      	movs	r2, #0
 80053f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005402:	2300      	movs	r3, #0
 8005404:	e000      	b.n	8005408 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005406:	2302      	movs	r3, #2
  }
}
 8005408:	4618      	mov	r0, r3
 800540a:	3728      	adds	r7, #40	@ 0x28
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}
 8005410:	00010004 	.word	0x00010004

08005414 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b08a      	sub	sp, #40	@ 0x28
 8005418:	af02      	add	r7, sp, #8
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	607a      	str	r2, [r7, #4]
 800541e:	603b      	str	r3, [r7, #0]
 8005420:	460b      	mov	r3, r1
 8005422:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005424:	f7ff f874 	bl	8004510 <HAL_GetTick>
 8005428:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800542a:	2300      	movs	r3, #0
 800542c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005434:	b2db      	uxtb	r3, r3
 8005436:	2b20      	cmp	r3, #32
 8005438:	f040 8111 	bne.w	800565e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800543c:	69fb      	ldr	r3, [r7, #28]
 800543e:	9300      	str	r3, [sp, #0]
 8005440:	2319      	movs	r3, #25
 8005442:	2201      	movs	r2, #1
 8005444:	4988      	ldr	r1, [pc, #544]	@ (8005668 <HAL_I2C_IsDeviceReady+0x254>)
 8005446:	68f8      	ldr	r0, [r7, #12]
 8005448:	f000 fa90 	bl	800596c <I2C_WaitOnFlagUntilTimeout>
 800544c:	4603      	mov	r3, r0
 800544e:	2b00      	cmp	r3, #0
 8005450:	d001      	beq.n	8005456 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005452:	2302      	movs	r3, #2
 8005454:	e104      	b.n	8005660 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800545c:	2b01      	cmp	r3, #1
 800545e:	d101      	bne.n	8005464 <HAL_I2C_IsDeviceReady+0x50>
 8005460:	2302      	movs	r3, #2
 8005462:	e0fd      	b.n	8005660 <HAL_I2C_IsDeviceReady+0x24c>
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0301 	and.w	r3, r3, #1
 8005476:	2b01      	cmp	r3, #1
 8005478:	d007      	beq.n	800548a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f042 0201 	orr.w	r2, r2, #1
 8005488:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005498:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2224      	movs	r2, #36	@ 0x24
 800549e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2200      	movs	r2, #0
 80054a6:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	4a70      	ldr	r2, [pc, #448]	@ (800566c <HAL_I2C_IsDeviceReady+0x258>)
 80054ac:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80054bc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80054be:	69fb      	ldr	r3, [r7, #28]
 80054c0:	9300      	str	r3, [sp, #0]
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	2200      	movs	r2, #0
 80054c6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80054ca:	68f8      	ldr	r0, [r7, #12]
 80054cc:	f000 fa4e 	bl	800596c <I2C_WaitOnFlagUntilTimeout>
 80054d0:	4603      	mov	r3, r0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d00d      	beq.n	80054f2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054e4:	d103      	bne.n	80054ee <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054ec:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80054ee:	2303      	movs	r3, #3
 80054f0:	e0b6      	b.n	8005660 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80054f2:	897b      	ldrh	r3, [r7, #10]
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	461a      	mov	r2, r3
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005500:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005502:	f7ff f805 	bl	8004510 <HAL_GetTick>
 8005506:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	695b      	ldr	r3, [r3, #20]
 800550e:	f003 0302 	and.w	r3, r3, #2
 8005512:	2b02      	cmp	r3, #2
 8005514:	bf0c      	ite	eq
 8005516:	2301      	moveq	r3, #1
 8005518:	2300      	movne	r3, #0
 800551a:	b2db      	uxtb	r3, r3
 800551c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	695b      	ldr	r3, [r3, #20]
 8005524:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005528:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800552c:	bf0c      	ite	eq
 800552e:	2301      	moveq	r3, #1
 8005530:	2300      	movne	r3, #0
 8005532:	b2db      	uxtb	r3, r3
 8005534:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005536:	e025      	b.n	8005584 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005538:	f7fe ffea 	bl	8004510 <HAL_GetTick>
 800553c:	4602      	mov	r2, r0
 800553e:	69fb      	ldr	r3, [r7, #28]
 8005540:	1ad3      	subs	r3, r2, r3
 8005542:	683a      	ldr	r2, [r7, #0]
 8005544:	429a      	cmp	r2, r3
 8005546:	d302      	bcc.n	800554e <HAL_I2C_IsDeviceReady+0x13a>
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d103      	bne.n	8005556 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	22a0      	movs	r2, #160	@ 0xa0
 8005552:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	695b      	ldr	r3, [r3, #20]
 800555c:	f003 0302 	and.w	r3, r3, #2
 8005560:	2b02      	cmp	r3, #2
 8005562:	bf0c      	ite	eq
 8005564:	2301      	moveq	r3, #1
 8005566:	2300      	movne	r3, #0
 8005568:	b2db      	uxtb	r3, r3
 800556a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	695b      	ldr	r3, [r3, #20]
 8005572:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005576:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800557a:	bf0c      	ite	eq
 800557c:	2301      	moveq	r3, #1
 800557e:	2300      	movne	r3, #0
 8005580:	b2db      	uxtb	r3, r3
 8005582:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800558a:	b2db      	uxtb	r3, r3
 800558c:	2ba0      	cmp	r3, #160	@ 0xa0
 800558e:	d005      	beq.n	800559c <HAL_I2C_IsDeviceReady+0x188>
 8005590:	7dfb      	ldrb	r3, [r7, #23]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d102      	bne.n	800559c <HAL_I2C_IsDeviceReady+0x188>
 8005596:	7dbb      	ldrb	r3, [r7, #22]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d0cd      	beq.n	8005538 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	2220      	movs	r2, #32
 80055a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	695b      	ldr	r3, [r3, #20]
 80055aa:	f003 0302 	and.w	r3, r3, #2
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	d129      	bne.n	8005606 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055c0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055c2:	2300      	movs	r3, #0
 80055c4:	613b      	str	r3, [r7, #16]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	695b      	ldr	r3, [r3, #20]
 80055cc:	613b      	str	r3, [r7, #16]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	699b      	ldr	r3, [r3, #24]
 80055d4:	613b      	str	r3, [r7, #16]
 80055d6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055d8:	69fb      	ldr	r3, [r7, #28]
 80055da:	9300      	str	r3, [sp, #0]
 80055dc:	2319      	movs	r3, #25
 80055de:	2201      	movs	r2, #1
 80055e0:	4921      	ldr	r1, [pc, #132]	@ (8005668 <HAL_I2C_IsDeviceReady+0x254>)
 80055e2:	68f8      	ldr	r0, [r7, #12]
 80055e4:	f000 f9c2 	bl	800596c <I2C_WaitOnFlagUntilTimeout>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d001      	beq.n	80055f2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e036      	b.n	8005660 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2220      	movs	r2, #32
 80055f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8005602:	2300      	movs	r3, #0
 8005604:	e02c      	b.n	8005660 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005614:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800561e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	9300      	str	r3, [sp, #0]
 8005624:	2319      	movs	r3, #25
 8005626:	2201      	movs	r2, #1
 8005628:	490f      	ldr	r1, [pc, #60]	@ (8005668 <HAL_I2C_IsDeviceReady+0x254>)
 800562a:	68f8      	ldr	r0, [r7, #12]
 800562c:	f000 f99e 	bl	800596c <I2C_WaitOnFlagUntilTimeout>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d001      	beq.n	800563a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e012      	b.n	8005660 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800563a:	69bb      	ldr	r3, [r7, #24]
 800563c:	3301      	adds	r3, #1
 800563e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005640:	69ba      	ldr	r2, [r7, #24]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	429a      	cmp	r2, r3
 8005646:	f4ff af32 	bcc.w	80054ae <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2220      	movs	r2, #32
 800564e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e000      	b.n	8005660 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800565e:	2302      	movs	r3, #2
  }
}
 8005660:	4618      	mov	r0, r3
 8005662:	3720      	adds	r7, #32
 8005664:	46bd      	mov	sp, r7
 8005666:	bd80      	pop	{r7, pc}
 8005668:	00100002 	.word	0x00100002
 800566c:	ffff0000 	.word	0xffff0000

08005670 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b088      	sub	sp, #32
 8005674:	af02      	add	r7, sp, #8
 8005676:	60f8      	str	r0, [r7, #12]
 8005678:	4608      	mov	r0, r1
 800567a:	4611      	mov	r1, r2
 800567c:	461a      	mov	r2, r3
 800567e:	4603      	mov	r3, r0
 8005680:	817b      	strh	r3, [r7, #10]
 8005682:	460b      	mov	r3, r1
 8005684:	813b      	strh	r3, [r7, #8]
 8005686:	4613      	mov	r3, r2
 8005688:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005698:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800569a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800569c:	9300      	str	r3, [sp, #0]
 800569e:	6a3b      	ldr	r3, [r7, #32]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80056a6:	68f8      	ldr	r0, [r7, #12]
 80056a8:	f000 f960 	bl	800596c <I2C_WaitOnFlagUntilTimeout>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d00d      	beq.n	80056ce <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056c0:	d103      	bne.n	80056ca <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056c8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80056ca:	2303      	movs	r3, #3
 80056cc:	e05f      	b.n	800578e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80056ce:	897b      	ldrh	r3, [r7, #10]
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	461a      	mov	r2, r3
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80056dc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80056de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e0:	6a3a      	ldr	r2, [r7, #32]
 80056e2:	492d      	ldr	r1, [pc, #180]	@ (8005798 <I2C_RequestMemoryWrite+0x128>)
 80056e4:	68f8      	ldr	r0, [r7, #12]
 80056e6:	f000 f9bb 	bl	8005a60 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d001      	beq.n	80056f4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e04c      	b.n	800578e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056f4:	2300      	movs	r3, #0
 80056f6:	617b      	str	r3, [r7, #20]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	695b      	ldr	r3, [r3, #20]
 80056fe:	617b      	str	r3, [r7, #20]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	699b      	ldr	r3, [r3, #24]
 8005706:	617b      	str	r3, [r7, #20]
 8005708:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800570a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800570c:	6a39      	ldr	r1, [r7, #32]
 800570e:	68f8      	ldr	r0, [r7, #12]
 8005710:	f000 fa46 	bl	8005ba0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005714:	4603      	mov	r3, r0
 8005716:	2b00      	cmp	r3, #0
 8005718:	d00d      	beq.n	8005736 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800571e:	2b04      	cmp	r3, #4
 8005720:	d107      	bne.n	8005732 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005730:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	e02b      	b.n	800578e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005736:	88fb      	ldrh	r3, [r7, #6]
 8005738:	2b01      	cmp	r3, #1
 800573a:	d105      	bne.n	8005748 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800573c:	893b      	ldrh	r3, [r7, #8]
 800573e:	b2da      	uxtb	r2, r3
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	611a      	str	r2, [r3, #16]
 8005746:	e021      	b.n	800578c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005748:	893b      	ldrh	r3, [r7, #8]
 800574a:	0a1b      	lsrs	r3, r3, #8
 800574c:	b29b      	uxth	r3, r3
 800574e:	b2da      	uxtb	r2, r3
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005756:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005758:	6a39      	ldr	r1, [r7, #32]
 800575a:	68f8      	ldr	r0, [r7, #12]
 800575c:	f000 fa20 	bl	8005ba0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005760:	4603      	mov	r3, r0
 8005762:	2b00      	cmp	r3, #0
 8005764:	d00d      	beq.n	8005782 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800576a:	2b04      	cmp	r3, #4
 800576c:	d107      	bne.n	800577e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800577c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	e005      	b.n	800578e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005782:	893b      	ldrh	r3, [r7, #8]
 8005784:	b2da      	uxtb	r2, r3
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3718      	adds	r7, #24
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	00010002 	.word	0x00010002

0800579c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b088      	sub	sp, #32
 80057a0:	af02      	add	r7, sp, #8
 80057a2:	60f8      	str	r0, [r7, #12]
 80057a4:	4608      	mov	r0, r1
 80057a6:	4611      	mov	r1, r2
 80057a8:	461a      	mov	r2, r3
 80057aa:	4603      	mov	r3, r0
 80057ac:	817b      	strh	r3, [r7, #10]
 80057ae:	460b      	mov	r3, r1
 80057b0:	813b      	strh	r3, [r7, #8]
 80057b2:	4613      	mov	r3, r2
 80057b4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80057c4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80057d4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80057d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d8:	9300      	str	r3, [sp, #0]
 80057da:	6a3b      	ldr	r3, [r7, #32]
 80057dc:	2200      	movs	r2, #0
 80057de:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80057e2:	68f8      	ldr	r0, [r7, #12]
 80057e4:	f000 f8c2 	bl	800596c <I2C_WaitOnFlagUntilTimeout>
 80057e8:	4603      	mov	r3, r0
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d00d      	beq.n	800580a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057fc:	d103      	bne.n	8005806 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005804:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005806:	2303      	movs	r3, #3
 8005808:	e0aa      	b.n	8005960 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800580a:	897b      	ldrh	r3, [r7, #10]
 800580c:	b2db      	uxtb	r3, r3
 800580e:	461a      	mov	r2, r3
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005818:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800581a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800581c:	6a3a      	ldr	r2, [r7, #32]
 800581e:	4952      	ldr	r1, [pc, #328]	@ (8005968 <I2C_RequestMemoryRead+0x1cc>)
 8005820:	68f8      	ldr	r0, [r7, #12]
 8005822:	f000 f91d 	bl	8005a60 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005826:	4603      	mov	r3, r0
 8005828:	2b00      	cmp	r3, #0
 800582a:	d001      	beq.n	8005830 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e097      	b.n	8005960 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005830:	2300      	movs	r3, #0
 8005832:	617b      	str	r3, [r7, #20]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	695b      	ldr	r3, [r3, #20]
 800583a:	617b      	str	r3, [r7, #20]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	699b      	ldr	r3, [r3, #24]
 8005842:	617b      	str	r3, [r7, #20]
 8005844:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005848:	6a39      	ldr	r1, [r7, #32]
 800584a:	68f8      	ldr	r0, [r7, #12]
 800584c:	f000 f9a8 	bl	8005ba0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00d      	beq.n	8005872 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800585a:	2b04      	cmp	r3, #4
 800585c:	d107      	bne.n	800586e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800586c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	e076      	b.n	8005960 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005872:	88fb      	ldrh	r3, [r7, #6]
 8005874:	2b01      	cmp	r3, #1
 8005876:	d105      	bne.n	8005884 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005878:	893b      	ldrh	r3, [r7, #8]
 800587a:	b2da      	uxtb	r2, r3
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	611a      	str	r2, [r3, #16]
 8005882:	e021      	b.n	80058c8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005884:	893b      	ldrh	r3, [r7, #8]
 8005886:	0a1b      	lsrs	r3, r3, #8
 8005888:	b29b      	uxth	r3, r3
 800588a:	b2da      	uxtb	r2, r3
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005892:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005894:	6a39      	ldr	r1, [r7, #32]
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	f000 f982 	bl	8005ba0 <I2C_WaitOnTXEFlagUntilTimeout>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d00d      	beq.n	80058be <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a6:	2b04      	cmp	r3, #4
 80058a8:	d107      	bne.n	80058ba <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e050      	b.n	8005960 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80058be:	893b      	ldrh	r3, [r7, #8]
 80058c0:	b2da      	uxtb	r2, r3
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058ca:	6a39      	ldr	r1, [r7, #32]
 80058cc:	68f8      	ldr	r0, [r7, #12]
 80058ce:	f000 f967 	bl	8005ba0 <I2C_WaitOnTXEFlagUntilTimeout>
 80058d2:	4603      	mov	r3, r0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d00d      	beq.n	80058f4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058dc:	2b04      	cmp	r3, #4
 80058de:	d107      	bne.n	80058f0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058ee:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	e035      	b.n	8005960 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005902:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005906:	9300      	str	r3, [sp, #0]
 8005908:	6a3b      	ldr	r3, [r7, #32]
 800590a:	2200      	movs	r2, #0
 800590c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005910:	68f8      	ldr	r0, [r7, #12]
 8005912:	f000 f82b 	bl	800596c <I2C_WaitOnFlagUntilTimeout>
 8005916:	4603      	mov	r3, r0
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00d      	beq.n	8005938 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005926:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800592a:	d103      	bne.n	8005934 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005932:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005934:	2303      	movs	r3, #3
 8005936:	e013      	b.n	8005960 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005938:	897b      	ldrh	r3, [r7, #10]
 800593a:	b2db      	uxtb	r3, r3
 800593c:	f043 0301 	orr.w	r3, r3, #1
 8005940:	b2da      	uxtb	r2, r3
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594a:	6a3a      	ldr	r2, [r7, #32]
 800594c:	4906      	ldr	r1, [pc, #24]	@ (8005968 <I2C_RequestMemoryRead+0x1cc>)
 800594e:	68f8      	ldr	r0, [r7, #12]
 8005950:	f000 f886 	bl	8005a60 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005954:	4603      	mov	r3, r0
 8005956:	2b00      	cmp	r3, #0
 8005958:	d001      	beq.n	800595e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e000      	b.n	8005960 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800595e:	2300      	movs	r3, #0
}
 8005960:	4618      	mov	r0, r3
 8005962:	3718      	adds	r7, #24
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}
 8005968:	00010002 	.word	0x00010002

0800596c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	60f8      	str	r0, [r7, #12]
 8005974:	60b9      	str	r1, [r7, #8]
 8005976:	603b      	str	r3, [r7, #0]
 8005978:	4613      	mov	r3, r2
 800597a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800597c:	e048      	b.n	8005a10 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005984:	d044      	beq.n	8005a10 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005986:	f7fe fdc3 	bl	8004510 <HAL_GetTick>
 800598a:	4602      	mov	r2, r0
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	1ad3      	subs	r3, r2, r3
 8005990:	683a      	ldr	r2, [r7, #0]
 8005992:	429a      	cmp	r2, r3
 8005994:	d302      	bcc.n	800599c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d139      	bne.n	8005a10 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	0c1b      	lsrs	r3, r3, #16
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d10d      	bne.n	80059c2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	695b      	ldr	r3, [r3, #20]
 80059ac:	43da      	mvns	r2, r3
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	4013      	ands	r3, r2
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	bf0c      	ite	eq
 80059b8:	2301      	moveq	r3, #1
 80059ba:	2300      	movne	r3, #0
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	461a      	mov	r2, r3
 80059c0:	e00c      	b.n	80059dc <I2C_WaitOnFlagUntilTimeout+0x70>
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	699b      	ldr	r3, [r3, #24]
 80059c8:	43da      	mvns	r2, r3
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	4013      	ands	r3, r2
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	bf0c      	ite	eq
 80059d4:	2301      	moveq	r3, #1
 80059d6:	2300      	movne	r3, #0
 80059d8:	b2db      	uxtb	r3, r3
 80059da:	461a      	mov	r2, r3
 80059dc:	79fb      	ldrb	r3, [r7, #7]
 80059de:	429a      	cmp	r2, r3
 80059e0:	d116      	bne.n	8005a10 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2220      	movs	r2, #32
 80059ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2200      	movs	r2, #0
 80059f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fc:	f043 0220 	orr.w	r2, r3, #32
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2200      	movs	r2, #0
 8005a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e023      	b.n	8005a58 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	0c1b      	lsrs	r3, r3, #16
 8005a14:	b2db      	uxtb	r3, r3
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d10d      	bne.n	8005a36 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	695b      	ldr	r3, [r3, #20]
 8005a20:	43da      	mvns	r2, r3
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	4013      	ands	r3, r2
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	bf0c      	ite	eq
 8005a2c:	2301      	moveq	r3, #1
 8005a2e:	2300      	movne	r3, #0
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	461a      	mov	r2, r3
 8005a34:	e00c      	b.n	8005a50 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	699b      	ldr	r3, [r3, #24]
 8005a3c:	43da      	mvns	r2, r3
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	4013      	ands	r3, r2
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	bf0c      	ite	eq
 8005a48:	2301      	moveq	r3, #1
 8005a4a:	2300      	movne	r3, #0
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	461a      	mov	r2, r3
 8005a50:	79fb      	ldrb	r3, [r7, #7]
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d093      	beq.n	800597e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a56:	2300      	movs	r3, #0
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3710      	adds	r7, #16
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}

08005a60 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b084      	sub	sp, #16
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	60f8      	str	r0, [r7, #12]
 8005a68:	60b9      	str	r1, [r7, #8]
 8005a6a:	607a      	str	r2, [r7, #4]
 8005a6c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a6e:	e071      	b.n	8005b54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a7e:	d123      	bne.n	8005ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a8e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a98:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2220      	movs	r2, #32
 8005aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ab4:	f043 0204 	orr.w	r2, r3, #4
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e067      	b.n	8005b98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ace:	d041      	beq.n	8005b54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ad0:	f7fe fd1e 	bl	8004510 <HAL_GetTick>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	1ad3      	subs	r3, r2, r3
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d302      	bcc.n	8005ae6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d136      	bne.n	8005b54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	0c1b      	lsrs	r3, r3, #16
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d10c      	bne.n	8005b0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	695b      	ldr	r3, [r3, #20]
 8005af6:	43da      	mvns	r2, r3
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	4013      	ands	r3, r2
 8005afc:	b29b      	uxth	r3, r3
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	bf14      	ite	ne
 8005b02:	2301      	movne	r3, #1
 8005b04:	2300      	moveq	r3, #0
 8005b06:	b2db      	uxtb	r3, r3
 8005b08:	e00b      	b.n	8005b22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	699b      	ldr	r3, [r3, #24]
 8005b10:	43da      	mvns	r2, r3
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	4013      	ands	r3, r2
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	bf14      	ite	ne
 8005b1c:	2301      	movne	r3, #1
 8005b1e:	2300      	moveq	r3, #0
 8005b20:	b2db      	uxtb	r3, r3
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d016      	beq.n	8005b54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2220      	movs	r2, #32
 8005b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2200      	movs	r2, #0
 8005b38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b40:	f043 0220 	orr.w	r2, r3, #32
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	e021      	b.n	8005b98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	0c1b      	lsrs	r3, r3, #16
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d10c      	bne.n	8005b78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	695b      	ldr	r3, [r3, #20]
 8005b64:	43da      	mvns	r2, r3
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	4013      	ands	r3, r2
 8005b6a:	b29b      	uxth	r3, r3
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	bf14      	ite	ne
 8005b70:	2301      	movne	r3, #1
 8005b72:	2300      	moveq	r3, #0
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	e00b      	b.n	8005b90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	699b      	ldr	r3, [r3, #24]
 8005b7e:	43da      	mvns	r2, r3
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	4013      	ands	r3, r2
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	bf14      	ite	ne
 8005b8a:	2301      	movne	r3, #1
 8005b8c:	2300      	moveq	r3, #0
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	f47f af6d 	bne.w	8005a70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005b96:	2300      	movs	r3, #0
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	3710      	adds	r7, #16
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}

08005ba0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b084      	sub	sp, #16
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	60b9      	str	r1, [r7, #8]
 8005baa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005bac:	e034      	b.n	8005c18 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f000 f8e3 	bl	8005d7a <I2C_IsAcknowledgeFailed>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d001      	beq.n	8005bbe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e034      	b.n	8005c28 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc4:	d028      	beq.n	8005c18 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bc6:	f7fe fca3 	bl	8004510 <HAL_GetTick>
 8005bca:	4602      	mov	r2, r0
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	1ad3      	subs	r3, r2, r3
 8005bd0:	68ba      	ldr	r2, [r7, #8]
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d302      	bcc.n	8005bdc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d11d      	bne.n	8005c18 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	695b      	ldr	r3, [r3, #20]
 8005be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005be6:	2b80      	cmp	r3, #128	@ 0x80
 8005be8:	d016      	beq.n	8005c18 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2200      	movs	r2, #0
 8005bee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c04:	f043 0220 	orr.w	r2, r3, #32
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	e007      	b.n	8005c28 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	695b      	ldr	r3, [r3, #20]
 8005c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c22:	2b80      	cmp	r3, #128	@ 0x80
 8005c24:	d1c3      	bne.n	8005bae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005c26:	2300      	movs	r3, #0
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3710      	adds	r7, #16
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}

08005c30 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b084      	sub	sp, #16
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	60f8      	str	r0, [r7, #12]
 8005c38:	60b9      	str	r1, [r7, #8]
 8005c3a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005c3c:	e034      	b.n	8005ca8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005c3e:	68f8      	ldr	r0, [r7, #12]
 8005c40:	f000 f89b 	bl	8005d7a <I2C_IsAcknowledgeFailed>
 8005c44:	4603      	mov	r3, r0
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d001      	beq.n	8005c4e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e034      	b.n	8005cb8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c54:	d028      	beq.n	8005ca8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c56:	f7fe fc5b 	bl	8004510 <HAL_GetTick>
 8005c5a:	4602      	mov	r2, r0
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	1ad3      	subs	r3, r2, r3
 8005c60:	68ba      	ldr	r2, [r7, #8]
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d302      	bcc.n	8005c6c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d11d      	bne.n	8005ca8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	695b      	ldr	r3, [r3, #20]
 8005c72:	f003 0304 	and.w	r3, r3, #4
 8005c76:	2b04      	cmp	r3, #4
 8005c78:	d016      	beq.n	8005ca8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2220      	movs	r2, #32
 8005c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c94:	f043 0220 	orr.w	r2, r3, #32
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	e007      	b.n	8005cb8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	695b      	ldr	r3, [r3, #20]
 8005cae:	f003 0304 	and.w	r3, r3, #4
 8005cb2:	2b04      	cmp	r3, #4
 8005cb4:	d1c3      	bne.n	8005c3e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005cb6:	2300      	movs	r3, #0
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3710      	adds	r7, #16
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b084      	sub	sp, #16
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ccc:	e049      	b.n	8005d62 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	695b      	ldr	r3, [r3, #20]
 8005cd4:	f003 0310 	and.w	r3, r3, #16
 8005cd8:	2b10      	cmp	r3, #16
 8005cda:	d119      	bne.n	8005d10 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f06f 0210 	mvn.w	r2, #16
 8005ce4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2220      	movs	r2, #32
 8005cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2200      	movs	r2, #0
 8005d08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e030      	b.n	8005d72 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d10:	f7fe fbfe 	bl	8004510 <HAL_GetTick>
 8005d14:	4602      	mov	r2, r0
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	1ad3      	subs	r3, r2, r3
 8005d1a:	68ba      	ldr	r2, [r7, #8]
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d302      	bcc.n	8005d26 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d11d      	bne.n	8005d62 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	695b      	ldr	r3, [r3, #20]
 8005d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d30:	2b40      	cmp	r3, #64	@ 0x40
 8005d32:	d016      	beq.n	8005d62 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2200      	movs	r2, #0
 8005d38:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2220      	movs	r2, #32
 8005d3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d4e:	f043 0220 	orr.w	r2, r3, #32
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e007      	b.n	8005d72 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	695b      	ldr	r3, [r3, #20]
 8005d68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d6c:	2b40      	cmp	r3, #64	@ 0x40
 8005d6e:	d1ae      	bne.n	8005cce <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3710      	adds	r7, #16
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}

08005d7a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005d7a:	b480      	push	{r7}
 8005d7c:	b083      	sub	sp, #12
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	695b      	ldr	r3, [r3, #20]
 8005d88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d90:	d11b      	bne.n	8005dca <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005d9a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2220      	movs	r2, #32
 8005da6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2200      	movs	r2, #0
 8005dae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db6:	f043 0204 	orr.w	r2, r3, #4
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e000      	b.n	8005dcc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005dca:	2300      	movs	r3, #0
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	370c      	adds	r7, #12
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b086      	sub	sp, #24
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d101      	bne.n	8005dea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e267      	b.n	80062ba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f003 0301 	and.w	r3, r3, #1
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d075      	beq.n	8005ee2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005df6:	4b88      	ldr	r3, [pc, #544]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	f003 030c 	and.w	r3, r3, #12
 8005dfe:	2b04      	cmp	r3, #4
 8005e00:	d00c      	beq.n	8005e1c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e02:	4b85      	ldr	r3, [pc, #532]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005e0a:	2b08      	cmp	r3, #8
 8005e0c:	d112      	bne.n	8005e34 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e0e:	4b82      	ldr	r3, [pc, #520]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e16:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005e1a:	d10b      	bne.n	8005e34 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e1c:	4b7e      	ldr	r3, [pc, #504]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d05b      	beq.n	8005ee0 <HAL_RCC_OscConfig+0x108>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d157      	bne.n	8005ee0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005e30:	2301      	movs	r3, #1
 8005e32:	e242      	b.n	80062ba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e3c:	d106      	bne.n	8005e4c <HAL_RCC_OscConfig+0x74>
 8005e3e:	4b76      	ldr	r3, [pc, #472]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a75      	ldr	r2, [pc, #468]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e48:	6013      	str	r3, [r2, #0]
 8005e4a:	e01d      	b.n	8005e88 <HAL_RCC_OscConfig+0xb0>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e54:	d10c      	bne.n	8005e70 <HAL_RCC_OscConfig+0x98>
 8005e56:	4b70      	ldr	r3, [pc, #448]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a6f      	ldr	r2, [pc, #444]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e60:	6013      	str	r3, [r2, #0]
 8005e62:	4b6d      	ldr	r3, [pc, #436]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a6c      	ldr	r2, [pc, #432]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e6c:	6013      	str	r3, [r2, #0]
 8005e6e:	e00b      	b.n	8005e88 <HAL_RCC_OscConfig+0xb0>
 8005e70:	4b69      	ldr	r3, [pc, #420]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a68      	ldr	r2, [pc, #416]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e7a:	6013      	str	r3, [r2, #0]
 8005e7c:	4b66      	ldr	r3, [pc, #408]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a65      	ldr	r2, [pc, #404]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d013      	beq.n	8005eb8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e90:	f7fe fb3e 	bl	8004510 <HAL_GetTick>
 8005e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e96:	e008      	b.n	8005eaa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e98:	f7fe fb3a 	bl	8004510 <HAL_GetTick>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	1ad3      	subs	r3, r2, r3
 8005ea2:	2b64      	cmp	r3, #100	@ 0x64
 8005ea4:	d901      	bls.n	8005eaa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005ea6:	2303      	movs	r3, #3
 8005ea8:	e207      	b.n	80062ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eaa:	4b5b      	ldr	r3, [pc, #364]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d0f0      	beq.n	8005e98 <HAL_RCC_OscConfig+0xc0>
 8005eb6:	e014      	b.n	8005ee2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005eb8:	f7fe fb2a 	bl	8004510 <HAL_GetTick>
 8005ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ebe:	e008      	b.n	8005ed2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ec0:	f7fe fb26 	bl	8004510 <HAL_GetTick>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	1ad3      	subs	r3, r2, r3
 8005eca:	2b64      	cmp	r3, #100	@ 0x64
 8005ecc:	d901      	bls.n	8005ed2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ece:	2303      	movs	r3, #3
 8005ed0:	e1f3      	b.n	80062ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ed2:	4b51      	ldr	r3, [pc, #324]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d1f0      	bne.n	8005ec0 <HAL_RCC_OscConfig+0xe8>
 8005ede:	e000      	b.n	8005ee2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ee0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f003 0302 	and.w	r3, r3, #2
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d063      	beq.n	8005fb6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005eee:	4b4a      	ldr	r3, [pc, #296]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	f003 030c 	and.w	r3, r3, #12
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d00b      	beq.n	8005f12 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005efa:	4b47      	ldr	r3, [pc, #284]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005f02:	2b08      	cmp	r3, #8
 8005f04:	d11c      	bne.n	8005f40 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f06:	4b44      	ldr	r3, [pc, #272]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d116      	bne.n	8005f40 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f12:	4b41      	ldr	r3, [pc, #260]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f003 0302 	and.w	r3, r3, #2
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d005      	beq.n	8005f2a <HAL_RCC_OscConfig+0x152>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d001      	beq.n	8005f2a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e1c7      	b.n	80062ba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f2a:	4b3b      	ldr	r3, [pc, #236]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	691b      	ldr	r3, [r3, #16]
 8005f36:	00db      	lsls	r3, r3, #3
 8005f38:	4937      	ldr	r1, [pc, #220]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f3e:	e03a      	b.n	8005fb6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	68db      	ldr	r3, [r3, #12]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d020      	beq.n	8005f8a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f48:	4b34      	ldr	r3, [pc, #208]	@ (800601c <HAL_RCC_OscConfig+0x244>)
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f4e:	f7fe fadf 	bl	8004510 <HAL_GetTick>
 8005f52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f54:	e008      	b.n	8005f68 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f56:	f7fe fadb 	bl	8004510 <HAL_GetTick>
 8005f5a:	4602      	mov	r2, r0
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	1ad3      	subs	r3, r2, r3
 8005f60:	2b02      	cmp	r3, #2
 8005f62:	d901      	bls.n	8005f68 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005f64:	2303      	movs	r3, #3
 8005f66:	e1a8      	b.n	80062ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f68:	4b2b      	ldr	r3, [pc, #172]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f003 0302 	and.w	r3, r3, #2
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d0f0      	beq.n	8005f56 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f74:	4b28      	ldr	r3, [pc, #160]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	691b      	ldr	r3, [r3, #16]
 8005f80:	00db      	lsls	r3, r3, #3
 8005f82:	4925      	ldr	r1, [pc, #148]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005f84:	4313      	orrs	r3, r2
 8005f86:	600b      	str	r3, [r1, #0]
 8005f88:	e015      	b.n	8005fb6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f8a:	4b24      	ldr	r3, [pc, #144]	@ (800601c <HAL_RCC_OscConfig+0x244>)
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f90:	f7fe fabe 	bl	8004510 <HAL_GetTick>
 8005f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f96:	e008      	b.n	8005faa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f98:	f7fe faba 	bl	8004510 <HAL_GetTick>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	d901      	bls.n	8005faa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	e187      	b.n	80062ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005faa:	4b1b      	ldr	r3, [pc, #108]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 0302 	and.w	r3, r3, #2
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d1f0      	bne.n	8005f98 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 0308 	and.w	r3, r3, #8
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d036      	beq.n	8006030 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d016      	beq.n	8005ff8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005fca:	4b15      	ldr	r3, [pc, #84]	@ (8006020 <HAL_RCC_OscConfig+0x248>)
 8005fcc:	2201      	movs	r2, #1
 8005fce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fd0:	f7fe fa9e 	bl	8004510 <HAL_GetTick>
 8005fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fd6:	e008      	b.n	8005fea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fd8:	f7fe fa9a 	bl	8004510 <HAL_GetTick>
 8005fdc:	4602      	mov	r2, r0
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	1ad3      	subs	r3, r2, r3
 8005fe2:	2b02      	cmp	r3, #2
 8005fe4:	d901      	bls.n	8005fea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	e167      	b.n	80062ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fea:	4b0b      	ldr	r3, [pc, #44]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005fec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fee:	f003 0302 	and.w	r3, r3, #2
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d0f0      	beq.n	8005fd8 <HAL_RCC_OscConfig+0x200>
 8005ff6:	e01b      	b.n	8006030 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ff8:	4b09      	ldr	r3, [pc, #36]	@ (8006020 <HAL_RCC_OscConfig+0x248>)
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ffe:	f7fe fa87 	bl	8004510 <HAL_GetTick>
 8006002:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006004:	e00e      	b.n	8006024 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006006:	f7fe fa83 	bl	8004510 <HAL_GetTick>
 800600a:	4602      	mov	r2, r0
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	2b02      	cmp	r3, #2
 8006012:	d907      	bls.n	8006024 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006014:	2303      	movs	r3, #3
 8006016:	e150      	b.n	80062ba <HAL_RCC_OscConfig+0x4e2>
 8006018:	40023800 	.word	0x40023800
 800601c:	42470000 	.word	0x42470000
 8006020:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006024:	4b88      	ldr	r3, [pc, #544]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 8006026:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006028:	f003 0302 	and.w	r3, r3, #2
 800602c:	2b00      	cmp	r3, #0
 800602e:	d1ea      	bne.n	8006006 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f003 0304 	and.w	r3, r3, #4
 8006038:	2b00      	cmp	r3, #0
 800603a:	f000 8097 	beq.w	800616c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800603e:	2300      	movs	r3, #0
 8006040:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006042:	4b81      	ldr	r3, [pc, #516]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 8006044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006046:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800604a:	2b00      	cmp	r3, #0
 800604c:	d10f      	bne.n	800606e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800604e:	2300      	movs	r3, #0
 8006050:	60bb      	str	r3, [r7, #8]
 8006052:	4b7d      	ldr	r3, [pc, #500]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 8006054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006056:	4a7c      	ldr	r2, [pc, #496]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 8006058:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800605c:	6413      	str	r3, [r2, #64]	@ 0x40
 800605e:	4b7a      	ldr	r3, [pc, #488]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 8006060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006062:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006066:	60bb      	str	r3, [r7, #8]
 8006068:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800606a:	2301      	movs	r3, #1
 800606c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800606e:	4b77      	ldr	r3, [pc, #476]	@ (800624c <HAL_RCC_OscConfig+0x474>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006076:	2b00      	cmp	r3, #0
 8006078:	d118      	bne.n	80060ac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800607a:	4b74      	ldr	r3, [pc, #464]	@ (800624c <HAL_RCC_OscConfig+0x474>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a73      	ldr	r2, [pc, #460]	@ (800624c <HAL_RCC_OscConfig+0x474>)
 8006080:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006084:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006086:	f7fe fa43 	bl	8004510 <HAL_GetTick>
 800608a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800608c:	e008      	b.n	80060a0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800608e:	f7fe fa3f 	bl	8004510 <HAL_GetTick>
 8006092:	4602      	mov	r2, r0
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	1ad3      	subs	r3, r2, r3
 8006098:	2b02      	cmp	r3, #2
 800609a:	d901      	bls.n	80060a0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800609c:	2303      	movs	r3, #3
 800609e:	e10c      	b.n	80062ba <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060a0:	4b6a      	ldr	r3, [pc, #424]	@ (800624c <HAL_RCC_OscConfig+0x474>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d0f0      	beq.n	800608e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d106      	bne.n	80060c2 <HAL_RCC_OscConfig+0x2ea>
 80060b4:	4b64      	ldr	r3, [pc, #400]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 80060b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060b8:	4a63      	ldr	r2, [pc, #396]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 80060ba:	f043 0301 	orr.w	r3, r3, #1
 80060be:	6713      	str	r3, [r2, #112]	@ 0x70
 80060c0:	e01c      	b.n	80060fc <HAL_RCC_OscConfig+0x324>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	689b      	ldr	r3, [r3, #8]
 80060c6:	2b05      	cmp	r3, #5
 80060c8:	d10c      	bne.n	80060e4 <HAL_RCC_OscConfig+0x30c>
 80060ca:	4b5f      	ldr	r3, [pc, #380]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 80060cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060ce:	4a5e      	ldr	r2, [pc, #376]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 80060d0:	f043 0304 	orr.w	r3, r3, #4
 80060d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80060d6:	4b5c      	ldr	r3, [pc, #368]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 80060d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060da:	4a5b      	ldr	r2, [pc, #364]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 80060dc:	f043 0301 	orr.w	r3, r3, #1
 80060e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80060e2:	e00b      	b.n	80060fc <HAL_RCC_OscConfig+0x324>
 80060e4:	4b58      	ldr	r3, [pc, #352]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 80060e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060e8:	4a57      	ldr	r2, [pc, #348]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 80060ea:	f023 0301 	bic.w	r3, r3, #1
 80060ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80060f0:	4b55      	ldr	r3, [pc, #340]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 80060f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060f4:	4a54      	ldr	r2, [pc, #336]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 80060f6:	f023 0304 	bic.w	r3, r3, #4
 80060fa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d015      	beq.n	8006130 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006104:	f7fe fa04 	bl	8004510 <HAL_GetTick>
 8006108:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800610a:	e00a      	b.n	8006122 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800610c:	f7fe fa00 	bl	8004510 <HAL_GetTick>
 8006110:	4602      	mov	r2, r0
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	f241 3288 	movw	r2, #5000	@ 0x1388
 800611a:	4293      	cmp	r3, r2
 800611c:	d901      	bls.n	8006122 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	e0cb      	b.n	80062ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006122:	4b49      	ldr	r3, [pc, #292]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 8006124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006126:	f003 0302 	and.w	r3, r3, #2
 800612a:	2b00      	cmp	r3, #0
 800612c:	d0ee      	beq.n	800610c <HAL_RCC_OscConfig+0x334>
 800612e:	e014      	b.n	800615a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006130:	f7fe f9ee 	bl	8004510 <HAL_GetTick>
 8006134:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006136:	e00a      	b.n	800614e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006138:	f7fe f9ea 	bl	8004510 <HAL_GetTick>
 800613c:	4602      	mov	r2, r0
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	1ad3      	subs	r3, r2, r3
 8006142:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006146:	4293      	cmp	r3, r2
 8006148:	d901      	bls.n	800614e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800614a:	2303      	movs	r3, #3
 800614c:	e0b5      	b.n	80062ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800614e:	4b3e      	ldr	r3, [pc, #248]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 8006150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006152:	f003 0302 	and.w	r3, r3, #2
 8006156:	2b00      	cmp	r3, #0
 8006158:	d1ee      	bne.n	8006138 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800615a:	7dfb      	ldrb	r3, [r7, #23]
 800615c:	2b01      	cmp	r3, #1
 800615e:	d105      	bne.n	800616c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006160:	4b39      	ldr	r3, [pc, #228]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 8006162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006164:	4a38      	ldr	r2, [pc, #224]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 8006166:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800616a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	699b      	ldr	r3, [r3, #24]
 8006170:	2b00      	cmp	r3, #0
 8006172:	f000 80a1 	beq.w	80062b8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006176:	4b34      	ldr	r3, [pc, #208]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	f003 030c 	and.w	r3, r3, #12
 800617e:	2b08      	cmp	r3, #8
 8006180:	d05c      	beq.n	800623c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	699b      	ldr	r3, [r3, #24]
 8006186:	2b02      	cmp	r3, #2
 8006188:	d141      	bne.n	800620e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800618a:	4b31      	ldr	r3, [pc, #196]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 800618c:	2200      	movs	r2, #0
 800618e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006190:	f7fe f9be 	bl	8004510 <HAL_GetTick>
 8006194:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006196:	e008      	b.n	80061aa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006198:	f7fe f9ba 	bl	8004510 <HAL_GetTick>
 800619c:	4602      	mov	r2, r0
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	1ad3      	subs	r3, r2, r3
 80061a2:	2b02      	cmp	r3, #2
 80061a4:	d901      	bls.n	80061aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80061a6:	2303      	movs	r3, #3
 80061a8:	e087      	b.n	80062ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061aa:	4b27      	ldr	r3, [pc, #156]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d1f0      	bne.n	8006198 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	69da      	ldr	r2, [r3, #28]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a1b      	ldr	r3, [r3, #32]
 80061be:	431a      	orrs	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c4:	019b      	lsls	r3, r3, #6
 80061c6:	431a      	orrs	r2, r3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061cc:	085b      	lsrs	r3, r3, #1
 80061ce:	3b01      	subs	r3, #1
 80061d0:	041b      	lsls	r3, r3, #16
 80061d2:	431a      	orrs	r2, r3
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061d8:	061b      	lsls	r3, r3, #24
 80061da:	491b      	ldr	r1, [pc, #108]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 80061dc:	4313      	orrs	r3, r2
 80061de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061e0:	4b1b      	ldr	r3, [pc, #108]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 80061e2:	2201      	movs	r2, #1
 80061e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061e6:	f7fe f993 	bl	8004510 <HAL_GetTick>
 80061ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061ec:	e008      	b.n	8006200 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061ee:	f7fe f98f 	bl	8004510 <HAL_GetTick>
 80061f2:	4602      	mov	r2, r0
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	1ad3      	subs	r3, r2, r3
 80061f8:	2b02      	cmp	r3, #2
 80061fa:	d901      	bls.n	8006200 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80061fc:	2303      	movs	r3, #3
 80061fe:	e05c      	b.n	80062ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006200:	4b11      	ldr	r3, [pc, #68]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006208:	2b00      	cmp	r3, #0
 800620a:	d0f0      	beq.n	80061ee <HAL_RCC_OscConfig+0x416>
 800620c:	e054      	b.n	80062b8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800620e:	4b10      	ldr	r3, [pc, #64]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 8006210:	2200      	movs	r2, #0
 8006212:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006214:	f7fe f97c 	bl	8004510 <HAL_GetTick>
 8006218:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800621a:	e008      	b.n	800622e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800621c:	f7fe f978 	bl	8004510 <HAL_GetTick>
 8006220:	4602      	mov	r2, r0
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	1ad3      	subs	r3, r2, r3
 8006226:	2b02      	cmp	r3, #2
 8006228:	d901      	bls.n	800622e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	e045      	b.n	80062ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800622e:	4b06      	ldr	r3, [pc, #24]	@ (8006248 <HAL_RCC_OscConfig+0x470>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006236:	2b00      	cmp	r3, #0
 8006238:	d1f0      	bne.n	800621c <HAL_RCC_OscConfig+0x444>
 800623a:	e03d      	b.n	80062b8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	699b      	ldr	r3, [r3, #24]
 8006240:	2b01      	cmp	r3, #1
 8006242:	d107      	bne.n	8006254 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	e038      	b.n	80062ba <HAL_RCC_OscConfig+0x4e2>
 8006248:	40023800 	.word	0x40023800
 800624c:	40007000 	.word	0x40007000
 8006250:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006254:	4b1b      	ldr	r3, [pc, #108]	@ (80062c4 <HAL_RCC_OscConfig+0x4ec>)
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	699b      	ldr	r3, [r3, #24]
 800625e:	2b01      	cmp	r3, #1
 8006260:	d028      	beq.n	80062b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800626c:	429a      	cmp	r2, r3
 800626e:	d121      	bne.n	80062b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800627a:	429a      	cmp	r2, r3
 800627c:	d11a      	bne.n	80062b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800627e:	68fa      	ldr	r2, [r7, #12]
 8006280:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006284:	4013      	ands	r3, r2
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800628a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800628c:	4293      	cmp	r3, r2
 800628e:	d111      	bne.n	80062b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800629a:	085b      	lsrs	r3, r3, #1
 800629c:	3b01      	subs	r3, #1
 800629e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d107      	bne.n	80062b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d001      	beq.n	80062b8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80062b4:	2301      	movs	r3, #1
 80062b6:	e000      	b.n	80062ba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3718      	adds	r7, #24
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	40023800 	.word	0x40023800

080062c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b084      	sub	sp, #16
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
 80062d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d101      	bne.n	80062dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	e0cc      	b.n	8006476 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80062dc:	4b68      	ldr	r3, [pc, #416]	@ (8006480 <HAL_RCC_ClockConfig+0x1b8>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 0307 	and.w	r3, r3, #7
 80062e4:	683a      	ldr	r2, [r7, #0]
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d90c      	bls.n	8006304 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062ea:	4b65      	ldr	r3, [pc, #404]	@ (8006480 <HAL_RCC_ClockConfig+0x1b8>)
 80062ec:	683a      	ldr	r2, [r7, #0]
 80062ee:	b2d2      	uxtb	r2, r2
 80062f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062f2:	4b63      	ldr	r3, [pc, #396]	@ (8006480 <HAL_RCC_ClockConfig+0x1b8>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 0307 	and.w	r3, r3, #7
 80062fa:	683a      	ldr	r2, [r7, #0]
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d001      	beq.n	8006304 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006300:	2301      	movs	r3, #1
 8006302:	e0b8      	b.n	8006476 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 0302 	and.w	r3, r3, #2
 800630c:	2b00      	cmp	r3, #0
 800630e:	d020      	beq.n	8006352 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 0304 	and.w	r3, r3, #4
 8006318:	2b00      	cmp	r3, #0
 800631a:	d005      	beq.n	8006328 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800631c:	4b59      	ldr	r3, [pc, #356]	@ (8006484 <HAL_RCC_ClockConfig+0x1bc>)
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	4a58      	ldr	r2, [pc, #352]	@ (8006484 <HAL_RCC_ClockConfig+0x1bc>)
 8006322:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006326:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f003 0308 	and.w	r3, r3, #8
 8006330:	2b00      	cmp	r3, #0
 8006332:	d005      	beq.n	8006340 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006334:	4b53      	ldr	r3, [pc, #332]	@ (8006484 <HAL_RCC_ClockConfig+0x1bc>)
 8006336:	689b      	ldr	r3, [r3, #8]
 8006338:	4a52      	ldr	r2, [pc, #328]	@ (8006484 <HAL_RCC_ClockConfig+0x1bc>)
 800633a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800633e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006340:	4b50      	ldr	r3, [pc, #320]	@ (8006484 <HAL_RCC_ClockConfig+0x1bc>)
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	494d      	ldr	r1, [pc, #308]	@ (8006484 <HAL_RCC_ClockConfig+0x1bc>)
 800634e:	4313      	orrs	r3, r2
 8006350:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 0301 	and.w	r3, r3, #1
 800635a:	2b00      	cmp	r3, #0
 800635c:	d044      	beq.n	80063e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	2b01      	cmp	r3, #1
 8006364:	d107      	bne.n	8006376 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006366:	4b47      	ldr	r3, [pc, #284]	@ (8006484 <HAL_RCC_ClockConfig+0x1bc>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800636e:	2b00      	cmp	r3, #0
 8006370:	d119      	bne.n	80063a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e07f      	b.n	8006476 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	2b02      	cmp	r3, #2
 800637c:	d003      	beq.n	8006386 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006382:	2b03      	cmp	r3, #3
 8006384:	d107      	bne.n	8006396 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006386:	4b3f      	ldr	r3, [pc, #252]	@ (8006484 <HAL_RCC_ClockConfig+0x1bc>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800638e:	2b00      	cmp	r3, #0
 8006390:	d109      	bne.n	80063a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	e06f      	b.n	8006476 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006396:	4b3b      	ldr	r3, [pc, #236]	@ (8006484 <HAL_RCC_ClockConfig+0x1bc>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f003 0302 	and.w	r3, r3, #2
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d101      	bne.n	80063a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e067      	b.n	8006476 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80063a6:	4b37      	ldr	r3, [pc, #220]	@ (8006484 <HAL_RCC_ClockConfig+0x1bc>)
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	f023 0203 	bic.w	r2, r3, #3
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	4934      	ldr	r1, [pc, #208]	@ (8006484 <HAL_RCC_ClockConfig+0x1bc>)
 80063b4:	4313      	orrs	r3, r2
 80063b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80063b8:	f7fe f8aa 	bl	8004510 <HAL_GetTick>
 80063bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063be:	e00a      	b.n	80063d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063c0:	f7fe f8a6 	bl	8004510 <HAL_GetTick>
 80063c4:	4602      	mov	r2, r0
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	1ad3      	subs	r3, r2, r3
 80063ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d901      	bls.n	80063d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80063d2:	2303      	movs	r3, #3
 80063d4:	e04f      	b.n	8006476 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063d6:	4b2b      	ldr	r3, [pc, #172]	@ (8006484 <HAL_RCC_ClockConfig+0x1bc>)
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	f003 020c 	and.w	r2, r3, #12
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	009b      	lsls	r3, r3, #2
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d1eb      	bne.n	80063c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063e8:	4b25      	ldr	r3, [pc, #148]	@ (8006480 <HAL_RCC_ClockConfig+0x1b8>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f003 0307 	and.w	r3, r3, #7
 80063f0:	683a      	ldr	r2, [r7, #0]
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d20c      	bcs.n	8006410 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063f6:	4b22      	ldr	r3, [pc, #136]	@ (8006480 <HAL_RCC_ClockConfig+0x1b8>)
 80063f8:	683a      	ldr	r2, [r7, #0]
 80063fa:	b2d2      	uxtb	r2, r2
 80063fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063fe:	4b20      	ldr	r3, [pc, #128]	@ (8006480 <HAL_RCC_ClockConfig+0x1b8>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f003 0307 	and.w	r3, r3, #7
 8006406:	683a      	ldr	r2, [r7, #0]
 8006408:	429a      	cmp	r2, r3
 800640a:	d001      	beq.n	8006410 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e032      	b.n	8006476 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f003 0304 	and.w	r3, r3, #4
 8006418:	2b00      	cmp	r3, #0
 800641a:	d008      	beq.n	800642e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800641c:	4b19      	ldr	r3, [pc, #100]	@ (8006484 <HAL_RCC_ClockConfig+0x1bc>)
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	4916      	ldr	r1, [pc, #88]	@ (8006484 <HAL_RCC_ClockConfig+0x1bc>)
 800642a:	4313      	orrs	r3, r2
 800642c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f003 0308 	and.w	r3, r3, #8
 8006436:	2b00      	cmp	r3, #0
 8006438:	d009      	beq.n	800644e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800643a:	4b12      	ldr	r3, [pc, #72]	@ (8006484 <HAL_RCC_ClockConfig+0x1bc>)
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	691b      	ldr	r3, [r3, #16]
 8006446:	00db      	lsls	r3, r3, #3
 8006448:	490e      	ldr	r1, [pc, #56]	@ (8006484 <HAL_RCC_ClockConfig+0x1bc>)
 800644a:	4313      	orrs	r3, r2
 800644c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800644e:	f000 f821 	bl	8006494 <HAL_RCC_GetSysClockFreq>
 8006452:	4602      	mov	r2, r0
 8006454:	4b0b      	ldr	r3, [pc, #44]	@ (8006484 <HAL_RCC_ClockConfig+0x1bc>)
 8006456:	689b      	ldr	r3, [r3, #8]
 8006458:	091b      	lsrs	r3, r3, #4
 800645a:	f003 030f 	and.w	r3, r3, #15
 800645e:	490a      	ldr	r1, [pc, #40]	@ (8006488 <HAL_RCC_ClockConfig+0x1c0>)
 8006460:	5ccb      	ldrb	r3, [r1, r3]
 8006462:	fa22 f303 	lsr.w	r3, r2, r3
 8006466:	4a09      	ldr	r2, [pc, #36]	@ (800648c <HAL_RCC_ClockConfig+0x1c4>)
 8006468:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800646a:	4b09      	ldr	r3, [pc, #36]	@ (8006490 <HAL_RCC_ClockConfig+0x1c8>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4618      	mov	r0, r3
 8006470:	f7fe f80a 	bl	8004488 <HAL_InitTick>

  return HAL_OK;
 8006474:	2300      	movs	r3, #0
}
 8006476:	4618      	mov	r0, r3
 8006478:	3710      	adds	r7, #16
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
 800647e:	bf00      	nop
 8006480:	40023c00 	.word	0x40023c00
 8006484:	40023800 	.word	0x40023800
 8006488:	0800beb8 	.word	0x0800beb8
 800648c:	20000020 	.word	0x20000020
 8006490:	20000024 	.word	0x20000024

08006494 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006494:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006498:	b094      	sub	sp, #80	@ 0x50
 800649a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800649c:	2300      	movs	r3, #0
 800649e:	647b      	str	r3, [r7, #68]	@ 0x44
 80064a0:	2300      	movs	r3, #0
 80064a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80064a4:	2300      	movs	r3, #0
 80064a6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80064a8:	2300      	movs	r3, #0
 80064aa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80064ac:	4b79      	ldr	r3, [pc, #484]	@ (8006694 <HAL_RCC_GetSysClockFreq+0x200>)
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	f003 030c 	and.w	r3, r3, #12
 80064b4:	2b08      	cmp	r3, #8
 80064b6:	d00d      	beq.n	80064d4 <HAL_RCC_GetSysClockFreq+0x40>
 80064b8:	2b08      	cmp	r3, #8
 80064ba:	f200 80e1 	bhi.w	8006680 <HAL_RCC_GetSysClockFreq+0x1ec>
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d002      	beq.n	80064c8 <HAL_RCC_GetSysClockFreq+0x34>
 80064c2:	2b04      	cmp	r3, #4
 80064c4:	d003      	beq.n	80064ce <HAL_RCC_GetSysClockFreq+0x3a>
 80064c6:	e0db      	b.n	8006680 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80064c8:	4b73      	ldr	r3, [pc, #460]	@ (8006698 <HAL_RCC_GetSysClockFreq+0x204>)
 80064ca:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80064cc:	e0db      	b.n	8006686 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80064ce:	4b73      	ldr	r3, [pc, #460]	@ (800669c <HAL_RCC_GetSysClockFreq+0x208>)
 80064d0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064d2:	e0d8      	b.n	8006686 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80064d4:	4b6f      	ldr	r3, [pc, #444]	@ (8006694 <HAL_RCC_GetSysClockFreq+0x200>)
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064dc:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80064de:	4b6d      	ldr	r3, [pc, #436]	@ (8006694 <HAL_RCC_GetSysClockFreq+0x200>)
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d063      	beq.n	80065b2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064ea:	4b6a      	ldr	r3, [pc, #424]	@ (8006694 <HAL_RCC_GetSysClockFreq+0x200>)
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	099b      	lsrs	r3, r3, #6
 80064f0:	2200      	movs	r2, #0
 80064f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80064f4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80064f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80064fe:	2300      	movs	r3, #0
 8006500:	637b      	str	r3, [r7, #52]	@ 0x34
 8006502:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006506:	4622      	mov	r2, r4
 8006508:	462b      	mov	r3, r5
 800650a:	f04f 0000 	mov.w	r0, #0
 800650e:	f04f 0100 	mov.w	r1, #0
 8006512:	0159      	lsls	r1, r3, #5
 8006514:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006518:	0150      	lsls	r0, r2, #5
 800651a:	4602      	mov	r2, r0
 800651c:	460b      	mov	r3, r1
 800651e:	4621      	mov	r1, r4
 8006520:	1a51      	subs	r1, r2, r1
 8006522:	6139      	str	r1, [r7, #16]
 8006524:	4629      	mov	r1, r5
 8006526:	eb63 0301 	sbc.w	r3, r3, r1
 800652a:	617b      	str	r3, [r7, #20]
 800652c:	f04f 0200 	mov.w	r2, #0
 8006530:	f04f 0300 	mov.w	r3, #0
 8006534:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006538:	4659      	mov	r1, fp
 800653a:	018b      	lsls	r3, r1, #6
 800653c:	4651      	mov	r1, sl
 800653e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006542:	4651      	mov	r1, sl
 8006544:	018a      	lsls	r2, r1, #6
 8006546:	4651      	mov	r1, sl
 8006548:	ebb2 0801 	subs.w	r8, r2, r1
 800654c:	4659      	mov	r1, fp
 800654e:	eb63 0901 	sbc.w	r9, r3, r1
 8006552:	f04f 0200 	mov.w	r2, #0
 8006556:	f04f 0300 	mov.w	r3, #0
 800655a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800655e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006562:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006566:	4690      	mov	r8, r2
 8006568:	4699      	mov	r9, r3
 800656a:	4623      	mov	r3, r4
 800656c:	eb18 0303 	adds.w	r3, r8, r3
 8006570:	60bb      	str	r3, [r7, #8]
 8006572:	462b      	mov	r3, r5
 8006574:	eb49 0303 	adc.w	r3, r9, r3
 8006578:	60fb      	str	r3, [r7, #12]
 800657a:	f04f 0200 	mov.w	r2, #0
 800657e:	f04f 0300 	mov.w	r3, #0
 8006582:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006586:	4629      	mov	r1, r5
 8006588:	024b      	lsls	r3, r1, #9
 800658a:	4621      	mov	r1, r4
 800658c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006590:	4621      	mov	r1, r4
 8006592:	024a      	lsls	r2, r1, #9
 8006594:	4610      	mov	r0, r2
 8006596:	4619      	mov	r1, r3
 8006598:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800659a:	2200      	movs	r2, #0
 800659c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800659e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80065a0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80065a4:	f7fa fade 	bl	8000b64 <__aeabi_uldivmod>
 80065a8:	4602      	mov	r2, r0
 80065aa:	460b      	mov	r3, r1
 80065ac:	4613      	mov	r3, r2
 80065ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065b0:	e058      	b.n	8006664 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80065b2:	4b38      	ldr	r3, [pc, #224]	@ (8006694 <HAL_RCC_GetSysClockFreq+0x200>)
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	099b      	lsrs	r3, r3, #6
 80065b8:	2200      	movs	r2, #0
 80065ba:	4618      	mov	r0, r3
 80065bc:	4611      	mov	r1, r2
 80065be:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80065c2:	623b      	str	r3, [r7, #32]
 80065c4:	2300      	movs	r3, #0
 80065c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80065c8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80065cc:	4642      	mov	r2, r8
 80065ce:	464b      	mov	r3, r9
 80065d0:	f04f 0000 	mov.w	r0, #0
 80065d4:	f04f 0100 	mov.w	r1, #0
 80065d8:	0159      	lsls	r1, r3, #5
 80065da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80065de:	0150      	lsls	r0, r2, #5
 80065e0:	4602      	mov	r2, r0
 80065e2:	460b      	mov	r3, r1
 80065e4:	4641      	mov	r1, r8
 80065e6:	ebb2 0a01 	subs.w	sl, r2, r1
 80065ea:	4649      	mov	r1, r9
 80065ec:	eb63 0b01 	sbc.w	fp, r3, r1
 80065f0:	f04f 0200 	mov.w	r2, #0
 80065f4:	f04f 0300 	mov.w	r3, #0
 80065f8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80065fc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006600:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006604:	ebb2 040a 	subs.w	r4, r2, sl
 8006608:	eb63 050b 	sbc.w	r5, r3, fp
 800660c:	f04f 0200 	mov.w	r2, #0
 8006610:	f04f 0300 	mov.w	r3, #0
 8006614:	00eb      	lsls	r3, r5, #3
 8006616:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800661a:	00e2      	lsls	r2, r4, #3
 800661c:	4614      	mov	r4, r2
 800661e:	461d      	mov	r5, r3
 8006620:	4643      	mov	r3, r8
 8006622:	18e3      	adds	r3, r4, r3
 8006624:	603b      	str	r3, [r7, #0]
 8006626:	464b      	mov	r3, r9
 8006628:	eb45 0303 	adc.w	r3, r5, r3
 800662c:	607b      	str	r3, [r7, #4]
 800662e:	f04f 0200 	mov.w	r2, #0
 8006632:	f04f 0300 	mov.w	r3, #0
 8006636:	e9d7 4500 	ldrd	r4, r5, [r7]
 800663a:	4629      	mov	r1, r5
 800663c:	028b      	lsls	r3, r1, #10
 800663e:	4621      	mov	r1, r4
 8006640:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006644:	4621      	mov	r1, r4
 8006646:	028a      	lsls	r2, r1, #10
 8006648:	4610      	mov	r0, r2
 800664a:	4619      	mov	r1, r3
 800664c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800664e:	2200      	movs	r2, #0
 8006650:	61bb      	str	r3, [r7, #24]
 8006652:	61fa      	str	r2, [r7, #28]
 8006654:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006658:	f7fa fa84 	bl	8000b64 <__aeabi_uldivmod>
 800665c:	4602      	mov	r2, r0
 800665e:	460b      	mov	r3, r1
 8006660:	4613      	mov	r3, r2
 8006662:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006664:	4b0b      	ldr	r3, [pc, #44]	@ (8006694 <HAL_RCC_GetSysClockFreq+0x200>)
 8006666:	685b      	ldr	r3, [r3, #4]
 8006668:	0c1b      	lsrs	r3, r3, #16
 800666a:	f003 0303 	and.w	r3, r3, #3
 800666e:	3301      	adds	r3, #1
 8006670:	005b      	lsls	r3, r3, #1
 8006672:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8006674:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006678:	fbb2 f3f3 	udiv	r3, r2, r3
 800667c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800667e:	e002      	b.n	8006686 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006680:	4b05      	ldr	r3, [pc, #20]	@ (8006698 <HAL_RCC_GetSysClockFreq+0x204>)
 8006682:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006684:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006686:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006688:	4618      	mov	r0, r3
 800668a:	3750      	adds	r7, #80	@ 0x50
 800668c:	46bd      	mov	sp, r7
 800668e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006692:	bf00      	nop
 8006694:	40023800 	.word	0x40023800
 8006698:	00f42400 	.word	0x00f42400
 800669c:	007a1200 	.word	0x007a1200

080066a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066a0:	b480      	push	{r7}
 80066a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066a4:	4b03      	ldr	r3, [pc, #12]	@ (80066b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80066a6:	681b      	ldr	r3, [r3, #0]
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr
 80066b2:	bf00      	nop
 80066b4:	20000020 	.word	0x20000020

080066b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80066bc:	f7ff fff0 	bl	80066a0 <HAL_RCC_GetHCLKFreq>
 80066c0:	4602      	mov	r2, r0
 80066c2:	4b05      	ldr	r3, [pc, #20]	@ (80066d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	0a9b      	lsrs	r3, r3, #10
 80066c8:	f003 0307 	and.w	r3, r3, #7
 80066cc:	4903      	ldr	r1, [pc, #12]	@ (80066dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80066ce:	5ccb      	ldrb	r3, [r1, r3]
 80066d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	bd80      	pop	{r7, pc}
 80066d8:	40023800 	.word	0x40023800
 80066dc:	0800bec8 	.word	0x0800bec8

080066e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b082      	sub	sp, #8
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d101      	bne.n	80066f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80066ee:	2301      	movs	r3, #1
 80066f0:	e07b      	b.n	80067ea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d108      	bne.n	800670c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006702:	d009      	beq.n	8006718 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	61da      	str	r2, [r3, #28]
 800670a:	e005      	b.n	8006718 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2200      	movs	r2, #0
 800671c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006724:	b2db      	uxtb	r3, r3
 8006726:	2b00      	cmp	r3, #0
 8006728:	d106      	bne.n	8006738 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2200      	movs	r2, #0
 800672e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f7fd fc7a 	bl	800402c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2202      	movs	r2, #2
 800673c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800674e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006760:	431a      	orrs	r2, r3
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	68db      	ldr	r3, [r3, #12]
 8006766:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800676a:	431a      	orrs	r2, r3
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	691b      	ldr	r3, [r3, #16]
 8006770:	f003 0302 	and.w	r3, r3, #2
 8006774:	431a      	orrs	r2, r3
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	695b      	ldr	r3, [r3, #20]
 800677a:	f003 0301 	and.w	r3, r3, #1
 800677e:	431a      	orrs	r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	699b      	ldr	r3, [r3, #24]
 8006784:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006788:	431a      	orrs	r2, r3
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	69db      	ldr	r3, [r3, #28]
 800678e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006792:	431a      	orrs	r2, r3
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6a1b      	ldr	r3, [r3, #32]
 8006798:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800679c:	ea42 0103 	orr.w	r1, r2, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067a4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	430a      	orrs	r2, r1
 80067ae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	699b      	ldr	r3, [r3, #24]
 80067b4:	0c1b      	lsrs	r3, r3, #16
 80067b6:	f003 0104 	and.w	r1, r3, #4
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067be:	f003 0210 	and.w	r2, r3, #16
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	430a      	orrs	r2, r1
 80067c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	69da      	ldr	r2, [r3, #28]
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80067d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80067e8:	2300      	movs	r3, #0
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3708      	adds	r7, #8
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}

080067f2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067f2:	b580      	push	{r7, lr}
 80067f4:	b088      	sub	sp, #32
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	60f8      	str	r0, [r7, #12]
 80067fa:	60b9      	str	r1, [r7, #8]
 80067fc:	603b      	str	r3, [r7, #0]
 80067fe:	4613      	mov	r3, r2
 8006800:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006802:	2300      	movs	r3, #0
 8006804:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800680c:	2b01      	cmp	r3, #1
 800680e:	d101      	bne.n	8006814 <HAL_SPI_Transmit+0x22>
 8006810:	2302      	movs	r3, #2
 8006812:	e12d      	b.n	8006a70 <HAL_SPI_Transmit+0x27e>
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2201      	movs	r2, #1
 8006818:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800681c:	f7fd fe78 	bl	8004510 <HAL_GetTick>
 8006820:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006822:	88fb      	ldrh	r3, [r7, #6]
 8006824:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800682c:	b2db      	uxtb	r3, r3
 800682e:	2b01      	cmp	r3, #1
 8006830:	d002      	beq.n	8006838 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006832:	2302      	movs	r3, #2
 8006834:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006836:	e116      	b.n	8006a66 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d002      	beq.n	8006844 <HAL_SPI_Transmit+0x52>
 800683e:	88fb      	ldrh	r3, [r7, #6]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d102      	bne.n	800684a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006848:	e10d      	b.n	8006a66 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2203      	movs	r2, #3
 800684e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2200      	movs	r2, #0
 8006856:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	68ba      	ldr	r2, [r7, #8]
 800685c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	88fa      	ldrh	r2, [r7, #6]
 8006862:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	88fa      	ldrh	r2, [r7, #6]
 8006868:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2200      	movs	r2, #0
 800686e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2200      	movs	r2, #0
 8006874:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2200      	movs	r2, #0
 800687a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2200      	movs	r2, #0
 8006886:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006890:	d10f      	bne.n	80068b2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068a0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	681a      	ldr	r2, [r3, #0]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80068b0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068bc:	2b40      	cmp	r3, #64	@ 0x40
 80068be:	d007      	beq.n	80068d0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80068ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	68db      	ldr	r3, [r3, #12]
 80068d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068d8:	d14f      	bne.n	800697a <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d002      	beq.n	80068e8 <HAL_SPI_Transmit+0xf6>
 80068e2:	8afb      	ldrh	r3, [r7, #22]
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d142      	bne.n	800696e <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068ec:	881a      	ldrh	r2, [r3, #0]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068f8:	1c9a      	adds	r2, r3, #2
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006902:	b29b      	uxth	r3, r3
 8006904:	3b01      	subs	r3, #1
 8006906:	b29a      	uxth	r2, r3
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800690c:	e02f      	b.n	800696e <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	f003 0302 	and.w	r3, r3, #2
 8006918:	2b02      	cmp	r3, #2
 800691a:	d112      	bne.n	8006942 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006920:	881a      	ldrh	r2, [r3, #0]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800692c:	1c9a      	adds	r2, r3, #2
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006936:	b29b      	uxth	r3, r3
 8006938:	3b01      	subs	r3, #1
 800693a:	b29a      	uxth	r2, r3
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006940:	e015      	b.n	800696e <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006942:	f7fd fde5 	bl	8004510 <HAL_GetTick>
 8006946:	4602      	mov	r2, r0
 8006948:	69bb      	ldr	r3, [r7, #24]
 800694a:	1ad3      	subs	r3, r2, r3
 800694c:	683a      	ldr	r2, [r7, #0]
 800694e:	429a      	cmp	r2, r3
 8006950:	d803      	bhi.n	800695a <HAL_SPI_Transmit+0x168>
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006958:	d102      	bne.n	8006960 <HAL_SPI_Transmit+0x16e>
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d106      	bne.n	800696e <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8006960:	2303      	movs	r3, #3
 8006962:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2201      	movs	r2, #1
 8006968:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800696c:	e07b      	b.n	8006a66 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006972:	b29b      	uxth	r3, r3
 8006974:	2b00      	cmp	r3, #0
 8006976:	d1ca      	bne.n	800690e <HAL_SPI_Transmit+0x11c>
 8006978:	e050      	b.n	8006a1c <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d002      	beq.n	8006988 <HAL_SPI_Transmit+0x196>
 8006982:	8afb      	ldrh	r3, [r7, #22]
 8006984:	2b01      	cmp	r3, #1
 8006986:	d144      	bne.n	8006a12 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	330c      	adds	r3, #12
 8006992:	7812      	ldrb	r2, [r2, #0]
 8006994:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800699a:	1c5a      	adds	r2, r3, #1
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	3b01      	subs	r3, #1
 80069a8:	b29a      	uxth	r2, r3
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80069ae:	e030      	b.n	8006a12 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	f003 0302 	and.w	r3, r3, #2
 80069ba:	2b02      	cmp	r3, #2
 80069bc:	d113      	bne.n	80069e6 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	330c      	adds	r3, #12
 80069c8:	7812      	ldrb	r2, [r2, #0]
 80069ca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069d0:	1c5a      	adds	r2, r3, #1
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069da:	b29b      	uxth	r3, r3
 80069dc:	3b01      	subs	r3, #1
 80069de:	b29a      	uxth	r2, r3
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80069e4:	e015      	b.n	8006a12 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069e6:	f7fd fd93 	bl	8004510 <HAL_GetTick>
 80069ea:	4602      	mov	r2, r0
 80069ec:	69bb      	ldr	r3, [r7, #24]
 80069ee:	1ad3      	subs	r3, r2, r3
 80069f0:	683a      	ldr	r2, [r7, #0]
 80069f2:	429a      	cmp	r2, r3
 80069f4:	d803      	bhi.n	80069fe <HAL_SPI_Transmit+0x20c>
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069fc:	d102      	bne.n	8006a04 <HAL_SPI_Transmit+0x212>
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d106      	bne.n	8006a12 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8006a04:	2303      	movs	r3, #3
 8006a06:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8006a10:	e029      	b.n	8006a66 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a16:	b29b      	uxth	r3, r3
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d1c9      	bne.n	80069b0 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a1c:	69ba      	ldr	r2, [r7, #24]
 8006a1e:	6839      	ldr	r1, [r7, #0]
 8006a20:	68f8      	ldr	r0, [r7, #12]
 8006a22:	f000 fbdf 	bl	80071e4 <SPI_EndRxTxTransaction>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d002      	beq.n	8006a32 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2220      	movs	r2, #32
 8006a30:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d10a      	bne.n	8006a50 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	613b      	str	r3, [r7, #16]
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	613b      	str	r3, [r7, #16]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	613b      	str	r3, [r7, #16]
 8006a4e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d002      	beq.n	8006a5e <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	77fb      	strb	r3, [r7, #31]
 8006a5c:	e003      	b.n	8006a66 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2201      	movs	r2, #1
 8006a62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006a6e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3720      	adds	r7, #32
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b088      	sub	sp, #32
 8006a7c:	af02      	add	r7, sp, #8
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	603b      	str	r3, [r7, #0]
 8006a84:	4613      	mov	r3, r2
 8006a86:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d002      	beq.n	8006a9e <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8006a98:	2302      	movs	r3, #2
 8006a9a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006a9c:	e0fb      	b.n	8006c96 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006aa6:	d112      	bne.n	8006ace <HAL_SPI_Receive+0x56>
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d10e      	bne.n	8006ace <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2204      	movs	r2, #4
 8006ab4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006ab8:	88fa      	ldrh	r2, [r7, #6]
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	9300      	str	r3, [sp, #0]
 8006abe:	4613      	mov	r3, r2
 8006ac0:	68ba      	ldr	r2, [r7, #8]
 8006ac2:	68b9      	ldr	r1, [r7, #8]
 8006ac4:	68f8      	ldr	r0, [r7, #12]
 8006ac6:	f000 f8ef 	bl	8006ca8 <HAL_SPI_TransmitReceive>
 8006aca:	4603      	mov	r3, r0
 8006acc:	e0e8      	b.n	8006ca0 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d101      	bne.n	8006adc <HAL_SPI_Receive+0x64>
 8006ad8:	2302      	movs	r3, #2
 8006ada:	e0e1      	b.n	8006ca0 <HAL_SPI_Receive+0x228>
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2201      	movs	r2, #1
 8006ae0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ae4:	f7fd fd14 	bl	8004510 <HAL_GetTick>
 8006ae8:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d002      	beq.n	8006af6 <HAL_SPI_Receive+0x7e>
 8006af0:	88fb      	ldrh	r3, [r7, #6]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d102      	bne.n	8006afc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006af6:	2301      	movs	r3, #1
 8006af8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006afa:	e0cc      	b.n	8006c96 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	2204      	movs	r2, #4
 8006b00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2200      	movs	r2, #0
 8006b08:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	68ba      	ldr	r2, [r7, #8]
 8006b0e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	88fa      	ldrh	r2, [r7, #6]
 8006b14:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	88fa      	ldrh	r2, [r7, #6]
 8006b1a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2200      	movs	r2, #0
 8006b32:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2200      	movs	r2, #0
 8006b38:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	689b      	ldr	r3, [r3, #8]
 8006b3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b42:	d10f      	bne.n	8006b64 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b52:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006b62:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b6e:	2b40      	cmp	r3, #64	@ 0x40
 8006b70:	d007      	beq.n	8006b82 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b80:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	68db      	ldr	r3, [r3, #12]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d16a      	bne.n	8006c60 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006b8a:	e032      	b.n	8006bf2 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d115      	bne.n	8006bc6 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f103 020c 	add.w	r2, r3, #12
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ba6:	7812      	ldrb	r2, [r2, #0]
 8006ba8:	b2d2      	uxtb	r2, r2
 8006baa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bb0:	1c5a      	adds	r2, r3, #1
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	3b01      	subs	r3, #1
 8006bbe:	b29a      	uxth	r2, r3
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006bc4:	e015      	b.n	8006bf2 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006bc6:	f7fd fca3 	bl	8004510 <HAL_GetTick>
 8006bca:	4602      	mov	r2, r0
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	1ad3      	subs	r3, r2, r3
 8006bd0:	683a      	ldr	r2, [r7, #0]
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d803      	bhi.n	8006bde <HAL_SPI_Receive+0x166>
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bdc:	d102      	bne.n	8006be4 <HAL_SPI_Receive+0x16c>
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d106      	bne.n	8006bf2 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8006be4:	2303      	movs	r3, #3
 8006be6:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2201      	movs	r2, #1
 8006bec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8006bf0:	e051      	b.n	8006c96 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bf6:	b29b      	uxth	r3, r3
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d1c7      	bne.n	8006b8c <HAL_SPI_Receive+0x114>
 8006bfc:	e035      	b.n	8006c6a <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	f003 0301 	and.w	r3, r3, #1
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	d113      	bne.n	8006c34 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68da      	ldr	r2, [r3, #12]
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c16:	b292      	uxth	r2, r2
 8006c18:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c1e:	1c9a      	adds	r2, r3, #2
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	3b01      	subs	r3, #1
 8006c2c:	b29a      	uxth	r2, r3
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006c32:	e015      	b.n	8006c60 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c34:	f7fd fc6c 	bl	8004510 <HAL_GetTick>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	1ad3      	subs	r3, r2, r3
 8006c3e:	683a      	ldr	r2, [r7, #0]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d803      	bhi.n	8006c4c <HAL_SPI_Receive+0x1d4>
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c4a:	d102      	bne.n	8006c52 <HAL_SPI_Receive+0x1da>
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d106      	bne.n	8006c60 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8006c52:	2303      	movs	r3, #3
 8006c54:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2201      	movs	r2, #1
 8006c5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8006c5e:	e01a      	b.n	8006c96 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c64:	b29b      	uxth	r3, r3
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d1c9      	bne.n	8006bfe <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c6a:	693a      	ldr	r2, [r7, #16]
 8006c6c:	6839      	ldr	r1, [r7, #0]
 8006c6e:	68f8      	ldr	r0, [r7, #12]
 8006c70:	f000 fa52 	bl	8007118 <SPI_EndRxTransaction>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d002      	beq.n	8006c80 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2220      	movs	r2, #32
 8006c7e:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d002      	beq.n	8006c8e <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8006c88:	2301      	movs	r3, #1
 8006c8a:	75fb      	strb	r3, [r7, #23]
 8006c8c:	e003      	b.n	8006c96 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	2201      	movs	r2, #1
 8006c92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006c9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3718      	adds	r7, #24
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}

08006ca8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b08c      	sub	sp, #48	@ 0x30
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	60f8      	str	r0, [r7, #12]
 8006cb0:	60b9      	str	r1, [r7, #8]
 8006cb2:	607a      	str	r2, [r7, #4]
 8006cb4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	d101      	bne.n	8006cce <HAL_SPI_TransmitReceive+0x26>
 8006cca:	2302      	movs	r3, #2
 8006ccc:	e198      	b.n	8007000 <HAL_SPI_TransmitReceive+0x358>
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006cd6:	f7fd fc1b 	bl	8004510 <HAL_GetTick>
 8006cda:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006ce2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006cec:	887b      	ldrh	r3, [r7, #2]
 8006cee:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006cf0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d00f      	beq.n	8006d18 <HAL_SPI_TransmitReceive+0x70>
 8006cf8:	69fb      	ldr	r3, [r7, #28]
 8006cfa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cfe:	d107      	bne.n	8006d10 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d103      	bne.n	8006d10 <HAL_SPI_TransmitReceive+0x68>
 8006d08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006d0c:	2b04      	cmp	r3, #4
 8006d0e:	d003      	beq.n	8006d18 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006d10:	2302      	movs	r3, #2
 8006d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8006d16:	e16d      	b.n	8006ff4 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d005      	beq.n	8006d2a <HAL_SPI_TransmitReceive+0x82>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d002      	beq.n	8006d2a <HAL_SPI_TransmitReceive+0x82>
 8006d24:	887b      	ldrh	r3, [r7, #2]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d103      	bne.n	8006d32 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8006d30:	e160      	b.n	8006ff4 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	2b04      	cmp	r3, #4
 8006d3c:	d003      	beq.n	8006d46 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2205      	movs	r2, #5
 8006d42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	887a      	ldrh	r2, [r7, #2]
 8006d56:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	887a      	ldrh	r2, [r7, #2]
 8006d5c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	68ba      	ldr	r2, [r7, #8]
 8006d62:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	887a      	ldrh	r2, [r7, #2]
 8006d68:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	887a      	ldrh	r2, [r7, #2]
 8006d6e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2200      	movs	r2, #0
 8006d74:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d86:	2b40      	cmp	r3, #64	@ 0x40
 8006d88:	d007      	beq.n	8006d9a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	681a      	ldr	r2, [r3, #0]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d98:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006da2:	d17c      	bne.n	8006e9e <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d002      	beq.n	8006db2 <HAL_SPI_TransmitReceive+0x10a>
 8006dac:	8b7b      	ldrh	r3, [r7, #26]
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	d16a      	bne.n	8006e88 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006db6:	881a      	ldrh	r2, [r3, #0]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dc2:	1c9a      	adds	r2, r3, #2
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006dcc:	b29b      	uxth	r3, r3
 8006dce:	3b01      	subs	r3, #1
 8006dd0:	b29a      	uxth	r2, r3
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006dd6:	e057      	b.n	8006e88 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	689b      	ldr	r3, [r3, #8]
 8006dde:	f003 0302 	and.w	r3, r3, #2
 8006de2:	2b02      	cmp	r3, #2
 8006de4:	d11b      	bne.n	8006e1e <HAL_SPI_TransmitReceive+0x176>
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006dea:	b29b      	uxth	r3, r3
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d016      	beq.n	8006e1e <HAL_SPI_TransmitReceive+0x176>
 8006df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	d113      	bne.n	8006e1e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dfa:	881a      	ldrh	r2, [r3, #0]
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e06:	1c9a      	adds	r2, r3, #2
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	3b01      	subs	r3, #1
 8006e14:	b29a      	uxth	r2, r3
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	f003 0301 	and.w	r3, r3, #1
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d119      	bne.n	8006e60 <HAL_SPI_TransmitReceive+0x1b8>
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d014      	beq.n	8006e60 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	68da      	ldr	r2, [r3, #12]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e40:	b292      	uxth	r2, r2
 8006e42:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e48:	1c9a      	adds	r2, r3, #2
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	3b01      	subs	r3, #1
 8006e56:	b29a      	uxth	r2, r3
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006e60:	f7fd fb56 	bl	8004510 <HAL_GetTick>
 8006e64:	4602      	mov	r2, r0
 8006e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e68:	1ad3      	subs	r3, r2, r3
 8006e6a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006e6c:	429a      	cmp	r2, r3
 8006e6e:	d80b      	bhi.n	8006e88 <HAL_SPI_TransmitReceive+0x1e0>
 8006e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e76:	d007      	beq.n	8006e88 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8006e78:	2303      	movs	r3, #3
 8006e7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2201      	movs	r2, #1
 8006e82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8006e86:	e0b5      	b.n	8006ff4 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e8c:	b29b      	uxth	r3, r3
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d1a2      	bne.n	8006dd8 <HAL_SPI_TransmitReceive+0x130>
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d19d      	bne.n	8006dd8 <HAL_SPI_TransmitReceive+0x130>
 8006e9c:	e080      	b.n	8006fa0 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d002      	beq.n	8006eac <HAL_SPI_TransmitReceive+0x204>
 8006ea6:	8b7b      	ldrh	r3, [r7, #26]
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d16f      	bne.n	8006f8c <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	330c      	adds	r3, #12
 8006eb6:	7812      	ldrb	r2, [r2, #0]
 8006eb8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ebe:	1c5a      	adds	r2, r3, #1
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	3b01      	subs	r3, #1
 8006ecc:	b29a      	uxth	r2, r3
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ed2:	e05b      	b.n	8006f8c <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	f003 0302 	and.w	r3, r3, #2
 8006ede:	2b02      	cmp	r3, #2
 8006ee0:	d11c      	bne.n	8006f1c <HAL_SPI_TransmitReceive+0x274>
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d017      	beq.n	8006f1c <HAL_SPI_TransmitReceive+0x274>
 8006eec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006eee:	2b01      	cmp	r3, #1
 8006ef0:	d114      	bne.n	8006f1c <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	330c      	adds	r3, #12
 8006efc:	7812      	ldrb	r2, [r2, #0]
 8006efe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f04:	1c5a      	adds	r2, r3, #1
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	3b01      	subs	r3, #1
 8006f12:	b29a      	uxth	r2, r3
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f18:	2300      	movs	r3, #0
 8006f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	f003 0301 	and.w	r3, r3, #1
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d119      	bne.n	8006f5e <HAL_SPI_TransmitReceive+0x2b6>
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d014      	beq.n	8006f5e <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	68da      	ldr	r2, [r3, #12]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f3e:	b2d2      	uxtb	r2, r2
 8006f40:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f46:	1c5a      	adds	r2, r3, #1
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	3b01      	subs	r3, #1
 8006f54:	b29a      	uxth	r2, r3
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006f5e:	f7fd fad7 	bl	8004510 <HAL_GetTick>
 8006f62:	4602      	mov	r2, r0
 8006f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f66:	1ad3      	subs	r3, r2, r3
 8006f68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006f6a:	429a      	cmp	r2, r3
 8006f6c:	d803      	bhi.n	8006f76 <HAL_SPI_TransmitReceive+0x2ce>
 8006f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f74:	d102      	bne.n	8006f7c <HAL_SPI_TransmitReceive+0x2d4>
 8006f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d107      	bne.n	8006f8c <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8006f7c:	2303      	movs	r3, #3
 8006f7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2201      	movs	r2, #1
 8006f86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8006f8a:	e033      	b.n	8006ff4 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d19e      	bne.n	8006ed4 <HAL_SPI_TransmitReceive+0x22c>
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d199      	bne.n	8006ed4 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006fa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fa2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006fa4:	68f8      	ldr	r0, [r7, #12]
 8006fa6:	f000 f91d 	bl	80071e4 <SPI_EndRxTxTransaction>
 8006faa:	4603      	mov	r3, r0
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d006      	beq.n	8006fbe <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2220      	movs	r2, #32
 8006fba:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8006fbc:	e01a      	b.n	8006ff4 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d10a      	bne.n	8006fdc <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	617b      	str	r3, [r7, #20]
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	617b      	str	r3, [r7, #20]
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	689b      	ldr	r3, [r3, #8]
 8006fd8:	617b      	str	r3, [r7, #20]
 8006fda:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d003      	beq.n	8006fec <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fea:	e003      	b.n	8006ff4 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2201      	movs	r2, #1
 8006ff0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006ffc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8007000:	4618      	mov	r0, r3
 8007002:	3730      	adds	r7, #48	@ 0x30
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b088      	sub	sp, #32
 800700c:	af00      	add	r7, sp, #0
 800700e:	60f8      	str	r0, [r7, #12]
 8007010:	60b9      	str	r1, [r7, #8]
 8007012:	603b      	str	r3, [r7, #0]
 8007014:	4613      	mov	r3, r2
 8007016:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007018:	f7fd fa7a 	bl	8004510 <HAL_GetTick>
 800701c:	4602      	mov	r2, r0
 800701e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007020:	1a9b      	subs	r3, r3, r2
 8007022:	683a      	ldr	r2, [r7, #0]
 8007024:	4413      	add	r3, r2
 8007026:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007028:	f7fd fa72 	bl	8004510 <HAL_GetTick>
 800702c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800702e:	4b39      	ldr	r3, [pc, #228]	@ (8007114 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	015b      	lsls	r3, r3, #5
 8007034:	0d1b      	lsrs	r3, r3, #20
 8007036:	69fa      	ldr	r2, [r7, #28]
 8007038:	fb02 f303 	mul.w	r3, r2, r3
 800703c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800703e:	e054      	b.n	80070ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007046:	d050      	beq.n	80070ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007048:	f7fd fa62 	bl	8004510 <HAL_GetTick>
 800704c:	4602      	mov	r2, r0
 800704e:	69bb      	ldr	r3, [r7, #24]
 8007050:	1ad3      	subs	r3, r2, r3
 8007052:	69fa      	ldr	r2, [r7, #28]
 8007054:	429a      	cmp	r2, r3
 8007056:	d902      	bls.n	800705e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007058:	69fb      	ldr	r3, [r7, #28]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d13d      	bne.n	80070da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	685a      	ldr	r2, [r3, #4]
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800706c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007076:	d111      	bne.n	800709c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007080:	d004      	beq.n	800708c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800708a:	d107      	bne.n	800709c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800709a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070a4:	d10f      	bne.n	80070c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80070b4:	601a      	str	r2, [r3, #0]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80070c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2201      	movs	r2, #1
 80070ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2200      	movs	r2, #0
 80070d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80070d6:	2303      	movs	r3, #3
 80070d8:	e017      	b.n	800710a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d101      	bne.n	80070e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80070e0:	2300      	movs	r3, #0
 80070e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	3b01      	subs	r3, #1
 80070e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	689a      	ldr	r2, [r3, #8]
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	4013      	ands	r3, r2
 80070f4:	68ba      	ldr	r2, [r7, #8]
 80070f6:	429a      	cmp	r2, r3
 80070f8:	bf0c      	ite	eq
 80070fa:	2301      	moveq	r3, #1
 80070fc:	2300      	movne	r3, #0
 80070fe:	b2db      	uxtb	r3, r3
 8007100:	461a      	mov	r2, r3
 8007102:	79fb      	ldrb	r3, [r7, #7]
 8007104:	429a      	cmp	r2, r3
 8007106:	d19b      	bne.n	8007040 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007108:	2300      	movs	r3, #0
}
 800710a:	4618      	mov	r0, r3
 800710c:	3720      	adds	r7, #32
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
 8007112:	bf00      	nop
 8007114:	20000020 	.word	0x20000020

08007118 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b086      	sub	sp, #24
 800711c:	af02      	add	r7, sp, #8
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	60b9      	str	r1, [r7, #8]
 8007122:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800712c:	d111      	bne.n	8007152 <SPI_EndRxTransaction+0x3a>
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007136:	d004      	beq.n	8007142 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007140:	d107      	bne.n	8007152 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007150:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800715a:	d12a      	bne.n	80071b2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007164:	d012      	beq.n	800718c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	9300      	str	r3, [sp, #0]
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	2200      	movs	r2, #0
 800716e:	2180      	movs	r1, #128	@ 0x80
 8007170:	68f8      	ldr	r0, [r7, #12]
 8007172:	f7ff ff49 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 8007176:	4603      	mov	r3, r0
 8007178:	2b00      	cmp	r3, #0
 800717a:	d02d      	beq.n	80071d8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007180:	f043 0220 	orr.w	r2, r3, #32
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007188:	2303      	movs	r3, #3
 800718a:	e026      	b.n	80071da <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	9300      	str	r3, [sp, #0]
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	2200      	movs	r2, #0
 8007194:	2101      	movs	r1, #1
 8007196:	68f8      	ldr	r0, [r7, #12]
 8007198:	f7ff ff36 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 800719c:	4603      	mov	r3, r0
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d01a      	beq.n	80071d8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071a6:	f043 0220 	orr.w	r2, r3, #32
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80071ae:	2303      	movs	r3, #3
 80071b0:	e013      	b.n	80071da <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	9300      	str	r3, [sp, #0]
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	2200      	movs	r2, #0
 80071ba:	2101      	movs	r1, #1
 80071bc:	68f8      	ldr	r0, [r7, #12]
 80071be:	f7ff ff23 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 80071c2:	4603      	mov	r3, r0
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d007      	beq.n	80071d8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071cc:	f043 0220 	orr.w	r2, r3, #32
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80071d4:	2303      	movs	r3, #3
 80071d6:	e000      	b.n	80071da <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80071d8:	2300      	movs	r3, #0
}
 80071da:	4618      	mov	r0, r3
 80071dc:	3710      	adds	r7, #16
 80071de:	46bd      	mov	sp, r7
 80071e0:	bd80      	pop	{r7, pc}
	...

080071e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b088      	sub	sp, #32
 80071e8:	af02      	add	r7, sp, #8
 80071ea:	60f8      	str	r0, [r7, #12]
 80071ec:	60b9      	str	r1, [r7, #8]
 80071ee:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	9300      	str	r3, [sp, #0]
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	2201      	movs	r2, #1
 80071f8:	2102      	movs	r1, #2
 80071fa:	68f8      	ldr	r0, [r7, #12]
 80071fc:	f7ff ff04 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 8007200:	4603      	mov	r3, r0
 8007202:	2b00      	cmp	r3, #0
 8007204:	d007      	beq.n	8007216 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800720a:	f043 0220 	orr.w	r2, r3, #32
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007212:	2303      	movs	r3, #3
 8007214:	e032      	b.n	800727c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007216:	4b1b      	ldr	r3, [pc, #108]	@ (8007284 <SPI_EndRxTxTransaction+0xa0>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a1b      	ldr	r2, [pc, #108]	@ (8007288 <SPI_EndRxTxTransaction+0xa4>)
 800721c:	fba2 2303 	umull	r2, r3, r2, r3
 8007220:	0d5b      	lsrs	r3, r3, #21
 8007222:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007226:	fb02 f303 	mul.w	r3, r2, r3
 800722a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007234:	d112      	bne.n	800725c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	9300      	str	r3, [sp, #0]
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	2200      	movs	r2, #0
 800723e:	2180      	movs	r1, #128	@ 0x80
 8007240:	68f8      	ldr	r0, [r7, #12]
 8007242:	f7ff fee1 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 8007246:	4603      	mov	r3, r0
 8007248:	2b00      	cmp	r3, #0
 800724a:	d016      	beq.n	800727a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007250:	f043 0220 	orr.w	r2, r3, #32
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007258:	2303      	movs	r3, #3
 800725a:	e00f      	b.n	800727c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d00a      	beq.n	8007278 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007262:	697b      	ldr	r3, [r7, #20]
 8007264:	3b01      	subs	r3, #1
 8007266:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	689b      	ldr	r3, [r3, #8]
 800726e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007272:	2b80      	cmp	r3, #128	@ 0x80
 8007274:	d0f2      	beq.n	800725c <SPI_EndRxTxTransaction+0x78>
 8007276:	e000      	b.n	800727a <SPI_EndRxTxTransaction+0x96>
        break;
 8007278:	bf00      	nop
  }

  return HAL_OK;
 800727a:	2300      	movs	r3, #0
}
 800727c:	4618      	mov	r0, r3
 800727e:	3718      	adds	r7, #24
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}
 8007284:	20000020 	.word	0x20000020
 8007288:	165e9f81 	.word	0x165e9f81

0800728c <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b084      	sub	sp, #16
 8007290:	af00      	add	r7, sp, #0
 8007292:	60f8      	str	r0, [r7, #12]
 8007294:	60b9      	str	r1, [r7, #8]
 8007296:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d101      	bne.n	80072a2 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800729e:	2301      	movs	r3, #1
 80072a0:	e038      	b.n	8007314 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80072a8:	b2db      	uxtb	r3, r3
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d106      	bne.n	80072bc <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2200      	movs	r2, #0
 80072b2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80072b6:	68f8      	ldr	r0, [r7, #12]
 80072b8:	f7fa f9d6 	bl	8001668 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681a      	ldr	r2, [r3, #0]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	3308      	adds	r3, #8
 80072c4:	4619      	mov	r1, r3
 80072c6:	4610      	mov	r0, r2
 80072c8:	f000 fc9e 	bl	8007c08 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	6818      	ldr	r0, [r3, #0]
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	461a      	mov	r2, r3
 80072d6:	68b9      	ldr	r1, [r7, #8]
 80072d8:	f000 fd00 	bl	8007cdc <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	6858      	ldr	r0, [r3, #4]
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	689a      	ldr	r2, [r3, #8]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072e8:	6879      	ldr	r1, [r7, #4]
 80072ea:	f000 fd2d 	bl	8007d48 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	68fa      	ldr	r2, [r7, #12]
 80072f4:	6892      	ldr	r2, [r2, #8]
 80072f6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	68fa      	ldr	r2, [r7, #12]
 8007300:	6892      	ldr	r2, [r2, #8]
 8007302:	f041 0101 	orr.w	r1, r1, #1
 8007306:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	2201      	movs	r2, #1
 800730e:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 8007312:	2300      	movs	r3, #0
}
 8007314:	4618      	mov	r0, r3
 8007316:	3710      	adds	r7, #16
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}

0800731c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b082      	sub	sp, #8
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d101      	bne.n	800732e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	e041      	b.n	80073b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007334:	b2db      	uxtb	r3, r3
 8007336:	2b00      	cmp	r3, #0
 8007338:	d106      	bne.n	8007348 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2200      	movs	r2, #0
 800733e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f7fc ffd2 	bl	80042ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2202      	movs	r2, #2
 800734c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681a      	ldr	r2, [r3, #0]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	3304      	adds	r3, #4
 8007358:	4619      	mov	r1, r3
 800735a:	4610      	mov	r0, r2
 800735c:	f000 fa7e 	bl	800785c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2201      	movs	r2, #1
 8007364:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2201      	movs	r2, #1
 800736c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2201      	movs	r2, #1
 8007374:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2201      	movs	r2, #1
 800737c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2201      	movs	r2, #1
 800738c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2201      	movs	r2, #1
 8007394:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2201      	movs	r2, #1
 800739c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2201      	movs	r2, #1
 80073a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2201      	movs	r2, #1
 80073ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80073b0:	2300      	movs	r3, #0
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	3708      	adds	r7, #8
 80073b6:	46bd      	mov	sp, r7
 80073b8:	bd80      	pop	{r7, pc}
	...

080073bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80073bc:	b480      	push	{r7}
 80073be:	b085      	sub	sp, #20
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073ca:	b2db      	uxtb	r3, r3
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d001      	beq.n	80073d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	e04e      	b.n	8007472 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2202      	movs	r2, #2
 80073d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	68da      	ldr	r2, [r3, #12]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f042 0201 	orr.w	r2, r2, #1
 80073ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a23      	ldr	r2, [pc, #140]	@ (8007480 <HAL_TIM_Base_Start_IT+0xc4>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d022      	beq.n	800743c <HAL_TIM_Base_Start_IT+0x80>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073fe:	d01d      	beq.n	800743c <HAL_TIM_Base_Start_IT+0x80>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a1f      	ldr	r2, [pc, #124]	@ (8007484 <HAL_TIM_Base_Start_IT+0xc8>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d018      	beq.n	800743c <HAL_TIM_Base_Start_IT+0x80>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a1e      	ldr	r2, [pc, #120]	@ (8007488 <HAL_TIM_Base_Start_IT+0xcc>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d013      	beq.n	800743c <HAL_TIM_Base_Start_IT+0x80>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a1c      	ldr	r2, [pc, #112]	@ (800748c <HAL_TIM_Base_Start_IT+0xd0>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d00e      	beq.n	800743c <HAL_TIM_Base_Start_IT+0x80>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a1b      	ldr	r2, [pc, #108]	@ (8007490 <HAL_TIM_Base_Start_IT+0xd4>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d009      	beq.n	800743c <HAL_TIM_Base_Start_IT+0x80>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a19      	ldr	r2, [pc, #100]	@ (8007494 <HAL_TIM_Base_Start_IT+0xd8>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d004      	beq.n	800743c <HAL_TIM_Base_Start_IT+0x80>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a18      	ldr	r2, [pc, #96]	@ (8007498 <HAL_TIM_Base_Start_IT+0xdc>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d111      	bne.n	8007460 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	f003 0307 	and.w	r3, r3, #7
 8007446:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2b06      	cmp	r3, #6
 800744c:	d010      	beq.n	8007470 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f042 0201 	orr.w	r2, r2, #1
 800745c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800745e:	e007      	b.n	8007470 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	681a      	ldr	r2, [r3, #0]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f042 0201 	orr.w	r2, r2, #1
 800746e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007470:	2300      	movs	r3, #0
}
 8007472:	4618      	mov	r0, r3
 8007474:	3714      	adds	r7, #20
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop
 8007480:	40010000 	.word	0x40010000
 8007484:	40000400 	.word	0x40000400
 8007488:	40000800 	.word	0x40000800
 800748c:	40000c00 	.word	0x40000c00
 8007490:	40010400 	.word	0x40010400
 8007494:	40014000 	.word	0x40014000
 8007498:	40001800 	.word	0x40001800

0800749c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b084      	sub	sp, #16
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	68db      	ldr	r3, [r3, #12]
 80074aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	691b      	ldr	r3, [r3, #16]
 80074b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	f003 0302 	and.w	r3, r3, #2
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d020      	beq.n	8007500 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f003 0302 	and.w	r3, r3, #2
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d01b      	beq.n	8007500 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f06f 0202 	mvn.w	r2, #2
 80074d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2201      	movs	r2, #1
 80074d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	699b      	ldr	r3, [r3, #24]
 80074de:	f003 0303 	and.w	r3, r3, #3
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d003      	beq.n	80074ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f000 f999 	bl	800781e <HAL_TIM_IC_CaptureCallback>
 80074ec:	e005      	b.n	80074fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f000 f98b 	bl	800780a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	f000 f99c 	bl	8007832 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	f003 0304 	and.w	r3, r3, #4
 8007506:	2b00      	cmp	r3, #0
 8007508:	d020      	beq.n	800754c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f003 0304 	and.w	r3, r3, #4
 8007510:	2b00      	cmp	r3, #0
 8007512:	d01b      	beq.n	800754c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f06f 0204 	mvn.w	r2, #4
 800751c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2202      	movs	r2, #2
 8007522:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	699b      	ldr	r3, [r3, #24]
 800752a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800752e:	2b00      	cmp	r3, #0
 8007530:	d003      	beq.n	800753a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 f973 	bl	800781e <HAL_TIM_IC_CaptureCallback>
 8007538:	e005      	b.n	8007546 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 f965 	bl	800780a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f000 f976 	bl	8007832 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2200      	movs	r2, #0
 800754a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	f003 0308 	and.w	r3, r3, #8
 8007552:	2b00      	cmp	r3, #0
 8007554:	d020      	beq.n	8007598 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	f003 0308 	and.w	r3, r3, #8
 800755c:	2b00      	cmp	r3, #0
 800755e:	d01b      	beq.n	8007598 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f06f 0208 	mvn.w	r2, #8
 8007568:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2204      	movs	r2, #4
 800756e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	69db      	ldr	r3, [r3, #28]
 8007576:	f003 0303 	and.w	r3, r3, #3
 800757a:	2b00      	cmp	r3, #0
 800757c:	d003      	beq.n	8007586 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f000 f94d 	bl	800781e <HAL_TIM_IC_CaptureCallback>
 8007584:	e005      	b.n	8007592 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f000 f93f 	bl	800780a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f000 f950 	bl	8007832 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2200      	movs	r2, #0
 8007596:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	f003 0310 	and.w	r3, r3, #16
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d020      	beq.n	80075e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f003 0310 	and.w	r3, r3, #16
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d01b      	beq.n	80075e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f06f 0210 	mvn.w	r2, #16
 80075b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2208      	movs	r2, #8
 80075ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	69db      	ldr	r3, [r3, #28]
 80075c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d003      	beq.n	80075d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f000 f927 	bl	800781e <HAL_TIM_IC_CaptureCallback>
 80075d0:	e005      	b.n	80075de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f000 f919 	bl	800780a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f000 f92a 	bl	8007832 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2200      	movs	r2, #0
 80075e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	f003 0301 	and.w	r3, r3, #1
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d00c      	beq.n	8007608 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f003 0301 	and.w	r3, r3, #1
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d007      	beq.n	8007608 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f06f 0201 	mvn.w	r2, #1
 8007600:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f7fc fc9c 	bl	8003f40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800760e:	2b00      	cmp	r3, #0
 8007610:	d00c      	beq.n	800762c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007618:	2b00      	cmp	r3, #0
 800761a:	d007      	beq.n	800762c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007624:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f000 fae4 	bl	8007bf4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007632:	2b00      	cmp	r3, #0
 8007634:	d00c      	beq.n	8007650 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800763c:	2b00      	cmp	r3, #0
 800763e:	d007      	beq.n	8007650 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007648:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f000 f8fb 	bl	8007846 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	f003 0320 	and.w	r3, r3, #32
 8007656:	2b00      	cmp	r3, #0
 8007658:	d00c      	beq.n	8007674 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	f003 0320 	and.w	r3, r3, #32
 8007660:	2b00      	cmp	r3, #0
 8007662:	d007      	beq.n	8007674 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f06f 0220 	mvn.w	r2, #32
 800766c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f000 fab6 	bl	8007be0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007674:	bf00      	nop
 8007676:	3710      	adds	r7, #16
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}

0800767c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b084      	sub	sp, #16
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
 8007684:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007686:	2300      	movs	r3, #0
 8007688:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007690:	2b01      	cmp	r3, #1
 8007692:	d101      	bne.n	8007698 <HAL_TIM_ConfigClockSource+0x1c>
 8007694:	2302      	movs	r3, #2
 8007696:	e0b4      	b.n	8007802 <HAL_TIM_ConfigClockSource+0x186>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2201      	movs	r2, #1
 800769c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2202      	movs	r2, #2
 80076a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	689b      	ldr	r3, [r3, #8]
 80076ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80076b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80076be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	68ba      	ldr	r2, [r7, #8]
 80076c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076d0:	d03e      	beq.n	8007750 <HAL_TIM_ConfigClockSource+0xd4>
 80076d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076d6:	f200 8087 	bhi.w	80077e8 <HAL_TIM_ConfigClockSource+0x16c>
 80076da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076de:	f000 8086 	beq.w	80077ee <HAL_TIM_ConfigClockSource+0x172>
 80076e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076e6:	d87f      	bhi.n	80077e8 <HAL_TIM_ConfigClockSource+0x16c>
 80076e8:	2b70      	cmp	r3, #112	@ 0x70
 80076ea:	d01a      	beq.n	8007722 <HAL_TIM_ConfigClockSource+0xa6>
 80076ec:	2b70      	cmp	r3, #112	@ 0x70
 80076ee:	d87b      	bhi.n	80077e8 <HAL_TIM_ConfigClockSource+0x16c>
 80076f0:	2b60      	cmp	r3, #96	@ 0x60
 80076f2:	d050      	beq.n	8007796 <HAL_TIM_ConfigClockSource+0x11a>
 80076f4:	2b60      	cmp	r3, #96	@ 0x60
 80076f6:	d877      	bhi.n	80077e8 <HAL_TIM_ConfigClockSource+0x16c>
 80076f8:	2b50      	cmp	r3, #80	@ 0x50
 80076fa:	d03c      	beq.n	8007776 <HAL_TIM_ConfigClockSource+0xfa>
 80076fc:	2b50      	cmp	r3, #80	@ 0x50
 80076fe:	d873      	bhi.n	80077e8 <HAL_TIM_ConfigClockSource+0x16c>
 8007700:	2b40      	cmp	r3, #64	@ 0x40
 8007702:	d058      	beq.n	80077b6 <HAL_TIM_ConfigClockSource+0x13a>
 8007704:	2b40      	cmp	r3, #64	@ 0x40
 8007706:	d86f      	bhi.n	80077e8 <HAL_TIM_ConfigClockSource+0x16c>
 8007708:	2b30      	cmp	r3, #48	@ 0x30
 800770a:	d064      	beq.n	80077d6 <HAL_TIM_ConfigClockSource+0x15a>
 800770c:	2b30      	cmp	r3, #48	@ 0x30
 800770e:	d86b      	bhi.n	80077e8 <HAL_TIM_ConfigClockSource+0x16c>
 8007710:	2b20      	cmp	r3, #32
 8007712:	d060      	beq.n	80077d6 <HAL_TIM_ConfigClockSource+0x15a>
 8007714:	2b20      	cmp	r3, #32
 8007716:	d867      	bhi.n	80077e8 <HAL_TIM_ConfigClockSource+0x16c>
 8007718:	2b00      	cmp	r3, #0
 800771a:	d05c      	beq.n	80077d6 <HAL_TIM_ConfigClockSource+0x15a>
 800771c:	2b10      	cmp	r3, #16
 800771e:	d05a      	beq.n	80077d6 <HAL_TIM_ConfigClockSource+0x15a>
 8007720:	e062      	b.n	80077e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007732:	f000 f9b9 	bl	8007aa8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	689b      	ldr	r3, [r3, #8]
 800773c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007744:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	68ba      	ldr	r2, [r7, #8]
 800774c:	609a      	str	r2, [r3, #8]
      break;
 800774e:	e04f      	b.n	80077f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007760:	f000 f9a2 	bl	8007aa8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	689a      	ldr	r2, [r3, #8]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007772:	609a      	str	r2, [r3, #8]
      break;
 8007774:	e03c      	b.n	80077f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007782:	461a      	mov	r2, r3
 8007784:	f000 f916 	bl	80079b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	2150      	movs	r1, #80	@ 0x50
 800778e:	4618      	mov	r0, r3
 8007790:	f000 f96f 	bl	8007a72 <TIM_ITRx_SetConfig>
      break;
 8007794:	e02c      	b.n	80077f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80077a2:	461a      	mov	r2, r3
 80077a4:	f000 f935 	bl	8007a12 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	2160      	movs	r1, #96	@ 0x60
 80077ae:	4618      	mov	r0, r3
 80077b0:	f000 f95f 	bl	8007a72 <TIM_ITRx_SetConfig>
      break;
 80077b4:	e01c      	b.n	80077f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80077c2:	461a      	mov	r2, r3
 80077c4:	f000 f8f6 	bl	80079b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	2140      	movs	r1, #64	@ 0x40
 80077ce:	4618      	mov	r0, r3
 80077d0:	f000 f94f 	bl	8007a72 <TIM_ITRx_SetConfig>
      break;
 80077d4:	e00c      	b.n	80077f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681a      	ldr	r2, [r3, #0]
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4619      	mov	r1, r3
 80077e0:	4610      	mov	r0, r2
 80077e2:	f000 f946 	bl	8007a72 <TIM_ITRx_SetConfig>
      break;
 80077e6:	e003      	b.n	80077f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80077e8:	2301      	movs	r3, #1
 80077ea:	73fb      	strb	r3, [r7, #15]
      break;
 80077ec:	e000      	b.n	80077f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80077ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2201      	movs	r2, #1
 80077f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2200      	movs	r2, #0
 80077fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007800:	7bfb      	ldrb	r3, [r7, #15]
}
 8007802:	4618      	mov	r0, r3
 8007804:	3710      	adds	r7, #16
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}

0800780a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800780a:	b480      	push	{r7}
 800780c:	b083      	sub	sp, #12
 800780e:	af00      	add	r7, sp, #0
 8007810:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007812:	bf00      	nop
 8007814:	370c      	adds	r7, #12
 8007816:	46bd      	mov	sp, r7
 8007818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781c:	4770      	bx	lr

0800781e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800781e:	b480      	push	{r7}
 8007820:	b083      	sub	sp, #12
 8007822:	af00      	add	r7, sp, #0
 8007824:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007826:	bf00      	nop
 8007828:	370c      	adds	r7, #12
 800782a:	46bd      	mov	sp, r7
 800782c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007830:	4770      	bx	lr

08007832 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007832:	b480      	push	{r7}
 8007834:	b083      	sub	sp, #12
 8007836:	af00      	add	r7, sp, #0
 8007838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800783a:	bf00      	nop
 800783c:	370c      	adds	r7, #12
 800783e:	46bd      	mov	sp, r7
 8007840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007844:	4770      	bx	lr

08007846 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007846:	b480      	push	{r7}
 8007848:	b083      	sub	sp, #12
 800784a:	af00      	add	r7, sp, #0
 800784c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800784e:	bf00      	nop
 8007850:	370c      	adds	r7, #12
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr
	...

0800785c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800785c:	b480      	push	{r7}
 800785e:	b085      	sub	sp, #20
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	4a46      	ldr	r2, [pc, #280]	@ (8007988 <TIM_Base_SetConfig+0x12c>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d013      	beq.n	800789c <TIM_Base_SetConfig+0x40>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800787a:	d00f      	beq.n	800789c <TIM_Base_SetConfig+0x40>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	4a43      	ldr	r2, [pc, #268]	@ (800798c <TIM_Base_SetConfig+0x130>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d00b      	beq.n	800789c <TIM_Base_SetConfig+0x40>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	4a42      	ldr	r2, [pc, #264]	@ (8007990 <TIM_Base_SetConfig+0x134>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d007      	beq.n	800789c <TIM_Base_SetConfig+0x40>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	4a41      	ldr	r2, [pc, #260]	@ (8007994 <TIM_Base_SetConfig+0x138>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d003      	beq.n	800789c <TIM_Base_SetConfig+0x40>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	4a40      	ldr	r2, [pc, #256]	@ (8007998 <TIM_Base_SetConfig+0x13c>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d108      	bne.n	80078ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	68fa      	ldr	r2, [r7, #12]
 80078aa:	4313      	orrs	r3, r2
 80078ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	4a35      	ldr	r2, [pc, #212]	@ (8007988 <TIM_Base_SetConfig+0x12c>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d02b      	beq.n	800790e <TIM_Base_SetConfig+0xb2>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078bc:	d027      	beq.n	800790e <TIM_Base_SetConfig+0xb2>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	4a32      	ldr	r2, [pc, #200]	@ (800798c <TIM_Base_SetConfig+0x130>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d023      	beq.n	800790e <TIM_Base_SetConfig+0xb2>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	4a31      	ldr	r2, [pc, #196]	@ (8007990 <TIM_Base_SetConfig+0x134>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d01f      	beq.n	800790e <TIM_Base_SetConfig+0xb2>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	4a30      	ldr	r2, [pc, #192]	@ (8007994 <TIM_Base_SetConfig+0x138>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d01b      	beq.n	800790e <TIM_Base_SetConfig+0xb2>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	4a2f      	ldr	r2, [pc, #188]	@ (8007998 <TIM_Base_SetConfig+0x13c>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d017      	beq.n	800790e <TIM_Base_SetConfig+0xb2>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	4a2e      	ldr	r2, [pc, #184]	@ (800799c <TIM_Base_SetConfig+0x140>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d013      	beq.n	800790e <TIM_Base_SetConfig+0xb2>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	4a2d      	ldr	r2, [pc, #180]	@ (80079a0 <TIM_Base_SetConfig+0x144>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d00f      	beq.n	800790e <TIM_Base_SetConfig+0xb2>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	4a2c      	ldr	r2, [pc, #176]	@ (80079a4 <TIM_Base_SetConfig+0x148>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d00b      	beq.n	800790e <TIM_Base_SetConfig+0xb2>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4a2b      	ldr	r2, [pc, #172]	@ (80079a8 <TIM_Base_SetConfig+0x14c>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d007      	beq.n	800790e <TIM_Base_SetConfig+0xb2>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	4a2a      	ldr	r2, [pc, #168]	@ (80079ac <TIM_Base_SetConfig+0x150>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d003      	beq.n	800790e <TIM_Base_SetConfig+0xb2>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	4a29      	ldr	r2, [pc, #164]	@ (80079b0 <TIM_Base_SetConfig+0x154>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d108      	bne.n	8007920 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007914:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	68db      	ldr	r3, [r3, #12]
 800791a:	68fa      	ldr	r2, [r7, #12]
 800791c:	4313      	orrs	r3, r2
 800791e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	695b      	ldr	r3, [r3, #20]
 800792a:	4313      	orrs	r3, r2
 800792c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	68fa      	ldr	r2, [r7, #12]
 8007932:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	689a      	ldr	r2, [r3, #8]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	4a10      	ldr	r2, [pc, #64]	@ (8007988 <TIM_Base_SetConfig+0x12c>)
 8007948:	4293      	cmp	r3, r2
 800794a:	d003      	beq.n	8007954 <TIM_Base_SetConfig+0xf8>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	4a12      	ldr	r2, [pc, #72]	@ (8007998 <TIM_Base_SetConfig+0x13c>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d103      	bne.n	800795c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	691a      	ldr	r2, [r3, #16]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2201      	movs	r2, #1
 8007960:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	691b      	ldr	r3, [r3, #16]
 8007966:	f003 0301 	and.w	r3, r3, #1
 800796a:	2b01      	cmp	r3, #1
 800796c:	d105      	bne.n	800797a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	691b      	ldr	r3, [r3, #16]
 8007972:	f023 0201 	bic.w	r2, r3, #1
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	611a      	str	r2, [r3, #16]
  }
}
 800797a:	bf00      	nop
 800797c:	3714      	adds	r7, #20
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr
 8007986:	bf00      	nop
 8007988:	40010000 	.word	0x40010000
 800798c:	40000400 	.word	0x40000400
 8007990:	40000800 	.word	0x40000800
 8007994:	40000c00 	.word	0x40000c00
 8007998:	40010400 	.word	0x40010400
 800799c:	40014000 	.word	0x40014000
 80079a0:	40014400 	.word	0x40014400
 80079a4:	40014800 	.word	0x40014800
 80079a8:	40001800 	.word	0x40001800
 80079ac:	40001c00 	.word	0x40001c00
 80079b0:	40002000 	.word	0x40002000

080079b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b087      	sub	sp, #28
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	60f8      	str	r0, [r7, #12]
 80079bc:	60b9      	str	r1, [r7, #8]
 80079be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	6a1b      	ldr	r3, [r3, #32]
 80079c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	6a1b      	ldr	r3, [r3, #32]
 80079ca:	f023 0201 	bic.w	r2, r3, #1
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	699b      	ldr	r3, [r3, #24]
 80079d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80079de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	011b      	lsls	r3, r3, #4
 80079e4:	693a      	ldr	r2, [r7, #16]
 80079e6:	4313      	orrs	r3, r2
 80079e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	f023 030a 	bic.w	r3, r3, #10
 80079f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80079f2:	697a      	ldr	r2, [r7, #20]
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	4313      	orrs	r3, r2
 80079f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	693a      	ldr	r2, [r7, #16]
 80079fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	697a      	ldr	r2, [r7, #20]
 8007a04:	621a      	str	r2, [r3, #32]
}
 8007a06:	bf00      	nop
 8007a08:	371c      	adds	r7, #28
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a10:	4770      	bx	lr

08007a12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a12:	b480      	push	{r7}
 8007a14:	b087      	sub	sp, #28
 8007a16:	af00      	add	r7, sp, #0
 8007a18:	60f8      	str	r0, [r7, #12]
 8007a1a:	60b9      	str	r1, [r7, #8]
 8007a1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	6a1b      	ldr	r3, [r3, #32]
 8007a22:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	6a1b      	ldr	r3, [r3, #32]
 8007a28:	f023 0210 	bic.w	r2, r3, #16
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	699b      	ldr	r3, [r3, #24]
 8007a34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007a3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	031b      	lsls	r3, r3, #12
 8007a42:	693a      	ldr	r2, [r7, #16]
 8007a44:	4313      	orrs	r3, r2
 8007a46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007a4e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	011b      	lsls	r3, r3, #4
 8007a54:	697a      	ldr	r2, [r7, #20]
 8007a56:	4313      	orrs	r3, r2
 8007a58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	693a      	ldr	r2, [r7, #16]
 8007a5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	697a      	ldr	r2, [r7, #20]
 8007a64:	621a      	str	r2, [r3, #32]
}
 8007a66:	bf00      	nop
 8007a68:	371c      	adds	r7, #28
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr

08007a72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a72:	b480      	push	{r7}
 8007a74:	b085      	sub	sp, #20
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	6078      	str	r0, [r7, #4]
 8007a7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a8a:	683a      	ldr	r2, [r7, #0]
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	f043 0307 	orr.w	r3, r3, #7
 8007a94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	68fa      	ldr	r2, [r7, #12]
 8007a9a:	609a      	str	r2, [r3, #8]
}
 8007a9c:	bf00      	nop
 8007a9e:	3714      	adds	r7, #20
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b087      	sub	sp, #28
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	60f8      	str	r0, [r7, #12]
 8007ab0:	60b9      	str	r1, [r7, #8]
 8007ab2:	607a      	str	r2, [r7, #4]
 8007ab4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	689b      	ldr	r3, [r3, #8]
 8007aba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007ac2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	021a      	lsls	r2, r3, #8
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	431a      	orrs	r2, r3
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	697a      	ldr	r2, [r7, #20]
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	697a      	ldr	r2, [r7, #20]
 8007ada:	609a      	str	r2, [r3, #8]
}
 8007adc:	bf00      	nop
 8007ade:	371c      	adds	r7, #28
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae6:	4770      	bx	lr

08007ae8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b085      	sub	sp, #20
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007af8:	2b01      	cmp	r3, #1
 8007afa:	d101      	bne.n	8007b00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007afc:	2302      	movs	r3, #2
 8007afe:	e05a      	b.n	8007bb6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2201      	movs	r2, #1
 8007b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2202      	movs	r2, #2
 8007b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	68fa      	ldr	r2, [r7, #12]
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	68fa      	ldr	r2, [r7, #12]
 8007b38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	4a21      	ldr	r2, [pc, #132]	@ (8007bc4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d022      	beq.n	8007b8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b4c:	d01d      	beq.n	8007b8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a1d      	ldr	r2, [pc, #116]	@ (8007bc8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d018      	beq.n	8007b8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4a1b      	ldr	r2, [pc, #108]	@ (8007bcc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d013      	beq.n	8007b8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a1a      	ldr	r2, [pc, #104]	@ (8007bd0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d00e      	beq.n	8007b8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a18      	ldr	r2, [pc, #96]	@ (8007bd4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d009      	beq.n	8007b8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a17      	ldr	r2, [pc, #92]	@ (8007bd8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d004      	beq.n	8007b8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a15      	ldr	r2, [pc, #84]	@ (8007bdc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d10c      	bne.n	8007ba4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	685b      	ldr	r3, [r3, #4]
 8007b96:	68ba      	ldr	r2, [r7, #8]
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	68ba      	ldr	r2, [r7, #8]
 8007ba2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007bb4:	2300      	movs	r3, #0
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	3714      	adds	r7, #20
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc0:	4770      	bx	lr
 8007bc2:	bf00      	nop
 8007bc4:	40010000 	.word	0x40010000
 8007bc8:	40000400 	.word	0x40000400
 8007bcc:	40000800 	.word	0x40000800
 8007bd0:	40000c00 	.word	0x40000c00
 8007bd4:	40010400 	.word	0x40010400
 8007bd8:	40014000 	.word	0x40014000
 8007bdc:	40001800 	.word	0x40001800

08007be0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007be0:	b480      	push	{r7}
 8007be2:	b083      	sub	sp, #12
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007be8:	bf00      	nop
 8007bea:	370c      	adds	r7, #12
 8007bec:	46bd      	mov	sp, r7
 8007bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf2:	4770      	bx	lr

08007bf4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b083      	sub	sp, #12
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007bfc:	bf00      	nop
 8007bfe:	370c      	adds	r7, #12
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr

08007c08 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b087      	sub	sp, #28
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	681a      	ldr	r2, [r3, #0]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c1c:	683a      	ldr	r2, [r7, #0]
 8007c1e:	6812      	ldr	r2, [r2, #0]
 8007c20:	f023 0101 	bic.w	r1, r3, #1
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	689b      	ldr	r3, [r3, #8]
 8007c2e:	2b08      	cmp	r3, #8
 8007c30:	d102      	bne.n	8007c38 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8007c32:	2340      	movs	r3, #64	@ 0x40
 8007c34:	617b      	str	r3, [r7, #20]
 8007c36:	e001      	b.n	8007c3c <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8007c48:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8007c4e:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8007c54:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8007c5a:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8007c60:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8007c66:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8007c6c:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 8007c72:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8007c78:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	699b      	ldr	r3, [r3, #24]
 8007c86:	693a      	ldr	r2, [r7, #16]
 8007c88:	4313      	orrs	r3, r2
 8007c8a:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c90:	693a      	ldr	r2, [r7, #16]
 8007c92:	4313      	orrs	r3, r2
 8007c94:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8007c96:	4b10      	ldr	r3, [pc, #64]	@ (8007cd8 <FSMC_NORSRAM_Init+0xd0>)
 8007c98:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007ca0:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8007ca8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	681a      	ldr	r2, [r3, #0]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	43db      	mvns	r3, r3
 8007cb8:	ea02 0103 	and.w	r1, r2, r3
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	681a      	ldr	r2, [r3, #0]
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	4319      	orrs	r1, r3
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8007cca:	2300      	movs	r3, #0
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	371c      	adds	r7, #28
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd6:	4770      	bx	lr
 8007cd8:	0008fb7f 	.word	0x0008fb7f

08007cdc <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b085      	sub	sp, #20
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	60f8      	str	r0, [r7, #12]
 8007ce4:	60b9      	str	r1, [r7, #8]
 8007ce6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	1c5a      	adds	r2, r3, #1
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cf2:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	681a      	ldr	r2, [r3, #0]
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	011b      	lsls	r3, r3, #4
 8007d00:	431a      	orrs	r2, r3
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	021b      	lsls	r3, r3, #8
 8007d08:	431a      	orrs	r2, r3
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	68db      	ldr	r3, [r3, #12]
 8007d0e:	041b      	lsls	r3, r3, #16
 8007d10:	431a      	orrs	r2, r3
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	691b      	ldr	r3, [r3, #16]
 8007d16:	3b01      	subs	r3, #1
 8007d18:	051b      	lsls	r3, r3, #20
 8007d1a:	431a      	orrs	r2, r3
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	695b      	ldr	r3, [r3, #20]
 8007d20:	3b02      	subs	r3, #2
 8007d22:	061b      	lsls	r3, r3, #24
 8007d24:	431a      	orrs	r2, r3
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	699b      	ldr	r3, [r3, #24]
 8007d2a:	4313      	orrs	r3, r2
 8007d2c:	687a      	ldr	r2, [r7, #4]
 8007d2e:	3201      	adds	r2, #1
 8007d30:	4319      	orrs	r1, r3
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif
  return HAL_OK;
 8007d38:	2300      	movs	r3, #0
}
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	3714      	adds	r7, #20
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d44:	4770      	bx	lr
	...

08007d48 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b085      	sub	sp, #20
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	60f8      	str	r0, [r7, #12]
 8007d50:	60b9      	str	r1, [r7, #8]
 8007d52:	607a      	str	r2, [r7, #4]
 8007d54:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d5c:	d11d      	bne.n	8007d9a <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	687a      	ldr	r2, [r7, #4]
 8007d62:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007d66:	4b13      	ldr	r3, [pc, #76]	@ (8007db4 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8007d68:	4013      	ands	r3, r2
 8007d6a:	68ba      	ldr	r2, [r7, #8]
 8007d6c:	6811      	ldr	r1, [r2, #0]
 8007d6e:	68ba      	ldr	r2, [r7, #8]
 8007d70:	6852      	ldr	r2, [r2, #4]
 8007d72:	0112      	lsls	r2, r2, #4
 8007d74:	4311      	orrs	r1, r2
 8007d76:	68ba      	ldr	r2, [r7, #8]
 8007d78:	6892      	ldr	r2, [r2, #8]
 8007d7a:	0212      	lsls	r2, r2, #8
 8007d7c:	4311      	orrs	r1, r2
 8007d7e:	68ba      	ldr	r2, [r7, #8]
 8007d80:	6992      	ldr	r2, [r2, #24]
 8007d82:	4311      	orrs	r1, r2
 8007d84:	68ba      	ldr	r2, [r7, #8]
 8007d86:	68d2      	ldr	r2, [r2, #12]
 8007d88:	0412      	lsls	r2, r2, #16
 8007d8a:	430a      	orrs	r2, r1
 8007d8c:	ea43 0102 	orr.w	r1, r3, r2
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	687a      	ldr	r2, [r7, #4]
 8007d94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007d98:	e005      	b.n	8007da6 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	687a      	ldr	r2, [r7, #4]
 8007d9e:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8007da2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8007da6:	2300      	movs	r3, #0
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3714      	adds	r7, #20
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr
 8007db4:	cff00000 	.word	0xcff00000

08007db8 <memset>:
 8007db8:	4402      	add	r2, r0
 8007dba:	4603      	mov	r3, r0
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d100      	bne.n	8007dc2 <memset+0xa>
 8007dc0:	4770      	bx	lr
 8007dc2:	f803 1b01 	strb.w	r1, [r3], #1
 8007dc6:	e7f9      	b.n	8007dbc <memset+0x4>

08007dc8 <__libc_init_array>:
 8007dc8:	b570      	push	{r4, r5, r6, lr}
 8007dca:	4d0d      	ldr	r5, [pc, #52]	@ (8007e00 <__libc_init_array+0x38>)
 8007dcc:	4c0d      	ldr	r4, [pc, #52]	@ (8007e04 <__libc_init_array+0x3c>)
 8007dce:	1b64      	subs	r4, r4, r5
 8007dd0:	10a4      	asrs	r4, r4, #2
 8007dd2:	2600      	movs	r6, #0
 8007dd4:	42a6      	cmp	r6, r4
 8007dd6:	d109      	bne.n	8007dec <__libc_init_array+0x24>
 8007dd8:	4d0b      	ldr	r5, [pc, #44]	@ (8007e08 <__libc_init_array+0x40>)
 8007dda:	4c0c      	ldr	r4, [pc, #48]	@ (8007e0c <__libc_init_array+0x44>)
 8007ddc:	f001 f89c 	bl	8008f18 <_init>
 8007de0:	1b64      	subs	r4, r4, r5
 8007de2:	10a4      	asrs	r4, r4, #2
 8007de4:	2600      	movs	r6, #0
 8007de6:	42a6      	cmp	r6, r4
 8007de8:	d105      	bne.n	8007df6 <__libc_init_array+0x2e>
 8007dea:	bd70      	pop	{r4, r5, r6, pc}
 8007dec:	f855 3b04 	ldr.w	r3, [r5], #4
 8007df0:	4798      	blx	r3
 8007df2:	3601      	adds	r6, #1
 8007df4:	e7ee      	b.n	8007dd4 <__libc_init_array+0xc>
 8007df6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007dfa:	4798      	blx	r3
 8007dfc:	3601      	adds	r6, #1
 8007dfe:	e7f2      	b.n	8007de6 <__libc_init_array+0x1e>
 8007e00:	0800c0b0 	.word	0x0800c0b0
 8007e04:	0800c0b0 	.word	0x0800c0b0
 8007e08:	0800c0b0 	.word	0x0800c0b0
 8007e0c:	0800c0b4 	.word	0x0800c0b4

08007e10 <cos>:
 8007e10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e12:	ec53 2b10 	vmov	r2, r3, d0
 8007e16:	4826      	ldr	r0, [pc, #152]	@ (8007eb0 <cos+0xa0>)
 8007e18:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007e1c:	4281      	cmp	r1, r0
 8007e1e:	d806      	bhi.n	8007e2e <cos+0x1e>
 8007e20:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8007ea8 <cos+0x98>
 8007e24:	b005      	add	sp, #20
 8007e26:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e2a:	f000 b899 	b.w	8007f60 <__kernel_cos>
 8007e2e:	4821      	ldr	r0, [pc, #132]	@ (8007eb4 <cos+0xa4>)
 8007e30:	4281      	cmp	r1, r0
 8007e32:	d908      	bls.n	8007e46 <cos+0x36>
 8007e34:	4610      	mov	r0, r2
 8007e36:	4619      	mov	r1, r3
 8007e38:	f7f8 f9ca 	bl	80001d0 <__aeabi_dsub>
 8007e3c:	ec41 0b10 	vmov	d0, r0, r1
 8007e40:	b005      	add	sp, #20
 8007e42:	f85d fb04 	ldr.w	pc, [sp], #4
 8007e46:	4668      	mov	r0, sp
 8007e48:	f000 fa0e 	bl	8008268 <__ieee754_rem_pio2>
 8007e4c:	f000 0003 	and.w	r0, r0, #3
 8007e50:	2801      	cmp	r0, #1
 8007e52:	d00b      	beq.n	8007e6c <cos+0x5c>
 8007e54:	2802      	cmp	r0, #2
 8007e56:	d015      	beq.n	8007e84 <cos+0x74>
 8007e58:	b9d8      	cbnz	r0, 8007e92 <cos+0x82>
 8007e5a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007e5e:	ed9d 0b00 	vldr	d0, [sp]
 8007e62:	f000 f87d 	bl	8007f60 <__kernel_cos>
 8007e66:	ec51 0b10 	vmov	r0, r1, d0
 8007e6a:	e7e7      	b.n	8007e3c <cos+0x2c>
 8007e6c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007e70:	ed9d 0b00 	vldr	d0, [sp]
 8007e74:	f000 f93c 	bl	80080f0 <__kernel_sin>
 8007e78:	ec53 2b10 	vmov	r2, r3, d0
 8007e7c:	4610      	mov	r0, r2
 8007e7e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8007e82:	e7db      	b.n	8007e3c <cos+0x2c>
 8007e84:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007e88:	ed9d 0b00 	vldr	d0, [sp]
 8007e8c:	f000 f868 	bl	8007f60 <__kernel_cos>
 8007e90:	e7f2      	b.n	8007e78 <cos+0x68>
 8007e92:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007e96:	ed9d 0b00 	vldr	d0, [sp]
 8007e9a:	2001      	movs	r0, #1
 8007e9c:	f000 f928 	bl	80080f0 <__kernel_sin>
 8007ea0:	e7e1      	b.n	8007e66 <cos+0x56>
 8007ea2:	bf00      	nop
 8007ea4:	f3af 8000 	nop.w
	...
 8007eb0:	3fe921fb 	.word	0x3fe921fb
 8007eb4:	7fefffff 	.word	0x7fefffff

08007eb8 <sin>:
 8007eb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007eba:	ec53 2b10 	vmov	r2, r3, d0
 8007ebe:	4826      	ldr	r0, [pc, #152]	@ (8007f58 <sin+0xa0>)
 8007ec0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007ec4:	4281      	cmp	r1, r0
 8007ec6:	d807      	bhi.n	8007ed8 <sin+0x20>
 8007ec8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8007f50 <sin+0x98>
 8007ecc:	2000      	movs	r0, #0
 8007ece:	b005      	add	sp, #20
 8007ed0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ed4:	f000 b90c 	b.w	80080f0 <__kernel_sin>
 8007ed8:	4820      	ldr	r0, [pc, #128]	@ (8007f5c <sin+0xa4>)
 8007eda:	4281      	cmp	r1, r0
 8007edc:	d908      	bls.n	8007ef0 <sin+0x38>
 8007ede:	4610      	mov	r0, r2
 8007ee0:	4619      	mov	r1, r3
 8007ee2:	f7f8 f975 	bl	80001d0 <__aeabi_dsub>
 8007ee6:	ec41 0b10 	vmov	d0, r0, r1
 8007eea:	b005      	add	sp, #20
 8007eec:	f85d fb04 	ldr.w	pc, [sp], #4
 8007ef0:	4668      	mov	r0, sp
 8007ef2:	f000 f9b9 	bl	8008268 <__ieee754_rem_pio2>
 8007ef6:	f000 0003 	and.w	r0, r0, #3
 8007efa:	2801      	cmp	r0, #1
 8007efc:	d00c      	beq.n	8007f18 <sin+0x60>
 8007efe:	2802      	cmp	r0, #2
 8007f00:	d011      	beq.n	8007f26 <sin+0x6e>
 8007f02:	b9e8      	cbnz	r0, 8007f40 <sin+0x88>
 8007f04:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007f08:	ed9d 0b00 	vldr	d0, [sp]
 8007f0c:	2001      	movs	r0, #1
 8007f0e:	f000 f8ef 	bl	80080f0 <__kernel_sin>
 8007f12:	ec51 0b10 	vmov	r0, r1, d0
 8007f16:	e7e6      	b.n	8007ee6 <sin+0x2e>
 8007f18:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007f1c:	ed9d 0b00 	vldr	d0, [sp]
 8007f20:	f000 f81e 	bl	8007f60 <__kernel_cos>
 8007f24:	e7f5      	b.n	8007f12 <sin+0x5a>
 8007f26:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007f2a:	ed9d 0b00 	vldr	d0, [sp]
 8007f2e:	2001      	movs	r0, #1
 8007f30:	f000 f8de 	bl	80080f0 <__kernel_sin>
 8007f34:	ec53 2b10 	vmov	r2, r3, d0
 8007f38:	4610      	mov	r0, r2
 8007f3a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8007f3e:	e7d2      	b.n	8007ee6 <sin+0x2e>
 8007f40:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007f44:	ed9d 0b00 	vldr	d0, [sp]
 8007f48:	f000 f80a 	bl	8007f60 <__kernel_cos>
 8007f4c:	e7f2      	b.n	8007f34 <sin+0x7c>
 8007f4e:	bf00      	nop
	...
 8007f58:	3fe921fb 	.word	0x3fe921fb
 8007f5c:	7fefffff 	.word	0x7fefffff

08007f60 <__kernel_cos>:
 8007f60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f64:	ec57 6b10 	vmov	r6, r7, d0
 8007f68:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8007f6c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8007f70:	ed8d 1b00 	vstr	d1, [sp]
 8007f74:	d206      	bcs.n	8007f84 <__kernel_cos+0x24>
 8007f76:	4630      	mov	r0, r6
 8007f78:	4639      	mov	r1, r7
 8007f7a:	f7f8 fd7b 	bl	8000a74 <__aeabi_d2iz>
 8007f7e:	2800      	cmp	r0, #0
 8007f80:	f000 8088 	beq.w	8008094 <__kernel_cos+0x134>
 8007f84:	4632      	mov	r2, r6
 8007f86:	463b      	mov	r3, r7
 8007f88:	4630      	mov	r0, r6
 8007f8a:	4639      	mov	r1, r7
 8007f8c:	f7f8 fad8 	bl	8000540 <__aeabi_dmul>
 8007f90:	4b51      	ldr	r3, [pc, #324]	@ (80080d8 <__kernel_cos+0x178>)
 8007f92:	2200      	movs	r2, #0
 8007f94:	4604      	mov	r4, r0
 8007f96:	460d      	mov	r5, r1
 8007f98:	f7f8 fad2 	bl	8000540 <__aeabi_dmul>
 8007f9c:	a340      	add	r3, pc, #256	@ (adr r3, 80080a0 <__kernel_cos+0x140>)
 8007f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa2:	4682      	mov	sl, r0
 8007fa4:	468b      	mov	fp, r1
 8007fa6:	4620      	mov	r0, r4
 8007fa8:	4629      	mov	r1, r5
 8007faa:	f7f8 fac9 	bl	8000540 <__aeabi_dmul>
 8007fae:	a33e      	add	r3, pc, #248	@ (adr r3, 80080a8 <__kernel_cos+0x148>)
 8007fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb4:	f7f8 f90e 	bl	80001d4 <__adddf3>
 8007fb8:	4622      	mov	r2, r4
 8007fba:	462b      	mov	r3, r5
 8007fbc:	f7f8 fac0 	bl	8000540 <__aeabi_dmul>
 8007fc0:	a33b      	add	r3, pc, #236	@ (adr r3, 80080b0 <__kernel_cos+0x150>)
 8007fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc6:	f7f8 f903 	bl	80001d0 <__aeabi_dsub>
 8007fca:	4622      	mov	r2, r4
 8007fcc:	462b      	mov	r3, r5
 8007fce:	f7f8 fab7 	bl	8000540 <__aeabi_dmul>
 8007fd2:	a339      	add	r3, pc, #228	@ (adr r3, 80080b8 <__kernel_cos+0x158>)
 8007fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd8:	f7f8 f8fc 	bl	80001d4 <__adddf3>
 8007fdc:	4622      	mov	r2, r4
 8007fde:	462b      	mov	r3, r5
 8007fe0:	f7f8 faae 	bl	8000540 <__aeabi_dmul>
 8007fe4:	a336      	add	r3, pc, #216	@ (adr r3, 80080c0 <__kernel_cos+0x160>)
 8007fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fea:	f7f8 f8f1 	bl	80001d0 <__aeabi_dsub>
 8007fee:	4622      	mov	r2, r4
 8007ff0:	462b      	mov	r3, r5
 8007ff2:	f7f8 faa5 	bl	8000540 <__aeabi_dmul>
 8007ff6:	a334      	add	r3, pc, #208	@ (adr r3, 80080c8 <__kernel_cos+0x168>)
 8007ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ffc:	f7f8 f8ea 	bl	80001d4 <__adddf3>
 8008000:	4622      	mov	r2, r4
 8008002:	462b      	mov	r3, r5
 8008004:	f7f8 fa9c 	bl	8000540 <__aeabi_dmul>
 8008008:	4622      	mov	r2, r4
 800800a:	462b      	mov	r3, r5
 800800c:	f7f8 fa98 	bl	8000540 <__aeabi_dmul>
 8008010:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008014:	4604      	mov	r4, r0
 8008016:	460d      	mov	r5, r1
 8008018:	4630      	mov	r0, r6
 800801a:	4639      	mov	r1, r7
 800801c:	f7f8 fa90 	bl	8000540 <__aeabi_dmul>
 8008020:	460b      	mov	r3, r1
 8008022:	4602      	mov	r2, r0
 8008024:	4629      	mov	r1, r5
 8008026:	4620      	mov	r0, r4
 8008028:	f7f8 f8d2 	bl	80001d0 <__aeabi_dsub>
 800802c:	4b2b      	ldr	r3, [pc, #172]	@ (80080dc <__kernel_cos+0x17c>)
 800802e:	4598      	cmp	r8, r3
 8008030:	4606      	mov	r6, r0
 8008032:	460f      	mov	r7, r1
 8008034:	d810      	bhi.n	8008058 <__kernel_cos+0xf8>
 8008036:	4602      	mov	r2, r0
 8008038:	460b      	mov	r3, r1
 800803a:	4650      	mov	r0, sl
 800803c:	4659      	mov	r1, fp
 800803e:	f7f8 f8c7 	bl	80001d0 <__aeabi_dsub>
 8008042:	460b      	mov	r3, r1
 8008044:	4926      	ldr	r1, [pc, #152]	@ (80080e0 <__kernel_cos+0x180>)
 8008046:	4602      	mov	r2, r0
 8008048:	2000      	movs	r0, #0
 800804a:	f7f8 f8c1 	bl	80001d0 <__aeabi_dsub>
 800804e:	ec41 0b10 	vmov	d0, r0, r1
 8008052:	b003      	add	sp, #12
 8008054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008058:	4b22      	ldr	r3, [pc, #136]	@ (80080e4 <__kernel_cos+0x184>)
 800805a:	4921      	ldr	r1, [pc, #132]	@ (80080e0 <__kernel_cos+0x180>)
 800805c:	4598      	cmp	r8, r3
 800805e:	bf8c      	ite	hi
 8008060:	4d21      	ldrhi	r5, [pc, #132]	@ (80080e8 <__kernel_cos+0x188>)
 8008062:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8008066:	2400      	movs	r4, #0
 8008068:	4622      	mov	r2, r4
 800806a:	462b      	mov	r3, r5
 800806c:	2000      	movs	r0, #0
 800806e:	f7f8 f8af 	bl	80001d0 <__aeabi_dsub>
 8008072:	4622      	mov	r2, r4
 8008074:	4680      	mov	r8, r0
 8008076:	4689      	mov	r9, r1
 8008078:	462b      	mov	r3, r5
 800807a:	4650      	mov	r0, sl
 800807c:	4659      	mov	r1, fp
 800807e:	f7f8 f8a7 	bl	80001d0 <__aeabi_dsub>
 8008082:	4632      	mov	r2, r6
 8008084:	463b      	mov	r3, r7
 8008086:	f7f8 f8a3 	bl	80001d0 <__aeabi_dsub>
 800808a:	4602      	mov	r2, r0
 800808c:	460b      	mov	r3, r1
 800808e:	4640      	mov	r0, r8
 8008090:	4649      	mov	r1, r9
 8008092:	e7da      	b.n	800804a <__kernel_cos+0xea>
 8008094:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80080d0 <__kernel_cos+0x170>
 8008098:	e7db      	b.n	8008052 <__kernel_cos+0xf2>
 800809a:	bf00      	nop
 800809c:	f3af 8000 	nop.w
 80080a0:	be8838d4 	.word	0xbe8838d4
 80080a4:	bda8fae9 	.word	0xbda8fae9
 80080a8:	bdb4b1c4 	.word	0xbdb4b1c4
 80080ac:	3e21ee9e 	.word	0x3e21ee9e
 80080b0:	809c52ad 	.word	0x809c52ad
 80080b4:	3e927e4f 	.word	0x3e927e4f
 80080b8:	19cb1590 	.word	0x19cb1590
 80080bc:	3efa01a0 	.word	0x3efa01a0
 80080c0:	16c15177 	.word	0x16c15177
 80080c4:	3f56c16c 	.word	0x3f56c16c
 80080c8:	5555554c 	.word	0x5555554c
 80080cc:	3fa55555 	.word	0x3fa55555
 80080d0:	00000000 	.word	0x00000000
 80080d4:	3ff00000 	.word	0x3ff00000
 80080d8:	3fe00000 	.word	0x3fe00000
 80080dc:	3fd33332 	.word	0x3fd33332
 80080e0:	3ff00000 	.word	0x3ff00000
 80080e4:	3fe90000 	.word	0x3fe90000
 80080e8:	3fd20000 	.word	0x3fd20000
 80080ec:	00000000 	.word	0x00000000

080080f0 <__kernel_sin>:
 80080f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080f4:	ec55 4b10 	vmov	r4, r5, d0
 80080f8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80080fc:	b085      	sub	sp, #20
 80080fe:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8008102:	ed8d 1b02 	vstr	d1, [sp, #8]
 8008106:	4680      	mov	r8, r0
 8008108:	d205      	bcs.n	8008116 <__kernel_sin+0x26>
 800810a:	4620      	mov	r0, r4
 800810c:	4629      	mov	r1, r5
 800810e:	f7f8 fcb1 	bl	8000a74 <__aeabi_d2iz>
 8008112:	2800      	cmp	r0, #0
 8008114:	d052      	beq.n	80081bc <__kernel_sin+0xcc>
 8008116:	4622      	mov	r2, r4
 8008118:	462b      	mov	r3, r5
 800811a:	4620      	mov	r0, r4
 800811c:	4629      	mov	r1, r5
 800811e:	f7f8 fa0f 	bl	8000540 <__aeabi_dmul>
 8008122:	4682      	mov	sl, r0
 8008124:	468b      	mov	fp, r1
 8008126:	4602      	mov	r2, r0
 8008128:	460b      	mov	r3, r1
 800812a:	4620      	mov	r0, r4
 800812c:	4629      	mov	r1, r5
 800812e:	f7f8 fa07 	bl	8000540 <__aeabi_dmul>
 8008132:	a342      	add	r3, pc, #264	@ (adr r3, 800823c <__kernel_sin+0x14c>)
 8008134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008138:	e9cd 0100 	strd	r0, r1, [sp]
 800813c:	4650      	mov	r0, sl
 800813e:	4659      	mov	r1, fp
 8008140:	f7f8 f9fe 	bl	8000540 <__aeabi_dmul>
 8008144:	a33f      	add	r3, pc, #252	@ (adr r3, 8008244 <__kernel_sin+0x154>)
 8008146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800814a:	f7f8 f841 	bl	80001d0 <__aeabi_dsub>
 800814e:	4652      	mov	r2, sl
 8008150:	465b      	mov	r3, fp
 8008152:	f7f8 f9f5 	bl	8000540 <__aeabi_dmul>
 8008156:	a33d      	add	r3, pc, #244	@ (adr r3, 800824c <__kernel_sin+0x15c>)
 8008158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800815c:	f7f8 f83a 	bl	80001d4 <__adddf3>
 8008160:	4652      	mov	r2, sl
 8008162:	465b      	mov	r3, fp
 8008164:	f7f8 f9ec 	bl	8000540 <__aeabi_dmul>
 8008168:	a33a      	add	r3, pc, #232	@ (adr r3, 8008254 <__kernel_sin+0x164>)
 800816a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800816e:	f7f8 f82f 	bl	80001d0 <__aeabi_dsub>
 8008172:	4652      	mov	r2, sl
 8008174:	465b      	mov	r3, fp
 8008176:	f7f8 f9e3 	bl	8000540 <__aeabi_dmul>
 800817a:	a338      	add	r3, pc, #224	@ (adr r3, 800825c <__kernel_sin+0x16c>)
 800817c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008180:	f7f8 f828 	bl	80001d4 <__adddf3>
 8008184:	4606      	mov	r6, r0
 8008186:	460f      	mov	r7, r1
 8008188:	f1b8 0f00 	cmp.w	r8, #0
 800818c:	d11b      	bne.n	80081c6 <__kernel_sin+0xd6>
 800818e:	4602      	mov	r2, r0
 8008190:	460b      	mov	r3, r1
 8008192:	4650      	mov	r0, sl
 8008194:	4659      	mov	r1, fp
 8008196:	f7f8 f9d3 	bl	8000540 <__aeabi_dmul>
 800819a:	a325      	add	r3, pc, #148	@ (adr r3, 8008230 <__kernel_sin+0x140>)
 800819c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081a0:	f7f8 f816 	bl	80001d0 <__aeabi_dsub>
 80081a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80081a8:	f7f8 f9ca 	bl	8000540 <__aeabi_dmul>
 80081ac:	4602      	mov	r2, r0
 80081ae:	460b      	mov	r3, r1
 80081b0:	4620      	mov	r0, r4
 80081b2:	4629      	mov	r1, r5
 80081b4:	f7f8 f80e 	bl	80001d4 <__adddf3>
 80081b8:	4604      	mov	r4, r0
 80081ba:	460d      	mov	r5, r1
 80081bc:	ec45 4b10 	vmov	d0, r4, r5
 80081c0:	b005      	add	sp, #20
 80081c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081ca:	4b1b      	ldr	r3, [pc, #108]	@ (8008238 <__kernel_sin+0x148>)
 80081cc:	2200      	movs	r2, #0
 80081ce:	f7f8 f9b7 	bl	8000540 <__aeabi_dmul>
 80081d2:	4632      	mov	r2, r6
 80081d4:	4680      	mov	r8, r0
 80081d6:	4689      	mov	r9, r1
 80081d8:	463b      	mov	r3, r7
 80081da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80081de:	f7f8 f9af 	bl	8000540 <__aeabi_dmul>
 80081e2:	4602      	mov	r2, r0
 80081e4:	460b      	mov	r3, r1
 80081e6:	4640      	mov	r0, r8
 80081e8:	4649      	mov	r1, r9
 80081ea:	f7f7 fff1 	bl	80001d0 <__aeabi_dsub>
 80081ee:	4652      	mov	r2, sl
 80081f0:	465b      	mov	r3, fp
 80081f2:	f7f8 f9a5 	bl	8000540 <__aeabi_dmul>
 80081f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80081fa:	f7f7 ffe9 	bl	80001d0 <__aeabi_dsub>
 80081fe:	a30c      	add	r3, pc, #48	@ (adr r3, 8008230 <__kernel_sin+0x140>)
 8008200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008204:	4606      	mov	r6, r0
 8008206:	460f      	mov	r7, r1
 8008208:	e9dd 0100 	ldrd	r0, r1, [sp]
 800820c:	f7f8 f998 	bl	8000540 <__aeabi_dmul>
 8008210:	4602      	mov	r2, r0
 8008212:	460b      	mov	r3, r1
 8008214:	4630      	mov	r0, r6
 8008216:	4639      	mov	r1, r7
 8008218:	f7f7 ffdc 	bl	80001d4 <__adddf3>
 800821c:	4602      	mov	r2, r0
 800821e:	460b      	mov	r3, r1
 8008220:	4620      	mov	r0, r4
 8008222:	4629      	mov	r1, r5
 8008224:	f7f7 ffd4 	bl	80001d0 <__aeabi_dsub>
 8008228:	e7c6      	b.n	80081b8 <__kernel_sin+0xc8>
 800822a:	bf00      	nop
 800822c:	f3af 8000 	nop.w
 8008230:	55555549 	.word	0x55555549
 8008234:	3fc55555 	.word	0x3fc55555
 8008238:	3fe00000 	.word	0x3fe00000
 800823c:	5acfd57c 	.word	0x5acfd57c
 8008240:	3de5d93a 	.word	0x3de5d93a
 8008244:	8a2b9ceb 	.word	0x8a2b9ceb
 8008248:	3e5ae5e6 	.word	0x3e5ae5e6
 800824c:	57b1fe7d 	.word	0x57b1fe7d
 8008250:	3ec71de3 	.word	0x3ec71de3
 8008254:	19c161d5 	.word	0x19c161d5
 8008258:	3f2a01a0 	.word	0x3f2a01a0
 800825c:	1110f8a6 	.word	0x1110f8a6
 8008260:	3f811111 	.word	0x3f811111
 8008264:	00000000 	.word	0x00000000

08008268 <__ieee754_rem_pio2>:
 8008268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800826c:	ec57 6b10 	vmov	r6, r7, d0
 8008270:	4bc5      	ldr	r3, [pc, #788]	@ (8008588 <__ieee754_rem_pio2+0x320>)
 8008272:	b08d      	sub	sp, #52	@ 0x34
 8008274:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8008278:	4598      	cmp	r8, r3
 800827a:	4604      	mov	r4, r0
 800827c:	9704      	str	r7, [sp, #16]
 800827e:	d807      	bhi.n	8008290 <__ieee754_rem_pio2+0x28>
 8008280:	2200      	movs	r2, #0
 8008282:	2300      	movs	r3, #0
 8008284:	ed80 0b00 	vstr	d0, [r0]
 8008288:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800828c:	2500      	movs	r5, #0
 800828e:	e028      	b.n	80082e2 <__ieee754_rem_pio2+0x7a>
 8008290:	4bbe      	ldr	r3, [pc, #760]	@ (800858c <__ieee754_rem_pio2+0x324>)
 8008292:	4598      	cmp	r8, r3
 8008294:	d878      	bhi.n	8008388 <__ieee754_rem_pio2+0x120>
 8008296:	9b04      	ldr	r3, [sp, #16]
 8008298:	4dbd      	ldr	r5, [pc, #756]	@ (8008590 <__ieee754_rem_pio2+0x328>)
 800829a:	2b00      	cmp	r3, #0
 800829c:	4630      	mov	r0, r6
 800829e:	a3ac      	add	r3, pc, #688	@ (adr r3, 8008550 <__ieee754_rem_pio2+0x2e8>)
 80082a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a4:	4639      	mov	r1, r7
 80082a6:	dd38      	ble.n	800831a <__ieee754_rem_pio2+0xb2>
 80082a8:	f7f7 ff92 	bl	80001d0 <__aeabi_dsub>
 80082ac:	45a8      	cmp	r8, r5
 80082ae:	4606      	mov	r6, r0
 80082b0:	460f      	mov	r7, r1
 80082b2:	d01a      	beq.n	80082ea <__ieee754_rem_pio2+0x82>
 80082b4:	a3a8      	add	r3, pc, #672	@ (adr r3, 8008558 <__ieee754_rem_pio2+0x2f0>)
 80082b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ba:	f7f7 ff89 	bl	80001d0 <__aeabi_dsub>
 80082be:	4602      	mov	r2, r0
 80082c0:	460b      	mov	r3, r1
 80082c2:	4680      	mov	r8, r0
 80082c4:	4689      	mov	r9, r1
 80082c6:	4630      	mov	r0, r6
 80082c8:	4639      	mov	r1, r7
 80082ca:	f7f7 ff81 	bl	80001d0 <__aeabi_dsub>
 80082ce:	a3a2      	add	r3, pc, #648	@ (adr r3, 8008558 <__ieee754_rem_pio2+0x2f0>)
 80082d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082d4:	f7f7 ff7c 	bl	80001d0 <__aeabi_dsub>
 80082d8:	e9c4 8900 	strd	r8, r9, [r4]
 80082dc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80082e0:	2501      	movs	r5, #1
 80082e2:	4628      	mov	r0, r5
 80082e4:	b00d      	add	sp, #52	@ 0x34
 80082e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ea:	a39d      	add	r3, pc, #628	@ (adr r3, 8008560 <__ieee754_rem_pio2+0x2f8>)
 80082ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f0:	f7f7 ff6e 	bl	80001d0 <__aeabi_dsub>
 80082f4:	a39c      	add	r3, pc, #624	@ (adr r3, 8008568 <__ieee754_rem_pio2+0x300>)
 80082f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082fa:	4606      	mov	r6, r0
 80082fc:	460f      	mov	r7, r1
 80082fe:	f7f7 ff67 	bl	80001d0 <__aeabi_dsub>
 8008302:	4602      	mov	r2, r0
 8008304:	460b      	mov	r3, r1
 8008306:	4680      	mov	r8, r0
 8008308:	4689      	mov	r9, r1
 800830a:	4630      	mov	r0, r6
 800830c:	4639      	mov	r1, r7
 800830e:	f7f7 ff5f 	bl	80001d0 <__aeabi_dsub>
 8008312:	a395      	add	r3, pc, #596	@ (adr r3, 8008568 <__ieee754_rem_pio2+0x300>)
 8008314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008318:	e7dc      	b.n	80082d4 <__ieee754_rem_pio2+0x6c>
 800831a:	f7f7 ff5b 	bl	80001d4 <__adddf3>
 800831e:	45a8      	cmp	r8, r5
 8008320:	4606      	mov	r6, r0
 8008322:	460f      	mov	r7, r1
 8008324:	d018      	beq.n	8008358 <__ieee754_rem_pio2+0xf0>
 8008326:	a38c      	add	r3, pc, #560	@ (adr r3, 8008558 <__ieee754_rem_pio2+0x2f0>)
 8008328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800832c:	f7f7 ff52 	bl	80001d4 <__adddf3>
 8008330:	4602      	mov	r2, r0
 8008332:	460b      	mov	r3, r1
 8008334:	4680      	mov	r8, r0
 8008336:	4689      	mov	r9, r1
 8008338:	4630      	mov	r0, r6
 800833a:	4639      	mov	r1, r7
 800833c:	f7f7 ff48 	bl	80001d0 <__aeabi_dsub>
 8008340:	a385      	add	r3, pc, #532	@ (adr r3, 8008558 <__ieee754_rem_pio2+0x2f0>)
 8008342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008346:	f7f7 ff45 	bl	80001d4 <__adddf3>
 800834a:	f04f 35ff 	mov.w	r5, #4294967295
 800834e:	e9c4 8900 	strd	r8, r9, [r4]
 8008352:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008356:	e7c4      	b.n	80082e2 <__ieee754_rem_pio2+0x7a>
 8008358:	a381      	add	r3, pc, #516	@ (adr r3, 8008560 <__ieee754_rem_pio2+0x2f8>)
 800835a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800835e:	f7f7 ff39 	bl	80001d4 <__adddf3>
 8008362:	a381      	add	r3, pc, #516	@ (adr r3, 8008568 <__ieee754_rem_pio2+0x300>)
 8008364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008368:	4606      	mov	r6, r0
 800836a:	460f      	mov	r7, r1
 800836c:	f7f7 ff32 	bl	80001d4 <__adddf3>
 8008370:	4602      	mov	r2, r0
 8008372:	460b      	mov	r3, r1
 8008374:	4680      	mov	r8, r0
 8008376:	4689      	mov	r9, r1
 8008378:	4630      	mov	r0, r6
 800837a:	4639      	mov	r1, r7
 800837c:	f7f7 ff28 	bl	80001d0 <__aeabi_dsub>
 8008380:	a379      	add	r3, pc, #484	@ (adr r3, 8008568 <__ieee754_rem_pio2+0x300>)
 8008382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008386:	e7de      	b.n	8008346 <__ieee754_rem_pio2+0xde>
 8008388:	4b82      	ldr	r3, [pc, #520]	@ (8008594 <__ieee754_rem_pio2+0x32c>)
 800838a:	4598      	cmp	r8, r3
 800838c:	f200 80d1 	bhi.w	8008532 <__ieee754_rem_pio2+0x2ca>
 8008390:	f000 f966 	bl	8008660 <fabs>
 8008394:	ec57 6b10 	vmov	r6, r7, d0
 8008398:	a375      	add	r3, pc, #468	@ (adr r3, 8008570 <__ieee754_rem_pio2+0x308>)
 800839a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800839e:	4630      	mov	r0, r6
 80083a0:	4639      	mov	r1, r7
 80083a2:	f7f8 f8cd 	bl	8000540 <__aeabi_dmul>
 80083a6:	4b7c      	ldr	r3, [pc, #496]	@ (8008598 <__ieee754_rem_pio2+0x330>)
 80083a8:	2200      	movs	r2, #0
 80083aa:	f7f7 ff13 	bl	80001d4 <__adddf3>
 80083ae:	f7f8 fb61 	bl	8000a74 <__aeabi_d2iz>
 80083b2:	4605      	mov	r5, r0
 80083b4:	f7f8 f85a 	bl	800046c <__aeabi_i2d>
 80083b8:	4602      	mov	r2, r0
 80083ba:	460b      	mov	r3, r1
 80083bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80083c0:	a363      	add	r3, pc, #396	@ (adr r3, 8008550 <__ieee754_rem_pio2+0x2e8>)
 80083c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c6:	f7f8 f8bb 	bl	8000540 <__aeabi_dmul>
 80083ca:	4602      	mov	r2, r0
 80083cc:	460b      	mov	r3, r1
 80083ce:	4630      	mov	r0, r6
 80083d0:	4639      	mov	r1, r7
 80083d2:	f7f7 fefd 	bl	80001d0 <__aeabi_dsub>
 80083d6:	a360      	add	r3, pc, #384	@ (adr r3, 8008558 <__ieee754_rem_pio2+0x2f0>)
 80083d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083dc:	4682      	mov	sl, r0
 80083de:	468b      	mov	fp, r1
 80083e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083e4:	f7f8 f8ac 	bl	8000540 <__aeabi_dmul>
 80083e8:	2d1f      	cmp	r5, #31
 80083ea:	4606      	mov	r6, r0
 80083ec:	460f      	mov	r7, r1
 80083ee:	dc0c      	bgt.n	800840a <__ieee754_rem_pio2+0x1a2>
 80083f0:	4b6a      	ldr	r3, [pc, #424]	@ (800859c <__ieee754_rem_pio2+0x334>)
 80083f2:	1e6a      	subs	r2, r5, #1
 80083f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083f8:	4543      	cmp	r3, r8
 80083fa:	d006      	beq.n	800840a <__ieee754_rem_pio2+0x1a2>
 80083fc:	4632      	mov	r2, r6
 80083fe:	463b      	mov	r3, r7
 8008400:	4650      	mov	r0, sl
 8008402:	4659      	mov	r1, fp
 8008404:	f7f7 fee4 	bl	80001d0 <__aeabi_dsub>
 8008408:	e00e      	b.n	8008428 <__ieee754_rem_pio2+0x1c0>
 800840a:	463b      	mov	r3, r7
 800840c:	4632      	mov	r2, r6
 800840e:	4650      	mov	r0, sl
 8008410:	4659      	mov	r1, fp
 8008412:	f7f7 fedd 	bl	80001d0 <__aeabi_dsub>
 8008416:	ea4f 5328 	mov.w	r3, r8, asr #20
 800841a:	9305      	str	r3, [sp, #20]
 800841c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008420:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8008424:	2b10      	cmp	r3, #16
 8008426:	dc02      	bgt.n	800842e <__ieee754_rem_pio2+0x1c6>
 8008428:	e9c4 0100 	strd	r0, r1, [r4]
 800842c:	e039      	b.n	80084a2 <__ieee754_rem_pio2+0x23a>
 800842e:	a34c      	add	r3, pc, #304	@ (adr r3, 8008560 <__ieee754_rem_pio2+0x2f8>)
 8008430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008434:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008438:	f7f8 f882 	bl	8000540 <__aeabi_dmul>
 800843c:	4606      	mov	r6, r0
 800843e:	460f      	mov	r7, r1
 8008440:	4602      	mov	r2, r0
 8008442:	460b      	mov	r3, r1
 8008444:	4650      	mov	r0, sl
 8008446:	4659      	mov	r1, fp
 8008448:	f7f7 fec2 	bl	80001d0 <__aeabi_dsub>
 800844c:	4602      	mov	r2, r0
 800844e:	460b      	mov	r3, r1
 8008450:	4680      	mov	r8, r0
 8008452:	4689      	mov	r9, r1
 8008454:	4650      	mov	r0, sl
 8008456:	4659      	mov	r1, fp
 8008458:	f7f7 feba 	bl	80001d0 <__aeabi_dsub>
 800845c:	4632      	mov	r2, r6
 800845e:	463b      	mov	r3, r7
 8008460:	f7f7 feb6 	bl	80001d0 <__aeabi_dsub>
 8008464:	a340      	add	r3, pc, #256	@ (adr r3, 8008568 <__ieee754_rem_pio2+0x300>)
 8008466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800846a:	4606      	mov	r6, r0
 800846c:	460f      	mov	r7, r1
 800846e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008472:	f7f8 f865 	bl	8000540 <__aeabi_dmul>
 8008476:	4632      	mov	r2, r6
 8008478:	463b      	mov	r3, r7
 800847a:	f7f7 fea9 	bl	80001d0 <__aeabi_dsub>
 800847e:	4602      	mov	r2, r0
 8008480:	460b      	mov	r3, r1
 8008482:	4606      	mov	r6, r0
 8008484:	460f      	mov	r7, r1
 8008486:	4640      	mov	r0, r8
 8008488:	4649      	mov	r1, r9
 800848a:	f7f7 fea1 	bl	80001d0 <__aeabi_dsub>
 800848e:	9a05      	ldr	r2, [sp, #20]
 8008490:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008494:	1ad3      	subs	r3, r2, r3
 8008496:	2b31      	cmp	r3, #49	@ 0x31
 8008498:	dc20      	bgt.n	80084dc <__ieee754_rem_pio2+0x274>
 800849a:	e9c4 0100 	strd	r0, r1, [r4]
 800849e:	46c2      	mov	sl, r8
 80084a0:	46cb      	mov	fp, r9
 80084a2:	e9d4 8900 	ldrd	r8, r9, [r4]
 80084a6:	4650      	mov	r0, sl
 80084a8:	4642      	mov	r2, r8
 80084aa:	464b      	mov	r3, r9
 80084ac:	4659      	mov	r1, fp
 80084ae:	f7f7 fe8f 	bl	80001d0 <__aeabi_dsub>
 80084b2:	463b      	mov	r3, r7
 80084b4:	4632      	mov	r2, r6
 80084b6:	f7f7 fe8b 	bl	80001d0 <__aeabi_dsub>
 80084ba:	9b04      	ldr	r3, [sp, #16]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80084c2:	f6bf af0e 	bge.w	80082e2 <__ieee754_rem_pio2+0x7a>
 80084c6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 80084ca:	6063      	str	r3, [r4, #4]
 80084cc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80084d0:	f8c4 8000 	str.w	r8, [r4]
 80084d4:	60a0      	str	r0, [r4, #8]
 80084d6:	60e3      	str	r3, [r4, #12]
 80084d8:	426d      	negs	r5, r5
 80084da:	e702      	b.n	80082e2 <__ieee754_rem_pio2+0x7a>
 80084dc:	a326      	add	r3, pc, #152	@ (adr r3, 8008578 <__ieee754_rem_pio2+0x310>)
 80084de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084e6:	f7f8 f82b 	bl	8000540 <__aeabi_dmul>
 80084ea:	4606      	mov	r6, r0
 80084ec:	460f      	mov	r7, r1
 80084ee:	4602      	mov	r2, r0
 80084f0:	460b      	mov	r3, r1
 80084f2:	4640      	mov	r0, r8
 80084f4:	4649      	mov	r1, r9
 80084f6:	f7f7 fe6b 	bl	80001d0 <__aeabi_dsub>
 80084fa:	4602      	mov	r2, r0
 80084fc:	460b      	mov	r3, r1
 80084fe:	4682      	mov	sl, r0
 8008500:	468b      	mov	fp, r1
 8008502:	4640      	mov	r0, r8
 8008504:	4649      	mov	r1, r9
 8008506:	f7f7 fe63 	bl	80001d0 <__aeabi_dsub>
 800850a:	4632      	mov	r2, r6
 800850c:	463b      	mov	r3, r7
 800850e:	f7f7 fe5f 	bl	80001d0 <__aeabi_dsub>
 8008512:	a31b      	add	r3, pc, #108	@ (adr r3, 8008580 <__ieee754_rem_pio2+0x318>)
 8008514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008518:	4606      	mov	r6, r0
 800851a:	460f      	mov	r7, r1
 800851c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008520:	f7f8 f80e 	bl	8000540 <__aeabi_dmul>
 8008524:	4632      	mov	r2, r6
 8008526:	463b      	mov	r3, r7
 8008528:	f7f7 fe52 	bl	80001d0 <__aeabi_dsub>
 800852c:	4606      	mov	r6, r0
 800852e:	460f      	mov	r7, r1
 8008530:	e764      	b.n	80083fc <__ieee754_rem_pio2+0x194>
 8008532:	4b1b      	ldr	r3, [pc, #108]	@ (80085a0 <__ieee754_rem_pio2+0x338>)
 8008534:	4598      	cmp	r8, r3
 8008536:	d935      	bls.n	80085a4 <__ieee754_rem_pio2+0x33c>
 8008538:	4632      	mov	r2, r6
 800853a:	463b      	mov	r3, r7
 800853c:	4630      	mov	r0, r6
 800853e:	4639      	mov	r1, r7
 8008540:	f7f7 fe46 	bl	80001d0 <__aeabi_dsub>
 8008544:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008548:	e9c4 0100 	strd	r0, r1, [r4]
 800854c:	e69e      	b.n	800828c <__ieee754_rem_pio2+0x24>
 800854e:	bf00      	nop
 8008550:	54400000 	.word	0x54400000
 8008554:	3ff921fb 	.word	0x3ff921fb
 8008558:	1a626331 	.word	0x1a626331
 800855c:	3dd0b461 	.word	0x3dd0b461
 8008560:	1a600000 	.word	0x1a600000
 8008564:	3dd0b461 	.word	0x3dd0b461
 8008568:	2e037073 	.word	0x2e037073
 800856c:	3ba3198a 	.word	0x3ba3198a
 8008570:	6dc9c883 	.word	0x6dc9c883
 8008574:	3fe45f30 	.word	0x3fe45f30
 8008578:	2e000000 	.word	0x2e000000
 800857c:	3ba3198a 	.word	0x3ba3198a
 8008580:	252049c1 	.word	0x252049c1
 8008584:	397b839a 	.word	0x397b839a
 8008588:	3fe921fb 	.word	0x3fe921fb
 800858c:	4002d97b 	.word	0x4002d97b
 8008590:	3ff921fb 	.word	0x3ff921fb
 8008594:	413921fb 	.word	0x413921fb
 8008598:	3fe00000 	.word	0x3fe00000
 800859c:	0800bed0 	.word	0x0800bed0
 80085a0:	7fefffff 	.word	0x7fefffff
 80085a4:	ea4f 5528 	mov.w	r5, r8, asr #20
 80085a8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80085ac:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80085b0:	4630      	mov	r0, r6
 80085b2:	460f      	mov	r7, r1
 80085b4:	f7f8 fa5e 	bl	8000a74 <__aeabi_d2iz>
 80085b8:	f7f7 ff58 	bl	800046c <__aeabi_i2d>
 80085bc:	4602      	mov	r2, r0
 80085be:	460b      	mov	r3, r1
 80085c0:	4630      	mov	r0, r6
 80085c2:	4639      	mov	r1, r7
 80085c4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80085c8:	f7f7 fe02 	bl	80001d0 <__aeabi_dsub>
 80085cc:	4b22      	ldr	r3, [pc, #136]	@ (8008658 <__ieee754_rem_pio2+0x3f0>)
 80085ce:	2200      	movs	r2, #0
 80085d0:	f7f7 ffb6 	bl	8000540 <__aeabi_dmul>
 80085d4:	460f      	mov	r7, r1
 80085d6:	4606      	mov	r6, r0
 80085d8:	f7f8 fa4c 	bl	8000a74 <__aeabi_d2iz>
 80085dc:	f7f7 ff46 	bl	800046c <__aeabi_i2d>
 80085e0:	4602      	mov	r2, r0
 80085e2:	460b      	mov	r3, r1
 80085e4:	4630      	mov	r0, r6
 80085e6:	4639      	mov	r1, r7
 80085e8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80085ec:	f7f7 fdf0 	bl	80001d0 <__aeabi_dsub>
 80085f0:	4b19      	ldr	r3, [pc, #100]	@ (8008658 <__ieee754_rem_pio2+0x3f0>)
 80085f2:	2200      	movs	r2, #0
 80085f4:	f7f7 ffa4 	bl	8000540 <__aeabi_dmul>
 80085f8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80085fc:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8008600:	f04f 0803 	mov.w	r8, #3
 8008604:	2600      	movs	r6, #0
 8008606:	2700      	movs	r7, #0
 8008608:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800860c:	4632      	mov	r2, r6
 800860e:	463b      	mov	r3, r7
 8008610:	46c2      	mov	sl, r8
 8008612:	f108 38ff 	add.w	r8, r8, #4294967295
 8008616:	f7f8 f9fb 	bl	8000a10 <__aeabi_dcmpeq>
 800861a:	2800      	cmp	r0, #0
 800861c:	d1f4      	bne.n	8008608 <__ieee754_rem_pio2+0x3a0>
 800861e:	4b0f      	ldr	r3, [pc, #60]	@ (800865c <__ieee754_rem_pio2+0x3f4>)
 8008620:	9301      	str	r3, [sp, #4]
 8008622:	2302      	movs	r3, #2
 8008624:	9300      	str	r3, [sp, #0]
 8008626:	462a      	mov	r2, r5
 8008628:	4653      	mov	r3, sl
 800862a:	4621      	mov	r1, r4
 800862c:	a806      	add	r0, sp, #24
 800862e:	f000 f81f 	bl	8008670 <__kernel_rem_pio2>
 8008632:	9b04      	ldr	r3, [sp, #16]
 8008634:	2b00      	cmp	r3, #0
 8008636:	4605      	mov	r5, r0
 8008638:	f6bf ae53 	bge.w	80082e2 <__ieee754_rem_pio2+0x7a>
 800863c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8008640:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008644:	e9c4 2300 	strd	r2, r3, [r4]
 8008648:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800864c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008650:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8008654:	e740      	b.n	80084d8 <__ieee754_rem_pio2+0x270>
 8008656:	bf00      	nop
 8008658:	41700000 	.word	0x41700000
 800865c:	0800bf50 	.word	0x0800bf50

08008660 <fabs>:
 8008660:	ec51 0b10 	vmov	r0, r1, d0
 8008664:	4602      	mov	r2, r0
 8008666:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800866a:	ec43 2b10 	vmov	d0, r2, r3
 800866e:	4770      	bx	lr

08008670 <__kernel_rem_pio2>:
 8008670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008674:	ed2d 8b02 	vpush	{d8}
 8008678:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800867c:	f112 0f14 	cmn.w	r2, #20
 8008680:	9306      	str	r3, [sp, #24]
 8008682:	9104      	str	r1, [sp, #16]
 8008684:	4bbe      	ldr	r3, [pc, #760]	@ (8008980 <__kernel_rem_pio2+0x310>)
 8008686:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8008688:	9008      	str	r0, [sp, #32]
 800868a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800868e:	9300      	str	r3, [sp, #0]
 8008690:	9b06      	ldr	r3, [sp, #24]
 8008692:	f103 33ff 	add.w	r3, r3, #4294967295
 8008696:	bfa8      	it	ge
 8008698:	1ed4      	subge	r4, r2, #3
 800869a:	9305      	str	r3, [sp, #20]
 800869c:	bfb2      	itee	lt
 800869e:	2400      	movlt	r4, #0
 80086a0:	2318      	movge	r3, #24
 80086a2:	fb94 f4f3 	sdivge	r4, r4, r3
 80086a6:	f06f 0317 	mvn.w	r3, #23
 80086aa:	fb04 3303 	mla	r3, r4, r3, r3
 80086ae:	eb03 0b02 	add.w	fp, r3, r2
 80086b2:	9b00      	ldr	r3, [sp, #0]
 80086b4:	9a05      	ldr	r2, [sp, #20]
 80086b6:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8008970 <__kernel_rem_pio2+0x300>
 80086ba:	eb03 0802 	add.w	r8, r3, r2
 80086be:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80086c0:	1aa7      	subs	r7, r4, r2
 80086c2:	ae20      	add	r6, sp, #128	@ 0x80
 80086c4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80086c8:	2500      	movs	r5, #0
 80086ca:	4545      	cmp	r5, r8
 80086cc:	dd13      	ble.n	80086f6 <__kernel_rem_pio2+0x86>
 80086ce:	9b06      	ldr	r3, [sp, #24]
 80086d0:	aa20      	add	r2, sp, #128	@ 0x80
 80086d2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80086d6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 80086da:	f04f 0800 	mov.w	r8, #0
 80086de:	9b00      	ldr	r3, [sp, #0]
 80086e0:	4598      	cmp	r8, r3
 80086e2:	dc31      	bgt.n	8008748 <__kernel_rem_pio2+0xd8>
 80086e4:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8008970 <__kernel_rem_pio2+0x300>
 80086e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80086ec:	ed8d 7b02 	vstr	d7, [sp, #8]
 80086f0:	462f      	mov	r7, r5
 80086f2:	2600      	movs	r6, #0
 80086f4:	e01b      	b.n	800872e <__kernel_rem_pio2+0xbe>
 80086f6:	42ef      	cmn	r7, r5
 80086f8:	d407      	bmi.n	800870a <__kernel_rem_pio2+0x9a>
 80086fa:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80086fe:	f7f7 feb5 	bl	800046c <__aeabi_i2d>
 8008702:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008706:	3501      	adds	r5, #1
 8008708:	e7df      	b.n	80086ca <__kernel_rem_pio2+0x5a>
 800870a:	ec51 0b18 	vmov	r0, r1, d8
 800870e:	e7f8      	b.n	8008702 <__kernel_rem_pio2+0x92>
 8008710:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008714:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008718:	f7f7 ff12 	bl	8000540 <__aeabi_dmul>
 800871c:	4602      	mov	r2, r0
 800871e:	460b      	mov	r3, r1
 8008720:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008724:	f7f7 fd56 	bl	80001d4 <__adddf3>
 8008728:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800872c:	3601      	adds	r6, #1
 800872e:	9b05      	ldr	r3, [sp, #20]
 8008730:	429e      	cmp	r6, r3
 8008732:	f1a7 0708 	sub.w	r7, r7, #8
 8008736:	ddeb      	ble.n	8008710 <__kernel_rem_pio2+0xa0>
 8008738:	ed9d 7b02 	vldr	d7, [sp, #8]
 800873c:	f108 0801 	add.w	r8, r8, #1
 8008740:	ecaa 7b02 	vstmia	sl!, {d7}
 8008744:	3508      	adds	r5, #8
 8008746:	e7ca      	b.n	80086de <__kernel_rem_pio2+0x6e>
 8008748:	9b00      	ldr	r3, [sp, #0]
 800874a:	f8dd 8000 	ldr.w	r8, [sp]
 800874e:	aa0c      	add	r2, sp, #48	@ 0x30
 8008750:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008754:	930a      	str	r3, [sp, #40]	@ 0x28
 8008756:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8008758:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800875c:	9309      	str	r3, [sp, #36]	@ 0x24
 800875e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8008762:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008764:	ab98      	add	r3, sp, #608	@ 0x260
 8008766:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800876a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800876e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008772:	ac0c      	add	r4, sp, #48	@ 0x30
 8008774:	ab70      	add	r3, sp, #448	@ 0x1c0
 8008776:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800877a:	46a1      	mov	r9, r4
 800877c:	46c2      	mov	sl, r8
 800877e:	f1ba 0f00 	cmp.w	sl, #0
 8008782:	f1a5 0508 	sub.w	r5, r5, #8
 8008786:	dc77      	bgt.n	8008878 <__kernel_rem_pio2+0x208>
 8008788:	4658      	mov	r0, fp
 800878a:	ed9d 0b02 	vldr	d0, [sp, #8]
 800878e:	f000 fac7 	bl	8008d20 <scalbn>
 8008792:	ec57 6b10 	vmov	r6, r7, d0
 8008796:	2200      	movs	r2, #0
 8008798:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800879c:	4630      	mov	r0, r6
 800879e:	4639      	mov	r1, r7
 80087a0:	f7f7 fece 	bl	8000540 <__aeabi_dmul>
 80087a4:	ec41 0b10 	vmov	d0, r0, r1
 80087a8:	f000 fb3a 	bl	8008e20 <floor>
 80087ac:	4b75      	ldr	r3, [pc, #468]	@ (8008984 <__kernel_rem_pio2+0x314>)
 80087ae:	ec51 0b10 	vmov	r0, r1, d0
 80087b2:	2200      	movs	r2, #0
 80087b4:	f7f7 fec4 	bl	8000540 <__aeabi_dmul>
 80087b8:	4602      	mov	r2, r0
 80087ba:	460b      	mov	r3, r1
 80087bc:	4630      	mov	r0, r6
 80087be:	4639      	mov	r1, r7
 80087c0:	f7f7 fd06 	bl	80001d0 <__aeabi_dsub>
 80087c4:	460f      	mov	r7, r1
 80087c6:	4606      	mov	r6, r0
 80087c8:	f7f8 f954 	bl	8000a74 <__aeabi_d2iz>
 80087cc:	9002      	str	r0, [sp, #8]
 80087ce:	f7f7 fe4d 	bl	800046c <__aeabi_i2d>
 80087d2:	4602      	mov	r2, r0
 80087d4:	460b      	mov	r3, r1
 80087d6:	4630      	mov	r0, r6
 80087d8:	4639      	mov	r1, r7
 80087da:	f7f7 fcf9 	bl	80001d0 <__aeabi_dsub>
 80087de:	f1bb 0f00 	cmp.w	fp, #0
 80087e2:	4606      	mov	r6, r0
 80087e4:	460f      	mov	r7, r1
 80087e6:	dd6c      	ble.n	80088c2 <__kernel_rem_pio2+0x252>
 80087e8:	f108 31ff 	add.w	r1, r8, #4294967295
 80087ec:	ab0c      	add	r3, sp, #48	@ 0x30
 80087ee:	9d02      	ldr	r5, [sp, #8]
 80087f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80087f4:	f1cb 0018 	rsb	r0, fp, #24
 80087f8:	fa43 f200 	asr.w	r2, r3, r0
 80087fc:	4415      	add	r5, r2
 80087fe:	4082      	lsls	r2, r0
 8008800:	1a9b      	subs	r3, r3, r2
 8008802:	aa0c      	add	r2, sp, #48	@ 0x30
 8008804:	9502      	str	r5, [sp, #8]
 8008806:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800880a:	f1cb 0217 	rsb	r2, fp, #23
 800880e:	fa43 f902 	asr.w	r9, r3, r2
 8008812:	f1b9 0f00 	cmp.w	r9, #0
 8008816:	dd64      	ble.n	80088e2 <__kernel_rem_pio2+0x272>
 8008818:	9b02      	ldr	r3, [sp, #8]
 800881a:	2200      	movs	r2, #0
 800881c:	3301      	adds	r3, #1
 800881e:	9302      	str	r3, [sp, #8]
 8008820:	4615      	mov	r5, r2
 8008822:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8008826:	4590      	cmp	r8, r2
 8008828:	f300 80b8 	bgt.w	800899c <__kernel_rem_pio2+0x32c>
 800882c:	f1bb 0f00 	cmp.w	fp, #0
 8008830:	dd07      	ble.n	8008842 <__kernel_rem_pio2+0x1d2>
 8008832:	f1bb 0f01 	cmp.w	fp, #1
 8008836:	f000 80bf 	beq.w	80089b8 <__kernel_rem_pio2+0x348>
 800883a:	f1bb 0f02 	cmp.w	fp, #2
 800883e:	f000 80c6 	beq.w	80089ce <__kernel_rem_pio2+0x35e>
 8008842:	f1b9 0f02 	cmp.w	r9, #2
 8008846:	d14c      	bne.n	80088e2 <__kernel_rem_pio2+0x272>
 8008848:	4632      	mov	r2, r6
 800884a:	463b      	mov	r3, r7
 800884c:	494e      	ldr	r1, [pc, #312]	@ (8008988 <__kernel_rem_pio2+0x318>)
 800884e:	2000      	movs	r0, #0
 8008850:	f7f7 fcbe 	bl	80001d0 <__aeabi_dsub>
 8008854:	4606      	mov	r6, r0
 8008856:	460f      	mov	r7, r1
 8008858:	2d00      	cmp	r5, #0
 800885a:	d042      	beq.n	80088e2 <__kernel_rem_pio2+0x272>
 800885c:	4658      	mov	r0, fp
 800885e:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8008978 <__kernel_rem_pio2+0x308>
 8008862:	f000 fa5d 	bl	8008d20 <scalbn>
 8008866:	4630      	mov	r0, r6
 8008868:	4639      	mov	r1, r7
 800886a:	ec53 2b10 	vmov	r2, r3, d0
 800886e:	f7f7 fcaf 	bl	80001d0 <__aeabi_dsub>
 8008872:	4606      	mov	r6, r0
 8008874:	460f      	mov	r7, r1
 8008876:	e034      	b.n	80088e2 <__kernel_rem_pio2+0x272>
 8008878:	4b44      	ldr	r3, [pc, #272]	@ (800898c <__kernel_rem_pio2+0x31c>)
 800887a:	2200      	movs	r2, #0
 800887c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008880:	f7f7 fe5e 	bl	8000540 <__aeabi_dmul>
 8008884:	f7f8 f8f6 	bl	8000a74 <__aeabi_d2iz>
 8008888:	f7f7 fdf0 	bl	800046c <__aeabi_i2d>
 800888c:	4b40      	ldr	r3, [pc, #256]	@ (8008990 <__kernel_rem_pio2+0x320>)
 800888e:	2200      	movs	r2, #0
 8008890:	4606      	mov	r6, r0
 8008892:	460f      	mov	r7, r1
 8008894:	f7f7 fe54 	bl	8000540 <__aeabi_dmul>
 8008898:	4602      	mov	r2, r0
 800889a:	460b      	mov	r3, r1
 800889c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088a0:	f7f7 fc96 	bl	80001d0 <__aeabi_dsub>
 80088a4:	f7f8 f8e6 	bl	8000a74 <__aeabi_d2iz>
 80088a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80088ac:	f849 0b04 	str.w	r0, [r9], #4
 80088b0:	4639      	mov	r1, r7
 80088b2:	4630      	mov	r0, r6
 80088b4:	f7f7 fc8e 	bl	80001d4 <__adddf3>
 80088b8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80088bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088c0:	e75d      	b.n	800877e <__kernel_rem_pio2+0x10e>
 80088c2:	d107      	bne.n	80088d4 <__kernel_rem_pio2+0x264>
 80088c4:	f108 33ff 	add.w	r3, r8, #4294967295
 80088c8:	aa0c      	add	r2, sp, #48	@ 0x30
 80088ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088ce:	ea4f 59e3 	mov.w	r9, r3, asr #23
 80088d2:	e79e      	b.n	8008812 <__kernel_rem_pio2+0x1a2>
 80088d4:	4b2f      	ldr	r3, [pc, #188]	@ (8008994 <__kernel_rem_pio2+0x324>)
 80088d6:	2200      	movs	r2, #0
 80088d8:	f7f8 f8b8 	bl	8000a4c <__aeabi_dcmpge>
 80088dc:	2800      	cmp	r0, #0
 80088de:	d143      	bne.n	8008968 <__kernel_rem_pio2+0x2f8>
 80088e0:	4681      	mov	r9, r0
 80088e2:	2200      	movs	r2, #0
 80088e4:	2300      	movs	r3, #0
 80088e6:	4630      	mov	r0, r6
 80088e8:	4639      	mov	r1, r7
 80088ea:	f7f8 f891 	bl	8000a10 <__aeabi_dcmpeq>
 80088ee:	2800      	cmp	r0, #0
 80088f0:	f000 80bf 	beq.w	8008a72 <__kernel_rem_pio2+0x402>
 80088f4:	f108 33ff 	add.w	r3, r8, #4294967295
 80088f8:	2200      	movs	r2, #0
 80088fa:	9900      	ldr	r1, [sp, #0]
 80088fc:	428b      	cmp	r3, r1
 80088fe:	da6e      	bge.n	80089de <__kernel_rem_pio2+0x36e>
 8008900:	2a00      	cmp	r2, #0
 8008902:	f000 8089 	beq.w	8008a18 <__kernel_rem_pio2+0x3a8>
 8008906:	f108 38ff 	add.w	r8, r8, #4294967295
 800890a:	ab0c      	add	r3, sp, #48	@ 0x30
 800890c:	f1ab 0b18 	sub.w	fp, fp, #24
 8008910:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d0f6      	beq.n	8008906 <__kernel_rem_pio2+0x296>
 8008918:	4658      	mov	r0, fp
 800891a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8008978 <__kernel_rem_pio2+0x308>
 800891e:	f000 f9ff 	bl	8008d20 <scalbn>
 8008922:	f108 0301 	add.w	r3, r8, #1
 8008926:	00da      	lsls	r2, r3, #3
 8008928:	9205      	str	r2, [sp, #20]
 800892a:	ec55 4b10 	vmov	r4, r5, d0
 800892e:	aa70      	add	r2, sp, #448	@ 0x1c0
 8008930:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800898c <__kernel_rem_pio2+0x31c>
 8008934:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8008938:	4646      	mov	r6, r8
 800893a:	f04f 0a00 	mov.w	sl, #0
 800893e:	2e00      	cmp	r6, #0
 8008940:	f280 80cf 	bge.w	8008ae2 <__kernel_rem_pio2+0x472>
 8008944:	4644      	mov	r4, r8
 8008946:	2c00      	cmp	r4, #0
 8008948:	f2c0 80fd 	blt.w	8008b46 <__kernel_rem_pio2+0x4d6>
 800894c:	4b12      	ldr	r3, [pc, #72]	@ (8008998 <__kernel_rem_pio2+0x328>)
 800894e:	461f      	mov	r7, r3
 8008950:	ab70      	add	r3, sp, #448	@ 0x1c0
 8008952:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008956:	9306      	str	r3, [sp, #24]
 8008958:	f04f 0a00 	mov.w	sl, #0
 800895c:	f04f 0b00 	mov.w	fp, #0
 8008960:	2600      	movs	r6, #0
 8008962:	eba8 0504 	sub.w	r5, r8, r4
 8008966:	e0e2      	b.n	8008b2e <__kernel_rem_pio2+0x4be>
 8008968:	f04f 0902 	mov.w	r9, #2
 800896c:	e754      	b.n	8008818 <__kernel_rem_pio2+0x1a8>
 800896e:	bf00      	nop
	...
 800897c:	3ff00000 	.word	0x3ff00000
 8008980:	0800c098 	.word	0x0800c098
 8008984:	40200000 	.word	0x40200000
 8008988:	3ff00000 	.word	0x3ff00000
 800898c:	3e700000 	.word	0x3e700000
 8008990:	41700000 	.word	0x41700000
 8008994:	3fe00000 	.word	0x3fe00000
 8008998:	0800c058 	.word	0x0800c058
 800899c:	f854 3b04 	ldr.w	r3, [r4], #4
 80089a0:	b945      	cbnz	r5, 80089b4 <__kernel_rem_pio2+0x344>
 80089a2:	b123      	cbz	r3, 80089ae <__kernel_rem_pio2+0x33e>
 80089a4:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 80089a8:	f844 3c04 	str.w	r3, [r4, #-4]
 80089ac:	2301      	movs	r3, #1
 80089ae:	3201      	adds	r2, #1
 80089b0:	461d      	mov	r5, r3
 80089b2:	e738      	b.n	8008826 <__kernel_rem_pio2+0x1b6>
 80089b4:	1acb      	subs	r3, r1, r3
 80089b6:	e7f7      	b.n	80089a8 <__kernel_rem_pio2+0x338>
 80089b8:	f108 32ff 	add.w	r2, r8, #4294967295
 80089bc:	ab0c      	add	r3, sp, #48	@ 0x30
 80089be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089c2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80089c6:	a90c      	add	r1, sp, #48	@ 0x30
 80089c8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80089cc:	e739      	b.n	8008842 <__kernel_rem_pio2+0x1d2>
 80089ce:	f108 32ff 	add.w	r2, r8, #4294967295
 80089d2:	ab0c      	add	r3, sp, #48	@ 0x30
 80089d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089d8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80089dc:	e7f3      	b.n	80089c6 <__kernel_rem_pio2+0x356>
 80089de:	a90c      	add	r1, sp, #48	@ 0x30
 80089e0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80089e4:	3b01      	subs	r3, #1
 80089e6:	430a      	orrs	r2, r1
 80089e8:	e787      	b.n	80088fa <__kernel_rem_pio2+0x28a>
 80089ea:	3401      	adds	r4, #1
 80089ec:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80089f0:	2a00      	cmp	r2, #0
 80089f2:	d0fa      	beq.n	80089ea <__kernel_rem_pio2+0x37a>
 80089f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089f6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80089fa:	eb0d 0503 	add.w	r5, sp, r3
 80089fe:	9b06      	ldr	r3, [sp, #24]
 8008a00:	aa20      	add	r2, sp, #128	@ 0x80
 8008a02:	4443      	add	r3, r8
 8008a04:	f108 0701 	add.w	r7, r8, #1
 8008a08:	3d98      	subs	r5, #152	@ 0x98
 8008a0a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8008a0e:	4444      	add	r4, r8
 8008a10:	42bc      	cmp	r4, r7
 8008a12:	da04      	bge.n	8008a1e <__kernel_rem_pio2+0x3ae>
 8008a14:	46a0      	mov	r8, r4
 8008a16:	e6a2      	b.n	800875e <__kernel_rem_pio2+0xee>
 8008a18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a1a:	2401      	movs	r4, #1
 8008a1c:	e7e6      	b.n	80089ec <__kernel_rem_pio2+0x37c>
 8008a1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a20:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8008a24:	f7f7 fd22 	bl	800046c <__aeabi_i2d>
 8008a28:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8008cf0 <__kernel_rem_pio2+0x680>
 8008a2c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008a30:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008a34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008a38:	46b2      	mov	sl, r6
 8008a3a:	f04f 0800 	mov.w	r8, #0
 8008a3e:	9b05      	ldr	r3, [sp, #20]
 8008a40:	4598      	cmp	r8, r3
 8008a42:	dd05      	ble.n	8008a50 <__kernel_rem_pio2+0x3e0>
 8008a44:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008a48:	3701      	adds	r7, #1
 8008a4a:	eca5 7b02 	vstmia	r5!, {d7}
 8008a4e:	e7df      	b.n	8008a10 <__kernel_rem_pio2+0x3a0>
 8008a50:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8008a54:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008a58:	f7f7 fd72 	bl	8000540 <__aeabi_dmul>
 8008a5c:	4602      	mov	r2, r0
 8008a5e:	460b      	mov	r3, r1
 8008a60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a64:	f7f7 fbb6 	bl	80001d4 <__adddf3>
 8008a68:	f108 0801 	add.w	r8, r8, #1
 8008a6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a70:	e7e5      	b.n	8008a3e <__kernel_rem_pio2+0x3ce>
 8008a72:	f1cb 0000 	rsb	r0, fp, #0
 8008a76:	ec47 6b10 	vmov	d0, r6, r7
 8008a7a:	f000 f951 	bl	8008d20 <scalbn>
 8008a7e:	ec55 4b10 	vmov	r4, r5, d0
 8008a82:	4b9d      	ldr	r3, [pc, #628]	@ (8008cf8 <__kernel_rem_pio2+0x688>)
 8008a84:	2200      	movs	r2, #0
 8008a86:	4620      	mov	r0, r4
 8008a88:	4629      	mov	r1, r5
 8008a8a:	f7f7 ffdf 	bl	8000a4c <__aeabi_dcmpge>
 8008a8e:	b300      	cbz	r0, 8008ad2 <__kernel_rem_pio2+0x462>
 8008a90:	4b9a      	ldr	r3, [pc, #616]	@ (8008cfc <__kernel_rem_pio2+0x68c>)
 8008a92:	2200      	movs	r2, #0
 8008a94:	4620      	mov	r0, r4
 8008a96:	4629      	mov	r1, r5
 8008a98:	f7f7 fd52 	bl	8000540 <__aeabi_dmul>
 8008a9c:	f7f7 ffea 	bl	8000a74 <__aeabi_d2iz>
 8008aa0:	4606      	mov	r6, r0
 8008aa2:	f7f7 fce3 	bl	800046c <__aeabi_i2d>
 8008aa6:	4b94      	ldr	r3, [pc, #592]	@ (8008cf8 <__kernel_rem_pio2+0x688>)
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	f7f7 fd49 	bl	8000540 <__aeabi_dmul>
 8008aae:	460b      	mov	r3, r1
 8008ab0:	4602      	mov	r2, r0
 8008ab2:	4629      	mov	r1, r5
 8008ab4:	4620      	mov	r0, r4
 8008ab6:	f7f7 fb8b 	bl	80001d0 <__aeabi_dsub>
 8008aba:	f7f7 ffdb 	bl	8000a74 <__aeabi_d2iz>
 8008abe:	ab0c      	add	r3, sp, #48	@ 0x30
 8008ac0:	f10b 0b18 	add.w	fp, fp, #24
 8008ac4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8008ac8:	f108 0801 	add.w	r8, r8, #1
 8008acc:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8008ad0:	e722      	b.n	8008918 <__kernel_rem_pio2+0x2a8>
 8008ad2:	4620      	mov	r0, r4
 8008ad4:	4629      	mov	r1, r5
 8008ad6:	f7f7 ffcd 	bl	8000a74 <__aeabi_d2iz>
 8008ada:	ab0c      	add	r3, sp, #48	@ 0x30
 8008adc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8008ae0:	e71a      	b.n	8008918 <__kernel_rem_pio2+0x2a8>
 8008ae2:	ab0c      	add	r3, sp, #48	@ 0x30
 8008ae4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008ae8:	f7f7 fcc0 	bl	800046c <__aeabi_i2d>
 8008aec:	4622      	mov	r2, r4
 8008aee:	462b      	mov	r3, r5
 8008af0:	f7f7 fd26 	bl	8000540 <__aeabi_dmul>
 8008af4:	4652      	mov	r2, sl
 8008af6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8008afa:	465b      	mov	r3, fp
 8008afc:	4620      	mov	r0, r4
 8008afe:	4629      	mov	r1, r5
 8008b00:	f7f7 fd1e 	bl	8000540 <__aeabi_dmul>
 8008b04:	3e01      	subs	r6, #1
 8008b06:	4604      	mov	r4, r0
 8008b08:	460d      	mov	r5, r1
 8008b0a:	e718      	b.n	800893e <__kernel_rem_pio2+0x2ce>
 8008b0c:	9906      	ldr	r1, [sp, #24]
 8008b0e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8008b12:	9106      	str	r1, [sp, #24]
 8008b14:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8008b18:	f7f7 fd12 	bl	8000540 <__aeabi_dmul>
 8008b1c:	4602      	mov	r2, r0
 8008b1e:	460b      	mov	r3, r1
 8008b20:	4650      	mov	r0, sl
 8008b22:	4659      	mov	r1, fp
 8008b24:	f7f7 fb56 	bl	80001d4 <__adddf3>
 8008b28:	3601      	adds	r6, #1
 8008b2a:	4682      	mov	sl, r0
 8008b2c:	468b      	mov	fp, r1
 8008b2e:	9b00      	ldr	r3, [sp, #0]
 8008b30:	429e      	cmp	r6, r3
 8008b32:	dc01      	bgt.n	8008b38 <__kernel_rem_pio2+0x4c8>
 8008b34:	42b5      	cmp	r5, r6
 8008b36:	dae9      	bge.n	8008b0c <__kernel_rem_pio2+0x49c>
 8008b38:	ab48      	add	r3, sp, #288	@ 0x120
 8008b3a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8008b3e:	e9c5 ab00 	strd	sl, fp, [r5]
 8008b42:	3c01      	subs	r4, #1
 8008b44:	e6ff      	b.n	8008946 <__kernel_rem_pio2+0x2d6>
 8008b46:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8008b48:	2b02      	cmp	r3, #2
 8008b4a:	dc0b      	bgt.n	8008b64 <__kernel_rem_pio2+0x4f4>
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	dc39      	bgt.n	8008bc4 <__kernel_rem_pio2+0x554>
 8008b50:	d05d      	beq.n	8008c0e <__kernel_rem_pio2+0x59e>
 8008b52:	9b02      	ldr	r3, [sp, #8]
 8008b54:	f003 0007 	and.w	r0, r3, #7
 8008b58:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8008b5c:	ecbd 8b02 	vpop	{d8}
 8008b60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b64:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8008b66:	2b03      	cmp	r3, #3
 8008b68:	d1f3      	bne.n	8008b52 <__kernel_rem_pio2+0x4e2>
 8008b6a:	9b05      	ldr	r3, [sp, #20]
 8008b6c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008b70:	eb0d 0403 	add.w	r4, sp, r3
 8008b74:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8008b78:	4625      	mov	r5, r4
 8008b7a:	46c2      	mov	sl, r8
 8008b7c:	f1ba 0f00 	cmp.w	sl, #0
 8008b80:	f1a5 0508 	sub.w	r5, r5, #8
 8008b84:	dc6b      	bgt.n	8008c5e <__kernel_rem_pio2+0x5ee>
 8008b86:	4645      	mov	r5, r8
 8008b88:	2d01      	cmp	r5, #1
 8008b8a:	f1a4 0408 	sub.w	r4, r4, #8
 8008b8e:	f300 8087 	bgt.w	8008ca0 <__kernel_rem_pio2+0x630>
 8008b92:	9c05      	ldr	r4, [sp, #20]
 8008b94:	ab48      	add	r3, sp, #288	@ 0x120
 8008b96:	441c      	add	r4, r3
 8008b98:	2000      	movs	r0, #0
 8008b9a:	2100      	movs	r1, #0
 8008b9c:	f1b8 0f01 	cmp.w	r8, #1
 8008ba0:	f300 809c 	bgt.w	8008cdc <__kernel_rem_pio2+0x66c>
 8008ba4:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8008ba8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8008bac:	f1b9 0f00 	cmp.w	r9, #0
 8008bb0:	f040 80a6 	bne.w	8008d00 <__kernel_rem_pio2+0x690>
 8008bb4:	9b04      	ldr	r3, [sp, #16]
 8008bb6:	e9c3 7800 	strd	r7, r8, [r3]
 8008bba:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8008bbe:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8008bc2:	e7c6      	b.n	8008b52 <__kernel_rem_pio2+0x4e2>
 8008bc4:	9d05      	ldr	r5, [sp, #20]
 8008bc6:	ab48      	add	r3, sp, #288	@ 0x120
 8008bc8:	441d      	add	r5, r3
 8008bca:	4644      	mov	r4, r8
 8008bcc:	2000      	movs	r0, #0
 8008bce:	2100      	movs	r1, #0
 8008bd0:	2c00      	cmp	r4, #0
 8008bd2:	da35      	bge.n	8008c40 <__kernel_rem_pio2+0x5d0>
 8008bd4:	f1b9 0f00 	cmp.w	r9, #0
 8008bd8:	d038      	beq.n	8008c4c <__kernel_rem_pio2+0x5dc>
 8008bda:	4602      	mov	r2, r0
 8008bdc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008be0:	9c04      	ldr	r4, [sp, #16]
 8008be2:	e9c4 2300 	strd	r2, r3, [r4]
 8008be6:	4602      	mov	r2, r0
 8008be8:	460b      	mov	r3, r1
 8008bea:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8008bee:	f7f7 faef 	bl	80001d0 <__aeabi_dsub>
 8008bf2:	ad4a      	add	r5, sp, #296	@ 0x128
 8008bf4:	2401      	movs	r4, #1
 8008bf6:	45a0      	cmp	r8, r4
 8008bf8:	da2b      	bge.n	8008c52 <__kernel_rem_pio2+0x5e2>
 8008bfa:	f1b9 0f00 	cmp.w	r9, #0
 8008bfe:	d002      	beq.n	8008c06 <__kernel_rem_pio2+0x596>
 8008c00:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008c04:	4619      	mov	r1, r3
 8008c06:	9b04      	ldr	r3, [sp, #16]
 8008c08:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008c0c:	e7a1      	b.n	8008b52 <__kernel_rem_pio2+0x4e2>
 8008c0e:	9c05      	ldr	r4, [sp, #20]
 8008c10:	ab48      	add	r3, sp, #288	@ 0x120
 8008c12:	441c      	add	r4, r3
 8008c14:	2000      	movs	r0, #0
 8008c16:	2100      	movs	r1, #0
 8008c18:	f1b8 0f00 	cmp.w	r8, #0
 8008c1c:	da09      	bge.n	8008c32 <__kernel_rem_pio2+0x5c2>
 8008c1e:	f1b9 0f00 	cmp.w	r9, #0
 8008c22:	d002      	beq.n	8008c2a <__kernel_rem_pio2+0x5ba>
 8008c24:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008c28:	4619      	mov	r1, r3
 8008c2a:	9b04      	ldr	r3, [sp, #16]
 8008c2c:	e9c3 0100 	strd	r0, r1, [r3]
 8008c30:	e78f      	b.n	8008b52 <__kernel_rem_pio2+0x4e2>
 8008c32:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008c36:	f7f7 facd 	bl	80001d4 <__adddf3>
 8008c3a:	f108 38ff 	add.w	r8, r8, #4294967295
 8008c3e:	e7eb      	b.n	8008c18 <__kernel_rem_pio2+0x5a8>
 8008c40:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8008c44:	f7f7 fac6 	bl	80001d4 <__adddf3>
 8008c48:	3c01      	subs	r4, #1
 8008c4a:	e7c1      	b.n	8008bd0 <__kernel_rem_pio2+0x560>
 8008c4c:	4602      	mov	r2, r0
 8008c4e:	460b      	mov	r3, r1
 8008c50:	e7c6      	b.n	8008be0 <__kernel_rem_pio2+0x570>
 8008c52:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8008c56:	f7f7 fabd 	bl	80001d4 <__adddf3>
 8008c5a:	3401      	adds	r4, #1
 8008c5c:	e7cb      	b.n	8008bf6 <__kernel_rem_pio2+0x586>
 8008c5e:	ed95 7b00 	vldr	d7, [r5]
 8008c62:	ed8d 7b00 	vstr	d7, [sp]
 8008c66:	ed95 7b02 	vldr	d7, [r5, #8]
 8008c6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008c6e:	ec53 2b17 	vmov	r2, r3, d7
 8008c72:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008c76:	f7f7 faad 	bl	80001d4 <__adddf3>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	460b      	mov	r3, r1
 8008c7e:	4606      	mov	r6, r0
 8008c80:	460f      	mov	r7, r1
 8008c82:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008c86:	f7f7 faa3 	bl	80001d0 <__aeabi_dsub>
 8008c8a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c8e:	f7f7 faa1 	bl	80001d4 <__adddf3>
 8008c92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c96:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8008c9a:	e9c5 6700 	strd	r6, r7, [r5]
 8008c9e:	e76d      	b.n	8008b7c <__kernel_rem_pio2+0x50c>
 8008ca0:	ed94 7b00 	vldr	d7, [r4]
 8008ca4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8008ca8:	ec51 0b17 	vmov	r0, r1, d7
 8008cac:	4652      	mov	r2, sl
 8008cae:	465b      	mov	r3, fp
 8008cb0:	ed8d 7b00 	vstr	d7, [sp]
 8008cb4:	f7f7 fa8e 	bl	80001d4 <__adddf3>
 8008cb8:	4602      	mov	r2, r0
 8008cba:	460b      	mov	r3, r1
 8008cbc:	4606      	mov	r6, r0
 8008cbe:	460f      	mov	r7, r1
 8008cc0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008cc4:	f7f7 fa84 	bl	80001d0 <__aeabi_dsub>
 8008cc8:	4652      	mov	r2, sl
 8008cca:	465b      	mov	r3, fp
 8008ccc:	f7f7 fa82 	bl	80001d4 <__adddf3>
 8008cd0:	3d01      	subs	r5, #1
 8008cd2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008cd6:	e9c4 6700 	strd	r6, r7, [r4]
 8008cda:	e755      	b.n	8008b88 <__kernel_rem_pio2+0x518>
 8008cdc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008ce0:	f7f7 fa78 	bl	80001d4 <__adddf3>
 8008ce4:	f108 38ff 	add.w	r8, r8, #4294967295
 8008ce8:	e758      	b.n	8008b9c <__kernel_rem_pio2+0x52c>
 8008cea:	bf00      	nop
 8008cec:	f3af 8000 	nop.w
	...
 8008cf8:	41700000 	.word	0x41700000
 8008cfc:	3e700000 	.word	0x3e700000
 8008d00:	9b04      	ldr	r3, [sp, #16]
 8008d02:	9a04      	ldr	r2, [sp, #16]
 8008d04:	601f      	str	r7, [r3, #0]
 8008d06:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8008d0a:	605c      	str	r4, [r3, #4]
 8008d0c:	609d      	str	r5, [r3, #8]
 8008d0e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008d12:	60d3      	str	r3, [r2, #12]
 8008d14:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008d18:	6110      	str	r0, [r2, #16]
 8008d1a:	6153      	str	r3, [r2, #20]
 8008d1c:	e719      	b.n	8008b52 <__kernel_rem_pio2+0x4e2>
 8008d1e:	bf00      	nop

08008d20 <scalbn>:
 8008d20:	b570      	push	{r4, r5, r6, lr}
 8008d22:	ec55 4b10 	vmov	r4, r5, d0
 8008d26:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8008d2a:	4606      	mov	r6, r0
 8008d2c:	462b      	mov	r3, r5
 8008d2e:	b991      	cbnz	r1, 8008d56 <scalbn+0x36>
 8008d30:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8008d34:	4323      	orrs	r3, r4
 8008d36:	d03d      	beq.n	8008db4 <scalbn+0x94>
 8008d38:	4b35      	ldr	r3, [pc, #212]	@ (8008e10 <scalbn+0xf0>)
 8008d3a:	4620      	mov	r0, r4
 8008d3c:	4629      	mov	r1, r5
 8008d3e:	2200      	movs	r2, #0
 8008d40:	f7f7 fbfe 	bl	8000540 <__aeabi_dmul>
 8008d44:	4b33      	ldr	r3, [pc, #204]	@ (8008e14 <scalbn+0xf4>)
 8008d46:	429e      	cmp	r6, r3
 8008d48:	4604      	mov	r4, r0
 8008d4a:	460d      	mov	r5, r1
 8008d4c:	da0f      	bge.n	8008d6e <scalbn+0x4e>
 8008d4e:	a328      	add	r3, pc, #160	@ (adr r3, 8008df0 <scalbn+0xd0>)
 8008d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d54:	e01e      	b.n	8008d94 <scalbn+0x74>
 8008d56:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8008d5a:	4291      	cmp	r1, r2
 8008d5c:	d10b      	bne.n	8008d76 <scalbn+0x56>
 8008d5e:	4622      	mov	r2, r4
 8008d60:	4620      	mov	r0, r4
 8008d62:	4629      	mov	r1, r5
 8008d64:	f7f7 fa36 	bl	80001d4 <__adddf3>
 8008d68:	4604      	mov	r4, r0
 8008d6a:	460d      	mov	r5, r1
 8008d6c:	e022      	b.n	8008db4 <scalbn+0x94>
 8008d6e:	460b      	mov	r3, r1
 8008d70:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8008d74:	3936      	subs	r1, #54	@ 0x36
 8008d76:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8008d7a:	4296      	cmp	r6, r2
 8008d7c:	dd0d      	ble.n	8008d9a <scalbn+0x7a>
 8008d7e:	2d00      	cmp	r5, #0
 8008d80:	a11d      	add	r1, pc, #116	@ (adr r1, 8008df8 <scalbn+0xd8>)
 8008d82:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d86:	da02      	bge.n	8008d8e <scalbn+0x6e>
 8008d88:	a11d      	add	r1, pc, #116	@ (adr r1, 8008e00 <scalbn+0xe0>)
 8008d8a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d8e:	a31a      	add	r3, pc, #104	@ (adr r3, 8008df8 <scalbn+0xd8>)
 8008d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d94:	f7f7 fbd4 	bl	8000540 <__aeabi_dmul>
 8008d98:	e7e6      	b.n	8008d68 <scalbn+0x48>
 8008d9a:	1872      	adds	r2, r6, r1
 8008d9c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8008da0:	428a      	cmp	r2, r1
 8008da2:	dcec      	bgt.n	8008d7e <scalbn+0x5e>
 8008da4:	2a00      	cmp	r2, #0
 8008da6:	dd08      	ble.n	8008dba <scalbn+0x9a>
 8008da8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8008dac:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8008db0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008db4:	ec45 4b10 	vmov	d0, r4, r5
 8008db8:	bd70      	pop	{r4, r5, r6, pc}
 8008dba:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8008dbe:	da08      	bge.n	8008dd2 <scalbn+0xb2>
 8008dc0:	2d00      	cmp	r5, #0
 8008dc2:	a10b      	add	r1, pc, #44	@ (adr r1, 8008df0 <scalbn+0xd0>)
 8008dc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008dc8:	dac1      	bge.n	8008d4e <scalbn+0x2e>
 8008dca:	a10f      	add	r1, pc, #60	@ (adr r1, 8008e08 <scalbn+0xe8>)
 8008dcc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008dd0:	e7bd      	b.n	8008d4e <scalbn+0x2e>
 8008dd2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8008dd6:	3236      	adds	r2, #54	@ 0x36
 8008dd8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8008ddc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008de0:	4620      	mov	r0, r4
 8008de2:	4b0d      	ldr	r3, [pc, #52]	@ (8008e18 <scalbn+0xf8>)
 8008de4:	4629      	mov	r1, r5
 8008de6:	2200      	movs	r2, #0
 8008de8:	e7d4      	b.n	8008d94 <scalbn+0x74>
 8008dea:	bf00      	nop
 8008dec:	f3af 8000 	nop.w
 8008df0:	c2f8f359 	.word	0xc2f8f359
 8008df4:	01a56e1f 	.word	0x01a56e1f
 8008df8:	8800759c 	.word	0x8800759c
 8008dfc:	7e37e43c 	.word	0x7e37e43c
 8008e00:	8800759c 	.word	0x8800759c
 8008e04:	fe37e43c 	.word	0xfe37e43c
 8008e08:	c2f8f359 	.word	0xc2f8f359
 8008e0c:	81a56e1f 	.word	0x81a56e1f
 8008e10:	43500000 	.word	0x43500000
 8008e14:	ffff3cb0 	.word	0xffff3cb0
 8008e18:	3c900000 	.word	0x3c900000
 8008e1c:	00000000 	.word	0x00000000

08008e20 <floor>:
 8008e20:	ec51 0b10 	vmov	r0, r1, d0
 8008e24:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008e28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e2c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8008e30:	2e13      	cmp	r6, #19
 8008e32:	460c      	mov	r4, r1
 8008e34:	4605      	mov	r5, r0
 8008e36:	4680      	mov	r8, r0
 8008e38:	dc34      	bgt.n	8008ea4 <floor+0x84>
 8008e3a:	2e00      	cmp	r6, #0
 8008e3c:	da17      	bge.n	8008e6e <floor+0x4e>
 8008e3e:	a332      	add	r3, pc, #200	@ (adr r3, 8008f08 <floor+0xe8>)
 8008e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e44:	f7f7 f9c6 	bl	80001d4 <__adddf3>
 8008e48:	2200      	movs	r2, #0
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	f7f7 fe08 	bl	8000a60 <__aeabi_dcmpgt>
 8008e50:	b150      	cbz	r0, 8008e68 <floor+0x48>
 8008e52:	2c00      	cmp	r4, #0
 8008e54:	da55      	bge.n	8008f02 <floor+0xe2>
 8008e56:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8008e5a:	432c      	orrs	r4, r5
 8008e5c:	2500      	movs	r5, #0
 8008e5e:	42ac      	cmp	r4, r5
 8008e60:	4c2b      	ldr	r4, [pc, #172]	@ (8008f10 <floor+0xf0>)
 8008e62:	bf08      	it	eq
 8008e64:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8008e68:	4621      	mov	r1, r4
 8008e6a:	4628      	mov	r0, r5
 8008e6c:	e023      	b.n	8008eb6 <floor+0x96>
 8008e6e:	4f29      	ldr	r7, [pc, #164]	@ (8008f14 <floor+0xf4>)
 8008e70:	4137      	asrs	r7, r6
 8008e72:	ea01 0307 	and.w	r3, r1, r7
 8008e76:	4303      	orrs	r3, r0
 8008e78:	d01d      	beq.n	8008eb6 <floor+0x96>
 8008e7a:	a323      	add	r3, pc, #140	@ (adr r3, 8008f08 <floor+0xe8>)
 8008e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e80:	f7f7 f9a8 	bl	80001d4 <__adddf3>
 8008e84:	2200      	movs	r2, #0
 8008e86:	2300      	movs	r3, #0
 8008e88:	f7f7 fdea 	bl	8000a60 <__aeabi_dcmpgt>
 8008e8c:	2800      	cmp	r0, #0
 8008e8e:	d0eb      	beq.n	8008e68 <floor+0x48>
 8008e90:	2c00      	cmp	r4, #0
 8008e92:	bfbe      	ittt	lt
 8008e94:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8008e98:	4133      	asrlt	r3, r6
 8008e9a:	18e4      	addlt	r4, r4, r3
 8008e9c:	ea24 0407 	bic.w	r4, r4, r7
 8008ea0:	2500      	movs	r5, #0
 8008ea2:	e7e1      	b.n	8008e68 <floor+0x48>
 8008ea4:	2e33      	cmp	r6, #51	@ 0x33
 8008ea6:	dd0a      	ble.n	8008ebe <floor+0x9e>
 8008ea8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8008eac:	d103      	bne.n	8008eb6 <floor+0x96>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	460b      	mov	r3, r1
 8008eb2:	f7f7 f98f 	bl	80001d4 <__adddf3>
 8008eb6:	ec41 0b10 	vmov	d0, r0, r1
 8008eba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ebe:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8008ec2:	f04f 37ff 	mov.w	r7, #4294967295
 8008ec6:	40df      	lsrs	r7, r3
 8008ec8:	4207      	tst	r7, r0
 8008eca:	d0f4      	beq.n	8008eb6 <floor+0x96>
 8008ecc:	a30e      	add	r3, pc, #56	@ (adr r3, 8008f08 <floor+0xe8>)
 8008ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ed2:	f7f7 f97f 	bl	80001d4 <__adddf3>
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	2300      	movs	r3, #0
 8008eda:	f7f7 fdc1 	bl	8000a60 <__aeabi_dcmpgt>
 8008ede:	2800      	cmp	r0, #0
 8008ee0:	d0c2      	beq.n	8008e68 <floor+0x48>
 8008ee2:	2c00      	cmp	r4, #0
 8008ee4:	da0a      	bge.n	8008efc <floor+0xdc>
 8008ee6:	2e14      	cmp	r6, #20
 8008ee8:	d101      	bne.n	8008eee <floor+0xce>
 8008eea:	3401      	adds	r4, #1
 8008eec:	e006      	b.n	8008efc <floor+0xdc>
 8008eee:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	40b3      	lsls	r3, r6
 8008ef6:	441d      	add	r5, r3
 8008ef8:	4545      	cmp	r5, r8
 8008efa:	d3f6      	bcc.n	8008eea <floor+0xca>
 8008efc:	ea25 0507 	bic.w	r5, r5, r7
 8008f00:	e7b2      	b.n	8008e68 <floor+0x48>
 8008f02:	2500      	movs	r5, #0
 8008f04:	462c      	mov	r4, r5
 8008f06:	e7af      	b.n	8008e68 <floor+0x48>
 8008f08:	8800759c 	.word	0x8800759c
 8008f0c:	7e37e43c 	.word	0x7e37e43c
 8008f10:	bff00000 	.word	0xbff00000
 8008f14:	000fffff 	.word	0x000fffff

08008f18 <_init>:
 8008f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f1a:	bf00      	nop
 8008f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f1e:	bc08      	pop	{r3}
 8008f20:	469e      	mov	lr, r3
 8008f22:	4770      	bx	lr

08008f24 <_fini>:
 8008f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f26:	bf00      	nop
 8008f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f2a:	bc08      	pop	{r3}
 8008f2c:	469e      	mov	lr, r3
 8008f2e:	4770      	bx	lr
