tt10-verilog-template/
test/__pycache__/
test/sim_build/
test/results.xml
test/tb.vcd

.DS_Store
.idea
*.vcd
runs
tt_submission
src/user_config.json
src/config_merged.json
test/sim_build
test/__pycache__/
test/results.xml
test/gate_level_netlist.v
