

================================================================
== Vitis HLS Report for 'axi_encrypt'
================================================================
* Date:           Tue May 28 19:29:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        EsperimentiVitisHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.008 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      150|      206|  1.500 us|  2.060 us|  151|  207|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%k_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %k"   --->   Operation 26 'read' 'k_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%npub_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %npub"   --->   Operation 27 'read' 'npub_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%nsec_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %nsec"   --->   Operation 28 'read' 'nsec_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%ad_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ad"   --->   Operation 29 'read' 'ad_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%m_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %m"   --->   Operation 30 'read' 'm_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c"   --->   Operation 31 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%c_u8 = alloca i64 1" [EsperimentiVitisHLS/source/temp.c:118]   --->   Operation 32 'alloca' 'c_u8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%c_u8_1 = alloca i64 1" [EsperimentiVitisHLS/source/temp.c:118]   --->   Operation 33 'alloca' 'c_u8_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%c_u8_2 = alloca i64 1" [EsperimentiVitisHLS/source/temp.c:118]   --->   Operation 34 'alloca' 'c_u8_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%c_u8_3 = alloca i64 1" [EsperimentiVitisHLS/source/temp.c:118]   --->   Operation 35 'alloca' 'c_u8_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %c_read, i32 3, i32 63" [EsperimentiVitisHLS/source/temp.c:125]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %m_read, i32 3, i32 63" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 37 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %ad_read, i32 3, i32 63" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 38 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %nsec_read, i32 3, i32 63" [EsperimentiVitisHLS/source/temp.c:136]   --->   Operation 39 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %npub_read, i32 3, i32 63" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 40 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %k_read, i32 3, i32 63" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 41 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i61 %trunc_ln" [EsperimentiVitisHLS/source/temp.c:125]   --->   Operation 42 'sext' 'sext_ln125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln125" [EsperimentiVitisHLS/source/temp.c:125]   --->   Operation 43 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 4" [EsperimentiVitisHLS/source/temp.c:125]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 45 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 4" [EsperimentiVitisHLS/source/temp.c:125]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 46 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 4" [EsperimentiVitisHLS/source/temp.c:125]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 47 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 4" [EsperimentiVitisHLS/source/temp.c:125]   --->   Operation 47 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 48 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 4" [EsperimentiVitisHLS/source/temp.c:125]   --->   Operation 48 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i61 %trunc_ln2" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 49 'sext' 'sext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i64 %gmem, i64 %sext_ln130" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 50 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [8/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 2" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 51 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 52 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 4" [EsperimentiVitisHLS/source/temp.c:125]   --->   Operation 52 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 53 [7/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 2" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 53 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i61 %trunc_ln3" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 54 'sext' 'sext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i64 %gmem, i64 %sext_ln133" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 55 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [8/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_2, i32 2" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 56 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 57 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 4" [EsperimentiVitisHLS/source/temp.c:125]   --->   Operation 57 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 58 [6/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 2" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 58 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 59 [7/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_2, i32 2" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 59 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i61 %trunc_ln4" [EsperimentiVitisHLS/source/temp.c:136]   --->   Operation 60 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i64 %gmem, i64 %sext_ln136" [EsperimentiVitisHLS/source/temp.c:136]   --->   Operation 61 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [8/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_3, i32 2" [EsperimentiVitisHLS/source/temp.c:136]   --->   Operation 62 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 63 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 4" [EsperimentiVitisHLS/source/temp.c:125]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 64 [5/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 2" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 64 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 65 [6/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_2, i32 2" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 65 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 66 [7/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_3, i32 2" [EsperimentiVitisHLS/source/temp.c:136]   --->   Operation 66 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i61 %trunc_ln5" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 67 'sext' 'sext_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i64 %gmem, i64 %sext_ln139" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 68 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [8/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_4, i32 2" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 69 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 70 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr" [EsperimentiVitisHLS/source/temp.c:125]   --->   Operation 70 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 71 [4/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 2" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 71 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 72 [5/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_2, i32 2" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 72 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 73 [6/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_3, i32 2" [EsperimentiVitisHLS/source/temp.c:136]   --->   Operation 73 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 74 [7/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_4, i32 2" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 74 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln142 = sext i61 %trunc_ln6" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 75 'sext' 'sext_ln142' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i64 %gmem, i64 %sext_ln142" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 76 'getelementptr' 'gmem_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [8/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_5, i32 2" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 77 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 78 [1/1] (7.30ns)   --->   "%gmem_addr_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr" [EsperimentiVitisHLS/source/temp.c:125]   --->   Operation 78 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 79 [2/2] (4.18ns)   --->   "%call_ln125 = call void @u64_to_u8_array, i64 %gmem_addr_read, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i5 0" [EsperimentiVitisHLS/source/temp.c:125]   --->   Operation 79 'call' 'call_ln125' <Predicate = true> <Delay = 4.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 80 [3/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 2" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 80 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 81 [4/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_2, i32 2" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 81 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 82 [5/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_3, i32 2" [EsperimentiVitisHLS/source/temp.c:136]   --->   Operation 82 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 83 [6/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_4, i32 2" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 83 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 84 [7/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_5, i32 2" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 84 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 85 [1/1] (7.30ns)   --->   "%gmem_addr_read_2 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr" [EsperimentiVitisHLS/source/temp.c:125]   --->   Operation 85 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln125 = call void @u64_to_u8_array, i64 %gmem_addr_read, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i5 0" [EsperimentiVitisHLS/source/temp.c:125]   --->   Operation 86 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 87 [2/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 2" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 87 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 88 [3/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_2, i32 2" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 88 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 89 [4/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_3, i32 2" [EsperimentiVitisHLS/source/temp.c:136]   --->   Operation 89 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 90 [5/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_4, i32 2" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 90 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 91 [6/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_5, i32 2" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 91 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 92 [1/1] (7.30ns)   --->   "%gmem_addr_read_3 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr" [EsperimentiVitisHLS/source/temp.c:125]   --->   Operation 92 'read' 'gmem_addr_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 93 [2/2] (4.18ns)   --->   "%call_ln126 = call void @u64_to_u8_array, i64 %gmem_addr_read_1, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i5 8" [EsperimentiVitisHLS/source/temp.c:126]   --->   Operation 93 'call' 'call_ln126' <Predicate = true> <Delay = 4.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 94 [1/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 2" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 94 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 95 [2/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_2, i32 2" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 95 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 96 [3/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_3, i32 2" [EsperimentiVitisHLS/source/temp.c:136]   --->   Operation 96 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 97 [4/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_4, i32 2" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 97 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 98 [5/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_5, i32 2" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 98 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln126 = call void @u64_to_u8_array, i64 %gmem_addr_read_1, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i5 8" [EsperimentiVitisHLS/source/temp.c:126]   --->   Operation 99 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 100 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_1" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 100 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 101 [1/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_2, i32 2" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 101 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 102 [2/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_3, i32 2" [EsperimentiVitisHLS/source/temp.c:136]   --->   Operation 102 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 103 [3/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_4, i32 2" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 103 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 104 [4/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_5, i32 2" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 104 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 105 [2/2] (4.18ns)   --->   "%call_ln127 = call void @u64_to_u8_array, i64 %gmem_addr_read_2, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i5 16" [EsperimentiVitisHLS/source/temp.c:127]   --->   Operation 105 'call' 'call_ln127' <Predicate = true> <Delay = 4.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 106 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_1" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 106 'read' 'gmem_addr_1_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 107 [1/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_3, i32 2" [EsperimentiVitisHLS/source/temp.c:136]   --->   Operation 107 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 108 [2/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_4, i32 2" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 108 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 109 [3/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_5, i32 2" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 109 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln127 = call void @u64_to_u8_array, i64 %gmem_addr_read_2, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i5 16" [EsperimentiVitisHLS/source/temp.c:127]   --->   Operation 110 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 111 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_2" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 111 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 112 [1/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_4, i32 2" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 112 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 113 [2/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_5, i32 2" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 113 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 114 [2/2] (4.18ns)   --->   "%call_ln128 = call void @u64_to_u8_array, i64 %gmem_addr_read_3, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i5 24" [EsperimentiVitisHLS/source/temp.c:128]   --->   Operation 114 'call' 'call_ln128' <Predicate = true> <Delay = 4.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 115 [1/1] (7.30ns)   --->   "%gmem_addr_2_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_2" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 115 'read' 'gmem_addr_2_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 116 [1/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_5, i32 2" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 116 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln128 = call void @u64_to_u8_array, i64 %gmem_addr_read_3, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i5 24" [EsperimentiVitisHLS/source/temp.c:128]   --->   Operation 117 'call' 'call_ln128' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 118 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_3" [EsperimentiVitisHLS/source/temp.c:136]   --->   Operation 118 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 119 [1/1] (7.30ns)   --->   "%gmem_addr_3_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_3" [EsperimentiVitisHLS/source/temp.c:136]   --->   Operation 119 'read' 'gmem_addr_3_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 120 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_4" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 120 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 121 [1/1] (7.30ns)   --->   "%gmem_addr_4_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_4" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 121 'read' 'gmem_addr_4_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 122 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_5" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 122 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 123 [1/1] (2.42ns)   --->   "%call_ret42 = call i128 @u64_to_u8_array.clone, i64 %gmem_addr_1_read, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i4 0" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 123 'call' 'call_ret42' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 124 [1/1] (0.00ns)   --->   "%m_u8 = extractvalue i128 %call_ret42" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 124 'extractvalue' 'm_u8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 125 [1/1] (0.00ns)   --->   "%m_u8_1 = extractvalue i128 %call_ret42" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 125 'extractvalue' 'm_u8_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 126 [1/1] (0.00ns)   --->   "%m_u8_2 = extractvalue i128 %call_ret42" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 126 'extractvalue' 'm_u8_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 127 [1/1] (0.00ns)   --->   "%m_u8_3 = extractvalue i128 %call_ret42" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 127 'extractvalue' 'm_u8_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 128 [1/1] (0.00ns)   --->   "%m_u8_4 = extractvalue i128 %call_ret42" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 128 'extractvalue' 'm_u8_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 129 [1/1] (0.00ns)   --->   "%m_u8_5 = extractvalue i128 %call_ret42" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 129 'extractvalue' 'm_u8_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "%m_u8_6 = extractvalue i128 %call_ret42" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 130 'extractvalue' 'm_u8_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 131 [1/1] (0.00ns)   --->   "%m_u8_7 = extractvalue i128 %call_ret42" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 131 'extractvalue' 'm_u8_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "%m_u8_8 = extractvalue i128 %call_ret42" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 132 'extractvalue' 'm_u8_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%m_u8_9 = extractvalue i128 %call_ret42" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 133 'extractvalue' 'm_u8_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "%m_u8_10 = extractvalue i128 %call_ret42" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 134 'extractvalue' 'm_u8_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%m_u8_11 = extractvalue i128 %call_ret42" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 135 'extractvalue' 'm_u8_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "%m_u8_12 = extractvalue i128 %call_ret42" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 136 'extractvalue' 'm_u8_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "%m_u8_13 = extractvalue i128 %call_ret42" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 137 'extractvalue' 'm_u8_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "%m_u8_14 = extractvalue i128 %call_ret42" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 138 'extractvalue' 'm_u8_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%m_u8_15 = extractvalue i128 %call_ret42" [EsperimentiVitisHLS/source/temp.c:130]   --->   Operation 139 'extractvalue' 'm_u8_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (2.42ns)   --->   "%call_ret43 = call i128 @u64_to_u8_array.clone, i64 %gmem_addr_1_read_1, i8 %m_u8, i8 %m_u8_1, i8 %m_u8_2, i8 %m_u8_3, i8 %m_u8_4, i8 %m_u8_5, i8 %m_u8_6, i8 %m_u8_7, i8 %m_u8_8, i8 %m_u8_9, i8 %m_u8_10, i8 %m_u8_11, i8 %m_u8_12, i8 %m_u8_13, i8 %m_u8_14, i8 %m_u8_15, i4 8" [EsperimentiVitisHLS/source/temp.c:131]   --->   Operation 140 'call' 'call_ret43' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%m_u8_16 = extractvalue i128 %call_ret43" [EsperimentiVitisHLS/source/temp.c:131]   --->   Operation 141 'extractvalue' 'm_u8_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%m_u8_17 = extractvalue i128 %call_ret43" [EsperimentiVitisHLS/source/temp.c:131]   --->   Operation 142 'extractvalue' 'm_u8_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%m_u8_18 = extractvalue i128 %call_ret43" [EsperimentiVitisHLS/source/temp.c:131]   --->   Operation 143 'extractvalue' 'm_u8_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%m_u8_19 = extractvalue i128 %call_ret43" [EsperimentiVitisHLS/source/temp.c:131]   --->   Operation 144 'extractvalue' 'm_u8_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%m_u8_20 = extractvalue i128 %call_ret43" [EsperimentiVitisHLS/source/temp.c:131]   --->   Operation 145 'extractvalue' 'm_u8_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%m_u8_21 = extractvalue i128 %call_ret43" [EsperimentiVitisHLS/source/temp.c:131]   --->   Operation 146 'extractvalue' 'm_u8_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%m_u8_22 = extractvalue i128 %call_ret43" [EsperimentiVitisHLS/source/temp.c:131]   --->   Operation 147 'extractvalue' 'm_u8_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%m_u8_23 = extractvalue i128 %call_ret43" [EsperimentiVitisHLS/source/temp.c:131]   --->   Operation 148 'extractvalue' 'm_u8_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%m_u8_24 = extractvalue i128 %call_ret43" [EsperimentiVitisHLS/source/temp.c:131]   --->   Operation 149 'extractvalue' 'm_u8_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%m_u8_25 = extractvalue i128 %call_ret43" [EsperimentiVitisHLS/source/temp.c:131]   --->   Operation 150 'extractvalue' 'm_u8_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%m_u8_26 = extractvalue i128 %call_ret43" [EsperimentiVitisHLS/source/temp.c:131]   --->   Operation 151 'extractvalue' 'm_u8_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%m_u8_27 = extractvalue i128 %call_ret43" [EsperimentiVitisHLS/source/temp.c:131]   --->   Operation 152 'extractvalue' 'm_u8_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%m_u8_28 = extractvalue i128 %call_ret43" [EsperimentiVitisHLS/source/temp.c:131]   --->   Operation 153 'extractvalue' 'm_u8_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%m_u8_29 = extractvalue i128 %call_ret43" [EsperimentiVitisHLS/source/temp.c:131]   --->   Operation 154 'extractvalue' 'm_u8_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%m_u8_30 = extractvalue i128 %call_ret43" [EsperimentiVitisHLS/source/temp.c:131]   --->   Operation 155 'extractvalue' 'm_u8_30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%m_u8_31 = extractvalue i128 %call_ret43" [EsperimentiVitisHLS/source/temp.c:131]   --->   Operation 156 'extractvalue' 'm_u8_31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (2.42ns)   --->   "%call_ret44 = call i128 @u64_to_u8_array.clone, i64 %gmem_addr_2_read, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i4 0" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 157 'call' 'call_ret44' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%ad_u8 = extractvalue i128 %call_ret44" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 158 'extractvalue' 'ad_u8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%ad_u8_1 = extractvalue i128 %call_ret44" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 159 'extractvalue' 'ad_u8_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%ad_u8_2 = extractvalue i128 %call_ret44" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 160 'extractvalue' 'ad_u8_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "%ad_u8_3 = extractvalue i128 %call_ret44" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 161 'extractvalue' 'ad_u8_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%ad_u8_4 = extractvalue i128 %call_ret44" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 162 'extractvalue' 'ad_u8_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%ad_u8_5 = extractvalue i128 %call_ret44" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 163 'extractvalue' 'ad_u8_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%ad_u8_6 = extractvalue i128 %call_ret44" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 164 'extractvalue' 'ad_u8_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%ad_u8_7 = extractvalue i128 %call_ret44" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 165 'extractvalue' 'ad_u8_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%ad_u8_8 = extractvalue i128 %call_ret44" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 166 'extractvalue' 'ad_u8_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%ad_u8_9 = extractvalue i128 %call_ret44" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 167 'extractvalue' 'ad_u8_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "%ad_u8_10 = extractvalue i128 %call_ret44" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 168 'extractvalue' 'ad_u8_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%ad_u8_11 = extractvalue i128 %call_ret44" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 169 'extractvalue' 'ad_u8_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "%ad_u8_12 = extractvalue i128 %call_ret44" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 170 'extractvalue' 'ad_u8_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%ad_u8_13 = extractvalue i128 %call_ret44" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 171 'extractvalue' 'ad_u8_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%ad_u8_14 = extractvalue i128 %call_ret44" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 172 'extractvalue' 'ad_u8_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%ad_u8_15 = extractvalue i128 %call_ret44" [EsperimentiVitisHLS/source/temp.c:133]   --->   Operation 173 'extractvalue' 'ad_u8_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 174 [1/1] (2.42ns)   --->   "%call_ret45 = call i128 @u64_to_u8_array.clone, i64 %gmem_addr_2_read_1, i8 %ad_u8, i8 %ad_u8_1, i8 %ad_u8_2, i8 %ad_u8_3, i8 %ad_u8_4, i8 %ad_u8_5, i8 %ad_u8_6, i8 %ad_u8_7, i8 %ad_u8_8, i8 %ad_u8_9, i8 %ad_u8_10, i8 %ad_u8_11, i8 %ad_u8_12, i8 %ad_u8_13, i8 %ad_u8_14, i8 %ad_u8_15, i4 8" [EsperimentiVitisHLS/source/temp.c:134]   --->   Operation 174 'call' 'call_ret45' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%ad_u8_16 = extractvalue i128 %call_ret45" [EsperimentiVitisHLS/source/temp.c:134]   --->   Operation 175 'extractvalue' 'ad_u8_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%ad_u8_17 = extractvalue i128 %call_ret45" [EsperimentiVitisHLS/source/temp.c:134]   --->   Operation 176 'extractvalue' 'ad_u8_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%ad_u8_18 = extractvalue i128 %call_ret45" [EsperimentiVitisHLS/source/temp.c:134]   --->   Operation 177 'extractvalue' 'ad_u8_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%ad_u8_19 = extractvalue i128 %call_ret45" [EsperimentiVitisHLS/source/temp.c:134]   --->   Operation 178 'extractvalue' 'ad_u8_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%ad_u8_20 = extractvalue i128 %call_ret45" [EsperimentiVitisHLS/source/temp.c:134]   --->   Operation 179 'extractvalue' 'ad_u8_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%ad_u8_21 = extractvalue i128 %call_ret45" [EsperimentiVitisHLS/source/temp.c:134]   --->   Operation 180 'extractvalue' 'ad_u8_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%ad_u8_22 = extractvalue i128 %call_ret45" [EsperimentiVitisHLS/source/temp.c:134]   --->   Operation 181 'extractvalue' 'ad_u8_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%ad_u8_23 = extractvalue i128 %call_ret45" [EsperimentiVitisHLS/source/temp.c:134]   --->   Operation 182 'extractvalue' 'ad_u8_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%ad_u8_24 = extractvalue i128 %call_ret45" [EsperimentiVitisHLS/source/temp.c:134]   --->   Operation 183 'extractvalue' 'ad_u8_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%ad_u8_25 = extractvalue i128 %call_ret45" [EsperimentiVitisHLS/source/temp.c:134]   --->   Operation 184 'extractvalue' 'ad_u8_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%ad_u8_26 = extractvalue i128 %call_ret45" [EsperimentiVitisHLS/source/temp.c:134]   --->   Operation 185 'extractvalue' 'ad_u8_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%ad_u8_27 = extractvalue i128 %call_ret45" [EsperimentiVitisHLS/source/temp.c:134]   --->   Operation 186 'extractvalue' 'ad_u8_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%ad_u8_28 = extractvalue i128 %call_ret45" [EsperimentiVitisHLS/source/temp.c:134]   --->   Operation 187 'extractvalue' 'ad_u8_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%ad_u8_29 = extractvalue i128 %call_ret45" [EsperimentiVitisHLS/source/temp.c:134]   --->   Operation 188 'extractvalue' 'ad_u8_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%ad_u8_30 = extractvalue i128 %call_ret45" [EsperimentiVitisHLS/source/temp.c:134]   --->   Operation 189 'extractvalue' 'ad_u8_30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%ad_u8_31 = extractvalue i128 %call_ret45" [EsperimentiVitisHLS/source/temp.c:134]   --->   Operation 190 'extractvalue' 'ad_u8_31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (2.42ns)   --->   "%call_ret46 = call i128 @u64_to_u8_array.clone, i64 %gmem_addr_4_read, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i4 0" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 191 'call' 'call_ret46' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%npub_u8 = extractvalue i128 %call_ret46" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 192 'extractvalue' 'npub_u8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%npub_u8_1 = extractvalue i128 %call_ret46" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 193 'extractvalue' 'npub_u8_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%npub_u8_2 = extractvalue i128 %call_ret46" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 194 'extractvalue' 'npub_u8_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%npub_u8_3 = extractvalue i128 %call_ret46" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 195 'extractvalue' 'npub_u8_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%npub_u8_4 = extractvalue i128 %call_ret46" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 196 'extractvalue' 'npub_u8_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%npub_u8_5 = extractvalue i128 %call_ret46" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 197 'extractvalue' 'npub_u8_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%npub_u8_6 = extractvalue i128 %call_ret46" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 198 'extractvalue' 'npub_u8_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%npub_u8_7 = extractvalue i128 %call_ret46" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 199 'extractvalue' 'npub_u8_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%npub_u8_8 = extractvalue i128 %call_ret46" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 200 'extractvalue' 'npub_u8_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%npub_u8_9 = extractvalue i128 %call_ret46" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 201 'extractvalue' 'npub_u8_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "%npub_u8_10 = extractvalue i128 %call_ret46" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 202 'extractvalue' 'npub_u8_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%npub_u8_11 = extractvalue i128 %call_ret46" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 203 'extractvalue' 'npub_u8_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 204 [1/1] (0.00ns)   --->   "%npub_u8_12 = extractvalue i128 %call_ret46" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 204 'extractvalue' 'npub_u8_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "%npub_u8_13 = extractvalue i128 %call_ret46" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 205 'extractvalue' 'npub_u8_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "%npub_u8_14 = extractvalue i128 %call_ret46" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 206 'extractvalue' 'npub_u8_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 207 [1/1] (0.00ns)   --->   "%npub_u8_15 = extractvalue i128 %call_ret46" [EsperimentiVitisHLS/source/temp.c:139]   --->   Operation 207 'extractvalue' 'npub_u8_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 208 [1/1] (2.42ns)   --->   "%call_ret47 = call i128 @u64_to_u8_array.clone, i64 %gmem_addr_4_read_1, i8 %npub_u8, i8 %npub_u8_1, i8 %npub_u8_2, i8 %npub_u8_3, i8 %npub_u8_4, i8 %npub_u8_5, i8 %npub_u8_6, i8 %npub_u8_7, i8 %npub_u8_8, i8 %npub_u8_9, i8 %npub_u8_10, i8 %npub_u8_11, i8 %npub_u8_12, i8 %npub_u8_13, i8 %npub_u8_14, i8 %npub_u8_15, i4 8" [EsperimentiVitisHLS/source/temp.c:140]   --->   Operation 208 'call' 'call_ret47' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%npub_u8_16 = extractvalue i128 %call_ret47" [EsperimentiVitisHLS/source/temp.c:140]   --->   Operation 209 'extractvalue' 'npub_u8_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "%npub_u8_17 = extractvalue i128 %call_ret47" [EsperimentiVitisHLS/source/temp.c:140]   --->   Operation 210 'extractvalue' 'npub_u8_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "%npub_u8_18 = extractvalue i128 %call_ret47" [EsperimentiVitisHLS/source/temp.c:140]   --->   Operation 211 'extractvalue' 'npub_u8_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "%npub_u8_19 = extractvalue i128 %call_ret47" [EsperimentiVitisHLS/source/temp.c:140]   --->   Operation 212 'extractvalue' 'npub_u8_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "%npub_u8_20 = extractvalue i128 %call_ret47" [EsperimentiVitisHLS/source/temp.c:140]   --->   Operation 213 'extractvalue' 'npub_u8_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 214 [1/1] (0.00ns)   --->   "%npub_u8_21 = extractvalue i128 %call_ret47" [EsperimentiVitisHLS/source/temp.c:140]   --->   Operation 214 'extractvalue' 'npub_u8_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%npub_u8_22 = extractvalue i128 %call_ret47" [EsperimentiVitisHLS/source/temp.c:140]   --->   Operation 215 'extractvalue' 'npub_u8_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "%npub_u8_23 = extractvalue i128 %call_ret47" [EsperimentiVitisHLS/source/temp.c:140]   --->   Operation 216 'extractvalue' 'npub_u8_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%npub_u8_24 = extractvalue i128 %call_ret47" [EsperimentiVitisHLS/source/temp.c:140]   --->   Operation 217 'extractvalue' 'npub_u8_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%npub_u8_25 = extractvalue i128 %call_ret47" [EsperimentiVitisHLS/source/temp.c:140]   --->   Operation 218 'extractvalue' 'npub_u8_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%npub_u8_26 = extractvalue i128 %call_ret47" [EsperimentiVitisHLS/source/temp.c:140]   --->   Operation 219 'extractvalue' 'npub_u8_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.00ns)   --->   "%npub_u8_27 = extractvalue i128 %call_ret47" [EsperimentiVitisHLS/source/temp.c:140]   --->   Operation 220 'extractvalue' 'npub_u8_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "%npub_u8_28 = extractvalue i128 %call_ret47" [EsperimentiVitisHLS/source/temp.c:140]   --->   Operation 221 'extractvalue' 'npub_u8_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%npub_u8_29 = extractvalue i128 %call_ret47" [EsperimentiVitisHLS/source/temp.c:140]   --->   Operation 222 'extractvalue' 'npub_u8_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%npub_u8_30 = extractvalue i128 %call_ret47" [EsperimentiVitisHLS/source/temp.c:140]   --->   Operation 223 'extractvalue' 'npub_u8_30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "%npub_u8_31 = extractvalue i128 %call_ret47" [EsperimentiVitisHLS/source/temp.c:140]   --->   Operation 224 'extractvalue' 'npub_u8_31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (7.30ns)   --->   "%gmem_addr_5_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr_5" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 225 'read' 'gmem_addr_5_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 226 [1/1] (2.42ns)   --->   "%call_ret48 = call i128 @u64_to_u8_array.clone, i64 %gmem_addr_5_read, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i4 0" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 226 'call' 'call_ret48' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%k_u8 = extractvalue i128 %call_ret48" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 227 'extractvalue' 'k_u8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%k_u8_1 = extractvalue i128 %call_ret48" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 228 'extractvalue' 'k_u8_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%k_u8_2 = extractvalue i128 %call_ret48" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 229 'extractvalue' 'k_u8_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%k_u8_3 = extractvalue i128 %call_ret48" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 230 'extractvalue' 'k_u8_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%k_u8_4 = extractvalue i128 %call_ret48" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 231 'extractvalue' 'k_u8_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%k_u8_5 = extractvalue i128 %call_ret48" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 232 'extractvalue' 'k_u8_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%k_u8_6 = extractvalue i128 %call_ret48" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 233 'extractvalue' 'k_u8_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 234 [1/1] (0.00ns)   --->   "%k_u8_7 = extractvalue i128 %call_ret48" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 234 'extractvalue' 'k_u8_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "%k_u8_8 = extractvalue i128 %call_ret48" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 235 'extractvalue' 'k_u8_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%k_u8_9 = extractvalue i128 %call_ret48" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 236 'extractvalue' 'k_u8_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%k_u8_10 = extractvalue i128 %call_ret48" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 237 'extractvalue' 'k_u8_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%k_u8_11 = extractvalue i128 %call_ret48" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 238 'extractvalue' 'k_u8_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%k_u8_12 = extractvalue i128 %call_ret48" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 239 'extractvalue' 'k_u8_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%k_u8_13 = extractvalue i128 %call_ret48" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 240 'extractvalue' 'k_u8_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "%k_u8_14 = extractvalue i128 %call_ret48" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 241 'extractvalue' 'k_u8_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "%k_u8_15 = extractvalue i128 %call_ret48" [EsperimentiVitisHLS/source/temp.c:142]   --->   Operation 242 'extractvalue' 'k_u8_15' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 6.22>
ST_24 : Operation 243 [1/1] (2.42ns)   --->   "%call_ret = call i128 @u64_to_u8_array.clone, i64 %gmem_addr_5_read_1, i8 %k_u8, i8 %k_u8_1, i8 %k_u8_2, i8 %k_u8_3, i8 %k_u8_4, i8 %k_u8_5, i8 %k_u8_6, i8 %k_u8_7, i8 %k_u8_8, i8 %k_u8_9, i8 %k_u8_10, i8 %k_u8_11, i8 %k_u8_12, i8 %k_u8_13, i8 %k_u8_14, i8 %k_u8_15, i4 8" [EsperimentiVitisHLS/source/temp.c:143]   --->   Operation 243 'call' 'call_ret' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "%k_u8_16 = extractvalue i128 %call_ret" [EsperimentiVitisHLS/source/temp.c:143]   --->   Operation 244 'extractvalue' 'k_u8_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%k_u8_17 = extractvalue i128 %call_ret" [EsperimentiVitisHLS/source/temp.c:143]   --->   Operation 245 'extractvalue' 'k_u8_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%k_u8_18 = extractvalue i128 %call_ret" [EsperimentiVitisHLS/source/temp.c:143]   --->   Operation 246 'extractvalue' 'k_u8_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "%k_u8_19 = extractvalue i128 %call_ret" [EsperimentiVitisHLS/source/temp.c:143]   --->   Operation 247 'extractvalue' 'k_u8_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (0.00ns)   --->   "%k_u8_20 = extractvalue i128 %call_ret" [EsperimentiVitisHLS/source/temp.c:143]   --->   Operation 248 'extractvalue' 'k_u8_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%k_u8_21 = extractvalue i128 %call_ret" [EsperimentiVitisHLS/source/temp.c:143]   --->   Operation 249 'extractvalue' 'k_u8_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%k_u8_22 = extractvalue i128 %call_ret" [EsperimentiVitisHLS/source/temp.c:143]   --->   Operation 250 'extractvalue' 'k_u8_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 251 [1/1] (0.00ns)   --->   "%k_u8_23 = extractvalue i128 %call_ret" [EsperimentiVitisHLS/source/temp.c:143]   --->   Operation 251 'extractvalue' 'k_u8_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%k_u8_24 = extractvalue i128 %call_ret" [EsperimentiVitisHLS/source/temp.c:143]   --->   Operation 252 'extractvalue' 'k_u8_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (0.00ns)   --->   "%k_u8_25 = extractvalue i128 %call_ret" [EsperimentiVitisHLS/source/temp.c:143]   --->   Operation 253 'extractvalue' 'k_u8_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%k_u8_26 = extractvalue i128 %call_ret" [EsperimentiVitisHLS/source/temp.c:143]   --->   Operation 254 'extractvalue' 'k_u8_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%k_u8_27 = extractvalue i128 %call_ret" [EsperimentiVitisHLS/source/temp.c:143]   --->   Operation 255 'extractvalue' 'k_u8_27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "%k_u8_28 = extractvalue i128 %call_ret" [EsperimentiVitisHLS/source/temp.c:143]   --->   Operation 256 'extractvalue' 'k_u8_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 257 [1/1] (0.00ns)   --->   "%k_u8_29 = extractvalue i128 %call_ret" [EsperimentiVitisHLS/source/temp.c:143]   --->   Operation 257 'extractvalue' 'k_u8_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 258 [1/1] (0.00ns)   --->   "%k_u8_30 = extractvalue i128 %call_ret" [EsperimentiVitisHLS/source/temp.c:143]   --->   Operation 258 'extractvalue' 'k_u8_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 259 [1/1] (0.00ns)   --->   "%k_u8_31 = extractvalue i128 %call_ret" [EsperimentiVitisHLS/source/temp.c:143]   --->   Operation 259 'extractvalue' 'k_u8_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 260 [2/2] (3.79ns)   --->   "%call_ln145 = call void @crypto_aead_encrypt, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i8 %m_u8_16, i8 %m_u8_17, i8 %m_u8_18, i8 %m_u8_19, i8 %m_u8_20, i8 %m_u8_21, i8 %m_u8_22, i8 %m_u8_23, i8 %m_u8_24, i8 %m_u8_25, i8 %m_u8_26, i8 %m_u8_27, i8 %m_u8_28, i8 %m_u8_29, i8 %m_u8_30, i8 %m_u8_31, i8 %ad_u8_16, i8 %ad_u8_17, i8 %ad_u8_18, i8 %ad_u8_19, i8 %ad_u8_20, i8 %ad_u8_21, i8 %ad_u8_22, i8 %ad_u8_23, i8 %ad_u8_24, i8 %ad_u8_25, i8 %ad_u8_26, i8 %ad_u8_27, i8 %ad_u8_28, i8 %ad_u8_29, i8 %ad_u8_30, i8 %ad_u8_31, i8 %npub_u8_16, i8 %npub_u8_17, i8 %npub_u8_18, i8 %npub_u8_19, i8 %npub_u8_20, i8 %npub_u8_21, i8 %npub_u8_22, i8 %npub_u8_23, i8 %npub_u8_24, i8 %npub_u8_25, i8 %npub_u8_26, i8 %npub_u8_27, i8 %npub_u8_28, i8 %npub_u8_29, i8 %npub_u8_30, i8 %npub_u8_31, i8 %k_u8_16, i8 %k_u8_17, i8 %k_u8_18, i8 %k_u8_19, i8 %k_u8_20, i8 %k_u8_21, i8 %k_u8_22, i8 %k_u8_23, i8 %k_u8_24, i8 %k_u8_25, i8 %k_u8_26, i8 %k_u8_27, i8 %k_u8_28, i8 %k_u8_29, i8 %k_u8_30, i8 %k_u8_31" [EsperimentiVitisHLS/source/temp.c:145]   --->   Operation 260 'call' 'call_ln145' <Predicate = true> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 261 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 261 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "%spectopmodule_ln93 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [EsperimentiVitisHLS/source/temp.c:93]   --->   Operation 262 'spectopmodule' 'spectopmodule_ln93' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 264 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ad, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 270 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ad, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 270 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nsec, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 272 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nsec, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 272 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %npub, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %npub, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 276 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 278 [1/2] (0.00ns)   --->   "%call_ln145 = call void @crypto_aead_encrypt, i8 %c_u8, i8 %c_u8_1, i8 %c_u8_2, i8 %c_u8_3, i8 %m_u8_16, i8 %m_u8_17, i8 %m_u8_18, i8 %m_u8_19, i8 %m_u8_20, i8 %m_u8_21, i8 %m_u8_22, i8 %m_u8_23, i8 %m_u8_24, i8 %m_u8_25, i8 %m_u8_26, i8 %m_u8_27, i8 %m_u8_28, i8 %m_u8_29, i8 %m_u8_30, i8 %m_u8_31, i8 %ad_u8_16, i8 %ad_u8_17, i8 %ad_u8_18, i8 %ad_u8_19, i8 %ad_u8_20, i8 %ad_u8_21, i8 %ad_u8_22, i8 %ad_u8_23, i8 %ad_u8_24, i8 %ad_u8_25, i8 %ad_u8_26, i8 %ad_u8_27, i8 %ad_u8_28, i8 %ad_u8_29, i8 %ad_u8_30, i8 %ad_u8_31, i8 %npub_u8_16, i8 %npub_u8_17, i8 %npub_u8_18, i8 %npub_u8_19, i8 %npub_u8_20, i8 %npub_u8_21, i8 %npub_u8_22, i8 %npub_u8_23, i8 %npub_u8_24, i8 %npub_u8_25, i8 %npub_u8_26, i8 %npub_u8_27, i8 %npub_u8_28, i8 %npub_u8_29, i8 %npub_u8_30, i8 %npub_u8_31, i8 %k_u8_16, i8 %k_u8_17, i8 %k_u8_18, i8 %k_u8_19, i8 %k_u8_20, i8 %k_u8_21, i8 %k_u8_22, i8 %k_u8_23, i8 %k_u8_24, i8 %k_u8_25, i8 %k_u8_26, i8 %k_u8_27, i8 %k_u8_28, i8 %k_u8_29, i8 %k_u8_30, i8 %k_u8_31" [EsperimentiVitisHLS/source/temp.c:145]   --->   Operation 278 'call' 'call_ln145' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 279 [1/1] (0.00ns)   --->   "%ret_ln147 = ret i32 32" [EsperimentiVitisHLS/source/temp.c:147]   --->   Operation 279 'ret' 'ret_ln147' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('k_read') on port 'k' [25]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 64 bit ('gmem_addr', EsperimentiVitisHLS/source/temp.c:125) [37]  (0.000 ns)
	bus request operation ('empty', EsperimentiVitisHLS/source/temp.c:125) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:125) [38]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', EsperimentiVitisHLS/source/temp.c:125) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:125) [38]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', EsperimentiVitisHLS/source/temp.c:125) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:125) [38]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', EsperimentiVitisHLS/source/temp.c:125) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:125) [38]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', EsperimentiVitisHLS/source/temp.c:125) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:125) [38]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', EsperimentiVitisHLS/source/temp.c:125) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:125) [38]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', EsperimentiVitisHLS/source/temp.c:125) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:125) [38]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', EsperimentiVitisHLS/source/temp.c:125) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:125) [38]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', EsperimentiVitisHLS/source/temp.c:125) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:125) [39]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', EsperimentiVitisHLS/source/temp.c:125) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:125) [40]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2', EsperimentiVitisHLS/source/temp.c:125) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:125) [41]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_3', EsperimentiVitisHLS/source/temp.c:125) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:125) [42]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', EsperimentiVitisHLS/source/temp.c:130) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:130) [51]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_1', EsperimentiVitisHLS/source/temp.c:130) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:130) [52]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', EsperimentiVitisHLS/source/temp.c:133) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:133) [91]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_1', EsperimentiVitisHLS/source/temp.c:133) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:133) [92]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', EsperimentiVitisHLS/source/temp.c:136) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:136) [131]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read_1', EsperimentiVitisHLS/source/temp.c:136) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:136) [132]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', EsperimentiVitisHLS/source/temp.c:139) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:139) [137]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read_1', EsperimentiVitisHLS/source/temp.c:139) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:139) [138]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', EsperimentiVitisHLS/source/temp.c:142) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:142) [177]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read_1', EsperimentiVitisHLS/source/temp.c:142) on port 'gmem' (EsperimentiVitisHLS/source/temp.c:142) [178]  (7.300 ns)

 <State 24>: 6.222ns
The critical path consists of the following:
	'call' operation 128 bit ('call_ret', EsperimentiVitisHLS/source/temp.c:143) to 'u64_to_u8_array.clone' [196]  (2.423 ns)
	'call' operation 0 bit ('call_ln145', EsperimentiVitisHLS/source/temp.c:145) to 'crypto_aead_encrypt' [213]  (3.799 ns)

 <State 25>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
