<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___t_i_m___interrupt__definition" xml:lang="en-US">
<title>TIM interrupt Definition</title>
<indexterm><primary>TIM interrupt Definition</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga6a48ecf88cae0402ff084202bfdd4f8e">TIM_IT_UPDATE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga02267a938ab4722c5013fffa447cf5a6">TIM_IT_CC1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga60f6b6c424b62ca58d3fafd8f5955e4f">TIM_IT_CC2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga6aef020aebafd9e585283fbbaf8b841f">TIM_IT_CC3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga1dce7f1bc32a258f2964cb7c05f413a6">TIM_IT_CC4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1gaeb7eff6c39922814e7ee47c0820c3d9f">TIM_IT_COM</link>   <link linkend="_group___peripheral___registers___bits___definition_1gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga2a577f2eee61f101cf551d86c4d73333">TIM_IT_TRIGGER</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga351a8f27975e0af87f4bb37a4feaa636">TIM_IT_BREAK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___t_i_m___interrupt__definition_1ga351a8f27975e0af87f4bb37a4feaa636"/>    <section>
    <title>TIM_IT_BREAK</title>
<indexterm><primary>TIM_IT_BREAK</primary><secondary>TIM interrupt Definition</secondary></indexterm>
<indexterm><primary>TIM interrupt Definition</primary><secondary>TIM_IT_BREAK</secondary></indexterm>
<para><computeroutput>#define TIM_IT_BREAK   <link linkend="_group___peripheral___registers___bits___definition_1ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</link></computeroutput></para>
<para>Break interrupt 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___t_i_m___interrupt__definition_1ga02267a938ab4722c5013fffa447cf5a6"/>    <section>
    <title>TIM_IT_CC1</title>
<indexterm><primary>TIM_IT_CC1</primary><secondary>TIM interrupt Definition</secondary></indexterm>
<indexterm><primary>TIM interrupt Definition</primary><secondary>TIM_IT_CC1</secondary></indexterm>
<para><computeroutput>#define TIM_IT_CC1   <link linkend="_group___peripheral___registers___bits___definition_1ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</link></computeroutput></para>
<para>Capture/Compare 1 interrupt </para>
    </section><anchor xml:id="_group___t_i_m___interrupt__definition_1ga60f6b6c424b62ca58d3fafd8f5955e4f"/>    <section>
    <title>TIM_IT_CC2</title>
<indexterm><primary>TIM_IT_CC2</primary><secondary>TIM interrupt Definition</secondary></indexterm>
<indexterm><primary>TIM interrupt Definition</primary><secondary>TIM_IT_CC2</secondary></indexterm>
<para><computeroutput>#define TIM_IT_CC2   <link linkend="_group___peripheral___registers___bits___definition_1ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</link></computeroutput></para>
<para>Capture/Compare 2 interrupt </para>
    </section><anchor xml:id="_group___t_i_m___interrupt__definition_1ga6aef020aebafd9e585283fbbaf8b841f"/>    <section>
    <title>TIM_IT_CC3</title>
<indexterm><primary>TIM_IT_CC3</primary><secondary>TIM interrupt Definition</secondary></indexterm>
<indexterm><primary>TIM interrupt Definition</primary><secondary>TIM_IT_CC3</secondary></indexterm>
<para><computeroutput>#define TIM_IT_CC3   <link linkend="_group___peripheral___registers___bits___definition_1ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</link></computeroutput></para>
<para>Capture/Compare 3 interrupt </para>
    </section><anchor xml:id="_group___t_i_m___interrupt__definition_1ga1dce7f1bc32a258f2964cb7c05f413a6"/>    <section>
    <title>TIM_IT_CC4</title>
<indexterm><primary>TIM_IT_CC4</primary><secondary>TIM interrupt Definition</secondary></indexterm>
<indexterm><primary>TIM interrupt Definition</primary><secondary>TIM_IT_CC4</secondary></indexterm>
<para><computeroutput>#define TIM_IT_CC4   <link linkend="_group___peripheral___registers___bits___definition_1ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</link></computeroutput></para>
<para>Capture/Compare 4 interrupt </para>
    </section><anchor xml:id="_group___t_i_m___interrupt__definition_1gaeb7eff6c39922814e7ee47c0820c3d9f"/>    <section>
    <title>TIM_IT_COM</title>
<indexterm><primary>TIM_IT_COM</primary><secondary>TIM interrupt Definition</secondary></indexterm>
<indexterm><primary>TIM interrupt Definition</primary><secondary>TIM_IT_COM</secondary></indexterm>
<para><computeroutput>#define TIM_IT_COM   <link linkend="_group___peripheral___registers___bits___definition_1gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</link></computeroutput></para>
<para>Commutation interrupt 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___t_i_m___interrupt__definition_1ga2a577f2eee61f101cf551d86c4d73333"/>    <section>
    <title>TIM_IT_TRIGGER</title>
<indexterm><primary>TIM_IT_TRIGGER</primary><secondary>TIM interrupt Definition</secondary></indexterm>
<indexterm><primary>TIM interrupt Definition</primary><secondary>TIM_IT_TRIGGER</secondary></indexterm>
<para><computeroutput>#define TIM_IT_TRIGGER   <link linkend="_group___peripheral___registers___bits___definition_1gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</link></computeroutput></para>
<para>Trigger interrupt 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___t_i_m___interrupt__definition_1ga6a48ecf88cae0402ff084202bfdd4f8e"/>    <section>
    <title>TIM_IT_UPDATE</title>
<indexterm><primary>TIM_IT_UPDATE</primary><secondary>TIM interrupt Definition</secondary></indexterm>
<indexterm><primary>TIM interrupt Definition</primary><secondary>TIM_IT_UPDATE</secondary></indexterm>
<para><computeroutput>#define TIM_IT_UPDATE   <link linkend="_group___peripheral___registers___bits___definition_1ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</link></computeroutput></para>
<para>Update interrupt 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</section>
</section>
</section>
