Warning: Design 'fullchip' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fullchip
Version: Q-2019.12-SP5-3
Date   : Thu Mar 16 23:11:57 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               8        0.038               0.000      0.219 f
  U8700/ZN (INVD6)                                                 0.033     0.030      0.249 r
  n4744 (net)                                   2        0.018               0.000      0.249 r
  U8699/ZN (CKND16)                                                0.023     0.025      0.273 f
  n5239 (net)                                  14        0.043               0.000      0.273 f
  U9756/ZN (NR2D1)                                                 0.065     0.048      0.321 r
  n5253 (net)                                   1        0.002               0.000      0.321 r
  U8754/ZN (NR2D2)                                                 0.023     0.026      0.347 f
  n5762 (net)                                   2        0.002               0.000      0.347 f
  U7137/Z (CKBD1)                                                  0.025     0.040      0.387 f
  n5033 (net)                                   2        0.002               0.000      0.387 f
  U7122/ZN (CKND2D1)                                               0.045     0.032      0.419 r
  n4578 (net)                                   1        0.002               0.000      0.419 r
  U7257/ZN (ND2D2)                                                 0.024     0.029      0.448 f
  n4544 (net)                                   1        0.002               0.000      0.448 f
  U7256/ZN (ND2D2)                                                 0.026     0.020      0.469 r
  n5034 (net)                                   1        0.002               0.000      0.469 r
  U11464/ZN (ND2D2)                                                0.021     0.021      0.490 f
  n5830 (net)                                   1        0.002               0.000      0.490 f
  U11589/ZN (ND2D2)                                                0.025     0.019      0.509 r
  n42653 (net)                                  2        0.003               0.000      0.509 r
  U8760/S (FA1D1)                                                  0.040     0.148      0.657 f
  n5947 (net)                                   3        0.004               0.000      0.657 f
  U7311/ZN (IND2D2)                                                0.022     0.049      0.707 f
  n4597 (net)                                   1        0.001               0.000      0.707 f
  U7426/ZN (ND2D1)                                                 0.032     0.024      0.731 r
  n4841 (net)                                   1        0.002               0.000      0.731 r
  U8846/ZN (ND2D2)                                                 0.029     0.026      0.757 f
  n5957 (net)                                   1        0.003               0.000      0.757 f
  U14476/S (FA1D4)                                                 0.045     0.157      0.914 r
  n5962 (net)                                   2        0.008               0.000      0.914 r
  U11736/ZN (ND2D2)                                                0.034     0.035      0.949 f
  n6337 (net)                                   3        0.005               0.000      0.949 f
  U11735/ZN (OAI21D2)                                              0.043     0.036      0.985 r
  n5301 (net)                                   1        0.002               0.000      0.985 r
  U11734/ZN (NR2XD1)                                               0.026     0.030      1.015 f
  n5300 (net)                                   1        0.002               0.000      1.015 f
  U11732/ZN (ND2D2)                                                0.030     0.023      1.038 r
  n5329 (net)                                   2        0.004               0.000      1.038 r
  U11744/ZN (ND3D2)                                                0.053     0.040      1.078 f
  n6170 (net)                                   1        0.004               0.000      1.078 f
  U11614/ZN (CKND2D4)                                              0.035     0.034      1.113 r
  n6308 (net)                                   6        0.007               0.000      1.113 r
  U11751/ZN (AOI21D1)                                              0.032     0.030      1.142 f
  n6278 (net)                                   1        0.002               0.000      1.142 f
  U14596/ZN (XNR2D0)                                               0.035     0.078      1.220 r
  core_instance1_sfp_instance_N540 (net)        1        0.001               0.000      1.220 r
  core_instance1_sfp_instance_sum_q_reg_17_/D (EDFQD1)             0.035     0.000      1.220 r
  data arrival time                                                                     1.220

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_17_/CP (EDFQD1)                      0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.220
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.117


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               8        0.038               0.000      0.219 f
  U8700/ZN (INVD6)                                                 0.033     0.030      0.249 r
  n4744 (net)                                   2        0.018               0.000      0.249 r
  U8699/ZN (CKND16)                                                0.023     0.025      0.273 f
  n5239 (net)                                  14        0.043               0.000      0.273 f
  U9756/ZN (NR2D1)                                                 0.065     0.048      0.321 r
  n5253 (net)                                   1        0.002               0.000      0.321 r
  U8754/ZN (NR2D2)                                                 0.023     0.026      0.347 f
  n5762 (net)                                   2        0.002               0.000      0.347 f
  U7137/Z (CKBD1)                                                  0.025     0.040      0.387 f
  n5033 (net)                                   2        0.002               0.000      0.387 f
  U7122/ZN (CKND2D1)                                               0.045     0.032      0.419 r
  n4578 (net)                                   1        0.002               0.000      0.419 r
  U7257/ZN (ND2D2)                                                 0.024     0.029      0.448 f
  n4544 (net)                                   1        0.002               0.000      0.448 f
  U7256/ZN (ND2D2)                                                 0.026     0.020      0.469 r
  n5034 (net)                                   1        0.002               0.000      0.469 r
  U11464/ZN (ND2D2)                                                0.021     0.021      0.490 f
  n5830 (net)                                   1        0.002               0.000      0.490 f
  U11589/ZN (ND2D2)                                                0.025     0.019      0.509 r
  n42653 (net)                                  2        0.003               0.000      0.509 r
  U8760/S (FA1D1)                                                  0.040     0.148      0.657 f
  n5947 (net)                                   3        0.004               0.000      0.657 f
  U7311/ZN (IND2D2)                                                0.022     0.049      0.707 f
  n4597 (net)                                   1        0.001               0.000      0.707 f
  U7426/ZN (ND2D1)                                                 0.032     0.024      0.731 r
  n4841 (net)                                   1        0.002               0.000      0.731 r
  U8846/ZN (ND2D2)                                                 0.029     0.026      0.757 f
  n5957 (net)                                   1        0.003               0.000      0.757 f
  U14476/S (FA1D4)                                                 0.045     0.157      0.914 r
  n5962 (net)                                   2        0.008               0.000      0.914 r
  U11736/ZN (ND2D2)                                                0.034     0.035      0.949 f
  n6337 (net)                                   3        0.005               0.000      0.949 f
  U11735/ZN (OAI21D2)                                              0.043     0.036      0.985 r
  n5301 (net)                                   1        0.002               0.000      0.985 r
  U11734/ZN (NR2XD1)                                               0.026     0.030      1.015 f
  n5300 (net)                                   1        0.002               0.000      1.015 f
  U11732/ZN (ND2D2)                                                0.030     0.023      1.038 r
  n5329 (net)                                   2        0.004               0.000      1.038 r
  U11744/ZN (ND3D2)                                                0.053     0.040      1.078 f
  n6170 (net)                                   1        0.004               0.000      1.078 f
  U11614/ZN (CKND2D4)                                              0.035     0.034      1.113 r
  n6308 (net)                                   6        0.007               0.000      1.113 r
  U11752/ZN (AOI21D1)                                              0.032     0.030      1.142 f
  n6286 (net)                                   1        0.002               0.000      1.142 f
  U14597/ZN (XNR2D0)                                               0.035     0.078      1.220 r
  core_instance1_sfp_instance_N538 (net)        1        0.001               0.000      1.220 r
  core_instance1_sfp_instance_sum_q_reg_15_/D (EDFQD1)             0.035     0.000      1.220 r
  data arrival time                                                                     1.220

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_15_/CP (EDFQD1)                      0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.220
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.117


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               8        0.038               0.000      0.219 f
  U8700/ZN (INVD6)                                                 0.033     0.030      0.249 r
  n4744 (net)                                   2        0.018               0.000      0.249 r
  U8699/ZN (CKND16)                                                0.023     0.025      0.273 f
  n5239 (net)                                  14        0.043               0.000      0.273 f
  U9756/ZN (NR2D1)                                                 0.065     0.048      0.321 r
  n5253 (net)                                   1        0.002               0.000      0.321 r
  U8754/ZN (NR2D2)                                                 0.023     0.026      0.347 f
  n5762 (net)                                   2        0.002               0.000      0.347 f
  U7137/Z (CKBD1)                                                  0.025     0.040      0.387 f
  n5033 (net)                                   2        0.002               0.000      0.387 f
  U7122/ZN (CKND2D1)                                               0.045     0.032      0.419 r
  n4578 (net)                                   1        0.002               0.000      0.419 r
  U7257/ZN (ND2D2)                                                 0.024     0.029      0.448 f
  n4544 (net)                                   1        0.002               0.000      0.448 f
  U7256/ZN (ND2D2)                                                 0.026     0.020      0.469 r
  n5034 (net)                                   1        0.002               0.000      0.469 r
  U11464/ZN (ND2D2)                                                0.021     0.021      0.490 f
  n5830 (net)                                   1        0.002               0.000      0.490 f
  U11589/ZN (ND2D2)                                                0.025     0.019      0.509 r
  n42653 (net)                                  2        0.003               0.000      0.509 r
  U8760/S (FA1D1)                                                  0.040     0.148      0.657 f
  n5947 (net)                                   3        0.004               0.000      0.657 f
  U7311/ZN (IND2D2)                                                0.022     0.049      0.707 f
  n4597 (net)                                   1        0.001               0.000      0.707 f
  U7426/ZN (ND2D1)                                                 0.032     0.024      0.731 r
  n4841 (net)                                   1        0.002               0.000      0.731 r
  U8846/ZN (ND2D2)                                                 0.029     0.026      0.757 f
  n5957 (net)                                   1        0.003               0.000      0.757 f
  U14476/S (FA1D4)                                                 0.045     0.157      0.914 r
  n5962 (net)                                   2        0.008               0.000      0.914 r
  U11736/ZN (ND2D2)                                                0.034     0.035      0.949 f
  n6337 (net)                                   3        0.005               0.000      0.949 f
  U11735/ZN (OAI21D2)                                              0.043     0.036      0.985 r
  n5301 (net)                                   1        0.002               0.000      0.985 r
  U11734/ZN (NR2XD1)                                               0.026     0.030      1.015 f
  n5300 (net)                                   1        0.002               0.000      1.015 f
  U11732/ZN (ND2D2)                                                0.030     0.023      1.038 r
  n5329 (net)                                   2        0.004               0.000      1.038 r
  U11744/ZN (ND3D2)                                                0.053     0.040      1.078 f
  n6170 (net)                                   1        0.004               0.000      1.078 f
  U11614/ZN (CKND2D4)                                              0.035     0.034      1.113 r
  n6308 (net)                                   6        0.007               0.000      1.113 r
  U11748/ZN (AOI21D1)                                              0.032     0.030      1.142 f
  n6298 (net)                                   1        0.002               0.000      1.142 f
  U14598/ZN (XNR2D0)                                               0.035     0.078      1.220 r
  core_instance1_sfp_instance_N536 (net)        1        0.001               0.000      1.220 r
  core_instance1_sfp_instance_sum_q_reg_13_/D (EDFQD1)             0.035     0.000      1.220 r
  data arrival time                                                                     1.220

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_13_/CP (EDFQD1)                      0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.220
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.117


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst1[17] (in)                                                   0.050     0.023      0.223 r
  inst1[17] (net)                               8        0.039               0.000      0.223 r
  U8755/ZN (INVD8)                                                 0.027     0.028      0.251 f
  n5576 (net)                                   6        0.028               0.000      0.251 f
  U8874/ZN (INVD8)                                                 0.041     0.032      0.283 r
  n5204 (net)                                  18        0.033               0.000      0.283 r
  U7270/ZN (NR2D8)                                                 0.027     0.018      0.302 f
  n4551 (net)                                   1        0.008               0.000      0.302 f
  U7269/ZN (NR2D8)                                                 0.039     0.037      0.339 r
  n6004 (net)                                   4        0.009               0.000      0.339 r
  U8643/ZN (INVD2)                                                 0.014     0.016      0.355 f
  n4765 (net)                                   1        0.002               0.000      0.355 f
  U8729/ZN (XNR2D1)                                                0.038     0.081      0.436 r
  n5212 (net)                                   1        0.002               0.000      0.436 r
  U11575/ZN (ND2D2)                                                0.024     0.025      0.462 f
  n5211 (net)                                   1        0.002               0.000      0.462 f
  U11679/ZN (ND2D2)                                                0.035     0.028      0.490 r
  n47535 (net)                                  5        0.006               0.000      0.490 r
  U11475/Z (XOR3D2)                                                0.040     0.154      0.644 f
  n5047 (net)                                   1        0.002               0.000      0.644 f
  U11474/Z (XOR3D2)                                                0.044     0.159      0.803 f
  n6157 (net)                                   1        0.003               0.000      0.803 f
  U14555/S (FA1D4)                                                 0.049     0.154      0.957 f
  n6161 (net)                                   3        0.008               0.000      0.957 f
  U11661/ZN (ND2D2)                                                0.030     0.029      0.986 r
  n6329 (net)                                   1        0.004               0.000      0.986 r
  U11660/ZN (OAI21D4)                                              0.038     0.038      1.025 f
  n6322 (net)                                   3        0.007               0.000      1.025 f
  U11490/ZN (INVD1)                                                0.021     0.022      1.047 r
  n6313 (net)                                   1        0.001               0.000      1.047 r
  U9346/ZN (OAI21D1)                                               0.040     0.032      1.078 f
  n6314 (net)                                   1        0.002               0.000      1.078 f
  U10322/ZN (AOI21D2)                                              0.049     0.051      1.129 r
  n6320 (net)                                   1        0.002               0.000      1.129 r
  U14600/Z (CKXOR2D1)                                              0.033     0.084      1.213 f
  core_instance1_sfp_instance_N534 (net)        1        0.001               0.000      1.213 f
  core_instance1_sfp_instance_sum_q_reg_11_/D (EDFQD1)             0.033     0.000      1.213 f
  data arrival time                                                                     1.213

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_11_/CP (EDFQD1)                      0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.213
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.109


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               8        0.038               0.000      0.219 f
  U8700/ZN (INVD6)                                                 0.033     0.030      0.249 r
  n4744 (net)                                   2        0.018               0.000      0.249 r
  U8699/ZN (CKND16)                                                0.023     0.025      0.273 f
  n5239 (net)                                  14        0.043               0.000      0.273 f
  U9756/ZN (NR2D1)                                                 0.065     0.048      0.321 r
  n5253 (net)                                   1        0.002               0.000      0.321 r
  U8754/ZN (NR2D2)                                                 0.023     0.026      0.347 f
  n5762 (net)                                   2        0.002               0.000      0.347 f
  U7137/Z (CKBD1)                                                  0.025     0.040      0.387 f
  n5033 (net)                                   2        0.002               0.000      0.387 f
  U7122/ZN (CKND2D1)                                               0.045     0.032      0.419 r
  n4578 (net)                                   1        0.002               0.000      0.419 r
  U7257/ZN (ND2D2)                                                 0.024     0.029      0.448 f
  n4544 (net)                                   1        0.002               0.000      0.448 f
  U7256/ZN (ND2D2)                                                 0.026     0.020      0.469 r
  n5034 (net)                                   1        0.002               0.000      0.469 r
  U11464/ZN (ND2D2)                                                0.021     0.021      0.490 f
  n5830 (net)                                   1        0.002               0.000      0.490 f
  U11589/ZN (ND2D2)                                                0.025     0.019      0.509 r
  n42653 (net)                                  2        0.003               0.000      0.509 r
  U8760/S (FA1D1)                                                  0.040     0.148      0.657 f
  n5947 (net)                                   3        0.004               0.000      0.657 f
  U7311/ZN (IND2D2)                                                0.022     0.049      0.707 f
  n4597 (net)                                   1        0.001               0.000      0.707 f
  U7426/ZN (ND2D1)                                                 0.032     0.024      0.731 r
  n4841 (net)                                   1        0.002               0.000      0.731 r
  U8846/ZN (ND2D2)                                                 0.029     0.026      0.757 f
  n5957 (net)                                   1        0.003               0.000      0.757 f
  U14476/S (FA1D4)                                                 0.045     0.157      0.914 r
  n5962 (net)                                   2        0.008               0.000      0.914 r
  U11736/ZN (ND2D2)                                                0.034     0.035      0.949 f
  n6337 (net)                                   3        0.005               0.000      0.949 f
  U11735/ZN (OAI21D2)                                              0.043     0.036      0.985 r
  n5301 (net)                                   1        0.002               0.000      0.985 r
  U11734/ZN (NR2XD1)                                               0.026     0.030      1.015 f
  n5300 (net)                                   1        0.002               0.000      1.015 f
  U11732/ZN (ND2D2)                                                0.030     0.023      1.038 r
  n5329 (net)                                   2        0.004               0.000      1.038 r
  U11744/ZN (ND3D2)                                                0.053     0.040      1.078 f
  n6170 (net)                                   1        0.004               0.000      1.078 f
  U11614/ZN (CKND2D4)                                              0.035     0.034      1.113 r
  n6308 (net)                                   6        0.007               0.000      1.113 r
  U11749/ZN (AOI21D1)                                              0.034     0.034      1.146 f
  n6305 (net)                                   2        0.002               0.000      1.146 f
  U11496/ZN (INVD1)                                                0.027     0.025      1.172 r
  n5060 (net)                                   1        0.002               0.000      1.172 r
  U11494/ZN (ND2D2)                                                0.031     0.018      1.190 f
  n5062 (net)                                   1        0.001               0.000      1.190 f
  U11495/ZN (ND2D1)                                                0.023     0.023      1.213 r
  core_instance1_sfp_instance_N539 (net)        1        0.001               0.000      1.213 r
  core_instance1_sfp_instance_sum_q_reg_16_/D (EDFQD1)             0.023     0.000      1.213 r
  data arrival time                                                                     1.213

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_16_/CP (EDFQD1)                      0.000      1.200 r
  library setup time                                                        -0.093      1.107
  data required time                                                                    1.107
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.107
  data arrival time                                                                    -1.213
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.106


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               8        0.038               0.000      0.219 f
  U8700/ZN (INVD6)                                                 0.033     0.030      0.249 r
  n4744 (net)                                   2        0.018               0.000      0.249 r
  U8699/ZN (CKND16)                                                0.023     0.025      0.273 f
  n5239 (net)                                  14        0.043               0.000      0.273 f
  U9756/ZN (NR2D1)                                                 0.065     0.048      0.321 r
  n5253 (net)                                   1        0.002               0.000      0.321 r
  U8754/ZN (NR2D2)                                                 0.023     0.026      0.347 f
  n5762 (net)                                   2        0.002               0.000      0.347 f
  U7137/Z (CKBD1)                                                  0.025     0.040      0.387 f
  n5033 (net)                                   2        0.002               0.000      0.387 f
  U7122/ZN (CKND2D1)                                               0.045     0.032      0.419 r
  n4578 (net)                                   1        0.002               0.000      0.419 r
  U7257/ZN (ND2D2)                                                 0.024     0.029      0.448 f
  n4544 (net)                                   1        0.002               0.000      0.448 f
  U7256/ZN (ND2D2)                                                 0.026     0.020      0.469 r
  n5034 (net)                                   1        0.002               0.000      0.469 r
  U11464/ZN (ND2D2)                                                0.021     0.021      0.490 f
  n5830 (net)                                   1        0.002               0.000      0.490 f
  U11589/ZN (ND2D2)                                                0.025     0.019      0.509 r
  n42653 (net)                                  2        0.003               0.000      0.509 r
  U8760/S (FA1D1)                                                  0.040     0.148      0.657 f
  n5947 (net)                                   3        0.004               0.000      0.657 f
  U7311/ZN (IND2D2)                                                0.022     0.049      0.707 f
  n4597 (net)                                   1        0.001               0.000      0.707 f
  U7426/ZN (ND2D1)                                                 0.032     0.024      0.731 r
  n4841 (net)                                   1        0.002               0.000      0.731 r
  U8846/ZN (ND2D2)                                                 0.029     0.026      0.757 f
  n5957 (net)                                   1        0.003               0.000      0.757 f
  U14476/S (FA1D4)                                                 0.045     0.157      0.914 r
  n5962 (net)                                   2        0.008               0.000      0.914 r
  U11736/ZN (ND2D2)                                                0.034     0.035      0.949 f
  n6337 (net)                                   3        0.005               0.000      0.949 f
  U11735/ZN (OAI21D2)                                              0.043     0.036      0.985 r
  n5301 (net)                                   1        0.002               0.000      0.985 r
  U11734/ZN (NR2XD1)                                               0.026     0.030      1.015 f
  n5300 (net)                                   1        0.002               0.000      1.015 f
  U11732/ZN (ND2D2)                                                0.030     0.023      1.038 r
  n5329 (net)                                   2        0.004               0.000      1.038 r
  U11744/ZN (ND3D2)                                                0.053     0.040      1.078 f
  n6170 (net)                                   1        0.004               0.000      1.078 f
  U11614/ZN (CKND2D4)                                              0.035     0.034      1.113 r
  n6308 (net)                                   6        0.007               0.000      1.113 r
  U11750/ZN (AOI21D1)                                              0.036     0.031      1.144 f
  n6291 (net)                                   2        0.002               0.000      1.144 f
  U11486/ZN (CKND2D0)                                              0.047     0.038      1.182 r
  n5057 (net)                                   1        0.001               0.000      1.182 r
  U11487/ZN (ND2D1)                                                0.026     0.028      1.210 f
  core_instance1_sfp_instance_N537 (net)        1        0.001               0.000      1.210 f
  core_instance1_sfp_instance_sum_q_reg_14_/D (EDFQD1)             0.026     0.000      1.210 f
  data arrival time                                                                     1.210

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_14_/CP (EDFQD1)                      0.000      1.200 r
  library setup time                                                        -0.094      1.106
  data required time                                                                    1.106
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.106
  data arrival time                                                                    -1.210
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.104


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               8        0.038               0.000      0.219 f
  U8700/ZN (INVD6)                                                 0.033     0.030      0.249 r
  n4744 (net)                                   2        0.018               0.000      0.249 r
  U8699/ZN (CKND16)                                                0.023     0.025      0.273 f
  n5239 (net)                                  14        0.043               0.000      0.273 f
  U9756/ZN (NR2D1)                                                 0.065     0.048      0.321 r
  n5253 (net)                                   1        0.002               0.000      0.321 r
  U8754/ZN (NR2D2)                                                 0.023     0.026      0.347 f
  n5762 (net)                                   2        0.002               0.000      0.347 f
  U7137/Z (CKBD1)                                                  0.025     0.040      0.387 f
  n5033 (net)                                   2        0.002               0.000      0.387 f
  U7122/ZN (CKND2D1)                                               0.045     0.032      0.419 r
  n4578 (net)                                   1        0.002               0.000      0.419 r
  U7257/ZN (ND2D2)                                                 0.024     0.029      0.448 f
  n4544 (net)                                   1        0.002               0.000      0.448 f
  U7256/ZN (ND2D2)                                                 0.026     0.020      0.469 r
  n5034 (net)                                   1        0.002               0.000      0.469 r
  U11464/ZN (ND2D2)                                                0.021     0.021      0.490 f
  n5830 (net)                                   1        0.002               0.000      0.490 f
  U11589/ZN (ND2D2)                                                0.025     0.019      0.509 r
  n42653 (net)                                  2        0.003               0.000      0.509 r
  U8760/S (FA1D1)                                                  0.040     0.148      0.657 f
  n5947 (net)                                   3        0.004               0.000      0.657 f
  U7311/ZN (IND2D2)                                                0.022     0.049      0.707 f
  n4597 (net)                                   1        0.001               0.000      0.707 f
  U7426/ZN (ND2D1)                                                 0.032     0.024      0.731 r
  n4841 (net)                                   1        0.002               0.000      0.731 r
  U8846/ZN (ND2D2)                                                 0.029     0.026      0.757 f
  n5957 (net)                                   1        0.003               0.000      0.757 f
  U14476/S (FA1D4)                                                 0.045     0.157      0.914 r
  n5962 (net)                                   2        0.008               0.000      0.914 r
  U11736/ZN (ND2D2)                                                0.034     0.035      0.949 f
  n6337 (net)                                   3        0.005               0.000      0.949 f
  U11735/ZN (OAI21D2)                                              0.043     0.036      0.985 r
  n5301 (net)                                   1        0.002               0.000      0.985 r
  U11734/ZN (NR2XD1)                                               0.026     0.030      1.015 f
  n5300 (net)                                   1        0.002               0.000      1.015 f
  U11732/ZN (ND2D2)                                                0.030     0.023      1.038 r
  n5329 (net)                                   2        0.004               0.000      1.038 r
  U11744/ZN (ND3D2)                                                0.053     0.040      1.078 f
  n6170 (net)                                   1        0.004               0.000      1.078 f
  U11614/ZN (CKND2D4)                                              0.035     0.034      1.113 r
  n6308 (net)                                   6        0.007               0.000      1.113 r
  U11747/ZN (XNR2D1)                                               0.032     0.093      1.206 f
  core_instance1_sfp_instance_N535 (net)        1        0.001               0.000      1.206 f
  core_instance1_sfp_instance_sum_q_reg_12_/D (EDFQD1)             0.032     0.000      1.206 f
  data arrival time                                                                     1.206

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_12_/CP (EDFQD1)                      0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.206
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.102


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               8        0.038               0.000      0.219 f
  U8700/ZN (INVD6)                                                 0.033     0.030      0.249 r
  n4744 (net)                                   2        0.018               0.000      0.249 r
  U8699/ZN (CKND16)                                                0.023     0.025      0.273 f
  n5239 (net)                                  14        0.043               0.000      0.273 f
  U9756/ZN (NR2D1)                                                 0.065     0.048      0.321 r
  n5253 (net)                                   1        0.002               0.000      0.321 r
  U8754/ZN (NR2D2)                                                 0.023     0.026      0.347 f
  n5762 (net)                                   2        0.002               0.000      0.347 f
  U7137/Z (CKBD1)                                                  0.025     0.040      0.387 f
  n5033 (net)                                   2        0.002               0.000      0.387 f
  U7122/ZN (CKND2D1)                                               0.045     0.032      0.419 r
  n4578 (net)                                   1        0.002               0.000      0.419 r
  U7257/ZN (ND2D2)                                                 0.024     0.029      0.448 f
  n4544 (net)                                   1        0.002               0.000      0.448 f
  U7256/ZN (ND2D2)                                                 0.026     0.020      0.469 r
  n5034 (net)                                   1        0.002               0.000      0.469 r
  U11464/ZN (ND2D2)                                                0.021     0.021      0.490 f
  n5830 (net)                                   1        0.002               0.000      0.490 f
  U11589/ZN (ND2D2)                                                0.025     0.019      0.509 r
  n42653 (net)                                  2        0.003               0.000      0.509 r
  U8760/S (FA1D1)                                                  0.040     0.148      0.657 f
  n5947 (net)                                   3        0.004               0.000      0.657 f
  U7311/ZN (IND2D2)                                                0.022     0.049      0.707 f
  n4597 (net)                                   1        0.001               0.000      0.707 f
  U7426/ZN (ND2D1)                                                 0.032     0.024      0.731 r
  n4841 (net)                                   1        0.002               0.000      0.731 r
  U8846/ZN (ND2D2)                                                 0.029     0.026      0.757 f
  n5957 (net)                                   1        0.003               0.000      0.757 f
  U14476/CO (FA1D4)                                                0.046     0.157      0.914 f
  n5963 (net)                                   2        0.009               0.000      0.914 f
  U11737/ZN (NR2XD4)                                               0.034     0.036      0.950 r
  n6338 (net)                                   3        0.008               0.000      0.950 r
  U11735/ZN (OAI21D2)                                              0.030     0.029      0.978 f
  n5301 (net)                                   1        0.002               0.000      0.978 f
  U11734/ZN (NR2XD1)                                               0.032     0.033      1.012 r
  n5300 (net)                                   1        0.002               0.000      1.012 r
  U11732/ZN (ND2D2)                                                0.031     0.028      1.040 f
  n5329 (net)                                   2        0.004               0.000      1.040 f
  U11743/ZN (CKND2)                                                0.017     0.018      1.058 r
  n6309 (net)                                   1        0.002               0.000      1.058 r
  U7012/ZN (CKND2)                                                 0.025     0.021      1.079 f
  n6336 (net)                                   4        0.006               0.000      1.079 f
  U7011/ZN (AOI21D1)                                               0.062     0.039      1.117 r
  n6332 (net)                                   1        0.002               0.000      1.117 r
  U14604/Z (CKXOR2D1)                                              0.033     0.088      1.205 f
  core_instance1_sfp_instance_N532 (net)        1        0.001               0.000      1.205 f
  core_instance1_sfp_instance_sum_q_reg_9_/D (EDFQD1)              0.033     0.000      1.205 f
  data arrival time                                                                     1.205

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_9_/CP (EDFQD1)                       0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.205
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.101


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               8        0.038               0.000      0.219 f
  U8700/ZN (INVD6)                                                 0.033     0.030      0.249 r
  n4744 (net)                                   2        0.018               0.000      0.249 r
  U8699/ZN (CKND16)                                                0.023     0.025      0.273 f
  n5239 (net)                                  14        0.043               0.000      0.273 f
  U9756/ZN (NR2D1)                                                 0.065     0.048      0.321 r
  n5253 (net)                                   1        0.002               0.000      0.321 r
  U8754/ZN (NR2D2)                                                 0.023     0.026      0.347 f
  n5762 (net)                                   2        0.002               0.000      0.347 f
  U7137/Z (CKBD1)                                                  0.025     0.040      0.387 f
  n5033 (net)                                   2        0.002               0.000      0.387 f
  U7122/ZN (CKND2D1)                                               0.045     0.032      0.419 r
  n4578 (net)                                   1        0.002               0.000      0.419 r
  U7257/ZN (ND2D2)                                                 0.024     0.029      0.448 f
  n4544 (net)                                   1        0.002               0.000      0.448 f
  U7256/ZN (ND2D2)                                                 0.026     0.020      0.469 r
  n5034 (net)                                   1        0.002               0.000      0.469 r
  U11464/ZN (ND2D2)                                                0.021     0.021      0.490 f
  n5830 (net)                                   1        0.002               0.000      0.490 f
  U11589/ZN (ND2D2)                                                0.025     0.019      0.509 r
  n42653 (net)                                  2        0.003               0.000      0.509 r
  U8760/S (FA1D1)                                                  0.040     0.148      0.657 f
  n5947 (net)                                   3        0.004               0.000      0.657 f
  U7311/ZN (IND2D2)                                                0.022     0.049      0.707 f
  n4597 (net)                                   1        0.001               0.000      0.707 f
  U7426/ZN (ND2D1)                                                 0.032     0.024      0.731 r
  n4841 (net)                                   1        0.002               0.000      0.731 r
  U8846/ZN (ND2D2)                                                 0.029     0.026      0.757 f
  n5957 (net)                                   1        0.003               0.000      0.757 f
  U14476/CO (FA1D4)                                                0.046     0.157      0.914 f
  n5963 (net)                                   2        0.009               0.000      0.914 f
  U11737/ZN (NR2XD4)                                               0.034     0.036      0.950 r
  n6338 (net)                                   3        0.008               0.000      0.950 r
  U11735/ZN (OAI21D2)                                              0.030     0.029      0.978 f
  n5301 (net)                                   1        0.002               0.000      0.978 f
  U11734/ZN (NR2XD1)                                               0.032     0.033      1.012 r
  n5300 (net)                                   1        0.002               0.000      1.012 r
  U11732/ZN (ND2D2)                                                0.031     0.028      1.040 f
  n5329 (net)                                   2        0.004               0.000      1.040 f
  U11743/ZN (CKND2)                                                0.017     0.018      1.058 r
  n6309 (net)                                   1        0.002               0.000      1.058 r
  U7012/ZN (CKND2)                                                 0.025     0.021      1.079 f
  n6336 (net)                                   4        0.006               0.000      1.079 f
  U10324/ZN (AOI21D1)                                              0.062     0.039      1.117 r
  n6325 (net)                                   1        0.002               0.000      1.117 r
  U14602/Z (CKXOR2D1)                                              0.033     0.088      1.205 f
  core_instance1_sfp_instance_N533 (net)        1        0.001               0.000      1.205 f
  core_instance1_sfp_instance_sum_q_reg_10_/D (EDFQD1)             0.033     0.000      1.205 f
  data arrival time                                                                     1.205

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_10_/CP (EDFQD1)                      0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.205
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.101


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               8        0.038               0.000      0.219 f
  U8700/ZN (INVD6)                                                 0.033     0.030      0.249 r
  n4744 (net)                                   2        0.018               0.000      0.249 r
  U8699/ZN (CKND16)                                                0.023     0.025      0.273 f
  n5239 (net)                                  14        0.043               0.000      0.273 f
  U8685/ZN (NR2XD4)                                                0.019     0.018      0.291 r
  n5776 (net)                                   1        0.002               0.000      0.291 r
  U11630/ZN (ND2D2)                                                0.020     0.019      0.310 f
  n5135 (net)                                   1        0.002               0.000      0.310 f
  U11629/ZN (CKND2)                                                0.018     0.017      0.327 r
  n45670 (net)                                  2        0.003               0.000      0.327 r
  U14403/S (FA1D1)                                                 0.033     0.140      0.467 f
  n5808 (net)                                   1        0.002               0.000      0.467 f
  U14402/S (FA1D1)                                                 0.033     0.145      0.611 f
  n5837 (net)                                   1        0.002               0.000      0.611 f
  U14420/S (FA1D1)                                                 0.038     0.091      0.702 r
  n5802 (net)                                   1        0.002               0.000      0.702 r
  U14401/S (FA1D1)                                                 0.038     0.092      0.795 r
  n5839 (net)                                   1        0.002               0.000      0.795 r
  U7425/S (FA1D1)                                                  0.039     0.093      0.888 r
  n5801 (net)                                   2        0.002               0.000      0.888 r
  U7294/ZN (INVD1)                                                 0.019     0.022      0.910 f
  n4572 (net)                                   1        0.002               0.000      0.910 f
  U7299/ZN (ND2D2)                                                 0.025     0.020      0.929 r
  n6352 (net)                                   2        0.003               0.000      0.929 r
  U11586/ZN (ND2D2)                                                0.022     0.024      0.953 f
  n5328 (net)                                   1        0.002               0.000      0.953 f
  U11668/ZN (ND2D2)                                                0.028     0.020      0.974 r
  n5327 (net)                                   2        0.003               0.000      0.974 r
  U7404/ZN (INVD1)                                                 0.015     0.017      0.991 f
  n6348 (net)                                   2        0.002               0.000      0.991 f
  U11424/Z (OA21D0)                                                0.043     0.083      1.074 f
  n5001 (net)                                   2        0.002               0.000      1.074 f
  U14605/ZN (OAI21D1)                                              0.055     0.044      1.118 r
  n6341 (net)                                   1        0.002               0.000      1.118 r
  U14606/ZN (XNR2D0)                                               0.035     0.085      1.203 r
  core_instance1_sfp_instance_N530 (net)        1        0.001               0.000      1.203 r
  core_instance1_sfp_instance_sum_q_reg_7_/D (EDFQD1)              0.035     0.000      1.203 r
  data arrival time                                                                     1.203

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_7_/CP (EDFQD1)                       0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.203
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.099


  Startpoint: core_instance1_psum_mem_instance_Q_reg_61_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_pmem_combined_reg_reg_47_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_psum_mem_instance_Q_reg_61_/CP (EDFQD4)           0.000     0.000 #    0.000 r
  core_instance1_psum_mem_instance_Q_reg_61_/Q (EDFQD4)            0.021     0.115      0.115 f
  core_instance1_pmem_out[61] (net)             4        0.005               0.000      0.115 f
  U53780/CO (FA1D0)                                                0.048     0.171      0.286 f
  n43768 (net)                                  1        0.002               0.000      0.286 f
  U8293/CO (FA1D1)                                                 0.029     0.067      0.353 f
  n43770 (net)                                  1        0.001               0.000      0.353 f
  U51667/CO (FA1D0)                                                0.037     0.087      0.439 f
  n43772 (net)                                  1        0.001               0.000      0.439 f
  U51669/CO (FA1D0)                                                0.037     0.089      0.528 f
  n43774 (net)                                  1        0.001               0.000      0.528 f
  U51671/CO (FA1D0)                                                0.037     0.089      0.617 f
  n43776 (net)                                  1        0.001               0.000      0.617 f
  U51673/CO (FA1D0)                                                0.037     0.089      0.706 f
  n43778 (net)                                  1        0.001               0.000      0.706 f
  U51675/CO (FA1D0)                                                0.037     0.089      0.795 f
  n43903 (net)                                  1        0.001               0.000      0.795 f
  U51759/CO (FA1D0)                                                0.037     0.089      0.884 f
  n44663 (net)                                  1        0.001               0.000      0.884 f
  U52216/CO (FA1D0)                                                0.037     0.089      0.973 f
  n47754 (net)                                  1        0.001               0.000      0.973 f
  U53777/CO (FA1D0)                                                0.042     0.094      1.066 f
  n47756 (net)                                  1        0.002               0.000      1.066 f
  U53778/Z (CKXOR2D1)                                              0.032     0.081      1.147 f
  n47757 (net)                                  1        0.001               0.000      1.147 f
  U53779/Z (CKAN2D1)                                               0.026     0.057      1.204 f
  core_instance1_N123 (net)                     1        0.001               0.000      1.204 f
  core_instance1_pmem_combined_reg_reg_47_/D (EDFQD1)              0.026     0.000      1.204 f
  data arrival time                                                                     1.204

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_pmem_combined_reg_reg_47_/CP (EDFQD1)                       0.000      1.200 r
  library setup time                                                        -0.094      1.106
  data required time                                                                    1.106
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.106
  data arrival time                                                                    -1.204
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.098


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               8        0.038               0.000      0.219 f
  U8809/ZN (INVD6)                                                 0.029     0.028      0.247 r
  n5238 (net)                                   2        0.015               0.000      0.247 r
  U7280/ZN (CKND8)                                                 0.019     0.021      0.267 f
  n5122 (net)                                   5        0.015               0.000      0.267 f
  U8759/ZN (INVD8)                                                 0.028     0.023      0.290 r
  n4829 (net)                                  10        0.021               0.000      0.290 r
  U8672/ZN (ND2D4)                                                 0.022     0.023      0.312 f
  n5628 (net)                                   1        0.004               0.000      0.312 f
  U11582/ZN (ND2D4)                                                0.035     0.026      0.338 r
  n5240 (net)                                   4        0.011               0.000      0.338 r
  U7134/Z (CKBD1)                                                  0.033     0.045      0.383 r
  n5138 (net)                                   2        0.003               0.000      0.383 r
  U7960/ZN (CKND2)                                                 0.019     0.021      0.404 f
  n4639 (net)                                   2        0.004               0.000      0.404 f
  U11667/ZN (ND2D2)                                                0.022     0.017      0.421 r
  n5191 (net)                                   1        0.002               0.000      0.421 r
  U8815/ZN (ND2D2)                                                 0.027     0.021      0.442 f
  n5719 (net)                                   1        0.002               0.000      0.442 f
  U8810/ZN (OAI21D2)                                               0.055     0.040      0.482 r
  n47541 (net)                                  2        0.003               0.000      0.482 r
  U14384/S (FA1D1)                                                 0.039     0.098      0.579 r
  n5754 (net)                                   1        0.002               0.000      0.579 r
  U14376/S (FA1D1)                                                 0.045     0.144      0.723 r
  n5797 (net)                                   1        0.003               0.000      0.723 r
  U14400/S (FA1D4)                                                 0.050     0.155      0.878 f
  n5751 (net)                                   2        0.009               0.000      0.878 f
  U8816/ZN (NR2D4)                                                 0.043     0.037      0.915 r
  n6354 (net)                                   2        0.005               0.000      0.915 r
  U8862/ZN (OAI21D4)                                               0.036     0.026      0.942 f
  n6350 (net)                                   2        0.003               0.000      0.942 f
  U11586/ZN (ND2D2)                                                0.021     0.021      0.963 r
  n5328 (net)                                   1        0.002               0.000      0.963 r
  U11668/ZN (ND2D2)                                                0.027     0.024      0.987 f
  n5327 (net)                                   2        0.003               0.000      0.987 f
  U7404/ZN (INVD1)                                                 0.023     0.021      1.008 r
  n6348 (net)                                   2        0.002               0.000      1.008 r
  U11424/Z (OA21D0)                                                0.051     0.069      1.078 r
  n5001 (net)                                   2        0.002               0.000      1.078 r
  U7396/Z (XOR2D0)                                                 0.034     0.113      1.190 f
  core_instance1_sfp_instance_N529 (net)        1        0.001               0.000      1.190 f
  core_instance1_sfp_instance_sum_q_reg_6_/D (EDFQD1)              0.034     0.000      1.190 f
  data arrival time                                                                     1.190

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_6_/CP (EDFQD1)                       0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.190
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.087


  Startpoint: core_instance1_psum_mem_instance_Q_reg_13_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_pmem_combined_reg_reg_15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_psum_mem_instance_Q_reg_13_/CP (EDFQD1)           0.000     0.000 #    0.000 r
  core_instance1_psum_mem_instance_Q_reg_13_/Q (EDFQD1)            0.029     0.134      0.134 f
  core_instance1_pmem_out[13] (net)             3        0.003               0.000      0.134 f
  U51637/CO (FA1D0)                                                0.037     0.163      0.298 f
  n43784 (net)                                  1        0.001               0.000      0.298 f
  U51679/CO (FA1D0)                                                0.037     0.089      0.386 f
  n43740 (net)                                  1        0.001               0.000      0.386 f
  U51641/CO (FA1D0)                                                0.037     0.089      0.475 f
  n43788 (net)                                  1        0.001               0.000      0.475 f
  U51683/CO (FA1D0)                                                0.037     0.089      0.564 f
  n43744 (net)                                  1        0.001               0.000      0.564 f
  U51645/CO (FA1D0)                                                0.037     0.089      0.653 f
  n43738 (net)                                  1        0.001               0.000      0.653 f
  U51639/CO (FA1D0)                                                0.037     0.089      0.742 f
  n43761 (net)                                  1        0.001               0.000      0.742 f
  U51659/CO (FA1D0)                                                0.048     0.099      0.841 f
  n43799 (net)                                  1        0.002               0.000      0.841 f
  U7671/CO (FA1D1)                                                 0.029     0.067      0.908 f
  n44209 (net)                                  1        0.001               0.000      0.908 f
  U51886/CO (FA1D0)                                                0.048     0.097      1.004 f
  n47764 (net)                                  1        0.002               0.000      1.004 f
  U7498/CO (FA1D1)                                                 0.031     0.069      1.074 f
  n47766 (net)                                  1        0.002               0.000      1.074 f
  U53783/Z (CKXOR2D1)                                              0.035     0.081      1.155 f
  n47767 (net)                                  1        0.001               0.000      1.155 f
  U11401/Z (AN2XD1)                                                0.019     0.037      1.192 f
  core_instance1_N91 (net)                      1        0.001               0.000      1.192 f
  core_instance1_pmem_combined_reg_reg_15_/D (EDFQD1)              0.019     0.000      1.192 f
  data arrival time                                                                     1.192

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_pmem_combined_reg_reg_15_/CP (EDFQD1)                       0.000      1.200 r
  library setup time                                                        -0.092      1.108
  data required time                                                                    1.108
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.108
  data arrival time                                                                    -1.192
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.084


  Startpoint: inst1[27] (input port clocked by clk1)
  Endpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[27] (in)                                                   0.023     0.008      0.208 f
  inst1[27] (net)                               3        0.015               0.000      0.208 f
  U8622/ZN (CKND4)                                                 0.027     0.023      0.231 r
  n4716 (net)                                   3        0.010               0.000      0.231 r
  U8601/Z (CKBD1)                                                  0.029     0.040      0.271 r
  n7032 (net)                                   1        0.002               0.000      0.271 r
  U8536/ZN (INVD2)                                                 0.090     0.060      0.331 f
  n8251 (net)                                  38        0.032               0.000      0.331 f
  U9109/Z (OR2D0)                                                  0.048     0.099      0.429 f
  n5509 (net)                                   3        0.003               0.000      0.429 f
  U9241/ZN (NR2D0)                                                 0.089     0.068      0.498 r
  n8198 (net)                                   1        0.002               0.000      0.498 r
  U10119/Z (XOR3D0)                                                0.044     0.203      0.701 f
  n8204 (net)                                   1        0.002               0.000      0.701 f
  U15977/Z (XOR3D1)                                                0.035     0.173      0.874 f
  n8206 (net)                                   1        0.001               0.000      0.874 f
  U15978/Z (XOR3D1)                                                0.037     0.114      0.989 f
  n8213 (net)                                   1        0.002               0.000      0.989 f
  U15980/Z (CKXOR2D1)                                              0.033     0.080      1.069 f
  n8214 (net)                                   1        0.001               0.000      1.069 f
  U7612/Z (XOR2D0)                                                 0.040     0.103      1.172 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_7_ (net)     1    0.001    0.000    1.172 r
  U54441/ZN (INR2XD1)                                              0.047     0.050      1.222 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_N148 (net)     1    0.001    0.000    1.222 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_7_/D (DFQD1)    0.047    0.000    1.222 r
  data arrival time                                                                     1.222

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_7_/CP (DFQD1)    0.000    1.200 r
  library setup time                                                        -0.035      1.165
  data required time                                                                    1.165
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.165
  data arrival time                                                                    -1.222
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.057


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               8        0.038               0.000      0.219 f
  U8700/ZN (INVD6)                                                 0.033     0.030      0.249 r
  n4744 (net)                                   2        0.018               0.000      0.249 r
  U8699/ZN (CKND16)                                                0.023     0.025      0.273 f
  n5239 (net)                                  14        0.043               0.000      0.273 f
  U9756/ZN (NR2D1)                                                 0.065     0.048      0.321 r
  n5253 (net)                                   1        0.002               0.000      0.321 r
  U8754/ZN (NR2D2)                                                 0.023     0.026      0.347 f
  n5762 (net)                                   2        0.002               0.000      0.347 f
  U7137/Z (CKBD1)                                                  0.025     0.040      0.387 f
  n5033 (net)                                   2        0.002               0.000      0.387 f
  U7122/ZN (CKND2D1)                                               0.045     0.032      0.419 r
  n4578 (net)                                   1        0.002               0.000      0.419 r
  U7257/ZN (ND2D2)                                                 0.024     0.029      0.448 f
  n4544 (net)                                   1        0.002               0.000      0.448 f
  U7256/ZN (ND2D2)                                                 0.026     0.020      0.469 r
  n5034 (net)                                   1        0.002               0.000      0.469 r
  U11464/ZN (ND2D2)                                                0.021     0.021      0.490 f
  n5830 (net)                                   1        0.002               0.000      0.490 f
  U11589/ZN (ND2D2)                                                0.025     0.019      0.509 r
  n42653 (net)                                  2        0.003               0.000      0.509 r
  U8760/S (FA1D1)                                                  0.040     0.148      0.657 f
  n5947 (net)                                   3        0.004               0.000      0.657 f
  U7311/ZN (IND2D2)                                                0.022     0.049      0.707 f
  n4597 (net)                                   1        0.001               0.000      0.707 f
  U7426/ZN (ND2D1)                                                 0.032     0.024      0.731 r
  n4841 (net)                                   1        0.002               0.000      0.731 r
  U8846/ZN (ND2D2)                                                 0.029     0.026      0.757 f
  n5957 (net)                                   1        0.003               0.000      0.757 f
  U14476/S (FA1D4)                                                 0.045     0.157      0.914 r
  n5962 (net)                                   2        0.008               0.000      0.914 r
  U11736/ZN (ND2D2)                                                0.034     0.035      0.949 f
  n6337 (net)                                   3        0.005               0.000      0.949 f
  U11735/ZN (OAI21D2)                                              0.043     0.036      0.985 r
  n5301 (net)                                   1        0.002               0.000      0.985 r
  U11734/ZN (NR2XD1)                                               0.026     0.030      1.015 f
  n5300 (net)                                   1        0.002               0.000      1.015 f
  U11732/ZN (ND2D2)                                                0.030     0.023      1.038 r
  n5329 (net)                                   2        0.004               0.000      1.038 r
  U11743/ZN (CKND2)                                                0.013     0.016      1.054 f
  n6309 (net)                                   1        0.002               0.000      1.054 f
  U7012/ZN (CKND2)                                                 0.033     0.023      1.077 r
  n6336 (net)                                   4        0.007               0.000      1.077 r
  U7394/ZN (XNR2D0)                                                0.035     0.078      1.156 r
  core_instance1_sfp_instance_N531 (net)        1        0.001               0.000      1.156 r
  core_instance1_sfp_instance_sum_q_reg_8_/D (EDFQD1)              0.035     0.000      1.156 r
  data arrival time                                                                     1.156

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_8_/CP (EDFQD1)                       0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.156
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.052


  Startpoint: core_instance1_psum_mem_instance_Q_reg_37_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_pmem_combined_reg_reg_31_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_psum_mem_instance_Q_reg_37_/CP (EDFQD2)           0.000     0.000 #    0.000 r
  core_instance1_psum_mem_instance_Q_reg_37_/Q (EDFQD2)            0.020     0.131      0.131 f
  core_instance1_pmem_out[37] (net)             3        0.003               0.000      0.131 f
  U51643/CO (FA1D0)                                                0.048     0.170      0.302 f
  n43755 (net)                                  1        0.002               0.000      0.302 f
  U8296/CO (FA1D1)                                                 0.029     0.067      0.368 f
  n43757 (net)                                  1        0.001               0.000      0.368 f
  U51655/CO (FA1D0)                                                0.037     0.087      0.455 f
  n43759 (net)                                  1        0.001               0.000      0.455 f
  U51657/CO (FA1D0)                                                0.037     0.089      0.544 f
  n43763 (net)                                  1        0.001               0.000      0.544 f
  U51661/CO (FA1D0)                                                0.048     0.099      0.643 f
  n43790 (net)                                  1        0.002               0.000      0.643 f
  U7806/CO (FA1D1)                                                 0.029     0.067      0.709 f
  n43765 (net)                                  1        0.001               0.000      0.709 f
  U51663/CO (FA1D0)                                                0.048     0.097      0.806 f
  n43801 (net)                                  1        0.002               0.000      0.806 f
  U7670/CO (FA1D1)                                                 0.029     0.067      0.873 f
  n44211 (net)                                  1        0.001               0.000      0.873 f
  U51888/CO (FA1D0)                                                0.048     0.097      0.969 f
  n47760 (net)                                  1        0.002               0.000      0.969 f
  U7495/CO (FA1D1)                                                 0.031     0.069      1.039 f
  n47762 (net)                                  1        0.002               0.000      1.039 f
  U53782/Z (CKXOR2D1)                                              0.035     0.081      1.120 f
  n47763 (net)                                  1        0.001               0.000      1.120 f
  U11400/Z (AN2XD1)                                                0.019     0.037      1.157 f
  core_instance1_N107 (net)                     1        0.001               0.000      1.157 f
  core_instance1_pmem_combined_reg_reg_31_/D (EDFQD1)              0.019     0.000      1.157 f
  data arrival time                                                                     1.157

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_pmem_combined_reg_reg_31_/CP (EDFQD1)                       0.000      1.200 r
  library setup time                                                        -0.092      1.108
  data required time                                                                    1.108
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.108
  data arrival time                                                                    -1.157
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.049


  Startpoint: inst1[27] (input port clocked by clk1)
  Endpoint: core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[27] (in)                                                   0.023     0.008      0.208 f
  inst1[27] (net)                               3        0.015               0.000      0.208 f
  U8622/ZN (CKND4)                                                 0.027     0.023      0.231 r
  n4716 (net)                                   3        0.010               0.000      0.231 r
  U8601/Z (CKBD1)                                                  0.029     0.040      0.271 r
  n7032 (net)                                   1        0.002               0.000      0.271 r
  U8536/ZN (INVD2)                                                 0.090     0.060      0.331 f
  n8251 (net)                                  38        0.032               0.000      0.331 f
  U9728/Z (OR2D0)                                                  0.049     0.100      0.431 f
  n5339 (net)                                   3        0.003               0.000      0.431 f
  U9922/ZN (NR2D0)                                                 0.089     0.069      0.499 r
  n10261 (net)                                  1        0.002               0.000      0.499 r
  U17491/Z (XOR3D1)                                                0.037     0.185      0.685 f
  n10267 (net)                                  1        0.002               0.000      0.685 f
  U17493/Z (XOR3D1)                                                0.035     0.172      0.856 f
  n10269 (net)                                  1        0.001               0.000      0.856 f
  U17494/Z (XOR3D1)                                                0.037     0.114      0.970 f
  n10276 (net)                                  1        0.002               0.000      0.970 f
  U7709/Z (XOR2D0)                                                 0.033     0.082      1.052 f
  n10277 (net)                                  1        0.001               0.000      1.052 f
  U7618/Z (XOR2D0)                                                 0.035     0.099      1.151 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_7_ (net)     1    0.001    0.000    1.151 r
  U54193/ZN (INR2D1)                                               0.059     0.059      1.211 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_N196 (net)     1    0.001    0.000    1.211 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_7_/D (DFQD1)    0.059    0.000    1.211 r
  data arrival time                                                                     1.211

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_7_/CP (DFQD1)    0.000    1.200 r
  library setup time                                                        -0.038      1.162
  data required time                                                                    1.162
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.162
  data arrival time                                                                    -1.211
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.049


  Startpoint: inst1[27] (input port clocked by clk1)
  Endpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[27] (in)                                                   0.023     0.008      0.208 f
  inst1[27] (net)                               3        0.015               0.000      0.208 f
  U8622/ZN (CKND4)                                                 0.027     0.023      0.231 r
  n4716 (net)                                   3        0.010               0.000      0.231 r
  U8601/Z (CKBD1)                                                  0.029     0.040      0.271 r
  n7032 (net)                                   1        0.002               0.000      0.271 r
  U8536/ZN (INVD2)                                                 0.090     0.060      0.331 f
  n8251 (net)                                  38        0.032               0.000      0.331 f
  U9245/Z (OR2D0)                                                  0.035     0.089      0.419 f
  n5494 (net)                                   2        0.001               0.000      0.419 f
  U15849/ZN (NR2D0)                                                0.059     0.048      0.467 r
  n8015 (net)                                   1        0.001               0.000      0.467 r
  U15850/Z (XOR2D0)                                                0.043     0.122      0.590 f
  n8021 (net)                                   1        0.002               0.000      0.590 f
  U10124/Z (XOR3D0)                                                0.034     0.184      0.774 f
  n8050 (net)                                   1        0.001               0.000      0.774 f
  U7786/Z (XOR3D0)                                                 0.043     0.201      0.975 f
  n8055 (net)                                   1        0.002               0.000      0.975 f
  U7713/Z (XOR2D0)                                                 0.033     0.083      1.058 f
  n8056 (net)                                   1        0.001               0.000      1.058 f
  U7617/Z (XOR2D0)                                                 0.040     0.103      1.161 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product3_4by4_7_ (net)     1    0.001    0.000    1.161 r
  U54439/ZN (INR2XD1)                                              0.047     0.050      1.211 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_N164 (net)     1    0.001    0.000    1.211 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_7_/D (DFQD1)    0.047    0.000    1.211 r
  data arrival time                                                                     1.211

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_7_/CP (DFQD1)    0.000    1.200 r
  library setup time                                                        -0.035      1.165
  data required time                                                                    1.165
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.165
  data arrival time                                                                    -1.211
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.046


  Startpoint: inst1[27] (input port clocked by clk1)
  Endpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product0_4by4_reg_reg_7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[27] (in)                                                   0.023     0.008      0.208 f
  inst1[27] (net)                               3        0.015               0.000      0.208 f
  U8622/ZN (CKND4)                                                 0.027     0.023      0.231 r
  n4716 (net)                                   3        0.010               0.000      0.231 r
  U8601/Z (CKBD1)                                                  0.029     0.040      0.271 r
  n7032 (net)                                   1        0.002               0.000      0.271 r
  U8536/ZN (INVD2)                                                 0.090     0.060      0.331 f
  n8251 (net)                                  38        0.032               0.000      0.331 f
  U9062/Z (OR2D0)                                                  0.035     0.089      0.419 f
  n5506 (net)                                   2        0.001               0.000      0.419 f
  U16024/ZN (NR2D0)                                                0.059     0.048      0.467 r
  n8253 (net)                                   1        0.001               0.000      0.467 r
  U16025/Z (XOR2D0)                                                0.043     0.122      0.590 f
  n8259 (net)                                   1        0.002               0.000      0.590 f
  U10117/Z (XOR3D0)                                                0.034     0.184      0.774 f
  n8288 (net)                                   1        0.001               0.000      0.774 f
  U7794/Z (XOR3D0)                                                 0.043     0.201      0.975 f
  n8293 (net)                                   1        0.002               0.000      0.975 f
  U7687/Z (XOR2D0)                                                 0.033     0.083      1.058 f
  n8294 (net)                                   1        0.001               0.000      1.058 f
  U7631/Z (XOR2D0)                                                 0.040     0.103      1.161 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product0_4by4_7_ (net)     1    0.001    0.000    1.161 r
  U54440/ZN (INR2XD1)                                              0.047     0.050      1.211 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_N140 (net)     1    0.001    0.000    1.211 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product0_4by4_reg_reg_7_/D (DFQD1)    0.047    0.000    1.211 r
  data arrival time                                                                     1.211

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product0_4by4_reg_reg_7_/CP (DFQD1)    0.000    1.200 r
  library setup time                                                        -0.035      1.165
  data required time                                                                    1.165
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.165
  data arrival time                                                                    -1.211
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.046


  Startpoint: inst1[27] (input port clocked by clk1)
  Endpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[27] (in)                                                   0.023     0.008      0.208 f
  inst1[27] (net)                               3        0.015               0.000      0.208 f
  U8622/ZN (CKND4)                                                 0.027     0.023      0.231 r
  n4716 (net)                                   3        0.010               0.000      0.231 r
  U8601/Z (CKBD1)                                                  0.029     0.040      0.271 r
  n7032 (net)                                   1        0.002               0.000      0.271 r
  U8536/ZN (INVD2)                                                 0.090     0.060      0.331 f
  n8251 (net)                                  38        0.032               0.000      0.331 f
  U9057/Z (OR2D0)                                                  0.035     0.089      0.419 f
  n5517 (net)                                   2        0.001               0.000      0.419 f
  U15210/ZN (NR2D0)                                                0.059     0.048      0.467 r
  n7146 (net)                                   1        0.001               0.000      0.467 r
  U15211/Z (XOR2D0)                                                0.043     0.122      0.590 f
  n7152 (net)                                   1        0.002               0.000      0.590 f
  U10104/Z (XOR3D0)                                                0.034     0.184      0.774 f
  n7181 (net)                                   1        0.001               0.000      0.774 f
  U7793/Z (XOR3D0)                                                 0.043     0.201      0.975 f
  n7186 (net)                                   1        0.002               0.000      0.975 f
  U7683/Z (XOR2D0)                                                 0.033     0.083      1.058 f
  n7187 (net)                                   1        0.001               0.000      1.058 f
  U7543/Z (XOR2D0)                                                 0.040     0.103      1.161 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product6_4by4_7_ (net)     1    0.001    0.000    1.161 r
  U54442/ZN (INR2XD1)                                              0.047     0.050      1.211 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_N188 (net)     1    0.001    0.000    1.211 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_7_/D (DFQD1)    0.047    0.000    1.211 r
  data arrival time                                                                     1.211

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_7_/CP (DFQD1)    0.000    1.200 r
  library setup time                                                        -0.035      1.165
  data required time                                                                    1.165
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.165
  data arrival time                                                                    -1.211
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.046


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51795/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44269 (net)                                  1        0.001               0.000      0.284 f
  U51931/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44814 (net)                                  2        0.002               0.000      0.395 f
  U52262/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44993 (net)                                  1        0.001               0.000      0.564 f
  U52309/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44994 (net)                                  2        0.002               0.000      0.734 f
  U13546/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n45169 (net)                                  2        0.002               0.000      0.784 r
  U52438/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n45172 (net)                                  1        0.001               0.000      0.826 f
  U52439/ZN (AOI21D1)                                              0.116     0.086      0.913 r
  n46088 (net)                                  4        0.005               0.000      0.913 r
  U52860/ZN (OAI21D1)                                              0.051     0.045      0.957 f
  n45901 (net)                                  1        0.002               0.000      0.957 f
  U7514/ZN (XNR2D0)                                                0.037     0.083      1.041 f
  n45902 (net)                                  1        0.001               0.000      1.041 f
  U7435/Z (AO22D2)                                                 0.044     0.106      1.146 f
  core_instance1_array_out[80] (net)            8        0.007               0.000      1.146 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q6_reg_8_/D (EDFQD1)    0.044    0.000    1.146 f
  data arrival time                                                                     1.146

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.146
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.046


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51795/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44269 (net)                                  1        0.001               0.000      0.284 f
  U51931/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44814 (net)                                  2        0.002               0.000      0.395 f
  U52262/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44993 (net)                                  1        0.001               0.000      0.564 f
  U52309/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44994 (net)                                  2        0.002               0.000      0.734 f
  U13546/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n45169 (net)                                  2        0.002               0.000      0.784 r
  U52438/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n45172 (net)                                  1        0.001               0.000      0.826 f
  U52439/ZN (AOI21D1)                                              0.116     0.086      0.913 r
  n46088 (net)                                  4        0.005               0.000      0.913 r
  U52860/ZN (OAI21D1)                                              0.051     0.045      0.957 f
  n45901 (net)                                  1        0.002               0.000      0.957 f
  U7514/ZN (XNR2D0)                                                0.037     0.083      1.041 f
  n45902 (net)                                  1        0.001               0.000      1.041 f
  U7435/Z (AO22D2)                                                 0.044     0.106      1.146 f
  core_instance1_array_out[80] (net)            8        0.007               0.000      1.146 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q0_reg_8_/D (EDFQD1)    0.044    0.000    1.146 f
  data arrival time                                                                     1.146

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.146
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.046


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51795/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44269 (net)                                  1        0.001               0.000      0.284 f
  U51931/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44814 (net)                                  2        0.002               0.000      0.395 f
  U52262/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44993 (net)                                  1        0.001               0.000      0.564 f
  U52309/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44994 (net)                                  2        0.002               0.000      0.734 f
  U13546/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n45169 (net)                                  2        0.002               0.000      0.784 r
  U52438/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n45172 (net)                                  1        0.001               0.000      0.826 f
  U52439/ZN (AOI21D1)                                              0.116     0.086      0.913 r
  n46088 (net)                                  4        0.005               0.000      0.913 r
  U52860/ZN (OAI21D1)                                              0.051     0.045      0.957 f
  n45901 (net)                                  1        0.002               0.000      0.957 f
  U7514/ZN (XNR2D0)                                                0.037     0.083      1.041 f
  n45902 (net)                                  1        0.001               0.000      1.041 f
  U7435/Z (AO22D2)                                                 0.044     0.106      1.146 f
  core_instance1_array_out[80] (net)            8        0.007               0.000      1.146 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q7_reg_8_/D (EDFQD1)    0.044    0.000    1.146 f
  data arrival time                                                                     1.146

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.146
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.046


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51795/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44269 (net)                                  1        0.001               0.000      0.284 f
  U51931/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44814 (net)                                  2        0.002               0.000      0.395 f
  U52262/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44993 (net)                                  1        0.001               0.000      0.564 f
  U52309/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44994 (net)                                  2        0.002               0.000      0.734 f
  U13546/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n45169 (net)                                  2        0.002               0.000      0.784 r
  U52438/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n45172 (net)                                  1        0.001               0.000      0.826 f
  U52439/ZN (AOI21D1)                                              0.116     0.086      0.913 r
  n46088 (net)                                  4        0.005               0.000      0.913 r
  U52860/ZN (OAI21D1)                                              0.051     0.045      0.957 f
  n45901 (net)                                  1        0.002               0.000      0.957 f
  U7514/ZN (XNR2D0)                                                0.037     0.083      1.041 f
  n45902 (net)                                  1        0.001               0.000      1.041 f
  U7435/Z (AO22D2)                                                 0.044     0.106      1.146 f
  core_instance1_array_out[80] (net)            8        0.007               0.000      1.146 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q1_reg_8_/D (EDFQD1)    0.044    0.000    1.146 f
  data arrival time                                                                     1.146

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.146
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.046


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51795/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44269 (net)                                  1        0.001               0.000      0.284 f
  U51931/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44814 (net)                                  2        0.002               0.000      0.395 f
  U52262/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44993 (net)                                  1        0.001               0.000      0.564 f
  U52309/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44994 (net)                                  2        0.002               0.000      0.734 f
  U13546/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n45169 (net)                                  2        0.002               0.000      0.784 r
  U52438/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n45172 (net)                                  1        0.001               0.000      0.826 f
  U52439/ZN (AOI21D1)                                              0.116     0.086      0.913 r
  n46088 (net)                                  4        0.005               0.000      0.913 r
  U52860/ZN (OAI21D1)                                              0.051     0.045      0.957 f
  n45901 (net)                                  1        0.002               0.000      0.957 f
  U7514/ZN (XNR2D0)                                                0.037     0.083      1.041 f
  n45902 (net)                                  1        0.001               0.000      1.041 f
  U7435/Z (AO22D2)                                                 0.044     0.106      1.146 f
  core_instance1_array_out[80] (net)            8        0.007               0.000      1.146 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q3_reg_8_/D (EDFQD1)    0.044    0.000    1.146 f
  data arrival time                                                                     1.146

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.146
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.046


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51795/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44269 (net)                                  1        0.001               0.000      0.284 f
  U51931/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44814 (net)                                  2        0.002               0.000      0.395 f
  U52262/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44993 (net)                                  1        0.001               0.000      0.564 f
  U52309/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44994 (net)                                  2        0.002               0.000      0.734 f
  U13546/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n45169 (net)                                  2        0.002               0.000      0.784 r
  U52438/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n45172 (net)                                  1        0.001               0.000      0.826 f
  U52439/ZN (AOI21D1)                                              0.116     0.086      0.913 r
  n46088 (net)                                  4        0.005               0.000      0.913 r
  U52860/ZN (OAI21D1)                                              0.051     0.045      0.957 f
  n45901 (net)                                  1        0.002               0.000      0.957 f
  U7514/ZN (XNR2D0)                                                0.037     0.083      1.041 f
  n45902 (net)                                  1        0.001               0.000      1.041 f
  U7435/Z (AO22D2)                                                 0.044     0.106      1.146 f
  core_instance1_array_out[80] (net)            8        0.007               0.000      1.146 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q2_reg_8_/D (EDFQD1)    0.044    0.000    1.146 f
  data arrival time                                                                     1.146

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.146
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.046


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51795/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44269 (net)                                  1        0.001               0.000      0.284 f
  U51931/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44814 (net)                                  2        0.002               0.000      0.395 f
  U52262/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44993 (net)                                  1        0.001               0.000      0.564 f
  U52309/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44994 (net)                                  2        0.002               0.000      0.734 f
  U13546/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n45169 (net)                                  2        0.002               0.000      0.784 r
  U52438/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n45172 (net)                                  1        0.001               0.000      0.826 f
  U52439/ZN (AOI21D1)                                              0.116     0.086      0.913 r
  n46088 (net)                                  4        0.005               0.000      0.913 r
  U52860/ZN (OAI21D1)                                              0.051     0.045      0.957 f
  n45901 (net)                                  1        0.002               0.000      0.957 f
  U7514/ZN (XNR2D0)                                                0.037     0.083      1.041 f
  n45902 (net)                                  1        0.001               0.000      1.041 f
  U7435/Z (AO22D2)                                                 0.044     0.106      1.146 f
  core_instance1_array_out[80] (net)            8        0.007               0.000      1.146 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q5_reg_8_/D (EDFQD1)    0.044    0.000    1.146 f
  data arrival time                                                                     1.146

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.146
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.046


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51795/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44269 (net)                                  1        0.001               0.000      0.284 f
  U51931/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44814 (net)                                  2        0.002               0.000      0.395 f
  U52262/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44993 (net)                                  1        0.001               0.000      0.564 f
  U52309/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44994 (net)                                  2        0.002               0.000      0.734 f
  U13546/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n45169 (net)                                  2        0.002               0.000      0.784 r
  U52438/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n45172 (net)                                  1        0.001               0.000      0.826 f
  U52439/ZN (AOI21D1)                                              0.116     0.086      0.913 r
  n46088 (net)                                  4        0.005               0.000      0.913 r
  U52860/ZN (OAI21D1)                                              0.051     0.045      0.957 f
  n45901 (net)                                  1        0.002               0.000      0.957 f
  U7514/ZN (XNR2D0)                                                0.037     0.083      1.041 f
  n45902 (net)                                  1        0.001               0.000      1.041 f
  U7435/Z (AO22D2)                                                 0.044     0.106      1.146 f
  core_instance1_array_out[80] (net)            8        0.007               0.000      1.146 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q4_reg_8_/D (EDFQD1)    0.044    0.000    1.146 f
  data arrival time                                                                     1.146

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.146
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.046


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q6_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51795/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44269 (net)                                  1        0.001               0.000      0.284 f
  U51931/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44814 (net)                                  2        0.002               0.000      0.395 f
  U52262/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44993 (net)                                  1        0.001               0.000      0.564 f
  U52309/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44994 (net)                                  2        0.002               0.000      0.734 f
  U13546/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n45169 (net)                                  2        0.002               0.000      0.784 r
  U52438/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n45172 (net)                                  1        0.001               0.000      0.826 f
  U52439/ZN (AOI21D1)                                              0.116     0.086      0.913 r
  n46088 (net)                                  4        0.005               0.000      0.913 r
  U52911/ZN (OAI21D1)                                              0.047     0.045      0.957 f
  n46092 (net)                                  1        0.002               0.000      0.957 f
  U7513/ZN (XNR2D0)                                                0.037     0.082      1.040 f
  n46093 (net)                                  1        0.001               0.000      1.040 f
  U7437/Z (AO22D2)                                                 0.044     0.106      1.146 f
  core_instance1_array_out[81] (net)            8        0.007               0.000      1.146 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q6_reg_9_/D (EDFQD1)    0.044    0.000    1.146 f
  data arrival time                                                                     1.146

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q6_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.146
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q0_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51795/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44269 (net)                                  1        0.001               0.000      0.284 f
  U51931/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44814 (net)                                  2        0.002               0.000      0.395 f
  U52262/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44993 (net)                                  1        0.001               0.000      0.564 f
  U52309/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44994 (net)                                  2        0.002               0.000      0.734 f
  U13546/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n45169 (net)                                  2        0.002               0.000      0.784 r
  U52438/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n45172 (net)                                  1        0.001               0.000      0.826 f
  U52439/ZN (AOI21D1)                                              0.116     0.086      0.913 r
  n46088 (net)                                  4        0.005               0.000      0.913 r
  U52911/ZN (OAI21D1)                                              0.047     0.045      0.957 f
  n46092 (net)                                  1        0.002               0.000      0.957 f
  U7513/ZN (XNR2D0)                                                0.037     0.082      1.040 f
  n46093 (net)                                  1        0.001               0.000      1.040 f
  U7437/Z (AO22D2)                                                 0.044     0.106      1.146 f
  core_instance1_array_out[81] (net)            8        0.007               0.000      1.146 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q0_reg_9_/D (EDFQD1)    0.044    0.000    1.146 f
  data arrival time                                                                     1.146

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q0_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.146
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q7_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51795/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44269 (net)                                  1        0.001               0.000      0.284 f
  U51931/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44814 (net)                                  2        0.002               0.000      0.395 f
  U52262/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44993 (net)                                  1        0.001               0.000      0.564 f
  U52309/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44994 (net)                                  2        0.002               0.000      0.734 f
  U13546/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n45169 (net)                                  2        0.002               0.000      0.784 r
  U52438/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n45172 (net)                                  1        0.001               0.000      0.826 f
  U52439/ZN (AOI21D1)                                              0.116     0.086      0.913 r
  n46088 (net)                                  4        0.005               0.000      0.913 r
  U52911/ZN (OAI21D1)                                              0.047     0.045      0.957 f
  n46092 (net)                                  1        0.002               0.000      0.957 f
  U7513/ZN (XNR2D0)                                                0.037     0.082      1.040 f
  n46093 (net)                                  1        0.001               0.000      1.040 f
  U7437/Z (AO22D2)                                                 0.044     0.106      1.146 f
  core_instance1_array_out[81] (net)            8        0.007               0.000      1.146 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q7_reg_9_/D (EDFQD1)    0.044    0.000    1.146 f
  data arrival time                                                                     1.146

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q7_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.146
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q1_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51795/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44269 (net)                                  1        0.001               0.000      0.284 f
  U51931/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44814 (net)                                  2        0.002               0.000      0.395 f
  U52262/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44993 (net)                                  1        0.001               0.000      0.564 f
  U52309/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44994 (net)                                  2        0.002               0.000      0.734 f
  U13546/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n45169 (net)                                  2        0.002               0.000      0.784 r
  U52438/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n45172 (net)                                  1        0.001               0.000      0.826 f
  U52439/ZN (AOI21D1)                                              0.116     0.086      0.913 r
  n46088 (net)                                  4        0.005               0.000      0.913 r
  U52911/ZN (OAI21D1)                                              0.047     0.045      0.957 f
  n46092 (net)                                  1        0.002               0.000      0.957 f
  U7513/ZN (XNR2D0)                                                0.037     0.082      1.040 f
  n46093 (net)                                  1        0.001               0.000      1.040 f
  U7437/Z (AO22D2)                                                 0.044     0.106      1.146 f
  core_instance1_array_out[81] (net)            8        0.007               0.000      1.146 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q1_reg_9_/D (EDFQD1)    0.044    0.000    1.146 f
  data arrival time                                                                     1.146

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q1_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.146
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q3_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51795/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44269 (net)                                  1        0.001               0.000      0.284 f
  U51931/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44814 (net)                                  2        0.002               0.000      0.395 f
  U52262/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44993 (net)                                  1        0.001               0.000      0.564 f
  U52309/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44994 (net)                                  2        0.002               0.000      0.734 f
  U13546/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n45169 (net)                                  2        0.002               0.000      0.784 r
  U52438/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n45172 (net)                                  1        0.001               0.000      0.826 f
  U52439/ZN (AOI21D1)                                              0.116     0.086      0.913 r
  n46088 (net)                                  4        0.005               0.000      0.913 r
  U52911/ZN (OAI21D1)                                              0.047     0.045      0.957 f
  n46092 (net)                                  1        0.002               0.000      0.957 f
  U7513/ZN (XNR2D0)                                                0.037     0.082      1.040 f
  n46093 (net)                                  1        0.001               0.000      1.040 f
  U7437/Z (AO22D2)                                                 0.044     0.106      1.146 f
  core_instance1_array_out[81] (net)            8        0.007               0.000      1.146 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q3_reg_9_/D (EDFQD1)    0.044    0.000    1.146 f
  data arrival time                                                                     1.146

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q3_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.146
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q2_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51795/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44269 (net)                                  1        0.001               0.000      0.284 f
  U51931/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44814 (net)                                  2        0.002               0.000      0.395 f
  U52262/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44993 (net)                                  1        0.001               0.000      0.564 f
  U52309/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44994 (net)                                  2        0.002               0.000      0.734 f
  U13546/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n45169 (net)                                  2        0.002               0.000      0.784 r
  U52438/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n45172 (net)                                  1        0.001               0.000      0.826 f
  U52439/ZN (AOI21D1)                                              0.116     0.086      0.913 r
  n46088 (net)                                  4        0.005               0.000      0.913 r
  U52911/ZN (OAI21D1)                                              0.047     0.045      0.957 f
  n46092 (net)                                  1        0.002               0.000      0.957 f
  U7513/ZN (XNR2D0)                                                0.037     0.082      1.040 f
  n46093 (net)                                  1        0.001               0.000      1.040 f
  U7437/Z (AO22D2)                                                 0.044     0.106      1.146 f
  core_instance1_array_out[81] (net)            8        0.007               0.000      1.146 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q2_reg_9_/D (EDFQD1)    0.044    0.000    1.146 f
  data arrival time                                                                     1.146

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q2_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.146
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q5_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51795/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44269 (net)                                  1        0.001               0.000      0.284 f
  U51931/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44814 (net)                                  2        0.002               0.000      0.395 f
  U52262/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44993 (net)                                  1        0.001               0.000      0.564 f
  U52309/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44994 (net)                                  2        0.002               0.000      0.734 f
  U13546/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n45169 (net)                                  2        0.002               0.000      0.784 r
  U52438/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n45172 (net)                                  1        0.001               0.000      0.826 f
  U52439/ZN (AOI21D1)                                              0.116     0.086      0.913 r
  n46088 (net)                                  4        0.005               0.000      0.913 r
  U52911/ZN (OAI21D1)                                              0.047     0.045      0.957 f
  n46092 (net)                                  1        0.002               0.000      0.957 f
  U7513/ZN (XNR2D0)                                                0.037     0.082      1.040 f
  n46093 (net)                                  1        0.001               0.000      1.040 f
  U7437/Z (AO22D2)                                                 0.044     0.106      1.146 f
  core_instance1_array_out[81] (net)            8        0.007               0.000      1.146 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q5_reg_9_/D (EDFQD1)    0.044    0.000    1.146 f
  data arrival time                                                                     1.146

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q5_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.146
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q4_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51795/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44269 (net)                                  1        0.001               0.000      0.284 f
  U51931/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44814 (net)                                  2        0.002               0.000      0.395 f
  U52262/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44993 (net)                                  1        0.001               0.000      0.564 f
  U52309/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44994 (net)                                  2        0.002               0.000      0.734 f
  U13546/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n45169 (net)                                  2        0.002               0.000      0.784 r
  U52438/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n45172 (net)                                  1        0.001               0.000      0.826 f
  U52439/ZN (AOI21D1)                                              0.116     0.086      0.913 r
  n46088 (net)                                  4        0.005               0.000      0.913 r
  U52911/ZN (OAI21D1)                                              0.047     0.045      0.957 f
  n46092 (net)                                  1        0.002               0.000      0.957 f
  U7513/ZN (XNR2D0)                                                0.037     0.082      1.040 f
  n46093 (net)                                  1        0.001               0.000      1.040 f
  U7437/Z (AO22D2)                                                 0.044     0.106      1.146 f
  core_instance1_array_out[81] (net)            8        0.007               0.000      1.146 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q4_reg_9_/D (EDFQD1)    0.044    0.000    1.146 f
  data arrival time                                                                     1.146

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q4_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.146
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51825/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44325 (net)                                  1        0.001               0.000      0.284 f
  U51971/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44772 (net)                                  2        0.002               0.000      0.395 f
  U52252/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44861 (net)                                  1        0.001               0.000      0.564 f
  U52276/S (FA1D0)                                                 0.044     0.164      0.727 f
  n44780 (net)                                  2        0.002               0.000      0.727 f
  U13554/ZN (CKND2D0)                                              0.078     0.056      0.783 r
  n45210 (net)                                  3        0.003               0.000      0.783 r
  U52453/ZN (OAI21D1)                                              0.038     0.040      0.824 f
  n45212 (net)                                  1        0.001               0.000      0.824 f
  U52454/ZN (AOI21D1)                                              0.116     0.087      0.911 r
  n46160 (net)                                  4        0.005               0.000      0.911 r
  U52889/ZN (OAI21D1)                                              0.051     0.045      0.956 f
  n46003 (net)                                  1        0.002               0.000      0.956 f
  U7503/ZN (XNR2D0)                                                0.037     0.083      1.040 f
  n46004 (net)                                  1        0.001               0.000      1.040 f
  U7449/Z (AO22D2)                                                 0.044     0.106      1.145 f
  core_instance1_array_out[56] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q6_reg_8_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51825/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44325 (net)                                  1        0.001               0.000      0.284 f
  U51971/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44772 (net)                                  2        0.002               0.000      0.395 f
  U52252/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44861 (net)                                  1        0.001               0.000      0.564 f
  U52276/S (FA1D0)                                                 0.044     0.164      0.727 f
  n44780 (net)                                  2        0.002               0.000      0.727 f
  U13554/ZN (CKND2D0)                                              0.078     0.056      0.783 r
  n45210 (net)                                  3        0.003               0.000      0.783 r
  U52453/ZN (OAI21D1)                                              0.038     0.040      0.824 f
  n45212 (net)                                  1        0.001               0.000      0.824 f
  U52454/ZN (AOI21D1)                                              0.116     0.087      0.911 r
  n46160 (net)                                  4        0.005               0.000      0.911 r
  U52889/ZN (OAI21D1)                                              0.051     0.045      0.956 f
  n46003 (net)                                  1        0.002               0.000      0.956 f
  U7503/ZN (XNR2D0)                                                0.037     0.083      1.040 f
  n46004 (net)                                  1        0.001               0.000      1.040 f
  U7449/Z (AO22D2)                                                 0.044     0.106      1.145 f
  core_instance1_array_out[56] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q0_reg_8_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51825/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44325 (net)                                  1        0.001               0.000      0.284 f
  U51971/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44772 (net)                                  2        0.002               0.000      0.395 f
  U52252/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44861 (net)                                  1        0.001               0.000      0.564 f
  U52276/S (FA1D0)                                                 0.044     0.164      0.727 f
  n44780 (net)                                  2        0.002               0.000      0.727 f
  U13554/ZN (CKND2D0)                                              0.078     0.056      0.783 r
  n45210 (net)                                  3        0.003               0.000      0.783 r
  U52453/ZN (OAI21D1)                                              0.038     0.040      0.824 f
  n45212 (net)                                  1        0.001               0.000      0.824 f
  U52454/ZN (AOI21D1)                                              0.116     0.087      0.911 r
  n46160 (net)                                  4        0.005               0.000      0.911 r
  U52889/ZN (OAI21D1)                                              0.051     0.045      0.956 f
  n46003 (net)                                  1        0.002               0.000      0.956 f
  U7503/ZN (XNR2D0)                                                0.037     0.083      1.040 f
  n46004 (net)                                  1        0.001               0.000      1.040 f
  U7449/Z (AO22D2)                                                 0.044     0.106      1.145 f
  core_instance1_array_out[56] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q7_reg_8_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51825/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44325 (net)                                  1        0.001               0.000      0.284 f
  U51971/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44772 (net)                                  2        0.002               0.000      0.395 f
  U52252/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44861 (net)                                  1        0.001               0.000      0.564 f
  U52276/S (FA1D0)                                                 0.044     0.164      0.727 f
  n44780 (net)                                  2        0.002               0.000      0.727 f
  U13554/ZN (CKND2D0)                                              0.078     0.056      0.783 r
  n45210 (net)                                  3        0.003               0.000      0.783 r
  U52453/ZN (OAI21D1)                                              0.038     0.040      0.824 f
  n45212 (net)                                  1        0.001               0.000      0.824 f
  U52454/ZN (AOI21D1)                                              0.116     0.087      0.911 r
  n46160 (net)                                  4        0.005               0.000      0.911 r
  U52889/ZN (OAI21D1)                                              0.051     0.045      0.956 f
  n46003 (net)                                  1        0.002               0.000      0.956 f
  U7503/ZN (XNR2D0)                                                0.037     0.083      1.040 f
  n46004 (net)                                  1        0.001               0.000      1.040 f
  U7449/Z (AO22D2)                                                 0.044     0.106      1.145 f
  core_instance1_array_out[56] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q1_reg_8_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51825/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44325 (net)                                  1        0.001               0.000      0.284 f
  U51971/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44772 (net)                                  2        0.002               0.000      0.395 f
  U52252/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44861 (net)                                  1        0.001               0.000      0.564 f
  U52276/S (FA1D0)                                                 0.044     0.164      0.727 f
  n44780 (net)                                  2        0.002               0.000      0.727 f
  U13554/ZN (CKND2D0)                                              0.078     0.056      0.783 r
  n45210 (net)                                  3        0.003               0.000      0.783 r
  U52453/ZN (OAI21D1)                                              0.038     0.040      0.824 f
  n45212 (net)                                  1        0.001               0.000      0.824 f
  U52454/ZN (AOI21D1)                                              0.116     0.087      0.911 r
  n46160 (net)                                  4        0.005               0.000      0.911 r
  U52889/ZN (OAI21D1)                                              0.051     0.045      0.956 f
  n46003 (net)                                  1        0.002               0.000      0.956 f
  U7503/ZN (XNR2D0)                                                0.037     0.083      1.040 f
  n46004 (net)                                  1        0.001               0.000      1.040 f
  U7449/Z (AO22D2)                                                 0.044     0.106      1.145 f
  core_instance1_array_out[56] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q3_reg_8_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51825/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44325 (net)                                  1        0.001               0.000      0.284 f
  U51971/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44772 (net)                                  2        0.002               0.000      0.395 f
  U52252/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44861 (net)                                  1        0.001               0.000      0.564 f
  U52276/S (FA1D0)                                                 0.044     0.164      0.727 f
  n44780 (net)                                  2        0.002               0.000      0.727 f
  U13554/ZN (CKND2D0)                                              0.078     0.056      0.783 r
  n45210 (net)                                  3        0.003               0.000      0.783 r
  U52453/ZN (OAI21D1)                                              0.038     0.040      0.824 f
  n45212 (net)                                  1        0.001               0.000      0.824 f
  U52454/ZN (AOI21D1)                                              0.116     0.087      0.911 r
  n46160 (net)                                  4        0.005               0.000      0.911 r
  U52889/ZN (OAI21D1)                                              0.051     0.045      0.956 f
  n46003 (net)                                  1        0.002               0.000      0.956 f
  U7503/ZN (XNR2D0)                                                0.037     0.083      1.040 f
  n46004 (net)                                  1        0.001               0.000      1.040 f
  U7449/Z (AO22D2)                                                 0.044     0.106      1.145 f
  core_instance1_array_out[56] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q2_reg_8_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51825/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44325 (net)                                  1        0.001               0.000      0.284 f
  U51971/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44772 (net)                                  2        0.002               0.000      0.395 f
  U52252/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44861 (net)                                  1        0.001               0.000      0.564 f
  U52276/S (FA1D0)                                                 0.044     0.164      0.727 f
  n44780 (net)                                  2        0.002               0.000      0.727 f
  U13554/ZN (CKND2D0)                                              0.078     0.056      0.783 r
  n45210 (net)                                  3        0.003               0.000      0.783 r
  U52453/ZN (OAI21D1)                                              0.038     0.040      0.824 f
  n45212 (net)                                  1        0.001               0.000      0.824 f
  U52454/ZN (AOI21D1)                                              0.116     0.087      0.911 r
  n46160 (net)                                  4        0.005               0.000      0.911 r
  U52889/ZN (OAI21D1)                                              0.051     0.045      0.956 f
  n46003 (net)                                  1        0.002               0.000      0.956 f
  U7503/ZN (XNR2D0)                                                0.037     0.083      1.040 f
  n46004 (net)                                  1        0.001               0.000      1.040 f
  U7449/Z (AO22D2)                                                 0.044     0.106      1.145 f
  core_instance1_array_out[56] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q5_reg_8_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51825/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44325 (net)                                  1        0.001               0.000      0.284 f
  U51971/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44772 (net)                                  2        0.002               0.000      0.395 f
  U52252/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44861 (net)                                  1        0.001               0.000      0.564 f
  U52276/S (FA1D0)                                                 0.044     0.164      0.727 f
  n44780 (net)                                  2        0.002               0.000      0.727 f
  U13554/ZN (CKND2D0)                                              0.078     0.056      0.783 r
  n45210 (net)                                  3        0.003               0.000      0.783 r
  U52453/ZN (OAI21D1)                                              0.038     0.040      0.824 f
  n45212 (net)                                  1        0.001               0.000      0.824 f
  U52454/ZN (AOI21D1)                                              0.116     0.087      0.911 r
  n46160 (net)                                  4        0.005               0.000      0.911 r
  U52889/ZN (OAI21D1)                                              0.051     0.045      0.956 f
  n46003 (net)                                  1        0.002               0.000      0.956 f
  U7503/ZN (XNR2D0)                                                0.037     0.083      1.040 f
  n46004 (net)                                  1        0.001               0.000      1.040 f
  U7449/Z (AO22D2)                                                 0.044     0.106      1.145 f
  core_instance1_array_out[56] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q4_reg_8_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q6_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51858/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44213 (net)                                  1        0.001               0.000      0.284 f
  U51891/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44730 (net)                                  2        0.002               0.000      0.395 f
  U51897/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44221 (net)                                  1        0.001               0.000      0.564 f
  U51901/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44230 (net)                                  2        0.002               0.000      0.734 f
  U13542/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n44849 (net)                                  2        0.002               0.000      0.784 r
  U51905/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n44232 (net)                                  1        0.001               0.000      0.826 f
  U51906/ZN (AOI21D1)                                              0.067     0.059      0.885 r
  n45545 (net)                                  2        0.002               0.000      0.885 r
  U52619/ZN (INVD1)                                                0.033     0.034      0.920 f
  n46043 (net)                                  3        0.004               0.000      0.920 f
  U52900/ZN (AOI21D1)                                              0.062     0.040      0.960 r
  n46047 (net)                                  1        0.002               0.000      0.960 r
  U7464/Z (XOR2D0)                                                 0.037     0.092      1.052 f
  n46058 (net)                                  1        0.001               0.000      1.052 f
  U7438/Z (AO22D2)                                                 0.044     0.093      1.145 f
  core_instance1_array_out[93] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q6_reg_9_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q6_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q0_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51858/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44213 (net)                                  1        0.001               0.000      0.284 f
  U51891/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44730 (net)                                  2        0.002               0.000      0.395 f
  U51897/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44221 (net)                                  1        0.001               0.000      0.564 f
  U51901/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44230 (net)                                  2        0.002               0.000      0.734 f
  U13542/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n44849 (net)                                  2        0.002               0.000      0.784 r
  U51905/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n44232 (net)                                  1        0.001               0.000      0.826 f
  U51906/ZN (AOI21D1)                                              0.067     0.059      0.885 r
  n45545 (net)                                  2        0.002               0.000      0.885 r
  U52619/ZN (INVD1)                                                0.033     0.034      0.920 f
  n46043 (net)                                  3        0.004               0.000      0.920 f
  U52900/ZN (AOI21D1)                                              0.062     0.040      0.960 r
  n46047 (net)                                  1        0.002               0.000      0.960 r
  U7464/Z (XOR2D0)                                                 0.037     0.092      1.052 f
  n46058 (net)                                  1        0.001               0.000      1.052 f
  U7438/Z (AO22D2)                                                 0.044     0.093      1.145 f
  core_instance1_array_out[93] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q0_reg_9_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q0_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q7_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51858/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44213 (net)                                  1        0.001               0.000      0.284 f
  U51891/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44730 (net)                                  2        0.002               0.000      0.395 f
  U51897/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44221 (net)                                  1        0.001               0.000      0.564 f
  U51901/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44230 (net)                                  2        0.002               0.000      0.734 f
  U13542/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n44849 (net)                                  2        0.002               0.000      0.784 r
  U51905/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n44232 (net)                                  1        0.001               0.000      0.826 f
  U51906/ZN (AOI21D1)                                              0.067     0.059      0.885 r
  n45545 (net)                                  2        0.002               0.000      0.885 r
  U52619/ZN (INVD1)                                                0.033     0.034      0.920 f
  n46043 (net)                                  3        0.004               0.000      0.920 f
  U52900/ZN (AOI21D1)                                              0.062     0.040      0.960 r
  n46047 (net)                                  1        0.002               0.000      0.960 r
  U7464/Z (XOR2D0)                                                 0.037     0.092      1.052 f
  n46058 (net)                                  1        0.001               0.000      1.052 f
  U7438/Z (AO22D2)                                                 0.044     0.093      1.145 f
  core_instance1_array_out[93] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q7_reg_9_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q7_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q1_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51858/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44213 (net)                                  1        0.001               0.000      0.284 f
  U51891/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44730 (net)                                  2        0.002               0.000      0.395 f
  U51897/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44221 (net)                                  1        0.001               0.000      0.564 f
  U51901/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44230 (net)                                  2        0.002               0.000      0.734 f
  U13542/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n44849 (net)                                  2        0.002               0.000      0.784 r
  U51905/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n44232 (net)                                  1        0.001               0.000      0.826 f
  U51906/ZN (AOI21D1)                                              0.067     0.059      0.885 r
  n45545 (net)                                  2        0.002               0.000      0.885 r
  U52619/ZN (INVD1)                                                0.033     0.034      0.920 f
  n46043 (net)                                  3        0.004               0.000      0.920 f
  U52900/ZN (AOI21D1)                                              0.062     0.040      0.960 r
  n46047 (net)                                  1        0.002               0.000      0.960 r
  U7464/Z (XOR2D0)                                                 0.037     0.092      1.052 f
  n46058 (net)                                  1        0.001               0.000      1.052 f
  U7438/Z (AO22D2)                                                 0.044     0.093      1.145 f
  core_instance1_array_out[93] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q1_reg_9_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q1_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q3_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51858/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44213 (net)                                  1        0.001               0.000      0.284 f
  U51891/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44730 (net)                                  2        0.002               0.000      0.395 f
  U51897/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44221 (net)                                  1        0.001               0.000      0.564 f
  U51901/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44230 (net)                                  2        0.002               0.000      0.734 f
  U13542/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n44849 (net)                                  2        0.002               0.000      0.784 r
  U51905/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n44232 (net)                                  1        0.001               0.000      0.826 f
  U51906/ZN (AOI21D1)                                              0.067     0.059      0.885 r
  n45545 (net)                                  2        0.002               0.000      0.885 r
  U52619/ZN (INVD1)                                                0.033     0.034      0.920 f
  n46043 (net)                                  3        0.004               0.000      0.920 f
  U52900/ZN (AOI21D1)                                              0.062     0.040      0.960 r
  n46047 (net)                                  1        0.002               0.000      0.960 r
  U7464/Z (XOR2D0)                                                 0.037     0.092      1.052 f
  n46058 (net)                                  1        0.001               0.000      1.052 f
  U7438/Z (AO22D2)                                                 0.044     0.093      1.145 f
  core_instance1_array_out[93] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q3_reg_9_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q3_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q2_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51858/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44213 (net)                                  1        0.001               0.000      0.284 f
  U51891/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44730 (net)                                  2        0.002               0.000      0.395 f
  U51897/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44221 (net)                                  1        0.001               0.000      0.564 f
  U51901/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44230 (net)                                  2        0.002               0.000      0.734 f
  U13542/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n44849 (net)                                  2        0.002               0.000      0.784 r
  U51905/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n44232 (net)                                  1        0.001               0.000      0.826 f
  U51906/ZN (AOI21D1)                                              0.067     0.059      0.885 r
  n45545 (net)                                  2        0.002               0.000      0.885 r
  U52619/ZN (INVD1)                                                0.033     0.034      0.920 f
  n46043 (net)                                  3        0.004               0.000      0.920 f
  U52900/ZN (AOI21D1)                                              0.062     0.040      0.960 r
  n46047 (net)                                  1        0.002               0.000      0.960 r
  U7464/Z (XOR2D0)                                                 0.037     0.092      1.052 f
  n46058 (net)                                  1        0.001               0.000      1.052 f
  U7438/Z (AO22D2)                                                 0.044     0.093      1.145 f
  core_instance1_array_out[93] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q2_reg_9_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q2_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q5_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51858/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44213 (net)                                  1        0.001               0.000      0.284 f
  U51891/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44730 (net)                                  2        0.002               0.000      0.395 f
  U51897/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44221 (net)                                  1        0.001               0.000      0.564 f
  U51901/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44230 (net)                                  2        0.002               0.000      0.734 f
  U13542/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n44849 (net)                                  2        0.002               0.000      0.784 r
  U51905/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n44232 (net)                                  1        0.001               0.000      0.826 f
  U51906/ZN (AOI21D1)                                              0.067     0.059      0.885 r
  n45545 (net)                                  2        0.002               0.000      0.885 r
  U52619/ZN (INVD1)                                                0.033     0.034      0.920 f
  n46043 (net)                                  3        0.004               0.000      0.920 f
  U52900/ZN (AOI21D1)                                              0.062     0.040      0.960 r
  n46047 (net)                                  1        0.002               0.000      0.960 r
  U7464/Z (XOR2D0)                                                 0.037     0.092      1.052 f
  n46058 (net)                                  1        0.001               0.000      1.052 f
  U7438/Z (AO22D2)                                                 0.044     0.093      1.145 f
  core_instance1_array_out[93] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q5_reg_9_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q5_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q4_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51858/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44213 (net)                                  1        0.001               0.000      0.284 f
  U51891/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44730 (net)                                  2        0.002               0.000      0.395 f
  U51897/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44221 (net)                                  1        0.001               0.000      0.564 f
  U51901/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44230 (net)                                  2        0.002               0.000      0.734 f
  U13542/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n44849 (net)                                  2        0.002               0.000      0.784 r
  U51905/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n44232 (net)                                  1        0.001               0.000      0.826 f
  U51906/ZN (AOI21D1)                                              0.067     0.059      0.885 r
  n45545 (net)                                  2        0.002               0.000      0.885 r
  U52619/ZN (INVD1)                                                0.033     0.034      0.920 f
  n46043 (net)                                  3        0.004               0.000      0.920 f
  U52900/ZN (AOI21D1)                                              0.062     0.040      0.960 r
  n46047 (net)                                  1        0.002               0.000      0.960 r
  U7464/Z (XOR2D0)                                                 0.037     0.092      1.052 f
  n46058 (net)                                  1        0.001               0.000      1.052 f
  U7438/Z (AO22D2)                                                 0.044     0.093      1.145 f
  core_instance1_array_out[93] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q4_reg_9_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q4_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51858/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44213 (net)                                  1        0.001               0.000      0.284 f
  U51891/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44730 (net)                                  2        0.002               0.000      0.395 f
  U51897/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44221 (net)                                  1        0.001               0.000      0.564 f
  U51901/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44230 (net)                                  2        0.002               0.000      0.734 f
  U13542/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n44849 (net)                                  2        0.002               0.000      0.784 r
  U51905/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n44232 (net)                                  1        0.001               0.000      0.826 f
  U51906/ZN (AOI21D1)                                              0.067     0.059      0.885 r
  n45545 (net)                                  2        0.002               0.000      0.885 r
  U52619/ZN (INVD1)                                                0.033     0.034      0.920 f
  n46043 (net)                                  3        0.004               0.000      0.920 f
  U52863/ZN (AOI21D1)                                              0.062     0.040      0.960 r
  n45911 (net)                                  1        0.002               0.000      0.960 r
  U7465/Z (XOR2D0)                                                 0.037     0.092      1.052 f
  n45920 (net)                                  1        0.001               0.000      1.052 f
  U7434/Z (AO22D2)                                                 0.044     0.093      1.145 f
  core_instance1_array_out[92] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q6_reg_8_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51858/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44213 (net)                                  1        0.001               0.000      0.284 f
  U51891/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44730 (net)                                  2        0.002               0.000      0.395 f
  U51897/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44221 (net)                                  1        0.001               0.000      0.564 f
  U51901/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44230 (net)                                  2        0.002               0.000      0.734 f
  U13542/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n44849 (net)                                  2        0.002               0.000      0.784 r
  U51905/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n44232 (net)                                  1        0.001               0.000      0.826 f
  U51906/ZN (AOI21D1)                                              0.067     0.059      0.885 r
  n45545 (net)                                  2        0.002               0.000      0.885 r
  U52619/ZN (INVD1)                                                0.033     0.034      0.920 f
  n46043 (net)                                  3        0.004               0.000      0.920 f
  U52863/ZN (AOI21D1)                                              0.062     0.040      0.960 r
  n45911 (net)                                  1        0.002               0.000      0.960 r
  U7465/Z (XOR2D0)                                                 0.037     0.092      1.052 f
  n45920 (net)                                  1        0.001               0.000      1.052 f
  U7434/Z (AO22D2)                                                 0.044     0.093      1.145 f
  core_instance1_array_out[92] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q0_reg_8_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51858/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44213 (net)                                  1        0.001               0.000      0.284 f
  U51891/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44730 (net)                                  2        0.002               0.000      0.395 f
  U51897/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44221 (net)                                  1        0.001               0.000      0.564 f
  U51901/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44230 (net)                                  2        0.002               0.000      0.734 f
  U13542/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n44849 (net)                                  2        0.002               0.000      0.784 r
  U51905/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n44232 (net)                                  1        0.001               0.000      0.826 f
  U51906/ZN (AOI21D1)                                              0.067     0.059      0.885 r
  n45545 (net)                                  2        0.002               0.000      0.885 r
  U52619/ZN (INVD1)                                                0.033     0.034      0.920 f
  n46043 (net)                                  3        0.004               0.000      0.920 f
  U52863/ZN (AOI21D1)                                              0.062     0.040      0.960 r
  n45911 (net)                                  1        0.002               0.000      0.960 r
  U7465/Z (XOR2D0)                                                 0.037     0.092      1.052 f
  n45920 (net)                                  1        0.001               0.000      1.052 f
  U7434/Z (AO22D2)                                                 0.044     0.093      1.145 f
  core_instance1_array_out[92] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q7_reg_8_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51858/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44213 (net)                                  1        0.001               0.000      0.284 f
  U51891/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44730 (net)                                  2        0.002               0.000      0.395 f
  U51897/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44221 (net)                                  1        0.001               0.000      0.564 f
  U51901/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44230 (net)                                  2        0.002               0.000      0.734 f
  U13542/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n44849 (net)                                  2        0.002               0.000      0.784 r
  U51905/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n44232 (net)                                  1        0.001               0.000      0.826 f
  U51906/ZN (AOI21D1)                                              0.067     0.059      0.885 r
  n45545 (net)                                  2        0.002               0.000      0.885 r
  U52619/ZN (INVD1)                                                0.033     0.034      0.920 f
  n46043 (net)                                  3        0.004               0.000      0.920 f
  U52863/ZN (AOI21D1)                                              0.062     0.040      0.960 r
  n45911 (net)                                  1        0.002               0.000      0.960 r
  U7465/Z (XOR2D0)                                                 0.037     0.092      1.052 f
  n45920 (net)                                  1        0.001               0.000      1.052 f
  U7434/Z (AO22D2)                                                 0.044     0.093      1.145 f
  core_instance1_array_out[92] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q1_reg_8_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51858/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44213 (net)                                  1        0.001               0.000      0.284 f
  U51891/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44730 (net)                                  2        0.002               0.000      0.395 f
  U51897/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44221 (net)                                  1        0.001               0.000      0.564 f
  U51901/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44230 (net)                                  2        0.002               0.000      0.734 f
  U13542/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n44849 (net)                                  2        0.002               0.000      0.784 r
  U51905/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n44232 (net)                                  1        0.001               0.000      0.826 f
  U51906/ZN (AOI21D1)                                              0.067     0.059      0.885 r
  n45545 (net)                                  2        0.002               0.000      0.885 r
  U52619/ZN (INVD1)                                                0.033     0.034      0.920 f
  n46043 (net)                                  3        0.004               0.000      0.920 f
  U52863/ZN (AOI21D1)                                              0.062     0.040      0.960 r
  n45911 (net)                                  1        0.002               0.000      0.960 r
  U7465/Z (XOR2D0)                                                 0.037     0.092      1.052 f
  n45920 (net)                                  1        0.001               0.000      1.052 f
  U7434/Z (AO22D2)                                                 0.044     0.093      1.145 f
  core_instance1_array_out[92] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q3_reg_8_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51858/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44213 (net)                                  1        0.001               0.000      0.284 f
  U51891/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44730 (net)                                  2        0.002               0.000      0.395 f
  U51897/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44221 (net)                                  1        0.001               0.000      0.564 f
  U51901/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44230 (net)                                  2        0.002               0.000      0.734 f
  U13542/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n44849 (net)                                  2        0.002               0.000      0.784 r
  U51905/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n44232 (net)                                  1        0.001               0.000      0.826 f
  U51906/ZN (AOI21D1)                                              0.067     0.059      0.885 r
  n45545 (net)                                  2        0.002               0.000      0.885 r
  U52619/ZN (INVD1)                                                0.033     0.034      0.920 f
  n46043 (net)                                  3        0.004               0.000      0.920 f
  U52863/ZN (AOI21D1)                                              0.062     0.040      0.960 r
  n45911 (net)                                  1        0.002               0.000      0.960 r
  U7465/Z (XOR2D0)                                                 0.037     0.092      1.052 f
  n45920 (net)                                  1        0.001               0.000      1.052 f
  U7434/Z (AO22D2)                                                 0.044     0.093      1.145 f
  core_instance1_array_out[92] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q2_reg_8_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51858/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44213 (net)                                  1        0.001               0.000      0.284 f
  U51891/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44730 (net)                                  2        0.002               0.000      0.395 f
  U51897/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44221 (net)                                  1        0.001               0.000      0.564 f
  U51901/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44230 (net)                                  2        0.002               0.000      0.734 f
  U13542/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n44849 (net)                                  2        0.002               0.000      0.784 r
  U51905/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n44232 (net)                                  1        0.001               0.000      0.826 f
  U51906/ZN (AOI21D1)                                              0.067     0.059      0.885 r
  n45545 (net)                                  2        0.002               0.000      0.885 r
  U52619/ZN (INVD1)                                                0.033     0.034      0.920 f
  n46043 (net)                                  3        0.004               0.000      0.920 f
  U52863/ZN (AOI21D1)                                              0.062     0.040      0.960 r
  n45911 (net)                                  1        0.002               0.000      0.960 r
  U7465/Z (XOR2D0)                                                 0.037     0.092      1.052 f
  n45920 (net)                                  1        0.001               0.000      1.052 f
  U7434/Z (AO22D2)                                                 0.044     0.093      1.145 f
  core_instance1_array_out[92] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q5_reg_8_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51858/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44213 (net)                                  1        0.001               0.000      0.284 f
  U51891/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44730 (net)                                  2        0.002               0.000      0.395 f
  U51897/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44221 (net)                                  1        0.001               0.000      0.564 f
  U51901/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44230 (net)                                  2        0.002               0.000      0.734 f
  U13542/ZN (CKND2D0)                                              0.062     0.049      0.784 r
  n44849 (net)                                  2        0.002               0.000      0.784 r
  U51905/ZN (OAI21D1)                                              0.034     0.043      0.826 f
  n44232 (net)                                  1        0.001               0.000      0.826 f
  U51906/ZN (AOI21D1)                                              0.067     0.059      0.885 r
  n45545 (net)                                  2        0.002               0.000      0.885 r
  U52619/ZN (INVD1)                                                0.033     0.034      0.920 f
  n46043 (net)                                  3        0.004               0.000      0.920 f
  U52863/ZN (AOI21D1)                                              0.062     0.040      0.960 r
  n45911 (net)                                  1        0.002               0.000      0.960 r
  U7465/Z (XOR2D0)                                                 0.037     0.092      1.052 f
  n45920 (net)                                  1        0.001               0.000      1.052 f
  U7434/Z (AO22D2)                                                 0.044     0.093      1.145 f
  core_instance1_array_out[92] (net)            8        0.007               0.000      1.145 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q4_reg_8_/D (EDFQD1)    0.044    0.000    1.145 f
  data arrival time                                                                     1.145

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.145
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q6_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51825/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44325 (net)                                  1        0.001               0.000      0.284 f
  U51971/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44772 (net)                                  2        0.002               0.000      0.395 f
  U52252/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44861 (net)                                  1        0.001               0.000      0.564 f
  U52276/S (FA1D0)                                                 0.044     0.164      0.727 f
  n44780 (net)                                  2        0.002               0.000      0.727 f
  U13554/ZN (CKND2D0)                                              0.078     0.056      0.783 r
  n45210 (net)                                  3        0.003               0.000      0.783 r
  U52453/ZN (OAI21D1)                                              0.038     0.040      0.824 f
  n45212 (net)                                  1        0.001               0.000      0.824 f
  U52454/ZN (AOI21D1)                                              0.116     0.087      0.911 r
  n46160 (net)                                  4        0.005               0.000      0.911 r
  U52927/ZN (OAI21D1)                                              0.047     0.045      0.956 f
  n46164 (net)                                  1        0.002               0.000      0.956 f
  U7500/ZN (XNR2D0)                                                0.037     0.082      1.039 f
  n46165 (net)                                  1        0.001               0.000      1.039 f
  U7447/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[57] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q6_reg_9_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q6_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q0_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51825/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44325 (net)                                  1        0.001               0.000      0.284 f
  U51971/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44772 (net)                                  2        0.002               0.000      0.395 f
  U52252/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44861 (net)                                  1        0.001               0.000      0.564 f
  U52276/S (FA1D0)                                                 0.044     0.164      0.727 f
  n44780 (net)                                  2        0.002               0.000      0.727 f
  U13554/ZN (CKND2D0)                                              0.078     0.056      0.783 r
  n45210 (net)                                  3        0.003               0.000      0.783 r
  U52453/ZN (OAI21D1)                                              0.038     0.040      0.824 f
  n45212 (net)                                  1        0.001               0.000      0.824 f
  U52454/ZN (AOI21D1)                                              0.116     0.087      0.911 r
  n46160 (net)                                  4        0.005               0.000      0.911 r
  U52927/ZN (OAI21D1)                                              0.047     0.045      0.956 f
  n46164 (net)                                  1        0.002               0.000      0.956 f
  U7500/ZN (XNR2D0)                                                0.037     0.082      1.039 f
  n46165 (net)                                  1        0.001               0.000      1.039 f
  U7447/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[57] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q0_reg_9_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q0_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q7_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51825/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44325 (net)                                  1        0.001               0.000      0.284 f
  U51971/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44772 (net)                                  2        0.002               0.000      0.395 f
  U52252/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44861 (net)                                  1        0.001               0.000      0.564 f
  U52276/S (FA1D0)                                                 0.044     0.164      0.727 f
  n44780 (net)                                  2        0.002               0.000      0.727 f
  U13554/ZN (CKND2D0)                                              0.078     0.056      0.783 r
  n45210 (net)                                  3        0.003               0.000      0.783 r
  U52453/ZN (OAI21D1)                                              0.038     0.040      0.824 f
  n45212 (net)                                  1        0.001               0.000      0.824 f
  U52454/ZN (AOI21D1)                                              0.116     0.087      0.911 r
  n46160 (net)                                  4        0.005               0.000      0.911 r
  U52927/ZN (OAI21D1)                                              0.047     0.045      0.956 f
  n46164 (net)                                  1        0.002               0.000      0.956 f
  U7500/ZN (XNR2D0)                                                0.037     0.082      1.039 f
  n46165 (net)                                  1        0.001               0.000      1.039 f
  U7447/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[57] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q7_reg_9_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q7_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q1_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51825/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44325 (net)                                  1        0.001               0.000      0.284 f
  U51971/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44772 (net)                                  2        0.002               0.000      0.395 f
  U52252/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44861 (net)                                  1        0.001               0.000      0.564 f
  U52276/S (FA1D0)                                                 0.044     0.164      0.727 f
  n44780 (net)                                  2        0.002               0.000      0.727 f
  U13554/ZN (CKND2D0)                                              0.078     0.056      0.783 r
  n45210 (net)                                  3        0.003               0.000      0.783 r
  U52453/ZN (OAI21D1)                                              0.038     0.040      0.824 f
  n45212 (net)                                  1        0.001               0.000      0.824 f
  U52454/ZN (AOI21D1)                                              0.116     0.087      0.911 r
  n46160 (net)                                  4        0.005               0.000      0.911 r
  U52927/ZN (OAI21D1)                                              0.047     0.045      0.956 f
  n46164 (net)                                  1        0.002               0.000      0.956 f
  U7500/ZN (XNR2D0)                                                0.037     0.082      1.039 f
  n46165 (net)                                  1        0.001               0.000      1.039 f
  U7447/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[57] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q1_reg_9_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q1_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q3_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51825/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44325 (net)                                  1        0.001               0.000      0.284 f
  U51971/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44772 (net)                                  2        0.002               0.000      0.395 f
  U52252/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44861 (net)                                  1        0.001               0.000      0.564 f
  U52276/S (FA1D0)                                                 0.044     0.164      0.727 f
  n44780 (net)                                  2        0.002               0.000      0.727 f
  U13554/ZN (CKND2D0)                                              0.078     0.056      0.783 r
  n45210 (net)                                  3        0.003               0.000      0.783 r
  U52453/ZN (OAI21D1)                                              0.038     0.040      0.824 f
  n45212 (net)                                  1        0.001               0.000      0.824 f
  U52454/ZN (AOI21D1)                                              0.116     0.087      0.911 r
  n46160 (net)                                  4        0.005               0.000      0.911 r
  U52927/ZN (OAI21D1)                                              0.047     0.045      0.956 f
  n46164 (net)                                  1        0.002               0.000      0.956 f
  U7500/ZN (XNR2D0)                                                0.037     0.082      1.039 f
  n46165 (net)                                  1        0.001               0.000      1.039 f
  U7447/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[57] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q3_reg_9_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q3_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q2_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51825/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44325 (net)                                  1        0.001               0.000      0.284 f
  U51971/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44772 (net)                                  2        0.002               0.000      0.395 f
  U52252/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44861 (net)                                  1        0.001               0.000      0.564 f
  U52276/S (FA1D0)                                                 0.044     0.164      0.727 f
  n44780 (net)                                  2        0.002               0.000      0.727 f
  U13554/ZN (CKND2D0)                                              0.078     0.056      0.783 r
  n45210 (net)                                  3        0.003               0.000      0.783 r
  U52453/ZN (OAI21D1)                                              0.038     0.040      0.824 f
  n45212 (net)                                  1        0.001               0.000      0.824 f
  U52454/ZN (AOI21D1)                                              0.116     0.087      0.911 r
  n46160 (net)                                  4        0.005               0.000      0.911 r
  U52927/ZN (OAI21D1)                                              0.047     0.045      0.956 f
  n46164 (net)                                  1        0.002               0.000      0.956 f
  U7500/ZN (XNR2D0)                                                0.037     0.082      1.039 f
  n46165 (net)                                  1        0.001               0.000      1.039 f
  U7447/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[57] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q2_reg_9_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q2_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q5_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51825/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44325 (net)                                  1        0.001               0.000      0.284 f
  U51971/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44772 (net)                                  2        0.002               0.000      0.395 f
  U52252/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44861 (net)                                  1        0.001               0.000      0.564 f
  U52276/S (FA1D0)                                                 0.044     0.164      0.727 f
  n44780 (net)                                  2        0.002               0.000      0.727 f
  U13554/ZN (CKND2D0)                                              0.078     0.056      0.783 r
  n45210 (net)                                  3        0.003               0.000      0.783 r
  U52453/ZN (OAI21D1)                                              0.038     0.040      0.824 f
  n45212 (net)                                  1        0.001               0.000      0.824 f
  U52454/ZN (AOI21D1)                                              0.116     0.087      0.911 r
  n46160 (net)                                  4        0.005               0.000      0.911 r
  U52927/ZN (OAI21D1)                                              0.047     0.045      0.956 f
  n46164 (net)                                  1        0.002               0.000      0.956 f
  U7500/ZN (XNR2D0)                                                0.037     0.082      1.039 f
  n46165 (net)                                  1        0.001               0.000      1.039 f
  U7447/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[57] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q5_reg_9_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q5_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q4_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51825/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44325 (net)                                  1        0.001               0.000      0.284 f
  U51971/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44772 (net)                                  2        0.002               0.000      0.395 f
  U52252/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44861 (net)                                  1        0.001               0.000      0.564 f
  U52276/S (FA1D0)                                                 0.044     0.164      0.727 f
  n44780 (net)                                  2        0.002               0.000      0.727 f
  U13554/ZN (CKND2D0)                                              0.078     0.056      0.783 r
  n45210 (net)                                  3        0.003               0.000      0.783 r
  U52453/ZN (OAI21D1)                                              0.038     0.040      0.824 f
  n45212 (net)                                  1        0.001               0.000      0.824 f
  U52454/ZN (AOI21D1)                                              0.116     0.087      0.911 r
  n46160 (net)                                  4        0.005               0.000      0.911 r
  U52927/ZN (OAI21D1)                                              0.047     0.045      0.956 f
  n46164 (net)                                  1        0.002               0.000      0.956 f
  U7500/ZN (XNR2D0)                                                0.037     0.082      1.039 f
  n46165 (net)                                  1        0.001               0.000      1.039 f
  U7447/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[57] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q4_reg_9_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q4_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_psum_mem_instance_Q_reg_84_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_pmem_combined_reg_reg_63_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_psum_mem_instance_Q_reg_84_/CP (EDFQD1)           0.000     0.000 #    0.000 r
  core_instance1_psum_mem_instance_Q_reg_84_/Q (EDFQD1)            0.045     0.145      0.145 f
  core_instance1_pmem_out[84] (net)             5        0.006               0.000      0.145 f
  U53367/CO (HA1D0)                                                0.027     0.055      0.200 f
  n43780 (net)                                  1        0.001               0.000      0.200 f
  U51677/CO (FA1D0)                                                0.048     0.096      0.296 f
  n43782 (net)                                  1        0.002               0.000      0.296 f
  U8298/CO (FA1D1)                                                 0.029     0.067      0.363 f
  n43786 (net)                                  1        0.001               0.000      0.363 f
  U51681/CO (FA1D0)                                                0.048     0.097      0.460 f
  n43747 (net)                                  1        0.002               0.000      0.460 f
  U7943/CO (FA1D1)                                                 0.029     0.067      0.526 f
  n43749 (net)                                  1        0.001               0.000      0.526 f
  U51649/CO (FA1D0)                                                0.048     0.097      0.623 f
  n43751 (net)                                  1        0.002               0.000      0.623 f
  U7800/CO (FA1D1)                                                 0.029     0.067      0.690 f
  n43753 (net)                                  1        0.001               0.000      0.690 f
  U51652/CO (FA1D0)                                                0.037     0.087      0.776 f
  n43901 (net)                                  1        0.001               0.000      0.776 f
  U51758/CO (FA1D0)                                                0.037     0.089      0.865 f
  n44661 (net)                                  1        0.001               0.000      0.865 f
  U52207/CO (FA1D0)                                                0.048     0.099      0.964 f
  n47750 (net)                                  1        0.002               0.000      0.964 f
  U7518/CO (FA1D1)                                                 0.031     0.069      1.033 f
  n47752 (net)                                  1        0.002               0.000      1.033 f
  U53776/Z (CKXOR2D1)                                              0.035     0.081      1.114 f
  n47753 (net)                                  1        0.001               0.000      1.114 f
  U11398/Z (AN2XD1)                                                0.019     0.037      1.151 f
  core_instance1_N139 (net)                     1        0.001               0.000      1.151 f
  core_instance1_pmem_combined_reg_reg_63_/D (EDFQD1)              0.019     0.000      1.151 f
  data arrival time                                                                     1.151

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_pmem_combined_reg_reg_63_/CP (EDFQD1)                       0.000      1.200 r
  library setup time                                                        -0.092      1.108
  data required time                                                                    1.108
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.108
  data arrival time                                                                    -1.151
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.044


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51873/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44381 (net)                                  1        0.001               0.000      0.284 f
  U52010/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52218/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44883 (net)                                  1        0.001               0.000      0.564 f
  U52282/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44884 (net)                                  2        0.002               0.000      0.734 f
  U52283/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45331 (net)                                  3        0.003               0.000      0.790 r
  U52498/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45332 (net)                                  1        0.001               0.000      0.824 f
  U52499/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46124 (net)                                  4        0.005               0.000      0.910 r
  U52894/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n46020 (net)                                  1        0.002               0.000      0.955 f
  U7524/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n46021 (net)                                  1        0.001               0.000      1.038 f
  U7442/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[8] (net)             8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q6_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51873/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44381 (net)                                  1        0.001               0.000      0.284 f
  U52010/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52218/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44883 (net)                                  1        0.001               0.000      0.564 f
  U52282/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44884 (net)                                  2        0.002               0.000      0.734 f
  U52283/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45331 (net)                                  3        0.003               0.000      0.790 r
  U52498/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45332 (net)                                  1        0.001               0.000      0.824 f
  U52499/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46124 (net)                                  4        0.005               0.000      0.910 r
  U52894/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n46020 (net)                                  1        0.002               0.000      0.955 f
  U7524/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n46021 (net)                                  1        0.001               0.000      1.038 f
  U7442/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[8] (net)             8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q0_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51873/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44381 (net)                                  1        0.001               0.000      0.284 f
  U52010/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52218/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44883 (net)                                  1        0.001               0.000      0.564 f
  U52282/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44884 (net)                                  2        0.002               0.000      0.734 f
  U52283/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45331 (net)                                  3        0.003               0.000      0.790 r
  U52498/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45332 (net)                                  1        0.001               0.000      0.824 f
  U52499/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46124 (net)                                  4        0.005               0.000      0.910 r
  U52894/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n46020 (net)                                  1        0.002               0.000      0.955 f
  U7524/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n46021 (net)                                  1        0.001               0.000      1.038 f
  U7442/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[8] (net)             8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q7_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51873/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44381 (net)                                  1        0.001               0.000      0.284 f
  U52010/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52218/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44883 (net)                                  1        0.001               0.000      0.564 f
  U52282/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44884 (net)                                  2        0.002               0.000      0.734 f
  U52283/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45331 (net)                                  3        0.003               0.000      0.790 r
  U52498/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45332 (net)                                  1        0.001               0.000      0.824 f
  U52499/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46124 (net)                                  4        0.005               0.000      0.910 r
  U52894/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n46020 (net)                                  1        0.002               0.000      0.955 f
  U7524/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n46021 (net)                                  1        0.001               0.000      1.038 f
  U7442/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[8] (net)             8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q1_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51873/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44381 (net)                                  1        0.001               0.000      0.284 f
  U52010/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52218/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44883 (net)                                  1        0.001               0.000      0.564 f
  U52282/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44884 (net)                                  2        0.002               0.000      0.734 f
  U52283/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45331 (net)                                  3        0.003               0.000      0.790 r
  U52498/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45332 (net)                                  1        0.001               0.000      0.824 f
  U52499/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46124 (net)                                  4        0.005               0.000      0.910 r
  U52894/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n46020 (net)                                  1        0.002               0.000      0.955 f
  U7524/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n46021 (net)                                  1        0.001               0.000      1.038 f
  U7442/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[8] (net)             8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q3_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51873/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44381 (net)                                  1        0.001               0.000      0.284 f
  U52010/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52218/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44883 (net)                                  1        0.001               0.000      0.564 f
  U52282/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44884 (net)                                  2        0.002               0.000      0.734 f
  U52283/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45331 (net)                                  3        0.003               0.000      0.790 r
  U52498/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45332 (net)                                  1        0.001               0.000      0.824 f
  U52499/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46124 (net)                                  4        0.005               0.000      0.910 r
  U52894/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n46020 (net)                                  1        0.002               0.000      0.955 f
  U7524/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n46021 (net)                                  1        0.001               0.000      1.038 f
  U7442/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[8] (net)             8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q2_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51873/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44381 (net)                                  1        0.001               0.000      0.284 f
  U52010/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52218/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44883 (net)                                  1        0.001               0.000      0.564 f
  U52282/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44884 (net)                                  2        0.002               0.000      0.734 f
  U52283/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45331 (net)                                  3        0.003               0.000      0.790 r
  U52498/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45332 (net)                                  1        0.001               0.000      0.824 f
  U52499/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46124 (net)                                  4        0.005               0.000      0.910 r
  U52894/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n46020 (net)                                  1        0.002               0.000      0.955 f
  U7524/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n46021 (net)                                  1        0.001               0.000      1.038 f
  U7442/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[8] (net)             8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q5_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51873/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44381 (net)                                  1        0.001               0.000      0.284 f
  U52010/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52218/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44883 (net)                                  1        0.001               0.000      0.564 f
  U52282/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44884 (net)                                  2        0.002               0.000      0.734 f
  U52283/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45331 (net)                                  3        0.003               0.000      0.790 r
  U52498/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45332 (net)                                  1        0.001               0.000      0.824 f
  U52499/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46124 (net)                                  4        0.005               0.000      0.910 r
  U52894/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n46020 (net)                                  1        0.002               0.000      0.955 f
  U7524/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n46021 (net)                                  1        0.001               0.000      1.038 f
  U7442/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[8] (net)             8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q4_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_1__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51810/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44493 (net)                                  1        0.001               0.000      0.284 f
  U52088/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44688 (net)                                  2        0.002               0.000      0.395 f
  U52225/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44905 (net)                                  1        0.001               0.000      0.564 f
  U52287/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44906 (net)                                  2        0.002               0.000      0.734 f
  U52288/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45411 (net)                                  3        0.003               0.000      0.790 r
  U52528/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45412 (net)                                  1        0.001               0.000      0.824 f
  U52529/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46106 (net)                                  4        0.005               0.000      0.910 r
  U52874/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45952 (net)                                  1        0.002               0.000      0.955 f
  U7509/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45953 (net)                                  1        0.001               0.000      1.038 f
  U7444/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[20] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q6_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_1__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51810/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44493 (net)                                  1        0.001               0.000      0.284 f
  U52088/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44688 (net)                                  2        0.002               0.000      0.395 f
  U52225/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44905 (net)                                  1        0.001               0.000      0.564 f
  U52287/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44906 (net)                                  2        0.002               0.000      0.734 f
  U52288/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45411 (net)                                  3        0.003               0.000      0.790 r
  U52528/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45412 (net)                                  1        0.001               0.000      0.824 f
  U52529/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46106 (net)                                  4        0.005               0.000      0.910 r
  U52874/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45952 (net)                                  1        0.002               0.000      0.955 f
  U7509/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45953 (net)                                  1        0.001               0.000      1.038 f
  U7444/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[20] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q0_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_1__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51810/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44493 (net)                                  1        0.001               0.000      0.284 f
  U52088/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44688 (net)                                  2        0.002               0.000      0.395 f
  U52225/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44905 (net)                                  1        0.001               0.000      0.564 f
  U52287/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44906 (net)                                  2        0.002               0.000      0.734 f
  U52288/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45411 (net)                                  3        0.003               0.000      0.790 r
  U52528/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45412 (net)                                  1        0.001               0.000      0.824 f
  U52529/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46106 (net)                                  4        0.005               0.000      0.910 r
  U52874/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45952 (net)                                  1        0.002               0.000      0.955 f
  U7509/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45953 (net)                                  1        0.001               0.000      1.038 f
  U7444/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[20] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q7_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_1__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51810/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44493 (net)                                  1        0.001               0.000      0.284 f
  U52088/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44688 (net)                                  2        0.002               0.000      0.395 f
  U52225/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44905 (net)                                  1        0.001               0.000      0.564 f
  U52287/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44906 (net)                                  2        0.002               0.000      0.734 f
  U52288/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45411 (net)                                  3        0.003               0.000      0.790 r
  U52528/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45412 (net)                                  1        0.001               0.000      0.824 f
  U52529/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46106 (net)                                  4        0.005               0.000      0.910 r
  U52874/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45952 (net)                                  1        0.002               0.000      0.955 f
  U7509/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45953 (net)                                  1        0.001               0.000      1.038 f
  U7444/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[20] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q1_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_1__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51810/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44493 (net)                                  1        0.001               0.000      0.284 f
  U52088/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44688 (net)                                  2        0.002               0.000      0.395 f
  U52225/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44905 (net)                                  1        0.001               0.000      0.564 f
  U52287/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44906 (net)                                  2        0.002               0.000      0.734 f
  U52288/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45411 (net)                                  3        0.003               0.000      0.790 r
  U52528/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45412 (net)                                  1        0.001               0.000      0.824 f
  U52529/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46106 (net)                                  4        0.005               0.000      0.910 r
  U52874/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45952 (net)                                  1        0.002               0.000      0.955 f
  U7509/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45953 (net)                                  1        0.001               0.000      1.038 f
  U7444/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[20] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q3_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_1__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51810/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44493 (net)                                  1        0.001               0.000      0.284 f
  U52088/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44688 (net)                                  2        0.002               0.000      0.395 f
  U52225/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44905 (net)                                  1        0.001               0.000      0.564 f
  U52287/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44906 (net)                                  2        0.002               0.000      0.734 f
  U52288/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45411 (net)                                  3        0.003               0.000      0.790 r
  U52528/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45412 (net)                                  1        0.001               0.000      0.824 f
  U52529/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46106 (net)                                  4        0.005               0.000      0.910 r
  U52874/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45952 (net)                                  1        0.002               0.000      0.955 f
  U7509/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45953 (net)                                  1        0.001               0.000      1.038 f
  U7444/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[20] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q2_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_1__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51810/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44493 (net)                                  1        0.001               0.000      0.284 f
  U52088/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44688 (net)                                  2        0.002               0.000      0.395 f
  U52225/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44905 (net)                                  1        0.001               0.000      0.564 f
  U52287/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44906 (net)                                  2        0.002               0.000      0.734 f
  U52288/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45411 (net)                                  3        0.003               0.000      0.790 r
  U52528/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45412 (net)                                  1        0.001               0.000      0.824 f
  U52529/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46106 (net)                                  4        0.005               0.000      0.910 r
  U52874/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45952 (net)                                  1        0.002               0.000      0.955 f
  U7509/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45953 (net)                                  1        0.001               0.000      1.038 f
  U7444/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[20] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q5_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_1__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51810/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44493 (net)                                  1        0.001               0.000      0.284 f
  U52088/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44688 (net)                                  2        0.002               0.000      0.395 f
  U52225/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44905 (net)                                  1        0.001               0.000      0.564 f
  U52287/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44906 (net)                                  2        0.002               0.000      0.734 f
  U52288/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45411 (net)                                  3        0.003               0.000      0.790 r
  U52528/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45412 (net)                                  1        0.001               0.000      0.824 f
  U52529/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46106 (net)                                  4        0.005               0.000      0.910 r
  U52874/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45952 (net)                                  1        0.002               0.000      0.955 f
  U7509/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45953 (net)                                  1        0.001               0.000      1.038 f
  U7444/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[20] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q4_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51842/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44437 (net)                                  1        0.001               0.000      0.284 f
  U52050/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44751 (net)                                  2        0.002               0.000      0.395 f
  U52245/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44927 (net)                                  1        0.001               0.000      0.564 f
  U52293/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44928 (net)                                  2        0.002               0.000      0.734 f
  U52294/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45371 (net)                                  3        0.003               0.000      0.790 r
  U52513/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45372 (net)                                  1        0.001               0.000      0.824 f
  U52514/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46142 (net)                                  4        0.005               0.000      0.910 r
  U52879/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45969 (net)                                  1        0.002               0.000      0.955 f
  U7507/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45970 (net)                                  1        0.001               0.000      1.038 f
  U7440/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[68] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q6_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51842/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44437 (net)                                  1        0.001               0.000      0.284 f
  U52050/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44751 (net)                                  2        0.002               0.000      0.395 f
  U52245/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44927 (net)                                  1        0.001               0.000      0.564 f
  U52293/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44928 (net)                                  2        0.002               0.000      0.734 f
  U52294/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45371 (net)                                  3        0.003               0.000      0.790 r
  U52513/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45372 (net)                                  1        0.001               0.000      0.824 f
  U52514/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46142 (net)                                  4        0.005               0.000      0.910 r
  U52879/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45969 (net)                                  1        0.002               0.000      0.955 f
  U7507/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45970 (net)                                  1        0.001               0.000      1.038 f
  U7440/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[68] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q0_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51842/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44437 (net)                                  1        0.001               0.000      0.284 f
  U52050/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44751 (net)                                  2        0.002               0.000      0.395 f
  U52245/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44927 (net)                                  1        0.001               0.000      0.564 f
  U52293/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44928 (net)                                  2        0.002               0.000      0.734 f
  U52294/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45371 (net)                                  3        0.003               0.000      0.790 r
  U52513/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45372 (net)                                  1        0.001               0.000      0.824 f
  U52514/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46142 (net)                                  4        0.005               0.000      0.910 r
  U52879/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45969 (net)                                  1        0.002               0.000      0.955 f
  U7507/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45970 (net)                                  1        0.001               0.000      1.038 f
  U7440/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[68] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q7_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51842/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44437 (net)                                  1        0.001               0.000      0.284 f
  U52050/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44751 (net)                                  2        0.002               0.000      0.395 f
  U52245/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44927 (net)                                  1        0.001               0.000      0.564 f
  U52293/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44928 (net)                                  2        0.002               0.000      0.734 f
  U52294/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45371 (net)                                  3        0.003               0.000      0.790 r
  U52513/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45372 (net)                                  1        0.001               0.000      0.824 f
  U52514/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46142 (net)                                  4        0.005               0.000      0.910 r
  U52879/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45969 (net)                                  1        0.002               0.000      0.955 f
  U7507/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45970 (net)                                  1        0.001               0.000      1.038 f
  U7440/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[68] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q1_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51842/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44437 (net)                                  1        0.001               0.000      0.284 f
  U52050/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44751 (net)                                  2        0.002               0.000      0.395 f
  U52245/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44927 (net)                                  1        0.001               0.000      0.564 f
  U52293/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44928 (net)                                  2        0.002               0.000      0.734 f
  U52294/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45371 (net)                                  3        0.003               0.000      0.790 r
  U52513/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45372 (net)                                  1        0.001               0.000      0.824 f
  U52514/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46142 (net)                                  4        0.005               0.000      0.910 r
  U52879/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45969 (net)                                  1        0.002               0.000      0.955 f
  U7507/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45970 (net)                                  1        0.001               0.000      1.038 f
  U7440/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[68] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q3_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51842/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44437 (net)                                  1        0.001               0.000      0.284 f
  U52050/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44751 (net)                                  2        0.002               0.000      0.395 f
  U52245/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44927 (net)                                  1        0.001               0.000      0.564 f
  U52293/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44928 (net)                                  2        0.002               0.000      0.734 f
  U52294/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45371 (net)                                  3        0.003               0.000      0.790 r
  U52513/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45372 (net)                                  1        0.001               0.000      0.824 f
  U52514/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46142 (net)                                  4        0.005               0.000      0.910 r
  U52879/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45969 (net)                                  1        0.002               0.000      0.955 f
  U7507/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45970 (net)                                  1        0.001               0.000      1.038 f
  U7440/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[68] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q2_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51842/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44437 (net)                                  1        0.001               0.000      0.284 f
  U52050/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44751 (net)                                  2        0.002               0.000      0.395 f
  U52245/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44927 (net)                                  1        0.001               0.000      0.564 f
  U52293/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44928 (net)                                  2        0.002               0.000      0.734 f
  U52294/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45371 (net)                                  3        0.003               0.000      0.790 r
  U52513/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45372 (net)                                  1        0.001               0.000      0.824 f
  U52514/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46142 (net)                                  4        0.005               0.000      0.910 r
  U52879/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45969 (net)                                  1        0.002               0.000      0.955 f
  U7507/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45970 (net)                                  1        0.001               0.000      1.038 f
  U7440/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[68] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q5_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51842/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44437 (net)                                  1        0.001               0.000      0.284 f
  U52050/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44751 (net)                                  2        0.002               0.000      0.395 f
  U52245/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44927 (net)                                  1        0.001               0.000      0.564 f
  U52293/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44928 (net)                                  2        0.002               0.000      0.734 f
  U52294/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45371 (net)                                  3        0.003               0.000      0.790 r
  U52513/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45372 (net)                                  1        0.001               0.000      0.824 f
  U52514/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46142 (net)                                  4        0.005               0.000      0.910 r
  U52879/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45969 (net)                                  1        0.002               0.000      0.955 f
  U7507/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45970 (net)                                  1        0.001               0.000      1.038 f
  U7440/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[68] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q4_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q6_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51873/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44381 (net)                                  1        0.001               0.000      0.284 f
  U52010/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52218/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44883 (net)                                  1        0.001               0.000      0.564 f
  U52282/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44884 (net)                                  2        0.002               0.000      0.734 f
  U52283/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45331 (net)                                  3        0.003               0.000      0.790 r
  U52498/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45332 (net)                                  1        0.001               0.000      0.824 f
  U52499/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46124 (net)                                  4        0.005               0.000      0.910 r
  U52919/ZN (OAI21D1)                                              0.047     0.045      0.955 f
  n46128 (net)                                  1        0.002               0.000      0.955 f
  U7522/ZN (XNR2D0)                                                0.037     0.082      1.037 f
  n46129 (net)                                  1        0.001               0.000      1.037 f
  U7445/Z (AO22D2)                                                 0.044     0.106      1.143 f
  core_instance1_array_out[9] (net)             8        0.007               0.000      1.143 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q6_reg_9_/D (EDFQD1)    0.044    0.000    1.143 f
  data arrival time                                                                     1.143

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q6_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.143
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.042


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q0_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51873/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44381 (net)                                  1        0.001               0.000      0.284 f
  U52010/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52218/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44883 (net)                                  1        0.001               0.000      0.564 f
  U52282/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44884 (net)                                  2        0.002               0.000      0.734 f
  U52283/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45331 (net)                                  3        0.003               0.000      0.790 r
  U52498/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45332 (net)                                  1        0.001               0.000      0.824 f
  U52499/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46124 (net)                                  4        0.005               0.000      0.910 r
  U52919/ZN (OAI21D1)                                              0.047     0.045      0.955 f
  n46128 (net)                                  1        0.002               0.000      0.955 f
  U7522/ZN (XNR2D0)                                                0.037     0.082      1.037 f
  n46129 (net)                                  1        0.001               0.000      1.037 f
  U7445/Z (AO22D2)                                                 0.044     0.106      1.143 f
  core_instance1_array_out[9] (net)             8        0.007               0.000      1.143 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q0_reg_9_/D (EDFQD1)    0.044    0.000    1.143 f
  data arrival time                                                                     1.143

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q0_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.143
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.042


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q1_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51873/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44381 (net)                                  1        0.001               0.000      0.284 f
  U52010/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52218/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44883 (net)                                  1        0.001               0.000      0.564 f
  U52282/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44884 (net)                                  2        0.002               0.000      0.734 f
  U52283/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45331 (net)                                  3        0.003               0.000      0.790 r
  U52498/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45332 (net)                                  1        0.001               0.000      0.824 f
  U52499/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46124 (net)                                  4        0.005               0.000      0.910 r
  U52919/ZN (OAI21D1)                                              0.047     0.045      0.955 f
  n46128 (net)                                  1        0.002               0.000      0.955 f
  U7522/ZN (XNR2D0)                                                0.037     0.082      1.037 f
  n46129 (net)                                  1        0.001               0.000      1.037 f
  U7445/Z (AO22D2)                                                 0.044     0.106      1.143 f
  core_instance1_array_out[9] (net)             8        0.007               0.000      1.143 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q1_reg_9_/D (EDFQD1)    0.044    0.000    1.143 f
  data arrival time                                                                     1.143

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q1_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.143
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.042


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q3_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51873/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44381 (net)                                  1        0.001               0.000      0.284 f
  U52010/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52218/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44883 (net)                                  1        0.001               0.000      0.564 f
  U52282/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44884 (net)                                  2        0.002               0.000      0.734 f
  U52283/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45331 (net)                                  3        0.003               0.000      0.790 r
  U52498/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45332 (net)                                  1        0.001               0.000      0.824 f
  U52499/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46124 (net)                                  4        0.005               0.000      0.910 r
  U52919/ZN (OAI21D1)                                              0.047     0.045      0.955 f
  n46128 (net)                                  1        0.002               0.000      0.955 f
  U7522/ZN (XNR2D0)                                                0.037     0.082      1.037 f
  n46129 (net)                                  1        0.001               0.000      1.037 f
  U7445/Z (AO22D2)                                                 0.044     0.106      1.143 f
  core_instance1_array_out[9] (net)             8        0.007               0.000      1.143 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q3_reg_9_/D (EDFQD1)    0.044    0.000    1.143 f
  data arrival time                                                                     1.143

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q3_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.143
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.042


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q2_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51873/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44381 (net)                                  1        0.001               0.000      0.284 f
  U52010/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52218/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44883 (net)                                  1        0.001               0.000      0.564 f
  U52282/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44884 (net)                                  2        0.002               0.000      0.734 f
  U52283/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45331 (net)                                  3        0.003               0.000      0.790 r
  U52498/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45332 (net)                                  1        0.001               0.000      0.824 f
  U52499/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46124 (net)                                  4        0.005               0.000      0.910 r
  U52919/ZN (OAI21D1)                                              0.047     0.045      0.955 f
  n46128 (net)                                  1        0.002               0.000      0.955 f
  U7522/ZN (XNR2D0)                                                0.037     0.082      1.037 f
  n46129 (net)                                  1        0.001               0.000      1.037 f
  U7445/Z (AO22D2)                                                 0.044     0.106      1.143 f
  core_instance1_array_out[9] (net)             8        0.007               0.000      1.143 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q2_reg_9_/D (EDFQD1)    0.044    0.000    1.143 f
  data arrival time                                                                     1.143

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q2_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.143
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.042


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q5_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51873/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44381 (net)                                  1        0.001               0.000      0.284 f
  U52010/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52218/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44883 (net)                                  1        0.001               0.000      0.564 f
  U52282/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44884 (net)                                  2        0.002               0.000      0.734 f
  U52283/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45331 (net)                                  3        0.003               0.000      0.790 r
  U52498/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45332 (net)                                  1        0.001               0.000      0.824 f
  U52499/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46124 (net)                                  4        0.005               0.000      0.910 r
  U52919/ZN (OAI21D1)                                              0.047     0.045      0.955 f
  n46128 (net)                                  1        0.002               0.000      0.955 f
  U7522/ZN (XNR2D0)                                                0.037     0.082      1.037 f
  n46129 (net)                                  1        0.001               0.000      1.037 f
  U7445/Z (AO22D2)                                                 0.044     0.106      1.143 f
  core_instance1_array_out[9] (net)             8        0.007               0.000      1.143 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q5_reg_9_/D (EDFQD1)    0.044    0.000    1.143 f
  data arrival time                                                                     1.143

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q5_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.143
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.042


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q4_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51873/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44381 (net)                                  1        0.001               0.000      0.284 f
  U52010/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52218/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44883 (net)                                  1        0.001               0.000      0.564 f
  U52282/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44884 (net)                                  2        0.002               0.000      0.734 f
  U52283/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45331 (net)                                  3        0.003               0.000      0.790 r
  U52498/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45332 (net)                                  1        0.001               0.000      0.824 f
  U52499/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46124 (net)                                  4        0.005               0.000      0.910 r
  U52919/ZN (OAI21D1)                                              0.047     0.045      0.955 f
  n46128 (net)                                  1        0.002               0.000      0.955 f
  U7522/ZN (XNR2D0)                                                0.037     0.082      1.037 f
  n46129 (net)                                  1        0.001               0.000      1.037 f
  U7445/Z (AO22D2)                                                 0.044     0.106      1.143 f
  core_instance1_array_out[9] (net)             8        0.007               0.000      1.143 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q4_reg_9_/D (EDFQD1)    0.044    0.000    1.143 f
  data arrival time                                                                     1.143

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q4_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.143
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.042


1
