ğŸ’» Ajay | Digital Design & Verification Engineer
https://readme-typing-svg.demolab.com?font=Fira+Code&weight=600&size=32&pause=1000&color=22D3EE&center=true&vCenter=true&width=700&lines=Hello+World!+%F0%9F%91%8B;I'm+Ajay+%25F0%259F%2591%258B;Digital+Design+%2526+Verification+Engineer;SystemVerilog+%257C+UVM+%257C+FPGA+%257C+RTL

<div align="center">
https://komarev.com/ghpvc/?username=ajay098&label=Profile+Views&color=0ea5e9&style=for-the-badge
https://img.shields.io/badge/Digital-Design-8b5cf6?style=for-the-badge&logo=amd
https://img.shields.io/badge/Verification-Expert-10b981?style=for-the-badge&logo=verizon
https://img.shields.io/badge/VLSI-Enthusiast-ef4444?style=for-the-badge&logo=chip

</div><div align="center"> <img src="https://raw.githubusercontent.com/platane/platane/output/github-contribution-grid-snake-dark.svg" alt="Circuit Animation" width="100%"> </div>
ğŸ¯ Design Philosophy
"In digital design, we don't guess; we verify. Every line of RTL must be proven before silicon sees the light of day."

I'm a passionate VLSI Digital Design & Verification Engineer with expertise in building robust digital systems and comprehensive verification environments. My work bridges RTL design, UVM methodology, and FPGA prototyping to ensure first-pass silicon success.

<div align="center">
https://media.giphy.com/media/26tn33aiTi1jkl6H6/giphy.gif Where hardware meets elegance

</div>
ğŸ“Š GitHub Analytics
<div align="center"><table> <tr> <td><img src="https://github-readme-stats.vercel.app/api?username=ajay098&show_icons=true&theme=nightowl&hide_border=true&include_all_commits=true&count_private=true&show=reviews,discussions_started,discussions_answered" alt="GitHub Stats" /></td> <td><img src="https://github-readme-stats.vercel.app/api/top-langs/?username=ajay098&layout=compact&theme=nightowl&hide_border=true&langs_count=8&exclude_repo=github-readme-stats,ajay098.github.io" alt="Top Languages" /></td> </tr> </table><img src="https://streak-stats.demolab.com?user=ajay098&theme=nightowl&hide_border=true&date_format=M%20j%5B%2C%20Y%5D" alt="GitHub Streak" /> <img src="https://github-profile-trophy.vercel.app/?username=ajay098&theme=onedark&no-frame=true&row=2&column=4" alt="Trophy Case" /></div>
ğŸ—ï¸ Technical Stack
Digital Design & Verification
systemverilog
// My Typical UVM Environment Structure
class my_env extends uvm_env;
  `uvm_component_utils(my_env)
  
  // Agents, scoreboards, coverage collectors
  my_agent       agent;
  my_scoreboard  scb;
  my_cov         coverage;
  
  virtual function void build_phase(uvm_phase phase);
    // Building verification components
    agent = my_agent::type_id::create("agent", this);
    scb = my_scoreboard::type_id::create("scb", this);
    coverage = my_cov::type_id::create("coverage", this);
  endfunction
endclass
<table> <tr> <th><strong>Domain</strong></th> <th><strong>Technologies</strong></th> <th><strong>Proficiency</strong></th> <th><strong>Tools</strong></th> </tr> <tr> <td><strong>RTL Design</strong></td> <td>Verilog, SystemVerilog, VHDL</td> <td>ğŸ”µğŸ”µğŸ”µğŸ”µâšª</td> <td>Cadence Genus, Synopsys DC</td> </tr> <tr> <td><strong>Verification</strong></td> <td>SystemVerilog, UVM, SVA</td> <td>ğŸ”µğŸ”µğŸ”µğŸ”µğŸ”µ</td> <td>Cadence Xcelium, Synopsys VCS</td> </tr> <tr> <td><strong>FPGA Design</strong></td> <td>Vitis HLS, Vivado</td> <td>ğŸ”µğŸ”µğŸ”µğŸ”µâšª</td> <td>Xilinx Vivado, Intel Quartus</td> </tr> <tr> <td><strong>Scripting</strong></td> <td>TCL, Python, Makefiles</td> <td>ğŸ”µğŸ”µğŸ”µğŸ”µâšª</td> <td>Bash, Perl, CMake</td> </tr> <tr> <td><strong>Methodology</strong></td> <td>OOP, CDV, Formal</td> <td>ğŸ”µğŸ”µğŸ”µğŸ”µâšª</td> <td>UVM, JasperGold, VC Formal</td> </tr> </table>
Tool Ecosystem
<div align="center">
EDA Tools
<img src="https://img.shields.io/badge/Cadence-FF0000?style=flat-square&logo=cadence&logoColor=white" alt="Cadence" />
<img src="https://img.shields.io/badge/Synopsys-FF6F00?style=flat-square&logo=synopsys&logoColor=white" alt="Synopsys" />
<img src="https://img.shields.io/badge/Siemens_EDA-00A3E0?style=flat-square&logo=siemens&logoColor=white" alt="Siemens EDA" />
<img src="https://img.shields.io/badge/Xilinx-E01F27?style=flat-square&logo=xilinx&logoColor=white" alt="Xilinx" />

Programming
<img src="https://img.shields.io/badge/SystemVerilog-DA1F26?style=flat-square&logo=verilog&logoColor=white" alt="SystemVerilog" />
<img src="https://img.shields.io/badge/Python-3776AB?style=flat-square&logo=python&logoColor=white" alt="Python" />
<img src="https://img.shields.io/badge/TCL-808080?style=flat-square&logo=tcl&logoColor=white" alt="TCL" />
<img src="https://img.shields.io/badge/C++-00599C?style=flat-square&logo=c%2B%2B&logoColor=white" alt="C++" />

Platforms
<img src="https://img.shields.io/badge/Linux-FCC624?style=flat-square&logo=linux&logoColor=black" alt="Linux" />
<img src="https://img.shields.io/badge/Docker-2496ED?style=flat-square&logo=docker&logoColor=white" alt="Docker" />
<img src="https://img.shields.io/badge/Git-F05032?style=flat-square&logo=git&logoColor=white" alt="Git" />

</div>
ğŸš€ Featured Projects
ğŸ“Ÿ Single-Port Synchronous RAM with UVM Verification (Coming Soon)
A complete digital design and verification flow demonstrating industry best practices

systemverilog
// Parameterized Single-Port SRAM
module sp_sram #(
  parameter ADDR_WIDTH = 8,
  parameter DATA_WIDTH = 32,
  parameter DEPTH      = 256
)(
  input  logic                     clk,
  input  logic                     wr_en,
  input  logic [ADDR_WIDTH-1:0]    addr,
  input  logic [DATA_WIDTH-1:0]    data_in,
  output logic [DATA_WIDTH-1:0]    data_out
);

  logic [DATA_WIDTH-1:0] memory [0:DEPTH-1];
  
  always_ff @(posedge clk) begin
    if (wr_en) begin
      memory[addr] <= data_in;
    end
    data_out <= memory[addr];
  end
  
  // SVA Assertions
  property no_write_read_same_addr;
    @(posedge clk) !(wr_en && $past(wr_en) && (addr == $past(addr)));
  endproperty
  
  assert_no_write_read_same_addr: assert property (no_write_read_same_addr);
endmodule
Achievements:

âœ… 100% Functional Coverage with constrained random testing

âœ… UVM Testbench with reusable sequences and scoreboard

âœ… Formal Verification using SVA assertions

âœ… Gate-Level Simulation with SDF annotations

âœ… Power-Aware Simulation with UPF

ğŸ”„ AXI4-Lite Interface Controller (Coming Soon)
Industry-standard bus protocol implementation with full verification suite

Features:

ğŸ”¹ Configurable data width (32/64/128-bit)

ğŸ”¹ Multiple outstanding transactions

ğŸ”¹ Error injection and detection

ğŸ”¹ Performance monitoring with built-in counters

ğŸ”¹ UVC (Universal Verification Component) for reuse

Verification Metrics:

ğŸ“ˆ Code Coverage: 98.5%

ğŸ“ˆ Functional Coverage: 100% (all scenarios)

ğŸ“ˆ Assertion Coverage: 100%

ğŸ§ª Regression Tests: 750+ unique tests

ğŸ›ï¸ RISC-V RV32I Core Verification (Coming Soon)
Complete UVM verification environment for processor core

systemverilog
// UVM Test Class
class riscv_base_test extends uvm_test;
  `uvm_component_utils(riscv_base_test)
  
  riscv_env env;
  riscv_vseq  vseq;
  
  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    env = riscv_env::type_id::create("env", this);
    
    // Factory override for different test types
    set_type_override_by_type(
      riscv_instr::get_type(),
      riscv_branch_instr::get_type()
    );
  endfunction
  
  task run_phase(uvm_phase phase);
    vseq = riscv_vseq::type_id::create("vseq");
    phase.raise_objection(this);
    vseq.start(env.vsequencer);
    phase.drop_objection(this);
  endtask
endclass
ğŸ“š Learning Journey
Certifications
Course	Provider	Date	Status
SystemVerilog UVM Verification	Maven Silicon	2024	ğŸ† Completed
Advanced Digital Design with Verilog	Udemy	2024	ğŸ† Completed
FPGA Design with Vivado HLS	Xilinx	2023	ğŸ† Completed
Formal Verification Fundamentals	Cadence	2023	ğŸ† Completed
Low-Power Design with UPF	Synopsys	2023	ğŸ† Completed
Currently Exploring
text
Current Focus â†’ Formal Verification â†’ JasperGold, VC Formal
               â†’ Power-Aware Verification â†’ UPF/CPF, Low-Power Simulation
               â†’ ML for DV â†’ Test Generation, Coverage Closure
               â†’ All paths lead to â†’ Industry Ready
ğŸ† Achievements
Research Publication
"Development of an Autonomous Surface Vehicle for Real-Time Aquatic Environment Monitoring and Depth Mapping"
*Presented at CSEAi 2024 (SCOPUS-indexed Conference)*

ğŸ–ï¸ KSCST Funding: â‚¹4,500 for project development

ğŸ”¬ Innovation: Solar-powered ASV with real-time data processing

ğŸ“Š Impact: 95% accuracy in water quality parameter measurement

Academic Excellence
ğŸ¥‡ Department Rank: Top 10% in ECE Batch

ğŸ… Project Exhibition: First Prize in Technical Fest 2023

ğŸ“ Technical Papers: 2 conference publications in VLSI domain

ğŸ’¼ Professional Experience
Embedded Systems Engineer Intern @ TIF Labs (Robocraze)
*June 2024 - Present*

ğŸ”¹ Developed FPGA-based motor control systems using Verilog

ğŸ”¹ Implemented real-time sensor data processing pipelines

ğŸ”¹ Reduced power consumption by 15% through clock gating techniques

ğŸ”¹ Created UVM testbenches for custom IP verification

VLSI Project Trainee @ Sahyadri College
*Jan 2024 - May 2024*

ğŸ”¹ Designed and verified 8-bit RISC processor

ğŸ”¹ Implemented AMBA AHB protocol verification environment

ğŸ”¹ Achieved 97% coverage score on processor core

ğŸ”¹ Developed Python scripts for regression automation

ğŸ“ Education
Bachelor of Engineering in Electronics & Communication
Sahyadri College of Engineering and Management, Mangaluru
*2020 - 2024* | CGPA: 8.5/10

Relevant Coursework:

Digital System Design

VLSI Design & Technology

Embedded Systems

Computer Architecture

Verification Methodologies

Signal Processing

ğŸ“ Technical Blog
Latest Articles
text
ğŸ“– Understanding UVM Phases - Deep dive into UVM execution flow
ğŸ“– SVA Cookbook - Practical assertions for common scenarios
ğŸ“– Coverage-Driven Verification - Strategies for coverage closure
ğŸ“– FPGA Prototyping Best Practices - From RTL to bitstream
ğŸ“– Low-Power Verification with UPF - Power-aware simulation techniques
ğŸ¤ Collaboration Opportunities
I'm actively looking to collaborate on:

Project Type	Interest Level	Availability
Open-Source VLSI Cores	ğŸ”µğŸ”µğŸ”µğŸ”µğŸ”µ	High
UVM Verification IP	ğŸ”µğŸ”µğŸ”µğŸ”µâšª	Medium
FPGA Acceleration	ğŸ”µğŸ”µğŸ”µğŸ”µâšª	High
Research Papers	ğŸ”µğŸ”µğŸ”µâšªâšª	Medium
Mentoring	ğŸ”µğŸ”µğŸ”µğŸ”µâšª	Limited
Current Open Source Contributions
bash
# Projects I'm contributing to
1. verilog-ethernet - Ethernet cores in Verilog
2. riscv-formal - Formal verification of RISC-V cores
3. uvvm - Universal VHDL Verification Methodology
4. cocotb - Python-based verification framework
ğŸ“« Connect With Me
<div align="center">
https://img.shields.io/badge/LinkedIn-Connect-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white
https://img.shields.io/badge/Email-Contact-EA4335?style=for-the-badge&logo=gmail&logoColor=white
https://img.shields.io/badge/GitHub-Follow-181717?style=for-the-badge&logo=github&logoColor=white
https://img.shields.io/badge/Portfolio-Visit-8B5CF6?style=for-the-badge&logo=google-chrome&logoColor=white
https://img.shields.io/badge/Twitter-Follow-1DA1F2?style=for-the-badge&logo=twitter&logoColor=white

</div>
Let's Talk About:
ğŸ” Code Reviews - RTL, UVM testbenches, scripts

ğŸ§ª Verification Strategies - Coverage closure, formal methods

ğŸš€ Career Growth - VLSI industry trends, skill development

ğŸ“š Learning Resources - Books, courses, online materials

ğŸ’¡ Project Ideas - FPGA, ASIC, verification IP development

ğŸ“ˆ GitHub Activity
<!--START_SECTION:activity--><!-- This section is automatically generated by GitHub Actions --><!--END_SECTION:activity--><div align="center">
Weekly Development Breakdown
https://github-readme-stats.vercel.app/api/wakatime?username=ajay098&theme=nightowl&hide_border=true&layout=compact&langs_count=6

</div>
ğŸ¯ Current Goals
text
VLSI Career Roadmap 2024-2025
Q3 2024: Complete UVM Expert Certification, Publish 2 Open Source VIPs, Contribute to RISCV Formal
Q4 2024: Master Formal Verification, Learn Chisel/Scala, Build ML-based Test Generator
Q1 2025: Explore Analog Mixed-Signal, Study DFT Techniques, Prepare for Masters Applications
Q2 2025: Research Assistant Position, Conference Paper Submission, Industry Internship
ğŸ’¬ Testimonials
"Ajay's understanding of UVM methodology is exceptional for his experience level. His verification environments are robust and well-documented."
- Dr. Suresh Kumar, Professor of VLSI

"The Single-Port RAM project demonstrated professional-grade verification techniques. The coverage closure strategy was particularly impressive."
- Mentor, Cadence Design Systems

<div align="center">
âš¡ Quick Stats
https://img.shields.io/badge/Lines%2520of%2520Code-50K+-blue?style=flat-square
https://img.shields.io/badge/UVM%2520Tests-500%252B-green?style=flat-square
https://img.shields.io/badge/Projects-15%252B-orange?style=flat-square
https://img.shields.io/badge/Open%2520Source-3%2520repos-yellow?style=flat-square


"Every chip tells a story. My job is to ensure it's a success story."

â­ Star my repositories if you find them useful!
ğŸ”­ Watching for exciting VLSI projects to contribute to!


<img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&height=100&section=footer&text=Keep%20Designing%2C%20Keep%20Verifying!&fontSize=20&fontAlignY=70" alt="Footer" /></div>
