Timing Analyzer report for FiniteStateMachine
Mon Nov 12 10:16:08 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'clock_1hz:clock|out_1hz'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'clock_1hz:clock|out_1hz'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Setup: 'clock_1hz:clock|out_1hz'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Hold: 'clock_1hz:clock|out_1hz'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 34. Fast 1200mV 0C Model Setup: 'clock_1hz:clock|out_1hz'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Hold: 'clock_1hz:clock|out_1hz'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; FiniteStateMachine                                  ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                           ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clock Name              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                     ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; clock_1hz:clock|out_1hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_1hz:clock|out_1hz } ;
; CLOCK_50                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                            ;
+------------+-----------------+-------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note ;
+------------+-----------------+-------------------------+------+
; 224.87 MHz ; 224.87 MHz      ; CLOCK_50                ;      ;
; 269.69 MHz ; 269.69 MHz      ; clock_1hz:clock|out_1hz ;      ;
+------------+-----------------+-------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary              ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -3.447 ; -69.787       ;
; clock_1hz:clock|out_1hz ; -1.354 ; -4.892        ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary              ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; CLOCK_50                ; 0.448 ; 0.000         ;
; clock_1hz:clock|out_1hz ; 1.015 ; 0.000         ;
+-------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------------------+--------+----------------+
; Clock                   ; Slack  ; End Point TNS  ;
+-------------------------+--------+----------------+
; CLOCK_50                ; -3.000 ; -37.695        ;
; clock_1hz:clock|out_1hz ; 0.471  ; 0.000          ;
+-------------------------+--------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -3.447 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.364      ;
; -3.288 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.205      ;
; -3.280 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.197      ;
; -3.245 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.162      ;
; -3.198 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.115      ;
; -3.192 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.109      ;
; -3.108 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.025      ;
; -3.097 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.014      ;
; -3.059 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.976      ;
; -3.038 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.955      ;
; -3.034 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.951      ;
; -3.016 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.933      ;
; -3.006 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.923      ;
; -2.990 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.907      ;
; -2.965 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.882      ;
; -2.941 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.858      ;
; -2.903 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.820      ;
; -2.886 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.803      ;
; -2.789 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.706      ;
; -2.762 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 3.247      ;
; -2.759 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.676      ;
; -2.759 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.676      ;
; -2.759 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.676      ;
; -2.759 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.676      ;
; -2.759 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.676      ;
; -2.759 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.676      ;
; -2.759 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.676      ;
; -2.759 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.676      ;
; -2.759 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.676      ;
; -2.707 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.191      ;
; -2.648 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.565      ;
; -2.648 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.565      ;
; -2.648 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.565      ;
; -2.648 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.565      ;
; -2.648 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.565      ;
; -2.648 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.565      ;
; -2.648 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.565      ;
; -2.648 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.565      ;
; -2.648 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.565      ;
; -2.631 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 3.116      ;
; -2.613 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.097      ;
; -2.610 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.527      ;
; -2.610 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.527      ;
; -2.610 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.527      ;
; -2.610 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.527      ;
; -2.610 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.527      ;
; -2.610 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.527      ;
; -2.610 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.527      ;
; -2.610 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.527      ;
; -2.610 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.527      ;
; -2.592 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.509      ;
; -2.592 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.509      ;
; -2.592 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.509      ;
; -2.592 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.509      ;
; -2.592 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.509      ;
; -2.592 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.509      ;
; -2.592 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.509      ;
; -2.592 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.509      ;
; -2.592 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.509      ;
; -2.590 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.507      ;
; -2.590 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.507      ;
; -2.590 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.507      ;
; -2.590 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.507      ;
; -2.590 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.507      ;
; -2.590 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.507      ;
; -2.590 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.507      ;
; -2.590 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.507      ;
; -2.590 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.507      ;
; -2.575 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.059      ;
; -2.575 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.059      ;
; -2.571 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.488      ;
; -2.571 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.488      ;
; -2.571 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.488      ;
; -2.571 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.488      ;
; -2.571 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.488      ;
; -2.571 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.488      ;
; -2.571 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.488      ;
; -2.571 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.488      ;
; -2.571 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.488      ;
; -2.544 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.461      ;
; -2.536 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.453      ;
; -2.536 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.453      ;
; -2.536 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.453      ;
; -2.536 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.453      ;
; -2.536 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.453      ;
; -2.536 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.453      ;
; -2.536 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.453      ;
; -2.536 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.453      ;
; -2.536 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.453      ;
; -2.521 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.438      ;
; -2.521 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.438      ;
; -2.521 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.438      ;
; -2.521 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.438      ;
; -2.521 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.438      ;
; -2.521 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.438      ;
; -2.521 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.438      ;
; -2.521 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.438      ;
; -2.521 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.438      ;
; -2.495 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 2.980      ;
; -2.490 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.407      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_1hz:clock|out_1hz'                                                                                                                                      ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.354 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; 0.058      ; 0.913      ;
; -1.352 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; 0.058      ; 0.908      ;
; -1.204 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; 0.060      ; 0.762      ;
; -1.201 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; 0.060      ; 0.762      ;
; -1.123 ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.183     ; 0.527      ;
; -1.063 ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.180     ; 0.644      ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                 ;
+-------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.448 ; clock_1hz:clock|count_reg[25] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 0.716      ;
; 0.519 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.513      ; 1.218      ;
; 0.520 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.513      ; 1.219      ;
; 0.618 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.098      ; 0.902      ;
; 0.622 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.098      ; 0.906      ;
; 0.633 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.900      ;
; 0.635 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.902      ;
; 0.636 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[0]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.098      ; 0.920      ;
; 0.636 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.903      ;
; 0.640 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[13] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 0.908      ;
; 0.642 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.909      ;
; 0.646 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.513      ; 1.345      ;
; 0.655 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 0.923      ;
; 0.656 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[15] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 0.924      ;
; 0.657 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 0.925      ;
; 0.658 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 0.926      ;
; 0.658 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 0.926      ;
; 0.660 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 0.928      ;
; 0.813 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.081      ;
; 0.949 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.098      ; 1.233      ;
; 0.950 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.098      ; 1.234      ;
; 0.953 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.220      ;
; 0.957 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.225      ;
; 0.959 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.226      ;
; 0.969 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.236      ;
; 0.973 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.241      ;
; 0.973 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.241      ;
; 0.973 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.243      ;
; 0.975 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.243      ;
; 0.978 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.245      ;
; 0.983 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.251      ;
; 0.983 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.250      ;
; 0.983 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.251      ;
; 0.984 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.252      ;
; 0.987 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.255      ;
; 0.987 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.255      ;
; 0.988 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.256      ;
; 0.988 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.256      ;
; 0.992 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.260      ;
; 0.992 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.260      ;
; 1.072 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.339      ;
; 1.073 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.340      ;
; 1.074 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.341      ;
; 1.075 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.098      ; 1.359      ;
; 1.077 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.344      ;
; 1.078 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[15] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.346      ;
; 1.079 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.346      ;
; 1.080 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.347      ;
; 1.083 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.351      ;
; 1.093 ; clock_1hz:clock|out_1hz       ; clock_1hz:clock|out_1hz       ; clock_1hz:clock|out_1hz ; CLOCK_50    ; 0.000        ; 3.058      ; 4.599      ;
; 1.094 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[13] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.362      ;
; 1.094 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.362      ;
; 1.095 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.363      ;
; 1.095 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.364      ;
; 1.096 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.364      ;
; 1.099 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.366      ;
; 1.099 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.367      ;
; 1.099 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.367      ;
; 1.099 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.366      ;
; 1.100 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.368      ;
; 1.101 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.369      ;
; 1.104 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.371      ;
; 1.109 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[13] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.376      ;
; 1.109 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.377      ;
; 1.109 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.377      ;
; 1.113 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.381      ;
; 1.113 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.381      ;
; 1.114 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.114 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.382      ;
; 1.114 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.382      ;
; 1.118 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.386      ;
; 1.140 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[15] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.408      ;
; 1.145 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.413      ;
; 1.198 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.465      ;
; 1.199 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.466      ;
; 1.200 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.467      ;
; 1.203 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.470      ;
; 1.204 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.471      ;
; 1.204 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.472      ;
; 1.205 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.472      ;
; 1.206 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[13] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.473      ;
; 1.209 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.082      ; 1.477      ;
; 1.211 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.478      ;
+-------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_1hz:clock|out_1hz'                                                                                                                                      ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 1.015 ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; -0.060     ; 0.475      ;
; 1.024 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.183      ; 0.727      ;
; 1.024 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.183      ; 0.727      ;
; 1.096 ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; -0.058     ; 0.558      ;
; 1.135 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.180      ; 0.835      ;
; 1.153 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.180      ; 0.853      ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                             ;
+------------+-----------------+-------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note ;
+------------+-----------------+-------------------------+------+
; 243.19 MHz ; 243.19 MHz      ; CLOCK_50                ;      ;
; 303.21 MHz ; 303.21 MHz      ; clock_1hz:clock|out_1hz ;      ;
+------------+-----------------+-------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -3.112 ; -61.374       ;
; clock_1hz:clock|out_1hz ; -1.149 ; -4.276        ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary               ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; CLOCK_50                ; 0.406 ; 0.000         ;
; clock_1hz:clock|out_1hz ; 0.918 ; 0.000         ;
+-------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -3.000 ; -37.695       ;
; clock_1hz:clock|out_1hz ; 0.437  ; 0.000         ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -3.112 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.039      ;
; -2.975 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.902      ;
; -2.955 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.882      ;
; -2.918 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.845      ;
; -2.872 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.798      ;
; -2.831 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.758      ;
; -2.823 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.750      ;
; -2.797 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.724      ;
; -2.732 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.659      ;
; -2.729 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.656      ;
; -2.714 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.641      ;
; -2.711 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.638      ;
; -2.678 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.605      ;
; -2.674 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.601      ;
; -2.667 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.594      ;
; -2.603 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.530      ;
; -2.579 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.506      ;
; -2.564 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.491      ;
; -2.459 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.386      ;
; -2.456 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.412 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 2.944      ;
; -2.356 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.283      ;
; -2.356 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.283      ;
; -2.356 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.283      ;
; -2.356 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.283      ;
; -2.356 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.283      ;
; -2.356 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.283      ;
; -2.356 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.283      ;
; -2.356 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.283      ;
; -2.356 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.283      ;
; -2.326 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.253      ;
; -2.326 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.253      ;
; -2.326 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.253      ;
; -2.326 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.253      ;
; -2.326 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.253      ;
; -2.326 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.253      ;
; -2.326 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.253      ;
; -2.326 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.253      ;
; -2.326 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.253      ;
; -2.313 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.844      ;
; -2.304 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.231      ;
; -2.304 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.231      ;
; -2.304 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.231      ;
; -2.304 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.231      ;
; -2.304 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.231      ;
; -2.304 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.231      ;
; -2.304 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.231      ;
; -2.304 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.231      ;
; -2.304 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.231      ;
; -2.296 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 2.828      ;
; -2.286 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.212      ;
; -2.286 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.212      ;
; -2.286 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.212      ;
; -2.286 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.212      ;
; -2.286 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.212      ;
; -2.286 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.212      ;
; -2.286 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.212      ;
; -2.286 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.212      ;
; -2.286 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.212      ;
; -2.281 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.208      ;
; -2.257 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.184      ;
; -2.257 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.184      ;
; -2.257 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.184      ;
; -2.257 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.184      ;
; -2.257 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.184      ;
; -2.257 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.184      ;
; -2.257 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.184      ;
; -2.257 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.184      ;
; -2.257 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.184      ;
; -2.242 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.169      ;
; -2.242 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.169      ;
; -2.242 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.169      ;
; -2.242 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.169      ;
; -2.242 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.169      ;
; -2.242 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.169      ;
; -2.242 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.169      ;
; -2.242 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.169      ;
; -2.242 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.169      ;
; -2.232 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.159      ;
; -2.224 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.755      ;
; -2.197 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.728      ;
; -2.197 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.728      ;
; -2.192 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.119      ;
; -2.192 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.119      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_1hz:clock|out_1hz'                                                                                                                                       ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.149 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; 0.102      ; 0.832      ;
; -1.135 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; 0.102      ; 0.823      ;
; -1.021 ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.215     ; 0.477      ;
; -1.018 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; 0.105      ; 0.704      ;
; -1.013 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; 0.105      ; 0.704      ;
; -0.971 ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.213     ; 0.577      ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                  ;
+-------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.406 ; clock_1hz:clock|count_reg[25] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 0.650      ;
; 0.470 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.467      ; 1.108      ;
; 0.474 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.467      ; 1.112      ;
; 0.564 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.088      ; 0.823      ;
; 0.569 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.088      ; 0.828      ;
; 0.579 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 0.822      ;
; 0.582 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[0]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.088      ; 0.841      ;
; 0.582 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 0.825      ;
; 0.583 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 0.826      ;
; 0.584 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.467      ; 1.222      ;
; 0.586 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[13] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 0.830      ;
; 0.588 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.591 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.599 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[15] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 0.849      ;
; 0.754 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 0.998      ;
; 0.862 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.088      ; 1.121      ;
; 0.863 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.088      ; 1.122      ;
; 0.870 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.113      ;
; 0.873 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.117      ;
; 0.874 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.117      ;
; 0.875 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.118      ;
; 0.879 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.122      ;
; 0.885 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.129      ;
; 0.885 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.887 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.130      ;
; 0.887 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.892 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.136      ;
; 0.893 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.137      ;
; 0.898 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.142      ;
; 0.899 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.143      ;
; 0.903 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.147      ;
; 0.904 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.148      ;
; 0.964 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.207      ;
; 0.968 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.211      ;
; 0.969 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.212      ;
; 0.972 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.088      ; 1.231      ;
; 0.972 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[15] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.216      ;
; 0.974 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.217      ;
; 0.975 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.218      ;
; 0.980 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.223      ;
; 0.983 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.227      ;
; 0.984 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.228      ;
; 0.984 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.987 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[13] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.230      ;
; 0.987 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.231      ;
; 0.988 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.232      ;
; 0.989 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.233      ;
; 0.989 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.233      ;
; 0.989 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.232      ;
; 0.995 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.239      ;
; 0.997 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[13] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.240      ;
; 0.997 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.241      ;
; 0.998 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.241      ;
; 0.998 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.242      ;
; 0.998 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.242      ;
; 0.999 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.242      ;
; 0.999 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.243      ;
; 1.000 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.244      ;
; 1.000 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.002 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.246      ;
; 1.003 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.247      ;
; 1.008 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.251      ;
; 1.008 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.252      ;
; 1.009 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.253      ;
; 1.013 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.257      ;
; 1.019 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[15] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.263      ;
; 1.052 ; clock_1hz:clock|out_1hz       ; clock_1hz:clock|out_1hz       ; clock_1hz:clock|out_1hz ; CLOCK_50    ; 0.000        ; 2.773      ; 4.239      ;
; 1.053 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.297      ;
; 1.074 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.078 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.321      ;
; 1.079 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.322      ;
; 1.082 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.326      ;
; 1.084 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[13] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.327      ;
; 1.085 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.328      ;
; 1.089 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.332      ;
; 1.090 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.333      ;
; 1.093 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.337      ;
; 1.094 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.073      ; 1.338      ;
+-------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_1hz:clock|out_1hz'                                                                                                                                       ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.918 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.215      ; 0.653      ;
; 0.918 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.215      ; 0.653      ;
; 1.022 ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; -0.105     ; 0.437      ;
; 1.024 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.213      ; 0.757      ;
; 1.053 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.213      ; 0.786      ;
; 1.093 ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; -0.102     ; 0.511      ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -1.209 ; -19.356       ;
; clock_1hz:clock|out_1hz ; -0.496 ; -1.350        ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary               ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; CLOCK_50                ; 0.204 ; 0.000         ;
; clock_1hz:clock|out_1hz ; 0.631 ; 0.000         ;
+-------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -3.000 ; -38.022       ;
; clock_1hz:clock|out_1hz ; 0.401  ; 0.000         ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -1.209 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.154      ;
; -1.132 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.077      ;
; -1.129 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.074      ;
; -1.119 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.064      ;
; -1.091 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.036      ;
; -1.087 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.032      ;
; -1.046 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.991      ;
; -1.028 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.973      ;
; -1.014 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.959      ;
; -1.010 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.955      ;
; -1.005 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.950      ;
; -1.004 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.949      ;
; -1.001 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.946      ;
; -0.988 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.933      ;
; -0.976 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.921      ;
; -0.958 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.903      ;
; -0.957 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.902      ;
; -0.935 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.880      ;
; -0.911 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.856      ;
; -0.820 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.561      ;
; -0.806 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.547      ;
; -0.782 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.727      ;
; -0.782 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.727      ;
; -0.782 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.727      ;
; -0.782 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.727      ;
; -0.782 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.727      ;
; -0.782 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.727      ;
; -0.782 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.727      ;
; -0.782 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.727      ;
; -0.782 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.727      ;
; -0.782 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.523      ;
; -0.752 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.493      ;
; -0.752 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.493      ;
; -0.737 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.478      ;
; -0.734 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.679      ;
; -0.734 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.679      ;
; -0.734 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.679      ;
; -0.734 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.679      ;
; -0.734 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.679      ;
; -0.734 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.679      ;
; -0.734 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.679      ;
; -0.734 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.679      ;
; -0.734 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.679      ;
; -0.718 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.663      ;
; -0.718 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.663      ;
; -0.718 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.663      ;
; -0.718 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.663      ;
; -0.718 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.663      ;
; -0.718 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.663      ;
; -0.718 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.663      ;
; -0.718 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.663      ;
; -0.718 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.663      ;
; -0.714 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.455      ;
; -0.713 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.454      ;
; -0.708 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.653      ;
; -0.708 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.653      ;
; -0.708 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.653      ;
; -0.708 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.653      ;
; -0.708 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.653      ;
; -0.708 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.653      ;
; -0.708 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.653      ;
; -0.708 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.653      ;
; -0.708 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.653      ;
; -0.698 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.643      ;
; -0.698 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.643      ;
; -0.698 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.643      ;
; -0.698 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.643      ;
; -0.698 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.643      ;
; -0.698 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.643      ;
; -0.698 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.643      ;
; -0.698 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.643      ;
; -0.698 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.643      ;
; -0.684 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.425      ;
; -0.684 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.425      ;
; -0.684 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.425      ;
; -0.680 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.625      ;
; -0.680 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.625      ;
; -0.680 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.625      ;
; -0.680 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.625      ;
; -0.680 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.625      ;
; -0.680 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.625      ;
; -0.680 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.625      ;
; -0.680 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.625      ;
; -0.680 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.625      ;
; -0.675 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.620      ;
; -0.675 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.620      ;
; -0.675 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.620      ;
; -0.675 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.620      ;
; -0.675 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.620      ;
; -0.675 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.620      ;
; -0.675 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.620      ;
; -0.675 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.620      ;
; -0.675 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.620      ;
; -0.670 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.615      ;
; -0.670 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.411      ;
; -0.661 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.606      ;
; -0.661 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.606      ;
; -0.661 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.606      ;
; -0.661 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.606      ;
; -0.661 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.606      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_1hz:clock|out_1hz'                                                                                                                                       ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.496 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.068     ; 0.441      ;
; -0.476 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.068     ; 0.420      ;
; -0.422 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.065     ; 0.370      ;
; -0.421 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.065     ; 0.368      ;
; -0.206 ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.001     ; 0.252      ;
; -0.172 ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; 0.002      ; 0.314      ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                  ;
+-------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.204 ; clock_1hz:clock|count_reg[25] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.330      ;
; 0.232 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.246      ; 0.562      ;
; 0.233 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.246      ; 0.563      ;
; 0.279 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.051      ; 0.414      ;
; 0.280 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.051      ; 0.415      ;
; 0.287 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.413      ;
; 0.288 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[0]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.051      ; 0.423      ;
; 0.288 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.414      ;
; 0.291 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[13] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.299 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.246      ; 0.629      ;
; 0.300 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[15] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.362 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.488      ;
; 0.374 ; clock_1hz:clock|out_1hz       ; clock_1hz:clock|out_1hz       ; clock_1hz:clock|out_1hz ; CLOCK_50    ; 0.000        ; 1.567      ; 2.160      ;
; 0.437 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.563      ;
; 0.440 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.051      ; 0.575      ;
; 0.440 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.051      ; 0.575      ;
; 0.440 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.566      ;
; 0.441 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.448 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.454 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.457 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.499 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.625      ;
; 0.500 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.626      ;
; 0.500 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.626      ;
; 0.502 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.628      ;
; 0.503 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[15] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.629      ;
; 0.503 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.629      ;
; 0.504 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.630      ;
; 0.506 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.051      ; 0.641      ;
; 0.506 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.632      ;
; 0.511 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[13] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.517 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.643      ;
; 0.518 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.644      ;
; 0.520 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[15] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.646      ;
; 0.521 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.647      ;
; 0.523 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.649      ;
; 0.523 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[13] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.649      ;
; 0.524 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.651      ;
; 0.526 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.526 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.527 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.653      ;
; 0.528 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.654      ;
; 0.565 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.691      ;
; 0.566 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.692      ;
; 0.566 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.692      ;
; 0.568 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.694      ;
; 0.569 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.695      ;
; 0.569 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.695      ;
; 0.569 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.695      ;
; 0.570 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[13] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.696      ;
; 0.572 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.698      ;
; 0.573 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.699      ;
+-------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_1hz:clock|out_1hz'                                                                                                                                       ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.631 ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.065      ; 0.216      ;
; 0.668 ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.068      ; 0.256      ;
; 0.804 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.001      ; 0.325      ;
; 0.806 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.001      ; 0.327      ;
; 0.866 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; -0.002     ; 0.384      ;
; 0.877 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; -0.002     ; 0.395      ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                   ;
+--------------------------+---------+-------+----------+---------+---------------------+
; Clock                    ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack         ; -3.447  ; 0.204 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                ; -3.447  ; 0.204 ; N/A      ; N/A     ; -3.000              ;
;  clock_1hz:clock|out_1hz ; -1.354  ; 0.631 ; N/A      ; N/A     ; 0.401               ;
; Design-wide TNS          ; -74.679 ; 0.0   ; 0.0      ; 0.0     ; -38.022             ;
;  CLOCK_50                ; -69.787 ; 0.000 ; N/A      ; N/A     ; -38.022             ;
;  clock_1hz:clock|out_1hz ; -4.892  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0        ; 4        ; 2        ; 0        ;
; clock_1hz:clock|out_1hz ; CLOCK_50                ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                ; CLOCK_50                ; 945      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0        ; 4        ; 2        ; 0        ;
; clock_1hz:clock|out_1hz ; CLOCK_50                ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                ; CLOCK_50                ; 945      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------+
; Clock Status Summary                                                   ;
+-------------------------+-------------------------+------+-------------+
; Target                  ; Clock                   ; Type ; Status      ;
+-------------------------+-------------------------+------+-------------+
; CLOCK_50                ; CLOCK_50                ; Base ; Constrained ;
; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; Base ; Constrained ;
+-------------------------+-------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 12 10:16:04 2018
Info: Command: quartus_sta FiniteStateMachine -c FiniteStateMachine
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FiniteStateMachine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name clock_1hz:clock|out_1hz clock_1hz:clock|out_1hz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.447
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.447             -69.787 CLOCK_50 
    Info (332119):    -1.354              -4.892 clock_1hz:clock|out_1hz 
Info (332146): Worst-case hold slack is 0.448
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.448               0.000 CLOCK_50 
    Info (332119):     1.015               0.000 clock_1hz:clock|out_1hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.695 CLOCK_50 
    Info (332119):     0.471               0.000 clock_1hz:clock|out_1hz 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.112
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.112             -61.374 CLOCK_50 
    Info (332119):    -1.149              -4.276 clock_1hz:clock|out_1hz 
Info (332146): Worst-case hold slack is 0.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.406               0.000 CLOCK_50 
    Info (332119):     0.918               0.000 clock_1hz:clock|out_1hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.695 CLOCK_50 
    Info (332119):     0.437               0.000 clock_1hz:clock|out_1hz 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.209             -19.356 CLOCK_50 
    Info (332119):    -0.496              -1.350 clock_1hz:clock|out_1hz 
Info (332146): Worst-case hold slack is 0.204
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.204               0.000 CLOCK_50 
    Info (332119):     0.631               0.000 clock_1hz:clock|out_1hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.022 CLOCK_50 
    Info (332119):     0.401               0.000 clock_1hz:clock|out_1hz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4832 megabytes
    Info: Processing ended: Mon Nov 12 10:16:08 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


