// Seed: 3297320839
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor id_16 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd46
) (
    output tri0 id_0,
    input wire id_1,
    input tri id_2,
    input wire id_3,
    input tri id_4,
    output tri0 id_5,
    input tri id_6,
    input wor id_7,
    input tri1 id_8,
    input tri0 id_9,
    input tri _id_10,
    output wand id_11,
    output logic id_12,
    output logic id_13,
    input tri id_14,
    input tri0 id_15,
    input supply0 id_16,
    output wire id_17
);
  assign id_0 = 1;
  reg id_19;
  ;
  wire [id_10 : -1] id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
  wire id_21;
  initial begin : LABEL_0
    id_19 = -1;
    id_19 = id_21;
    id_13 <= -1 <= id_19;
    id_12 = id_2;
  end
endmodule
