verilog xil_defaultlib --include "../../../../SoC_project.srcs/sources_1/bd/design_aes/ipshared/ec67/hdl" --include "../../../../SoC_project.srcs/sources_1/bd/design_aes/ipshared/2d50/hdl" --include "../../../../SoC_project.srcs/sources_1/bd/design_aes/ip/design_aes_processing_system7_0_0" \
"../../../bd/design_aes/ip/design_aes_processing_system7_0_0/sim/design_aes_processing_system7_0_0.v" \
"../../../bd/design_aes/ipshared/0268/hdl/AES_IP_v1_0_S00_AXI.v" \
"../../../bd/design_aes/opencore/ip-cores-crypto_core_aes/rtl/aes_128.v" \
"../../../bd/design_aes/opencore/ip-cores-crypto_core_aes/rtl/round.v" \
"../../../bd/design_aes/opencore/ip-cores-crypto_core_aes/rtl/table.v" \
"../../../bd/design_aes/ipshared/0268/hdl/AES_IP_v1_0.v" \
"../../../bd/design_aes/ip/design_aes_AES_IP_0_0/sim/design_aes_AES_IP_0_0.v" \
"../../../bd/design_aes/ip/design_aes_auto_pc_0/sim/design_aes_auto_pc_0.v" \
"../../../bd/design_aes/sim/design_aes.v" \

verilog xil_defaultlib "glbl.v"

nosort
