{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@107:130@HdlStmProcess", "      dma_ready <= 1'b1;                                // Fifo is always ready\n      dma_xfer_req_ff <= dma_xfer_req;\n    end\n  end\n\n  always @(posedge dma_clk) begin\n    if(dma_rst == 1'b1) begin\n      dma_waddr <= 'b0;\n      dma_lastaddr <= {ADDR_WIDTH{1'b1}};\n    end else begin\n      if (dma_valid && dma_xfer_req) begin\n        dma_waddr <= dma_waddr + 1;\n      end\n      if (dma_xfer_last) begin\n        dma_lastaddr <= dma_waddr;\n        dma_waddr <= 'b0;\n      end\n    end\n  end\n\n  assign dma_wren = dma_valid & dma_xfer_req;\n\n  // read interface\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[115, "      dma_lastaddr <= {ADDR_WIDTH{1'b1}};\n"]], "Add": [[115, "      dma_lastaddr <= 'b0;\n"]]}}