Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: lab2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab2"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : lab2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/DAS/common/common.vhd" in Library work.
Architecture common of Entity common is up to date.
Compiling vhdl file "C:/hlocal/DAS/common/synchronizer.vhd" in Library work.
Architecture syn of Entity synchronizer is up to date.
Compiling vhdl file "C:/hlocal/DAS/common/debouncer.vhd" in Library work.
Architecture syn of Entity debouncer is up to date.
Compiling vhdl file "C:/hlocal/DAS/common/edgedetector.vhd" in Library work.
Architecture syn of Entity edgedetector is up to date.
Compiling vhdl file "C:/hlocal/DAS/lab2/modcounter.vhd" in Library work.
Architecture syn of Entity modcounter is up to date.
Compiling vhdl file "C:/hlocal/DAS/common/bin2segs.vhd" in Library work.
Architecture syn of Entity bin2segs is up to date.
Compiling vhdl file "C:/hlocal/DAS/lab2/lab2.vhd" in Library work.
Entity <lab2> compiled.
Entity <lab2> (Architecture <syn>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <lab2> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <synchronizer> in library <work> (architecture <syn>) with generics.
	INIT = '1'
	STAGES = 2

Analyzing hierarchy for entity <debouncer> in library <work> (architecture <syn>) with generics.
	BOUNCE = 50
	FREQ = 50000

Analyzing hierarchy for entity <edgeDetector> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <modCounter> in library <work> (architecture <syn>) with generics.
	MAXVALUE = 4999999

Analyzing hierarchy for entity <modCounter> in library <work> (architecture <syn>) with generics.
	MAXVALUE = 9

Analyzing hierarchy for entity <modCounter> in library <work> (architecture <syn>) with generics.
	MAXVALUE = 5

Analyzing hierarchy for entity <bin2segs> in library <work> (architecture <syn>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <lab2> in library <work> (Architecture <syn>).
WARNING:Xst:753 - "C:/hlocal/DAS/lab2/lab2.vhd" line 92: Unconnected output port 'xRise' of component 'edgeDetector'.
WARNING:Xst:753 - "C:/hlocal/DAS/lab2/lab2.vhd" line 106: Unconnected output port 'xRise' of component 'edgeDetector'.
WARNING:Xst:753 - "C:/hlocal/DAS/lab2/lab2.vhd" line 118: Unconnected output port 'xRise' of component 'edgeDetector'.
WARNING:Xst:753 - "C:/hlocal/DAS/lab2/lab2.vhd" line 141: Unconnected output port 'count' of component 'modCounter'.
WARNING:Xst:753 - "C:/hlocal/DAS/lab2/lab2.vhd" line 153: Unconnected output port 'tc' of component 'modCounter'.
Entity <lab2> analyzed. Unit <lab2> generated.

Analyzing generic Entity <synchronizer> in library <work> (Architecture <syn>).
	INIT = '1'
	STAGES = 2
Entity <synchronizer> analyzed. Unit <synchronizer> generated.

Analyzing generic Entity <debouncer> in library <work> (Architecture <syn>).
	BOUNCE = 50
	FREQ = 50000
Entity <debouncer> analyzed. Unit <debouncer> generated.

Analyzing Entity <edgeDetector> in library <work> (Architecture <syn>).
Entity <edgeDetector> analyzed. Unit <edgeDetector> generated.

Analyzing generic Entity <modCounter.1> in library <work> (Architecture <syn>).
	MAXVALUE = 4999999
Entity <modCounter.1> analyzed. Unit <modCounter.1> generated.

Analyzing generic Entity <modCounter.2> in library <work> (Architecture <syn>).
	MAXVALUE = 9
Entity <modCounter.2> analyzed. Unit <modCounter.2> generated.

Analyzing generic Entity <modCounter.3> in library <work> (Architecture <syn>).
	MAXVALUE = 5
Entity <modCounter.3> analyzed. Unit <modCounter.3> generated.

Analyzing Entity <bin2segs> in library <work> (Architecture <syn>).
Entity <bin2segs> analyzed. Unit <bin2segs> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <synchronizer>.
    Related source file is "C:/hlocal/DAS/common/synchronizer.vhd".
    Found 2-bit register for signal <aux>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <synchronizer> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "C:/hlocal/DAS/common/debouncer.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_n                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit down counter for signal <count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <debouncer> synthesized.


Synthesizing Unit <edgeDetector>.
    Related source file is "C:/hlocal/DAS/common/edgedetector.vhd".
    Found 1-bit register for signal <aux1>.
    Found 1-bit register for signal <aux2>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <edgeDetector> synthesized.


Synthesizing Unit <modCounter_1>.
    Related source file is "C:/hlocal/DAS/lab2/modcounter.vhd".
    Found 23-bit register for signal <cs>.
    Found 23-bit adder for signal <cs$addsub0000> created at line 61.
    Summary:
	inferred  23 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <modCounter_1> synthesized.


Synthesizing Unit <modCounter_2>.
    Related source file is "C:/hlocal/DAS/lab2/modcounter.vhd".
    Found 4-bit register for signal <cs>.
    Found 4-bit adder for signal <cs$addsub0000> created at line 61.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <modCounter_2> synthesized.


Synthesizing Unit <modCounter_3>.
    Related source file is "C:/hlocal/DAS/lab2/modcounter.vhd".
    Found 3-bit register for signal <cs>.
    Found 3-bit adder for signal <cs$addsub0000> created at line 61.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <modCounter_3> synthesized.


Synthesizing Unit <bin2segs>.
    Related source file is "C:/hlocal/DAS/common/bin2segs.vhd".
WARNING:Xst:647 - Input <dp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x3-bit ROM for signal <bin$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <bin2segs> synthesized.


Synthesizing Unit <lab2>.
    Related source file is "C:/hlocal/DAS/lab2/lab2.vhd".
WARNING:Xst:646 - Signal <decCnt<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <lapTFF>.
    Found 3-bit register for signal <secHighReg>.
    Found 4-bit register for signal <secLowReg>.
    Found 1-bit register for signal <startStopTFF>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <lab2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x3-bit ROM                                          : 2
# Adders/Subtractors                                   : 4
 23-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 2
# Counters                                             : 3
 22-bit down counter                                   : 3
# Registers                                            : 20
 1-bit register                                        : 14
 23-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <startStopDebouncer/state/FSM> on signal <state[1:2]> with gray encoding.
Optimizing FSM <clearDebouncer/state/FSM> on signal <state[1:2]> with gray encoding.
Optimizing FSM <lapDebouncer/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 16x3-bit ROM                                          : 2
# Adders/Subtractors                                   : 4
 23-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 2
# Counters                                             : 3
 22-bit down counter                                   : 3
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab2> ...

Optimizing unit <modCounter_1> ...

Optimizing unit <modCounter_2> ...

Optimizing unit <modCounter_3> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab2, actual ratio is 1.
FlipFlop clearEdgeDetector/aux1 has been replicated 1 time(s)
FlipFlop clearEdgeDetector/aux2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 129
 Flip-Flops                                            : 129

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab2.ngr
Top Level Output File Name         : lab2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 406
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 22
#      LUT2                        : 5
#      LUT2_D                      : 1
#      LUT3                        : 55
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 110
#      LUT4_L                      : 4
#      MUXCY                       : 109
#      VCC                         : 1
#      XORCY                       : 89
# FlipFlops/Latches                : 129
#      FDC                         : 3
#      FDCE                        : 112
#      FDP                         : 14
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 4
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                      106  out of   7680     1%  
 Number of Slice Flip Flops:            129  out of  15360     0%  
 Number of 4 input LUTs:                206  out of  15360     1%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    173    12%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
osc                                | BUFGP                  | 129   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------+-----------------------------+-------+
Control Signal                                                         | Buffer(FF name)             | Load  |
-----------------------------------------------------------------------+-----------------------------+-------+
clearDebouncer/state_FSM_Acst_FSM_inv(secLowCounter/rst_n_inv1_INV_0:O)| NONE(clearDebouncer/count_0)| 129   |
-----------------------------------------------------------------------+-----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.418ns (Maximum Frequency: 155.804MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 9.590ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'osc'
  Clock period: 6.418ns (frequency: 155.804MHz)
  Total number of paths / destination ports: 6327 / 238
-------------------------------------------------------------------------
Delay:               6.418ns (Levels of Logic = 8)
  Source:            cycleCounter/cs_8 (FF)
  Destination:       secLowCounter/cs_3 (FF)
  Source Clock:      osc rising
  Destination Clock: osc rising

  Data Path: cycleCounter/cs_8 to secLowCounter/cs_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   1.040  cycleCounter/cs_8 (cycleCounter/cs_8)
     LUT3:I0->O            1   0.479   0.000  cycleCounter/tc_cmp_eq0000_wg_lut<0> (cycleCounter/tc_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  cycleCounter/tc_cmp_eq0000_wg_cy<0> (cycleCounter/tc_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  cycleCounter/tc_cmp_eq0000_wg_cy<1> (cycleCounter/tc_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  cycleCounter/tc_cmp_eq0000_wg_cy<2> (cycleCounter/tc_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  cycleCounter/tc_cmp_eq0000_wg_cy<3> (cycleCounter/tc_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  cycleCounter/tc_cmp_eq0000_wg_cy<4> (cycleCounter/tc_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O          26   0.265   1.569  cycleCounter/tc_cmp_eq0000_wg_cy<5> (cycleCounter/tc_cmp_eq0000)
     LUT4:I3->O            4   0.479   0.779  secLowCounter/cs_not00021 (secLowCounter/cs_not0002)
     FDCE:CE                   0.524          secLowCounter/cs_0
    ----------------------------------------
    Total                      6.418ns (3.030ns logic, 3.389ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'osc'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.572ns (Levels of Logic = 1)
  Source:            lap_n (PAD)
  Destination:       lapSynchronizer/aux_0 (FF)
  Destination Clock: osc rising

  Data Path: lap_n to lapSynchronizer/aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  lap_n_IBUF (lap_n_IBUF)
     FDP:D                     0.176          lapSynchronizer/aux_0
    ----------------------------------------
    Total                      1.572ns (0.891ns logic, 0.681ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'osc'
  Total number of paths / destination ports: 147 / 14
-------------------------------------------------------------------------
Offset:              9.590ns (Levels of Logic = 3)
  Source:            lapTFF (FF)
  Destination:       rightSegs<6> (PAD)
  Source Clock:      osc rising

  Data Path: lapTFF to rightSegs<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.626   1.216  lapTFF (lapTFF)
     LUT3:I0->O            7   0.479   1.201  secLowMux<3>1 (secLowMux<3>)
     LUT4:I0->O            1   0.479   0.681  rigthConverter/Mrom_bin_rom000021 (rightSegs_4_OBUF)
     OBUF:I->O                 4.909          rightSegs_4_OBUF (rightSegs<4>)
    ----------------------------------------
    Total                      9.590ns (6.493ns logic, 3.098ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.62 secs
 
--> 

Total memory usage is 359688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    0 (   0 filtered)

