=====
SETUP
12.333
8.312
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Data_len_0_wrd_0_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s16
3.569
3.604
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s17
3.604
3.639
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s18
3.639
3.674
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s19
3.674
3.710
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s20
3.710
3.745
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s21
3.745
3.780
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s22
3.780
3.815
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n98_s12
4.941
5.496
u_sdram/u_sdram_controller/sdrc_top_inst/U1/O_ctrl_fsm_data_31_s6
5.918
6.371
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n654_s12
6.640
7.102
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n648_s14
7.279
7.849
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n648_s11
7.850
8.312
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_7_s4
8.312
=====
SETUP
12.536
8.110
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Data_len_0_wrd_0_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s16
3.569
3.604
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s17
3.604
3.639
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s18
3.639
3.674
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s19
3.674
3.710
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s20
3.710
3.745
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s21
3.745
3.780
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s22
3.780
3.815
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n95_s17
4.953
5.523
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n663_s11
5.698
6.151
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n648_s13
6.567
7.122
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n654_s10
7.540
8.110
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_5_s4
8.110
=====
SETUP
12.652
7.993
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Data_len_0_wrd_0_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s16
3.569
3.604
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s17
3.604
3.639
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s18
3.639
3.674
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s19
3.674
3.710
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s20
3.710
3.745
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s21
3.745
3.780
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s22
3.780
3.815
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n95_s17
4.953
5.523
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n663_s11
5.698
6.151
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n648_s13
6.567
7.122
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n651_s11
7.531
7.993
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_6_s4
7.993
=====
SETUP
12.758
7.887
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n606_s21
2.809
3.364
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s7
4.251
4.622
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s5
4.626
5.079
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n982_s5
5.759
6.314
u_sdram/u_sdram_controller/sdrc_top_inst/U0/O_sdram_addr_2_s1
7.887
=====
SETUP
12.835
7.810
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n606_s21
2.809
3.364
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s7
4.251
4.622
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s5
4.626
5.079
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n980_s5
5.759
6.314
u_sdram/u_sdram_controller/sdrc_top_inst/U0/O_sdram_addr_3_s1
7.810
=====
SETUP
12.838
7.808
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n606_s21
2.809
3.364
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s7
4.251
4.622
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s5
4.626
5.079
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n968_s5
5.781
6.234
u_sdram/u_sdram_controller/sdrc_top_inst/U0/O_sdram_addr_10_s0
7.808
=====
SETUP
12.925
7.720
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Ctrl_wr_data_valid_s4
3.336
3.853
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n984_s6
4.559
5.012
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n984_s5
5.668
6.223
u_sdram/u_sdram_controller/sdrc_top_inst/U0/O_sdram_addr_1_s1
7.720
=====
SETUP
12.926
7.719
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n606_s21
2.809
3.364
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s7
4.251
4.622
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s5
4.626
5.079
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n972_s5
5.501
6.056
u_sdram/u_sdram_controller/sdrc_top_inst/U0/O_sdram_addr_8_s0
7.719
=====
SETUP
12.927
7.719
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n606_s21
2.809
3.364
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s7
4.251
4.622
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s5
4.626
5.079
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n970_s5
5.514
5.967
u_sdram/u_sdram_controller/sdrc_top_inst/U0/O_sdram_addr_9_s0
7.719
=====
SETUP
12.968
7.677
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Data_len_0_wrd_0_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s16
3.569
3.604
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s17
3.604
3.639
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s18
3.639
3.674
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s19
3.674
3.710
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s20
3.710
3.745
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s21
3.745
3.780
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s22
3.780
3.815
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n98_s12
4.941
5.496
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n657_s16
5.918
6.380
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n657_s11
6.556
7.126
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n660_s10
7.128
7.677
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_3_s4
7.677
=====
SETUP
12.968
7.677
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Data_len_0_wrd_0_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s16
3.569
3.604
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s17
3.604
3.639
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s18
3.639
3.674
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s19
3.674
3.710
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s20
3.710
3.745
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s21
3.745
3.780
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s22
3.780
3.815
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n98_s12
4.941
5.496
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n657_s16
5.918
6.380
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n657_s11
6.556
7.126
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n657_s10
7.128
7.677
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_4_s4
7.677
=====
SETUP
12.974
7.671
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n606_s21
2.809
3.364
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s7
4.251
4.622
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s5
4.626
5.079
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n976_s5
5.514
6.069
u_sdram/u_sdram_controller/sdrc_top_inst/U0/O_sdram_addr_6_s1
7.671
=====
SETUP
12.987
7.658
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Ctrl_wr_data_valid_s4
3.336
3.853
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n974_s6
4.568
5.085
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n974_s5
5.603
6.056
u_sdram/u_sdram_controller/sdrc_top_inst/U0/O_sdram_addr_7_s1
7.658
=====
SETUP
13.056
7.589
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Data_len_0_wrd_0_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s16
3.569
3.604
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s17
3.604
3.639
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s18
3.639
3.674
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s19
3.674
3.710
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s20
3.710
3.745
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s21
3.745
3.780
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s22
3.780
3.815
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n95_s18
4.953
5.508
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n96_s11
6.427
6.880
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n96_s9
7.127
7.589
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_buffer_rd_2_s2
7.589
=====
SETUP
13.057
7.589
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Ctrl_wr_data_valid_s4
3.336
3.853
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s6
4.409
4.780
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s4
5.343
5.898
u_sdram/u_sdram_controller/sdrc_top_inst/U0/O_sdram_addr_5_s0
7.589
=====
SETUP
13.076
7.518
20.593
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Data_len_0_wrd_0_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s16
3.569
3.604
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s17
3.604
3.639
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s18
3.639
3.674
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s19
3.674
3.710
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s20
3.710
3.745
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s21
3.745
3.780
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s22
3.780
3.815
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n98_s12
4.941
5.496
u_sdram/u_sdram_controller/sdrc_top_inst/U1/O_ctrl_fsm_data_31_s6
5.918
6.380
u_sdram/u_sdram_controller/sdrc_top_inst/U1/O_ctrl_fsm_data_31_s5
6.554
7.016
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s
7.518
=====
SETUP
13.158
7.487
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n606_s21
2.809
3.364
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s7
4.251
4.622
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s5
4.626
5.079
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n930_s4
5.514
5.885
u_sdram/u_sdram_controller/sdrc_top_inst/U0/O_sdram_addr_4_s0
7.487
=====
SETUP
13.182
7.464
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Data_len_0_wrd_0_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s16
3.569
3.604
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s17
3.604
3.639
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s18
3.639
3.674
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s19
3.674
3.710
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s20
3.710
3.745
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s21
3.745
3.780
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s22
3.780
3.815
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n95_s17
4.953
5.508
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n95_s11
6.172
6.721
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n95_s16
6.894
7.464
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_buffer_rd_3_s2
7.464
=====
SETUP
13.213
7.433
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Data_len_0_wrd_0_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s16
3.569
3.604
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s17
3.604
3.639
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s18
3.639
3.674
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s19
3.674
3.710
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s20
3.710
3.745
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s21
3.745
3.780
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s22
3.780
3.815
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n95_s18
4.953
5.508
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n97_s10
6.278
6.649
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n97_s9
7.062
7.433
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_buffer_rd_1_s2
7.433
=====
SETUP
13.360
7.285
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n606_s21
2.809
3.364
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s7
4.251
4.622
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n927_s5
4.626
5.079
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n986_s5
5.584
5.955
u_sdram/u_sdram_controller/sdrc_top_inst/U0/O_sdram_addr_0_s1
7.285
=====
SETUP
13.508
7.137
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Data_len_0_wrd_0_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s16
3.569
3.604
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s17
3.604
3.639
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s18
3.639
3.674
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s19
3.674
3.710
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s20
3.710
3.745
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s21
3.745
3.780
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s22
3.780
3.815
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n95_s17
4.953
5.523
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n663_s11
5.698
6.151
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n666_s10
6.567
7.137
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_1_s4
7.137
=====
SETUP
13.544
7.102
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Data_len_0_wrd_0_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s16
3.569
3.604
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s17
3.604
3.639
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s18
3.639
3.674
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s19
3.674
3.710
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s20
3.710
3.745
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s21
3.745
3.780
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s22
3.780
3.815
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n98_s12
4.941
5.496
u_sdram/u_sdram_controller/sdrc_top_inst/U1/O_ctrl_fsm_data_31_s6
5.918
6.371
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n669_s10
6.640
7.102
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_0_s4
7.102
=====
SETUP
13.544
7.102
20.645
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Data_len_0_wrd_0_s0
2.162
2.394
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s16
3.569
3.604
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s17
3.604
3.639
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s18
3.639
3.674
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s19
3.674
3.710
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s20
3.710
3.745
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s21
3.745
3.780
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s22
3.780
3.815
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n98_s12
4.941
5.496
u_sdram/u_sdram_controller/sdrc_top_inst/U1/O_ctrl_fsm_data_31_s6
5.918
6.371
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n663_s10
6.640
7.102
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_2_s4
7.102
=====
SETUP
13.649
6.996
20.645
u_msxbus/ff_n_sltsl_s0
2.162
2.394
u_msxbus/w_memory_write_s2
4.197
4.746
u_msxbus/n98_s0
4.749
5.298
u_msxbus/ff_bus_write_data_0_s0
6.996
=====
SETUP
13.766
6.879
20.645
u_debugger/ff_keys_0_s0
2.162
2.393
u_debugger/n52_s2
2.565
3.120
u_debugger/n52_s0
4.112
4.629
u_debugger/n90_s32
5.341
5.896
u_debugger/n90_s30
6.309
6.879
u_debugger/ff_send_data_6_s0
6.879
=====
HOLD
0.192
2.306
2.114
u_msxbus/ff_bus_write_data_0_s0
2.103
2.305
u_gpio/ff_gpo_0_s0
2.306
=====
HOLD
0.307
2.421
2.114
u_msxbus/ff_bus_write_data_1_s0
2.103
2.304
u_gpio/ff_gpo_1_s0
2.421
=====
HOLD
0.338
2.453
2.115
u_sdram/u_sdram_controller/sdrc_top_inst/U1/User_data_i_0_s2
2.103
2.305
u_sdram/u_sdram_controller/sdrc_top_inst/U1/User_data_i_0_s16
2.453
=====
HOLD
0.425
2.539
2.114
u_uart/ff_uart_count_5_s0
2.103
2.305
u_uart/n14_s4
2.307
2.539
u_uart/ff_uart_count_5_s0
2.539
=====
HOLD
0.425
2.539
2.114
u_uart/ff_uart_count_9_s0
2.103
2.305
u_uart/n10_s6
2.307
2.539
u_uart/ff_uart_count_9_s0
2.539
=====
HOLD
0.425
2.539
2.114
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Addr_row_reg_0_s1
2.103
2.305
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n129_s5
2.307
2.539
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Addr_row_reg_0_s1
2.539
=====
HOLD
0.425
2.539
2.114
u_sdram/u_sdram_controller/sdrc_top_inst/U0/O_sdram_dqm_1_s3
2.103
2.305
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n858_s5
2.307
2.539
u_sdram/u_sdram_controller/sdrc_top_inst/U0/O_sdram_dqm_1_s3
2.539
=====
HOLD
0.425
2.539
2.114
u_sdram/u_sdram_controller/sdrc_top_inst/U0/O_sdram_dqm_3_s3
2.103
2.305
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n856_s5
2.307
2.539
u_sdram/u_sdram_controller/sdrc_top_inst/U0/O_sdram_dqm_3_s3
2.539
=====
HOLD
0.425
2.539
2.114
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Flag_autorefresh0_s4
2.103
2.305
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n132_s7
2.307
2.539
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Flag_autorefresh0_s4
2.539
=====
HOLD
0.425
2.539
2.114
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Count_burst_num_rd_7_s1
2.103
2.305
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n642_s6
2.307
2.539
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Count_burst_num_rd_7_s1
2.539
=====
HOLD
0.425
2.539
2.114
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Count_burst_num_wr_7_s1
2.103
2.305
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n626_s6
2.307
2.539
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Count_burst_num_wr_7_s1
2.539
=====
HOLD
0.425
2.539
2.114
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Ctrl_fsm_addr_col_6_s1
2.103
2.305
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n273_s0
2.307
2.539
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Ctrl_fsm_addr_col_6_s1
2.539
=====
HOLD
0.425
2.539
2.114
u_msxbus/ff_bus_read_data_0_s1
2.103
2.305
u_gpio/w_bus_read_data_gpio_0_s1
2.307
2.539
u_msxbus/ff_bus_read_data_0_s1
2.539
=====
HOLD
0.425
2.539
2.114
u_msxbus/ff_bus_read_data_2_s1
2.103
2.305
u_gpio/w_bus_read_data_gpio_2_s1
2.307
2.539
u_msxbus/ff_bus_read_data_2_s1
2.539
=====
HOLD
0.425
2.539
2.114
u_msxbus/ff_bus_read_data_4_s1
2.103
2.305
u_gpio/w_bus_read_data_gpio_4_s1
2.307
2.539
u_msxbus/ff_bus_read_data_4_s1
2.539
=====
HOLD
0.427
2.540
2.114
u_uart/ff_uart_count_8_s0
2.103
2.305
u_uart/n42_s1
2.308
2.540
u_uart/ff_uart_count_8_s0
2.540
=====
HOLD
0.427
2.540
2.114
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_5_s4
2.103
2.305
u_sdram/u_sdram_controller/sdrc_top_inst/U1/n654_s10
2.308
2.540
u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_5_s4
2.540
=====
HOLD
0.427
2.540
2.114
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Flag_autorefresh_s4
2.103
2.305
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n132_s5
2.308
2.540
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Flag_autorefresh_s4
2.540
=====
HOLD
0.427
2.540
2.114
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Ctrl_fsm_addr_col_4_s1
2.103
2.305
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n275_s0
2.308
2.540
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Ctrl_fsm_addr_col_4_s1
2.540
=====
HOLD
0.427
2.540
2.114
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Count_init_delay_3_s0
2.103
2.305
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n7_s0
2.308
2.540
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Count_init_delay_3_s0
2.540
=====
HOLD
0.427
2.540
2.114
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0
2.103
2.305
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n622_s17
2.308
2.540
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0
2.540
=====
HOLD
0.427
2.540
2.114
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY_s0
2.103
2.305
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n604_s19
2.308
2.540
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY_s0
2.540
=====
HOLD
0.427
2.540
2.114
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY_s0
2.103
2.305
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n593_s21
2.308
2.540
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY_s0
2.540
=====
HOLD
0.427
2.540
2.114
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Count_cmd_delay_3_s0
2.103
2.305
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n153_s0
2.308
2.540
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Count_cmd_delay_3_s0
2.540
=====
HOLD
0.427
2.540
2.114
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY_s0
2.103
2.305
u_sdram/u_sdram_controller/sdrc_top_inst/U0/n109_s10
2.308
2.540
u_sdram/u_sdram_controller/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY_s0
2.540
